#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 22 21:35:32 2019
# Process ID: 6300
# Current directory: C:/Users/adams/Documents/Final Year Project/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9264 C:\Users\adams\Documents\Final Year Project\CPU\ALU.xpr
# Log file: C:/Users/adams/Documents/Final Year Project/CPU/vivado.log
# Journal file: C:/Users/adams/Documents/Final Year Project/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/adams/Documents/Final Year Project/CPU/ALU.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/adams/Documents/Final Year Project/ALU/ALU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 647.813 ; gain = 94.156
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga676-1Q
Top: FullALU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 771.227 ; gain = 71.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:34' bound to instance 'ALU32' of component 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:35' bound to instance 'Adder' of component 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:112]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'Adder32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:34' bound to instance 'Adder32_Bits' of component 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddLow16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddLow8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddLow4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddLow2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddLow1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder1_Bit' (1#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddHigh1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder2_Bit' (2#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddHigh2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder4_Bit' (3#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddHigh4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder8_Bit' (4#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddHigh8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder16_Bit' (5#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddHigh16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder32_Bit' (6#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (7#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'AndGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:34' bound to instance 'AndGate' of component 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:121]
INFO: [Synth 8-638] synthesizing module 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'AndGate32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:34' bound to instance 'AndGate32_Bits' of component 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:50]
INFO: [Synth 8-638] synthesizing module 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndLow16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndLow8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndLow4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndLow2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndLow1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate1_Bit' (8#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndHigh1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate2_Bit' (9#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndHigh2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate4_Bit' (10#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndHigh4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate8_Bit' (11#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndHigh8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate16_Bit' (12#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndHigh16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate32_Bit' (13#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate32' (14#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:34' bound to instance 'OrrGate' of component 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:128]
INFO: [Synth 8-638] synthesizing module 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'OrGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:34' bound to instance 'OrGate32_Bit' of component 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate1' (15#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrBigPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate2' (16#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrBigPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate4' (17#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrBigPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate8' (18#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrBigPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate16' (19#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrBigPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate32' (20#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate' (21#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:34' bound to instance 'XxorGate' of component 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:135]
INFO: [Synth 8-638] synthesizing module 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:34' bound to instance 'XxorGate' of component 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate1' (22#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorBigPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate2' (23#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorBigPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate4' (24#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorBigPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate8' (25#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorBigPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate16' (26#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorBigPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate32' (27#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate' (28#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:34' bound to instance 'NottGate' of component 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:142]
INFO: [Synth 8-638] synthesizing module 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:34' bound to instance 'NotGate32_Bit' of component 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate1' (29#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotBigPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate2' (30#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotBigPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate4' (31#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotBigPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate8' (32#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotBigPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate16' (33#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotBigPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate32' (34#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate' (35#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'TwoInMux' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:34' bound to instance 'Data2Selector' of component 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:148]
INFO: [Synth 8-638] synthesizing module 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'TwoIn' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:51]
INFO: [Synth 8-638] synthesizing module 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MuxHalf' (36#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TwoInMux' (37#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'AluMux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:34' bound to instance 'OutputSelector' of component 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:156]
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:42]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:42]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:54]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'BigPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:62]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'FinalPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Mux32In' (38#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'AluMux32In' (39#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ALU' (40#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'FullALU' (41#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 815.707 ; gain = 116.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 815.707 ; gain = 116.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 815.707 ; gain = 116.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga676-1Q
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1126.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.699 ; gain = 468.148
154 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.699 ; gain = 468.148
close [ open {C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd} w ]
add_files {{C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd}}
update_compile_order -fileset sources_1
set_property top AluMux32In [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
ERROR: [Synth 8-3493] module 'muxhalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' does not have matching formal port for component port 'data3' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
ERROR: [Synth 8-3493] module 'muxhalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' does not have matching formal port for component port 'data4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
ERROR: [Synth 8-285] failed synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1215.371 ; gain = 17.363
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1215.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
ERROR: [Synth 8-3493] module 'muxhalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' does not have matching formal port for component port 'data3' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
ERROR: [Synth 8-3493] module 'muxhalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' does not have matching formal port for component port 'data4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
ERROR: [Synth 8-285] failed synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1217.773 ; gain = 2.402
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1217.773 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
ERROR: [Synth 8-3493] module 'muxhalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' does not have matching formal port for component port 'data3' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
ERROR: [Synth 8-3493] module 'muxhalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' does not have matching formal port for component port 'data4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
ERROR: [Synth 8-285] failed synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.523 ; gain = 2.750
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
INFO: [Synth 8-638] synthesizing module 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MuxHalf' (1#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'BigPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:73]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'FinalPart' of component 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Final' (2#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux32In' (3#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluMux32In' (4#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.582 ; gain = 2.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.582 ; gain = 2.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.582 ; gain = 2.059
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1329.730 ; gain = 109.207
set_property top FullALU [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1386.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:34' bound to instance 'ALU32' of component 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:35' bound to instance 'Adder' of component 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'Adder32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:34' bound to instance 'Adder32_Bits' of component 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddLow16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddLow8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddLow4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddLow2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddLow1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder1_Bit' (1#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddHigh1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder2_Bit' (2#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddHigh2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder4_Bit' (3#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddHigh4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder8_Bit' (4#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddHigh8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder16_Bit' (5#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddHigh16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder32_Bit' (6#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (7#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'AndGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:34' bound to instance 'AndGate' of component 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:122]
INFO: [Synth 8-638] synthesizing module 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'AndGate32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:34' bound to instance 'AndGate32_Bits' of component 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:50]
INFO: [Synth 8-638] synthesizing module 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndLow16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndLow8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndLow4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndLow2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndLow1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate1_Bit' (8#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndHigh1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate2_Bit' (9#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndHigh2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate4_Bit' (10#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndHigh4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate8_Bit' (11#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndHigh8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate16_Bit' (12#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndHigh16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate32_Bit' (13#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate32' (14#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:34' bound to instance 'OrrGate' of component 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'OrGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:34' bound to instance 'OrGate32_Bit' of component 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate1' (15#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrBigPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate2' (16#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrBigPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate4' (17#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrBigPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate8' (18#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrBigPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate16' (19#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrBigPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate32' (20#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate' (21#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:34' bound to instance 'XxorGate' of component 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:136]
INFO: [Synth 8-638] synthesizing module 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:34' bound to instance 'XxorGate' of component 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate1' (22#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorBigPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate2' (23#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorBigPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate4' (24#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorBigPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate8' (25#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorBigPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate16' (26#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorBigPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate32' (27#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate' (28#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:34' bound to instance 'NottGate' of component 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:143]
INFO: [Synth 8-638] synthesizing module 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:34' bound to instance 'NotGate32_Bit' of component 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate1' (29#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotBigPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate2' (30#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotBigPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate4' (31#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotBigPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate8' (32#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotBigPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate16' (33#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotBigPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate32' (34#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate' (35#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'TwoInMux' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:34' bound to instance 'Data2Selector' of component 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:149]
INFO: [Synth 8-638] synthesizing module 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'TwoIn' of component 'FInal' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Final' (36#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TwoInMux' (37#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'AluMux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:34' bound to instance 'OutputSelector' of component 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:157]
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
INFO: [Synth 8-638] synthesizing module 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MuxHalf' (38#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'BigPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:73]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'FinalPart' of component 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Mux32In' (39#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluMux32In' (40#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
ERROR: [Synth 8-97] array index 2 out of range [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:167]
ERROR: [Synth 8-285] failed synthesizing module 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
ERROR: [Synth 8-285] failed synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.008 ; gain = 24.535
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:34' bound to instance 'ALU32' of component 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:35' bound to instance 'Adder' of component 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'Adder32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:34' bound to instance 'Adder32_Bits' of component 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddLow16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddLow8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddLow4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddLow2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddLow1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder1_Bit' (1#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddHigh1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder2_Bit' (2#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddHigh2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder4_Bit' (3#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddHigh4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder8_Bit' (4#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddHigh8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder16_Bit' (5#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddHigh16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder32_Bit' (6#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (7#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'AndGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:34' bound to instance 'AndGate' of component 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:122]
INFO: [Synth 8-638] synthesizing module 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'AndGate32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:34' bound to instance 'AndGate32_Bits' of component 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:50]
INFO: [Synth 8-638] synthesizing module 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndLow16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndLow8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndLow4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndLow2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndLow1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate1_Bit' (8#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndHigh1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate2_Bit' (9#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndHigh2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate4_Bit' (10#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndHigh4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate8_Bit' (11#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndHigh8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate16_Bit' (12#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndHigh16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate32_Bit' (13#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate32' (14#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:34' bound to instance 'OrrGate' of component 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'OrGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:34' bound to instance 'OrGate32_Bit' of component 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate1' (15#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrBigPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate2' (16#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrBigPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate4' (17#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrBigPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate8' (18#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrBigPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate16' (19#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrBigPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate32' (20#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate' (21#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:34' bound to instance 'XxorGate' of component 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:136]
INFO: [Synth 8-638] synthesizing module 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:34' bound to instance 'XxorGate' of component 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate1' (22#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorBigPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate2' (23#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorBigPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate4' (24#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorBigPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate8' (25#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorBigPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate16' (26#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorBigPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate32' (27#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate' (28#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:34' bound to instance 'NottGate' of component 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:143]
INFO: [Synth 8-638] synthesizing module 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:34' bound to instance 'NotGate32_Bit' of component 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate1' (29#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotBigPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate2' (30#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotBigPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate4' (31#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotBigPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate8' (32#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotBigPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate16' (33#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotBigPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate32' (34#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate' (35#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'TwoInMux' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:34' bound to instance 'Data2Selector' of component 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:149]
INFO: [Synth 8-638] synthesizing module 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'TwoIn' of component 'FInal' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Final' (36#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TwoInMux' (37#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'AluMux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:34' bound to instance 'OutputSelector' of component 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:157]
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
INFO: [Synth 8-638] synthesizing module 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MuxHalf' (38#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'BigPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:73]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'FinalPart' of component 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Mux32In' (39#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluMux32In' (40#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
ERROR: [Synth 8-97] array index 2 out of range [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:167]
ERROR: [Synth 8-285] failed synthesizing module 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
ERROR: [Synth 8-285] failed synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.172 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:34' bound to instance 'ALU32' of component 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:35' bound to instance 'Adder' of component 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'Adder32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:34' bound to instance 'Adder32_Bits' of component 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddLow16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddLow8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddLow4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddLow2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddLow1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder1_Bit' (1#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddHigh1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder2_Bit' (2#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddHigh2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder4_Bit' (3#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddHigh4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder8_Bit' (4#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddHigh8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder16_Bit' (5#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddHigh16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder32_Bit' (6#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (7#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'AndGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:34' bound to instance 'AndGate' of component 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:122]
INFO: [Synth 8-638] synthesizing module 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'AndGate32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:34' bound to instance 'AndGate32_Bits' of component 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:50]
INFO: [Synth 8-638] synthesizing module 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndLow16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndLow8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndLow4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndLow2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndLow1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate1_Bit' (8#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndHigh1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate2_Bit' (9#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndHigh2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate4_Bit' (10#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndHigh4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate8_Bit' (11#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndHigh8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate16_Bit' (12#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndHigh16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate32_Bit' (13#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate32' (14#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:34' bound to instance 'OrrGate' of component 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'OrGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:34' bound to instance 'OrGate32_Bit' of component 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate1' (15#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrBigPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate2' (16#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrBigPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate4' (17#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrBigPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate8' (18#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrBigPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate16' (19#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrBigPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate32' (20#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate' (21#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:34' bound to instance 'XxorGate' of component 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:136]
INFO: [Synth 8-638] synthesizing module 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:34' bound to instance 'XxorGate' of component 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate1' (22#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorBigPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate2' (23#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorBigPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate4' (24#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorBigPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate8' (25#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorBigPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate16' (26#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorBigPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate32' (27#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate' (28#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:34' bound to instance 'NottGate' of component 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:143]
INFO: [Synth 8-638] synthesizing module 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:34' bound to instance 'NotGate32_Bit' of component 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate1' (29#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotBigPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate2' (30#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotBigPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate4' (31#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotBigPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate8' (32#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotBigPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate16' (33#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotBigPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate32' (34#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate' (35#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'TwoInMux' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:34' bound to instance 'Data2Selector' of component 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:149]
INFO: [Synth 8-638] synthesizing module 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'TwoIn' of component 'FInal' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Final' (36#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TwoInMux' (37#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'AluMux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:34' bound to instance 'OutputSelector' of component 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:157]
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
INFO: [Synth 8-638] synthesizing module 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MuxHalf' (38#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'BigPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:73]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'FinalPart' of component 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Mux32In' (39#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluMux32In' (40#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (41#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
ERROR: [Synth 8-549] port width mismatch for port 'selector': port width = 3, actual width = 2 [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.172 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:34' bound to instance 'ALU32' of component 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:35' bound to instance 'Adder' of component 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'Adder32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:34' bound to instance 'Adder32_Bits' of component 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddLow16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddLow8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddLow4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddLow2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddLow1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder1_Bit' (1#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddHigh1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder2_Bit' (2#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddHigh2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder4_Bit' (3#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddHigh4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder8_Bit' (4#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddHigh8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder16_Bit' (5#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddHigh16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder32_Bit' (6#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (7#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'AndGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:34' bound to instance 'AndGate' of component 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:122]
INFO: [Synth 8-638] synthesizing module 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'AndGate32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:34' bound to instance 'AndGate32_Bits' of component 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:50]
INFO: [Synth 8-638] synthesizing module 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndLow16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndLow8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndLow4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndLow2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndLow1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate1_Bit' (8#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndHigh1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate2_Bit' (9#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndHigh2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate4_Bit' (10#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndHigh4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate8_Bit' (11#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndHigh8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate16_Bit' (12#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndHigh16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate32_Bit' (13#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate32' (14#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:34' bound to instance 'OrrGate' of component 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'OrGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:34' bound to instance 'OrGate32_Bit' of component 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate1' (15#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrBigPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate2' (16#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrBigPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate4' (17#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrBigPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate8' (18#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrBigPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate16' (19#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrBigPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate32' (20#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate' (21#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:34' bound to instance 'XxorGate' of component 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:136]
INFO: [Synth 8-638] synthesizing module 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:34' bound to instance 'XxorGate' of component 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate1' (22#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorBigPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate2' (23#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorBigPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate4' (24#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorBigPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate8' (25#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorBigPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate16' (26#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorBigPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate32' (27#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate' (28#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:34' bound to instance 'NottGate' of component 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:143]
INFO: [Synth 8-638] synthesizing module 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:34' bound to instance 'NotGate32_Bit' of component 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate1' (29#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotBigPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate2' (30#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotBigPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate4' (31#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotBigPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate8' (32#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotBigPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate16' (33#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotBigPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate32' (34#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate' (35#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'TwoInMux' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:34' bound to instance 'Data2Selector' of component 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:149]
INFO: [Synth 8-638] synthesizing module 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'TwoIn' of component 'FInal' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Final' (36#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TwoInMux' (37#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'AluMux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:34' bound to instance 'OutputSelector' of component 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:157]
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
INFO: [Synth 8-638] synthesizing module 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MuxHalf' (38#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'BigPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:73]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'FinalPart' of component 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Mux32In' (39#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluMux32In' (40#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (41#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
ERROR: [Synth 8-549] port width mismatch for port 'selector': port width = 3, actual width = 2 [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.172 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:34' bound to instance 'ALU32' of component 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:35' bound to instance 'Adder' of component 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'Adder32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:34' bound to instance 'Adder32_Bits' of component 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddLow16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddLow8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddLow4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddLow2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddLow1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder1_Bit' (1#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddHigh1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder2_Bit' (2#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddHigh2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder4_Bit' (3#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddHigh4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder8_Bit' (4#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddHigh8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder16_Bit' (5#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddHigh16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder32_Bit' (6#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (7#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'AndGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:34' bound to instance 'AndGate' of component 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:122]
INFO: [Synth 8-638] synthesizing module 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'AndGate32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:34' bound to instance 'AndGate32_Bits' of component 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:50]
INFO: [Synth 8-638] synthesizing module 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndLow16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndLow8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndLow4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndLow2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndLow1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate1_Bit' (8#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndHigh1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate2_Bit' (9#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndHigh2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate4_Bit' (10#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndHigh4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate8_Bit' (11#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndHigh8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate16_Bit' (12#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndHigh16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate32_Bit' (13#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate32' (14#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:34' bound to instance 'OrrGate' of component 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'OrGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:34' bound to instance 'OrGate32_Bit' of component 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate1' (15#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrBigPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate2' (16#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrBigPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate4' (17#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrBigPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate8' (18#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrBigPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate16' (19#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrBigPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate32' (20#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate' (21#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:34' bound to instance 'XxorGate' of component 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:136]
INFO: [Synth 8-638] synthesizing module 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:34' bound to instance 'XxorGate' of component 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate1' (22#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorBigPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate2' (23#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorBigPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate4' (24#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorBigPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate8' (25#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorBigPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate16' (26#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorBigPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate32' (27#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate' (28#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:34' bound to instance 'NottGate' of component 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:143]
INFO: [Synth 8-638] synthesizing module 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:34' bound to instance 'NotGate32_Bit' of component 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate1' (29#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotBigPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate2' (30#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotBigPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate4' (31#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotBigPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate8' (32#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotBigPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate16' (33#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotBigPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate32' (34#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate' (35#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'TwoInMux' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:34' bound to instance 'Data2Selector' of component 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:149]
INFO: [Synth 8-638] synthesizing module 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'TwoIn' of component 'FInal' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Final' (36#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TwoInMux' (37#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'AluMux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:34' bound to instance 'OutputSelector' of component 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:157]
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
INFO: [Synth 8-638] synthesizing module 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MuxHalf' (38#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'BigPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:73]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'FinalPart' of component 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Mux32In' (39#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluMux32In' (40#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (41#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'FullALU' (42#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.172 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1479.852 ; gain = 68.680
close [ open {C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd} w ]
add_files {{C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd} w ]
add_files {{C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd} w ]
add_files {{C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd} w ]
add_files {{C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd} w ]
add_files {{C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd} w ]
add_files {{C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd}}
update_compile_order -fileset sources_1
set_property top NandGate [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.098 ; gain = 1.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NandGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd:41]
INFO: [Synth 8-3491] module 'NandGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:34' bound to instance 'NandGate32_Bit' of component 'NandGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NandGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:41]
INFO: [Synth 8-3491] module 'NandGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:34' bound to instance 'NandSmallPart' of component 'NandGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NandGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:41]
INFO: [Synth 8-3491] module 'NandGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:34' bound to instance 'NandSmallPart' of component 'NandGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NandGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:41]
INFO: [Synth 8-3491] module 'NandGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:34' bound to instance 'NandSmallPart' of component 'NandGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NandGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:41]
INFO: [Synth 8-3491] module 'NandGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:34' bound to instance 'NandSmallPart' of component 'NandGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NandGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate2' (1#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:41]
INFO: [Synth 8-3491] module 'NandGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:34' bound to instance 'NandBigPart' of component 'NandGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'NandGate4' (2#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:41]
INFO: [Synth 8-3491] module 'NandGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:34' bound to instance 'NandBigPart' of component 'NandGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'NandGate8' (3#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:41]
INFO: [Synth 8-3491] module 'NandGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:34' bound to instance 'NandBigPart' of component 'NandGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'NandGate16' (4#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:41]
INFO: [Synth 8-3491] module 'NandGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:34' bound to instance 'NandBigPart' of component 'NandGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'NandGate32' (5#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate' (6#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.063 ; gain = 6.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.375 ; gain = 7.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.375 ; gain = 7.133
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1653.969 ; gain = 19.727
set_property top FullALU [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FullALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:34' bound to instance 'ALU32' of component 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:35' bound to instance 'Adder' of component 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'Adder32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:34' bound to instance 'Adder32_Bits' of component 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Adder32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddLow16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddLow8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddLow4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddLow2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddLow1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder1_Bit' (1#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddHigh1' of component 'Adder1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder2_Bit' (2#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddHigh2' of component 'Adder2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder4_Bit' (3#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddHigh4' of component 'Adder4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder8_Bit' (4#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddHigh8' of component 'Adder8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder16_Bit' (5#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddHigh16' of component 'Adder16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder32_Bit' (6#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (7#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'AndGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:34' bound to instance 'AndGate' of component 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:132]
INFO: [Synth 8-638] synthesizing module 'AndGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'AndGate32_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:34' bound to instance 'AndGate32_Bits' of component 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:50]
INFO: [Synth 8-638] synthesizing module 'AndGate32_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndLow16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndLow8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndLow4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndLow2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndLow1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate1_Bit' (8#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndHigh1' of component 'AndGate1_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate2_Bit' (9#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndHigh2' of component 'AndGate2_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate4_Bit' (10#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndHigh4' of component 'AndGate4_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate8_Bit' (11#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndHigh8' of component 'AndGate8_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate16_Bit' (12#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndHigh16' of component 'AndGate16_Bit' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate32_Bit' (13#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate32' (14#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:34' bound to instance 'OrrGate' of component 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:139]
INFO: [Synth 8-638] synthesizing module 'OrGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'OrGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:34' bound to instance 'OrGate32_Bit' of component 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate1' (15#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrBigPart' of component 'OrGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate2' (16#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrBigPart' of component 'OrGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate4' (17#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrBigPart' of component 'OrGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate8' (18#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrBigPart' of component 'OrGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate16' (19#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrBigPart' of component 'OrGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate32' (20#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate' (21#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:34' bound to instance 'XxorGate' of component 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:146]
INFO: [Synth 8-638] synthesizing module 'XorGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'XorGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:34' bound to instance 'XxorGate' of component 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorSmallPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate1' (22#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-3491] module 'XorGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:34' bound to instance 'XorBigPart' of component 'XorGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate2' (23#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-3491] module 'XorGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:34' bound to instance 'XorBigPart' of component 'XorGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate4' (24#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-3491] module 'XorGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:34' bound to instance 'XorBigPart' of component 'XorGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate8' (25#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-3491] module 'XorGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:34' bound to instance 'XorBigPart' of component 'XorGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate16' (26#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-3491] module 'XorGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:34' bound to instance 'XorBigPart' of component 'XorGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'XorGate32' (27#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate' (28#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-3491] module 'NandGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd:34' bound to instance 'NanndGate' of component 'NandGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:153]
INFO: [Synth 8-638] synthesizing module 'NandGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd:41]
INFO: [Synth 8-3491] module 'NandGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:34' bound to instance 'NandGate32_Bit' of component 'NandGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NandGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:41]
INFO: [Synth 8-3491] module 'NandGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:34' bound to instance 'NandSmallPart' of component 'NandGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NandGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:41]
INFO: [Synth 8-3491] module 'NandGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:34' bound to instance 'NandSmallPart' of component 'NandGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NandGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:41]
INFO: [Synth 8-3491] module 'NandGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:34' bound to instance 'NandSmallPart' of component 'NandGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NandGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:41]
INFO: [Synth 8-3491] module 'NandGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:34' bound to instance 'NandSmallPart' of component 'NandGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NandGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate2' (29#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:41]
INFO: [Synth 8-3491] module 'NandGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:34' bound to instance 'NandBigPart' of component 'NandGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'NandGate4' (30#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:41]
INFO: [Synth 8-3491] module 'NandGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:34' bound to instance 'NandBigPart' of component 'NandGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'NandGate8' (31#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:41]
INFO: [Synth 8-3491] module 'NandGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:34' bound to instance 'NandBigPart' of component 'NandGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'NandGate16' (32#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:41]
INFO: [Synth 8-3491] module 'NandGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:34' bound to instance 'NandBigPart' of component 'NandGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'NandGate32' (33#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate' (34#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:34' bound to instance 'NottGate' of component 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:160]
INFO: [Synth 8-638] synthesizing module 'NotGate' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'NotGate32' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:34' bound to instance 'NotGate32_Bit' of component 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate32' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotSmallPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate1' (35#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-3491] module 'NotGate1' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:34' bound to instance 'NotBigPart' of component 'NotGate1' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate2' (36#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-3491] module 'NotGate2' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:34' bound to instance 'NotBigPart' of component 'NotGate2' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate4' (37#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-3491] module 'NotGate4' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:34' bound to instance 'NotBigPart' of component 'NotGate4' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate8' (38#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-3491] module 'NotGate8' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:34' bound to instance 'NotBigPart' of component 'NotGate8' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate16' (39#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-3491] module 'NotGate16' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:34' bound to instance 'NotBigPart' of component 'NotGate16' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'NotGate32' (40#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate' (41#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-3491] module 'TwoInMux' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:34' bound to instance 'Data2Selector' of component 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:166]
INFO: [Synth 8-638] synthesizing module 'TwoInMux' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'TwoIn' of component 'FInal' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Final' (42#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TwoInMux' (43#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-3491] module 'AluMux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:34' bound to instance 'OutputSelector' of component 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:174]
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-3491] module 'Mux32In' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:34' bound to instance 'Mux32' of component 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'SmallPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:63]
INFO: [Synth 8-638] synthesizing module 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MuxHalf' (44#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:42]
INFO: [Synth 8-3491] module 'MuxHalf' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:34' bound to instance 'BigPart' of component 'MuxHalf' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:73]
INFO: [Synth 8-3491] module 'Final' declared at 'C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:34' bound to instance 'FinalPart' of component 'Final' [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Mux32In' (45#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluMux32In' (46#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (47#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'FullALU' (48#1) [C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/FullALU.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1871.816 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1871.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1871.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.797 ; gain = 9.980
close [ open {C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/LSL.vhd} w ]
add_files {{C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/LSL.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/LSR.vhd} w ]
add_files {{C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/LSR.vhd}}
close [ open {C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ASR.vhd} w ]
add_files {{C:/Users/adams/Documents/Final Year Project/CPU/ALU.srcs/sources_1/new/ASR.vhd}}
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 00:27:10 2019...
