ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"Rx_Right.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	Rx_Right_initVar
  18              		.bss
  19              		.type	Rx_Right_initVar, %object
  20              		.size	Rx_Right_initVar, 1
  21              	Rx_Right_initVar:
  22 0000 00       		.space	1
  23              		.global	Rx_Right_customIntrHandler
  24 0001 000000   		.align	2
  25              		.type	Rx_Right_customIntrHandler, %object
  26              		.size	Rx_Right_customIntrHandler, 4
  27              	Rx_Right_customIntrHandler:
  28 0004 00000000 		.space	4
  29              		.section	.text.Rx_Right_Init,"ax",%progbits
  30              		.align	2
  31              		.global	Rx_Right_Init
  32              		.code	16
  33              		.thumb_func
  34              		.type	Rx_Right_Init, %function
  35              	Rx_Right_Init:
  36              	.LFB0:
  37              		.file 1 ".\\Generated_Source\\PSoC4\\Rx_Right.c"
   1:.\Generated_Source\PSoC4/Rx_Right.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/Rx_Right.c **** * File Name: Rx_Right.c
   3:.\Generated_Source\PSoC4/Rx_Right.c **** * Version 2.0
   4:.\Generated_Source\PSoC4/Rx_Right.c **** *
   5:.\Generated_Source\PSoC4/Rx_Right.c **** * Description:
   6:.\Generated_Source\PSoC4/Rx_Right.c **** *  This file provides the source code to the API for the SCB Component.
   7:.\Generated_Source\PSoC4/Rx_Right.c **** *
   8:.\Generated_Source\PSoC4/Rx_Right.c **** * Note:
   9:.\Generated_Source\PSoC4/Rx_Right.c **** *
  10:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************
  11:.\Generated_Source\PSoC4/Rx_Right.c **** * Copyright 2013-2014, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC4/Rx_Right.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:.\Generated_Source\PSoC4/Rx_Right.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:.\Generated_Source\PSoC4/Rx_Right.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC4/Rx_Right.c **** 
  17:.\Generated_Source\PSoC4/Rx_Right.c **** #include "Rx_Right_PVT.h"
  18:.\Generated_Source\PSoC4/Rx_Right.c **** 
  19:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_MODE_I2C_INC)
  20:.\Generated_Source\PSoC4/Rx_Right.c ****     #include "Rx_Right_I2C_PVT.h"
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 2


  21:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_MODE_I2C_INC) */
  22:.\Generated_Source\PSoC4/Rx_Right.c **** 
  23:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_MODE_EZI2C_INC)
  24:.\Generated_Source\PSoC4/Rx_Right.c ****     #include "Rx_Right_EZI2C_PVT.h"
  25:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_MODE_EZI2C_INC) */
  26:.\Generated_Source\PSoC4/Rx_Right.c **** 
  27:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_MODE_SPI_INC || Rx_Right_SCB_MODE_UART_INC)
  28:.\Generated_Source\PSoC4/Rx_Right.c ****     #include "Rx_Right_SPI_UART_PVT.h"
  29:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_MODE_SPI_INC || Rx_Right_SCB_MODE_UART_INC) */
  30:.\Generated_Source\PSoC4/Rx_Right.c **** 
  31:.\Generated_Source\PSoC4/Rx_Right.c **** 
  32:.\Generated_Source\PSoC4/Rx_Right.c **** /***************************************
  33:.\Generated_Source\PSoC4/Rx_Right.c **** *    Run Time Configuration Vars
  34:.\Generated_Source\PSoC4/Rx_Right.c **** ***************************************/
  35:.\Generated_Source\PSoC4/Rx_Right.c **** 
  36:.\Generated_Source\PSoC4/Rx_Right.c **** /* Stores internal component configuration for Unconfigured mode */
  37:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG)
  38:.\Generated_Source\PSoC4/Rx_Right.c ****     /* Common configuration variables */
  39:.\Generated_Source\PSoC4/Rx_Right.c ****     uint8 Rx_Right_scbMode = Rx_Right_SCB_MODE_UNCONFIG;
  40:.\Generated_Source\PSoC4/Rx_Right.c ****     uint8 Rx_Right_scbEnableWake;
  41:.\Generated_Source\PSoC4/Rx_Right.c ****     uint8 Rx_Right_scbEnableIntr;
  42:.\Generated_Source\PSoC4/Rx_Right.c **** 
  43:.\Generated_Source\PSoC4/Rx_Right.c ****     /* I2C configuration variables */
  44:.\Generated_Source\PSoC4/Rx_Right.c ****     uint8 Rx_Right_mode;
  45:.\Generated_Source\PSoC4/Rx_Right.c ****     uint8 Rx_Right_acceptAddr;
  46:.\Generated_Source\PSoC4/Rx_Right.c **** 
  47:.\Generated_Source\PSoC4/Rx_Right.c ****     /* SPI/UART configuration variables */
  48:.\Generated_Source\PSoC4/Rx_Right.c ****     volatile uint8 * Rx_Right_rxBuffer;
  49:.\Generated_Source\PSoC4/Rx_Right.c ****     uint8  Rx_Right_rxDataBits;
  50:.\Generated_Source\PSoC4/Rx_Right.c ****     uint32 Rx_Right_rxBufferSize;
  51:.\Generated_Source\PSoC4/Rx_Right.c **** 
  52:.\Generated_Source\PSoC4/Rx_Right.c ****     volatile uint8 * Rx_Right_txBuffer;
  53:.\Generated_Source\PSoC4/Rx_Right.c ****     uint8  Rx_Right_txDataBits;
  54:.\Generated_Source\PSoC4/Rx_Right.c ****     uint32 Rx_Right_txBufferSize;
  55:.\Generated_Source\PSoC4/Rx_Right.c **** 
  56:.\Generated_Source\PSoC4/Rx_Right.c ****     /* EZI2C configuration variables */
  57:.\Generated_Source\PSoC4/Rx_Right.c ****     uint8 Rx_Right_numberOfAddr;
  58:.\Generated_Source\PSoC4/Rx_Right.c ****     uint8 Rx_Right_subAddrSize;
  59:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG) */
  60:.\Generated_Source\PSoC4/Rx_Right.c **** 
  61:.\Generated_Source\PSoC4/Rx_Right.c **** 
  62:.\Generated_Source\PSoC4/Rx_Right.c **** /***************************************
  63:.\Generated_Source\PSoC4/Rx_Right.c **** *     Common SCB Vars
  64:.\Generated_Source\PSoC4/Rx_Right.c **** ***************************************/
  65:.\Generated_Source\PSoC4/Rx_Right.c **** 
  66:.\Generated_Source\PSoC4/Rx_Right.c **** uint8 Rx_Right_initVar = 0u;
  67:.\Generated_Source\PSoC4/Rx_Right.c **** 
  68:.\Generated_Source\PSoC4/Rx_Right.c **** #if !defined (CY_REMOVE_Rx_Right_CUSTOM_INTR_HANDLER)
  69:.\Generated_Source\PSoC4/Rx_Right.c ****     cyisraddress Rx_Right_customIntrHandler = NULL;
  70:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* !defined (CY_REMOVE_Rx_Right_CUSTOM_INTR_HANDLER) */
  71:.\Generated_Source\PSoC4/Rx_Right.c **** 
  72:.\Generated_Source\PSoC4/Rx_Right.c **** 
  73:.\Generated_Source\PSoC4/Rx_Right.c **** /***************************************
  74:.\Generated_Source\PSoC4/Rx_Right.c **** *    Private Function Prototypes
  75:.\Generated_Source\PSoC4/Rx_Right.c **** ***************************************/
  76:.\Generated_Source\PSoC4/Rx_Right.c **** 
  77:.\Generated_Source\PSoC4/Rx_Right.c **** static void Rx_Right_ScbEnableIntr(void);
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 3


  78:.\Generated_Source\PSoC4/Rx_Right.c **** static void Rx_Right_ScbModeStop(void);
  79:.\Generated_Source\PSoC4/Rx_Right.c **** 
  80:.\Generated_Source\PSoC4/Rx_Right.c **** 
  81:.\Generated_Source\PSoC4/Rx_Right.c **** /*******************************************************************************
  82:.\Generated_Source\PSoC4/Rx_Right.c **** * Function Name: Rx_Right_Init
  83:.\Generated_Source\PSoC4/Rx_Right.c **** ********************************************************************************
  84:.\Generated_Source\PSoC4/Rx_Right.c **** *
  85:.\Generated_Source\PSoC4/Rx_Right.c **** * Summary:
  86:.\Generated_Source\PSoC4/Rx_Right.c **** *  Initializes the SCB component to operate in one of the selected
  87:.\Generated_Source\PSoC4/Rx_Right.c **** *  configurations: I2C, SPI, UART or EZI2C.
  88:.\Generated_Source\PSoC4/Rx_Right.c **** *  When the configuration is set to "Unconfigured SCB", this function does
  89:.\Generated_Source\PSoC4/Rx_Right.c **** *  not do any initialization. Use mode-specific initialization APIs instead:
  90:.\Generated_Source\PSoC4/Rx_Right.c **** *  SCB_I2CInit, SCB_SpiInit, SCB_UartInit or SCB_EzI2CInit.
  91:.\Generated_Source\PSoC4/Rx_Right.c **** *
  92:.\Generated_Source\PSoC4/Rx_Right.c **** * Parameters:
  93:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
  94:.\Generated_Source\PSoC4/Rx_Right.c **** *
  95:.\Generated_Source\PSoC4/Rx_Right.c **** * Return:
  96:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
  97:.\Generated_Source\PSoC4/Rx_Right.c **** *
  98:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************/
  99:.\Generated_Source\PSoC4/Rx_Right.c **** void Rx_Right_Init(void)
 100:.\Generated_Source\PSoC4/Rx_Right.c **** {
  38              		.loc 1 100 0
  39              		.cfi_startproc
  40 0000 80B5     		push	{r7, lr}
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 00AF     		add	r7, sp, #0
  45              		.cfi_def_cfa_register 7
 101:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG)
 102:.\Generated_Source\PSoC4/Rx_Right.c ****     if(Rx_Right_SCB_MODE_UNCONFIG_RUNTM_CFG)
 103:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 104:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_initVar = 0u;
 105:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 106:.\Generated_Source\PSoC4/Rx_Right.c ****     else
 107:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 108:.\Generated_Source\PSoC4/Rx_Right.c ****         /* Initialization was done before this function call */
 109:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 110:.\Generated_Source\PSoC4/Rx_Right.c **** 
 111:.\Generated_Source\PSoC4/Rx_Right.c **** #elif(Rx_Right_SCB_MODE_I2C_CONST_CFG)
 112:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_I2CInit();
 113:.\Generated_Source\PSoC4/Rx_Right.c **** 
 114:.\Generated_Source\PSoC4/Rx_Right.c **** #elif(Rx_Right_SCB_MODE_SPI_CONST_CFG)
 115:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_SpiInit();
 116:.\Generated_Source\PSoC4/Rx_Right.c **** 
 117:.\Generated_Source\PSoC4/Rx_Right.c **** #elif(Rx_Right_SCB_MODE_UART_CONST_CFG)
 118:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_UartInit();
  46              		.loc 1 118 0
  47 0004 FFF7FEFF 		bl	Rx_Right_UartInit
 119:.\Generated_Source\PSoC4/Rx_Right.c **** 
 120:.\Generated_Source\PSoC4/Rx_Right.c **** #elif(Rx_Right_SCB_MODE_EZI2C_CONST_CFG)
 121:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_EzI2CInit();
 122:.\Generated_Source\PSoC4/Rx_Right.c **** 
 123:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG) */
 124:.\Generated_Source\PSoC4/Rx_Right.c **** }
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 4


  48              		.loc 1 124 0
  49 0008 BD46     		mov	sp, r7
  50              		@ sp needed
  51 000a 80BD     		pop	{r7, pc}
  52              		.cfi_endproc
  53              	.LFE0:
  54              		.size	Rx_Right_Init, .-Rx_Right_Init
  55              		.section	.text.Rx_Right_Enable,"ax",%progbits
  56              		.align	2
  57              		.global	Rx_Right_Enable
  58              		.code	16
  59              		.thumb_func
  60              		.type	Rx_Right_Enable, %function
  61              	Rx_Right_Enable:
  62              	.LFB1:
 125:.\Generated_Source\PSoC4/Rx_Right.c **** 
 126:.\Generated_Source\PSoC4/Rx_Right.c **** 
 127:.\Generated_Source\PSoC4/Rx_Right.c **** /*******************************************************************************
 128:.\Generated_Source\PSoC4/Rx_Right.c **** * Function Name: Rx_Right_Enable
 129:.\Generated_Source\PSoC4/Rx_Right.c **** ********************************************************************************
 130:.\Generated_Source\PSoC4/Rx_Right.c **** *
 131:.\Generated_Source\PSoC4/Rx_Right.c **** * Summary:
 132:.\Generated_Source\PSoC4/Rx_Right.c **** *  Enables the SCB component operation.
 133:.\Generated_Source\PSoC4/Rx_Right.c **** *  The SCB configuration should be not changed when the component is enabled.
 134:.\Generated_Source\PSoC4/Rx_Right.c **** *  Any configuration changes should be made after disabling the component.
 135:.\Generated_Source\PSoC4/Rx_Right.c **** *
 136:.\Generated_Source\PSoC4/Rx_Right.c **** * Parameters:
 137:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 138:.\Generated_Source\PSoC4/Rx_Right.c **** *
 139:.\Generated_Source\PSoC4/Rx_Right.c **** * Return:
 140:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 141:.\Generated_Source\PSoC4/Rx_Right.c **** *
 142:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************/
 143:.\Generated_Source\PSoC4/Rx_Right.c **** void Rx_Right_Enable(void)
 144:.\Generated_Source\PSoC4/Rx_Right.c **** {
  63              		.loc 1 144 0
  64              		.cfi_startproc
  65 0000 80B5     		push	{r7, lr}
  66              		.cfi_def_cfa_offset 8
  67              		.cfi_offset 7, -8
  68              		.cfi_offset 14, -4
  69 0002 00AF     		add	r7, sp, #0
  70              		.cfi_def_cfa_register 7
 145:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG)
 146:.\Generated_Source\PSoC4/Rx_Right.c ****     /* Enable SCB block, only if it is already configured */
 147:.\Generated_Source\PSoC4/Rx_Right.c ****     if(!Rx_Right_SCB_MODE_UNCONFIG_RUNTM_CFG)
 148:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 149:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_CTRL_REG |= Rx_Right_CTRL_ENABLED;
 150:.\Generated_Source\PSoC4/Rx_Right.c **** 
 151:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_ScbEnableIntr();
 152:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 153:.\Generated_Source\PSoC4/Rx_Right.c **** #else
 154:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_CTRL_REG |= Rx_Right_CTRL_ENABLED;
  71              		.loc 1 154 0
  72 0004 054B     		ldr	r3, .L3
  73 0006 054A     		ldr	r2, .L3
  74 0008 1268     		ldr	r2, [r2]
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 5


  75 000a 8021     		mov	r1, #128
  76 000c 0906     		lsl	r1, r1, #24
  77 000e 0A43     		orr	r2, r1
  78 0010 1A60     		str	r2, [r3]
 155:.\Generated_Source\PSoC4/Rx_Right.c **** 
 156:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_ScbEnableIntr();
  79              		.loc 1 156 0
  80 0012 FFF7FEFF 		bl	Rx_Right_ScbEnableIntr
 157:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG) */
 158:.\Generated_Source\PSoC4/Rx_Right.c **** }
  81              		.loc 1 158 0
  82 0016 BD46     		mov	sp, r7
  83              		@ sp needed
  84 0018 80BD     		pop	{r7, pc}
  85              	.L4:
  86 001a C046     		.align	2
  87              	.L3:
  88 001c 00000740 		.word	1074200576
  89              		.cfi_endproc
  90              	.LFE1:
  91              		.size	Rx_Right_Enable, .-Rx_Right_Enable
  92              		.section	.text.Rx_Right_Start,"ax",%progbits
  93              		.align	2
  94              		.global	Rx_Right_Start
  95              		.code	16
  96              		.thumb_func
  97              		.type	Rx_Right_Start, %function
  98              	Rx_Right_Start:
  99              	.LFB2:
 159:.\Generated_Source\PSoC4/Rx_Right.c **** 
 160:.\Generated_Source\PSoC4/Rx_Right.c **** 
 161:.\Generated_Source\PSoC4/Rx_Right.c **** /*******************************************************************************
 162:.\Generated_Source\PSoC4/Rx_Right.c **** * Function Name: Rx_Right_Start
 163:.\Generated_Source\PSoC4/Rx_Right.c **** ********************************************************************************
 164:.\Generated_Source\PSoC4/Rx_Right.c **** *
 165:.\Generated_Source\PSoC4/Rx_Right.c **** * Summary:
 166:.\Generated_Source\PSoC4/Rx_Right.c **** *  Invokes SCB_Init() and SCB_Enable().
 167:.\Generated_Source\PSoC4/Rx_Right.c **** *  After this function call, the component is enabled and ready for operation.
 168:.\Generated_Source\PSoC4/Rx_Right.c **** *  When configuration is set to "Unconfigured SCB", the component must first be
 169:.\Generated_Source\PSoC4/Rx_Right.c **** *  initialized to operate in one of the following configurations: I2C, SPI, UART
 170:.\Generated_Source\PSoC4/Rx_Right.c **** *  or EZ I2C. Otherwise this function does not enable the component.
 171:.\Generated_Source\PSoC4/Rx_Right.c **** *
 172:.\Generated_Source\PSoC4/Rx_Right.c **** * Parameters:
 173:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 174:.\Generated_Source\PSoC4/Rx_Right.c **** *
 175:.\Generated_Source\PSoC4/Rx_Right.c **** * Return:
 176:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 177:.\Generated_Source\PSoC4/Rx_Right.c **** *
 178:.\Generated_Source\PSoC4/Rx_Right.c **** * Global variables:
 179:.\Generated_Source\PSoC4/Rx_Right.c **** *  Rx_Right_initVar - used to check initial configuration, modified
 180:.\Generated_Source\PSoC4/Rx_Right.c **** *  on first function call.
 181:.\Generated_Source\PSoC4/Rx_Right.c **** *
 182:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************/
 183:.\Generated_Source\PSoC4/Rx_Right.c **** void Rx_Right_Start(void)
 184:.\Generated_Source\PSoC4/Rx_Right.c **** {
 100              		.loc 1 184 0
 101              		.cfi_startproc
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 6


 102 0000 80B5     		push	{r7, lr}
 103              		.cfi_def_cfa_offset 8
 104              		.cfi_offset 7, -8
 105              		.cfi_offset 14, -4
 106 0002 00AF     		add	r7, sp, #0
 107              		.cfi_def_cfa_register 7
 185:.\Generated_Source\PSoC4/Rx_Right.c ****     if(0u == Rx_Right_initVar)
 108              		.loc 1 185 0
 109 0004 064B     		ldr	r3, .L7
 110 0006 1B78     		ldrb	r3, [r3]
 111 0008 002B     		cmp	r3, #0
 112 000a 04D1     		bne	.L6
 186:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 187:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_Init();
 113              		.loc 1 187 0
 114 000c FFF7FEFF 		bl	Rx_Right_Init
 188:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_initVar = 1u; /* Component was initialized */
 115              		.loc 1 188 0
 116 0010 034B     		ldr	r3, .L7
 117 0012 0122     		mov	r2, #1
 118 0014 1A70     		strb	r2, [r3]
 119              	.L6:
 189:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 190:.\Generated_Source\PSoC4/Rx_Right.c **** 
 191:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_Enable();
 120              		.loc 1 191 0
 121 0016 FFF7FEFF 		bl	Rx_Right_Enable
 192:.\Generated_Source\PSoC4/Rx_Right.c **** }
 122              		.loc 1 192 0
 123 001a BD46     		mov	sp, r7
 124              		@ sp needed
 125 001c 80BD     		pop	{r7, pc}
 126              	.L8:
 127 001e C046     		.align	2
 128              	.L7:
 129 0020 00000000 		.word	Rx_Right_initVar
 130              		.cfi_endproc
 131              	.LFE2:
 132              		.size	Rx_Right_Start, .-Rx_Right_Start
 133              		.section	.text.Rx_Right_Stop,"ax",%progbits
 134              		.align	2
 135              		.global	Rx_Right_Stop
 136              		.code	16
 137              		.thumb_func
 138              		.type	Rx_Right_Stop, %function
 139              	Rx_Right_Stop:
 140              	.LFB3:
 193:.\Generated_Source\PSoC4/Rx_Right.c **** 
 194:.\Generated_Source\PSoC4/Rx_Right.c **** 
 195:.\Generated_Source\PSoC4/Rx_Right.c **** /*******************************************************************************
 196:.\Generated_Source\PSoC4/Rx_Right.c **** * Function Name: Rx_Right_Stop
 197:.\Generated_Source\PSoC4/Rx_Right.c **** ********************************************************************************
 198:.\Generated_Source\PSoC4/Rx_Right.c **** *
 199:.\Generated_Source\PSoC4/Rx_Right.c **** * Summary:
 200:.\Generated_Source\PSoC4/Rx_Right.c **** *  Disables the SCB component and its interrupt.
 201:.\Generated_Source\PSoC4/Rx_Right.c **** *
 202:.\Generated_Source\PSoC4/Rx_Right.c **** * Parameters:
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 7


 203:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 204:.\Generated_Source\PSoC4/Rx_Right.c **** *
 205:.\Generated_Source\PSoC4/Rx_Right.c **** * Return:
 206:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 207:.\Generated_Source\PSoC4/Rx_Right.c **** *
 208:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************/
 209:.\Generated_Source\PSoC4/Rx_Right.c **** void Rx_Right_Stop(void)
 210:.\Generated_Source\PSoC4/Rx_Right.c **** {
 141              		.loc 1 210 0
 142              		.cfi_startproc
 143 0000 80B5     		push	{r7, lr}
 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 7, -8
 146              		.cfi_offset 14, -4
 147 0002 00AF     		add	r7, sp, #0
 148              		.cfi_def_cfa_register 7
 211:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_IRQ_INTERNAL)
 212:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_DisableInt();
 149              		.loc 1 212 0
 150 0004 0B20     		mov	r0, #11
 151 0006 FFF7FEFF 		bl	CyIntDisable
 213:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_IRQ_INTERNAL) */
 214:.\Generated_Source\PSoC4/Rx_Right.c **** 
 215:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_CTRL_REG &= (uint32) ~Rx_Right_CTRL_ENABLED;  /* Disable scb IP */
 152              		.loc 1 215 0
 153 000a 064B     		ldr	r3, .L10
 154 000c 054A     		ldr	r2, .L10
 155 000e 1268     		ldr	r2, [r2]
 156 0010 5200     		lsl	r2, r2, #1
 157 0012 5208     		lsr	r2, r2, #1
 158 0014 1A60     		str	r2, [r3]
 216:.\Generated_Source\PSoC4/Rx_Right.c **** 
 217:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_IRQ_INTERNAL)
 218:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_ClearPendingInt();
 159              		.loc 1 218 0
 160 0016 0B20     		mov	r0, #11
 161 0018 FFF7FEFF 		bl	CyIntClearPending
 219:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_IRQ_INTERNAL) */
 220:.\Generated_Source\PSoC4/Rx_Right.c **** 
 221:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_ScbModeStop(); /* Calls scbMode specific Stop function */
 162              		.loc 1 221 0
 163 001c FFF7FEFF 		bl	Rx_Right_ScbModeStop
 222:.\Generated_Source\PSoC4/Rx_Right.c **** }
 164              		.loc 1 222 0
 165 0020 BD46     		mov	sp, r7
 166              		@ sp needed
 167 0022 80BD     		pop	{r7, pc}
 168              	.L11:
 169              		.align	2
 170              	.L10:
 171 0024 00000740 		.word	1074200576
 172              		.cfi_endproc
 173              	.LFE3:
 174              		.size	Rx_Right_Stop, .-Rx_Right_Stop
 175              		.section	.text.Rx_Right_SetRxFifoLevel,"ax",%progbits
 176              		.align	2
 177              		.global	Rx_Right_SetRxFifoLevel
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 8


 178              		.code	16
 179              		.thumb_func
 180              		.type	Rx_Right_SetRxFifoLevel, %function
 181              	Rx_Right_SetRxFifoLevel:
 182              	.LFB4:
 223:.\Generated_Source\PSoC4/Rx_Right.c **** 
 224:.\Generated_Source\PSoC4/Rx_Right.c **** 
 225:.\Generated_Source\PSoC4/Rx_Right.c **** /*******************************************************************************
 226:.\Generated_Source\PSoC4/Rx_Right.c **** * Function Name: Rx_Right_SetRxFifoLevel
 227:.\Generated_Source\PSoC4/Rx_Right.c **** ********************************************************************************
 228:.\Generated_Source\PSoC4/Rx_Right.c **** *
 229:.\Generated_Source\PSoC4/Rx_Right.c **** * Summary:
 230:.\Generated_Source\PSoC4/Rx_Right.c **** *  Sets level in the RX FIFO to generate a RX level interrupt.
 231:.\Generated_Source\PSoC4/Rx_Right.c **** *  When the RX FIFO has more entries than the RX FIFO level an RX level
 232:.\Generated_Source\PSoC4/Rx_Right.c **** *  interrupt request is generated.
 233:.\Generated_Source\PSoC4/Rx_Right.c **** *
 234:.\Generated_Source\PSoC4/Rx_Right.c **** * Parameters:
 235:.\Generated_Source\PSoC4/Rx_Right.c **** *  level: Level in the RX FIFO to generate RX level interrupt.
 236:.\Generated_Source\PSoC4/Rx_Right.c **** *         The range of valid level values is between 0 and RX FIFO depth - 1.
 237:.\Generated_Source\PSoC4/Rx_Right.c **** *
 238:.\Generated_Source\PSoC4/Rx_Right.c **** * Return:
 239:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 240:.\Generated_Source\PSoC4/Rx_Right.c **** *
 241:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************/
 242:.\Generated_Source\PSoC4/Rx_Right.c **** void Rx_Right_SetRxFifoLevel(uint32 level)
 243:.\Generated_Source\PSoC4/Rx_Right.c **** {
 183              		.loc 1 243 0
 184              		.cfi_startproc
 185 0000 80B5     		push	{r7, lr}
 186              		.cfi_def_cfa_offset 8
 187              		.cfi_offset 7, -8
 188              		.cfi_offset 14, -4
 189 0002 84B0     		sub	sp, sp, #16
 190              		.cfi_def_cfa_offset 24
 191 0004 00AF     		add	r7, sp, #0
 192              		.cfi_def_cfa_register 7
 193 0006 7860     		str	r0, [r7, #4]
 244:.\Generated_Source\PSoC4/Rx_Right.c ****     uint32 rxFifoCtrl;
 245:.\Generated_Source\PSoC4/Rx_Right.c **** 
 246:.\Generated_Source\PSoC4/Rx_Right.c ****     rxFifoCtrl = Rx_Right_RX_FIFO_CTRL_REG;
 194              		.loc 1 246 0
 195 0008 094B     		ldr	r3, .L13
 196 000a 1B68     		ldr	r3, [r3]
 197 000c FB60     		str	r3, [r7, #12]
 247:.\Generated_Source\PSoC4/Rx_Right.c **** 
 248:.\Generated_Source\PSoC4/Rx_Right.c ****     rxFifoCtrl &= ((uint32) ~Rx_Right_RX_FIFO_CTRL_TRIGGER_LEVEL_MASK); /* Clear level mask bits */
 198              		.loc 1 248 0
 199 000e FB68     		ldr	r3, [r7, #12]
 200 0010 0722     		mov	r2, #7
 201 0012 9343     		bic	r3, r2
 202 0014 FB60     		str	r3, [r7, #12]
 249:.\Generated_Source\PSoC4/Rx_Right.c ****     rxFifoCtrl |= ((uint32) (Rx_Right_RX_FIFO_CTRL_TRIGGER_LEVEL_MASK & level));
 203              		.loc 1 249 0
 204 0016 7A68     		ldr	r2, [r7, #4]
 205 0018 0723     		mov	r3, #7
 206 001a 1340     		and	r3, r2
 207 001c FA68     		ldr	r2, [r7, #12]
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 9


 208 001e 1343     		orr	r3, r2
 209 0020 FB60     		str	r3, [r7, #12]
 250:.\Generated_Source\PSoC4/Rx_Right.c **** 
 251:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_RX_FIFO_CTRL_REG = rxFifoCtrl;
 210              		.loc 1 251 0
 211 0022 034B     		ldr	r3, .L13
 212 0024 FA68     		ldr	r2, [r7, #12]
 213 0026 1A60     		str	r2, [r3]
 252:.\Generated_Source\PSoC4/Rx_Right.c **** }
 214              		.loc 1 252 0
 215 0028 BD46     		mov	sp, r7
 216 002a 04B0     		add	sp, sp, #16
 217              		@ sp needed
 218 002c 80BD     		pop	{r7, pc}
 219              	.L14:
 220 002e C046     		.align	2
 221              	.L13:
 222 0030 04030740 		.word	1074201348
 223              		.cfi_endproc
 224              	.LFE4:
 225              		.size	Rx_Right_SetRxFifoLevel, .-Rx_Right_SetRxFifoLevel
 226              		.section	.text.Rx_Right_SetTxFifoLevel,"ax",%progbits
 227              		.align	2
 228              		.global	Rx_Right_SetTxFifoLevel
 229              		.code	16
 230              		.thumb_func
 231              		.type	Rx_Right_SetTxFifoLevel, %function
 232              	Rx_Right_SetTxFifoLevel:
 233              	.LFB5:
 253:.\Generated_Source\PSoC4/Rx_Right.c **** 
 254:.\Generated_Source\PSoC4/Rx_Right.c **** 
 255:.\Generated_Source\PSoC4/Rx_Right.c **** /*******************************************************************************
 256:.\Generated_Source\PSoC4/Rx_Right.c **** * Function Name: Rx_Right_SetTxFifoLevel
 257:.\Generated_Source\PSoC4/Rx_Right.c **** ********************************************************************************
 258:.\Generated_Source\PSoC4/Rx_Right.c **** *
 259:.\Generated_Source\PSoC4/Rx_Right.c **** * Summary:
 260:.\Generated_Source\PSoC4/Rx_Right.c **** *  Sets level in the TX FIFO to generate a TX level interrupt.
 261:.\Generated_Source\PSoC4/Rx_Right.c **** *  When the TX FIFO has more entries than the TX FIFO level an TX level
 262:.\Generated_Source\PSoC4/Rx_Right.c **** *  interrupt request is generated.
 263:.\Generated_Source\PSoC4/Rx_Right.c **** *
 264:.\Generated_Source\PSoC4/Rx_Right.c **** * Parameters:
 265:.\Generated_Source\PSoC4/Rx_Right.c **** *  level: Level in the TX FIFO to generate TX level interrupt.
 266:.\Generated_Source\PSoC4/Rx_Right.c **** *         The range of valid level values is between 0 and TX FIFO depth - 1.
 267:.\Generated_Source\PSoC4/Rx_Right.c **** *
 268:.\Generated_Source\PSoC4/Rx_Right.c **** * Return:
 269:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 270:.\Generated_Source\PSoC4/Rx_Right.c **** *
 271:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************/
 272:.\Generated_Source\PSoC4/Rx_Right.c **** void Rx_Right_SetTxFifoLevel(uint32 level)
 273:.\Generated_Source\PSoC4/Rx_Right.c **** {
 234              		.loc 1 273 0
 235              		.cfi_startproc
 236 0000 80B5     		push	{r7, lr}
 237              		.cfi_def_cfa_offset 8
 238              		.cfi_offset 7, -8
 239              		.cfi_offset 14, -4
 240 0002 84B0     		sub	sp, sp, #16
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 10


 241              		.cfi_def_cfa_offset 24
 242 0004 00AF     		add	r7, sp, #0
 243              		.cfi_def_cfa_register 7
 244 0006 7860     		str	r0, [r7, #4]
 274:.\Generated_Source\PSoC4/Rx_Right.c ****     uint32 txFifoCtrl;
 275:.\Generated_Source\PSoC4/Rx_Right.c **** 
 276:.\Generated_Source\PSoC4/Rx_Right.c ****     txFifoCtrl = Rx_Right_TX_FIFO_CTRL_REG;
 245              		.loc 1 276 0
 246 0008 094B     		ldr	r3, .L16
 247 000a 1B68     		ldr	r3, [r3]
 248 000c FB60     		str	r3, [r7, #12]
 277:.\Generated_Source\PSoC4/Rx_Right.c **** 
 278:.\Generated_Source\PSoC4/Rx_Right.c ****     txFifoCtrl &= ((uint32) ~Rx_Right_TX_FIFO_CTRL_TRIGGER_LEVEL_MASK); /* Clear level mask bits */
 249              		.loc 1 278 0
 250 000e FB68     		ldr	r3, [r7, #12]
 251 0010 0722     		mov	r2, #7
 252 0012 9343     		bic	r3, r2
 253 0014 FB60     		str	r3, [r7, #12]
 279:.\Generated_Source\PSoC4/Rx_Right.c ****     txFifoCtrl |= ((uint32) (Rx_Right_TX_FIFO_CTRL_TRIGGER_LEVEL_MASK & level));
 254              		.loc 1 279 0
 255 0016 7A68     		ldr	r2, [r7, #4]
 256 0018 0723     		mov	r3, #7
 257 001a 1340     		and	r3, r2
 258 001c FA68     		ldr	r2, [r7, #12]
 259 001e 1343     		orr	r3, r2
 260 0020 FB60     		str	r3, [r7, #12]
 280:.\Generated_Source\PSoC4/Rx_Right.c **** 
 281:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_TX_FIFO_CTRL_REG = txFifoCtrl;
 261              		.loc 1 281 0
 262 0022 034B     		ldr	r3, .L16
 263 0024 FA68     		ldr	r2, [r7, #12]
 264 0026 1A60     		str	r2, [r3]
 282:.\Generated_Source\PSoC4/Rx_Right.c **** }
 265              		.loc 1 282 0
 266 0028 BD46     		mov	sp, r7
 267 002a 04B0     		add	sp, sp, #16
 268              		@ sp needed
 269 002c 80BD     		pop	{r7, pc}
 270              	.L17:
 271 002e C046     		.align	2
 272              	.L16:
 273 0030 04020740 		.word	1074201092
 274              		.cfi_endproc
 275              	.LFE5:
 276              		.size	Rx_Right_SetTxFifoLevel, .-Rx_Right_SetTxFifoLevel
 277              		.section	.text.Rx_Right_SetCustomInterruptHandler,"ax",%progbits
 278              		.align	2
 279              		.global	Rx_Right_SetCustomInterruptHandler
 280              		.code	16
 281              		.thumb_func
 282              		.type	Rx_Right_SetCustomInterruptHandler, %function
 283              	Rx_Right_SetCustomInterruptHandler:
 284              	.LFB6:
 283:.\Generated_Source\PSoC4/Rx_Right.c **** 
 284:.\Generated_Source\PSoC4/Rx_Right.c **** 
 285:.\Generated_Source\PSoC4/Rx_Right.c **** /*******************************************************************************
 286:.\Generated_Source\PSoC4/Rx_Right.c **** * Function Name: Rx_Right_SetCustomInterruptHandler
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 11


 287:.\Generated_Source\PSoC4/Rx_Right.c **** ********************************************************************************
 288:.\Generated_Source\PSoC4/Rx_Right.c **** *
 289:.\Generated_Source\PSoC4/Rx_Right.c **** * Summary:
 290:.\Generated_Source\PSoC4/Rx_Right.c **** *  Registers a function to be called by the internal interrupt handler.
 291:.\Generated_Source\PSoC4/Rx_Right.c **** *  First the function that is registered is called, then the internal interrupt
 292:.\Generated_Source\PSoC4/Rx_Right.c **** *  handler performs any operation such as software buffer management functions
 293:.\Generated_Source\PSoC4/Rx_Right.c **** *  before the interrupt returns.  It is the user's responsibility not to break
 294:.\Generated_Source\PSoC4/Rx_Right.c **** *  the software buffer operations. Only one custom handler is supported, which
 295:.\Generated_Source\PSoC4/Rx_Right.c **** *  is the function provided by the most recent call.
 296:.\Generated_Source\PSoC4/Rx_Right.c **** *  At the initialization time no custom handler is registered.
 297:.\Generated_Source\PSoC4/Rx_Right.c **** *
 298:.\Generated_Source\PSoC4/Rx_Right.c **** * Parameters:
 299:.\Generated_Source\PSoC4/Rx_Right.c **** *  func: Pointer to the function to register.
 300:.\Generated_Source\PSoC4/Rx_Right.c **** *        The value NULL indicates to remove the current custom interrupt
 301:.\Generated_Source\PSoC4/Rx_Right.c **** *        handler.
 302:.\Generated_Source\PSoC4/Rx_Right.c **** *
 303:.\Generated_Source\PSoC4/Rx_Right.c **** * Return:
 304:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 305:.\Generated_Source\PSoC4/Rx_Right.c **** *
 306:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************/
 307:.\Generated_Source\PSoC4/Rx_Right.c **** void Rx_Right_SetCustomInterruptHandler(cyisraddress func)
 308:.\Generated_Source\PSoC4/Rx_Right.c **** {
 285              		.loc 1 308 0
 286              		.cfi_startproc
 287 0000 80B5     		push	{r7, lr}
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 7, -8
 290              		.cfi_offset 14, -4
 291 0002 82B0     		sub	sp, sp, #8
 292              		.cfi_def_cfa_offset 16
 293 0004 00AF     		add	r7, sp, #0
 294              		.cfi_def_cfa_register 7
 295 0006 7860     		str	r0, [r7, #4]
 309:.\Generated_Source\PSoC4/Rx_Right.c **** #if !defined (CY_REMOVE_Rx_Right_CUSTOM_INTR_HANDLER)
 310:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_customIntrHandler = func; /* Register interrupt handler */
 296              		.loc 1 310 0
 297 0008 024B     		ldr	r3, .L19
 298 000a 7A68     		ldr	r2, [r7, #4]
 299 000c 1A60     		str	r2, [r3]
 311:.\Generated_Source\PSoC4/Rx_Right.c **** #else
 312:.\Generated_Source\PSoC4/Rx_Right.c ****     if(NULL != func)
 313:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 314:.\Generated_Source\PSoC4/Rx_Right.c ****         /* Suppress compiler warning */
 315:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 316:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* !defined (CY_REMOVE_Rx_Right_CUSTOM_INTR_HANDLER) */
 317:.\Generated_Source\PSoC4/Rx_Right.c **** }
 300              		.loc 1 317 0
 301 000e BD46     		mov	sp, r7
 302 0010 02B0     		add	sp, sp, #8
 303              		@ sp needed
 304 0012 80BD     		pop	{r7, pc}
 305              	.L20:
 306              		.align	2
 307              	.L19:
 308 0014 00000000 		.word	Rx_Right_customIntrHandler
 309              		.cfi_endproc
 310              	.LFE6:
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 12


 311              		.size	Rx_Right_SetCustomInterruptHandler, .-Rx_Right_SetCustomInterruptHandler
 312              		.section	.text.Rx_Right_ScbEnableIntr,"ax",%progbits
 313              		.align	2
 314              		.code	16
 315              		.thumb_func
 316              		.type	Rx_Right_ScbEnableIntr, %function
 317              	Rx_Right_ScbEnableIntr:
 318              	.LFB7:
 318:.\Generated_Source\PSoC4/Rx_Right.c **** 
 319:.\Generated_Source\PSoC4/Rx_Right.c **** 
 320:.\Generated_Source\PSoC4/Rx_Right.c **** /*******************************************************************************
 321:.\Generated_Source\PSoC4/Rx_Right.c **** * Function Name: Rx_Right_ScbModeEnableIntr
 322:.\Generated_Source\PSoC4/Rx_Right.c **** ********************************************************************************
 323:.\Generated_Source\PSoC4/Rx_Right.c **** *
 324:.\Generated_Source\PSoC4/Rx_Right.c **** * Summary:
 325:.\Generated_Source\PSoC4/Rx_Right.c **** *  Enables an interrupt for a specific mode.
 326:.\Generated_Source\PSoC4/Rx_Right.c **** *
 327:.\Generated_Source\PSoC4/Rx_Right.c **** * Parameters:
 328:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 329:.\Generated_Source\PSoC4/Rx_Right.c **** *
 330:.\Generated_Source\PSoC4/Rx_Right.c **** * Return:
 331:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 332:.\Generated_Source\PSoC4/Rx_Right.c **** *
 333:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************/
 334:.\Generated_Source\PSoC4/Rx_Right.c **** static void Rx_Right_ScbEnableIntr(void)
 335:.\Generated_Source\PSoC4/Rx_Right.c **** {
 319              		.loc 1 335 0
 320              		.cfi_startproc
 321 0000 80B5     		push	{r7, lr}
 322              		.cfi_def_cfa_offset 8
 323              		.cfi_offset 7, -8
 324              		.cfi_offset 14, -4
 325 0002 00AF     		add	r7, sp, #0
 326              		.cfi_def_cfa_register 7
 336:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_IRQ_INTERNAL)
 337:.\Generated_Source\PSoC4/Rx_Right.c ****     #if(Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG)
 338:.\Generated_Source\PSoC4/Rx_Right.c ****         /* Enable interrupt in NVIC */
 339:.\Generated_Source\PSoC4/Rx_Right.c ****         if(0u != Rx_Right_scbEnableIntr)
 340:.\Generated_Source\PSoC4/Rx_Right.c ****         {
 341:.\Generated_Source\PSoC4/Rx_Right.c ****             Rx_Right_EnableInt();
 342:.\Generated_Source\PSoC4/Rx_Right.c ****         }
 343:.\Generated_Source\PSoC4/Rx_Right.c ****     #else
 344:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_EnableInt();
 327              		.loc 1 344 0
 328 0004 0B20     		mov	r0, #11
 329 0006 FFF7FEFF 		bl	CyIntEnable
 345:.\Generated_Source\PSoC4/Rx_Right.c **** 
 346:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG) */
 347:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_IRQ_INTERNAL) */
 348:.\Generated_Source\PSoC4/Rx_Right.c **** }
 330              		.loc 1 348 0
 331 000a BD46     		mov	sp, r7
 332              		@ sp needed
 333 000c 80BD     		pop	{r7, pc}
 334              		.cfi_endproc
 335              	.LFE7:
 336              		.size	Rx_Right_ScbEnableIntr, .-Rx_Right_ScbEnableIntr
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 13


 337              		.section	.text.Rx_Right_ScbModeStop,"ax",%progbits
 338              		.align	2
 339              		.code	16
 340              		.thumb_func
 341              		.type	Rx_Right_ScbModeStop, %function
 342              	Rx_Right_ScbModeStop:
 343              	.LFB8:
 349:.\Generated_Source\PSoC4/Rx_Right.c **** 
 350:.\Generated_Source\PSoC4/Rx_Right.c **** 
 351:.\Generated_Source\PSoC4/Rx_Right.c **** /*******************************************************************************
 352:.\Generated_Source\PSoC4/Rx_Right.c **** * Function Name: Rx_Right_ScbModeStop
 353:.\Generated_Source\PSoC4/Rx_Right.c **** ********************************************************************************
 354:.\Generated_Source\PSoC4/Rx_Right.c **** *
 355:.\Generated_Source\PSoC4/Rx_Right.c **** * Summary:
 356:.\Generated_Source\PSoC4/Rx_Right.c **** *  Calls the Stop function for a specific operation mode.
 357:.\Generated_Source\PSoC4/Rx_Right.c **** *
 358:.\Generated_Source\PSoC4/Rx_Right.c **** * Parameters:
 359:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 360:.\Generated_Source\PSoC4/Rx_Right.c **** *
 361:.\Generated_Source\PSoC4/Rx_Right.c **** * Return:
 362:.\Generated_Source\PSoC4/Rx_Right.c **** *  None
 363:.\Generated_Source\PSoC4/Rx_Right.c **** *
 364:.\Generated_Source\PSoC4/Rx_Right.c **** *******************************************************************************/
 365:.\Generated_Source\PSoC4/Rx_Right.c **** static void Rx_Right_ScbModeStop(void)
 366:.\Generated_Source\PSoC4/Rx_Right.c **** {
 344              		.loc 1 366 0
 345              		.cfi_startproc
 346 0000 80B5     		push	{r7, lr}
 347              		.cfi_def_cfa_offset 8
 348              		.cfi_offset 7, -8
 349              		.cfi_offset 14, -4
 350 0002 00AF     		add	r7, sp, #0
 351              		.cfi_def_cfa_register 7
 367:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG)
 368:.\Generated_Source\PSoC4/Rx_Right.c ****     if(Rx_Right_SCB_MODE_I2C_RUNTM_CFG)
 369:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 370:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_I2CStop();
 371:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 372:.\Generated_Source\PSoC4/Rx_Right.c ****     else if (Rx_Right_SCB_MODE_EZI2C_RUNTM_CFG)
 373:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 374:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_EzI2CStop();
 375:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 376:.\Generated_Source\PSoC4/Rx_Right.c **** #if (!Rx_Right_CY_SCBIP_V1)
 377:.\Generated_Source\PSoC4/Rx_Right.c ****     else if (Rx_Right_SCB_MODE_UART_RUNTM_CFG)
 378:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 379:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_UartStop();
 380:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 381:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (!Rx_Right_CY_SCBIP_V1) */
 382:.\Generated_Source\PSoC4/Rx_Right.c ****     else
 383:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 384:.\Generated_Source\PSoC4/Rx_Right.c ****         /* Do nothing for other modes */
 385:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 386:.\Generated_Source\PSoC4/Rx_Right.c **** #elif(Rx_Right_SCB_MODE_I2C_CONST_CFG)
 387:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_I2CStop();
 388:.\Generated_Source\PSoC4/Rx_Right.c **** 
 389:.\Generated_Source\PSoC4/Rx_Right.c **** #elif(Rx_Right_SCB_MODE_EZI2C_CONST_CFG)
 390:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_EzI2CStop();
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 14


 391:.\Generated_Source\PSoC4/Rx_Right.c **** 
 392:.\Generated_Source\PSoC4/Rx_Right.c **** #elif(Rx_Right_SCB_MODE_UART_CONST_CFG)
 393:.\Generated_Source\PSoC4/Rx_Right.c ****     Rx_Right_UartStop();
 394:.\Generated_Source\PSoC4/Rx_Right.c **** 
 395:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG) */
 396:.\Generated_Source\PSoC4/Rx_Right.c **** }
 352              		.loc 1 396 0
 353 0004 BD46     		mov	sp, r7
 354              		@ sp needed
 355 0006 80BD     		pop	{r7, pc}
 356              		.cfi_endproc
 357              	.LFE8:
 358              		.size	Rx_Right_ScbModeStop, .-Rx_Right_ScbModeStop
 359              		.section	.text.Rx_Right_I2CSlaveNackGeneration,"ax",%progbits
 360              		.align	2
 361              		.global	Rx_Right_I2CSlaveNackGeneration
 362              		.code	16
 363              		.thumb_func
 364              		.type	Rx_Right_I2CSlaveNackGeneration, %function
 365              	Rx_Right_I2CSlaveNackGeneration:
 366              	.LFB9:
 397:.\Generated_Source\PSoC4/Rx_Right.c **** 
 398:.\Generated_Source\PSoC4/Rx_Right.c **** 
 399:.\Generated_Source\PSoC4/Rx_Right.c **** #if(Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG)
 400:.\Generated_Source\PSoC4/Rx_Right.c ****     /*******************************************************************************
 401:.\Generated_Source\PSoC4/Rx_Right.c ****     * Function Name: Rx_Right_SetPins
 402:.\Generated_Source\PSoC4/Rx_Right.c ****     ********************************************************************************
 403:.\Generated_Source\PSoC4/Rx_Right.c ****     *
 404:.\Generated_Source\PSoC4/Rx_Right.c ****     * Summary:
 405:.\Generated_Source\PSoC4/Rx_Right.c ****     *  Sets the pins settings accordingly to the selected operation mode.
 406:.\Generated_Source\PSoC4/Rx_Right.c ****     *  Only available in the Unconfigured operation mode. The mode specific
 407:.\Generated_Source\PSoC4/Rx_Right.c ****     *  initialization function calls it.
 408:.\Generated_Source\PSoC4/Rx_Right.c ****     *  Pins configuration is set by PSoC Creator when a specific mode of operation
 409:.\Generated_Source\PSoC4/Rx_Right.c ****     *  is selected in design time.
 410:.\Generated_Source\PSoC4/Rx_Right.c ****     *
 411:.\Generated_Source\PSoC4/Rx_Right.c ****     * Parameters:
 412:.\Generated_Source\PSoC4/Rx_Right.c ****     *  mode:      Mode of SCB operation.
 413:.\Generated_Source\PSoC4/Rx_Right.c ****     *  subMode:   Sub-mode of SCB operation. It is only required for SPI and UART
 414:.\Generated_Source\PSoC4/Rx_Right.c ****     *             modes.
 415:.\Generated_Source\PSoC4/Rx_Right.c ****     *  uartEnableMask: enables TX or RX direction and RTS and CTS signals.
 416:.\Generated_Source\PSoC4/Rx_Right.c ****     *
 417:.\Generated_Source\PSoC4/Rx_Right.c ****     * Return:
 418:.\Generated_Source\PSoC4/Rx_Right.c ****     *  None
 419:.\Generated_Source\PSoC4/Rx_Right.c ****     *
 420:.\Generated_Source\PSoC4/Rx_Right.c ****     *******************************************************************************/
 421:.\Generated_Source\PSoC4/Rx_Right.c ****     void Rx_Right_SetPins(uint32 mode, uint32 subMode, uint32 uartEnableMask)
 422:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 423:.\Generated_Source\PSoC4/Rx_Right.c ****         uint32 hsiomSel [Rx_Right_SCB_PINS_NUMBER];
 424:.\Generated_Source\PSoC4/Rx_Right.c ****         uint32 pinsDm   [Rx_Right_SCB_PINS_NUMBER];
 425:.\Generated_Source\PSoC4/Rx_Right.c **** 
 426:.\Generated_Source\PSoC4/Rx_Right.c ****     #if (!Rx_Right_CY_SCBIP_V1)
 427:.\Generated_Source\PSoC4/Rx_Right.c ****         uint32 pinsInBuf = 0u;
 428:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (!Rx_Right_CY_SCBIP_V1) */
 429:.\Generated_Source\PSoC4/Rx_Right.c **** 
 430:.\Generated_Source\PSoC4/Rx_Right.c ****         uint32 i;
 431:.\Generated_Source\PSoC4/Rx_Right.c **** 
 432:.\Generated_Source\PSoC4/Rx_Right.c ****         /* Set default HSIOM to GPIO and Drive Mode to Analog Hi-Z */
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 15


 433:.\Generated_Source\PSoC4/Rx_Right.c ****         for(i = 0u; i < Rx_Right_SCB_PINS_NUMBER; i++)
 434:.\Generated_Source\PSoC4/Rx_Right.c ****         {
 435:.\Generated_Source\PSoC4/Rx_Right.c ****             hsiomSel[i]  = Rx_Right_HSIOM_DEF_SEL;
 436:.\Generated_Source\PSoC4/Rx_Right.c ****             pinsDm[i]    = Rx_Right_PIN_DM_ALG_HIZ;
 437:.\Generated_Source\PSoC4/Rx_Right.c ****         }
 438:.\Generated_Source\PSoC4/Rx_Right.c **** 
 439:.\Generated_Source\PSoC4/Rx_Right.c ****         if((Rx_Right_SCB_MODE_I2C   == mode) ||
 440:.\Generated_Source\PSoC4/Rx_Right.c ****            (Rx_Right_SCB_MODE_EZI2C == mode))
 441:.\Generated_Source\PSoC4/Rx_Right.c ****         {
 442:.\Generated_Source\PSoC4/Rx_Right.c ****             hsiomSel[Rx_Right_MOSI_SCL_RX_PIN_INDEX] = Rx_Right_HSIOM_I2C_SEL;
 443:.\Generated_Source\PSoC4/Rx_Right.c ****             hsiomSel[Rx_Right_MISO_SDA_TX_PIN_INDEX] = Rx_Right_HSIOM_I2C_SEL;
 444:.\Generated_Source\PSoC4/Rx_Right.c **** 
 445:.\Generated_Source\PSoC4/Rx_Right.c ****             pinsDm[Rx_Right_MOSI_SCL_RX_PIN_INDEX] = Rx_Right_PIN_DM_OD_LO;
 446:.\Generated_Source\PSoC4/Rx_Right.c ****             pinsDm[Rx_Right_MISO_SDA_TX_PIN_INDEX] = Rx_Right_PIN_DM_OD_LO;
 447:.\Generated_Source\PSoC4/Rx_Right.c ****         }
 448:.\Generated_Source\PSoC4/Rx_Right.c ****     #if (!Rx_Right_CY_SCBIP_V1)
 449:.\Generated_Source\PSoC4/Rx_Right.c ****         else if(Rx_Right_SCB_MODE_SPI == mode)
 450:.\Generated_Source\PSoC4/Rx_Right.c ****         {
 451:.\Generated_Source\PSoC4/Rx_Right.c ****             hsiomSel[Rx_Right_MOSI_SCL_RX_PIN_INDEX] = Rx_Right_HSIOM_SPI_SEL;
 452:.\Generated_Source\PSoC4/Rx_Right.c ****             hsiomSel[Rx_Right_MISO_SDA_TX_PIN_INDEX] = Rx_Right_HSIOM_SPI_SEL;
 453:.\Generated_Source\PSoC4/Rx_Right.c ****             hsiomSel[Rx_Right_SCLK_PIN_INDEX]        = Rx_Right_HSIOM_SPI_SEL;
 454:.\Generated_Source\PSoC4/Rx_Right.c **** 
 455:.\Generated_Source\PSoC4/Rx_Right.c ****             if(Rx_Right_SPI_SLAVE == subMode)
 456:.\Generated_Source\PSoC4/Rx_Right.c ****             {
 457:.\Generated_Source\PSoC4/Rx_Right.c ****                 /* Slave */
 458:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm[Rx_Right_MOSI_SCL_RX_PIN_INDEX] = Rx_Right_PIN_DM_DIG_HIZ;
 459:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm[Rx_Right_MISO_SDA_TX_PIN_INDEX] = Rx_Right_PIN_DM_STRONG;
 460:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm[Rx_Right_SCLK_PIN_INDEX]        = Rx_Right_PIN_DM_DIG_HIZ;
 461:.\Generated_Source\PSoC4/Rx_Right.c **** 
 462:.\Generated_Source\PSoC4/Rx_Right.c ****             #if(Rx_Right_SS0_PIN)
 463:.\Generated_Source\PSoC4/Rx_Right.c ****                 /* Only SS0 is valid choice for Slave */
 464:.\Generated_Source\PSoC4/Rx_Right.c ****                 hsiomSel[Rx_Right_SS0_PIN_INDEX] = Rx_Right_HSIOM_SPI_SEL;
 465:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm  [Rx_Right_SS0_PIN_INDEX] = Rx_Right_PIN_DM_DIG_HIZ;
 466:.\Generated_Source\PSoC4/Rx_Right.c ****             #endif /* (Rx_Right_SS1_PIN) */
 467:.\Generated_Source\PSoC4/Rx_Right.c **** 
 468:.\Generated_Source\PSoC4/Rx_Right.c ****             #if(Rx_Right_MISO_SDA_TX_PIN)
 469:.\Generated_Source\PSoC4/Rx_Right.c ****                 /* Disable input buffer */
 470:.\Generated_Source\PSoC4/Rx_Right.c ****                  pinsInBuf |= Rx_Right_MISO_SDA_TX_PIN_MASK;
 471:.\Generated_Source\PSoC4/Rx_Right.c ****             #endif /* (Rx_Right_MISO_SDA_TX_PIN_PIN) */
 472:.\Generated_Source\PSoC4/Rx_Right.c ****             }
 473:.\Generated_Source\PSoC4/Rx_Right.c ****             else /* (Master) */
 474:.\Generated_Source\PSoC4/Rx_Right.c ****             {
 475:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm[Rx_Right_MOSI_SCL_RX_PIN_INDEX] = Rx_Right_PIN_DM_STRONG;
 476:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm[Rx_Right_MISO_SDA_TX_PIN_INDEX] = Rx_Right_PIN_DM_DIG_HIZ;
 477:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm[Rx_Right_SCLK_PIN_INDEX]        = Rx_Right_PIN_DM_STRONG;
 478:.\Generated_Source\PSoC4/Rx_Right.c **** 
 479:.\Generated_Source\PSoC4/Rx_Right.c ****             #if(Rx_Right_SS0_PIN)
 480:.\Generated_Source\PSoC4/Rx_Right.c ****                 hsiomSel [Rx_Right_SS0_PIN_INDEX] = Rx_Right_HSIOM_SPI_SEL;
 481:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm   [Rx_Right_SS0_PIN_INDEX] = Rx_Right_PIN_DM_STRONG;
 482:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsInBuf                                |= Rx_Right_SS0_PIN_MASK;
 483:.\Generated_Source\PSoC4/Rx_Right.c ****             #endif /* (Rx_Right_SS0_PIN) */
 484:.\Generated_Source\PSoC4/Rx_Right.c **** 
 485:.\Generated_Source\PSoC4/Rx_Right.c ****             #if(Rx_Right_SS1_PIN)
 486:.\Generated_Source\PSoC4/Rx_Right.c ****                 hsiomSel [Rx_Right_SS1_PIN_INDEX] = Rx_Right_HSIOM_SPI_SEL;
 487:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm   [Rx_Right_SS1_PIN_INDEX] = Rx_Right_PIN_DM_STRONG;
 488:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsInBuf                                |= Rx_Right_SS1_PIN_MASK;
 489:.\Generated_Source\PSoC4/Rx_Right.c ****             #endif /* (Rx_Right_SS1_PIN) */
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 16


 490:.\Generated_Source\PSoC4/Rx_Right.c **** 
 491:.\Generated_Source\PSoC4/Rx_Right.c ****             #if(Rx_Right_SS2_PIN)
 492:.\Generated_Source\PSoC4/Rx_Right.c ****                 hsiomSel [Rx_Right_SS2_PIN_INDEX] = Rx_Right_HSIOM_SPI_SEL;
 493:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm   [Rx_Right_SS2_PIN_INDEX] = Rx_Right_PIN_DM_STRONG;
 494:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsInBuf                                |= Rx_Right_SS2_PIN_MASK;
 495:.\Generated_Source\PSoC4/Rx_Right.c ****             #endif /* (Rx_Right_SS2_PIN) */
 496:.\Generated_Source\PSoC4/Rx_Right.c **** 
 497:.\Generated_Source\PSoC4/Rx_Right.c ****             #if(Rx_Right_SS3_PIN)
 498:.\Generated_Source\PSoC4/Rx_Right.c ****                 hsiomSel [Rx_Right_SS3_PIN_INDEX] = Rx_Right_HSIOM_SPI_SEL;
 499:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm   [Rx_Right_SS3_PIN_INDEX] = Rx_Right_PIN_DM_STRONG;
 500:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsInBuf                                |= Rx_Right_SS3_PIN_MASK;
 501:.\Generated_Source\PSoC4/Rx_Right.c ****             #endif /* (Rx_Right_SS2_PIN) */
 502:.\Generated_Source\PSoC4/Rx_Right.c **** 
 503:.\Generated_Source\PSoC4/Rx_Right.c ****                 /* Disable input buffers */
 504:.\Generated_Source\PSoC4/Rx_Right.c ****             #if(Rx_Right_MOSI_SCL_RX_PIN)
 505:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsInBuf |= Rx_Right_MOSI_SCL_RX_PIN_MASK;
 506:.\Generated_Source\PSoC4/Rx_Right.c ****             #endif /* (Rx_Right_MOSI_SCL_RX_PIN) */
 507:.\Generated_Source\PSoC4/Rx_Right.c **** 
 508:.\Generated_Source\PSoC4/Rx_Right.c ****              #if(Rx_Right_MOSI_SCL_RX_WAKE_PIN)
 509:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsInBuf |= Rx_Right_MOSI_SCL_RX_WAKE_PIN_MASK;
 510:.\Generated_Source\PSoC4/Rx_Right.c ****             #endif /* (Rx_Right_MOSI_SCL_RX_WAKE_PIN) */
 511:.\Generated_Source\PSoC4/Rx_Right.c **** 
 512:.\Generated_Source\PSoC4/Rx_Right.c ****             #if(Rx_Right_SCLK_PIN)
 513:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsInBuf |= Rx_Right_SCLK_PIN_MASK;
 514:.\Generated_Source\PSoC4/Rx_Right.c ****             #endif /* (Rx_Right_SCLK_PIN) */
 515:.\Generated_Source\PSoC4/Rx_Right.c ****             }
 516:.\Generated_Source\PSoC4/Rx_Right.c ****         }
 517:.\Generated_Source\PSoC4/Rx_Right.c ****         else /* UART */
 518:.\Generated_Source\PSoC4/Rx_Right.c ****         {
 519:.\Generated_Source\PSoC4/Rx_Right.c ****             if(Rx_Right_UART_MODE_SMARTCARD == subMode)
 520:.\Generated_Source\PSoC4/Rx_Right.c ****             {
 521:.\Generated_Source\PSoC4/Rx_Right.c ****                 /* SmartCard */
 522:.\Generated_Source\PSoC4/Rx_Right.c ****                 hsiomSel[Rx_Right_MISO_SDA_TX_PIN_INDEX] = Rx_Right_HSIOM_UART_SEL;
 523:.\Generated_Source\PSoC4/Rx_Right.c ****                 pinsDm  [Rx_Right_MISO_SDA_TX_PIN_INDEX] = Rx_Right_PIN_DM_OD_LO;
 524:.\Generated_Source\PSoC4/Rx_Right.c ****             }
 525:.\Generated_Source\PSoC4/Rx_Right.c ****             else /* Standard or IrDA */
 526:.\Generated_Source\PSoC4/Rx_Right.c ****             {
 527:.\Generated_Source\PSoC4/Rx_Right.c ****                 if(0u != (Rx_Right_UART_RX_PIN_ENABLE & uartEnableMask))
 528:.\Generated_Source\PSoC4/Rx_Right.c ****                 {
 529:.\Generated_Source\PSoC4/Rx_Right.c ****                     hsiomSel[Rx_Right_MOSI_SCL_RX_PIN_INDEX] = Rx_Right_HSIOM_UART_SEL;
 530:.\Generated_Source\PSoC4/Rx_Right.c ****                     pinsDm  [Rx_Right_MOSI_SCL_RX_PIN_INDEX] = Rx_Right_PIN_DM_DIG_HIZ;
 531:.\Generated_Source\PSoC4/Rx_Right.c ****                 }
 532:.\Generated_Source\PSoC4/Rx_Right.c **** 
 533:.\Generated_Source\PSoC4/Rx_Right.c ****                 if(0u != (Rx_Right_UART_TX_PIN_ENABLE & uartEnableMask))
 534:.\Generated_Source\PSoC4/Rx_Right.c ****                 {
 535:.\Generated_Source\PSoC4/Rx_Right.c ****                     hsiomSel[Rx_Right_MISO_SDA_TX_PIN_INDEX] = Rx_Right_HSIOM_UART_SEL;
 536:.\Generated_Source\PSoC4/Rx_Right.c ****                     pinsDm  [Rx_Right_MISO_SDA_TX_PIN_INDEX] = Rx_Right_PIN_DM_STRONG;
 537:.\Generated_Source\PSoC4/Rx_Right.c **** 
 538:.\Generated_Source\PSoC4/Rx_Right.c ****                 #if(Rx_Right_MISO_SDA_TX_PIN)
 539:.\Generated_Source\PSoC4/Rx_Right.c ****                      pinsInBuf |= Rx_Right_MISO_SDA_TX_PIN_MASK;
 540:.\Generated_Source\PSoC4/Rx_Right.c ****                 #endif /* (Rx_Right_MISO_SDA_TX_PIN_PIN) */
 541:.\Generated_Source\PSoC4/Rx_Right.c ****                 }
 542:.\Generated_Source\PSoC4/Rx_Right.c **** 
 543:.\Generated_Source\PSoC4/Rx_Right.c ****             #if !(Rx_Right_CY_SCBIP_V0 || Rx_Right_CY_SCBIP_V1)
 544:.\Generated_Source\PSoC4/Rx_Right.c ****                 if(Rx_Right_UART_MODE_STD == subMode)
 545:.\Generated_Source\PSoC4/Rx_Right.c ****                 {
 546:.\Generated_Source\PSoC4/Rx_Right.c ****                     if(0u != (Rx_Right_UART_CTS_PIN_ENABLE & uartEnableMask))
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 17


 547:.\Generated_Source\PSoC4/Rx_Right.c ****                     {
 548:.\Generated_Source\PSoC4/Rx_Right.c ****                         /* CTS input is multiplexed with SCLK */
 549:.\Generated_Source\PSoC4/Rx_Right.c ****                         hsiomSel[Rx_Right_SCLK_PIN_INDEX] = Rx_Right_HSIOM_UART_SEL;
 550:.\Generated_Source\PSoC4/Rx_Right.c ****                         pinsDm  [Rx_Right_SCLK_PIN_INDEX] = Rx_Right_PIN_DM_DIG_HIZ;
 551:.\Generated_Source\PSoC4/Rx_Right.c ****                     }
 552:.\Generated_Source\PSoC4/Rx_Right.c **** 
 553:.\Generated_Source\PSoC4/Rx_Right.c ****                     if(0u != (Rx_Right_UART_RTS_PIN_ENABLE & uartEnableMask))
 554:.\Generated_Source\PSoC4/Rx_Right.c ****                     {
 555:.\Generated_Source\PSoC4/Rx_Right.c ****                         /* RTS output is multiplexed with SS0 */
 556:.\Generated_Source\PSoC4/Rx_Right.c ****                         hsiomSel[Rx_Right_SS0_PIN_INDEX] = Rx_Right_HSIOM_UART_SEL;
 557:.\Generated_Source\PSoC4/Rx_Right.c ****                         pinsDm  [Rx_Right_SS0_PIN_INDEX] = Rx_Right_PIN_DM_STRONG;
 558:.\Generated_Source\PSoC4/Rx_Right.c **** 
 559:.\Generated_Source\PSoC4/Rx_Right.c ****                     #if(Rx_Right_SS0_PIN)
 560:.\Generated_Source\PSoC4/Rx_Right.c ****                         /* Disable input buffer */
 561:.\Generated_Source\PSoC4/Rx_Right.c ****                         pinsInBuf |= Rx_Right_SS0_PIN_MASK;
 562:.\Generated_Source\PSoC4/Rx_Right.c ****                     #endif /* (Rx_Right_SS0_PIN) */
 563:.\Generated_Source\PSoC4/Rx_Right.c ****                     }
 564:.\Generated_Source\PSoC4/Rx_Right.c ****                 }
 565:.\Generated_Source\PSoC4/Rx_Right.c ****             #endif /* !(Rx_Right_CY_SCBIP_V0 || Rx_Right_CY_SCBIP_V1) */
 566:.\Generated_Source\PSoC4/Rx_Right.c ****             }
 567:.\Generated_Source\PSoC4/Rx_Right.c ****         }
 568:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (!Rx_Right_CY_SCBIP_V1) */
 569:.\Generated_Source\PSoC4/Rx_Right.c **** 
 570:.\Generated_Source\PSoC4/Rx_Right.c ****     /* Configure pins: set HSIOM, DM and InputBufEnable */
 571:.\Generated_Source\PSoC4/Rx_Right.c ****     /* Note: the DR register settings do not effect the pin output if HSIOM is other than GPIO */
 572:.\Generated_Source\PSoC4/Rx_Right.c **** 
 573:.\Generated_Source\PSoC4/Rx_Right.c ****     #if(Rx_Right_MOSI_SCL_RX_PIN)
 574:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_HSIOM_SEL(Rx_Right_MOSI_SCL_RX_HSIOM_REG,
 575:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_MOSI_SCL_RX_HSIOM_MASK,
 576:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_MOSI_SCL_RX_HSIOM_POS,
 577:.\Generated_Source\PSoC4/Rx_Right.c ****                                        hsiomSel[Rx_Right_MOSI_SCL_RX_PIN_INDEX]);
 578:.\Generated_Source\PSoC4/Rx_Right.c **** 
 579:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_spi_mosi_i2c_scl_uart_rx_SetDriveMode((uint8) pinsDm[Rx_Right_MOSI_SCL_RX_PIN_INDE
 580:.\Generated_Source\PSoC4/Rx_Right.c **** 
 581:.\Generated_Source\PSoC4/Rx_Right.c ****     #if (!Rx_Right_CY_SCBIP_V1)
 582:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_INP_DIS(Rx_Right_spi_mosi_i2c_scl_uart_rx_INP_DIS,
 583:.\Generated_Source\PSoC4/Rx_Right.c ****                                      Rx_Right_spi_mosi_i2c_scl_uart_rx_MASK,
 584:.\Generated_Source\PSoC4/Rx_Right.c ****                                      (0u != (pinsInBuf & Rx_Right_MOSI_SCL_RX_PIN_MASK)));
 585:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (!Rx_Right_CY_SCBIP_V1) */
 586:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (Rx_Right_MOSI_SCL_RX_PIN) */
 587:.\Generated_Source\PSoC4/Rx_Right.c **** 
 588:.\Generated_Source\PSoC4/Rx_Right.c ****     #if(Rx_Right_MOSI_SCL_RX_WAKE_PIN)
 589:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_HSIOM_SEL(Rx_Right_MOSI_SCL_RX_WAKE_HSIOM_REG,
 590:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_MOSI_SCL_RX_WAKE_HSIOM_MASK,
 591:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_MOSI_SCL_RX_WAKE_HSIOM_POS,
 592:.\Generated_Source\PSoC4/Rx_Right.c ****                                        hsiomSel[Rx_Right_MOSI_SCL_RX_WAKE_PIN_INDEX]);
 593:.\Generated_Source\PSoC4/Rx_Right.c **** 
 594:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_spi_mosi_i2c_scl_uart_rx_wake_SetDriveMode((uint8)
 595:.\Generated_Source\PSoC4/Rx_Right.c ****                                                                pinsDm[Rx_Right_MOSI_SCL_RX_WAKE_PIN
 596:.\Generated_Source\PSoC4/Rx_Right.c **** 
 597:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_INP_DIS(Rx_Right_spi_mosi_i2c_scl_uart_rx_wake_INP_DIS,
 598:.\Generated_Source\PSoC4/Rx_Right.c ****                                      Rx_Right_spi_mosi_i2c_scl_uart_rx_wake_MASK,
 599:.\Generated_Source\PSoC4/Rx_Right.c ****                                      (0u != (pinsInBuf & Rx_Right_MOSI_SCL_RX_WAKE_PIN_MASK)));
 600:.\Generated_Source\PSoC4/Rx_Right.c **** 
 601:.\Generated_Source\PSoC4/Rx_Right.c ****          /* Set interrupt on falling edge */
 602:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_INCFG_TYPE(Rx_Right_MOSI_SCL_RX_WAKE_INTCFG_REG,
 603:.\Generated_Source\PSoC4/Rx_Right.c ****                                         Rx_Right_MOSI_SCL_RX_WAKE_INTCFG_TYPE_MASK,
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 18


 604:.\Generated_Source\PSoC4/Rx_Right.c ****                                         Rx_Right_MOSI_SCL_RX_WAKE_INTCFG_TYPE_POS,
 605:.\Generated_Source\PSoC4/Rx_Right.c ****                                         Rx_Right_INTCFG_TYPE_FALLING_EDGE);
 606:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (Rx_Right_MOSI_SCL_RX_WAKE_PIN) */
 607:.\Generated_Source\PSoC4/Rx_Right.c **** 
 608:.\Generated_Source\PSoC4/Rx_Right.c ****     #if(Rx_Right_MISO_SDA_TX_PIN)
 609:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_HSIOM_SEL(Rx_Right_MISO_SDA_TX_HSIOM_REG,
 610:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_MISO_SDA_TX_HSIOM_MASK,
 611:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_MISO_SDA_TX_HSIOM_POS,
 612:.\Generated_Source\PSoC4/Rx_Right.c ****                                        hsiomSel[Rx_Right_MISO_SDA_TX_PIN_INDEX]);
 613:.\Generated_Source\PSoC4/Rx_Right.c **** 
 614:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_spi_miso_i2c_sda_uart_tx_SetDriveMode((uint8) pinsDm[Rx_Right_MISO_SDA_TX_PIN_INDE
 615:.\Generated_Source\PSoC4/Rx_Right.c **** 
 616:.\Generated_Source\PSoC4/Rx_Right.c ****     #if (!Rx_Right_CY_SCBIP_V1)
 617:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_INP_DIS(Rx_Right_spi_miso_i2c_sda_uart_tx_INP_DIS,
 618:.\Generated_Source\PSoC4/Rx_Right.c ****                                      Rx_Right_spi_miso_i2c_sda_uart_tx_MASK,
 619:.\Generated_Source\PSoC4/Rx_Right.c ****                                     (0u != (pinsInBuf & Rx_Right_MISO_SDA_TX_PIN_MASK)));
 620:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (!Rx_Right_CY_SCBIP_V1) */
 621:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (Rx_Right_MOSI_SCL_RX_PIN) */
 622:.\Generated_Source\PSoC4/Rx_Right.c **** 
 623:.\Generated_Source\PSoC4/Rx_Right.c ****     #if(Rx_Right_SCLK_PIN)
 624:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_HSIOM_SEL(Rx_Right_SCLK_HSIOM_REG, Rx_Right_SCLK_HSIOM_MASK,
 625:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_SCLK_HSIOM_POS, hsiomSel[Rx_Right_SCLK_PIN_INDEX]);
 626:.\Generated_Source\PSoC4/Rx_Right.c **** 
 627:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_spi_sclk_SetDriveMode((uint8) pinsDm[Rx_Right_SCLK_PIN_INDEX]);
 628:.\Generated_Source\PSoC4/Rx_Right.c **** 
 629:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_INP_DIS(Rx_Right_spi_sclk_INP_DIS,
 630:.\Generated_Source\PSoC4/Rx_Right.c ****                                      Rx_Right_spi_sclk_MASK,
 631:.\Generated_Source\PSoC4/Rx_Right.c ****                                      (0u != (pinsInBuf & Rx_Right_SCLK_PIN_MASK)));
 632:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (Rx_Right_SCLK_PIN) */
 633:.\Generated_Source\PSoC4/Rx_Right.c **** 
 634:.\Generated_Source\PSoC4/Rx_Right.c ****     #if(Rx_Right_SS0_PIN)
 635:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_HSIOM_SEL(Rx_Right_SS0_HSIOM_REG, Rx_Right_SS0_HSIOM_MASK,
 636:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_SS0_HSIOM_POS, hsiomSel[Rx_Right_SS0_PIN_INDEX]);
 637:.\Generated_Source\PSoC4/Rx_Right.c **** 
 638:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_spi_ss0_SetDriveMode((uint8) pinsDm[Rx_Right_SS0_PIN_INDEX]);
 639:.\Generated_Source\PSoC4/Rx_Right.c **** 
 640:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_INP_DIS(Rx_Right_spi_ss0_INP_DIS,
 641:.\Generated_Source\PSoC4/Rx_Right.c ****                                      Rx_Right_spi_ss0_MASK,
 642:.\Generated_Source\PSoC4/Rx_Right.c ****                                      (0u != (pinsInBuf & Rx_Right_SS0_PIN_MASK)));
 643:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (Rx_Right_SS1_PIN) */
 644:.\Generated_Source\PSoC4/Rx_Right.c **** 
 645:.\Generated_Source\PSoC4/Rx_Right.c ****     #if(Rx_Right_SS1_PIN)
 646:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_HSIOM_SEL(Rx_Right_SS1_HSIOM_REG, Rx_Right_SS1_HSIOM_MASK,
 647:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_SS1_HSIOM_POS, hsiomSel[Rx_Right_SS1_PIN_INDEX]);
 648:.\Generated_Source\PSoC4/Rx_Right.c **** 
 649:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_spi_ss1_SetDriveMode((uint8) pinsDm[Rx_Right_SS1_PIN_INDEX]);
 650:.\Generated_Source\PSoC4/Rx_Right.c **** 
 651:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_INP_DIS(Rx_Right_spi_ss1_INP_DIS,
 652:.\Generated_Source\PSoC4/Rx_Right.c ****                                      Rx_Right_spi_ss1_MASK,
 653:.\Generated_Source\PSoC4/Rx_Right.c ****                                      (0u != (pinsInBuf & Rx_Right_SS1_PIN_MASK)));
 654:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (Rx_Right_SS1_PIN) */
 655:.\Generated_Source\PSoC4/Rx_Right.c **** 
 656:.\Generated_Source\PSoC4/Rx_Right.c ****     #if(Rx_Right_SS2_PIN)
 657:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_HSIOM_SEL(Rx_Right_SS2_HSIOM_REG, Rx_Right_SS2_HSIOM_MASK,
 658:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_SS2_HSIOM_POS, hsiomSel[Rx_Right_SS2_PIN_INDEX]);
 659:.\Generated_Source\PSoC4/Rx_Right.c **** 
 660:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_spi_ss2_SetDriveMode((uint8) pinsDm[Rx_Right_SS2_PIN_INDEX]);
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 19


 661:.\Generated_Source\PSoC4/Rx_Right.c **** 
 662:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_INP_DIS(Rx_Right_spi_ss2_INP_DIS,
 663:.\Generated_Source\PSoC4/Rx_Right.c ****                                      Rx_Right_spi_ss2_MASK,
 664:.\Generated_Source\PSoC4/Rx_Right.c ****                                      (0u != (pinsInBuf & Rx_Right_SS2_PIN_MASK)));
 665:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (Rx_Right_SS2_PIN) */
 666:.\Generated_Source\PSoC4/Rx_Right.c **** 
 667:.\Generated_Source\PSoC4/Rx_Right.c ****     #if(Rx_Right_SS3_PIN)
 668:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_HSIOM_SEL(Rx_Right_SS3_HSIOM_REG,  Rx_Right_SS3_HSIOM_MASK,
 669:.\Generated_Source\PSoC4/Rx_Right.c ****                                        Rx_Right_SS3_HSIOM_POS, hsiomSel[Rx_Right_SS3_PIN_INDEX]);
 670:.\Generated_Source\PSoC4/Rx_Right.c **** 
 671:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_spi_ss3_SetDriveMode((uint8) pinsDm[Rx_Right_SS3_PIN_INDEX]);
 672:.\Generated_Source\PSoC4/Rx_Right.c **** 
 673:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_SET_INP_DIS(Rx_Right_spi_ss3_INP_DIS,
 674:.\Generated_Source\PSoC4/Rx_Right.c ****                                      Rx_Right_spi_ss3_MASK,
 675:.\Generated_Source\PSoC4/Rx_Right.c ****                                      (0u != (pinsInBuf & Rx_Right_SS3_PIN_MASK)));
 676:.\Generated_Source\PSoC4/Rx_Right.c ****     #endif /* (Rx_Right_SS3_PIN) */
 677:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 678:.\Generated_Source\PSoC4/Rx_Right.c **** 
 679:.\Generated_Source\PSoC4/Rx_Right.c **** #endif /* (Rx_Right_SCB_MODE_UNCONFIG_CONST_CFG) */
 680:.\Generated_Source\PSoC4/Rx_Right.c **** 
 681:.\Generated_Source\PSoC4/Rx_Right.c **** 
 682:.\Generated_Source\PSoC4/Rx_Right.c **** #if (Rx_Right_CY_SCBIP_V0 || Rx_Right_CY_SCBIP_V1)
 683:.\Generated_Source\PSoC4/Rx_Right.c ****     /*******************************************************************************
 684:.\Generated_Source\PSoC4/Rx_Right.c ****     * Function Name: Rx_Right_I2CSlaveNackGeneration
 685:.\Generated_Source\PSoC4/Rx_Right.c ****     ********************************************************************************
 686:.\Generated_Source\PSoC4/Rx_Right.c ****     *
 687:.\Generated_Source\PSoC4/Rx_Right.c ****     * Summary:
 688:.\Generated_Source\PSoC4/Rx_Right.c ****     *  Sets command to generate NACK to the address or data.
 689:.\Generated_Source\PSoC4/Rx_Right.c ****     *
 690:.\Generated_Source\PSoC4/Rx_Right.c ****     * Parameters:
 691:.\Generated_Source\PSoC4/Rx_Right.c ****     *  None
 692:.\Generated_Source\PSoC4/Rx_Right.c ****     *
 693:.\Generated_Source\PSoC4/Rx_Right.c ****     * Return:
 694:.\Generated_Source\PSoC4/Rx_Right.c ****     *  None
 695:.\Generated_Source\PSoC4/Rx_Right.c ****     *
 696:.\Generated_Source\PSoC4/Rx_Right.c ****     *******************************************************************************/
 697:.\Generated_Source\PSoC4/Rx_Right.c ****     void Rx_Right_I2CSlaveNackGeneration(void)
 698:.\Generated_Source\PSoC4/Rx_Right.c ****     {
 367              		.loc 1 698 0
 368              		.cfi_startproc
 369 0000 80B5     		push	{r7, lr}
 370              		.cfi_def_cfa_offset 8
 371              		.cfi_offset 7, -8
 372              		.cfi_offset 14, -4
 373 0002 00AF     		add	r7, sp, #0
 374              		.cfi_def_cfa_register 7
 699:.\Generated_Source\PSoC4/Rx_Right.c ****         /* Check for EC_AM toggle condition: EC_AM and clock stretching for address are enabled */
 700:.\Generated_Source\PSoC4/Rx_Right.c ****         if ((0u != (Rx_Right_CTRL_REG & Rx_Right_CTRL_EC_AM_MODE)) &&
 375              		.loc 1 700 0
 376 0004 0E4B     		ldr	r3, .L25
 377 0006 1A68     		ldr	r2, [r3]
 378 0008 8023     		mov	r3, #128
 379 000a 5B00     		lsl	r3, r3, #1
 380 000c 1340     		and	r3, r2
 381 000e 12D0     		beq	.L24
 701:.\Generated_Source\PSoC4/Rx_Right.c ****             (0u == (Rx_Right_I2C_CTRL_REG & Rx_Right_I2C_CTRL_S_NOT_READY_ADDR_NACK)))
 382              		.loc 1 701 0 discriminator 1
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 20


 383 0010 0C4B     		ldr	r3, .L25+4
 384 0012 1A68     		ldr	r2, [r3]
 385 0014 8023     		mov	r3, #128
 386 0016 DB01     		lsl	r3, r3, #7
 387 0018 1340     		and	r3, r2
 700:.\Generated_Source\PSoC4/Rx_Right.c ****         if ((0u != (Rx_Right_CTRL_REG & Rx_Right_CTRL_EC_AM_MODE)) &&
 388              		.loc 1 700 0 discriminator 1
 389 001a 0CD1     		bne	.L24
 702:.\Generated_Source\PSoC4/Rx_Right.c ****         {
 703:.\Generated_Source\PSoC4/Rx_Right.c ****             /* Toggle EC_AM before NACK generation */
 704:.\Generated_Source\PSoC4/Rx_Right.c ****             Rx_Right_CTRL_REG &= ~Rx_Right_CTRL_EC_AM_MODE;
 390              		.loc 1 704 0
 391 001c 084B     		ldr	r3, .L25
 392 001e 084A     		ldr	r2, .L25
 393 0020 1168     		ldr	r1, [r2]
 394 0022 094A     		ldr	r2, .L25+8
 395 0024 0A40     		and	r2, r1
 396 0026 1A60     		str	r2, [r3]
 705:.\Generated_Source\PSoC4/Rx_Right.c ****             Rx_Right_CTRL_REG |=  Rx_Right_CTRL_EC_AM_MODE;
 397              		.loc 1 705 0
 398 0028 054B     		ldr	r3, .L25
 399 002a 054A     		ldr	r2, .L25
 400 002c 1268     		ldr	r2, [r2]
 401 002e 8021     		mov	r1, #128
 402 0030 4900     		lsl	r1, r1, #1
 403 0032 0A43     		orr	r2, r1
 404 0034 1A60     		str	r2, [r3]
 405              	.L24:
 706:.\Generated_Source\PSoC4/Rx_Right.c ****         }
 707:.\Generated_Source\PSoC4/Rx_Right.c **** 
 708:.\Generated_Source\PSoC4/Rx_Right.c ****         Rx_Right_I2C_SLAVE_CMD_REG = Rx_Right_I2C_SLAVE_CMD_S_NACK;
 406              		.loc 1 708 0
 407 0036 054B     		ldr	r3, .L25+12
 408 0038 0222     		mov	r2, #2
 409 003a 1A60     		str	r2, [r3]
 709:.\Generated_Source\PSoC4/Rx_Right.c ****     }
 410              		.loc 1 709 0
 411 003c BD46     		mov	sp, r7
 412              		@ sp needed
 413 003e 80BD     		pop	{r7, pc}
 414              	.L26:
 415              		.align	2
 416              	.L25:
 417 0040 00000740 		.word	1074200576
 418 0044 60000740 		.word	1074200672
 419 0048 FFFEFFFF 		.word	-257
 420 004c 6C000740 		.word	1074200684
 421              		.cfi_endproc
 422              	.LFE9:
 423              		.size	Rx_Right_I2CSlaveNackGeneration, .-Rx_Right_I2CSlaveNackGeneration
 424              		.text
 425              	.Letext0:
 426              		.file 2 ".\\Generated_Source\\PSoC4/cytypes.h"
 427              		.section	.debug_info,"",%progbits
 428              	.Ldebug_info0:
 429 0000 E7010000 		.4byte	0x1e7
 430 0004 0400     		.2byte	0x4
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 21


 431 0006 00000000 		.4byte	.Ldebug_abbrev0
 432 000a 04       		.byte	0x4
 433 000b 01       		.uleb128 0x1
 434 000c BB000000 		.4byte	.LASF33
 435 0010 01       		.byte	0x1
 436 0011 76000000 		.4byte	.LASF34
 437 0015 86020000 		.4byte	.LASF35
 438 0019 00000000 		.4byte	.Ldebug_ranges0+0
 439 001d 00000000 		.4byte	0
 440 0021 00000000 		.4byte	.Ldebug_line0
 441 0025 02       		.uleb128 0x2
 442 0026 01       		.byte	0x1
 443 0027 06       		.byte	0x6
 444 0028 7A020000 		.4byte	.LASF0
 445 002c 02       		.uleb128 0x2
 446 002d 01       		.byte	0x1
 447 002e 08       		.byte	0x8
 448 002f 4F010000 		.4byte	.LASF1
 449 0033 02       		.uleb128 0x2
 450 0034 02       		.byte	0x2
 451 0035 05       		.byte	0x5
 452 0036 3E020000 		.4byte	.LASF2
 453 003a 02       		.uleb128 0x2
 454 003b 02       		.byte	0x2
 455 003c 07       		.byte	0x7
 456 003d 63000000 		.4byte	.LASF3
 457 0041 02       		.uleb128 0x2
 458 0042 04       		.byte	0x4
 459 0043 05       		.byte	0x5
 460 0044 6B020000 		.4byte	.LASF4
 461 0048 02       		.uleb128 0x2
 462 0049 04       		.byte	0x4
 463 004a 07       		.byte	0x7
 464 004b 5D010000 		.4byte	.LASF5
 465 004f 02       		.uleb128 0x2
 466 0050 08       		.byte	0x8
 467 0051 05       		.byte	0x5
 468 0052 1D020000 		.4byte	.LASF6
 469 0056 02       		.uleb128 0x2
 470 0057 08       		.byte	0x8
 471 0058 07       		.byte	0x7
 472 0059 CC010000 		.4byte	.LASF7
 473 005d 03       		.uleb128 0x3
 474 005e 04       		.byte	0x4
 475 005f 05       		.byte	0x5
 476 0060 696E7400 		.ascii	"int\000"
 477 0064 02       		.uleb128 0x2
 478 0065 04       		.byte	0x4
 479 0066 07       		.byte	0x7
 480 0067 BF010000 		.4byte	.LASF8
 481 006b 04       		.uleb128 0x4
 482 006c 6F010000 		.4byte	.LASF9
 483 0070 02       		.byte	0x2
 484 0071 A1       		.byte	0xa1
 485 0072 2C000000 		.4byte	0x2c
 486 0076 04       		.uleb128 0x4
 487 0077 B8010000 		.4byte	.LASF10
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 22


 488 007b 02       		.byte	0x2
 489 007c A3       		.byte	0xa3
 490 007d 48000000 		.4byte	0x48
 491 0081 02       		.uleb128 0x2
 492 0082 04       		.byte	0x4
 493 0083 04       		.byte	0x4
 494 0084 B5000000 		.4byte	.LASF11
 495 0088 02       		.uleb128 0x2
 496 0089 08       		.byte	0x8
 497 008a 04       		.byte	0x4
 498 008b 8C010000 		.4byte	.LASF12
 499 008f 02       		.uleb128 0x2
 500 0090 01       		.byte	0x1
 501 0091 08       		.byte	0x8
 502 0092 2B020000 		.4byte	.LASF13
 503 0096 05       		.uleb128 0x5
 504 0097 74020000 		.4byte	.LASF14
 505 009b 02       		.byte	0x2
 506 009c 4D01     		.2byte	0x14d
 507 009e A2000000 		.4byte	0xa2
 508 00a2 06       		.uleb128 0x6
 509 00a3 76000000 		.4byte	0x76
 510 00a7 05       		.uleb128 0x5
 511 00a8 F2010000 		.4byte	.LASF15
 512 00ac 02       		.byte	0x2
 513 00ad 5D01     		.2byte	0x15d
 514 00af B3000000 		.4byte	0xb3
 515 00b3 07       		.uleb128 0x7
 516 00b4 04       		.byte	0x4
 517 00b5 B9000000 		.4byte	0xb9
 518 00b9 08       		.uleb128 0x8
 519 00ba 02       		.uleb128 0x2
 520 00bb 04       		.byte	0x4
 521 00bc 07       		.byte	0x7
 522 00bd 14020000 		.4byte	.LASF16
 523 00c1 09       		.uleb128 0x9
 524 00c2 30020000 		.4byte	.LASF17
 525 00c6 01       		.byte	0x1
 526 00c7 63       		.byte	0x63
 527 00c8 00000000 		.4byte	.LFB0
 528 00cc 0C000000 		.4byte	.LFE0-.LFB0
 529 00d0 01       		.uleb128 0x1
 530 00d1 9C       		.byte	0x9c
 531 00d2 09       		.uleb128 0x9
 532 00d3 45000000 		.4byte	.LASF18
 533 00d7 01       		.byte	0x1
 534 00d8 8F       		.byte	0x8f
 535 00d9 00000000 		.4byte	.LFB1
 536 00dd 20000000 		.4byte	.LFE1-.LFB1
 537 00e1 01       		.uleb128 0x1
 538 00e2 9C       		.byte	0x9c
 539 00e3 09       		.uleb128 0x9
 540 00e4 E3010000 		.4byte	.LASF19
 541 00e8 01       		.byte	0x1
 542 00e9 B7       		.byte	0xb7
 543 00ea 00000000 		.4byte	.LFB2
 544 00ee 24000000 		.4byte	.LFE2-.LFB2
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 23


 545 00f2 01       		.uleb128 0x1
 546 00f3 9C       		.byte	0x9c
 547 00f4 09       		.uleb128 0x9
 548 00f5 55000000 		.4byte	.LASF20
 549 00f9 01       		.byte	0x1
 550 00fa D1       		.byte	0xd1
 551 00fb 00000000 		.4byte	.LFB3
 552 00ff 28000000 		.4byte	.LFE3-.LFB3
 553 0103 01       		.uleb128 0x1
 554 0104 9C       		.byte	0x9c
 555 0105 0A       		.uleb128 0xa
 556 0106 48020000 		.4byte	.LASF21
 557 010a 01       		.byte	0x1
 558 010b F2       		.byte	0xf2
 559 010c 00000000 		.4byte	.LFB4
 560 0110 34000000 		.4byte	.LFE4-.LFB4
 561 0114 01       		.uleb128 0x1
 562 0115 9C       		.byte	0x9c
 563 0116 37010000 		.4byte	0x137
 564 011a 0B       		.uleb128 0xb
 565 011b 3F000000 		.4byte	.LASF23
 566 011f 01       		.byte	0x1
 567 0120 F2       		.byte	0xf2
 568 0121 76000000 		.4byte	0x76
 569 0125 02       		.uleb128 0x2
 570 0126 91       		.byte	0x91
 571 0127 6C       		.sleb128 -20
 572 0128 0C       		.uleb128 0xc
 573 0129 60020000 		.4byte	.LASF24
 574 012d 01       		.byte	0x1
 575 012e F4       		.byte	0xf4
 576 012f 76000000 		.4byte	0x76
 577 0133 02       		.uleb128 0x2
 578 0134 91       		.byte	0x91
 579 0135 74       		.sleb128 -12
 580 0136 00       		.byte	0
 581 0137 0D       		.uleb128 0xd
 582 0138 37010000 		.4byte	.LASF22
 583 013c 01       		.byte	0x1
 584 013d 1001     		.2byte	0x110
 585 013f 00000000 		.4byte	.LFB5
 586 0143 34000000 		.4byte	.LFE5-.LFB5
 587 0147 01       		.uleb128 0x1
 588 0148 9C       		.byte	0x9c
 589 0149 6C010000 		.4byte	0x16c
 590 014d 0E       		.uleb128 0xe
 591 014e 3F000000 		.4byte	.LASF23
 592 0152 01       		.byte	0x1
 593 0153 1001     		.2byte	0x110
 594 0155 76000000 		.4byte	0x76
 595 0159 02       		.uleb128 0x2
 596 015a 91       		.byte	0x91
 597 015b 6C       		.sleb128 -20
 598 015c 0F       		.uleb128 0xf
 599 015d 23000000 		.4byte	.LASF25
 600 0161 01       		.byte	0x1
 601 0162 1201     		.2byte	0x112
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 24


 602 0164 76000000 		.4byte	0x76
 603 0168 02       		.uleb128 0x2
 604 0169 91       		.byte	0x91
 605 016a 74       		.sleb128 -12
 606 016b 00       		.byte	0
 607 016c 0D       		.uleb128 0xd
 608 016d 00000000 		.4byte	.LASF26
 609 0171 01       		.byte	0x1
 610 0172 3301     		.2byte	0x133
 611 0174 00000000 		.4byte	.LFB6
 612 0178 18000000 		.4byte	.LFE6-.LFB6
 613 017c 01       		.uleb128 0x1
 614 017d 9C       		.byte	0x9c
 615 017e 92010000 		.4byte	0x192
 616 0182 0E       		.uleb128 0xe
 617 0183 93010000 		.4byte	.LASF27
 618 0187 01       		.byte	0x1
 619 0188 3301     		.2byte	0x133
 620 018a A7000000 		.4byte	0xa7
 621 018e 02       		.uleb128 0x2
 622 018f 91       		.byte	0x91
 623 0190 74       		.sleb128 -12
 624 0191 00       		.byte	0
 625 0192 10       		.uleb128 0x10
 626 0193 75010000 		.4byte	.LASF28
 627 0197 01       		.byte	0x1
 628 0198 4E01     		.2byte	0x14e
 629 019a 00000000 		.4byte	.LFB7
 630 019e 0E000000 		.4byte	.LFE7-.LFB7
 631 01a2 01       		.uleb128 0x1
 632 01a3 9C       		.byte	0x9c
 633 01a4 11       		.uleb128 0x11
 634 01a5 FF010000 		.4byte	.LASF29
 635 01a9 01       		.byte	0x1
 636 01aa 6D01     		.2byte	0x16d
 637 01ac 00000000 		.4byte	.LFB8
 638 01b0 08000000 		.4byte	.LFE8-.LFB8
 639 01b4 01       		.uleb128 0x1
 640 01b5 9C       		.byte	0x9c
 641 01b6 12       		.uleb128 0x12
 642 01b7 98010000 		.4byte	.LASF30
 643 01bb 01       		.byte	0x1
 644 01bc B902     		.2byte	0x2b9
 645 01be 00000000 		.4byte	.LFB9
 646 01c2 50000000 		.4byte	.LFE9-.LFB9
 647 01c6 01       		.uleb128 0x1
 648 01c7 9C       		.byte	0x9c
 649 01c8 13       		.uleb128 0x13
 650 01c9 2E000000 		.4byte	.LASF31
 651 01cd 01       		.byte	0x1
 652 01ce 42       		.byte	0x42
 653 01cf 6B000000 		.4byte	0x6b
 654 01d3 05       		.uleb128 0x5
 655 01d4 03       		.byte	0x3
 656 01d5 00000000 		.4byte	Rx_Right_initVar
 657 01d9 13       		.uleb128 0x13
 658 01da 9A000000 		.4byte	.LASF32
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 25


 659 01de 01       		.byte	0x1
 660 01df 45       		.byte	0x45
 661 01e0 A7000000 		.4byte	0xa7
 662 01e4 05       		.uleb128 0x5
 663 01e5 03       		.byte	0x3
 664 01e6 00000000 		.4byte	Rx_Right_customIntrHandler
 665 01ea 00       		.byte	0
 666              		.section	.debug_abbrev,"",%progbits
 667              	.Ldebug_abbrev0:
 668 0000 01       		.uleb128 0x1
 669 0001 11       		.uleb128 0x11
 670 0002 01       		.byte	0x1
 671 0003 25       		.uleb128 0x25
 672 0004 0E       		.uleb128 0xe
 673 0005 13       		.uleb128 0x13
 674 0006 0B       		.uleb128 0xb
 675 0007 03       		.uleb128 0x3
 676 0008 0E       		.uleb128 0xe
 677 0009 1B       		.uleb128 0x1b
 678 000a 0E       		.uleb128 0xe
 679 000b 55       		.uleb128 0x55
 680 000c 17       		.uleb128 0x17
 681 000d 11       		.uleb128 0x11
 682 000e 01       		.uleb128 0x1
 683 000f 10       		.uleb128 0x10
 684 0010 17       		.uleb128 0x17
 685 0011 00       		.byte	0
 686 0012 00       		.byte	0
 687 0013 02       		.uleb128 0x2
 688 0014 24       		.uleb128 0x24
 689 0015 00       		.byte	0
 690 0016 0B       		.uleb128 0xb
 691 0017 0B       		.uleb128 0xb
 692 0018 3E       		.uleb128 0x3e
 693 0019 0B       		.uleb128 0xb
 694 001a 03       		.uleb128 0x3
 695 001b 0E       		.uleb128 0xe
 696 001c 00       		.byte	0
 697 001d 00       		.byte	0
 698 001e 03       		.uleb128 0x3
 699 001f 24       		.uleb128 0x24
 700 0020 00       		.byte	0
 701 0021 0B       		.uleb128 0xb
 702 0022 0B       		.uleb128 0xb
 703 0023 3E       		.uleb128 0x3e
 704 0024 0B       		.uleb128 0xb
 705 0025 03       		.uleb128 0x3
 706 0026 08       		.uleb128 0x8
 707 0027 00       		.byte	0
 708 0028 00       		.byte	0
 709 0029 04       		.uleb128 0x4
 710 002a 16       		.uleb128 0x16
 711 002b 00       		.byte	0
 712 002c 03       		.uleb128 0x3
 713 002d 0E       		.uleb128 0xe
 714 002e 3A       		.uleb128 0x3a
 715 002f 0B       		.uleb128 0xb
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 26


 716 0030 3B       		.uleb128 0x3b
 717 0031 0B       		.uleb128 0xb
 718 0032 49       		.uleb128 0x49
 719 0033 13       		.uleb128 0x13
 720 0034 00       		.byte	0
 721 0035 00       		.byte	0
 722 0036 05       		.uleb128 0x5
 723 0037 16       		.uleb128 0x16
 724 0038 00       		.byte	0
 725 0039 03       		.uleb128 0x3
 726 003a 0E       		.uleb128 0xe
 727 003b 3A       		.uleb128 0x3a
 728 003c 0B       		.uleb128 0xb
 729 003d 3B       		.uleb128 0x3b
 730 003e 05       		.uleb128 0x5
 731 003f 49       		.uleb128 0x49
 732 0040 13       		.uleb128 0x13
 733 0041 00       		.byte	0
 734 0042 00       		.byte	0
 735 0043 06       		.uleb128 0x6
 736 0044 35       		.uleb128 0x35
 737 0045 00       		.byte	0
 738 0046 49       		.uleb128 0x49
 739 0047 13       		.uleb128 0x13
 740 0048 00       		.byte	0
 741 0049 00       		.byte	0
 742 004a 07       		.uleb128 0x7
 743 004b 0F       		.uleb128 0xf
 744 004c 00       		.byte	0
 745 004d 0B       		.uleb128 0xb
 746 004e 0B       		.uleb128 0xb
 747 004f 49       		.uleb128 0x49
 748 0050 13       		.uleb128 0x13
 749 0051 00       		.byte	0
 750 0052 00       		.byte	0
 751 0053 08       		.uleb128 0x8
 752 0054 15       		.uleb128 0x15
 753 0055 00       		.byte	0
 754 0056 27       		.uleb128 0x27
 755 0057 19       		.uleb128 0x19
 756 0058 00       		.byte	0
 757 0059 00       		.byte	0
 758 005a 09       		.uleb128 0x9
 759 005b 2E       		.uleb128 0x2e
 760 005c 00       		.byte	0
 761 005d 3F       		.uleb128 0x3f
 762 005e 19       		.uleb128 0x19
 763 005f 03       		.uleb128 0x3
 764 0060 0E       		.uleb128 0xe
 765 0061 3A       		.uleb128 0x3a
 766 0062 0B       		.uleb128 0xb
 767 0063 3B       		.uleb128 0x3b
 768 0064 0B       		.uleb128 0xb
 769 0065 27       		.uleb128 0x27
 770 0066 19       		.uleb128 0x19
 771 0067 11       		.uleb128 0x11
 772 0068 01       		.uleb128 0x1
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 27


 773 0069 12       		.uleb128 0x12
 774 006a 06       		.uleb128 0x6
 775 006b 40       		.uleb128 0x40
 776 006c 18       		.uleb128 0x18
 777 006d 9642     		.uleb128 0x2116
 778 006f 19       		.uleb128 0x19
 779 0070 00       		.byte	0
 780 0071 00       		.byte	0
 781 0072 0A       		.uleb128 0xa
 782 0073 2E       		.uleb128 0x2e
 783 0074 01       		.byte	0x1
 784 0075 3F       		.uleb128 0x3f
 785 0076 19       		.uleb128 0x19
 786 0077 03       		.uleb128 0x3
 787 0078 0E       		.uleb128 0xe
 788 0079 3A       		.uleb128 0x3a
 789 007a 0B       		.uleb128 0xb
 790 007b 3B       		.uleb128 0x3b
 791 007c 0B       		.uleb128 0xb
 792 007d 27       		.uleb128 0x27
 793 007e 19       		.uleb128 0x19
 794 007f 11       		.uleb128 0x11
 795 0080 01       		.uleb128 0x1
 796 0081 12       		.uleb128 0x12
 797 0082 06       		.uleb128 0x6
 798 0083 40       		.uleb128 0x40
 799 0084 18       		.uleb128 0x18
 800 0085 9742     		.uleb128 0x2117
 801 0087 19       		.uleb128 0x19
 802 0088 01       		.uleb128 0x1
 803 0089 13       		.uleb128 0x13
 804 008a 00       		.byte	0
 805 008b 00       		.byte	0
 806 008c 0B       		.uleb128 0xb
 807 008d 05       		.uleb128 0x5
 808 008e 00       		.byte	0
 809 008f 03       		.uleb128 0x3
 810 0090 0E       		.uleb128 0xe
 811 0091 3A       		.uleb128 0x3a
 812 0092 0B       		.uleb128 0xb
 813 0093 3B       		.uleb128 0x3b
 814 0094 0B       		.uleb128 0xb
 815 0095 49       		.uleb128 0x49
 816 0096 13       		.uleb128 0x13
 817 0097 02       		.uleb128 0x2
 818 0098 18       		.uleb128 0x18
 819 0099 00       		.byte	0
 820 009a 00       		.byte	0
 821 009b 0C       		.uleb128 0xc
 822 009c 34       		.uleb128 0x34
 823 009d 00       		.byte	0
 824 009e 03       		.uleb128 0x3
 825 009f 0E       		.uleb128 0xe
 826 00a0 3A       		.uleb128 0x3a
 827 00a1 0B       		.uleb128 0xb
 828 00a2 3B       		.uleb128 0x3b
 829 00a3 0B       		.uleb128 0xb
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 28


 830 00a4 49       		.uleb128 0x49
 831 00a5 13       		.uleb128 0x13
 832 00a6 02       		.uleb128 0x2
 833 00a7 18       		.uleb128 0x18
 834 00a8 00       		.byte	0
 835 00a9 00       		.byte	0
 836 00aa 0D       		.uleb128 0xd
 837 00ab 2E       		.uleb128 0x2e
 838 00ac 01       		.byte	0x1
 839 00ad 3F       		.uleb128 0x3f
 840 00ae 19       		.uleb128 0x19
 841 00af 03       		.uleb128 0x3
 842 00b0 0E       		.uleb128 0xe
 843 00b1 3A       		.uleb128 0x3a
 844 00b2 0B       		.uleb128 0xb
 845 00b3 3B       		.uleb128 0x3b
 846 00b4 05       		.uleb128 0x5
 847 00b5 27       		.uleb128 0x27
 848 00b6 19       		.uleb128 0x19
 849 00b7 11       		.uleb128 0x11
 850 00b8 01       		.uleb128 0x1
 851 00b9 12       		.uleb128 0x12
 852 00ba 06       		.uleb128 0x6
 853 00bb 40       		.uleb128 0x40
 854 00bc 18       		.uleb128 0x18
 855 00bd 9742     		.uleb128 0x2117
 856 00bf 19       		.uleb128 0x19
 857 00c0 01       		.uleb128 0x1
 858 00c1 13       		.uleb128 0x13
 859 00c2 00       		.byte	0
 860 00c3 00       		.byte	0
 861 00c4 0E       		.uleb128 0xe
 862 00c5 05       		.uleb128 0x5
 863 00c6 00       		.byte	0
 864 00c7 03       		.uleb128 0x3
 865 00c8 0E       		.uleb128 0xe
 866 00c9 3A       		.uleb128 0x3a
 867 00ca 0B       		.uleb128 0xb
 868 00cb 3B       		.uleb128 0x3b
 869 00cc 05       		.uleb128 0x5
 870 00cd 49       		.uleb128 0x49
 871 00ce 13       		.uleb128 0x13
 872 00cf 02       		.uleb128 0x2
 873 00d0 18       		.uleb128 0x18
 874 00d1 00       		.byte	0
 875 00d2 00       		.byte	0
 876 00d3 0F       		.uleb128 0xf
 877 00d4 34       		.uleb128 0x34
 878 00d5 00       		.byte	0
 879 00d6 03       		.uleb128 0x3
 880 00d7 0E       		.uleb128 0xe
 881 00d8 3A       		.uleb128 0x3a
 882 00d9 0B       		.uleb128 0xb
 883 00da 3B       		.uleb128 0x3b
 884 00db 05       		.uleb128 0x5
 885 00dc 49       		.uleb128 0x49
 886 00dd 13       		.uleb128 0x13
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 29


 887 00de 02       		.uleb128 0x2
 888 00df 18       		.uleb128 0x18
 889 00e0 00       		.byte	0
 890 00e1 00       		.byte	0
 891 00e2 10       		.uleb128 0x10
 892 00e3 2E       		.uleb128 0x2e
 893 00e4 00       		.byte	0
 894 00e5 03       		.uleb128 0x3
 895 00e6 0E       		.uleb128 0xe
 896 00e7 3A       		.uleb128 0x3a
 897 00e8 0B       		.uleb128 0xb
 898 00e9 3B       		.uleb128 0x3b
 899 00ea 05       		.uleb128 0x5
 900 00eb 27       		.uleb128 0x27
 901 00ec 19       		.uleb128 0x19
 902 00ed 11       		.uleb128 0x11
 903 00ee 01       		.uleb128 0x1
 904 00ef 12       		.uleb128 0x12
 905 00f0 06       		.uleb128 0x6
 906 00f1 40       		.uleb128 0x40
 907 00f2 18       		.uleb128 0x18
 908 00f3 9642     		.uleb128 0x2116
 909 00f5 19       		.uleb128 0x19
 910 00f6 00       		.byte	0
 911 00f7 00       		.byte	0
 912 00f8 11       		.uleb128 0x11
 913 00f9 2E       		.uleb128 0x2e
 914 00fa 00       		.byte	0
 915 00fb 03       		.uleb128 0x3
 916 00fc 0E       		.uleb128 0xe
 917 00fd 3A       		.uleb128 0x3a
 918 00fe 0B       		.uleb128 0xb
 919 00ff 3B       		.uleb128 0x3b
 920 0100 05       		.uleb128 0x5
 921 0101 27       		.uleb128 0x27
 922 0102 19       		.uleb128 0x19
 923 0103 11       		.uleb128 0x11
 924 0104 01       		.uleb128 0x1
 925 0105 12       		.uleb128 0x12
 926 0106 06       		.uleb128 0x6
 927 0107 40       		.uleb128 0x40
 928 0108 18       		.uleb128 0x18
 929 0109 9742     		.uleb128 0x2117
 930 010b 19       		.uleb128 0x19
 931 010c 00       		.byte	0
 932 010d 00       		.byte	0
 933 010e 12       		.uleb128 0x12
 934 010f 2E       		.uleb128 0x2e
 935 0110 00       		.byte	0
 936 0111 3F       		.uleb128 0x3f
 937 0112 19       		.uleb128 0x19
 938 0113 03       		.uleb128 0x3
 939 0114 0E       		.uleb128 0xe
 940 0115 3A       		.uleb128 0x3a
 941 0116 0B       		.uleb128 0xb
 942 0117 3B       		.uleb128 0x3b
 943 0118 05       		.uleb128 0x5
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 30


 944 0119 27       		.uleb128 0x27
 945 011a 19       		.uleb128 0x19
 946 011b 11       		.uleb128 0x11
 947 011c 01       		.uleb128 0x1
 948 011d 12       		.uleb128 0x12
 949 011e 06       		.uleb128 0x6
 950 011f 40       		.uleb128 0x40
 951 0120 18       		.uleb128 0x18
 952 0121 9742     		.uleb128 0x2117
 953 0123 19       		.uleb128 0x19
 954 0124 00       		.byte	0
 955 0125 00       		.byte	0
 956 0126 13       		.uleb128 0x13
 957 0127 34       		.uleb128 0x34
 958 0128 00       		.byte	0
 959 0129 03       		.uleb128 0x3
 960 012a 0E       		.uleb128 0xe
 961 012b 3A       		.uleb128 0x3a
 962 012c 0B       		.uleb128 0xb
 963 012d 3B       		.uleb128 0x3b
 964 012e 0B       		.uleb128 0xb
 965 012f 49       		.uleb128 0x49
 966 0130 13       		.uleb128 0x13
 967 0131 3F       		.uleb128 0x3f
 968 0132 19       		.uleb128 0x19
 969 0133 02       		.uleb128 0x2
 970 0134 18       		.uleb128 0x18
 971 0135 00       		.byte	0
 972 0136 00       		.byte	0
 973 0137 00       		.byte	0
 974              		.section	.debug_aranges,"",%progbits
 975 0000 64000000 		.4byte	0x64
 976 0004 0200     		.2byte	0x2
 977 0006 00000000 		.4byte	.Ldebug_info0
 978 000a 04       		.byte	0x4
 979 000b 00       		.byte	0
 980 000c 0000     		.2byte	0
 981 000e 0000     		.2byte	0
 982 0010 00000000 		.4byte	.LFB0
 983 0014 0C000000 		.4byte	.LFE0-.LFB0
 984 0018 00000000 		.4byte	.LFB1
 985 001c 20000000 		.4byte	.LFE1-.LFB1
 986 0020 00000000 		.4byte	.LFB2
 987 0024 24000000 		.4byte	.LFE2-.LFB2
 988 0028 00000000 		.4byte	.LFB3
 989 002c 28000000 		.4byte	.LFE3-.LFB3
 990 0030 00000000 		.4byte	.LFB4
 991 0034 34000000 		.4byte	.LFE4-.LFB4
 992 0038 00000000 		.4byte	.LFB5
 993 003c 34000000 		.4byte	.LFE5-.LFB5
 994 0040 00000000 		.4byte	.LFB6
 995 0044 18000000 		.4byte	.LFE6-.LFB6
 996 0048 00000000 		.4byte	.LFB7
 997 004c 0E000000 		.4byte	.LFE7-.LFB7
 998 0050 00000000 		.4byte	.LFB8
 999 0054 08000000 		.4byte	.LFE8-.LFB8
 1000 0058 00000000 		.4byte	.LFB9
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 31


 1001 005c 50000000 		.4byte	.LFE9-.LFB9
 1002 0060 00000000 		.4byte	0
 1003 0064 00000000 		.4byte	0
 1004              		.section	.debug_ranges,"",%progbits
 1005              	.Ldebug_ranges0:
 1006 0000 00000000 		.4byte	.LFB0
 1007 0004 0C000000 		.4byte	.LFE0
 1008 0008 00000000 		.4byte	.LFB1
 1009 000c 20000000 		.4byte	.LFE1
 1010 0010 00000000 		.4byte	.LFB2
 1011 0014 24000000 		.4byte	.LFE2
 1012 0018 00000000 		.4byte	.LFB3
 1013 001c 28000000 		.4byte	.LFE3
 1014 0020 00000000 		.4byte	.LFB4
 1015 0024 34000000 		.4byte	.LFE4
 1016 0028 00000000 		.4byte	.LFB5
 1017 002c 34000000 		.4byte	.LFE5
 1018 0030 00000000 		.4byte	.LFB6
 1019 0034 18000000 		.4byte	.LFE6
 1020 0038 00000000 		.4byte	.LFB7
 1021 003c 0E000000 		.4byte	.LFE7
 1022 0040 00000000 		.4byte	.LFB8
 1023 0044 08000000 		.4byte	.LFE8
 1024 0048 00000000 		.4byte	.LFB9
 1025 004c 50000000 		.4byte	.LFE9
 1026 0050 00000000 		.4byte	0
 1027 0054 00000000 		.4byte	0
 1028              		.section	.debug_line,"",%progbits
 1029              	.Ldebug_line0:
 1030 0000 22010000 		.section	.debug_str,"MS",%progbits,1
 1030      02004700 
 1030      00000201 
 1030      FB0E0D00 
 1030      01010101 
 1031              	.LASF26:
 1032 0000 52785F52 		.ascii	"Rx_Right_SetCustomInterruptHandler\000"
 1032      69676874 
 1032      5F536574 
 1032      43757374 
 1032      6F6D496E 
 1033              	.LASF25:
 1034 0023 74784669 		.ascii	"txFifoCtrl\000"
 1034      666F4374 
 1034      726C00
 1035              	.LASF31:
 1036 002e 52785F52 		.ascii	"Rx_Right_initVar\000"
 1036      69676874 
 1036      5F696E69 
 1036      74566172 
 1036      00
 1037              	.LASF23:
 1038 003f 6C657665 		.ascii	"level\000"
 1038      6C00
 1039              	.LASF18:
 1040 0045 52785F52 		.ascii	"Rx_Right_Enable\000"
 1040      69676874 
 1040      5F456E61 
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 32


 1040      626C6500 
 1041              	.LASF20:
 1042 0055 52785F52 		.ascii	"Rx_Right_Stop\000"
 1042      69676874 
 1042      5F53746F 
 1042      7000
 1043              	.LASF3:
 1044 0063 73686F72 		.ascii	"short unsigned int\000"
 1044      7420756E 
 1044      7369676E 
 1044      65642069 
 1044      6E7400
 1045              	.LASF34:
 1046 0076 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\Rx_Right.c\000"
 1046      6E657261 
 1046      7465645F 
 1046      536F7572 
 1046      63655C50 
 1047              	.LASF32:
 1048 009a 52785F52 		.ascii	"Rx_Right_customIntrHandler\000"
 1048      69676874 
 1048      5F637573 
 1048      746F6D49 
 1048      6E747248 
 1049              	.LASF11:
 1050 00b5 666C6F61 		.ascii	"float\000"
 1050      7400
 1051              	.LASF33:
 1052 00bb 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 1052      4320342E 
 1052      382E3420 
 1052      32303134 
 1052      30353236 
 1053 00ee 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m0 -mthumb -g -O"
 1053      20726576 
 1053      6973696F 
 1053      6E203231 
 1053      31333538 
 1054 0121 30202D66 		.ascii	"0 -ffunction-sections\000"
 1054      66756E63 
 1054      74696F6E 
 1054      2D736563 
 1054      74696F6E 
 1055              	.LASF22:
 1056 0137 52785F52 		.ascii	"Rx_Right_SetTxFifoLevel\000"
 1056      69676874 
 1056      5F536574 
 1056      54784669 
 1056      666F4C65 
 1057              	.LASF1:
 1058 014f 756E7369 		.ascii	"unsigned char\000"
 1058      676E6564 
 1058      20636861 
 1058      7200
 1059              	.LASF5:
 1060 015d 6C6F6E67 		.ascii	"long unsigned int\000"
 1060      20756E73 
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 33


 1060      69676E65 
 1060      6420696E 
 1060      7400
 1061              	.LASF9:
 1062 016f 75696E74 		.ascii	"uint8\000"
 1062      3800
 1063              	.LASF28:
 1064 0175 52785F52 		.ascii	"Rx_Right_ScbEnableIntr\000"
 1064      69676874 
 1064      5F536362 
 1064      456E6162 
 1064      6C65496E 
 1065              	.LASF12:
 1066 018c 646F7562 		.ascii	"double\000"
 1066      6C6500
 1067              	.LASF27:
 1068 0193 66756E63 		.ascii	"func\000"
 1068      00
 1069              	.LASF30:
 1070 0198 52785F52 		.ascii	"Rx_Right_I2CSlaveNackGeneration\000"
 1070      69676874 
 1070      5F493243 
 1070      536C6176 
 1070      654E6163 
 1071              	.LASF10:
 1072 01b8 75696E74 		.ascii	"uint32\000"
 1072      333200
 1073              	.LASF8:
 1074 01bf 756E7369 		.ascii	"unsigned int\000"
 1074      676E6564 
 1074      20696E74 
 1074      00
 1075              	.LASF7:
 1076 01cc 6C6F6E67 		.ascii	"long long unsigned int\000"
 1076      206C6F6E 
 1076      6720756E 
 1076      7369676E 
 1076      65642069 
 1077              	.LASF19:
 1078 01e3 52785F52 		.ascii	"Rx_Right_Start\000"
 1078      69676874 
 1078      5F537461 
 1078      727400
 1079              	.LASF15:
 1080 01f2 63796973 		.ascii	"cyisraddress\000"
 1080      72616464 
 1080      72657373 
 1080      00
 1081              	.LASF29:
 1082 01ff 52785F52 		.ascii	"Rx_Right_ScbModeStop\000"
 1082      69676874 
 1082      5F536362 
 1082      4D6F6465 
 1082      53746F70 
 1083              	.LASF16:
 1084 0214 73697A65 		.ascii	"sizetype\000"
 1084      74797065 
ARM GAS  C:\Users\MATTHE~1\AppData\Local\Temp\ccD2ZXK2.s 			page 34


 1084      00
 1085              	.LASF6:
 1086 021d 6C6F6E67 		.ascii	"long long int\000"
 1086      206C6F6E 
 1086      6720696E 
 1086      7400
 1087              	.LASF13:
 1088 022b 63686172 		.ascii	"char\000"
 1088      00
 1089              	.LASF17:
 1090 0230 52785F52 		.ascii	"Rx_Right_Init\000"
 1090      69676874 
 1090      5F496E69 
 1090      7400
 1091              	.LASF2:
 1092 023e 73686F72 		.ascii	"short int\000"
 1092      7420696E 
 1092      7400
 1093              	.LASF21:
 1094 0248 52785F52 		.ascii	"Rx_Right_SetRxFifoLevel\000"
 1094      69676874 
 1094      5F536574 
 1094      52784669 
 1094      666F4C65 
 1095              	.LASF24:
 1096 0260 72784669 		.ascii	"rxFifoCtrl\000"
 1096      666F4374 
 1096      726C00
 1097              	.LASF4:
 1098 026b 6C6F6E67 		.ascii	"long int\000"
 1098      20696E74 
 1098      00
 1099              	.LASF14:
 1100 0274 72656733 		.ascii	"reg32\000"
 1100      3200
 1101              	.LASF0:
 1102 027a 7369676E 		.ascii	"signed char\000"
 1102      65642063 
 1102      68617200 
 1103              	.LASF35:
 1104 0286 433A5C55 		.ascii	"C:\\Users\\Matthew Arbesfeld\\Documents\\PSoC Creat"
 1104      73657273 
 1104      5C4D6174 
 1104      74686577 
 1104      20417262 
 1105 02b5 6F725C42 		.ascii	"or\\BoxesUART\\Boxes4.cydsn\000"
 1105      6F786573 
 1105      55415254 
 1105      5C426F78 
 1105      6573342E 
 1106              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
