MACHXL 2.0 R9 MACHFITR (10-12-94)
 (C) - COPYRIGHT ADVANCED MICRO DEVICES INC., 1993, 1994

**********************************************************************
* Design Name = STARTR3H.PDS, Device = MACH445, Jun 10 11:17:10 1999 *
**********************************************************************

***********************
* MACH FITTER OPTIONS *
***********************
SIGNAL PLACEMENT:
  Handling of Preplacements                      No Change
  Use placement data from                        Design file

FITTING OPTIONS:
  Global clocks routable as PT clocks?           Y
  Zero hold time for input register?             N
  22V10/MACH1XX/2XX S/R Compatibility?           N
  SET/RESET treated as DONT_CARE?                N
  Reduce Unforced Global Clocks?                 Y ( 1 )
  Iterate between partitioning and place/route?  Y
  Balanced partitioning?                         Y
  Reduce Routes Per Placement?                   N
  Maximun Run Time                               run until completion

***************************
* DEVICE RESOURCE SUMMARY *
***************************
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                 2        2      0    -->   100%
  Clock/Input Pins                4        4      0    -->   100%
I/O Pins                         64       64      0    -->   100%
Input Registers                  64        9     55    -->    14%
Central Switch Matrix Outputs   264      263      1    -->    99%
Product Term Clusters           128      124      4    -->    96%
Logical Product Terms           640      248    392    -->    38%
Logic Macrocells                128      125      3    -->    97%
  > 1 PT Macrocells              ..       40      2
  1 PT Macrocells                ..       85      1
  Unusable Macrocells            ..        0     ..

******************************
* BLOCK PARTITIONING SUMMARY *
******************************
                                                      Macrocells  # of PT  
                  Logic   I/O    Inp    Macrocells    available   clusters 
          Fanin    PTs    Pins   Reg   Used Unusable  1PT   >1PT  available
|---------------------------------------------------------------------------|
Maximum     33     80      8      8     ..     ..         16        16
|---------------------------------------------------------------------------|
Block A     33     30      8      1     16      0      0      0      9
Block B     33     21      8      7     16      0      0      0     14
Block C     33     25      8      0     15      0      0      1     10
Block D     32     27      8      0     16      0      0      0      9
Block E     33     34      8      0     14      0      1      1      8
Block F     33     38      8      0     16      0      0      0      8
Block G     33     38      8      1     16      0      0      0      7
Block H     33     35      8      0     16      0      0      0      6

> Four rightmost columns above reflect last status of the placement process.

******************
* SIGNAL SUMMARY *
******************
                                 Pin/Node Logic
       Signals Block Loc PTs XOR   Type   Type    Fanout
|---------------------------------------------------------------------------|
            A6   H    86  .   .    input   ...   -B--EFG-
            A7   H    87  .   .    input   ...   -B--EFG-
        ADATAI   D    35  .   .    input   ...   --C--FG-
        ADCLKO   D    36  2   .   output   ...   --------
       ADLROUT   D    37  2   .   output   ...   A-------
        AESCIN   E    44  .   .    input   ...   A-C---GH
       AESCLKI   E    50  2   .   output   ...   --C-----
       AESCOUT   H    81  3   .   output   ...   --------
      AESDATAI   E    45  .   .    input   ...   --C--FG-
      AESDATAO   F    62  1   .   output   ...   --------
        AESFC0   G    70  3   .   output   ...   --------
        AESFC1   F    59  3   .   output   ...   --------
       AESFREQ   H    84  2   .   output   ...   --------
      AESMCLKI   E    46  .   .    input   ...   ---D--G-
      AESMCLKO   G    72  7   .   output   ...   --------
        AESPRO   G    71  3   .   output   ...   --------
           CBL   E    48  .   .    input   ...   ABC-----
           CKS   D    38  3   .   output   ...   --------
            D0   A    98  .   .    input   ...   -B--EF--
            D1   A    97  .   .    input   ...   -B---F--
            D2   A    96  .   .    input   ...   -----F--
            D3   A    95  .   .    input   ...   ----E-G-
            D4   A    94  .   .    input   ...   ----E-G-
      DA_FSYNC   F    56 10   .   output   ...   A-------
       DA_SCLK   F    57  8   .   output   ...   --------
      DA_SDAT2   H    85  3   .   output   ...   --------
      DA_SDATA   F    58  5   .   output   ...   --------
        DSPSC1   H    83  4   .   output   ...   --------
        DSPSC2   H    82  4   .   output   ...   --------
        DSPSCK   G    74  2   .   output   ...   --------
        DSPSRD   G    73  5   .   output   ...   --------
        DSPSTD   F    60  .   .    input   ...   --C--FG-
       PDAT128   A    99  .   .    input   ...   --C-----
      PLAYCLKO   F    55  1   .   output   ...   --------
       PREEMPH   E    49  1   .   output   ...   --------
         PUFRD   B     8  1   .   output   ...   --------
         PUFWR   D    33  3   .   output   ...   --------
           RD0   G    69  .   .    input   ...   --------
           RD1   B    12  .   .    input   ...   --------
           RD2   B    11  .   .    input   ...   --------
           RD3   B    10  .   .    input   ...   --------
           RD4   B     7  .   .    input   ...   --------
           RD5   B     6  .   .    input   ...   --------
           RD6   B     5  .   .    input   ...   --------
           RD7   A   100  .   .    input   ...   --------
           RD8   B     9  .   .    input   ...   --------
         RESET   A    93  .   .    input   ...   -B-DEFG-
     RESRDFIFO   D    32  1   .   output   ...   --------
        SMPCLK   D    34  1   .   output   ...   --------
        SMPREG   H    88  .   .    input   ...   -B--EFG-
       SWDIGIN   F    61  1   .   output   ...   --------
        SWPROT   E    43  1   .   output   ...   --------
       SWSUBFR   E    47  1   .   output   ...   --------
        VOLCLK   G    75  1   .   output   ...   --------
      VOLDATAI   G    76  1   .   output   ...   --------
           WD0   C    19  7   .   output   ...   --------
           WD1   C    20  1   .   output   ...   --------
           WD2   C    21  1   .   output   ...   --------
           WD3   C    22  1   .   output   ...   --------
           WD4   C    24  1   .   output   ...   --------
           WD5   C    25  1   .   output   ...   --------
           WD6   C    26  1   .   output   ...   --------
           WD7   D    31  1   .   output   ...   --------
           WD8   C    23  3   .   output   ...   --------
         ADCLK   G    G6  2   G   buried   C/.   -B-DE---
       ADCLK16   D   D10  1   P   buried   T/A   -B-D----
       ADCLK32   B    B1  1   P   buried   D/A   -B-DE---
        ADCLKO   D    D8  2   G  implied   C/.   --------
          ADLR   D   D14  1   P   buried   T/A   A-CD----
       ADLROUT   D    D4  2   G  implied   C/.   A-------
         AESC0   A    A9  1   P   buried   D/A   AB------
        AESC24   C   C15  1   P   buried   D/A   -----FGH
        AESC25   G   G14  1   P   buried   D/A   -----FGH
       AESCLKI   E    E0  2   G  implied   C/.   --C-----
        AESCLR   B    B9  5   G   buried   C/.   -------H
       AESCOUT   H    H4  3   G  implied   C/.   --------
      AESDATAO   F    F4  1   P  implied   C/.   --------
       AESDHLP   G   G15  7   G   buried   C/.   -----F--
        AESFC0   G    G5  3   G  implied   C/.   --------
        AESFC1   F    F9  3   G  implied   C/.   --------
       AESFREQ   H    H9  2   G  implied   C/.   --------
      AESMCLKO   G    G8  7   G  implied   C/.   --------
        AESPRO   G    G4  3   G  implied   C/.   --------
      CHANNEL0   F   F15  1   P   buried   T/A   -----F--
      CHANNEL1   F   F11  1   P   buried   T/A   -----F--
           CKS   D    D0  3   G  implied   C/.   --------
       CLKPLAY   C   C13  2   G   buried   C/.   A---EFG-
        CLKREC   C    C6  2   G   buried   C/.   --CD--GH
           CZ0   C   C10  1   P   buried   T/A   ABC-----
           CZ1   A    A0  1   P   buried   T/A   ABC-----
           CZ2   C   C14  1   P   buried   T/A   ABC-----
           CZ3   C    C3  1   P   buried   T/A   ABC-----
           CZ4   C    C7  1   P   buried   T/A   AB------
           CZ5   B    B4  1   P   buried   T/A   AB------
         CZCLK   A   A13  2   G   buried   C/.   ABC-----
           DA0   B    B5  1   P   buried   D/A   -----FGH
           DA1   B    B0  1   P   buried   D/A   -----FGH
         DAHLP   E   E13 13   G   buried   C/.   --C--FG-
        DAHLP2   A    A6  4   G   buried   C/.   ----E--H
        DAHLP3   E   E11  4   G   buried   C/.   ----E--H
      DA_FSYNC   F    F0 10   G  implied   C/.   A-------
       DA_SCLK   F   F12  8   G  implied   C/.   --------
      DA_SDAT2   H    H8  3   G  implied   C/.   --------
      DA_SDATA   F    F8  5   G  implied   C/.   --------
         DIG24   G    G3  1   P   buried   T/A   ---DE--H
        DIGMOD   F    F3  1   P   buried   D/A   ------G-
       DMAREC0   B   B13  1   P   buried   D/A   A-C-----
       DMAREC1   B   B12  1   P   buried   D/A   A-C-----
        DSPHLP   H   H14  3   G   buried   C/.   -------H
        DSPIN0   B   B15  1   P   buried   D/A   A----FGH
        DSPIN1   B   B11  1   P   buried   D/A   -----FGH
        DSPSC1   H    H0  4   G  implied   C/.   --------
        DSPSC2   H   H12  4   G  implied   C/.   --------
        DSPSCK   G    G0  2   G  implied   C/.   --------
        DSPSRD   G   G12  5   G  implied   C/.   --------
        EXTAKT   G    G2  1   P   buried   D/A   ---D-FGH
      FREQCLK0   B   B10  2   G   buried   C/.   --C-----
      FREQCLK1   A    A3  2   G   buried   C/.   ------G-
         FSHLP   H   H10  6   G   buried   C/.   -----F--
         FSREC   A    A2  7   G   buried   C/.   -B------
          HOLD   D   D13  1   P   buried   T/A   ---D----
        MCLK12   G    G7  1   P   buried   D/S   ---D--G-
       MCLK128   D    D7  1   P   buried   D/A   ---D--G-
        MCLK16   D   D15  1   P   buried   D/A   ---D----
         PCH16   F   F13  1   P   buried   D/A   ----E---
         PLAY4   B    B3  1   P   buried   D/A   ------G-
      PLAYCLKO   F    F1  1   P  implied   C/.   --------
       PREEMPH   E   E12  1   P  implied   D/A   --------
       PSWM128   G   G10  1   P   buried   D/A   A-CDEF-H
        PUFHLP   E    E9  5   G   buried   D/A   -B---F--
         PUFRD   B    B8  1   P  implied   C/.   --------
          REC4   B    B7  1   P   buried   D/A   ------G-
       REGMATA   F   F10  1   P   buried   D/A   -B--E---
      REGMATZ0   E    E2  1   P   buried   T/A   -B------
      REGMATZ1   B    B6  1   P   buried   T/A   -B------
     RESRDFIFO   D    D1  1   P  implied   C/.   --------
      RN_PUFWR   D   D12  3   G  implied   D/A   ---D----
     RN_SWPROT   E    E4  1   P  implied   D/A   -------H
    RN_SWSUBFR   E    E8  1   P  implied   D/A   -------H
        RN_WD0   C    C0  7   G  implied   D/A   --C-----
        RN_WD1   C    C2  1   P  implied   D/A   --C-----
        RN_WD2   C    C5  1   P  implied   D/A   --C-----
        RN_WD3   C    C9  1   P  implied   D/A   --C-----
        RN_WD4   C    C1  1   P  implied   D/A   --C-----
        RN_WD5   C   C12  1   P  implied   D/A   --C-----
        RN_WD6   C    C4  1   P  implied   D/A   ---D----
           RP0   G Gir-0  .   .    ipair   D/S   A---E---
           RP1   B Bir-0  .   .    ipair   D/S   A---E---
           RP2   B Bir-1  .   .    ipair   D/S   ----E---
           RP3   B Bir-2  .   .    ipair   D/S   ----E---
           RP4   B Bir-5  .   .    ipair   D/S   ----E---
           RP5   B Bir-6  .   .    ipair   D/S   ----E---
           RP6   B Bir-7  .   .    ipair   D/S   ----E---
           RP7   A Air-7  .   .    ipair   D/S   ----E---
           RP8   B Bir-3  .   .    ipair   D/S   A---E---
           RP9   A   A15  1   P   buried   D/S   ----E---
          RPB0   A    A7  1   P   buried   D/A   A-------
          RPB1   A   A11  1   P   buried   D/A   A-------
          RPB2   E    E6  1   P   buried   D/A   A-------
          RPB3   E   E10  1   P   buried   D/A   A-------
        RRESET   B    B2  1   P   buried   D/A   -B-----H
        SMPCLK   D    D9  1   P  implied   C/.   --------
         SWAES   F    F6  1   P   buried   D/A   --CD-FGH
       SWDIGIN   F    F5  1   P  implied   D/A   --------
        SWFREQ   E    E5  1   P   buried   D/A   A-CD----
        SWMAL2   G   G11  1   P   buried   T/A   ---D--G-
        SWPROF   E    E1  1   P   buried   D/A   -----FG-
       SWRESFF   F   F14  1   P   buried   D/A   ---D----
         TAKT5   D    D6  1   P   buried   T/A   -B-D----
         TAKT6   D    D2  1   P   buried   T/A   -B-D----
         TAKT7   B   B14  1   P   buried   T/A   ---D----
         TAKTH   G    G9  1   P   buried   D/A   ---D-FG-
         TAKTL   F    F2  1   P   buried   D/A   ---D-FG-
        UDHELP   D    D3  1   P   buried   C/.   --C-----
      VAESCOUT   A   A14  3   G   buried   C/.   -------H
          VCLK   D   D11  6   G   buried   C/.   ---D----
     VDA_SDAT2   H    H3  2   G   buried   C/.   -------H
        VOLCLK   G   G13  1   P  implied   D/A   --------
      VOLDATAI   G    G1  1   P  implied   D/A   --------
           WD7   D    D5  1   P  implied   D/A   --------
           WD8   C    C8  3   G  implied   C/.   --------
           WP0   A    A4  1   P   buried   T/A   A---E--H
           WP1   A    A8  1   P   buried   T/A   A---E--H
           WP2   E   E15  1   P   buried   T/A   A----F-H
           WP3   A   A12  1   P   buried   T/A   A----F-H
           WR0   H    H5  1   P   buried   T/A   -BCD---H
           WR1   H   H15  1   P   buried   T/A   -BCD---H
           WR2   H    H2  1   P   buried   T/A   -BC----H
           WR3   H   H11  1   P   buried   T/A   -BC----H
        WRESET   E    E3  1   P   buried   D/A   ----E---
        WSTART   A   A10  2   G   buried   C/.   ----E---
           ZP0   F    F7  1   P   buried   D/A   A---EF--
           ZP1   A    A5  1   P   buried   T/A   A---E---
           ZP2   A    A1  1   P   buried   T/A   A---E--H
           ZR0   H    H1  1   P   buried   D/A   -B---F-H
           ZR1   H    H6  1   P   buried   T/A   -B-----H
           ZR2   H   H13  1   P   buried   T/A   -B-----H
         ZRALL   H    H7  1   P   buried   C/.   ---D----

***********************
* TABULAR INFORMATION *
***********************

DEDICATED PINS
                                             Logic             Clock
Pin              Signal        Type          Fanout            Fanout
|------------------------------------------------------------------------|
  4              MCLK33       input          ---D----          --------
 13              MCLK24     clk/inp          ---D----          ------G-
 18             EXTMCLK       input          ---D----          --------
 54            USERDATA       input          --C-----          --------
 63             DA_ACKO       input          ------G-          --------
 68            PLAYCLKI     clk/inp          --------          AB----G-

**********************************
* Signals - Equations Where Used *
**********************************
Signal Source :    Fanout List
|---------------------------------------------------------------------------|
        MCLK33:           VCLK{D}         MCLK16{D}
              {DD}
           RP6:         DAHLP3{E}
              {E}
           RP5:         DAHLP3{E}
              {E}
           RP4:         DAHLP3{E}
              {E}
           RP8:         WRESET{E}            RP9{A}
              {EA}
           RP3:          DAHLP{E}           RPB3{E}
              {EE}
           RP2:          DAHLP{E}           RPB2{E}
              {EE}
           RP1:          DAHLP{E}           RPB1{A}
              {EA}
        MCLK24:           VCLK{D}
              {D}
       EXTMCLK:           VCLK{D}
              {D}
        RN_WD0:            WD1{C}
              {C}
        RN_WD1:            WD2{C}
              {C}
        RN_WD2:            WD3{C}
              {C}
        RN_WD3:            WD4{C}
              {C}
        RN_WD4:            WD5{C}
              {C}
        RN_WD5:            WD6{C}
              {C}
        RN_WD6:            WD7{D}
              {D}
      RN_PUFWR:         UDHELP{D}
              {D}
        ADATAI:            WD0{C}       DA_SDATA{F}         DSPSRD{G}
              :        AESDHLP{G}
              {CFG G}
       ADLROUT:          FSREC{A}
              {A}
     RN_SWPROT:        AESCOUT{H}
              {H}
        AESCIN:            WD0{C}        AESCOUT{H}          AESC0{A}
              :         AESC24{C}         AESC25{G}
              {CHA CG}
      AESDATAI:            WD0{C}       DA_SDATA{F}         DSPSRD{G}
              :        AESDHLP{G}
              {CFG G}
      AESMCLKI:       AESMCLKO{G}           VCLK{D}        MCLK128{D}
              {GDD}
    RN_SWSUBFR:        AESFREQ{H}
              {H}
           CBL:            WD8{C}          CZCLK{A}          FSREC{A}
              :       FREQCLK0{B}       FREQCLK1{A}          AESC0{A}
              :            CZ0{C}            CZ1{A}            CZ2{C}
              :            CZ3{C}            CZ4{C}            CZ5{B}
              {CAA BAA CAC CCB}
       AESCLKI:        CLKPLAY{C}         CLKREC{C}
              {CC}
      USERDATA:            WD0{C}
              {C}
      DA_FSYNC:          FSREC{A}
              {A}
        DSPSTD:            WD0{C}       DA_SDATA{F}         DSPSRD{G}
              :        AESDHLP{G}
              {CFG G}
       DA_ACKO:       AESMCLKO{G}          ADCLK{G}
              {GG}
           RP0:          DAHLP{E}           RPB0{A}
              {EA}
            A6:         SWPROT{E}        SWSUBFR{E}        PREEMPH{E}
              :        SWDIGIN{F}         VOLCLK{G}       VOLDATAI{G}
              :           REC4{B}          PLAY4{B}         SWFREQ{E}
              :       CHANNEL0{F}       CHANNEL1{F}         DIGMOD{F}
              :         SWMAL2{G}          DIG24{G}        PSWM128{G}
              :          SWAES{F}        REGMATA{F}       REGMATZ0{E}
              :       REGMATZ1{B}        DMAREC0{B}        DMAREC1{B}
              :            DA0{B}            DA1{B}         DSPIN0{B}
              :         DSPIN1{B}        SWRESFF{F}         SWPROF{E}
              :          TAKTL{F}          TAKTH{G}         EXTAKT{G}
              :          PCH16{F}
              {EEE FGG BBE FFF GGG FFE BBB BBB BFE FGG F}
            A7:         SWPROT{E}        SWSUBFR{E}        PREEMPH{E}
              :        SWDIGIN{F}         VOLCLK{G}       VOLDATAI{G}
              :           REC4{B}          PLAY4{B}         SWFREQ{E}
              :       CHANNEL0{F}       CHANNEL1{F}         DIGMOD{F}
              :         SWMAL2{G}          DIG24{G}        PSWM128{G}
              :          SWAES{F}        REGMATA{F}       REGMATZ0{E}
              :       REGMATZ1{B}        DMAREC0{B}        DMAREC1{B}
              :            DA0{B}            DA1{B}         DSPIN0{B}
              :         DSPIN1{B}        SWRESFF{F}         SWPROF{E}
              :          TAKTL{F}          TAKTH{G}         EXTAKT{G}
              :          PCH16{F}
              {EEE FGG BBE FFF GGG FFE BBB BBB BFE FGG F}
        SMPREG:         SWPROT{E}        SWSUBFR{E}        PREEMPH{E}
              :        SWDIGIN{F}         VOLCLK{G}       VOLDATAI{G}
              :           REC4{B}          PLAY4{B}         SWFREQ{E}
              :       CHANNEL0{F}       CHANNEL1{F}         DIGMOD{F}
              :         SWMAL2{G}          DIG24{G}        PSWM128{G}
              :          SWAES{F}        REGMATA{F}       REGMATZ0{E}
              :       REGMATZ1{B}        DMAREC0{B}        DMAREC1{B}
              :            DA0{B}            DA1{B}         DSPIN0{B}
              :         DSPIN1{B}        SWRESFF{F}         SWPROF{E}
              :          TAKTL{F}          TAKTH{G}         EXTAKT{G}
              :          PCH16{F}
              {EEE FGG BBE FFF GGG FFE BBB BBB BFE FGG F}
         RESET:      RESRDFIFO{D}         SWPROT{E}        SWSUBFR{E}
              :        PREEMPH{E}        SWDIGIN{F}         VOLCLK{G}
              :       VOLDATAI{G}           REC4{B}          PLAY4{B}
              :         SWFREQ{E}         DIGMOD{F}        PSWM128{G}
              :          SWAES{F}        REGMATA{F}        DMAREC0{B}
              :        DMAREC1{B}            DA0{B}            DA1{B}
              :         DSPIN0{B}         DSPIN1{B}        SWRESFF{F}
              :         SWPROF{E}          TAKTL{F}          TAKTH{G}
              :         EXTAKT{G}          PCH16{F}
              {DEE EFG GBB EFG FFB BBB BBF EFG GF}
            D4:        SWSUBFR{E}       VOLDATAI{G}         SWFREQ{E}
              :         EXTAKT{G}
              {EGE G}
            D3:        PREEMPH{E}         VOLCLK{G}        PSWM128{G}
              :          TAKTH{G}
              {EGG G}
            D2:         DIGMOD{F}        REGMATA{F}          TAKTL{F}
              {FFF}
            D1:        SWDIGIN{F}          PLAY4{B}        DMAREC1{B}
              :            DA1{B}         DSPIN1{B}        SWRESFF{F}
              :          PCH16{F}
              {FBB BBF F}
            D0:         SWPROT{E}           REC4{B}          SWAES{F}
              :        DMAREC0{B}            DA0{B}         DSPIN0{B}
              :         SWPROF{E}
              {EBF BBB E}
       PDAT128:            WD0{C}
              {C}
           RP7:         DAHLP3{E}
              {E}
       ADCLK32:         ADCLKO{D}        AESCLKI{E}        ADCLK32{B}
              :           ADLR{D}        ADCLK16{D}           HOLD{D}
              :          TAKT5{D}          TAKT6{D}          TAKT7{B}
              {DEB DDD DDB}
         FSHLP:       DA_FSYNC{F}
              {F}
         ZRALL:          PUFWR{D}
              {D}
        PUFHLP:          PUFRD{B}       PLAYCLKO{F}
              {BF}
        AESCLR:        AESCOUT{H}
              {H}
         CZCLK:          CZCLK{A}            CZ0{C}            CZ1{A}
              :            CZ2{C}            CZ3{C}            CZ4{C}
              :            CZ5{B}
              {ACA CCC B}
       CLKPLAY:       PLAYCLKO{F}        DA_SCLK{F}         DSPSCK{G}
              :         PUFHLP{E}            ZP0{F}            ZP1{A}
              :            ZP2{A}            WP0{A}            WP1{A}
              :            WP2{E}            WP3{A}
              {FFG EFA AAA EA}
        CLKREC:            WD0{C}            WD1{C}            WD2{C}
              :            WD3{C}            WD4{C}            WD5{C}
              :            WD6{C}            WD7{D}          PUFWR{D}
              :         DSPSCK{G}            ZR0{H}            ZR1{H}
              :            ZR2{H}            WR0{H}            WR1{H}
              :            WR2{H}            WR3{H}
              {CCC CCC CDD GHH HHH HH}
         DAHLP:            WD0{C}       DA_SDATA{F}         DSPSRD{G}
              :        AESDHLP{G}
              {CFG G}
         FSREC:         RRESET{B}
              {B}
      FREQCLK0:         AESC24{C}
              {C}
      FREQCLK1:         AESC25{G}
              {G}
          VCLK:         SMPCLK{D}
              {D}
        DSPHLP:         DSPSC2{H}
              {H}
        WSTART:          DAHLP{E}         WRESET{E}
              {EE}
        UDHELP:            WD0{C}
              {C}
        WRESET:         PUFHLP{E}          DAHLP{E}
              {EE}
          ADLR:         ADCLKO{D}        ADLROUT{D}          CZCLK{A}
              :         CLKREC{C}
              {DDA C}
          REC4:         DSPSRD{G}        AESDHLP{G}
              {GG}
         PLAY4:        AESDHLP{G}
              {G}
         AESC0:         AESCLR{B}       FREQCLK0{B}       FREQCLK1{A}
              :       VAESCOUT{A}
              {BBA A}
        SWFREQ:            WD0{C}            WD8{C}          PUFWR{D}
              :         CLKREC{C}          FSREC{A}
              {CCD CA}
      CHANNEL0:       DA_FSYNC{F}       CHANNEL1{F}
              {FF}
      CHANNEL1:       DA_FSYNC{F}
              {F}
        RRESET:         RRESET{B}            ZR0{H}            ZR1{H}
              :            ZR2{H}            WR0{H}            WR1{H}
              :            WR2{H}            WR3{H}
              {BHH HHH HH}
       MCLK128:       AESMCLKO{G}        MCLK128{D}          ADCLK{G}
              {GDG}
       ADCLK16:           ADLR{D}           HOLD{D}          TAKT5{D}
              :          TAKT6{D}          TAKT7{B}
              {DDD DB}
          HOLD:         ADCLKO{D}        ADLROUT{D}           ADLR{D}
              {DDD}
           RP9:         WRESET{E}
              {E}
          RPB3:         DAHLP2{A}
              {A}
          RPB2:         DAHLP2{A}
              {A}
          RPB1:         DAHLP2{A}
              {A}
          RPB0:         DAHLP2{A}
              {A}
         TAKT5:           ADLR{D}           HOLD{D}          TAKT6{D}
              :          TAKT7{B}
              {DDD B}
         TAKT6:           ADLR{D}           HOLD{D}          TAKT7{B}
              {DDB}
         TAKT7:        ADLROUT{D}           ADLR{D}           HOLD{D}
              {DDD}
        DIGMOD:         SWMAL2{G}          DIG24{G}
              {GG}
        SWMAL2:           VCLK{D}          DIG24{G}
              {DG}
         DIG24:          PUFWR{D}         DSPSC2{H}         PUFHLP{E}
              :          DAHLP{E}         DSPHLP{H}         UDHELP{D}
              {DHE EHD}
       PSWM128:            WD0{C}            WD8{C}          PUFWR{D}
              :         ADCLKO{D}        ADLROUT{D}        AESCLKI{E}
              :       DA_FSYNC{F}        DA_SCLK{F}         DSPSC2{H}
              :         DSPSC1{H}       DA_SDAT2{H}          FSHLP{H}
              :         PUFHLP{E}        CLKPLAY{C}          DAHLP{E}
              :          FSREC{A}         DSPHLP{H}         WSTART{A}
              :       CHANNEL0{F}       CHANNEL1{F}         DAHLP2{A}
              :      VDA_SDAT2{H}
              {CCD DDE FFH HHH ECE AHA FFA H}
         SWAES:            WD0{C}       DA_SDATA{F}         AESFC1{F}
              :         AESPRO{G}       AESMCLKO{G}         DSPSRD{G}
              :        AESCOUT{H}         UDHELP{D}          ADCLK{G}
              :        AESDHLP{G}
              {CFF GGG HDG G}
       REGMATA:       REGMATZ0{E}       REGMATZ1{B}
              {EB}
      REGMATZ0:           REC4{B}          PLAY4{B}       REGMATZ1{B}
              :        DMAREC0{B}        DMAREC1{B}            DA0{B}
              :            DA1{B}         DSPIN0{B}         DSPIN1{B}
              {BBB BBB BBB}
      REGMATZ1:           REC4{B}          PLAY4{B}        DMAREC0{B}
              :        DMAREC1{B}            DA0{B}            DA1{B}
              :         DSPIN0{B}         DSPIN1{B}
              {BBB BBB BB}
       DMAREC0:            WD0{C}          FSREC{A}
              {CA}
       DMAREC1:            WD0{C}          FSREC{A}
              {CA}
           DA0:       DA_FSYNC{F}        DA_SCLK{F}       DA_SDATA{F}
              :         AESFC1{F}         AESPRO{G}       AESMCLKO{G}
              :        AESCOUT{H}          FSHLP{H}        AESDHLP{G}
              {FFF FGG HHG}
           DA1:       DA_FSYNC{F}        DA_SCLK{F}       DA_SDATA{F}
              :         AESFC1{F}         AESPRO{G}       AESMCLKO{G}
              :        AESCOUT{H}          FSHLP{H}        AESDHLP{G}
              {FFF FGG HHG}
        DSPIN0:       DA_FSYNC{F}        DA_SCLK{F}       DA_SDATA{F}
              :         DSPSRD{G}         DSPSCK{G}         DSPSC2{H}
              :         DSPSC1{H}          FSHLP{H}          FSREC{A}
              :      VDA_SDAT2{H}        AESDHLP{G}
              {FFF GGH HHA HG}
        DSPIN1:        DA_SCLK{F}       DA_SDATA{F}         DSPSRD{G}
              :         DSPSCK{G}         DSPSC2{H}         DSPSC1{H}
              :          FSHLP{H}      VDA_SDAT2{H}        AESDHLP{G}
              {FFG GHH HHG}
       SWRESFF:      RESRDFIFO{D}
              {D}
        SWPROF:         AESFC1{F}         AESFC0{G}         AESPRO{G}
              {FGG}
         TAKTL:            CKS{D}         AESFC1{F}         AESFC0{G}
              :       AESMCLKO{G}           VCLK{D}
              {DFG GD}
         TAKTH:            CKS{D}         AESFC1{F}         AESFC0{G}
              :       AESMCLKO{G}           VCLK{D}
              {DFG GD}
        EXTAKT:            CKS{D}         AESFC1{F}         AESPRO{G}
              :       AESMCLKO{G}        AESCOUT{H}           VCLK{D}
              {DFG GHD}
           ZP0:        DA_SCLK{F}         PUFHLP{E}          DAHLP{E}
              :           RPB3{E}           RPB2{E}           RPB1{A}
              :           RPB0{A}            ZP0{F}            ZP1{A}
              :            ZP2{A}            WP0{A}            WP1{A}
              :            WP2{E}            WP3{A}         DAHLP2{A}
              :         DAHLP3{E}
              {FEE EEA AFA AAA EAA E}
           ZP1:         PUFHLP{E}          DAHLP{E}         WRESET{E}
              :           RPB3{E}           RPB2{E}           RPB1{A}
              :           RPB0{A}            ZP2{A}            WP0{A}
              :            WP1{A}            WP2{E}            WP3{A}
              :         DAHLP2{A}         DAHLP3{E}
              {EEE EEA AAA AEA AE}
           ZP2:       DA_SDAT2{H}         PUFHLP{E}          DAHLP{E}
              :            WP0{A}            WP1{A}            WP2{E}
              :            WP3{A}
              {HEE AAE A}
           WP0:         DSPSC2{H}         PUFHLP{E}          DAHLP{E}
              :         WSTART{A}            WP1{A}            WP2{E}
              :            WP3{A}
              {HEE AAE A}
           WP1:         DSPSC2{H}         DSPSC1{H}         PUFHLP{E}
              :          DAHLP{E}          FSREC{A}         WSTART{A}
              :            WP2{E}            WP3{A}
              {HHE EAA EA}
           WP2:       DA_FSYNC{F}         DSPSC2{H}         DSPSC1{H}
              :          FSREC{A}         WSTART{A}            WP3{A}
              :      VDA_SDAT2{H}
              {FHH AAA H}
           WP3:       DA_FSYNC{F}         DSPSC2{H}         DSPSC1{H}
              :          FSREC{A}         WSTART{A}
              {FHH AA}
           ZR0:        DA_SCLK{F}          ZRALL{H}         RRESET{B}
              :            ZR0{H}            ZR1{H}            ZR2{H}
              :            WR0{H}            WR1{H}            WR2{H}
              :            WR3{H}
              {FHB HHH HHH H}
           ZR1:          ZRALL{H}         RRESET{B}            ZR2{H}
              :            WR0{H}            WR1{H}            WR2{H}
              :            WR3{H}
              {HBH HHH H}
           ZR2:          ZRALL{H}         RRESET{B}            WR0{H}
              :            WR1{H}            WR2{H}            WR3{H}
              {HBH HHH}
           WR0:            WD8{C}          PUFWR{D}         DSPHLP{H}
              :         UDHELP{D}         RRESET{B}            WR1{H}
              :            WR2{H}            WR3{H}
              {CDH DBH HH}
           WR1:            WD8{C}          PUFWR{D}         DSPSC1{H}
              :         DSPHLP{H}         UDHELP{D}         RRESET{B}
              :            WR2{H}            WR3{H}
              {CDH HDB HH}
           WR2:            WD8{C}         DSPSC1{H}          FSHLP{H}
              :         DSPHLP{H}         RRESET{B}            WR3{H}
              :      VDA_SDAT2{H}
              {CHH HBH H}
           WR3:            WD8{C}         DSPSC1{H}          FSHLP{H}
              :         DSPHLP{H}         RRESET{B}
              {CHH HB}
           CZ0:         AESCLR{B}          CZCLK{A}       FREQCLK0{B}
              :       FREQCLK1{A}          AESC0{A}            CZ1{A}
              :            CZ2{C}            CZ3{C}            CZ4{C}
              :            CZ5{B}       VAESCOUT{A}
              {BAB AAA CCC BA}
           CZ1:         AESCLR{B}          CZCLK{A}       FREQCLK0{B}
              :       FREQCLK1{A}          AESC0{A}            CZ2{C}
              :            CZ3{C}            CZ4{C}            CZ5{B}
              :       VAESCOUT{A}
              {BAB AAC CCB A}
           CZ2:         AESCLR{B}          CZCLK{A}       FREQCLK0{B}
              :       FREQCLK1{A}          AESC0{A}            CZ3{C}
              :            CZ4{C}            CZ5{B}       VAESCOUT{A}
              {BAB AAC CBA}
           CZ3:         AESCLR{B}          CZCLK{A}       FREQCLK0{B}
              :       FREQCLK1{A}          AESC0{A}            CZ4{C}
              :            CZ5{B}       VAESCOUT{A}
              {BAB AAC BA}
           CZ4:         AESCLR{B}          CZCLK{A}       FREQCLK0{B}
              :       FREQCLK1{A}          AESC0{A}            CZ5{B}
              :       VAESCOUT{A}
              {BAB AAB A}
           CZ5:         AESCLR{B}          CZCLK{A}       FREQCLK0{B}
              :       FREQCLK1{A}          AESC0{A}       VAESCOUT{A}
              {BAB AAA}
        MCLK12:           VCLK{D}         MCLK12{G}
              {DG}
        MCLK16:           VCLK{D}         MCLK16{D}
              {DD}
        AESC24:         AESFC1{F}         AESFC0{G}        AESFREQ{H}
              {FGH}
        AESC25:         AESFC1{F}         AESFC0{G}        AESFREQ{H}
              {FGH}
         PCH16:         PUFHLP{E}
              {E}
         ADCLK:         ADCLKO{D}        AESCLKI{E}        ADCLK32{B}
              :           ADLR{D}        ADCLK16{D}           HOLD{D}
              :          TAKT5{D}          TAKT6{D}          TAKT7{B}
              {DEB DDD DDB}
        DAHLP2:       DA_SDAT2{H}          DAHLP{E}
              {HE}
        DAHLP3:       DA_SDAT2{H}          DAHLP{E}
              {HE}
     VDA_SDAT2:       DA_SDAT2{H}
              {H}
      VAESCOUT:        AESCOUT{H}
              {H}
       AESDHLP:       AESDATAO{F}
              {F}
           RP8:            RP9
           RP1:           RPB1

Block A singular list (Input drives only one logic equation)
       ADLROUT:          FSREC
        AESCIN:          AESC0
      DA_FSYNC:          FSREC
           RP0:           RPB0
          ADLR:          CZCLK
        SWFREQ:          FSREC
          RPB3:         DAHLP2
          RPB2:         DAHLP2
          RPB1:         DAHLP2
          RPB0:         DAHLP2
       DMAREC0:          FSREC
       DMAREC1:          FSREC
        DSPIN0:          FSREC

Block B singular list (Input drives only one logic equation)
        PUFHLP:          PUFRD
         CZCLK:            CZ5
         FSREC:         RRESET
        RRESET:         RRESET
       ADCLK16:          TAKT7
         TAKT5:          TAKT7
         TAKT6:          TAKT7
       REGMATA:       REGMATZ1
           ZR0:         RRESET
           ZR1:         RRESET
           ZR2:         RRESET
           WR0:         RRESET
           WR1:         RRESET
           WR2:         RRESET
           WR3:         RRESET

Block C singular list (Input drives only one logic equation)
        RN_WD0:            WD1
        RN_WD1:            WD2
        RN_WD2:            WD3
        RN_WD3:            WD4
        RN_WD4:            WD5
        RN_WD5:            WD6
        ADATAI:            WD0
      AESDATAI:            WD0
      USERDATA:            WD0
        DSPSTD:            WD0
       PDAT128:            WD0
         DAHLP:            WD0
      FREQCLK0:         AESC24
        UDHELP:            WD0
          ADLR:         CLKREC
         SWAES:            WD0
       DMAREC0:            WD0
       DMAREC1:            WD0
           WR0:            WD8
           WR1:            WD8
           WR2:            WD8
           WR3:            WD8
           CZ3:            CZ4

Block D singular list (Input drives only one logic equation)
        MCLK24:           VCLK
       EXTMCLK:           VCLK
        RN_WD6:            WD7
      RN_PUFWR:         UDHELP
         RESET:      RESRDFIFO
         ZRALL:          PUFWR
          VCLK:         SMPCLK
        SWFREQ:          PUFWR
       MCLK128:        MCLK128
        SWMAL2:           VCLK
         SWAES:         UDHELP
       SWRESFF:      RESRDFIFO
        MCLK12:           VCLK
           RP6:         DAHLP3
           RP5:         DAHLP3
           RP4:         DAHLP3
           RP8:         WRESET
           RP1:          DAHLP
           RP0:          DAHLP

Block E singular list (Input drives only one logic equation)
            D3:        PREEMPH
           RP7:         DAHLP3
       ADCLK32:        AESCLKI
           RP9:         WRESET
       REGMATA:       REGMATZ0
         PCH16:         PUFHLP
         ADCLK:        AESCLKI
        DAHLP2:          DAHLP
        DAHLP3:          DAHLP

Block F singular list (Input drives only one logic equation)
        ADATAI:       DA_SDATA
      AESDATAI:       DA_SDATA
        DSPSTD:       DA_SDATA
            D0:          SWAES
         FSHLP:       DA_FSYNC
        PUFHLP:       PLAYCLKO
         DAHLP:       DA_SDATA
      CHANNEL1:       DA_FSYNC
        SWPROF:         AESFC1
         TAKTL:         AESFC1
         TAKTH:         AESFC1
        EXTAKT:         AESFC1
           WP2:       DA_FSYNC
           WP3:       DA_FSYNC
           ZR0:        DA_SCLK
        AESC24:         AESFC1
        AESC25:         AESFC1
       AESDHLP:       AESDATAO

Block G singular list (Input drives only one logic equation)
        AESCIN:         AESC25
      AESMCLKI:       AESMCLKO
       CLKPLAY:         DSPSCK
        CLKREC:         DSPSCK
      FREQCLK1:         AESC25
         PLAY4:        AESDHLP
        SWMAL2:          DIG24
        MCLK12:         MCLK12
        AESC24:         AESFC0
        AESC25:         AESFC0

Block H singular list (Input drives only one logic equation)
     RN_SWPROT:        AESCOUT
        AESCIN:        AESCOUT
    RN_SWSUBFR:        AESFREQ
        AESCLR:        AESCOUT
        DSPHLP:         DSPSC2
         SWAES:        AESCOUT
        EXTAKT:        AESCOUT
           ZP2:       DA_SDAT2
           WP0:         DSPSC2
        AESC24:        AESFREQ
        AESC25:        AESFREQ
        DAHLP2:       DA_SDAT2
        DAHLP3:       DA_SDAT2
     VDA_SDAT2:       DA_SDAT2
      VAESCOUT:        AESCOUT

BLOCK A CLOCK MUX 
Block Clocks     Signal    Pin   Pol
|-----------------------------------|
Ck0                 ...     ..    .
Ck1                 ...     ..    .
Ck2                 ...     ..    .
Ck3            PLAYCLKI     68    H


BLOCK A LOGIC MACROCELLS & INPUT REGISTERS
                                  PTS 
                             T   U   A
L                            Y   S   V  X  P   C  S  R   P
O                            P   E   A  O  O   L  E  E   I
C     Node          Signal   E   D   L  R  L   K  T  S   N   Fanout
|---------------------------------------------------------------------------|
A0      2              CZ1  T/A  1   4  P  H   P  G  P  ..  ABC-----
A1      3              ZP2  T/A  1   4  P  H   P  G  G  ..  A---E--H
A2      4            FSREC  C/.  7   2  G  H   .  .  .  ..  -B------
A3      5         FREQCLK1  C/.  2   5  G  H   .  .  .  ..  ------G-
A4      6              WP0  T/A  1   2  P  H   P  G  G  ..  A---E--H
A5      7              ZP1  T/A  1   4  P  H   P  G  G  ..  A---E---
A6      8           DAHLP2  C/.  4   7  G  H   .  .  .  ..  ----E--H
A7      9             RPB0  D/A  1   6  P  H   P  G  G  ..  A-------
A8     10              WP1  T/A  1   6  P  H   P  G  G  ..  A---E--H
A9     11            AESC0  D/A  1   6  P  H   P  G  G  ..  AB------
A10    12           WSTART  C/.  2   9  G  H   .  .  .  ..  ----E---
A11    13             RPB1  D/A  1   4  P  H   P  G  G  ..  A-------
A12    14              WP3  T/A  1   4  P  H   P  G  G  ..  A----F-H
A13    15            CZCLK  C/.  2   9  G  H   .  .  .  ..  ABC-----
A14    16         VAESCOUT  C/.  3   6  G  H   .  .  .  ..  -------H
A15    17              RP9  D/S  1   4  P  H Ck3  G  G  ..  ----E---
Air-0 130 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-1 131 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-2 132 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-3 133 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-4 134 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-5 135 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-6 136 ................  ...  .   .  .  .   .  .  .  ..  ........
Air-7 137              RP7  D/S  .   .  .  H Ck3  .  . 100  ----E---

BLOCK A I/O PINS
Pin onode inode           Signal     Type    Fanout
|----------------------------------------------------------------|
 93  ...   ...             RESET     input  -B-DEFG-
 94  ...   ...                D4     input  ----E-G-
 95  ...   ...                D3     input  ----E-G-
 96  ...   ...                D2     input  -----F--
 97  ...   ...                D1     input  -B---F--
 98  ...   ...                D0     input  -B--EF--
 99  ...   ...           PDAT128     input  --C-----
100  ...   137               RD7     input  --------


BLOCK A LOGIC ARRAY FANIN
CSM             Signal    Source        CSM             Signal    Source
|----------------------------------|    |----------------------------------|
mxA0          CLKPLAY    mcell C-13     mxA17            ADLR    mcell D-14
mxA1              RP0     inode 178     mxA18             ZP1     mcell A-5
mxA2           AESCIN        pin 44     mxA19          DSPIN0    mcell B-15
mxA3              WP1     mcell A-8     mxA20            RPB0     mcell A-7
mxA4              CZ1     mcell A-0     mxA21         DMAREC0    mcell B-13
mxA5          PSWM128    mcell G-10     mxA22            RPB2     mcell E-6
mxA6              CZ4     mcell C-7     mxA23             CBL        pin 48
mxA7         DA_FSYNC        pin 56     mxA24            RPB3    mcell E-10
mxA8              CZ0    mcell C-10     mxA25           CZCLK    mcell A-13
mxA9              ZP2     mcell A-1     mxA26         DMAREC1    mcell B-12
mxA10             RP8     inode 141     mxA27             WP0     mcell A-4
mxA11             RP1     inode 138     mxA28             WP2    mcell E-15
mxA12             CZ3     mcell C-3     mxA29           AESC0     mcell A-9
mxA13            RPB1    mcell A-11     mxA30             CZ5     mcell B-4
mxA14          SWFREQ     mcell E-5     mxA31             CZ2    mcell C-14
mxA15             WP3    mcell A-12     mxA32         ADLROUT        pin 37
mxA16             ZP0     mcell F-7

BLOCK B CLOCK MUX 
Block Clocks     Signal    Pin   Pol
|-----------------------------------|
Ck0                 ...     ..    .
Ck1                 ...     ..    .
Ck2                 ...     ..    .
Ck3            PLAYCLKI     68    H


BLOCK B LOGIC MACROCELLS & INPUT REGISTERS
                                  PTS 
                             T   U   A
L                            Y   S   V  X  P   C  S  R   P
O                            P   E   A  O  O   L  E  E   I
C     Node          Signal   E   D   L  R  L   K  T  S   N   Fanout
|---------------------------------------------------------------------------|
B0     18              DA1  D/A  1   6  P  H   P  G  P  ..  -----FGH
B1     19          ADCLK32  D/A  1   8  P  H   P  G  G  ..  -B-DE---
B2     20           RRESET  D/A  1   8  P  H   P  G  P  ..  -B-----H
B3     21            PLAY4  D/A  1   8  P  H   P  G  P  ..  ------G-
B4     22              CZ5  T/A  1   8  P  H   P  G  P  ..  AB------
B5     23              DA0  D/A  1   8  P  H   P  G  P  ..  -----FGH
B6     24         REGMATZ1  T/A  1  10  P  H   P  G  P  ..  -B------
B7     25             REC4  D/A  1   8  P  H   P  G  P  ..  ------G-
B8     26            PUFRD  C/.  1   6  P  L   .  .  .   8  --------
B9     27           AESCLR  C/.  5   6  G  H   .  .  .  ..  -------H
B10    28         FREQCLK0  C/.  2   7  G  H   .  .  .  ..  --C-----
B11    29           DSPIN1  D/A  1   6  P  H   P  G  P  ..  -----FGH
B12    30          DMAREC1  D/A  1   8  P  H   P  G  P  ..  A-C-----
B13    31          DMAREC0  D/A  1   8  P  H   P  G  P  ..  A-C-----
B14    32            TAKT7  T/A  1   6  P  H   P  G  G  ..  ---D----
B15    33           DSPIN0  D/A  1   4  P  H   P  G  P  ..  A----FGH
Bir-0 138              RP1  D/S  .   .  .  H Ck3  .  .  12  A---E---
Bir-1 139              RP2  D/S  .   .  .  H Ck3  .  .  11  ----E---
Bir-2 140              RP3  D/S  .   .  .  H Ck3  .  .  10  ----E---
Bir-3 141              RP8  D/S  .   .  .  H Ck3  .  .   9  A---E---
Bir-4 142 ................  ...  .   .  .  .   .  .  .  ..  ........
Bir-5 143              RP4  D/S  .   .  .  H Ck3  .  .   7  ----E---
Bir-6 144              RP5  D/S  .   .  .  H Ck3  .  .   6  ----E---
Bir-7 145              RP6  D/S  .   .  .  H Ck3  .  .   5  ----E---

BLOCK B I/O PINS
Pin onode inode           Signal     Type    Fanout
|----------------------------------------------------------------|
  5  ...   145               RD6     input  --------
  6  ...   144               RD5     input  --------
  7  ...   143               RD4     input  --------
  8   26   ...             PUFRD    output  --------
  9  ...   141               RD8     input  --------
 10  ...   140               RD3     input  --------
 11  ...   139               RD2     input  --------
 12  ...   138               RD1     input  --------


BLOCK B LOGIC ARRAY FANIN
CSM             Signal    Source        CSM             Signal    Source
|----------------------------------|    |----------------------------------|
mxB0            FSREC     mcell A-2     mxB17              D1        pin 97
mxB1              CBL        pin 48     mxB18             CZ2    mcell C-14
mxB2            AESC0     mcell A-9     mxB19             ZR2    mcell H-13
mxB3            TAKT6     mcell D-2     mxB20         ADCLK16    mcell D-10
mxB4              CZ3     mcell C-3     mxB21             ZR1     mcell H-6
mxB5            ADCLK     mcell G-6     mxB22             WR3    mcell H-11
mxB6              CZ4     mcell C-7     mxB23        REGMATZ1     mcell B-6
mxB7              WR1    mcell H-15     mxB24          PUFHLP     mcell E-9
mxB8              CZ0    mcell C-10     mxB25              A6        pin 86
mxB9               A7        pin 87     mxB26              D0        pin 98
mxB10          RRESET     mcell B-2     mxB27        REGMATZ0     mcell E-2
mxB11           RESET        pin 93     mxB28           CZCLK    mcell A-13
mxB12             ZR0     mcell H-1     mxB29             CZ1     mcell A-0
mxB13             WR0     mcell H-5     mxB30             CZ5     mcell B-4
mxB14             WR2     mcell H-2     mxB31         REGMATA    mcell F-10
mxB15         ADCLK32     mcell B-1     mxB32          SMPREG        pin 88
mxB16           TAKT5     mcell D-6


BLOCK C LOGIC MACROCELLS & INPUT REGISTERS
                                  PTS 
                             T   U   A
L                            Y   S   V  X  P   C  S  R   P
O                            P   E   A  O  O   L  E  E   I
C     Node          Signal   E   D   L  R  L   K  T  S   N   Fanout
|---------------------------------------------------------------------------|
C0     34           RN_WD0  D/A  7   0  G  H   P  G  G  19  --C-----
C1     35           RN_WD4  D/A  1   2  P  H   P  G  G  24  --C-----
C2     36           RN_WD1  D/A  1   4  P  H   P  G  G  20  --C-----
C3     37              CZ3  T/A  1   6  P  H   P  G  P  ..  ABC-----
C4     38           RN_WD6  D/A  1   6  P  H   P  G  G  26  ---D----
C5     39           RN_WD2  D/A  1   6  P  H   P  G  G  21  --C-----
C6     40           CLKREC  C/.  2   7  G  H   .  .  .  ..  --CD--GH
C7     41              CZ4  T/A  1   4  P  H   P  G  P  ..  AB------
C8     42              WD8  C/.  3   8  G  H   .  .  .  23  --------
C9     43           RN_WD3  D/A  1   9  P  H   P  G  G  22  --C-----
C10    44              CZ0  T/A  1  11  P  H   P  G  P  ..  ABC-----
C11    45 ................  ...  .   9  .  .   .  .  .  ..  ........
C12    46           RN_WD5  D/A  1   9  P  H   P  G  G  25  --C-----
C13    47          CLKPLAY  C/.  2   9  G  H   .  .  .  ..  A---EFG-
C14    48              CZ2  T/A  1   4  P  H   P  G  P  ..  ABC-----
C15    49           AESC24  D/A  1   4  P  H   P  G  G  ..  -----FGH
Cir-0 146 ................  ...  .   .  .  .   .  .  .  ..  ........
Cir-1 147 ................  ...  .   .  .  .   .  .  .  ..  ........
Cir-2 148 ................  ...  .   .  .  .   .  .  .  ..  ........
Cir-3 149 ................  ...  .   .  .  .   .  .  .  ..  ........
Cir-4 150 ................  ...  .   .  .  .   .  .  .  ..  ........
Cir-5 151 ................  ...  .   .  .  .   .  .  .  ..  ........
Cir-6 152 ................  ...  .   .  .  .   .  .  .  ..  ........
Cir-7 153 ................  ...  .   .  .  .   .  .  .  ..  ........

BLOCK C I/O PINS
Pin onode inode           Signal     Type    Fanout
|----------------------------------------------------------------|
 19   34   ...               WD0    output  --------
 20   36   ...               WD1    output  --------
 21   39   ...               WD2    output  --------
 22   43   ...               WD3    output  --------
 23   42   ...               WD8    output  --------
 24   35   ...               WD4    output  --------
 25   46   ...               WD5    output  --------
 26   38   ...               WD6    output  --------


BLOCK C LOGIC ARRAY FANIN
CSM             Signal    Source        CSM             Signal    Source
|----------------------------------|    |----------------------------------|
mxC0            CZCLK    mcell A-13     mxC17            ADLR    mcell D-14
mxC1          DMAREC1    mcell B-12     mxC18             CZ0    mcell C-10
mxC2            DAHLP    mcell E-13     mxC19         AESCLKI        pin 50
mxC3           RN_WD3     mcell C-9     mxC20          DSPSTD        pin 60
mxC4           RN_WD5    mcell C-12     mxC21         DMAREC0    mcell B-13
mxC5          PSWM128    mcell G-10     mxC22             WR3    mcell H-11
mxC6          PDAT128        pin 99     mxC23             CBL        pin 48
mxC7              WR1    mcell H-15     mxC24        FREQCLK0    mcell B-10
mxC8           ADATAI        pin 35     mxC25          RN_WD0     mcell C-0
mxC9           CLKREC     mcell C-6     mxC26          AESCIN        pin 44
mxC10        USERDATA        pin 54     mxC27             WR0     mcell H-5
mxC11           SWAES     mcell F-6     mxC28             WR2     mcell H-2
mxC12             CZ3     mcell C-3     mxC29             CZ1     mcell A-0
mxC13          UDHELP     mcell D-3     mxC30          RN_WD4     mcell C-1
mxC14          SWFREQ     mcell E-5     mxC31             CZ2    mcell C-14
mxC15          RN_WD2     mcell C-5     mxC32          RN_WD1     mcell C-2
mxC16        AESDATAI        pin 45


BLOCK D LOGIC MACROCELLS & INPUT REGISTERS
                                  PTS 
                             T   U   A
L                            Y   S   V  X  P   C  S  R   P
O                            P   E   A  O  O   L  E  E   I
C     Node          Signal   E   D   L  R  L   K  T  S   N   Fanout
|---------------------------------------------------------------------------|
D0     50              CKS  C/.  3   8  G  H   .  .  .  38  --------
D1     51        RESRDFIFO  C/.  1  10  P  L   .  .  .  32  --------
D2     52            TAKT6  T/A  1  15  P  H   P  G  G  ..  -B-D----
D3     53           UDHELP  C/.  1  11  P  H   .  .  .  ..  --C-----
D4     54          ADLROUT  C/.  2  11  G  H   .  .  .  37  A-------
D5     55              WD7  D/A  1   9  P  H   P  G  G  31  --------
D6     56            TAKT5  T/A  1   9  P  H   P  G  G  ..  -B-D----
D7     57          MCLK128  D/A  1   9  P  H   P  G  G  ..  ---D--G-
D8     58           ADCLKO  C/.  2  11  G  H   .  .  .  36  --------
D9     59           SMPCLK  C/.  1   7  P  H   .  .  .  34  --------
D10    60          ADCLK16  T/A  1   2  P  H   P  G  G  ..  -B-D----
D11    61             VCLK  C/.  6   4  G  H   .  .  .  ..  ---D----
D12    62         RN_PUFWR  D/A  3   1  G  L   P  G  G  33  ---D----
D13    63             HOLD  T/A  1   2  P  H   P  G  G  ..  ---D----
D14    64             ADLR  T/A  1   2  P  H   P  G  G  ..  A-CD----
D15    65           MCLK16  D/A  1   2  P  H   P  G  G  ..  ---D----
Dir-0 154 ................  ...  .   .  .  .   .  .  .  ..  ........
Dir-1 155 ................  ...  .   .  .  .   .  .  .  ..  ........
Dir-2 156 ................  ...  .   .  .  .   .  .  .  ..  ........
Dir-3 157 ................  ...  .   .  .  .   .  .  .  ..  ........
Dir-4 158 ................  ...  .   .  .  .   .  .  .  ..  ........
Dir-5 159 ................  ...  .   .  .  .   .  .  .  ..  ........
Dir-6 160 ................  ...  .   .  .  .   .  .  .  ..  ........
Dir-7 161 ................  ...  .   .  .  .   .  .  .  ..  ........

BLOCK D I/O PINS
Pin onode inode           Signal     Type    Fanout
|----------------------------------------------------------------|
 31   55   ...               WD7    output  --------
 32   51   ...         RESRDFIFO    output  --------
 33   62   ...             PUFWR    output  --------
 34   59   ...            SMPCLK    output  --------
 35  ...   ...            ADATAI     input  --C--FG-
 36   58   ...            ADCLKO    output  --------
 37   54   ...           ADLROUT    output  A-------
 38   50   ...               CKS    output  --------


BLOCK D LOGIC ARRAY FANIN
CSM             Signal    Source        CSM             Signal    Source
|----------------------------------|    |----------------------------------|
mxD0           MCLK33         pin 4     mxD17        RN_PUFWR    mcell D-12
mxD1            SWAES     mcell F-6     mxD18          CLKREC     mcell C-6
mxD2           MCLK16    mcell D-15     mxD19            VCLK    mcell D-11
mxD3           SWFREQ     mcell E-5     mxD20         ADCLK16    mcell D-10
mxD4              WR0     mcell H-5     mxD21            HOLD    mcell D-13
mxD5            ADCLK     mcell G-6     mxD22         PSWM128    mcell G-10
mxD6           RN_WD6     mcell C-4     mxD23         ADCLK32     mcell B-1
mxD7              WR1    mcell H-15     mxD24           DIG24     mcell G-3
mxD8           MCLK12     mcell G-7     mxD25             ...           ...
mxD9            TAKT7    mcell B-14     mxD26          SWMAL2    mcell G-11
mxD10            ADLR    mcell D-14     mxD27           TAKTH     mcell G-9
mxD11           RESET        pin 93     mxD28           TAKTL     mcell F-2
mxD12        AESMCLKI        pin 46     mxD29           ZRALL     mcell H-7
mxD13         MCLK128     mcell D-7     mxD30           TAKT5     mcell D-6
mxD14          MCLK24        pin 13     mxD31          EXTAKT     mcell G-2
mxD15         EXTMCLK        pin 18     mxD32         SWRESFF    mcell F-14
mxD16           TAKT6     mcell D-2


BLOCK E LOGIC MACROCELLS & INPUT REGISTERS
                                  PTS 
                             T   U   A
L                            Y   S   V  X  P   C  S  R   P
O                            P   E   A  O  O   L  E  E   I
C     Node          Signal   E   D   L  R  L   K  T  S   N   Fanout
|---------------------------------------------------------------------------|
E0     66          AESCLKI  C/.  2   7  G  H   .  .  .  50  --C-----
E1     67           SWPROF  D/A  1   6  P  H   P  G  P  ..  -----FG-
E2     68         REGMATZ0  T/A  1   8  P  H   P  G  P  ..  -B------
E3     69           WRESET  D/A  1   8  P  H   P  G  P  ..  ----E---
E4     70        RN_SWPROT  D/A  1   8  P  L   P  G  P  43  -------H
E5     71           SWFREQ  D/A  1  11  P  H   P  G  P  ..  A-CD----
E6     72             RPB2  D/A  1  11  P  H   P  G  G  ..  A-------
E7     73 ................  ...  .   9  .  .   .  .  .  ..  ........
E8     74       RN_SWSUBFR  D/A  1   7  P  H   P  G  P  47  -------H
E9     75           PUFHLP  D/A  5   2  G  H   P  G  G  ..  -B---F--
E10    76             RPB3  D/A  1   0  P  H   P  G  G  ..  A-------
E11    77           DAHLP3  C/.  4   1  G  H   .  .  .  ..  ----E--H
E12    78          PREEMPH  D/A  1   0  P  L   P  P  G  49  --------
E13    79            DAHLP  C/. 13   1  G  H   .  .  .  ..  --C--FG-
E14    80 ................  ...  .   1  .  .   .  .  .  ..  ........
E15    81              WP2  T/A  1   0  P  H   P  G  G  ..  A----F-H
Eir-0 162 ................  ...  .   .  .  .   .  .  .  ..  ........
Eir-1 163 ................  ...  .   .  .  .   .  .  .  ..  ........
Eir-2 164 ................  ...  .   .  .  .   .  .  .  ..  ........
Eir-3 165 ................  ...  .   .  .  .   .  .  .  ..  ........
Eir-4 166 ................  ...  .   .  .  .   .  .  .  ..  ........
Eir-5 167 ................  ...  .   .  .  .   .  .  .  ..  ........
Eir-6 168 ................  ...  .   .  .  .   .  .  .  ..  ........
Eir-7 169 ................  ...  .   .  .  .   .  .  .  ..  ........

BLOCK E I/O PINS
Pin onode inode           Signal     Type    Fanout
|----------------------------------------------------------------|
 43   70   ...            SWPROT    output  --------
 44  ...   ...            AESCIN     input  A-C---GH
 45  ...   ...          AESDATAI     input  --C--FG-
 46  ...   ...          AESMCLKI     input  ---D--G-
 47   74   ...           SWSUBFR    output  --------
 48  ...   ...               CBL     input  ABC-----
 49   78   ...           PREEMPH    output  --------
 50   66   ...           AESCLKI    output  --C-----


BLOCK E LOGIC ARRAY FANIN
CSM             Signal    Source        CSM             Signal    Source
|----------------------------------|    |----------------------------------|
mxE0          CLKPLAY    mcell C-13     mxE17          WRESET     mcell E-3
mxE1              RP0     inode 178     mxE18          SMPREG        pin 88
mxE2               A6        pin 86     mxE19           RESET        pin 93
mxE3               D3        pin 95     mxE20              A7        pin 87
mxE4              RP1     inode 138     mxE21             ZP2     mcell A-1
mxE5          PSWM128    mcell G-10     mxE22           PCH16    mcell F-13
mxE6              RP9    mcell A-15     mxE23             RP3     inode 140
mxE7              ZP0     mcell F-7     mxE24           DIG24     mcell G-3
mxE8           WSTART    mcell A-10     mxE25             RP5     inode 144
mxE9              RP4     inode 143     mxE26             RP8     inode 141
mxE10          DAHLP2     mcell A-6     mxE27             WP0     mcell A-4
mxE11              D0        pin 98     mxE28             ZP1     mcell A-5
mxE12             RP7     inode 137     mxE29           ADCLK     mcell G-6
mxE13             RP6     inode 145     mxE30             WP1     mcell A-8
mxE14              D4        pin 94     mxE31         REGMATA    mcell F-10
mxE15         ADCLK32     mcell B-1     mxE32          DAHLP3    mcell E-11
mxE16             RP2     inode 139


BLOCK F LOGIC MACROCELLS & INPUT REGISTERS
                                  PTS 
                             T   U   A
L                            Y   S   V  X  P   C  S  R   P
O                            P   E   A  O  O   L  E  E   I
C     Node          Signal   E   D   L  R  L   K  T  S   N   Fanout
|---------------------------------------------------------------------------|
F0     82         DA_FSYNC  C/. 10   1  G  L   .  .  .  56  A-------
F1     83         PLAYCLKO  C/.  1   2  P  H   .  .  .  55  --------
F2     84            TAKTL  D/A  1   6  P  H   P  P  G  ..  ---D-FG-
F3     85           DIGMOD  D/A  1   8  P  H   P  G  P  ..  ------G-
F4     86         AESDATAO  C/.  1  10  P  H   .  .  .  62  --------
F5     87          SWDIGIN  D/A  1  10  P  H   P  G  P  61  --------
F6     88            SWAES  D/A  1   6  P  H   P  G  P  ..  --CD-FGH
F7     89              ZP0  D/A  1   4  P  H   P  G  G  ..  A---EF--
F8     90         DA_SDATA  C/.  5   4  G  H   .  .  .  58  --------
F9     91           AESFC1  C/.  3   6  G  H   .  .  .  59  --------
F10    92          REGMATA  D/A  1   4  P  H   P  G  P  ..  -B--E---
F11    93         CHANNEL1  T/A  1   4  P  H   P  G  P  ..  -----F--
F12    94          DA_SCLK  C/.  8   3  G  H   .  .  .  57  --------
F13    95            PCH16  D/A  1   2  P  H   P  G  P  ..  ----E---
F14    96          SWRESFF  D/A  1   2  P  H   P  G  P  ..  ---D----
F15    97         CHANNEL0  T/A  1   2  P  H   P  G  P  ..  -----F--
Fir-0 170 ................  ...  .   .  .  .   .  .  .  ..  ........
Fir-1 171 ................  ...  .   .  .  .   .  .  .  ..  ........
Fir-2 172 ................  ...  .   .  .  .   .  .  .  ..  ........
Fir-3 173 ................  ...  .   .  .  .   .  .  .  ..  ........
Fir-4 174 ................  ...  .   .  .  .   .  .  .  ..  ........
Fir-5 175 ................  ...  .   .  .  .   .  .  .  ..  ........
Fir-6 176 ................  ...  .   .  .  .   .  .  .  ..  ........
Fir-7 177 ................  ...  .   .  .  .   .  .  .  ..  ........

BLOCK F I/O PINS
Pin onode inode           Signal     Type    Fanout
|----------------------------------------------------------------|
 55   83   ...          PLAYCLKO    output  --------
 56   82   ...          DA_FSYNC    output  A-------
 57   94   ...           DA_SCLK    output  --------
 58   90   ...          DA_SDATA    output  --------
 59   91   ...            AESFC1    output  --------
 60  ...   ...            DSPSTD     input  --C--FG-
 61   87   ...           SWDIGIN    output  --------
 62   86   ...          AESDATAO    output  --------


BLOCK F LOGIC ARRAY FANIN
CSM             Signal    Source        CSM             Signal    Source
|----------------------------------|    |----------------------------------|
mxF0              DA1     mcell B-0     mxF17              D1        pin 97
mxF1            SWAES     mcell F-6     mxF18         AESDHLP    mcell G-15
mxF2               A6        pin 86     mxF19             ZR0     mcell H-1
mxF3         CHANNEL1    mcell F-11     mxF20          DSPSTD        pin 60
mxF4           EXTAKT     mcell G-2     mxF21           FSHLP    mcell H-10
mxF5          PSWM128    mcell G-10     mxF22          AESC24    mcell C-15
mxF6               D0        pin 98     mxF23           DAHLP    mcell E-13
mxF7           DSPIN1    mcell B-11     mxF24             WP3    mcell A-12
mxF8            RESET        pin 93     mxF25             ZP0     mcell F-7
mxF9            TAKTL     mcell F-2     mxF26          AESC25    mcell G-14
mxF10           TAKTH     mcell G-9     mxF27          DSPIN0    mcell B-15
mxF11              A7        pin 87     mxF28             WP2    mcell E-15
mxF12          ADATAI        pin 35     mxF29        CHANNEL0    mcell F-15
mxF13          SWPROF     mcell E-1     mxF30         CLKPLAY    mcell C-13
mxF14          PUFHLP     mcell E-9     mxF31             DA0     mcell B-5
mxF15              D2        pin 96     mxF32          SMPREG        pin 88
mxF16        AESDATAI        pin 45

BLOCK G CLOCK MUX 
Block Clocks     Signal    Pin   Pol
|-----------------------------------|
Ck0              MCLK24     13    H
Ck1                 ...     ..    .
Ck2                 ...     ..    .
Ck3            PLAYCLKI     68    H


BLOCK G LOGIC MACROCELLS & INPUT REGISTERS
                                  PTS 
                             T   U   A
L                            Y   S   V  X  P   C  S  R   P
O                            P   E   A  O  O   L  E  E   I
C     Node          Signal   E   D   L  R  L   K  T  S   N   Fanout
|---------------------------------------------------------------------------|
G0     98           DSPSCK  C/.  2   7  G  H   .  .  .  74  --------
G1     99         VOLDATAI  D/A  1   6  P  H   P  G  P  76  --------
G2    100           EXTAKT  D/A  1   6  P  H   P  G  P  ..  ---D-FGH
G3    101            DIG24  T/A  1   4  P  H   P  G  P  ..  ---DE--H
G4    102           AESPRO  C/.  3   4  G  H   .  .  .  71  --------
G5    103           AESFC0  C/.  3   6  G  H   .  .  .  70  --------
G6    104            ADCLK  C/.  2   7  G  H   .  .  .  ..  -B-DE---
G7    105           MCLK12  D/S  1   6  P  H Ck0  G  G  ..  ---D--G-
G8    106         AESMCLKO  C/.  7   6  G  H   .  .  .  72  --------
G9    107            TAKTH  D/A  1   4  P  H   P  G  P  ..  ---D-FG-
G10   108          PSWM128  D/A  1   4  P  H   P  G  P  ..  A-CDEF-H
G11   109           SWMAL2  T/A  1   4  P  H   P  G  P  ..  ---D--G-
G12   110           DSPSRD  C/.  5   4  G  H   .  .  .  73  --------
G13   111           VOLCLK  D/A  1   2  P  H   P  G  P  75  --------
G14   112           AESC25  D/A  1   2  P  H   P  G  G  ..  -----FGH
G15   113          AESDHLP  C/.  7   0  G  H   .  .  .  ..  -----F--
Gir-0 178              RP0  D/S  .   .  .  H Ck3  .  .  69  A---E---
Gir-1 179 ................  ...  .   .  .  .   .  .  .  ..  ........
Gir-2 180 ................  ...  .   .  .  .   .  .  .  ..  ........
Gir-3 181 ................  ...  .   .  .  .   .  .  .  ..  ........
Gir-4 182 ................  ...  .   .  .  .   .  .  .  ..  ........
Gir-5 183 ................  ...  .   .  .  .   .  .  .  ..  ........
Gir-6 184 ................  ...  .   .  .  .   .  .  .  ..  ........
Gir-7 185 ................  ...  .   .  .  .   .  .  .  ..  ........

BLOCK G I/O PINS
Pin onode inode           Signal     Type    Fanout
|----------------------------------------------------------------|
 69  ...   178               RD0     input  --------
 70  103   ...            AESFC0    output  --------
 71  102   ...            AESPRO    output  --------
 72  106   ...          AESMCLKO    output  --------
 73  110   ...            DSPSRD    output  --------
 74   98   ...            DSPSCK    output  --------
 75  111   ...            VOLCLK    output  --------
 76   99   ...          VOLDATAI    output  --------


BLOCK G LOGIC ARRAY FANIN
CSM             Signal    Source        CSM             Signal    Source
|----------------------------------|    |----------------------------------|
mxG0              DA0     mcell B-5     mxG17          DSPIN1    mcell B-11
mxG1            SWAES     mcell F-6     mxG18          CLKREC     mcell C-6
mxG2           AESCIN        pin 44     mxG19           RESET        pin 93
mxG3               D3        pin 95     mxG20          ADATAI        pin 35
mxG4          DA_ACKO        pin 63     mxG21         MCLK128     mcell D-7
mxG5            PLAY4     mcell B-3     mxG22          AESC24    mcell C-15
mxG6         FREQCLK1     mcell A-3     mxG23           DAHLP    mcell E-13
mxG7           DIGMOD     mcell F-3     mxG24            REC4     mcell B-7
mxG8           MCLK12     mcell G-7     mxG25              A6        pin 86
mxG9               A7        pin 87     mxG26             DA1     mcell B-0
mxG10           TAKTH     mcell G-9     mxG27          DSPIN0    mcell B-15
mxG11          AESC25    mcell G-14     mxG28        AESMCLKI        pin 46
mxG12          DSPSTD        pin 60     mxG29          SWPROF     mcell E-1
mxG13          SWMAL2    mcell G-11     mxG30         CLKPLAY    mcell C-13
mxG14              D4        pin 94     mxG31          EXTAKT     mcell G-2
mxG15           TAKTL     mcell F-2     mxG32          SMPREG        pin 88
mxG16        AESDATAI        pin 45


BLOCK H LOGIC MACROCELLS & INPUT REGISTERS
                                  PTS 
                             T   U   A
L                            Y   S   V  X  P   C  S  R   P
O                            P   E   A  O  O   L  E  E   I
C     Node          Signal   E   D   L  R  L   K  T  S   N   Fanout
|---------------------------------------------------------------------------|
H0    114           DSPSC1  C/.  4   5  G  H   .  .  .  83  --------
H1    115              ZR0  D/A  1   4  P  H   P  G  P  ..  -B---F-H
H2    116              WR2  T/A  1   9  P  H   P  G  P  ..  -BC----H
H3    117        VDA_SDAT2  C/.  2  10  G  H   .  .  .  ..  -------H
H4    118          AESCOUT  C/.  3   6  G  H   .  .  .  81  --------
H5    119              WR0  T/A  1   9  P  H   P  G  P  ..  -BCD---H
H6    120              ZR1  T/A  1   4  P  H   P  G  P  ..  -B-----H
H7    121            ZRALL  C/.  1   4  P  H   .  .  .  ..  ---D----
H8    122         DA_SDAT2  C/.  3   6  G  H   .  .  .  85  --------
H9    123          AESFREQ  C/.  2   3  G  H   .  .  .  84  --------
H10   124            FSHLP  C/.  6   1  G  H   .  .  .  ..  -----F--
H11   125              WR3  T/A  1   2  P  H   P  G  P  ..  -BC----H
H12   126           DSPSC2  C/.  4   3  G  H   .  .  .  82  --------
H13   127              ZR2  T/A  1   4  P  H   P  G  P  ..  -B-----H
H14   128           DSPHLP  C/.  3   6  G  H   .  .  .  ..  -------H
H15   129              WR1  T/A  1   2  P  H   P  G  P  ..  -BCD---H
Hir-0 186 ................  ...  .   .  .  .   .  .  .  ..  ........
Hir-1 187 ................  ...  .   .  .  .   .  .  .  ..  ........
Hir-2 188 ................  ...  .   .  .  .   .  .  .  ..  ........
Hir-3 189 ................  ...  .   .  .  .   .  .  .  ..  ........
Hir-4 190 ................  ...  .   .  .  .   .  .  .  ..  ........
Hir-5 191 ................  ...  .   .  .  .   .  .  .  ..  ........
Hir-6 192 ................  ...  .   .  .  .   .  .  .  ..  ........
Hir-7 193 ................  ...  .   .  .  .   .  .  .  ..  ........

BLOCK H I/O PINS
Pin onode inode           Signal     Type    Fanout
|----------------------------------------------------------------|
 81  118   ...           AESCOUT    output  --------
 82  126   ...            DSPSC2    output  --------
 83  114   ...            DSPSC1    output  --------
 84  123   ...           AESFREQ    output  --------
 85  122   ...          DA_SDAT2    output  --------
 86  ...   ...                A6     input  -B--EFG-
 87  ...   ...                A7     input  -B--EFG-
 88  ...   ...            SMPREG     input  -B--EFG-


BLOCK H LOGIC ARRAY FANIN
CSM             Signal    Source        CSM             Signal    Source
|----------------------------------|    |----------------------------------|
mxH0              DA0     mcell B-5     mxH17          DSPIN1    mcell B-11
mxH1            SWAES     mcell F-6     mxH18          CLKREC     mcell C-6
mxH2           DSPHLP    mcell H-14     mxH19             WP0     mcell A-4
mxH3              WP1     mcell A-8     mxH20        VAESCOUT    mcell A-14
mxH4              WR2     mcell H-2     mxH21             ZR1     mcell H-6
mxH5           AESC24    mcell C-15     mxH22             WR3    mcell H-11
mxH6        RN_SWPROT     mcell E-4     mxH23          EXTAKT     mcell G-2
mxH7              ZR2    mcell H-13     mxH24           DIG24     mcell G-3
mxH8           DSPIN0    mcell B-15     mxH25          RRESET     mcell B-2
mxH9              ZP2     mcell A-1     mxH26          AESC25    mcell G-14
mxH10          DAHLP2     mcell A-6     mxH27             WR1    mcell H-15
mxH11       VDA_SDAT2     mcell H-3     mxH28         PSWM128    mcell G-10
mxH12             ZR0     mcell H-1     mxH29             DA1     mcell B-0
mxH13             WR0     mcell H-5     mxH30      RN_SWSUBFR     mcell E-8
mxH14             WP2    mcell E-15     mxH31          AESCLR     mcell B-9
mxH15             WP3    mcell A-12     mxH32          DAHLP3    mcell E-11
mxH16          AESCIN        pin 44


MACH445 report file key:

A             - Asynchronous mode
AVAL          - Additional product terms available within the current
                steering allocation, plus those potentially available
                through resteering of free clusters.
B0            - Block Asynchronous Reset/Preset product term 0
B1            - Block Asynchronous Reset/Preset product term 1
C             - Combinatorial
Ck0           - Block clock generated from pin 13 or pin 18
Ck1           - Block clock generated from pin 13 or pin 18
Ck2           - Block clock generated from pin 63 or pin 68
Ck3           - Block clock generated from pin 63 or pin 68
clk           - Clock
CSM           - Central Switch Matrix
D             - D-type flip flop
G             - Ground
H             - High
implied       - Node occupying the macrocell drives the output pin
                but not defined in the design file.
inode         - Input node
Inp           - Input
ipair         - Input paired node
I/O           - Input or Output
L             - Low
L             - Latch
LOC           - Location
mcell <X>     - Source is macrocell from block <X>
Mux           - Multiplexer
mx            - Block Array input multiplexer
onode         - Output node
opair         - Output paired node
P             - Product Term
Pol           - Polarity
PT(s)         - Product term(s)
Reg           - Register
Res           - Reset control
RN_<pin_name> - Output node paired with <pin_name> created by Fitter.
S             - Synchronous mode
Set           - Preset control
T             - T-type flip flop
XOR           - Exclusive OR gate
<X>ir         - Input register in block <X>
.             - Not available or Not applicable

Partitioning 100% - Completed
Placement    100% - Completed
Routing      100% - Completed
%%% Fitting process is successful %%%
