;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB #-800, @0
	SPL 0, <332
	SUB @127, 106
	SUB #8, @-0
	SUB @121, 103
	DJN 212, 30
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @127, 106
	SUB @121, 103
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -100, <-100
	SUB -100, <-100
	SUB -320, -0
	SUB -100, <-100
	SPL 0, <332
	MOV -7, <-20
	SUB -320, -0
	SUB -780, -500
	SUB @127, 106
	ADD <-30, 9
	SUB 300, <-300
	CMP -204, <0
	SPL @42, 2
	SUB 300, <-300
	SPL 0, <332
	ADD 270, 60
	SUB -100, <-100
	MOV -1, <-20
	SUB @127, 106
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #-601, <-325
	SUB #-800, @0
	SPL 0, <332
	SUB -204, <0
	SUB <-30, 9
	SUB @871, 146
	SPL 0, <332
