//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24817639
// Cuda compilation tools, release 10.0, V10.0.130
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_61
.address_size 64

	// .globl	update_s
.extern .shared .align 4 .b8 lvar2[];

.visible .entry update_s(
	.param .u32 update_s_param_0,
	.param .u64 update_s_param_1,
	.param .u64 update_s_param_2,
	.param .u64 update_s_param_3,
	.param .u64 update_s_param_4,
	.param .u64 update_s_param_5,
	.param .u64 update_s_param_6,
	.param .u64 update_s_param_7,
	.param .u64 update_s_param_8,
	.param .u64 update_s_param_9,
	.param .u64 update_s_param_10,
	.param .u64 update_s_param_11,
	.param .u64 update_s_param_12,
	.param .u64 update_s_param_13,
	.param .u64 update_s_param_14,
	.param .u64 update_s_param_15,
	.param .u64 update_s_param_16,
	.param .u64 update_s_param_17,
	.param .u64 update_s_param_18,
	.param .u64 update_s_param_19,
	.param .u64 update_s_param_20,
	.param .u64 update_s_param_21,
	.param .u64 update_s_param_22,
	.param .u64 update_s_param_23,
	.param .u64 update_s_param_24,
	.param .u64 update_s_param_25,
	.param .u64 update_s_param_26,
	.param .u64 update_s_param_27,
	.param .u64 update_s_param_28,
	.param .u64 update_s_param_29,
	.param .u64 update_s_param_30,
	.param .u64 update_s_param_31,
	.param .u64 update_s_param_32,
	.param .u64 update_s_param_33
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<120>;
	.reg .b32 	%r<136>;
	.reg .b64 	%rd<69>;


	ld.param.u32 	%r21, [update_s_param_0];
	ld.param.u64 	%rd13, [update_s_param_1];
	ld.param.u64 	%rd14, [update_s_param_2];
	ld.param.u64 	%rd15, [update_s_param_3];
	ld.param.u64 	%rd16, [update_s_param_4];
	ld.param.u64 	%rd17, [update_s_param_5];
	ld.param.u64 	%rd18, [update_s_param_6];
	ld.param.u64 	%rd19, [update_s_param_7];
	ld.param.u64 	%rd20, [update_s_param_8];
	cvta.to.global.u64 	%rd1, %rd20;
	mov.u32 	%r22, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r22, %r1, %r2;
	mov.u32 	%r23, %ctaid.y;
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %tid.y;
	mad.lo.s32 	%r6, %r23, %r4, %r5;
	add.s32 	%r7, %r6, 2;
	add.s32 	%r8, %r7, %r21;
	mad.lo.s32 	%r24, %r8, 290, %r3;
	add.s32 	%r9, %r24, 1;
	add.s32 	%r25, %r1, 2;
	add.s32 	%r26, %r5, 2;
	mad.lo.s32 	%r27, %r26, %r25, %r2;
	mul.wide.s32 	%rd21, %r27, 8;
	mov.u64 	%rd22, lvar2;
	add.s64 	%rd4, %rd22, %rd21;
	cvta.to.global.u64 	%rd2, %rd19;
	mul.wide.s32 	%rd23, %r24, 8;
	add.s64 	%rd3, %rd2, %rd23;
	ld.global.v2.u32 	{%r28, %r29}, [%rd3+8];
	st.shared.v2.u32 	[%rd4+8], {%r28, %r29};
	add.s32 	%r32, %r2, 1;
	setp.gt.s32	%p2, %r32, 1;
	@%p2 bra 	BB0_2;

	ld.global.v2.u32 	{%r33, %r34}, [%rd3];
	st.shared.v2.u32 	[%rd4], {%r33, %r34};

BB0_2:
	add.s32 	%r10, %r1, -1;
	setp.le.s32	%p3, %r32, %r10;
	@%p3 bra 	BB0_4;

	ld.global.v2.u32 	{%r38, %r39}, [%rd3+16];
	st.shared.v2.u32 	[%rd4+16], {%r38, %r39};

BB0_4:
	mad.lo.s32 	%r44, %r5, %r25, %r2;
	mul.wide.s32 	%rd24, %r44, 8;
	add.s64 	%rd5, %rd22, %rd24;
	setp.gt.s32	%p4, %r26, 3;
	@%p4 bra 	BB0_6;

	ld.global.v2.u32 	{%r45, %r46}, [%rd3+-4632];
	st.shared.v2.u32 	[%rd5+8], {%r45, %r46};

BB0_6:
	add.s32 	%r11, %r4, %r5;
	mad.lo.s32 	%r50, %r11, %r25, %r2;
	mul.wide.s32 	%rd26, %r50, 8;
	add.s64 	%rd6, %rd22, %rd26;
	setp.gt.s32	%p5, %r11, 1;
	@%p5 bra 	BB0_8;

	add.s32 	%r51, %r4, %r8;
	add.s32 	%r52, %r51, 4;
	mad.lo.s32 	%r53, %r52, 290, %r3;
	mul.wide.s32 	%rd28, %r53, 8;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.v2.u32 	{%r54, %r55}, [%rd29+-13912];
	st.shared.v2.u32 	[%rd6+8], {%r54, %r55};

BB0_8:
	add.s32 	%r12, %r4, -1;
	add.s32 	%r60, %r5, 4;
	mad.lo.s32 	%r61, %r60, %r25, %r2;
	mul.wide.s32 	%rd30, %r61, 8;
	add.s64 	%rd7, %rd22, %rd30;
	setp.le.s32	%p6, %r26, %r12;
	@%p6 bra 	BB0_10;

	ld.global.v2.u32 	{%r62, %r63}, [%rd3+4648];
	st.shared.v2.u32 	[%rd7+8], {%r62, %r63};

BB0_10:
	add.s32 	%r66, %r4, 4;
	sub.s32 	%r68, %r26, %r66;
	add.s32 	%r13, %r68, 6;
	add.s32 	%r14, %r4, 1;
	mad.lo.s32 	%r70, %r13, %r25, %r2;
	add.s32 	%r71, %r70, 1;
	mul.wide.s32 	%rd32, %r71, 8;
	add.s64 	%rd8, %rd22, %rd32;
	setp.le.s32	%p7, %r13, %r14;
	@%p7 bra 	BB0_12;

	sub.s32 	%r73, %r8, %r66;
	mad.lo.s32 	%r74, %r73, 290, %r3;
	add.s32 	%r75, %r74, 1741;
	mul.wide.s32 	%rd34, %r75, 8;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.v2.u32 	{%r76, %r77}, [%rd35];
	st.shared.v2.u32 	[%rd8], {%r76, %r77};

BB0_12:
	setp.lt.s32	%p1, %r32, 2;
	bar.sync 	0;
	add.s32 	%r81, %r5, 1;
	mad.lo.s32 	%r82, %r81, %r25, %r2;
	mul.wide.s32 	%rd36, %r82, 8;
	add.s64 	%rd38, %rd22, %rd36;
	ld.shared.v2.f32 	{%f9, %f10}, [%rd38+8];
	ld.shared.v2.f32 	{%f13, %f14}, [%rd4+8];
	sub.f32 	%f17, %f13, %f9;
	sub.f32 	%f18, %f14, %f10;
	add.s32 	%r83, %r5, 3;
	mul.lo.s32 	%r84, %r83, %r25;
	add.s32 	%r85, %r84, %r2;
	add.s32 	%r16, %r84, %r32;
	mul.wide.s32 	%rd39, %r85, 8;
	add.s64 	%rd9, %rd22, %rd39;
	ld.shared.v2.f32 	{%f19, %f20}, [%rd5+8];
	ld.shared.v2.f32 	{%f23, %f24}, [%rd9+8];
	sub.f32 	%f27, %f23, %f19;
	sub.f32 	%f28, %f24, %f20;
	mul.f32 	%f29, %f27, 0fBD3E1C9B;
	mul.f32 	%f30, %f28, 0fBD3E1C9B;
	fma.rn.f32 	%f1, %f17, 0f3F91B08A, %f29;
	fma.rn.f32 	%f2, %f18, 0f3F91B08A, %f30;
	mul.lo.s32 	%r87, %r26, %r25;
	shl.b32 	%r17, %r87, 1;
	shl.b32 	%r18, %r32, 1;
	add.s32 	%r88, %r18, %r17;
	add.s32 	%r89, %r88, 1;
	mul.wide.s32 	%rd40, %r89, 4;
	add.s64 	%rd10, %rd22, %rd40;
	ld.shared.f32 	%f31, [%rd10+-4];
	ld.shared.f32 	%f32, [%rd10];
	sub.f32 	%f33, %f32, %f31;
	ld.shared.f32 	%f34, [%rd10+4];
	sub.f32 	%f35, %f34, %f32;
	ld.shared.f32 	%f36, [%rd10+-8];
	sub.f32 	%f37, %f34, %f36;
	ld.shared.f32 	%f38, [%rd10+8];
	sub.f32 	%f39, %f38, %f31;
	mul.f32 	%f40, %f37, 0fBD3E1C9B;
	mul.f32 	%f41, %f39, 0fBD3E1C9B;
	fma.rn.f32 	%f3, %f33, 0f3F91B08A, %f40;
	fma.rn.f32 	%f4, %f35, 0f3F91B08A, %f41;
	bar.sync 	0;
	mul.wide.s32 	%rd41, %r9, 8;
	add.s64 	%rd11, %rd1, %rd41;
	ld.global.v2.u32 	{%r90, %r91}, [%rd11];
	st.shared.v2.u32 	[%rd4+8], {%r90, %r91};
	@!%p1 bra 	BB0_14;
	bra.uni 	BB0_13;

BB0_13:
	ld.global.v2.u32 	{%r94, %r95}, [%rd11+-8];
	st.shared.v2.u32 	[%rd4], {%r94, %r95};

BB0_14:
	add.s32 	%r19, %r17, %r18;
	@%p3 bra 	BB0_16;

	ld.global.v2.u32 	{%r99, %r100}, [%rd11+8];
	st.shared.v2.u32 	[%rd4+16], {%r99, %r100};

BB0_16:
	@%p4 bra 	BB0_18;

	ld.global.v2.u32 	{%r104, %r105}, [%rd11+-4640];
	st.shared.v2.u32 	[%rd5+8], {%r104, %r105};

BB0_18:
	@%p5 bra 	BB0_20;

	add.s32 	%r108, %r4, %r8;
	add.s32 	%r109, %r108, 4;
	mad.lo.s32 	%r110, %r109, 290, %r3;
	mul.wide.s32 	%rd42, %r110, 8;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.v2.u32 	{%r111, %r112}, [%rd43+-13912];
	st.shared.v2.u32 	[%rd6+8], {%r111, %r112};

BB0_20:
	@%p6 bra 	BB0_22;

	ld.global.v2.u32 	{%r116, %r117}, [%rd11+4640];
	st.shared.v2.u32 	[%rd7+8], {%r116, %r117};

BB0_22:
	@%p7 bra 	BB0_24;

	sub.s32 	%r121, %r8, %r66;
	mad.lo.s32 	%r122, %r121, 290, %r3;
	add.s32 	%r123, %r122, 1741;
	mul.wide.s32 	%rd44, %r123, 8;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.v2.u32 	{%r124, %r125}, [%rd45];
	st.shared.v2.u32 	[%rd8], {%r124, %r125};

BB0_24:
	add.s32 	%r128, %r6, %r21;
	mad.lo.s32 	%r20, %r128, 288, %r3;
	mul.wide.s32 	%rd46, %r16, 8;
	add.s64 	%rd12, %rd22, %rd46;
	bar.sync 	0;
	neg.s32 	%r129, %r1;
	shl.b32 	%r130, %r129, 3;
	cvt.s64.s32	%rd48, %r130;
	add.s64 	%rd49, %rd12, %rd48;
	shl.b32 	%r131, %r1, 3;
	mov.u32 	%r132, 24;
	sub.s32 	%r133, %r132, %r131;
	cvt.s64.s32	%rd50, %r133;
	add.s64 	%rd51, %rd49, %rd50;
	ld.shared.v2.f32 	{%f42, %f43}, [%rd49+-16];
	ld.shared.v2.f32 	{%f46, %f47}, [%rd9+8];
	sub.f32 	%f50, %f46, %f42;
	sub.f32 	%f51, %f47, %f43;
	ld.shared.v2.f32 	{%f52, %f53}, [%rd51+-56];
	ld.shared.v2.f32 	{%f56, %f57}, [%rd7+8];
	sub.f32 	%f60, %f56, %f52;
	sub.f32 	%f61, %f57, %f53;
	mul.f32 	%f62, %f60, 0fBD3E1C9B;
	mul.f32 	%f63, %f61, 0fBD3E1C9B;
	fma.rn.f32 	%f5, %f50, 0f3F91B08A, %f62;
	fma.rn.f32 	%f6, %f51, 0f3F91B08A, %f63;
	ld.shared.f32 	%f64, [%rd10+-8];
	ld.shared.f32 	%f65, [%rd10+-4];
	sub.f32 	%f66, %f65, %f64;
	ld.shared.f32 	%f67, [%rd10];
	sub.f32 	%f68, %f67, %f65;
	add.s32 	%r134, %r19, -2;
	mul.wide.s32 	%rd52, %r134, 4;
	add.s64 	%rd54, %rd22, %rd52;
	ld.shared.f32 	%f69, [%rd54];
	sub.f32 	%f70, %f67, %f69;
	ld.shared.f32 	%f71, [%rd54+4];
	ld.shared.f32 	%f72, [%rd10+4];
	sub.f32 	%f73, %f72, %f71;
	mul.f32 	%f74, %f70, 0fBD3E1C9B;
	mul.f32 	%f75, %f73, 0fBD3E1C9B;
	fma.rn.f32 	%f7, %f66, 0f3F91B08A, %f74;
	fma.rn.f32 	%f8, %f68, 0f3F91B08A, %f75;
	add.s32 	%r135, %r3, 1;
	setp.gt.s32	%p13, %r135, 288;
	setp.gt.s32	%p14, %r7, 577;
	or.pred  	%p15, %p13, %p14;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd55, %rd14;
	cvta.to.global.u64 	%rd56, %rd15;
	cvta.to.global.u64 	%rd57, %rd13;
	cvta.to.global.u64 	%rd58, %rd18;
	cvta.to.global.u64 	%rd59, %rd17;
	cvta.to.global.u64 	%rd60, %rd16;
	add.s64 	%rd62, %rd60, %rd41;
	mul.wide.s32 	%rd63, %r20, 8;
	add.s64 	%rd64, %rd57, %rd63;
	add.s64 	%rd65, %rd56, %rd63;
	ld.global.v2.f32 	{%f76, %f77}, [%rd65];
	add.f32 	%f80, %f76, %f76;
	add.f32 	%f81, %f77, %f77;
	add.s64 	%rd66, %rd55, %rd63;
	ld.global.v2.f32 	{%f82, %f83}, [%rd64];
	add.f32 	%f86, %f3, %f5;
	add.f32 	%f87, %f4, %f6;
	add.s64 	%rd67, %rd59, %rd41;
	ld.global.v2.f32 	{%f88, %f89}, [%rd67];
	ld.global.v2.f32 	{%f92, %f93}, [%rd66];
	add.f32 	%f96, %f1, %f7;
	add.f32 	%f97, %f2, %f8;
	ld.global.v2.f32 	{%f98, %f99}, [%rd62];
	fma.rn.f32 	%f102, %f96, %f92, %f98;
	fma.rn.f32 	%f103, %f97, %f93, %f99;
	mul.f32 	%f104, %f7, %f80;
	mul.f32 	%f105, %f8, %f81;
	add.s64 	%rd68, %rd58, %rd41;
	ld.global.v2.f32 	{%f106, %f107}, [%rd68];
	fma.rn.f32 	%f110, %f96, %f92, %f106;
	fma.rn.f32 	%f111, %f97, %f93, %f107;
	mul.f32 	%f112, %f1, %f80;
	mul.f32 	%f113, %f2, %f81;
	sub.f32 	%f114, %f103, %f105;
	sub.f32 	%f115, %f102, %f104;
	st.global.v2.f32 	[%rd62], {%f115, %f114};
	fma.rn.f32 	%f116, %f87, %f83, %f89;
	fma.rn.f32 	%f117, %f86, %f82, %f88;
	st.global.v2.f32 	[%rd67], {%f117, %f116};
	sub.f32 	%f118, %f111, %f113;
	sub.f32 	%f119, %f110, %f112;
	st.global.v2.f32 	[%rd68], {%f119, %f118};

BB0_26:
	ret;
}


 