Analysis & Synthesis report for rc_test
Thu May 11 15:36:40 2006
Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |rc_test|pres_state
  9. State Machine - |rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state
 10. State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|present_state
 11. State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state
 12. State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state
 13. State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state
 14. State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state
 15. State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state
 16. State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state
 17. State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state
 18. State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state
 19. State Machine - |rc_test|rs232_tx:tx0|pres_state
 20. State Machine - |rc_test|rs232_rx:rx0|pres_state
 21. User-Specified and Inferred Latches
 22. General Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_sk41:auto_generated
 25. Parameter Settings for User Entity Instance: rc_test_pll:clk0|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: rs232_rx:rx0|counter:sample_counter
 27. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample
 28. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer
 29. Parameter Settings for User Entity Instance: rs232_rx:rx0|reg:data_buffer
 30. Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter
 31. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer
 32. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage
 33. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer
 34. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer
 35. Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer
 36. Parameter Settings for User Entity Instance: reg:cmdchar1
 37. Parameter Settings for User Entity Instance: reg:cmdchar2
 38. Parameter Settings for User Entity Instance: counter:tx_char_counter
 39. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|counter:data_count
 40. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|counter:idx_count
 41. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|fast2slow_clk_domain_crosser:clk_domain_crosser
 42. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi
 43. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|shift_reg:spi_shift
 44. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi
 45. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|shift_reg:spi_shift
 46. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi
 47. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|shift_reg:spi_shift
 48. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi
 49. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|shift_reg:spi_shift
 50. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi
 51. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|shift_reg:spi_shift
 52. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi
 53. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|shift_reg:spi_shift
 54. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi
 55. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|shift_reg:spi_shift
 56. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi
 57. Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|shift_reg:spi_shift
 58. Parameter Settings for User Entity Instance: rc_parallel_dac_test_wrapper:rc_parallel_dac|counter:fix_data_count
 59. Analysis & Synthesis Equations
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu May 11 15:36:40 2006         ;
; Quartus II Version          ; 5.1 Build 213 01/19/2006 SP 1 SJ Full Version ;
; Revision Name               ; rc_test                                       ;
; Top-level Entity Name       ; rc_test                                       ;
; Family                      ; Stratix                                       ;
; Total logic elements        ; 1,113                                         ;
; Total pins                  ; 156                                           ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 512                                           ;
; DSP block 9-bit elements    ; 0                                             ;
; Total PLLs                  ; 1                                             ;
; Total DLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP1S40F780C5       ;                    ;
; Top-level entity name                                              ; rc_test            ; rc_test            ;
; Family name                                                        ; Stratix            ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                            ; -1                 ; -1                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Stratix/Stratix GX                       ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto DSP Block Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; -1                 ; -1                 ;
; Maximum Number of M4K Memory Blocks                                ; -1                 ; -1                 ;
; Maximum Number of M-RAM Memory Blocks                              ; -1                 ; -1                 ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+-------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ;
+-------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+
; ../../../library/sys_param/source/rtl/data_types_pack.vhd               ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd               ;
; ../../../library/sys_param/source/rtl/wishbone_pack.vhd                 ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd                 ;
; ../../../library/components/source/rtl/component_pack.vhd               ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd               ;
; ../../../library/components/source/rtl/fast2slow_clk_domain_crosser.vhd ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/fast2slow_clk_domain_crosser.vhd ;
; ../../../library/components/source/rtl/write_spi_with_cs.vhd            ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd            ;
; ../../../library/components/source/rtl/shift_reg.vhd                    ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd                    ;
; ../../../library/components/source/rtl/reg.vhd                          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd                          ;
; ../../../library/components/source/rtl/fifo.vhd                         ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/fifo.vhd                         ;
; ../../../library/components/source/rtl/counter.vhd                      ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd                      ;
; ../../../all_cards/async/source/rtl/ascii_pack.vhd                      ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/ascii_pack.vhd                      ;
; ../../../all_cards/async/source/rtl/rs232_rx.vhd                        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd                        ;
; ../../../all_cards/async/source/rtl/rs232_tx.vhd                        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd                        ;
; ../source/rc_parallel_dac_test.vhd                                      ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd              ;
; ../source/rc_serial_dac_test.vhd                                        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd                ;
; ../source/rc_test_pll.vhd                                               ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/readout_card/test/source/rc_test_pll.vhd                       ;
; ../source/rc_test.vhd                                                   ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd                           ;
; altpll.tdf                                                              ; yes             ; Megafunction                 ; c:/altera/quartus51/libraries/megafunctions/altpll.tdf                                    ;
; aglobal51.inc                                                           ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/aglobal51.inc                                 ;
; stratix_pll.inc                                                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/stratix_pll.inc                               ;
; stratixii_pll.inc                                                       ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/stratixii_pll.inc                             ;
; cycloneii_pll.inc                                                       ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/cycloneii_pll.inc                             ;
; altsyncram.tdf                                                          ; yes             ; Megafunction                 ; c:/altera/quartus51/libraries/megafunctions/altsyncram.tdf                                ;
; stratix_ram_block.inc                                                   ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/stratix_ram_block.inc                         ;
; lpm_mux.inc                                                             ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_mux.inc                                   ;
; lpm_decode.inc                                                          ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_decode.inc                                ;
; altsyncram.inc                                                          ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altsyncram.inc                                ;
; a_rdenreg.inc                                                           ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/a_rdenreg.inc                                 ;
; altrom.inc                                                              ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altrom.inc                                    ;
; altram.inc                                                              ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altram.inc                                    ;
; altdpram.inc                                                            ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altdpram.inc                                  ;
; altqpram.inc                                                            ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altqpram.inc                                  ;
; db/altsyncram_sk41.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/readout_card/test/synth/db/altsyncram_sk41.tdf                 ;
; lpm_counter.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/quartus51/libraries/megafunctions/lpm_counter.tdf                               ;
; lpm_constant.inc                                                        ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_constant.inc                              ;
; lpm_add_sub.inc                                                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.inc                               ;
; cmpconst.inc                                                            ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/cmpconst.inc                                  ;
; lpm_compare.inc                                                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_compare.inc                               ;
; lpm_counter.inc                                                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_counter.inc                               ;
; dffeea.inc                                                              ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/dffeea.inc                                    ;
; alt_synch_counter.inc                                                   ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.inc                         ;
; alt_synch_counter_f.inc                                                 ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/alt_synch_counter_f.inc                       ;
; alt_counter_f10ke.inc                                                   ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/alt_counter_f10ke.inc                         ;
; alt_counter_stratix.inc                                                 ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/alt_counter_stratix.inc                       ;
; db/cntr_63c.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/readout_card/test/synth/db/cntr_63c.tdf                        ;
+-------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Total logic elements                        ; 1113                                           ;
;     -- Combinational with no register       ; 533                                            ;
;     -- Register only                        ; 36                                             ;
;     -- Combinational with a register        ; 544                                            ;
;                                             ;                                                ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 431                                            ;
;     -- 3 input functions                    ; 228                                            ;
;     -- 2 input functions                    ; 390                                            ;
;     -- 1 input functions                    ; 26                                             ;
;     -- 0 input functions                    ; 2                                              ;
;         -- Combinational cells for routing  ; 0                                              ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 791                                            ;
;     -- arithmetic mode                      ; 322                                            ;
;     -- qfbk mode                            ; 0                                              ;
;     -- register cascade mode                ; 0                                              ;
;     -- synchronous clear/load mode          ; 66                                             ;
;     -- asynchronous clear/load mode         ; 573                                            ;
;                                             ;                                                ;
; Total registers                             ; 580                                            ;
; Total logic cells in carry chains           ; 338                                            ;
; I/O pins                                    ; 156                                            ;
; Total memory bits                           ; 512                                            ;
; Total PLLs                                  ; 1                                              ;
; Maximum fan-out node                        ; rc_test_pll:clk0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 592                                            ;
; Total fan-out                               ; 4902                                           ;
; Average fan-out                             ; 3.84                                           ;
+---------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                              ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                               ;
+---------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------+
; |rc_test                                                ; 1113 (128)  ; 580          ; 512         ; 0            ; 0       ; 0         ; 0         ; 156  ; 0            ; 533 (116)    ; 36 (1)            ; 544 (11)         ; 338 (0)         ; 0 (0)      ; |rc_test                                                                                                          ;
;    |counter:tx_char_counter|                            ; 9 (9)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |rc_test|counter:tx_char_counter                                                                                  ;
;    |rc_parallel_dac_test_wrapper:rc_parallel_dac|       ; 70 (67)     ; 31           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (3)             ; 27 (25)          ; 21 (21)         ; 0 (0)      ; |rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac                                                             ;
;       |counter:fix_data_count|                          ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|counter:fix_data_count                                      ;
;    |rc_serial_dac_test_wrapper:rc_serial_dac|           ; 561 (9)     ; 439          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 122 (3)      ; 7 (1)             ; 432 (5)          ; 272 (0)         ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac                                                                 ;
;       |counter:data_count|                              ; 21 (21)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|counter:data_count                                              ;
;       |counter:idx_count|                               ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|counter:idx_count                                               ;
;       |fast2slow_clk_domain_crosser:clk_domain_crosser| ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|fast2slow_clk_domain_crosser:clk_domain_crosser                 ;
;       |write_spi_with_cs:\gen_spi8:0:dac_write_spi|     ; 67 (49)     ; 51           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (14)      ; 0 (0)             ; 51 (35)          ; 32 (32)         ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi                     ;
;          |shift_reg:spi_shift|                          ; 18 (18)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|shift_reg:spi_shift ;
;       |write_spi_with_cs:\gen_spi8:1:dac_write_spi|     ; 65 (49)     ; 51           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 51 (35)          ; 32 (32)         ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi                     ;
;          |shift_reg:spi_shift|                          ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|shift_reg:spi_shift ;
;       |write_spi_with_cs:\gen_spi8:2:dac_write_spi|     ; 65 (49)     ; 51           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 51 (35)          ; 32 (32)         ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi                     ;
;          |shift_reg:spi_shift|                          ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|shift_reg:spi_shift ;
;       |write_spi_with_cs:\gen_spi8:3:dac_write_spi|     ; 65 (49)     ; 51           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 51 (35)          ; 32 (32)         ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi                     ;
;          |shift_reg:spi_shift|                          ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|shift_reg:spi_shift ;
;       |write_spi_with_cs:\gen_spi8:4:dac_write_spi|     ; 65 (49)     ; 51           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 51 (35)          ; 32 (32)         ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi                     ;
;          |shift_reg:spi_shift|                          ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|shift_reg:spi_shift ;
;       |write_spi_with_cs:\gen_spi8:5:dac_write_spi|     ; 65 (49)     ; 51           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 51 (35)          ; 32 (32)         ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi                     ;
;          |shift_reg:spi_shift|                          ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|shift_reg:spi_shift ;
;       |write_spi_with_cs:\gen_spi8:6:dac_write_spi|     ; 65 (49)     ; 51           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 51 (35)          ; 32 (32)         ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi                     ;
;          |shift_reg:spi_shift|                          ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|shift_reg:spi_shift ;
;       |write_spi_with_cs:\gen_spi8:7:dac_write_spi|     ; 65 (49)     ; 51           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 51 (35)          ; 32 (32)         ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi                     ;
;          |shift_reg:spi_shift|                          ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|shift_reg:spi_shift ;
;    |rc_test_pll:clk0|                                   ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_test|rc_test_pll:clk0                                                                                         ;
;       |altpll:altpll_component|                         ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_test|rc_test_pll:clk0|altpll:altpll_component                                                                 ;
;    |reg:cmdchar1|                                       ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_test|reg:cmdchar1                                                                                             ;
;    |reg:cmdchar2|                                       ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_test|reg:cmdchar2                                                                                             ;
;    |rs232_rx:rx0|                                       ; 250 (177)   ; 37           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 213 (173)    ; 9 (1)             ; 28 (3)           ; 13 (0)          ; 0 (0)      ; |rc_test|rs232_rx:rx0                                                                                             ;
;       |counter:sample_counter|                          ; 17 (17)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |rc_test|rs232_rx:rx0|counter:sample_counter                                                                      ;
;       |reg:data_buffer|                                 ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_test|rs232_rx:rx0|reg:data_buffer                                                                             ;
;       |shift_reg:rx_buffer|                             ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_test|rs232_rx:rx0|shift_reg:rx_buffer                                                                         ;
;       |shift_reg:rx_sample|                             ; 39 (39)     ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |rc_test|rs232_rx:rx0|shift_reg:rx_sample                                                                         ;
;    |rs232_tx:tx0|                                       ; 81 (33)     ; 40           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (29)      ; 1 (1)             ; 39 (3)           ; 25 (0)          ; 0 (0)      ; |rc_test|rs232_tx:tx0                                                                                             ;
;       |counter:bit_counter|                             ; 17 (17)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |rc_test|rs232_tx:tx0|counter:bit_counter                                                                         ;
;       |fifo:data_buffer|                                ; 21 (9)      ; 13           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 13 (1)           ; 12 (0)          ; 0 (0)      ; |rc_test|rs232_tx:tx0|fifo:data_buffer                                                                            ;
;          |altsyncram:fifo_storage|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage                                                    ;
;             |altsyncram_sk41:auto_generated|            ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_sk41:auto_generated                     ;
;          |lpm_counter:read_pointer|                     ; 6 (0)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |rc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer                                                   ;
;             |cntr_63c:auto_generated|                   ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |rc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer|cntr_63c:auto_generated                           ;
;          |lpm_counter:write_pointer|                    ; 6 (0)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |rc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer                                                  ;
;             |cntr_63c:auto_generated|                   ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |rc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_63c:auto_generated                          ;
;       |shift_reg:tx_buffer|                             ; 10 (10)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |rc_test|rs232_tx:tx0|shift_reg:tx_buffer                                                                         ;
+---------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_sk41:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|pres_state                                                                                                                                                                                                   ;
+---------------------------+--------------------------+---------------------------+--------------------+--------------------+----------------------+---------------------+--------------------+---------------------+------------------+
; Name                      ; pres_state.wait_dac_done ; pres_state.dac_test_setup ; pres_state.rx_cmd2 ; pres_state.rx_cmd1 ; pres_state.tx_easter ; pres_state.tx_error ; pres_state.tx_idle ; pres_state.tx_reset ; pres_state.reset ;
+---------------------------+--------------------------+---------------------------+--------------------+--------------------+----------------------+---------------------+--------------------+---------------------+------------------+
; pres_state.reset          ; 0                        ; 0                         ; 0                  ; 0                  ; 0                    ; 0                   ; 0                  ; 0                   ; 0                ;
; pres_state.tx_reset       ; 0                        ; 0                         ; 0                  ; 0                  ; 0                    ; 0                   ; 0                  ; 1                   ; 1                ;
; pres_state.tx_idle        ; 0                        ; 0                         ; 0                  ; 0                  ; 0                    ; 0                   ; 1                  ; 0                   ; 1                ;
; pres_state.tx_error       ; 0                        ; 0                         ; 0                  ; 0                  ; 0                    ; 1                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_easter      ; 0                        ; 0                         ; 0                  ; 0                  ; 1                    ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.rx_cmd1        ; 0                        ; 0                         ; 0                  ; 1                  ; 0                    ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.rx_cmd2        ; 0                        ; 0                         ; 1                  ; 0                  ; 0                    ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.dac_test_setup ; 0                        ; 1                         ; 0                  ; 0                  ; 0                    ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.wait_dac_done  ; 1                        ; 0                         ; 0                  ; 0                  ; 0                    ; 0                   ; 0                  ; 0                   ; 1                ;
+---------------------------+--------------------------+---------------------------+--------------------+--------------------+----------------------+---------------------+--------------------+---------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state                                ;
+-------------------------+--------------------+----------------------+-------------------------+--------------------+
; Name                    ; present_state.done ; present_state.clknow ; present_state.push_data ; present_state.idle ;
+-------------------------+--------------------+----------------------+-------------------------+--------------------+
; present_state.idle      ; 0                  ; 0                    ; 0                       ; 0                  ;
; present_state.push_data ; 0                  ; 0                    ; 1                       ; 1                  ;
; present_state.clknow    ; 0                  ; 1                    ; 0                       ; 1                  ;
; present_state.done      ; 1                  ; 0                    ; 0                       ; 1                  ;
+-------------------------+--------------------+----------------------+-------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|present_state                                                                               ;
+------------------------------+--------------------+-------------------------+------------------------------+-----------------------------+--------------------+
; Name                         ; present_state.done ; present_state.spi_start ; present_state.push_data_ramp ; present_state.push_data_fix ; present_state.idle ;
+------------------------------+--------------------+-------------------------+------------------------------+-----------------------------+--------------------+
; present_state.idle           ; 0                  ; 0                       ; 0                            ; 0                           ; 0                  ;
; present_state.push_data_fix  ; 0                  ; 0                       ; 0                            ; 1                           ; 1                  ;
; present_state.push_data_ramp ; 0                  ; 0                       ; 1                            ; 0                           ; 1                  ;
; present_state.spi_start      ; 0                  ; 1                       ; 0                            ; 0                           ; 1                  ;
; present_state.done           ; 1                  ; 0                       ; 0                            ; 0                           ; 1                  ;
+------------------------------+--------------------+-------------------------+------------------------------+-----------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; Name                ; current_state.write ; current_state.start ; current_state.idle                                        ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; current_state.idle  ; 0                   ; 0                   ; 0                                                         ;
; current_state.start ; 0                   ; 1                   ; 1                                                         ;
; current_state.write ; 1                   ; 0                   ; 1                                                         ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; Name                ; current_state.write ; current_state.start ; current_state.idle                                        ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; current_state.idle  ; 0                   ; 0                   ; 0                                                         ;
; current_state.start ; 0                   ; 1                   ; 1                                                         ;
; current_state.write ; 1                   ; 0                   ; 1                                                         ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; Name                ; current_state.write ; current_state.start ; current_state.idle                                        ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; current_state.idle  ; 0                   ; 0                   ; 0                                                         ;
; current_state.start ; 0                   ; 1                   ; 1                                                         ;
; current_state.write ; 1                   ; 0                   ; 1                                                         ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; Name                ; current_state.write ; current_state.start ; current_state.idle                                        ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; current_state.idle  ; 0                   ; 0                   ; 0                                                         ;
; current_state.start ; 0                   ; 1                   ; 1                                                         ;
; current_state.write ; 1                   ; 0                   ; 1                                                         ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; Name                ; current_state.write ; current_state.start ; current_state.idle                                        ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; current_state.idle  ; 0                   ; 0                   ; 0                                                         ;
; current_state.start ; 0                   ; 1                   ; 1                                                         ;
; current_state.write ; 1                   ; 0                   ; 1                                                         ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; Name                ; current_state.write ; current_state.start ; current_state.idle                                        ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; current_state.idle  ; 0                   ; 0                   ; 0                                                         ;
; current_state.start ; 0                   ; 1                   ; 1                                                         ;
; current_state.write ; 1                   ; 0                   ; 1                                                         ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; Name                ; current_state.write ; current_state.start ; current_state.idle                                        ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; current_state.idle  ; 0                   ; 0                   ; 0                                                         ;
; current_state.start ; 0                   ; 1                   ; 1                                                         ;
; current_state.write ; 1                   ; 0                   ; 1                                                         ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; Name                ; current_state.write ; current_state.start ; current_state.idle                                        ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+
; current_state.idle  ; 0                   ; 0                   ; 0                                                         ;
; current_state.start ; 0                   ; 1                   ; 1                                                         ;
; current_state.write ; 1                   ; 0                   ; 1                                                         ;
+---------------------+---------------------+---------------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; State Machine - |rc_test|rs232_tx:tx0|pres_state                                          ;
+------------------+-----------------+-----------------+------------------+-----------------+
; Name             ; pres_state.done ; pres_state.send ; pres_state.setup ; pres_state.idle ;
+------------------+-----------------+-----------------+------------------+-----------------+
; pres_state.idle  ; 0               ; 0               ; 0                ; 0               ;
; pres_state.setup ; 0               ; 0               ; 1                ; 1               ;
; pres_state.send  ; 0               ; 1               ; 0                ; 1               ;
; pres_state.done  ; 1               ; 0               ; 0                ; 1               ;
+------------------+-----------------+-----------------+------------------+-----------------+


+-------------------------------------------------------------------------+
; State Machine - |rc_test|rs232_rx:rx0|pres_state                        ;
+------------------+------------------+-----------------+-----------------+
; Name             ; pres_state.ready ; pres_state.recv ; pres_state.idle ;
+------------------+------------------+-----------------+-----------------+
; pres_state.idle  ; 0                ; 0               ; 0               ;
; pres_state.recv  ; 0                ; 1               ; 1               ;
; pres_state.ready ; 1                ; 0               ; 1               ;
+------------------+------------------+-----------------+-----------------+


+---------------------------------------------------------+
; User-Specified and Inferred Latches                     ;
+-----------------------------------------------------+---+
; Latch Name                                          ;   ;
+-----------------------------------------------------+---+
; rc_parallel_dac_test_wrapper:rc_parallel_dac|square ;   ;
; Number of user-specified and inferred latches       ; 1 ;
+-----------------------------------------------------+---+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 580   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 573   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rs232_tx:tx0|shift_reg:tx_buffer|reg[2]                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |rc_test|rs232_rx:rx0|shift_reg:rx_buffer|reg[9]                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rc_test|rs232_rx:rx0|shift_reg:rx_sample|reg[2]                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |rc_test|counter:tx_char_counter|count[5]                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rs232_tx:tx0|counter:bit_counter|count[10]                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rs232_rx:rx0|counter:sample_counter|count[11]                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rc_test|parallel_dac_mode[0]                                                                                             ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|shift_reg:spi_shift|reg[14] ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|shift_reg:spi_shift|reg[6]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|shift_reg:spi_shift|reg[5]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|shift_reg:spi_shift|reg[4]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|shift_reg:spi_shift|reg[4]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|shift_reg:spi_shift|reg[1]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|shift_reg:spi_shift|reg[6]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|shift_reg:spi_shift|reg[2]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|dac0_dat_o[11]                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|dac0_dat_o[5]                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |rc_test|tx_data[6]                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_sk41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; from ; to                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_test_pll:clk0|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Integer                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Integer                           ;
; CLK0_MULTIPLY_BY              ; 2                 ; Integer                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 2                 ; Integer                           ;
; CLK0_DIVIDE_BY                ; 1                 ; Integer                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Integer                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Integer                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C2_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C3_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C4_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C5_USE_CASC_IN                ; 0                 ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Stratix           ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; DEVICE_FAMILY                 ; Stratix           ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|counter:sample_counter ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; max            ; 4339  ; Integer                                                 ;
; step_size      ; 1     ; Integer                                                 ;
; wrap_around    ; '0'   ; Enumerated                                              ;
; up_counter     ; '1'   ; Enumerated                                              ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 3     ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|reg:data_buffer ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 8     ; Integer                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; max            ; 4339  ; Integer                                              ;
; step_size      ; 1     ; Integer                                              ;
; wrap_around    ; '0'   ; Enumerated                                           ;
; up_counter     ; '1'   ; Enumerated                                           ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_width     ; 8     ; Integer                                           ;
; addr_width     ; 6     ; Integer                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+-----------------+---------------------------------------------+
; Parameter Name                     ; Value           ; Type                                        ;
+------------------------------------+-----------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                              ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                     ;
; WIDTH_A                            ; 8               ; Integer                                     ;
; WIDTHAD_A                          ; 6               ; Integer                                     ;
; NUMWORDS_A                         ; 1               ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                     ;
; WIDTH_B                            ; 8               ; Integer                                     ;
; WIDTHAD_B                          ; 6               ; Integer                                     ;
; NUMWORDS_B                         ; 1               ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                     ;
; INIT_FILE                          ; UNUSED          ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                     ;
; DEVICE_FAMILY                      ; Stratix         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_sk41 ; Untyped                                     ;
+------------------------------------+-----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+---------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                    ;
+------------------------+-------------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 6                 ; Integer                                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                 ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                 ;
; CBXI_PARAMETER         ; cntr_63c          ; Untyped                                                 ;
+------------------------+-------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+--------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                   ;
+------------------------+-------------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 6                 ; Integer                                                ;
; LPM_DIRECTION          ; UP                ; Untyped                                                ;
; LPM_MODULUS            ; 0                 ; Untyped                                                ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                     ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                     ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                ;
; CBXI_PARAMETER         ; cntr_63c          ; Untyped                                                ;
+------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:cmdchar1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Integer                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:cmdchar2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Integer                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:tx_char_counter ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; max            ; 70    ; Integer                                     ;
; step_size      ; 1     ; Integer                                     ;
; wrap_around    ; '0'   ; Enumerated                                  ;
; up_counter     ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|counter:data_count ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; max            ; 65535 ; Integer                                                                         ;
; step_size      ; 1     ; Integer                                                                         ;
; wrap_around    ; '1'   ; Enumerated                                                                      ;
; up_counter     ; '1'   ; Enumerated                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|counter:idx_count ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; max            ; 2     ; Integer                                                                        ;
; step_size      ; 1     ; Integer                                                                        ;
; wrap_around    ; '1'   ; Enumerated                                                                     ;
; up_counter     ; '1'   ; Enumerated                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|fast2slow_clk_domain_crosser:clk_domain_crosser ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; num_times_faster ; 4     ; Integer                                                                                                    ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; data_length    ; 16    ; Integer                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|shift_reg:spi_shift ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Integer                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; data_length    ; 16    ; Integer                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|shift_reg:spi_shift ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Integer                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; data_length    ; 16    ; Integer                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|shift_reg:spi_shift ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Integer                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; data_length    ; 16    ; Integer                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|shift_reg:spi_shift ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Integer                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; data_length    ; 16    ; Integer                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|shift_reg:spi_shift ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Integer                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; data_length    ; 16    ; Integer                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|shift_reg:spi_shift ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Integer                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; data_length    ; 16    ; Integer                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|shift_reg:spi_shift ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Integer                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; data_length    ; 16    ; Integer                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|shift_reg:spi_shift ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Integer                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_parallel_dac_test_wrapper:rc_parallel_dac|counter:fix_data_count ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; max            ; 7     ; Integer                                                                                 ;
; step_size      ; 1     ; Integer                                                                                 ;
; wrap_around    ; '1'   ; Enumerated                                                                              ;
; up_counter     ; '1'   ; Enumerated                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/scuba2_repository/cards/readout_card/test/synth/rc_test.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May 11 15:36:05 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc_test -c rc_test
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/command_pack.vhd
    Info: Found design unit 1: command_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/data_types_pack.vhd
    Info: Found design unit 1: data_types_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/frame_timing_pack.vhd
    Info: Found design unit 1: frame_timing_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/general_pack.vhd
    Info: Found design unit 1: general_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/wishbone_pack.vhd
    Info: Found design unit 1: wishbone_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fast2slow_clk_domain_crosser.vhd
    Info: Found design unit 1: fast2slow_clk_domain_crosser-rtl
    Info: Found entity 1: fast2slow_clk_domain_crosser
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/write_spi_with_cs.vhd
    Info: Found design unit 1: write_spi_with_cs-rtl
    Info: Found entity 1: write_spi_with_cs
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/ascii_pack.vhd
    Info: Found design unit 1: ascii_pack
    Info: Found design unit 2: ascii_pack-body
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/rs232_rx.vhd
    Info: Found design unit 1: rs232_rx-rtl
    Info: Found entity 1: rs232_rx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/rs232_tx.vhd
    Info: Found design unit 1: rs232_tx-rtl
    Info: Found entity 1: rs232_tx
Info: Found 2 design units, including 1 entities, in source file ../source/rc_parallel_dac_test.vhd
    Info: Found design unit 1: rc_parallel_dac_test_wrapper-rtl
    Info: Found entity 1: rc_parallel_dac_test_wrapper
Info: Found 2 design units, including 1 entities, in source file ../source/rc_serial_dac_test.vhd
    Info: Found design unit 1: rc_serial_dac_test_wrapper-rtl
    Info: Found entity 1: rc_serial_dac_test_wrapper
Info: Found 2 design units, including 1 entities, in source file ../source/rc_test_pll.vhd
    Info: Found design unit 1: rc_test_pll-SYN
    Info: Found entity 1: rc_test_pll
Info: Found 2 design units, including 1 entities, in source file ../source/rc_test.vhd
    Info: Found design unit 1: rc_test-rtl
    Info: Found entity 1: rc_test
Info: Elaborating entity "rc_test" for the top level hierarchy
Info (10425): VHDL Case Statement information at rc_test.vhd(443): OTHERS choice is never selected
Info (10425): VHDL Case Statement information at rc_test.vhd(526): OTHERS choice is never selected
Info: Elaborating entity "rc_test_pll" for hierarchy "rc_test_pll:clk0"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus51/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "rc_test_pll:clk0|altpll:altpll_component"
Info: Elaborating entity "rs232_rx" for hierarchy "rs232_rx:rx0"
Info (10035): Verilog HDL or VHDL information at rs232_rx.vhd(95): object "ack" declared but not used
Info: Elaborating entity "counter" for hierarchy "rs232_rx:rx0|counter:sample_counter"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_sample"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_buffer"
Info: Elaborating entity "reg" for hierarchy "rs232_rx:rx0|reg:data_buffer"
Info: Elaborating entity "rs232_tx" for hierarchy "rs232_tx:tx0"
Info (10425): VHDL Case Statement information at rs232_tx.vhd(165): OTHERS choice is never selected
Info (10425): VHDL Case Statement information at rs232_tx.vhd(196): OTHERS choice is never selected
Info: Elaborating entity "fifo" for hierarchy "rs232_tx:tx0|fifo:data_buffer"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus51/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sk41.tdf
    Info: Found entity 1: altsyncram_sk41
Info: Elaborating entity "altsyncram_sk41" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_sk41:auto_generated"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus51/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborating entity "lpm_counter" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Found 1 design units, including 1 entities, in source file db/cntr_63c.tdf
    Info: Found entity 1: cntr_63c
Info: Elaborating entity "cntr_63c" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_63c:auto_generated"
Info: Elaborating entity "counter" for hierarchy "counter:tx_char_counter"
Info: Elaborating entity "rc_serial_dac_test_wrapper" for hierarchy "rc_serial_dac_test_wrapper:rc_serial_dac"
Info (10035): Verilog HDL or VHDL information at rc_serial_dac_test.vhd(110): object "idac" declared but not used
Info (10035): Verilog HDL or VHDL information at rc_serial_dac_test.vhd(111): object "val_clk" declared but not used
Info (10425): VHDL Case Statement information at rc_serial_dac_test.vhd(245): OTHERS choice is never selected
Info (10425): VHDL Case Statement information at rc_serial_dac_test.vhd(291): OTHERS choice is never selected
Info: Elaborating entity "counter" for hierarchy "rc_serial_dac_test_wrapper:rc_serial_dac|counter:data_count"
Info: Elaborating entity "counter" for hierarchy "rc_serial_dac_test_wrapper:rc_serial_dac|counter:idx_count"
Info: Elaborating entity "fast2slow_clk_domain_crosser" for hierarchy "rc_serial_dac_test_wrapper:rc_serial_dac|fast2slow_clk_domain_crosser:clk_domain_crosser"
Info: Elaborating entity "write_spi_with_cs" for hierarchy "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi"
Info (10035): Verilog HDL or VHDL information at write_spi_with_cs.vhd(90): object "spi_ncs" declared but not used
Info (10425): VHDL Case Statement information at write_spi_with_cs.vhd(153): OTHERS choice is never selected
Info (10425): VHDL Case Statement information at write_spi_with_cs.vhd(199): OTHERS choice is never selected
Info: Elaborating entity "shift_reg" for hierarchy "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|shift_reg:spi_shift"
Info: Elaborating entity "rc_parallel_dac_test_wrapper" for hierarchy "rc_parallel_dac_test_wrapper:rc_parallel_dac"
Info (10035): Verilog HDL or VHDL information at rc_parallel_dac_test.vhd(119): object "idac" declared but not used
Warning (10492): VHDL Process Statement warning at rc_parallel_dac_test.vhd(226): signal "square" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10631): VHDL Process Statement warning at rc_parallel_dac_test.vhd(222): signal or variable "square" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "square" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Info (10425): VHDL Case Statement information at rc_parallel_dac_test.vhd(288): OTHERS choice is never selected
Info (10425): VHDL Case Statement information at rc_parallel_dac_test.vhd(313): OTHERS choice is never selected
Info: Elaborating entity "counter" for hierarchy "rc_parallel_dac_test_wrapper:rc_parallel_dac|counter:fix_data_count"
Warning: Reduced register "serial_dac_mode[1]" with stuck data_in port to stuck value GND
Info: State machine "|rc_test|pres_state" contains 9 states
Info: State machine "|rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state" contains 4 states
Info: State machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|present_state" contains 5 states
Info: State machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state" contains 3 states
Info: State machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state" contains 3 states
Info: State machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state" contains 3 states
Info: State machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state" contains 3 states
Info: State machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state" contains 3 states
Info: State machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state" contains 3 states
Info: State machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state" contains 3 states
Info: State machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state" contains 3 states
Info: State machine "|rc_test|rs232_tx:tx0|pres_state" contains 4 states
Info: State machine "|rc_test|rs232_rx:rx0|pres_state" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|rc_test|pres_state"
Info: Encoding result for state machine "|rc_test|pres_state"
    Info: Completed encoding using 9 state bits
        Info: Encoded state bit "pres_state.wait_dac_done"
        Info: Encoded state bit "pres_state.dac_test_setup"
        Info: Encoded state bit "pres_state.rx_cmd2"
        Info: Encoded state bit "pres_state.rx_cmd1"
        Info: Encoded state bit "pres_state.tx_easter"
        Info: Encoded state bit "pres_state.tx_error"
        Info: Encoded state bit "pres_state.tx_idle"
        Info: Encoded state bit "pres_state.tx_reset"
        Info: Encoded state bit "pres_state.reset"
    Info: State "|rc_test|pres_state.reset" uses code string "000000000"
    Info: State "|rc_test|pres_state.tx_reset" uses code string "000000011"
    Info: State "|rc_test|pres_state.tx_idle" uses code string "000000101"
    Info: State "|rc_test|pres_state.tx_error" uses code string "000001001"
    Info: State "|rc_test|pres_state.tx_easter" uses code string "000010001"
    Info: State "|rc_test|pres_state.rx_cmd1" uses code string "000100001"
    Info: State "|rc_test|pres_state.rx_cmd2" uses code string "001000001"
    Info: State "|rc_test|pres_state.dac_test_setup" uses code string "010000001"
    Info: State "|rc_test|pres_state.wait_dac_done" uses code string "100000001"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state"
Info: Encoding result for state machine "|rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state.done"
        Info: Encoded state bit "rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state.clknow"
        Info: Encoded state bit "rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state.push_data"
        Info: Encoded state bit "rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state.idle"
    Info: State "|rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state.idle" uses code string "0000"
    Info: State "|rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state.push_data" uses code string "0011"
    Info: State "|rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state.clknow" uses code string "0101"
    Info: State "|rc_test|rc_parallel_dac_test_wrapper:rc_parallel_dac|present_state.done" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|present_state"
Info: Encoding result for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|present_state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|present_state.done"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|present_state.spi_start"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|present_state.push_data_ramp"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|present_state.push_data_fix"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|present_state.idle"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|present_state.idle" uses code string "00000"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|present_state.push_data_fix" uses code string "00011"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|present_state.push_data_ramp" uses code string "00101"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|present_state.spi_start" uses code string "01001"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|present_state.done" uses code string "10001"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state"
Info: Encoding result for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state.write"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state.start"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state.idle"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state.idle" uses code string "000"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state.start" uses code string "011"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:7:dac_write_spi|current_state.write" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state"
Info: Encoding result for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state.write"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state.start"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state.idle"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state.idle" uses code string "000"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state.start" uses code string "011"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:6:dac_write_spi|current_state.write" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state"
Info: Encoding result for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state.write"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state.start"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state.idle"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state.idle" uses code string "000"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state.start" uses code string "011"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:5:dac_write_spi|current_state.write" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state"
Info: Encoding result for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state.write"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state.start"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state.idle"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state.idle" uses code string "000"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state.start" uses code string "011"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:4:dac_write_spi|current_state.write" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state"
Info: Encoding result for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state.write"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state.start"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state.idle"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state.idle" uses code string "000"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state.start" uses code string "011"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:3:dac_write_spi|current_state.write" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state"
Info: Encoding result for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state.write"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state.start"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state.idle"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state.idle" uses code string "000"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state.start" uses code string "011"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:2:dac_write_spi|current_state.write" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state"
Info: Encoding result for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state.write"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state.start"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state.idle"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state.idle" uses code string "000"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state.start" uses code string "011"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:1:dac_write_spi|current_state.write" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state"
Info: Encoding result for state machine "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state.write"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state.start"
        Info: Encoded state bit "rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state.idle"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state.idle" uses code string "000"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state.start" uses code string "011"
    Info: State "|rc_test|rc_serial_dac_test_wrapper:rc_serial_dac|write_spi_with_cs:\gen_spi8:0:dac_write_spi|current_state.write" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rs232_tx:tx0|pres_state"
Info: Encoding result for state machine "|rc_test|rs232_tx:tx0|pres_state"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "rs232_tx:tx0|pres_state.done"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.send"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.setup"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.idle"
    Info: State "|rc_test|rs232_tx:tx0|pres_state.idle" uses code string "0000"
    Info: State "|rc_test|rs232_tx:tx0|pres_state.setup" uses code string "0011"
    Info: State "|rc_test|rs232_tx:tx0|pres_state.send" uses code string "0101"
    Info: State "|rc_test|rs232_tx:tx0|pres_state.done" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|rc_test|rs232_rx:rx0|pres_state"
Info: Encoding result for state machine "|rc_test|rs232_rx:rx0|pres_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rs232_rx:rx0|pres_state.ready"
        Info: Encoded state bit "rs232_rx:rx0|pres_state.recv"
        Info: Encoded state bit "rs232_rx:rx0|pres_state.idle"
    Info: State "|rc_test|rs232_rx:rx0|pres_state.idle" uses code string "000"
    Info: State "|rc_test|rs232_rx:rx0|pres_state.recv" uses code string "011"
    Info: State "|rc_test|rs232_rx:rx0|pres_state.ready" uses code string "101"
Info: Implemented 1278 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 153 output pins
    Info: Implemented 1113 logic cells
    Info: Implemented 8 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Processing ended: Thu May 11 15:36:40 2006
    Info: Elapsed time: 00:00:35


