
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/utils_1/imports/synth_1/alarm_clock_main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/utils_1/imports/synth_1/alarm_clock_main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6847
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/haex/Softwares/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2002.559 ; gain = 370.801 ; free physical = 2689 ; free virtual = 6729
Synthesis current peak Physical Memory [PSS] (MB): peak = 1427.512; parent = 1221.893; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2999.680; parent = 2002.562; children = 997.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/sources_1/new/alarm_clock_main.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top_module' (0#1) [/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/sources_1/new/alarm_clock_main.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2070.527 ; gain = 438.770 ; free physical = 2729 ; free virtual = 6769
Synthesis current peak Physical Memory [PSS] (MB): peak = 1427.512; parent = 1221.893; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.648; parent = 2070.531; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.371 ; gain = 453.613 ; free physical = 2737 ; free virtual = 6777
Synthesis current peak Physical Memory [PSS] (MB): peak = 1427.512; parent = 1221.893; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3082.492; parent = 2085.375; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.371 ; gain = 453.613 ; free physical = 2737 ; free virtual = 6777
Synthesis current peak Physical Memory [PSS] (MB): peak = 1427.512; parent = 1221.893; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3082.492; parent = 2085.375; children = 997.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.371 ; gain = 0.000 ; free physical = 2737 ; free virtual = 6778
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc]
Finished Parsing XDC File [/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.srcs/constrs_1/new/constraint_file.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.121 ; gain = 0.000 ; free physical = 2717 ; free virtual = 6771
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2224.121 ; gain = 0.000 ; free physical = 2717 ; free virtual = 6771
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/haex/Softwares/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2721 ; free virtual = 6776
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.371; parent = 1229.783; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2722 ; free virtual = 6776
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.371; parent = 1229.783; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2722 ; free virtual = 6776
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.371; parent = 1229.783; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2722 ; free virtual = 6777
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.371; parent = 1229.783; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2722 ; free virtual = 6777
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.371; parent = 1229.783; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2714 ; free virtual = 6770
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.371; parent = 1229.783; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP output_reg, operation Mode is: (C+(A2*B)')'.
DSP Report: register output_temp1_reg is absorbed into DSP output_reg.
DSP Report: register output_reg is absorbed into DSP output_reg.
DSP Report: register output_temp2_reg is absorbed into DSP output_reg.
DSP Report: operator output0 is absorbed into DSP output_reg.
DSP Report: operator output_temp20 is absorbed into DSP output_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2696 ; free virtual = 6758
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.371; parent = 1229.783; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_module  | (C+(A2*B)')' | 16     | 8      | 8      | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2610 ; free virtual = 6679
Synthesis current peak Physical Memory [PSS] (MB): peak = 1553.734; parent = 1348.178; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2610 ; free virtual = 6679
Synthesis current peak Physical Memory [PSS] (MB): peak = 1554.137; parent = 1348.580; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2595 ; free virtual = 6663
Synthesis current peak Physical Memory [PSS] (MB): peak = 1555.152; parent = 1349.596; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2615 ; free virtual = 6683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1555.281; parent = 1349.725; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2615 ; free virtual = 6683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1555.312; parent = 1349.756; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2615 ; free virtual = 6683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1555.312; parent = 1349.756; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2615 ; free virtual = 6683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1555.391; parent = 1349.834; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2615 ; free virtual = 6683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1555.391; parent = 1349.834; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2615 ; free virtual = 6683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1555.406; parent = 1349.850; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_module  | (C+(A'*B)')' | 16     | 8      | 8      | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    10|
|3     |DSP48E1 |     1|
|4     |LUT2    |    25|
|5     |LUT3    |     3|
|6     |LUT4    |    21|
|7     |LUT5    |     3|
|8     |LUT6    |    37|
|9     |IBUF    |    33|
|10    |OBUF    |    24|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2615 ; free virtual = 6683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1555.500; parent = 1349.943; children = 205.619
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.227; parent = 2192.109; children = 997.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2224.121 ; gain = 453.613 ; free physical = 2645 ; free virtual = 6713
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2224.121 ; gain = 592.363 ; free physical = 2645 ; free virtual = 6713
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.121 ; gain = 0.000 ; free physical = 2713 ; free virtual = 6781
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.121 ; gain = 0.000 ; free physical = 2732 ; free virtual = 6801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1394fcdb
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2224.121 ; gain = 901.215 ; free physical = 2881 ; free virtual = 6949
INFO: [Common 17-1381] The checkpoint '/home/haex/sta_for_alarm_clock/sta_for_alarm_clock.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 23:17:47 2025...
