INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/7_segment_display/7_segment_display.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/7_segment_display/7_segment_display.srcs/sim_1/new/seg7_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/alext/Desktop/School/ECEN_340/7_segment_display/7_segment_display.srcs/sim_1/new/seg7_tb.v:44]
