// Seed: 4063332508
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input logic id_6
);
  logic id_7;
  always @(posedge id_4);
  logic id_8;
  assign id_5[1'b0] = id_4;
  assign id_3 = id_7;
endmodule
