global {
    min_data_size = 32
    allow_unordered_addresses = false
    use_js_address_alignment = false
}

input jspec {
    root_regset_is_addrmap = true
}

input rdl {
    process_component = "glc"
    default_rw_hw_access = false
}

output systemverilog {
    leaf_address_size = 12
    root_decoder_interface = parallel
    generate_child_addrmaps = true
    use_async_resets = true
}

