module register_input  #(parameter N=4)(input [3:0] sel, 
													 input [N-1:0] a,b,
													 input clk, reset,
													 output reg [N-1:0], regA, regB,
													 output reg [3:0] regSel);
													 
	always @(posedge clk or posedge reset) begin
	
		if(reset)
			regA <= 0;
			regB <= 0;
			regSel <= 0;
		else
			regA <= a;
			regB <= b;
			regSel <= sel;
			
	end
	
endmodule