****************************************
Report : cell
Design : eight_bit_select_adder
Version: O-2018.06
Date   : Thu Nov 23 01:00:03 2023
****************************************

Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)
    I - ideal network

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
Cout_reg_reg              DFFSR           osu05_stdcells   1584.00  n
U12                       INVX2           osu05_stdcells    144.00  
U13                       INVX2           osu05_stdcells    144.00  
U14                       INVX2           osu05_stdcells    144.00  
U15                       INVX2           osu05_stdcells    144.00  
U16                       INVX2           osu05_stdcells    144.00  
U17                       INVX2           osu05_stdcells    144.00  
U18                       AOI22X1         osu05_stdcells    360.00  
U19                       AOI22X1         osu05_stdcells    360.00  
U20                       AOI22X1         osu05_stdcells    360.00  
U21                       AOI22X1         osu05_stdcells    360.00  
U22                       AOI22X1         osu05_stdcells    360.00  
U23                       OR2X2           osu05_stdcells    288.00  
U24                       OR2X2           osu05_stdcells    288.00  
U25                       OR2X2           osu05_stdcells    288.00  
U26                       AND2X2          osu05_stdcells    288.00  
U27                       AND2X2          osu05_stdcells    288.00  
U28                       AND2X2          osu05_stdcells    288.00  
U29                       INVX2           osu05_stdcells    144.00  
U30                       OR2X1           osu05_stdcells    288.00  
U31                       AND2X2          osu05_stdcells    288.00  
U32                       XNOR2X1         osu05_stdcells    504.00  
U33                       INVX2           osu05_stdcells    144.00  
U34                       INVX1           osu05_stdcells    144.00  
U35                       INVX1           osu05_stdcells    144.00  
U36                       INVX1           osu05_stdcells    144.00  
U37                       INVX1           osu05_stdcells    144.00  
U38                       INVX2           osu05_stdcells    144.00  
U39                       INVX1           osu05_stdcells    144.00  
U40                       INVX2           osu05_stdcells    144.00  
U41                       INVX2           osu05_stdcells    144.00  
U42                       INVX2           osu05_stdcells    144.00  
U43                       INVX2           osu05_stdcells    144.00  
lower_adder/A_reg_reg[0]  DFFSR           osu05_stdcells   1584.00  n
lower_adder/A_reg_reg[1]  DFFSR           osu05_stdcells   1584.00  n
lower_adder/A_reg_reg[2]  DFFSR           osu05_stdcells   1584.00  n
lower_adder/A_reg_reg[3]  DFFSR           osu05_stdcells   1584.00  n
lower_adder/B_reg_reg[0]  DFFSR           osu05_stdcells   1584.00  n
lower_adder/B_reg_reg[1]  DFFSR           osu05_stdcells   1584.00  n
lower_adder/B_reg_reg[2]  DFFSR           osu05_stdcells   1584.00  n
lower_adder/B_reg_reg[3]  DFFSR           osu05_stdcells   1584.00  n
lower_adder/Cout_reg_reg  DFFSR           osu05_stdcells   1584.00  n
lower_adder/U20           AOI22X1         osu05_stdcells    360.00  
lower_adder/U21           AOI22X1         osu05_stdcells    360.00  
lower_adder/U22           AOI22X1         osu05_stdcells    360.00  
lower_adder/lower_adder/fa0/U2
                          XOR2X1          osu05_stdcells    504.00  
lower_adder/lower_adder/fa0/U3
                          AOI22X1         osu05_stdcells    360.00  
lower_adder/lower_adder/fa0/U4
                          XOR2X1          osu05_stdcells    504.00  
lower_adder/lower_adder/fa1/U2
                          XOR2X1          osu05_stdcells    504.00  
lower_adder/lower_adder/fa1/U3
                          AOI22X1         osu05_stdcells    360.00  
lower_adder/lower_adder/fa1/U4
                          XOR2X1          osu05_stdcells    504.00  
lower_adder/sum_reg_reg[0]
                          DFFSR           osu05_stdcells   1584.00  n
lower_adder/sum_reg_reg[1]
                          DFFSR           osu05_stdcells   1584.00  n
lower_adder/sum_reg_reg[2]
                          DFFSR           osu05_stdcells   1584.00  n
lower_adder/sum_reg_reg[3]
                          DFFSR           osu05_stdcells   1584.00  n
lower_adder/upper_adder_0/fa0/U2
                          XOR2X1          osu05_stdcells    504.00  
lower_adder/upper_adder_0/fa1/U1
                          INVX2           osu05_stdcells    144.00  
lower_adder/upper_adder_0/fa1/U2
                          XOR2X1          osu05_stdcells    504.00  
lower_adder/upper_adder_0/fa1/U3
                          AOI22X1         osu05_stdcells    360.00  
lower_adder/upper_adder_0/fa1/U4
                          XOR2X1          osu05_stdcells    504.00  
lower_adder/upper_adder_1/fa0/U2
                          XOR2X1          osu05_stdcells    504.00  
lower_adder/upper_adder_1/fa1/U1
                          INVX2           osu05_stdcells    144.00  
lower_adder/upper_adder_1/fa1/U2
                          XOR2X1          osu05_stdcells    504.00  
lower_adder/upper_adder_1/fa1/U3
                          AOI22X1         osu05_stdcells    360.00  
lower_adder/upper_adder_1/fa1/U4
                          XOR2X1          osu05_stdcells    504.00  
sum_reg_reg[0]            DFFSR           osu05_stdcells   1584.00  n
sum_reg_reg[1]            DFFSR           osu05_stdcells   1584.00  n
sum_reg_reg[2]            DFFSR           osu05_stdcells   1584.00  n
sum_reg_reg[3]            DFFSR           osu05_stdcells   1584.00  n
sum_reg_reg[4]            DFFSR           osu05_stdcells   1584.00  n
sum_reg_reg[5]            DFFSR           osu05_stdcells   1584.00  n
sum_reg_reg[6]            DFFSR           osu05_stdcells   1584.00  n
sum_reg_reg[7]            DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/A_reg_reg[0]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/A_reg_reg[1]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/A_reg_reg[2]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/A_reg_reg[3]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/B_reg_reg[0]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/B_reg_reg[1]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/B_reg_reg[2]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/B_reg_reg[3]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/Cout_reg_reg
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/U16     INVX2           osu05_stdcells    144.00  
upper_adder_cin_0/U17     INVX2           osu05_stdcells    144.00  
upper_adder_cin_0/U18     INVX2           osu05_stdcells    144.00  
upper_adder_cin_0/U20     AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_0/U21     AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_0/U22     AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_0/lower_adder/fa0/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_0/lower_adder/fa1/U1
                          INVX2           osu05_stdcells    144.00  
upper_adder_cin_0/lower_adder/fa1/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_0/lower_adder/fa1/U3
                          AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_0/lower_adder/fa1/U4
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_0/sum_reg_reg[0]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/sum_reg_reg[1]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/sum_reg_reg[2]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/sum_reg_reg[3]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_0/upper_adder_0/fa0/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_0/upper_adder_0/fa1/U1
                          INVX2           osu05_stdcells    144.00  
upper_adder_cin_0/upper_adder_0/fa1/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_0/upper_adder_0/fa1/U3
                          AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_0/upper_adder_0/fa1/U4
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_0/upper_adder_1/fa0/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_0/upper_adder_1/fa1/U1
                          INVX2           osu05_stdcells    144.00  
upper_adder_cin_0/upper_adder_1/fa1/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_0/upper_adder_1/fa1/U3
                          AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_0/upper_adder_1/fa1/U4
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_1/A_reg_reg[0]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/A_reg_reg[1]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/A_reg_reg[2]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/A_reg_reg[3]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/B_reg_reg[0]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/B_reg_reg[1]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/B_reg_reg[2]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/B_reg_reg[3]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/Cout_reg_reg
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/U16     INVX2           osu05_stdcells    144.00  
upper_adder_cin_1/U17     INVX2           osu05_stdcells    144.00  
upper_adder_cin_1/U18     INVX2           osu05_stdcells    144.00  
upper_adder_cin_1/U20     AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_1/U21     AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_1/U22     AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_1/lower_adder/fa1/U1
                          INVX2           osu05_stdcells    144.00  
upper_adder_cin_1/lower_adder/fa1/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_1/lower_adder/fa1/U3
                          AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_1/lower_adder/fa1/U4
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_1/sum_reg_reg[0]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/sum_reg_reg[1]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/sum_reg_reg[2]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/sum_reg_reg[3]
                          DFFSR           osu05_stdcells   1584.00  n
upper_adder_cin_1/upper_adder_0/fa0/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_1/upper_adder_0/fa1/U1
                          INVX2           osu05_stdcells    144.00  
upper_adder_cin_1/upper_adder_0/fa1/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_1/upper_adder_0/fa1/U3
                          AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_1/upper_adder_0/fa1/U4
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_1/upper_adder_1/fa0/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_1/upper_adder_1/fa1/U1
                          INVX2           osu05_stdcells    144.00  
upper_adder_cin_1/upper_adder_1/fa1/U2
                          XOR2X1          osu05_stdcells    504.00  
upper_adder_cin_1/upper_adder_1/fa1/U3
                          AOI22X1         osu05_stdcells    360.00  
upper_adder_cin_1/upper_adder_1/fa1/U4
                          XOR2X1          osu05_stdcells    504.00  
--------------------------------------------------------------------------------
Total 140 cells                                            105696.00


1
