;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; Pin_A
Pin_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_A__0__MASK EQU 0x80
Pin_A__0__PC EQU CYREG_PRT1_PC7
Pin_A__0__PORT EQU 1
Pin_A__0__SHIFT EQU 7
Pin_A__AG EQU CYREG_PRT1_AG
Pin_A__AMUX EQU CYREG_PRT1_AMUX
Pin_A__BIE EQU CYREG_PRT1_BIE
Pin_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_A__BYP EQU CYREG_PRT1_BYP
Pin_A__CTL EQU CYREG_PRT1_CTL
Pin_A__DM0 EQU CYREG_PRT1_DM0
Pin_A__DM1 EQU CYREG_PRT1_DM1
Pin_A__DM2 EQU CYREG_PRT1_DM2
Pin_A__DR EQU CYREG_PRT1_DR
Pin_A__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_A__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_A__MASK EQU 0x80
Pin_A__PORT EQU 1
Pin_A__PRT EQU CYREG_PRT1_PRT
Pin_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_A__PS EQU CYREG_PRT1_PS
Pin_A__SHIFT EQU 7
Pin_A__SLW EQU CYREG_PRT1_SLW

; Pin_B
Pin_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_B__0__MASK EQU 0x40
Pin_B__0__PC EQU CYREG_PRT1_PC6
Pin_B__0__PORT EQU 1
Pin_B__0__SHIFT EQU 6
Pin_B__AG EQU CYREG_PRT1_AG
Pin_B__AMUX EQU CYREG_PRT1_AMUX
Pin_B__BIE EQU CYREG_PRT1_BIE
Pin_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_B__BYP EQU CYREG_PRT1_BYP
Pin_B__CTL EQU CYREG_PRT1_CTL
Pin_B__DM0 EQU CYREG_PRT1_DM0
Pin_B__DM1 EQU CYREG_PRT1_DM1
Pin_B__DM2 EQU CYREG_PRT1_DM2
Pin_B__DR EQU CYREG_PRT1_DR
Pin_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_B__MASK EQU 0x40
Pin_B__PORT EQU 1
Pin_B__PRT EQU CYREG_PRT1_PRT
Pin_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_B__PS EQU CYREG_PRT1_PS
Pin_B__SHIFT EQU 6
Pin_B__SLW EQU CYREG_PRT1_SLW

; Pin_C
Pin_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_C__0__MASK EQU 0x20
Pin_C__0__PC EQU CYREG_PRT1_PC5
Pin_C__0__PORT EQU 1
Pin_C__0__SHIFT EQU 5
Pin_C__AG EQU CYREG_PRT1_AG
Pin_C__AMUX EQU CYREG_PRT1_AMUX
Pin_C__BIE EQU CYREG_PRT1_BIE
Pin_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_C__BYP EQU CYREG_PRT1_BYP
Pin_C__CTL EQU CYREG_PRT1_CTL
Pin_C__DM0 EQU CYREG_PRT1_DM0
Pin_C__DM1 EQU CYREG_PRT1_DM1
Pin_C__DM2 EQU CYREG_PRT1_DM2
Pin_C__DR EQU CYREG_PRT1_DR
Pin_C__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_C__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_C__MASK EQU 0x20
Pin_C__PORT EQU 1
Pin_C__PRT EQU CYREG_PRT1_PRT
Pin_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_C__PS EQU CYREG_PRT1_PS
Pin_C__SHIFT EQU 5
Pin_C__SLW EQU CYREG_PRT1_SLW

; Pin_D
Pin_D__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_D__0__MASK EQU 0x10
Pin_D__0__PC EQU CYREG_PRT1_PC4
Pin_D__0__PORT EQU 1
Pin_D__0__SHIFT EQU 4
Pin_D__AG EQU CYREG_PRT1_AG
Pin_D__AMUX EQU CYREG_PRT1_AMUX
Pin_D__BIE EQU CYREG_PRT1_BIE
Pin_D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_D__BYP EQU CYREG_PRT1_BYP
Pin_D__CTL EQU CYREG_PRT1_CTL
Pin_D__DM0 EQU CYREG_PRT1_DM0
Pin_D__DM1 EQU CYREG_PRT1_DM1
Pin_D__DM2 EQU CYREG_PRT1_DM2
Pin_D__DR EQU CYREG_PRT1_DR
Pin_D__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_D__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_D__MASK EQU 0x10
Pin_D__PORT EQU 1
Pin_D__PRT EQU CYREG_PRT1_PRT
Pin_D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_D__PS EQU CYREG_PRT1_PS
Pin_D__SHIFT EQU 4
Pin_D__SLW EQU CYREG_PRT1_SLW

; Pin_E
Pin_E__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_E__0__MASK EQU 0x04
Pin_E__0__PC EQU CYREG_PRT1_PC2
Pin_E__0__PORT EQU 1
Pin_E__0__SHIFT EQU 2
Pin_E__AG EQU CYREG_PRT1_AG
Pin_E__AMUX EQU CYREG_PRT1_AMUX
Pin_E__BIE EQU CYREG_PRT1_BIE
Pin_E__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_E__BYP EQU CYREG_PRT1_BYP
Pin_E__CTL EQU CYREG_PRT1_CTL
Pin_E__DM0 EQU CYREG_PRT1_DM0
Pin_E__DM1 EQU CYREG_PRT1_DM1
Pin_E__DM2 EQU CYREG_PRT1_DM2
Pin_E__DR EQU CYREG_PRT1_DR
Pin_E__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_E__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_E__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_E__MASK EQU 0x04
Pin_E__PORT EQU 1
Pin_E__PRT EQU CYREG_PRT1_PRT
Pin_E__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_E__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_E__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_E__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_E__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_E__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_E__PS EQU CYREG_PRT1_PS
Pin_E__SHIFT EQU 2
Pin_E__SLW EQU CYREG_PRT1_SLW

; Pin_F
Pin_F__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
Pin_F__0__MASK EQU 0x02
Pin_F__0__PC EQU CYREG_PRT1_PC1
Pin_F__0__PORT EQU 1
Pin_F__0__SHIFT EQU 1
Pin_F__AG EQU CYREG_PRT1_AG
Pin_F__AMUX EQU CYREG_PRT1_AMUX
Pin_F__BIE EQU CYREG_PRT1_BIE
Pin_F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_F__BYP EQU CYREG_PRT1_BYP
Pin_F__CTL EQU CYREG_PRT1_CTL
Pin_F__DM0 EQU CYREG_PRT1_DM0
Pin_F__DM1 EQU CYREG_PRT1_DM1
Pin_F__DM2 EQU CYREG_PRT1_DM2
Pin_F__DR EQU CYREG_PRT1_DR
Pin_F__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_F__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_F__MASK EQU 0x02
Pin_F__PORT EQU 1
Pin_F__PRT EQU CYREG_PRT1_PRT
Pin_F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_F__PS EQU CYREG_PRT1_PS
Pin_F__SHIFT EQU 1
Pin_F__SLW EQU CYREG_PRT1_SLW

; Pin_G
Pin_G__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
Pin_G__0__MASK EQU 0x01
Pin_G__0__PC EQU CYREG_PRT1_PC0
Pin_G__0__PORT EQU 1
Pin_G__0__SHIFT EQU 0
Pin_G__AG EQU CYREG_PRT1_AG
Pin_G__AMUX EQU CYREG_PRT1_AMUX
Pin_G__BIE EQU CYREG_PRT1_BIE
Pin_G__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_G__BYP EQU CYREG_PRT1_BYP
Pin_G__CTL EQU CYREG_PRT1_CTL
Pin_G__DM0 EQU CYREG_PRT1_DM0
Pin_G__DM1 EQU CYREG_PRT1_DM1
Pin_G__DM2 EQU CYREG_PRT1_DM2
Pin_G__DR EQU CYREG_PRT1_DR
Pin_G__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_G__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_G__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_G__MASK EQU 0x01
Pin_G__PORT EQU 1
Pin_G__PRT EQU CYREG_PRT1_PRT
Pin_G__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_G__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_G__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_G__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_G__PS EQU CYREG_PRT1_PS
Pin_G__SHIFT EQU 0
Pin_G__SLW EQU CYREG_PRT1_SLW

; Pin_DP
Pin_DP__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
Pin_DP__0__MASK EQU 0x08
Pin_DP__0__PC EQU CYREG_PRT1_PC3
Pin_DP__0__PORT EQU 1
Pin_DP__0__SHIFT EQU 3
Pin_DP__AG EQU CYREG_PRT1_AG
Pin_DP__AMUX EQU CYREG_PRT1_AMUX
Pin_DP__BIE EQU CYREG_PRT1_BIE
Pin_DP__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_DP__BYP EQU CYREG_PRT1_BYP
Pin_DP__CTL EQU CYREG_PRT1_CTL
Pin_DP__DM0 EQU CYREG_PRT1_DM0
Pin_DP__DM1 EQU CYREG_PRT1_DM1
Pin_DP__DM2 EQU CYREG_PRT1_DM2
Pin_DP__DR EQU CYREG_PRT1_DR
Pin_DP__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_DP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_DP__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_DP__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_DP__MASK EQU 0x08
Pin_DP__PORT EQU 1
Pin_DP__PRT EQU CYREG_PRT1_PRT
Pin_DP__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_DP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_DP__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_DP__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_DP__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_DP__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_DP__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_DP__PS EQU CYREG_PRT1_PS
Pin_DP__SHIFT EQU 3
Pin_DP__SLW EQU CYREG_PRT1_SLW

; LED_red
LED_red__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED_red__0__MASK EQU 0x40
LED_red__0__PC EQU CYREG_PRT0_PC6
LED_red__0__PORT EQU 0
LED_red__0__SHIFT EQU 6
LED_red__AG EQU CYREG_PRT0_AG
LED_red__AMUX EQU CYREG_PRT0_AMUX
LED_red__BIE EQU CYREG_PRT0_BIE
LED_red__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_red__BYP EQU CYREG_PRT0_BYP
LED_red__CTL EQU CYREG_PRT0_CTL
LED_red__DM0 EQU CYREG_PRT0_DM0
LED_red__DM1 EQU CYREG_PRT0_DM1
LED_red__DM2 EQU CYREG_PRT0_DM2
LED_red__DR EQU CYREG_PRT0_DR
LED_red__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_red__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_red__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_red__MASK EQU 0x40
LED_red__PORT EQU 0
LED_red__PRT EQU CYREG_PRT0_PRT
LED_red__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_red__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_red__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_red__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_red__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_red__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_red__PS EQU CYREG_PRT0_PS
LED_red__SHIFT EQU 6
LED_red__SLW EQU CYREG_PRT0_SLW
LED_red_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
LED_red_1__0__MASK EQU 0x20
LED_red_1__0__PC EQU CYREG_PRT2_PC5
LED_red_1__0__PORT EQU 2
LED_red_1__0__SHIFT EQU 5
LED_red_1__AG EQU CYREG_PRT2_AG
LED_red_1__AMUX EQU CYREG_PRT2_AMUX
LED_red_1__BIE EQU CYREG_PRT2_BIE
LED_red_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_red_1__BYP EQU CYREG_PRT2_BYP
LED_red_1__CTL EQU CYREG_PRT2_CTL
LED_red_1__DM0 EQU CYREG_PRT2_DM0
LED_red_1__DM1 EQU CYREG_PRT2_DM1
LED_red_1__DM2 EQU CYREG_PRT2_DM2
LED_red_1__DR EQU CYREG_PRT2_DR
LED_red_1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_red_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_red_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_red_1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_red_1__MASK EQU 0x20
LED_red_1__PORT EQU 2
LED_red_1__PRT EQU CYREG_PRT2_PRT
LED_red_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_red_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_red_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_red_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_red_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_red_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_red_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_red_1__PS EQU CYREG_PRT2_PS
LED_red_1__SHIFT EQU 5
LED_red_1__SLW EQU CYREG_PRT2_SLW

; Button_1
Button_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Button_1__0__MASK EQU 0x08
Button_1__0__PC EQU CYREG_PRT0_PC3
Button_1__0__PORT EQU 0
Button_1__0__SHIFT EQU 3
Button_1__AG EQU CYREG_PRT0_AG
Button_1__AMUX EQU CYREG_PRT0_AMUX
Button_1__BIE EQU CYREG_PRT0_BIE
Button_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_1__BYP EQU CYREG_PRT0_BYP
Button_1__CTL EQU CYREG_PRT0_CTL
Button_1__DM0 EQU CYREG_PRT0_DM0
Button_1__DM1 EQU CYREG_PRT0_DM1
Button_1__DM2 EQU CYREG_PRT0_DM2
Button_1__DR EQU CYREG_PRT0_DR
Button_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_1__MASK EQU 0x08
Button_1__PORT EQU 0
Button_1__PRT EQU CYREG_PRT0_PRT
Button_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_1__PS EQU CYREG_PRT0_PS
Button_1__SHIFT EQU 3
Button_1__SLW EQU CYREG_PRT0_SLW

; Button_2
Button_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Button_2__0__MASK EQU 0x10
Button_2__0__PC EQU CYREG_PRT0_PC4
Button_2__0__PORT EQU 0
Button_2__0__SHIFT EQU 4
Button_2__AG EQU CYREG_PRT0_AG
Button_2__AMUX EQU CYREG_PRT0_AMUX
Button_2__BIE EQU CYREG_PRT0_BIE
Button_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_2__BYP EQU CYREG_PRT0_BYP
Button_2__CTL EQU CYREG_PRT0_CTL
Button_2__DM0 EQU CYREG_PRT0_DM0
Button_2__DM1 EQU CYREG_PRT0_DM1
Button_2__DM2 EQU CYREG_PRT0_DM2
Button_2__DR EQU CYREG_PRT0_DR
Button_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_2__MASK EQU 0x10
Button_2__PORT EQU 0
Button_2__PRT EQU CYREG_PRT0_PRT
Button_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_2__PS EQU CYREG_PRT0_PS
Button_2__SHIFT EQU 4
Button_2__SLW EQU CYREG_PRT0_SLW

; Pin_SelA
Pin_SelA__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_SelA__0__MASK EQU 0x20
Pin_SelA__0__PC EQU CYREG_PRT3_PC5
Pin_SelA__0__PORT EQU 3
Pin_SelA__0__SHIFT EQU 5
Pin_SelA__AG EQU CYREG_PRT3_AG
Pin_SelA__AMUX EQU CYREG_PRT3_AMUX
Pin_SelA__BIE EQU CYREG_PRT3_BIE
Pin_SelA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_SelA__BYP EQU CYREG_PRT3_BYP
Pin_SelA__CTL EQU CYREG_PRT3_CTL
Pin_SelA__DM0 EQU CYREG_PRT3_DM0
Pin_SelA__DM1 EQU CYREG_PRT3_DM1
Pin_SelA__DM2 EQU CYREG_PRT3_DM2
Pin_SelA__DR EQU CYREG_PRT3_DR
Pin_SelA__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_SelA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_SelA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_SelA__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_SelA__MASK EQU 0x20
Pin_SelA__PORT EQU 3
Pin_SelA__PRT EQU CYREG_PRT3_PRT
Pin_SelA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_SelA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_SelA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_SelA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_SelA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_SelA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_SelA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_SelA__PS EQU CYREG_PRT3_PS
Pin_SelA__SHIFT EQU 5
Pin_SelA__SLW EQU CYREG_PRT3_SLW

; UART_LOG
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x02
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x04
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x04

; LED_green
LED_green__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED_green__0__MASK EQU 0x80
LED_green__0__PC EQU CYREG_PRT0_PC7
LED_green__0__PORT EQU 0
LED_green__0__SHIFT EQU 7
LED_green__AG EQU CYREG_PRT0_AG
LED_green__AMUX EQU CYREG_PRT0_AMUX
LED_green__BIE EQU CYREG_PRT0_BIE
LED_green__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_green__BYP EQU CYREG_PRT0_BYP
LED_green__CTL EQU CYREG_PRT0_CTL
LED_green__DM0 EQU CYREG_PRT0_DM0
LED_green__DM1 EQU CYREG_PRT0_DM1
LED_green__DM2 EQU CYREG_PRT0_DM2
LED_green__DR EQU CYREG_PRT0_DR
LED_green__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_green__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_green__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_green__MASK EQU 0x80
LED_green__PORT EQU 0
LED_green__PRT EQU CYREG_PRT0_PRT
LED_green__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_green__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_green__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_green__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_green__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_green__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_green__PS EQU CYREG_PRT0_PS
LED_green__SHIFT EQU 7
LED_green__SLW EQU CYREG_PRT0_SLW
LED_green_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
LED_green_1__0__MASK EQU 0x10
LED_green_1__0__PC EQU CYREG_PRT2_PC4
LED_green_1__0__PORT EQU 2
LED_green_1__0__SHIFT EQU 4
LED_green_1__AG EQU CYREG_PRT2_AG
LED_green_1__AMUX EQU CYREG_PRT2_AMUX
LED_green_1__BIE EQU CYREG_PRT2_BIE
LED_green_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_green_1__BYP EQU CYREG_PRT2_BYP
LED_green_1__CTL EQU CYREG_PRT2_CTL
LED_green_1__DM0 EQU CYREG_PRT2_DM0
LED_green_1__DM1 EQU CYREG_PRT2_DM1
LED_green_1__DM2 EQU CYREG_PRT2_DM2
LED_green_1__DR EQU CYREG_PRT2_DR
LED_green_1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_green_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_green_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_green_1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_green_1__MASK EQU 0x10
LED_green_1__PORT EQU 2
LED_green_1__PRT EQU CYREG_PRT2_PRT
LED_green_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_green_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_green_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_green_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_green_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_green_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_green_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_green_1__PS EQU CYREG_PRT2_PS
LED_green_1__SHIFT EQU 4
LED_green_1__SLW EQU CYREG_PRT2_SLW

; PWM_Clock
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x00
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x01
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x01
PWM_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PWM_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PWM_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PWM_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock_1__INDEX EQU 0x01
PWM_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock_1__PM_ACT_MSK EQU 0x02
PWM_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock_1__PM_STBY_MSK EQU 0x02

; LED_Yellow
LED_Yellow__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED_Yellow__0__MASK EQU 0x01
LED_Yellow__0__PC EQU CYREG_PRT2_PC0
LED_Yellow__0__PORT EQU 2
LED_Yellow__0__SHIFT EQU 0
LED_Yellow__AG EQU CYREG_PRT2_AG
LED_Yellow__AMUX EQU CYREG_PRT2_AMUX
LED_Yellow__BIE EQU CYREG_PRT2_BIE
LED_Yellow__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Yellow__BYP EQU CYREG_PRT2_BYP
LED_Yellow__CTL EQU CYREG_PRT2_CTL
LED_Yellow__DM0 EQU CYREG_PRT2_DM0
LED_Yellow__DM1 EQU CYREG_PRT2_DM1
LED_Yellow__DM2 EQU CYREG_PRT2_DM2
LED_Yellow__DR EQU CYREG_PRT2_DR
LED_Yellow__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Yellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Yellow__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Yellow__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Yellow__MASK EQU 0x01
LED_Yellow__PORT EQU 2
LED_Yellow__PRT EQU CYREG_PRT2_PRT
LED_Yellow__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Yellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Yellow__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Yellow__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Yellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Yellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Yellow__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Yellow__PS EQU CYREG_PRT2_PS
LED_Yellow__SHIFT EQU 0
LED_Yellow__SLW EQU CYREG_PRT2_SLW
LED_Yellow_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
LED_Yellow_1__0__MASK EQU 0x08
LED_Yellow_1__0__PC EQU CYREG_PRT2_PC3
LED_Yellow_1__0__PORT EQU 2
LED_Yellow_1__0__SHIFT EQU 3
LED_Yellow_1__AG EQU CYREG_PRT2_AG
LED_Yellow_1__AMUX EQU CYREG_PRT2_AMUX
LED_Yellow_1__BIE EQU CYREG_PRT2_BIE
LED_Yellow_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Yellow_1__BYP EQU CYREG_PRT2_BYP
LED_Yellow_1__CTL EQU CYREG_PRT2_CTL
LED_Yellow_1__DM0 EQU CYREG_PRT2_DM0
LED_Yellow_1__DM1 EQU CYREG_PRT2_DM1
LED_Yellow_1__DM2 EQU CYREG_PRT2_DM2
LED_Yellow_1__DR EQU CYREG_PRT2_DR
LED_Yellow_1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Yellow_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Yellow_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Yellow_1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Yellow_1__MASK EQU 0x08
LED_Yellow_1__PORT EQU 2
LED_Yellow_1__PRT EQU CYREG_PRT2_PRT
LED_Yellow_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Yellow_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Yellow_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Yellow_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Yellow_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Yellow_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Yellow_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Yellow_1__PS EQU CYREG_PRT2_PS
LED_Yellow_1__SHIFT EQU 3
LED_Yellow_1__SLW EQU CYREG_PRT2_SLW

; isr_button
isr_button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button__INTC_MASK EQU 0x01
isr_button__INTC_NUMBER EQU 0
isr_button__INTC_PRIOR_NUM EQU 7
isr_button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; RGB_PWM_Red
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
RGB_PWM_Red_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
RGB_PWM_Red_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_Red_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_Red_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_Red_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_Red_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_Red_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_Red_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_Red_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
RGB_PWM_Red_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
RGB_PWM_Red_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
RGB_PWM_Red_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RGB_PWM_Red_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
RGB_PWM_Red_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_Red_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RGB_PWM_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
RGB_PWM_Red_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_Red_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_Red_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_Red_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_Red_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_Red_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
RGB_PWM_Red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RGB_PWM_Red_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
RGB_PWM_Red_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

; RGB_PWM_Green
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_Green_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
RGB_PWM_Green_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_Green_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
RGB_PWM_Green_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
RGB_PWM_Green_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_Green_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
RGB_PWM_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
RGB_PWM_Green_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_Green_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_Green_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_Green_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_Green_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_Green_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
RGB_PWM_Green_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
RGB_PWM_Green_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
RGB_PWM_Green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
RGB_PWM_Green_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
RGB_PWM_Green_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
RGB_PWM_Green_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
RGB_PWM_Green_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; RGB_PWM_Yellow
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_Yellow_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
RGB_PWM_Yellow_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_Yellow_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
RGB_PWM_Yellow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
RGB_PWM_Yellow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
RGB_PWM_Yellow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
