

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Mon Jul  3 13:08:18 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dft_proj
* Solution:       solution4
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.625 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   138754|   138754| 1.110 ms | 1.110 ms |  138754|  138754|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_or_cos_double_s_fu_292  |sin_or_cos_double_s  |       10|       10| 80.000 ns | 80.000 ns |    1|    1| function |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dft_label1   |   138240|   138240|       540|          -|          -|   256|    no    |
        | + dft_label0  |      537|      537|        28|          2|          1|   256|    yes   |
        |- Loop 2       |      512|      512|         2|          -|          -|   256|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      5|       -|       -|    -|
|Expression       |        -|      -|      73|    3080|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       10|    105|    3394|    6440|    -|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     218|    -|
|Register         |        0|      -|     929|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       12|    110|    4396|    9802|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      8|       1|       8|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |dft_dmul_64ns_64nibs_U17        |dft_dmul_64ns_64nibs  |        0|     11|   317|   208|    0|
    |dft_sitodp_32ns_6jbC_U18        |dft_sitodp_32ns_6jbC  |        0|      0|   343|   463|    0|
    |grp_sin_or_cos_double_s_fu_292  |sin_or_cos_double_s   |       10|     94|  2734|  5769|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |       10|    105|  3394|  6440|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dft_mac_muladd_16ncg_U23  |dft_mac_muladd_16ncg  | i0 + i1 * i2 |
    |dft_mac_mulsub_16mb6_U22  |dft_mac_mulsub_16mb6  | i0 - i1 * i2 |
    |dft_mul_mul_16s_1lbW_U20  |dft_mul_mul_16s_1lbW  |    i0 * i1   |
    |dft_mul_mul_16s_1lbW_U21  |dft_mul_mul_16s_1lbW  |    i0 * i1   |
    |dft_mul_mul_16s_9kbM_U19  |dft_mul_mul_16s_9kbM  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_real_V_U  |dft_temp_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |temp_imag_V_U  |dft_temp_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                 |        2|  0|   0|    0|   512|   32|     2|         8192|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+----+-----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+----+-----+------------+------------+
    |add_ln581_1_fu_1038_p2      |     +    |      0|   0|   19|           5|          12|
    |add_ln581_2_fu_1327_p2      |     +    |      0|   0|   19|           5|          12|
    |add_ln581_fu_440_p2         |     +    |      0|   0|   19|           5|          12|
    |add_ln908_fu_831_p2         |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_917_p2         |     +    |      0|   0|   21|          11|          11|
    |i_2_fu_330_p2               |     +    |      0|   0|   16|           9|           1|
    |i_fu_1606_p2                |     +    |      0|   0|   16|           9|           1|
    |j_fu_352_p2                 |     +    |      0|   0|   16|           9|           1|
    |lsb_index_fu_722_p2         |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_878_p2               |     +    |      0|   0|   71|          64|          64|
    |ret_V_19_fu_1584_p2         |     +    |      0|   0|   35|          28|          28|
    |ret_V_fu_1560_p2            |     +    |      0|   0|   35|          28|          28|
    |F2_1_fu_1026_p2             |     -    |      0|   0|   19|          11|          12|
    |F2_2_fu_1315_p2             |     -    |      0|   0|   19|          11|          12|
    |F2_fu_428_p2                |     -    |      0|   0|   19|          11|          12|
    |man_V_1_fu_408_p2           |     -    |      0|   0|   61|           1|          54|
    |man_V_4_fu_1006_p2          |     -    |      0|   0|   61|           1|          54|
    |man_V_7_fu_1295_p2          |     -    |      0|   0|   61|           1|          54|
    |sub_ln581_1_fu_1044_p2      |     -    |      0|   0|   19|           4|          12|
    |sub_ln581_2_fu_1333_p2      |     -    |      0|   0|   19|           4|          12|
    |sub_ln581_fu_446_p2         |     -    |      0|   0|   19|           4|          12|
    |sub_ln894_fu_717_p2         |     -    |      0|   0|   39|           6|          32|
    |sub_ln897_fu_748_p2         |     -    |      0|   0|   15|           6|           6|
    |sub_ln908_fu_850_p2         |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_912_p2         |     -    |      0|   0|   21|           6|          11|
    |tmp_V_fu_667_p2             |     -    |      0|   0|   31|           1|          24|
    |a_fu_775_p2                 |    and   |      0|   0|    2|           1|           1|
    |and_ln581_1_fu_1130_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln581_2_fu_1447_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_560_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln582_1_fu_1112_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln582_2_fu_1429_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_542_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_578_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln585_2_fu_1142_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_3_fu_1148_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_4_fu_1459_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_5_fu_1465_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_572_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln603_1_fu_1166_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln603_2_fu_1483_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_596_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_802_p2         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_1417           |    and   |      0|   0|    2|           1|           1|
    |ap_condition_1421           |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_764_p2        |    and   |      0|   0|   48|          48|          48|
    |ashr_ln586_1_fu_1205_p2     |   ashr   |      0|   0|  167|          54|          54|
    |ashr_ln586_2_fu_1387_p2     |   ashr   |      0|   0|  167|          54|          54|
    |ashr_ln586_fu_500_p2        |   ashr   |      0|   0|  167|          54|          54|
    |tmp_2_fu_701_p3             |   cttz   |      0|  73|   71|          64|           0|
    |icmp_ln18_fu_324_p2         |   icmp   |      0|   0|   13|           9|          10|
    |icmp_ln27_fu_346_p2         |   icmp   |      0|   0|   13|           9|          10|
    |icmp_ln41_fu_1600_p2        |   icmp   |      0|   0|   13|           9|          10|
    |icmp_ln571_1_fu_1020_p2     |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln571_2_fu_1309_p2     |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln571_fu_422_p2        |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_1_fu_1032_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln581_2_fu_1321_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln581_fu_434_p2        |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_1_fu_1058_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_2_fu_1351_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_464_p2        |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_1_fu_1068_p2     |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln585_2_fu_1361_p2     |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln585_fu_474_p2        |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_1_fu_1084_p2     |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln603_2_fu_1377_p2     |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln603_fu_490_p2        |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln885_fu_655_p2        |   icmp   |      0|   0|   20|          24|           1|
    |icmp_ln897_1_fu_769_p2      |   icmp   |      0|   0|   24|          48|           1|
    |icmp_ln897_fu_738_p2        |   icmp   |      0|   0|   20|          31|           1|
    |icmp_ln908_fu_825_p2        |   icmp   |      0|   0|   20|          32|           1|
    |lshr_ln897_fu_758_p2        |   lshr   |      0|   0|  161|           2|          48|
    |lshr_ln908_fu_841_p2        |   lshr   |      0|   0|  161|          48|          48|
    |or_ln581_1_fu_1154_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln581_2_fu_1471_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln581_fu_584_p2          |    or    |      0|   0|    2|           1|           1|
    |or_ln582_1_fu_1118_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln582_2_fu_1435_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_548_p2          |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_624_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_638_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln603_3_fu_1172_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_4_fu_1186_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_5_fu_1192_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_6_fu_1497_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_7_fu_1511_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_8_fu_1525_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_610_p2          |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_808_p2          |    or    |      0|   0|    2|           1|           1|
    |c_V_fu_1236_p3              |  select  |      0|   0|   16|           1|          16|
    |m_1_fu_866_p3               |  select  |      0|   0|   56|           1|          64|
    |man_V_2_fu_414_p3           |  select  |      0|   0|   55|           1|          54|
    |man_V_5_fu_1012_p3          |  select  |      0|   0|   55|           1|          54|
    |man_V_8_fu_1301_p3          |  select  |      0|   0|   55|           1|          54|
    |s_V_fu_1531_p3              |  select  |      0|   0|   16|           1|          16|
    |select_ln588_1_fu_1098_p3   |  select  |      0|   0|    2|           1|           2|
    |select_ln588_2_fu_1405_p3   |  select  |      0|   0|    2|           1|           2|
    |select_ln588_fu_518_p3      |  select  |      0|   0|    2|           1|           2|
    |select_ln603_10_fu_1517_p3  |  select  |      0|   0|   16|           1|          16|
    |select_ln603_1_fu_616_p3    |  select  |      0|   0|   16|           1|          16|
    |select_ln603_2_fu_630_p3    |  select  |      0|   0|   16|           1|          16|
    |select_ln603_4_fu_1223_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_5_fu_1178_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_6_fu_1230_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_8_fu_1489_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_9_fu_1503_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_fu_602_p3      |  select  |      0|   0|   16|           1|          16|
    |select_ln885_fu_946_p3      |  select  |      0|   0|   56|           1|           1|
    |select_ln915_fu_905_p3      |  select  |      0|   0|    9|           1|          10|
    |sh_amt_1_fu_1050_p3         |  select  |      0|   0|   12|           1|          12|
    |sh_amt_2_fu_1339_p3         |  select  |      0|   0|   12|           1|          12|
    |sh_amt_fu_452_p3            |  select  |      0|   0|   12|           1|          12|
    |tmp_V_4_fu_672_p3           |  select  |      0|   0|   24|           1|          24|
    |w_V_fu_644_p3               |  select  |      0|   0|   16|           1|          16|
    |shl_ln604_1_fu_1218_p2      |    shl   |      0|   0|   35|          16|          16|
    |shl_ln604_2_fu_1417_p2      |    shl   |      0|   0|   35|          16|          16|
    |shl_ln604_fu_530_p2         |    shl   |      0|   0|   35|          16|          16|
    |shl_ln908_fu_860_p2         |    shl   |      0|   0|  179|          64|          64|
    |ap_enable_pp0               |    xor   |      0|   0|    2|           1|           2|
    |ireg_V_2_fu_1251_p2         |    xor   |      0|   0|   65|          64|          65|
    |xor_ln571_1_fu_1106_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln571_2_fu_1423_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln571_fu_536_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_1_fu_1160_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_2_fu_1477_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_590_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_1_fu_1124_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_2_fu_1441_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_554_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_1_fu_1136_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_2_fu_1453_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_566_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_789_p2         |    xor   |      0|   0|    2|           1|           2|
    +----------------------------+----------+-------+----+-----+------------+------------+
    |Total                       |          |      0|  73| 3080|        1317|        1696|
    +----------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter13               |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_273_p4           |   9|          2|    9|         18|
    |grp_sin_or_cos_double_s_fu_292_do_cos  |  15|          3|    1|          3|
    |grp_sin_or_cos_double_s_fu_292_t_in    |  15|          3|   64|        192|
    |i_1_reg_281                            |   9|          2|    9|         18|
    |j_0_reg_269                            |   9|          2|    9|         18|
    |sample_imag_V_address0                 |  15|          3|    8|         24|
    |sample_real_V_address0                 |  15|          3|    8|         24|
    |temp_imag_V_address0                   |  21|          4|    8|         32|
    |temp_imag_V_d0                         |  15|          3|   16|         48|
    |temp_real_V_address0                   |  21|          4|    8|         32|
    |temp_real_V_d0                         |  15|          3|   16|         48|
    |tmp_V_2_reg_258                        |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 218|         44|  167|        485|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |and_ln603_1_reg_1774                         |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_292_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_281                                  |   9|   0|    9|          0|
    |i_2_reg_1657                                 |   9|   0|    9|          0|
    |i_reg_1832                                   |   9|   0|    9|          0|
    |icmp_ln27_reg_1677                           |   1|   0|    1|          0|
    |icmp_ln885_reg_1706                          |   1|   0|    1|          0|
    |j_0_reg_269                                  |   9|   0|    9|          0|
    |j_reg_1681                                   |   9|   0|    9|          0|
    |l_reg_1724                                   |  32|   0|   32|          0|
    |m_5_reg_1734                                 |  63|   0|   63|          0|
    |man_V_5_reg_1759                             |  54|   0|   54|          0|
    |mul_ln1192_3_reg_1824                        |  28|   0|   28|          0|
    |mul_ln1192_reg_1819                          |  28|   0|   28|          0|
    |or_ln603_3_reg_1779                          |   1|   0|    1|          0|
    |or_ln603_5_reg_1789                          |   1|   0|    1|          0|
    |p_Result_37_reg_1711                         |   1|   0|    1|          0|
    |reg_320                                      |  64|   0|   64|          0|
    |s_V_reg_1804                                 |  16|   0|   16|          0|
    |sample_imag_V_load_reg_1799                  |  16|   0|   16|          0|
    |sample_real_V_load_reg_1794                  |  16|   0|   16|          0|
    |select_ln603_5_reg_1784                      |  16|   0|   16|          0|
    |select_ln885_reg_1744                        |  64|   0|   64|          0|
    |sext_ln1118_2_reg_1809                       |  28|   0|   28|          0|
    |sext_ln1118_4_reg_1814                       |  28|   0|   28|          0|
    |sext_ln888_reg_1716                          |  48|   0|   48|          0|
    |sh_amt_1_reg_1764                            |  12|   0|   12|          0|
    |temp_imag_V_addr_reg_1667                    |   8|   0|    8|          0|
    |temp_real_V_addr_reg_1662                    |   8|   0|    8|          0|
    |tmp_18_reg_1739                              |   1|   0|    1|          0|
    |tmp_V_2_reg_258                              |   9|   0|    9|          0|
    |tmp_reg_1691                                 |  64|   0|   64|          0|
    |trunc_ln583_1_reg_1769                       |  16|   0|   16|          0|
    |trunc_ln893_reg_1729                         |  11|   0|   11|          0|
    |v_assign_reg_1696                            |  64|   0|   64|          0|
    |w_V_reg_1701                                 |  16|   0|   16|          0|
    |zext_ln1118_reg_1672                         |   9|   0|   24|         15|
    |zext_ln42_reg_1837                           |   9|   0|   64|         55|
    |icmp_ln27_reg_1677                           |  64|  32|    1|          0|
    |j_0_reg_269                                  |  64|  32|    9|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 929|  64|  881|         70|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      dft      | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      dft      | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      dft      | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      dft      | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      dft      | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      dft      | return value |
|sample_real_V_address0  | out |    8|  ap_memory | sample_real_V |     array    |
|sample_real_V_ce0       | out |    1|  ap_memory | sample_real_V |     array    |
|sample_real_V_we0       | out |    1|  ap_memory | sample_real_V |     array    |
|sample_real_V_d0        | out |   16|  ap_memory | sample_real_V |     array    |
|sample_real_V_q0        |  in |   16|  ap_memory | sample_real_V |     array    |
|sample_imag_V_address0  | out |    8|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_ce0       | out |    1|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_we0       | out |    1|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_d0        | out |   16|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_q0        |  in |   16|  ap_memory | sample_imag_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

