Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 19 12:45:30 2019
| Host         : eceimage.localdomain running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_methodology -file JKFF_methodology_drc_routed.rpt -pb JKFF_methodology_drc_routed.pb -rpx JKFF_methodology_drc_routed.rpx
| Design       : JKFF
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 2          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch df1/d1/q_reg cannot be properly analyzed as its control pin df1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch df1/d2/q_reg cannot be properly analyzed as its control pin df1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>


