library verilog;
use verilog.vl_types.all;
entity tbEighBitCounter is
end tbEighBitCounter;
