# manually_placed_adder8bit
parameterized MN Adder Architecture, with manual floorplanning on Xilinx 7 Series FPGAs
