# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project apb_fifo_i2c
project open D:/Questamsim_project/AsyncFIFO/fifo
# reading F:/questasim64_10.7c/win64/../modelsim.ini
# Loading project fifo
# Compile of empty.v was successful.
# Compile of full.v was successful.
# Compile of fifo_mem.v was successful.
# Compile of sync_r2w.v was successful.
# Compile of sync_w2r.v was successful.
# Compile of tb_top.v was successful.
# Compile of top.v was successful.
# 7 compiles, 0 failed with no errors.
vsim work.tb_top -voptargs=+acc
# vsim work.tb_top -voptargs="+acc" 
# Start time: 15:16:29 on Mar 13,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
add wave -position insertpoint sim:/tb_top/uut/fifomem/*
add wave -position insertpoint sim:/tb_top/uut/read_pointer_empty/*
add wave -position insertpoint sim:/tb_top/uut/write_pointer_full/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v(55)
#    Time: 2200 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v line 55
quit -sim
# End time: 15:17:52 on Mar 13,2024, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
project open D:/Questamsim_project/apb_fifo_i2c/apb_fifo_i2c
# reading F:/questasim64_10.7c/win64/../modelsim.ini
# Loading project apb_fifo_i2c
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 1 failed with no errors.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 15:21:25 on Mar 13,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(18): (vopt-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 14, found 13.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(18): (vopt-2718) [TFMPC] - Missing connection for port 'scl_in'.
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.ClockGenerator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'prescale'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/clock_generator.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/clock_gen File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/top.v Line: 82
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 13584
#           Attempting to use alternate WLF file "./wlft71vk3g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft71vk3g
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(191)
#    Time: 20420 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v line 191
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 15:23:46 on Mar 13,2024, Elapsed time: 0:02:21
# Errors: 0, Warnings: 6
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 15:24:19 on Mar 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(18): (vopt-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 14, found 13.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(18): (vopt-2718) [TFMPC] - Missing connection for port 'scl_in'.
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.ClockGenerator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'prescale'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/clock_generator.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/clock_gen File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/top.v Line: 82
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 13584
#           Attempting to use alternate WLF file "./wlftcxcx13".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcxcx13
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(191)
#    Time: 20420 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v line 191
quit -sim
# End time: 15:32:32 on Mar 13,2024, Elapsed time: 0:08:13
# Errors: 0, Warnings: 5
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 15:32:40 on Mar 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.ClockGenerator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'prescale'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/clock_generator.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/clock_gen File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/top.v Line: 82
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 13584
#           Attempting to use alternate WLF file "./wlftgk1imi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgk1imi
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(191)
#    Time: 20420 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v line 191
quit -sim
# End time: 15:35:32 on Mar 13,2024, Elapsed time: 0:02:52
# Errors: 0, Warnings: 3
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
# Load canceled
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 15:35:41 on Mar 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.ClockGenerator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'prescale'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/clock_generator.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/clock_gen File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/top.v Line: 82
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 13584
#           Attempting to use alternate WLF file "./wlft3h79eb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3h79eb
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(191)
#    Time: 20420 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v line 191
quit -sim
# End time: 15:39:51 on Mar 13,2024, Elapsed time: 0:04:10
# Errors: 0, Warnings: 3
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 15:39:59 on Mar 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.ClockGenerator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'prescale'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/clock_generator.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/clock_gen File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/top.v Line: 82
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 13584
#           Attempting to use alternate WLF file "./wlftrf45n0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrf45n0
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(191)
#    Time: 20420 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v line 191
quit -sim
# End time: 15:41:54 on Mar 13,2024, Elapsed time: 0:01:55
# Errors: 0, Warnings: 3
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 15:42:01 on Mar 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.ClockGenerator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'prescale'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/clock_generator.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/clock_gen File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/top.v Line: 82
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 13584
#           Attempting to use alternate WLF file "./wlfti961bv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti961bv
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(191)
#    Time: 20420 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v line 191
quit -sim
# End time: 15:43:50 on Mar 13,2024, Elapsed time: 0:01:49
# Errors: 0, Warnings: 3
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 15:43:58 on Mar 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(18): (vopt-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 14, found 13.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(18): (vopt-2718) [TFMPC] - Missing connection for port 'scl_in'.
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.ClockGenerator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'prescale'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/clock_generator.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/clock_gen File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/top.v Line: 82
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 13584
#           Attempting to use alternate WLF file "./wlftrdktas".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrdktas
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(199)
#    Time: 10460 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v line 199
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.ClockGenerator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'prescale'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/clock_generator.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/clock_gen File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/top.v Line: 82
add wave -position insertpoint sim:/write_tb/dut/apb/*
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/fifomem/*
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/read_pointer_empty/*
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/write_pointer_full/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v(199)
#    Time: 10460 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/Testbench/writer_tb.v line 199
