// Seed: 1085063675
module module_0 (
    input uwire   id_0,
    input supply1 id_1
);
  assign id_3 = 1'h0 - 1;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3
);
  assign id_0 = id_2;
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 ();
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2[1];
  module_2 modCall_1 ();
endmodule
