

================================================================
== Vitis HLS Report for 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3'
================================================================
* Date:           Sun Nov 10 15:46:03 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.284 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_2_VITIS_LOOP_24_3  |      256|      256|         2|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.28>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %x"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %y"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [./layer.h:23]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln23 = icmp_eq  i9 %indvar_flatten_load, i9 256" [./layer.h:23]   --->   Operation 14 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%add_ln23 = add i9 %indvar_flatten_load, i9 1" [./layer.h:23]   --->   Operation 15 'add' 'add_ln23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc20.i, void %_Z3padILi1ELi16EEvPAT0__AT0__bPAplT0_L_ZL5F_PADE_AplT0_L_ZL5F_PADE_b.exit.exitStub" [./layer.h:23]   --->   Operation 16 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [./layer.h:24]   --->   Operation 17 'load' 'y_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_load = load i5 %x"   --->   Operation 18 'load' 'x_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%indvars_iv_next112 = add i5 %x_load, i5 1"   --->   Operation 19 'add' 'indvars_iv_next112' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.63ns)   --->   "%icmp_ln24 = icmp_eq  i5 %y_load, i5 16" [./layer.h:24]   --->   Operation 20 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln23 = select i1 %icmp_ln24, i5 0, i5 %y_load" [./layer.h:23]   --->   Operation 21 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i5 %select_ln23" [./layer.h:23]   --->   Operation 22 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln23_1 = select i1 %icmp_ln24, i5 %indvars_iv_next112, i5 %x_load" [./layer.h:23]   --->   Operation 23 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i5 %select_ln23_1" [./layer.h:23]   --->   Operation 24 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i5 %select_ln23_1" [./layer.h:23]   --->   Operation 25 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln23, i4 0" [./layer.h:25]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln25_1 = add i8 %tmp_s, i8 %zext_ln23" [./layer.h:25]   --->   Operation 27 'add' 'add_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i8 %add_ln25_1" [./layer.h:25]   --->   Operation 28 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i1 %input_0, i64 0, i64 %zext_ln25_1" [./layer.h:25]   --->   Operation 29 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.59ns)   --->   "%input_0_load = load i8 %input_0_addr" [./layer.h:25]   --->   Operation 30 'load' 'input_0_load' <Predicate = (!icmp_ln23)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln25 = add i5 %select_ln23, i5 1" [./layer.h:25]   --->   Operation 31 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.34ns)   --->   "%switch_ln25 = switch i4 %trunc_ln23_1, void %arrayidx194.i21.case.16, i4 0, void %arrayidx194.i21.case.1, i4 1, void %arrayidx194.i21.case.2, i4 2, void %arrayidx194.i21.case.3, i4 3, void %arrayidx194.i21.case.4, i4 4, void %arrayidx194.i21.case.5, i4 5, void %arrayidx194.i21.case.6, i4 6, void %arrayidx194.i21.case.7, i4 7, void %arrayidx194.i21.case.8, i4 8, void %arrayidx194.i21.case.9, i4 9, void %arrayidx194.i21.case.10, i4 10, void %arrayidx194.i21.case.11, i4 11, void %arrayidx194.i21.case.12, i4 12, void %arrayidx194.i21.case.13, i4 13, void %arrayidx194.i21.case.14, i4 14, void %arrayidx194.i21.case.15" [./layer.h:25]   --->   Operation 32 'switch' 'switch_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.34>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln24 = store i9 %add_ln23, i9 %indvar_flatten" [./layer.h:24]   --->   Operation 33 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln24 = store i5 %select_ln23_1, i5 %x" [./layer.h:24]   --->   Operation 34 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln24 = store i5 %add_ln25, i5 %y" [./layer.h:24]   --->   Operation 35 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.i" [./layer.h:24]   --->   Operation 36 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_2_VITIS_LOOP_24_3_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [./layer.h:24]   --->   Operation 40 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.59ns)   --->   "%input_0_load = load i8 %input_0_addr" [./layer.h:25]   --->   Operation 41 'load' 'input_0_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %add_ln25" [./layer.h:25]   --->   Operation 42 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%input_padded_addr = getelementptr i1 %input_padded, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 43 'getelementptr' 'input_padded_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%input_padded_1_addr = getelementptr i1 %input_padded_1, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 44 'getelementptr' 'input_padded_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%input_padded_2_addr = getelementptr i1 %input_padded_2, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 45 'getelementptr' 'input_padded_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_padded_3_addr = getelementptr i1 %input_padded_3, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 46 'getelementptr' 'input_padded_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_padded_4_addr = getelementptr i1 %input_padded_4, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 47 'getelementptr' 'input_padded_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_padded_5_addr = getelementptr i1 %input_padded_5, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 48 'getelementptr' 'input_padded_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_padded_6_addr = getelementptr i1 %input_padded_6, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 49 'getelementptr' 'input_padded_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%input_padded_7_addr = getelementptr i1 %input_padded_7, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 50 'getelementptr' 'input_padded_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%input_padded_8_addr = getelementptr i1 %input_padded_8, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 51 'getelementptr' 'input_padded_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%input_padded_9_addr = getelementptr i1 %input_padded_9, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 52 'getelementptr' 'input_padded_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%input_padded_10_addr = getelementptr i1 %input_padded_10, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 53 'getelementptr' 'input_padded_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%input_padded_11_addr = getelementptr i1 %input_padded_11, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 54 'getelementptr' 'input_padded_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%input_padded_12_addr = getelementptr i1 %input_padded_12, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 55 'getelementptr' 'input_padded_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%input_padded_13_addr = getelementptr i1 %input_padded_13, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 56 'getelementptr' 'input_padded_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%input_padded_14_addr = getelementptr i1 %input_padded_14, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 57 'getelementptr' 'input_padded_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%input_padded_15_addr = getelementptr i1 %input_padded_15, i64 0, i64 %zext_ln25" [./layer.h:25]   --->   Operation 58 'getelementptr' 'input_padded_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_14_addr" [./layer.h:25]   --->   Operation 59 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 14)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 60 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 14)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_13_addr" [./layer.h:25]   --->   Operation 61 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 13)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 62 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 13)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_12_addr" [./layer.h:25]   --->   Operation 63 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 12)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 64 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 12)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_11_addr" [./layer.h:25]   --->   Operation 65 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 11)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 66 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 11)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_10_addr" [./layer.h:25]   --->   Operation 67 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 10)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 68 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 10)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_9_addr" [./layer.h:25]   --->   Operation 69 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 9)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 70 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 9)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_8_addr" [./layer.h:25]   --->   Operation 71 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 8)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 72 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 8)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_7_addr" [./layer.h:25]   --->   Operation 73 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 7)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 74 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 7)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_6_addr" [./layer.h:25]   --->   Operation 75 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 6)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 76 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 6)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_5_addr" [./layer.h:25]   --->   Operation 77 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 5)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 78 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 5)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_4_addr" [./layer.h:25]   --->   Operation 79 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 4)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 80 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 4)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_3_addr" [./layer.h:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 3)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 82 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 3)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_2_addr" [./layer.h:25]   --->   Operation 83 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 2)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 84 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_1_addr" [./layer.h:25]   --->   Operation 85 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 1)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 86 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_addr" [./layer.h:25]   --->   Operation 87 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 0)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 88 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.63ns)   --->   "%store_ln25 = store i1 %input_0_load, i5 %input_padded_15_addr" [./layer.h:25]   --->   Operation 89 'store' 'store_ln25' <Predicate = (trunc_ln23_1 == 15)> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx194.i21.exit" [./layer.h:25]   --->   Operation 90 'br' 'br_ln25' <Predicate = (trunc_ln23_1 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.28ns
The critical path consists of the following:
	'alloca' operation ('x') [19]  (0 ns)
	'load' operation ('x_load') on local variable 'x' [33]  (0 ns)
	'add' operation ('indvars_iv_next112') [34]  (0.707 ns)
	'select' operation ('select_ln23_1', ./layer.h:23) [40]  (0.278 ns)
	'add' operation ('add_ln25_1', ./layer.h:25) [45]  (0.705 ns)
	'getelementptr' operation ('input_0_addr', ./layer.h:25) [47]  (0 ns)
	'load' operation ('input_0_load', ./layer.h:25) on array 'input_0' [49]  (0.594 ns)

 <State 2>: 1.23ns
The critical path consists of the following:
	'load' operation ('input_0_load', ./layer.h:25) on array 'input_0' [49]  (0.594 ns)
	'store' operation ('store_ln25', ./layer.h:25) of variable 'input_0_load', ./layer.h:25 on array 'input_padded_14' [70]  (0.639 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
