// Seed: 2946353148
module module_0;
  initial begin
    $display(1'h0);
    id_1 <= id_1;
    case (1 < 1'h0)
      1: id_1 += 1;
      1 == "": begin
        id_1 <= id_1 & 1'b0 - 1;
        $display(1);
        id_1 <= 1 | (1 - !id_1) == 1;
      end
      default: id_1 <= 1'b0;
    endcase
  end
  wire id_2;
  assign id_3 = 1 == 1;
endmodule
module module_1;
  module_0();
  wire id_2;
  assign id_2 = id_1;
  wire id_3;
endmodule
