[INFO ODB-0227] LEF file: data/../Nangate45/Nangate45_tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: data/../Nangate45/fake_macros.lef, created 10 library cells
[INFO ODB-0227] LEF file: data/../Nangate45/fake_bumps.lef, created 1 library cells
[WARNING STA-1171] data/../Nangate45/fake_macros.lib line 32, default_max_transition is 0.0.
[INFO ODB-0128] Design: fake_macros
[INFO ODB-0131]     Created 10 components and 32 component-terminals.
[INFO ODB-0133]     Created 12 nets and 24 connections.
[INFO ODB-0552] Reading Verilog file soc.v for design SoC
[INFO ODB-0552] Reading Verilog file soc.v for design SoC
TOTAL CATEGORIES: 1
TOTAL MARKERS: 0
[WARNING ODB-0151] Found 1 floating chip sets
[WARNING ODB-0207] Invalid connection soc_to_soc: soc_inst_duplicate/front_reg (faces BACK) to soc_inst/front_reg (faces FRONT)
[WARNING ODB-0206] Found 1 non-intersecting connections
[INFO ODB-0552] Reading Verilog file soc.v for design SoC
Summary 2 / 2 (100% pass)
pass
