module top_module (
    input  [99:0] in,
    output [98:0] out_both,
    output [99:0] out_any,
    output [99:0] out_different
);

    // Perform bitwise AND operation to get out_both
    assign out_both = in[99:1] & in[98:0];

    // Perform bitwise OR operation to get out_any
    assign out_any = in[99:0];

    // Perform bitwise XOR operation to get out_different
    // The first bit is generated by XORing the first bit of in and the last bit of in shifted by 1
    assign out_different[0] = in[0] ^ in[99];
    assign out_different[99:1] = in[99:1] ^ in[98:0];

endmodule
