schema_version: 1
name: esp_idf_fault_no_crc
description: >
  ESP-IDF OTA model with CRC validation disabled. Upgrade scenario:
  power loss during otadata sector erase+rewrite leaves corrupted entry.
  Without CRC, corrupted ota_seq is accepted â†’ wrong slot selection.

platform: platforms/cortex_m4_flash_fast.repl
bootloader:
  elf: examples/esp_idf_ota/esp_idf_fault_no_crc.elf
  entry: 0x00000000
memory:
  sram: { start: 0x20000000, end: 0x20040000 }
  write_granularity: 4
  slots:
    exec: { base: 0x0000C000, size: 0x74000 }
    staging: { base: 0x00080000, size: 0x74000 }
images:
  exec: examples/esp_idf_ota/slot0.bin
  staging: examples/esp_idf_ota/slot1.bin
pre_boot_state:
  - { address: 0x000F8000, u32: 0x00000001 }
  - { address: 0x000F8018, u32: 0x00000002 }
  - { address: 0x000F801C, u32: 0x4743989A }
  - { address: 0x000F9000, u32: 0x00000002 }
  - { address: 0x000F9018, u32: 0x00000000 }
  - { address: 0x000F901C, u32: 0x55F63774 }
success_criteria: {}
fault_sweep:
  mode: runtime
  evaluation_mode: execute
  max_writes: auto
  max_writes_cap: 200000
  run_duration: "2.0"
  max_step_limit: 20000000
  fault_types: [power_loss, interrupted_erase, bit_corruption]
expect:
  # Model too simple (3 writes) for bit corruption to produce different
  # outcomes vs power-loss. Both cause fallback to valid slots. No crashes.
  # Beefing up the model (hash validation, more writes) would create the
  # vulnerability window where bit corruption catches no-CRC.
  should_find_issues: false
