setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/sai9/.synopsys_dv_prefs.tcl
dc_shell> ally in simple_and.design_config.tcl
Error: unknown command 'ally' (CMD-005)
dc_shell> set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
dc_shell> set top_design adder_1d
adder_1d
dc_shell> set rtl_list [list ../rtl/$top_design.sv ]
../rtl/adder_1d.sv
dc_shell> set slow_corner "ss0p95v125c"
ss0p95v125c
dc_shell> set lib_types "stdcell_rvt"
stdcell_rvt
dc_shell> set sub_lib_type "saed32rvt_"
saed32rvt_
dc_shell> 
dc_shell> #Normally created in dc-get-timlibs.tcl
dc_shell> set search_path "$lib_dir/lib/$lib_types/db_nldm ."
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
dc_shell> set synthetic_library dw_foundation.sldb
dw_foundation.sldb
dc_shell> set link_library "${sub_lib_type}${slow_corner}.db $synthetic_library *"
saed32rvt_ss0p95v125c.db dw_foundation.sldb *
dc_shell> set target_library "${sub_lib_type}${slow_corner}.db"
saed32rvt_ss0p95v125c.db
dc_shell> 
dc_shell> #After this:
dc_shell> #search_path    = "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm ."
dc_shell> #link_library   = "saed32rvt_ss0p95v125c.db dw_foundation.sldb *"
dc_shell> #target_library = "saed32rvt_ss0p95v125c.db"
dc_shell> 
dc_shell> # Analyzing the files for the design.  Set 'define SYNTHESIS for RTL read
dc_shell> analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/sai9/ECE581-2023/lab3-vsai9/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/sai9/ECE581-2023/lab3-vsai9/syn/rtl/adder_1d.sv'.  (AUTOREAD-100)
Information: Scanning file { adder_1d.sv }. (AUTOREAD-303)
Compiling source file /u/sai9/ECE581-2023/lab3-vsai9/syn/rtl/adder_1d.sv
Presto compilation completed successfully.
Autoread command completed successfully.
1
dc_shell> 
dc_shell> # Elaborate the FIFO design
dc_shell> elaborate ${top_design}
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (adder_1d)
Elaborated 1 design.
Current design is now 'adder_1d'.
1
dc_shell> 
dc_shell> gui_start
Current design is 'adder_1d'.
4.1
Current design is 'adder_1d'.
dc_shell> 
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/generic.sdb'
dc_shell> # Changes RTL instance names to be better for synthesis tools
dc_shell> change_names -rules verilog -hierarchy
1
dc_shell> # Load the timing and design constraints
dc_shell> source -echo -verbose ../../constraints/${top_design}.sdc
set_max_delay -from [all_inputs ] -to [all_outputs] 0
1
1
dc_shell> # any additional non-design specific constraints
dc_shell> set_max_transition 0.5 [current_design ]
Current design is 'adder_1d'.
1
dc_shell> # Duplicate any non-unique modules so details can be different inside for synthesis
dc_shell> set_dont_use [get_lib_cells */DELLN* ]
1
dc_shell> uniquify
1
dc_shell> mpile with ultra features and with scan FFs
Error: unknown command 'mpile' (CMD-005)
dc_shell> compile_ultra  -scan  -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'adder_1d'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder_1d'
 Implement Synthetic for 'adder_1d'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'adder_1d'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:11      68.6      0.30       1.3       0.0                           2797519.5000
    0:02:11      68.6      0.30       1.3       0.0                           2797519.5000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:02:11      74.2      0.37       1.5       0.0                           4039506.7500
    0:02:11      72.9      0.29       1.3       0.0                           3799971.5000
    0:02:11      72.9      0.29       1.3       0.0                           3799971.5000
    0:02:11      72.9      0.29       1.3       0.0                           3799971.5000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:02:11      72.9      0.29       1.3       0.0                           3799971.5000
    0:02:11      65.1      0.36       1.6       0.0                           3676201.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:02:11      64.6      0.36       1.6       0.0                           3526710.7500
    0:02:11      64.0      0.36       1.6       0.0                           3324798.0000
    0:02:11      64.0      0.36       1.6       0.0                           3324798.0000
    0:02:11      64.0      0.36       1.6       0.0                           3324798.0000
    0:02:11      64.0      0.36       1.6       0.0                           3324798.0000
    0:02:11      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:11      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:11      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:11      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:11      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:11      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:11      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:11      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:12      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:12      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:12      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:12      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:12      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:12      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:12      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:12      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:12      68.1      0.31       1.4       0.0                           3753424.2500
    0:02:12      81.3      0.29       1.3       0.0                           6786678.5000
    0:02:12      86.7      0.29       1.3       0.0                           7061431.5000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:12      86.7      0.29       1.3       0.0                           7061431.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
    0:02:12      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:12      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:12      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:12      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:12      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:12      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:12      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:12      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:12      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:13      81.6      0.28       1.3       0.0                           6251880.0000
    0:02:13      81.6      0.28       1.3       0.0                           6273977.0000
    0:02:13      81.6      0.28       1.3       0.0                           6273977.0000
    0:02:13      81.6      0.28       1.3       0.0                           6273977.0000
    0:02:13      81.6      0.28       1.3       0.0                           6273977.0000
    0:02:13      81.3      0.28       1.3       0.0                           6220855.5000
    0:02:13      81.3      0.28       1.3       0.0                           6220855.5000
    0:02:13      81.3      0.28       1.3       0.0                           6220855.5000
    0:02:13      81.3      0.28       1.3       0.0                           6220855.5000
    0:02:14      81.3      0.28       1.3       0.0                           6220855.5000
    0:02:14      81.3      0.28       1.3       0.0                           6220855.5000
    0:02:14      79.5      0.28       1.3       0.0                           5709545.5000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
Current design is 'adder_1d'.
dc_shell> change_names -rules verilog -hierarchy
1
dc_shell> # output reports
dc_shell> set stage dc
dc
dc_shell> report_qor > ../reports/${top_design}.$stage.qor.rpt
dc_shell> report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
dc_shell> report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
dc_shell> check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
dc_shell> check_design > ../reports/${top_design}.$stage.check_design.rpt
dc_shell> check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
dc_shell> # output netlist
dc_shell> write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/sai9/ECE581-2023/lab3-vsai9/syn/outputs/adder_1d.dc.vg'.
1
dc_shell> write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/adder_1d.dc.ddc'.
1
dc_shell> save_upf ../outputs/${top_design}.$stage.upf
1
dc_shell> 