#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Nov 21 12:13:27 2025
# Process ID: 16080
# Current directory: D:/VIVADO_workspace/image_rotate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24836 D:\VIVADO_workspace\image_rotate\image_rotate.xpr
# Log file: D:/VIVADO_workspace/image_rotate/vivado.log
# Journal file: D:/VIVADO_workspace/image_rotate\vivado.jou
# Running On: DESKTOP-7IUMTM5, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 8, Host memory: 23556 MB
#-----------------------------------------------------------
start_gui
open_project D:/VIVADO_workspace/image_rotate/image_rotate.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.3 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/nexys-a7-100t/D.0/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.3 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/nexys-a7-50t/D.0/1.3/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at D:/VIVADO/Vivado/2023.1/data/boards/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/VIVADO/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1550.301 ; gain = 367.742
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/VIVADO_workspace/image_rotate/image_rotate.srcs/utils_1/imports/synth_1/top_module.dcp with file D:/VIVADO_workspace/image_rotate/image_rotate.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 21 12:17:13 2025] Launched synth_1...
Run output will be captured here: D:/VIVADO_workspace/image_rotate/image_rotate.runs/synth_1/runme.log
[Fri Nov 21 12:17:13 2025] Launched impl_1...
Run output will be captured here: D:/VIVADO_workspace/image_rotate/image_rotate.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/VIVADO_workspace/image_rotate/image_rotate.srcs/utils_1/imports/synth_1/top_module.dcp with file D:/VIVADO_workspace/image_rotate/image_rotate.runs/synth_1/top_module.dcp
launch_runs synth_1 -jobs 8
[Fri Nov 21 12:21:25 2025] Launched synth_1...
Run output will be captured here: D:/VIVADO_workspace/image_rotate/image_rotate.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Nov 21 12:22:51 2025] Launched impl_1...
Run output will be captured here: D:/VIVADO_workspace/image_rotate/image_rotate.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 21 12:25:35 2025] Launched impl_1...
Run output will be captured here: D:/VIVADO_workspace/image_rotate/image_rotate.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/VIVADO_workspace/Image_rotation_python/image_data.coe' provided. It will be converted relative to IP Instance files '../../../../../Image_rotation_python/image_data.coe'
set_property CONFIG.Coe_File {D:/VIVADO_workspace/Image_rotation_python/image_data.coe} [get_ips bram_in]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/VIVADO_workspace/Image_rotation_python/image_data.coe' provided. It will be converted relative to IP Instance files '../../../../../Image_rotation_python/image_data.coe'
generate_target all [get_files  D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/ip/bram_in/bram_in.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_in'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_in'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_in'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_in'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_in'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.770 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all bram_in] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bram_in
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99174a946f30062e to dir: d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/VIVADO_workspace/image_rotate/image_rotate.cache/ip/2023.1/9/9/99174a946f30062e/bram_in.dcp to d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/VIVADO_workspace/image_rotate/image_rotate.cache/ip/2023.1/9/9/99174a946f30062e/bram_in_sim_netlist.v to d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/VIVADO_workspace/image_rotate/image_rotate.cache/ip/2023.1/9/9/99174a946f30062e/bram_in_sim_netlist.vhdl to d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/VIVADO_workspace/image_rotate/image_rotate.cache/ip/2023.1/9/9/99174a946f30062e/bram_in_stub.v to d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/VIVADO_workspace/image_rotate/image_rotate.cache/ip/2023.1/9/9/99174a946f30062e/bram_in_stub.vhdl to d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bram_in, cache-ID = 99174a946f30062e; cache size = 15.432 MB.
catch { [ delete_ip_run [get_ips -all bram_in] ] }
INFO: [Project 1-386] Moving file 'D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/ip/bram_in/bram_in.xci' from fileset 'bram_in' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/ip/bram_in/bram_in.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/ip/bram_in/bram_in.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/ip/bram_in/bram_in.xci'
export_simulation -of_objects [get_files D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/ip/bram_in/bram_in.xci] -directory D:/VIVADO_workspace/image_rotate/image_rotate.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADO_workspace/image_rotate/image_rotate.ip_user_files -ipstatic_source_dir D:/VIVADO_workspace/image_rotate/image_rotate.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADO_workspace/image_rotate/image_rotate.cache/compile_simlib/modelsim} {questa=D:/VIVADO_workspace/image_rotate/image_rotate.cache/compile_simlib/questa} {riviera=D:/VIVADO_workspace/image_rotate/image_rotate.cache/compile_simlib/riviera} {activehdl=D:/VIVADO_workspace/image_rotate/image_rotate.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/VIVADO_workspace/image_rotate/image_rotate.srcs/utils_1/imports/synth_1/top_module.dcp with file D:/VIVADO_workspace/image_rotate/image_rotate.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/ip/bram_in/bram_in.xci' is already up-to-date
[Fri Nov 21 12:28:12 2025] Launched synth_1...
Run output will be captured here: D:/VIVADO_workspace/image_rotate/image_rotate.runs/synth_1/runme.log
[Fri Nov 21 12:28:12 2025] Launched impl_1...
Run output will be captured here: D:/VIVADO_workspace/image_rotate/image_rotate.runs/impl_1/runme.log
synth_design -top top_module -part xc7z020clg400-1 -lint 
Command: synth_design -top top_module -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'top_module' [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v:262]
INFO: [Synth 8-9937] previous definition of design element 'top_module' is here [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/top_module.v:202]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.934 ; gain = 397.562
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top_module' [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v:23]
INFO: [Synth 8-6157] synthesizing module 'image_rotate' [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/image_rotate.v:22]
	Parameter img_x bound to: 256 - type: integer 
	Parameter img_y bound to: 256 - type: integer 
	Parameter data bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/image_rotate.v:130]
INFO: [Synth 8-226] default block is never used [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/image_rotate.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/image_rotate.v:215]
INFO: [Synth 8-6155] done synthesizing module 'image_rotate' (1#1) [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/image_rotate.v:22]
INFO: [Synth 8-6157] synthesizing module 'bram_in' [D:/VIVADO_workspace/image_rotate/.Xil/Vivado-16080-DESKTOP-7IUMTM5/realtime/bram_in_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_in' (2#1) [D:/VIVADO_workspace/image_rotate/.Xil/Vivado-16080-DESKTOP-7IUMTM5/realtime/bram_in_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bram_out' [D:/VIVADO_workspace/image_rotate/.Xil/Vivado-16080-DESKTOP-7IUMTM5/realtime/bram_out_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_out' (3#1) [D:/VIVADO_workspace/image_rotate/.Xil/Vivado-16080-DESKTOP-7IUMTM5/realtime/bram_out_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/uart_rx.v:25]
	Parameter TICKS_PER_BIT bound to: 1085 - type: integer 
	Parameter TICKS_PER_BIT_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (4#1) [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/uart_rx.v:25]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/uart_tx.v:1]
	Parameter TICKS_PER_BIT bound to: 1085 - type: integer 
	Parameter TICKS_PER_BIT_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (5#1) [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/uart_tx.v:1]
WARNING: [Synth 8-6014] Unused sequential element btn1_sync1_reg was removed.  [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v:95]
WARNING: [Synth 8-6014] Unused sequential element btn1_sync2_reg was removed.  [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v:96]
WARNING: [Synth 8-6014] Unused sequential element btn1_sync3_reg was removed.  [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v:97]
WARNING: [Synth 8-6014] Unused sequential element rx_counter_reg was removed.  [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v:105]
WARNING: [Synth 8-7137] Register tx_byte_reg in module top_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v:163]
WARNING: [Synth 8-7137] Register tx_byte_reg in module top_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v:163]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (6#1) [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2490.285 ; gain = 492.914
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 21 12:32:57 2025
| Host         : DESKTOP-7IUMTM5 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 1            | 0        |
| ASSIGN-6 | 4            | 0        |
| INFER-2  | 1            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'image_rotate', File 'D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/image_rotate.v', Line 215.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'addr_B_read' are not set. First unset bit index is 0. 
RTL Name 'addr_B_read', Hierarchy 'top_module', File 'D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v', Line 65.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'btn1_pressed' was assigned but not read. 
RTL Name 'btn1_pressed', Hierarchy 'top_module', File 'D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v', Line 92.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_byte' was assigned but not read. 
RTL Name 'rx_byte', Hierarchy 'top_module', File 'D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v', Line 83.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_dv' was assigned but not read. 
RTL Name 'rx_dv', Hierarchy 'top_module', File 'D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v', Line 84.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_active' was assigned but not read. 
RTL Name 'tx_active', Hierarchy 'top_module', File 'D:/VIVADO_workspace/image_rotate/image_rotate.srcs/sources_1/new/testing.v', Line 87.
INFO: [Synth 37-85] Total of 6 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
INFO: [Project 1-454] Reading design checkpoint 'd:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_in_3/bram_in.dcp' for cell 'uuut'
INFO: [Project 1-454] Reading design checkpoint 'd:/VIVADO_workspace/image_rotate/image_rotate.gen/sources_1/ip/bram_out_1/bram_out.dcp' for cell 'uuuut'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2490.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/constrs_1/new/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [D:/VIVADO_workspace/image_rotate/image_rotate.srcs/constrs_1/new/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2590.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2590.082 ; gain = 960.551
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 21 12:35:27 2025...
