INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab --initfile /tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_14 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_null 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_awid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:356]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_bid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:378]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_arid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:384]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_rid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:398]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:457]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:543]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:629]
WARNING: [VRFC 10-3597] non-void function 'is_ddr_ready' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:656]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2530]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2688]
WARNING: [VRFC 10-3705] select index 2 into 'rrst_reg' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2530, File /home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2688, File /home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi4_slave_bfm(ECC_ADDR_HI=0,ECC...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module xil_defaultlib.lib_pipe(WIDTH=42,STAGES=8)
Compiling module xil_defaultlib.lib_pipe(WIDTH=41,STAGES=8)
Compiling module xil_defaultlib.axi_mem_model(ECC_ADDR_HI=0,ECC_...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_sync_stag...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.sh_ddr_default
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b011000,p2d...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b01010,p2de...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b011,p2dept...
Compiling module xil_defaultlib.FIFO2(width=32'b01011,guarded=32...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b010000,p2d...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b010,p2dept...
Compiling module xil_defaultlib.FIFO2(width=32'b01101101,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b01000010011,guar...
Compiling module xil_defaultlib.FIFO2(width=32'b01001000001,guar...
Compiling module xil_defaultlib.FIFO2(width=32'b010010,guarded=3...
Compiling module xil_defaultlib.mkAXI4_16_64_512_0_Fabric_2_4
Compiling module xil_defaultlib.FIFO2(width=32'b01000,guarded=32...
Compiling module xil_defaultlib.FIFO2(width=32'b0100000,guarded=...
Compiling module xil_defaultlib.FIFO2(width=32'b0100011,guarded=...
Compiling module xil_defaultlib.FIFO2(width=32'b0100010,guarded=...
Compiling module xil_defaultlib.FIFO2(width=32'b0100100,guarded=...
Compiling module xil_defaultlib.FIFO2(width=32'b010,guarded=32'b...
Compiling module xil_defaultlib.mkOCL_Adapter
Compiling module xil_defaultlib.FIFO2(width=32'b01100001,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b01000111,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b01001001,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b0110,guarded=32'...
Compiling module xil_defaultlib.mkBoot_ROM
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b01000,p2de...
Compiling module xil_defaultlib.mkAXI4_Deburster_A
Compiling module xil_defaultlib.mkCSR_MIE
Compiling module xil_defaultlib.mkCSR_MIP
Compiling module xil_defaultlib.FIFO20(guarded=32'b01)
Compiling module xil_defaultlib.mkSoC_Map
Compiling module xil_defaultlib.mkCSR_RegFile
Compiling module xil_defaultlib.FIFO2(width=32'b01,guarded=32'b0...
Compiling module xil_defaultlib.RegFile(addr_width=32'b0101,data...
Compiling module xil_defaultlib.mkFPR_RegFile
Compiling module xil_defaultlib.mkGPR_RegFile
Compiling module xil_defaultlib.FIFO2(width=32'b010000011,guarde...
Compiling module xil_defaultlib.FIFO2(width=32'b010000000,guarde...
Compiling module xil_defaultlib.BRAM2(PIPELINED=1'b0,ADDR_WIDTH=...
Compiling module xil_defaultlib.BRAM2(PIPELINED=1'b0,ADDR_WIDTH=...
Compiling module xil_defaultlib.RegFile(addr_width=32'b0100,data...
Compiling module xil_defaultlib.RegFile(addr_width=32'b011,data_...
Compiling module xil_defaultlib.RegFile(addr_width=32'b010,data_...
Compiling module xil_defaultlib.mkTLB(dmem_not_imem=1'b1)
Compiling module xil_defaultlib.mkMMU_Cache(dmem_not_imem=1'b1)
Compiling module xil_defaultlib.mkTLB
Compiling module xil_defaultlib.mkMMU_Cache
Compiling module xil_defaultlib.mkNear_Mem
Compiling module xil_defaultlib.FIFOL1(width=32'b010000011)
Compiling module xil_defaultlib.FIFOL1(width=32'b01000101)
Compiling module xil_defaultlib.FIFOL1(width=32'b0100111111)
Compiling module xil_defaultlib.FIFOL1(width=32'b010010100)
Compiling module xil_defaultlib.FIFOL1(width=32'b011000011)
Compiling module xil_defaultlib.FIFOL1(width=32'b010001011)
Compiling module xil_defaultlib.FIFOL1(width=32'b011000100)
Compiling module xil_defaultlib.FIFOL1(width=32'b01101010)
Compiling module xil_defaultlib.FIFOL1(width=32'b0100000010)
Compiling module xil_defaultlib.FIFOL1(width=32'b010011000)
Compiling module xil_defaultlib.FIFOL1(width=32'b011001100)
Compiling module xil_defaultlib.FIFOL1(width=32'b011011000)
Compiling module xil_defaultlib.FIFOL1(width=32'b011001011)
Compiling module xil_defaultlib.FIFOL1(width=32'b010001101)
Compiling module xil_defaultlib.FIFOL1(width=32'b01000011)
Compiling module xil_defaultlib.FIFOL1(width=32'b010001001)
Compiling module xil_defaultlib.FIFO2(width=32'b011001010,guarde...
Compiling module xil_defaultlib.FIFO2(width=32'b01000110,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b011,guarded=32'b...
Compiling module xil_defaultlib.mkFPU
Compiling module xil_defaultlib.mkFBox_Core
Compiling module xil_defaultlib.mkFBox_Top
Compiling module xil_defaultlib.mkRISCV_MBox
Compiling module xil_defaultlib.BRAM2(PIPELINED=1'b0,ADDR_WIDTH=...
Compiling module xil_defaultlib.RegFile(addr_width=32'b01001,dat...
Compiling module xil_defaultlib.mkBranch_Predictor
Compiling module xil_defaultlib.mkCPU
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b01100,p2de...
Compiling module xil_defaultlib.FIFO2(width=32'b01010,guarded=32...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b0100,p2dep...
Compiling module xil_defaultlib.mkFabric_2x3
Compiling module xil_defaultlib.mkNear_Mem_IO_AXI4
Compiling module xil_defaultlib.mkPLIC_16_2_7
Compiling module xil_defaultlib.mkCore
Compiling module xil_defaultlib.mkFabric_AXI4
Compiling module xil_defaultlib.mkAWS_DDR4_Adapter
Compiling module xil_defaultlib.mkUART
Compiling module xil_defaultlib.mkAWS_SoC_Top
Compiling module xil_defaultlib.mkAWS_BSV_Top
Compiling module xil_defaultlib.cl_dram_dma
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test_null
Built simulation snapshot tb
