<profile>

<section name = "Vivado HLS Report for 'pwm'" level="0">
<item name = "Date">Thu May 30 22:38:11 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">PWM</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.702, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8, 8, 7, 7, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 6, -, -</column>
<column name="Expression">-, -, 0, 918</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 182, 206</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 100</column>
<column name="Register">-, -, 446, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="pwm_ctrl_s_axi_U">pwm_ctrl_s_axi, 2, 0, 182, 206</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="pwm_mul_mul_17s_1bkb_U1">pwm_mul_mul_17s_1bkb, i0 * i1</column>
<column name="pwm_mul_mul_17s_1bkb_U2">pwm_mul_mul_17s_1bkb, i0 * i1</column>
<column name="pwm_mul_mul_17s_1bkb_U3">pwm_mul_mul_17s_1bkb, i0 * i1</column>
<column name="pwm_mul_mul_17s_1bkb_U4">pwm_mul_mul_17s_1bkb, i0 * i1</column>
<column name="pwm_mul_mul_17s_1bkb_U5">pwm_mul_mul_17s_1bkb, i0 * i1</column>
<column name="pwm_mul_mul_17s_1bkb_U6">pwm_mul_mul_17s_1bkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_V_2_1_fu_327_p2">+, 0, 0, 40, 33, 33</column>
<column name="r_V_2_2_fu_388_p2">+, 0, 0, 40, 33, 33</column>
<column name="r_V_2_3_fu_449_p2">+, 0, 0, 40, 33, 33</column>
<column name="r_V_2_4_fu_510_p2">+, 0, 0, 40, 33, 33</column>
<column name="r_V_2_5_fu_599_p2">+, 0, 0, 40, 33, 33</column>
<column name="r_V_2_fu_261_p2">+, 0, 0, 40, 33, 33</column>
<column name="tmp_13_fu_230_p2">+, 0, 0, 23, 1, 16</column>
<column name="tmp_20_fu_354_p2">+, 0, 0, 23, 1, 16</column>
<column name="tmp_24_fu_415_p2">+, 0, 0, 23, 1, 16</column>
<column name="tmp_28_fu_476_p2">+, 0, 0, 23, 1, 16</column>
<column name="tmp_32_fu_537_p2">+, 0, 0, 23, 1, 16</column>
<column name="tmp_36_fu_626_p2">+, 0, 0, 23, 1, 16</column>
<column name="tmp_4_fu_289_p2">+, 0, 0, 23, 1, 16</column>
<column name="i_op_assign_fu_199_p2">-, 0, 0, 24, 17, 17</column>
<column name="r_V_fu_587_p2">-, 0, 0, 26, 19, 19</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="p_Repl2_0_trunc_fu_666_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Repl2_1_trunc_fu_689_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Repl2_2_trunc_fu_712_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Repl2_3_trunc_fu_735_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Repl2_4_trunc_fu_758_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Repl2_5_trunc_fu_787_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_20_1_fu_679_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_20_2_fu_702_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_20_3_fu_725_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_20_4_fu_748_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_20_5_fu_776_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_20_s_fu_656_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_12_1_fu_339_p2">icmp, 0, 0, 13, 15, 1</column>
<column name="tmp_12_2_fu_400_p2">icmp, 0, 0, 13, 15, 1</column>
<column name="tmp_12_3_fu_461_p2">icmp, 0, 0, 13, 15, 1</column>
<column name="tmp_12_4_fu_522_p2">icmp, 0, 0, 13, 15, 1</column>
<column name="tmp_12_5_fu_611_p2">icmp, 0, 0, 13, 15, 1</column>
<column name="tmp_17_1_fu_383_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_17_2_fu_444_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_17_3_fu_505_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_17_4_fu_566_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_17_5_fu_763_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_17_fu_322_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_1_fu_274_p2">icmp, 0, 0, 13, 15, 1</column>
<column name="tmp_5_fu_593_p2">icmp, 0, 0, 18, 19, 16</column>
<column name="tmp_7_fu_318_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_9_fu_220_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_s_fu_225_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_10_fu_707_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_11_fu_730_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_16_fu_753_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_18_fu_782_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_2_fu_661_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_8_fu_684_p2">or, 0, 0, 2, 1, 1</column>
<column name="out_V">select, 0, 0, 6, 1, 1</column>
<column name="tmp_12_fu_295_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_14_fu_236_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_15_fu_303_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_21_fu_360_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_22_fu_368_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_25_fu_421_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_26_fu_429_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_29_fu_482_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_30_fu_490_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_33_fu_543_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_34_fu_551_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_37_fu_632_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_38_fu_640_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="m_V_address0">41, 8, 3, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OP1_V_1_cast_reg_876">33, 0, 33, 0</column>
<column name="acc">16, 0, 16, 0</column>
<column name="acc_load_reg_900">16, 0, 16, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="max_duty_read_reg_858">16, 0, 16, 0</column>
<column name="min_duty_read_reg_864">16, 0, 16, 0</column>
<column name="out_p_V">6, 0, 6, 0</column>
<column name="p_Repl2_0_trunc_reg_1045">1, 0, 1, 0</column>
<column name="p_Repl2_1_trunc_reg_1050">1, 0, 1, 0</column>
<column name="p_Repl2_2_trunc_reg_1055">1, 0, 1, 0</column>
<column name="p_Repl2_3_trunc_reg_1060">1, 0, 1, 0</column>
<column name="p_Repl2_4_trunc_reg_1065">1, 0, 1, 0</column>
<column name="p_Repl2_5_trunc_reg_1070">1, 0, 1, 0</column>
<column name="p_Val2_1_reg_930">33, 0, 33, 0</column>
<column name="p_Val2_3_reg_980">33, 0, 33, 0</column>
<column name="p_Val2_4_reg_1000">33, 0, 33, 0</column>
<column name="p_Val2_5_reg_1025">33, 0, 33, 0</column>
<column name="p_Val2_s_4_reg_960">33, 0, 33, 0</column>
<column name="p_Val2_s_reg_885">33, 0, 33, 0</column>
<column name="period_read_reg_853">16, 0, 16, 0</column>
<column name="tmp_17_1_reg_975">1, 0, 1, 0</column>
<column name="tmp_17_2_reg_995">1, 0, 1, 0</column>
<column name="tmp_17_3_reg_1015">1, 0, 1, 0</column>
<column name="tmp_17_4_reg_1035">1, 0, 1, 0</column>
<column name="tmp_17_reg_955">1, 0, 1, 0</column>
<column name="tmp_39_reg_890">15, 0, 15, 0</column>
<column name="tmp_41_reg_935">15, 0, 15, 0</column>
<column name="tmp_43_reg_965">15, 0, 15, 0</column>
<column name="tmp_45_reg_985">15, 0, 15, 0</column>
<column name="tmp_47_reg_1005">15, 0, 15, 0</column>
<column name="tmp_49_reg_1030">15, 0, 15, 0</column>
<column name="tmp_5_reg_1040">1, 0, 1, 0</column>
<column name="tmp_6_cast_reg_921">16, 0, 33, 17</column>
<column name="tmp_7_reg_945">1, 0, 1, 0</column>
<column name="tmp_9_reg_911">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_AWVALID">in, 1, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_AWREADY">out, 1, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_AWADDR">in, 6, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_WVALID">in, 1, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_WREADY">out, 1, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_WDATA">in, 32, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_WSTRB">in, 4, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_ARVALID">in, 1, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_ARREADY">out, 1, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_ARADDR">in, 6, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_RVALID">out, 1, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_RREADY">in, 1, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_RDATA">out, 32, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_RRESP">out, 2, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_BVALID">out, 1, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_BREADY">in, 1, s_axi, ctrl, array</column>
<column name="s_axi_ctrl_BRESP">out, 2, s_axi, ctrl, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pwm, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pwm, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pwm, return value</column>
<column name="out_V">out, 6, ap_none, out_V, pointer</column>
</table>
</item>
</section>
</profile>
