<!doctype html>
<html lang="en">
  <head>
    <!-- Required meta tags -->
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <title>Polytechnic Notes</title>
    <link rel="icon" href="img/favicon.png">
    <!-- Bootstrap CSS -->
    <link rel="stylesheet" href="../css/bootstrap.min.css">
    <!-- animate CSS -->
    <link rel="stylesheet" href="../css/animate.css">
    <!-- owl carousel CSS -->
    <link rel="stylesheet" href="../css/owl.carousel.min.css">
    <!-- themify CSS -->
    <link rel="stylesheet" href="../css/themify-icons.css">
    <!-- flaticon CSS -->
    <link rel="stylesheet" href="../css/flaticon.css">
    <!-- font awesome CSS -->
    <link rel="stylesheet" href="../css/magnific-popup.css">
    <!-- swiper CSS -->
    <link rel="stylesheet" href="../css/slick.css">
    <!-- style CSS -->
    <link rel="stylesheet" href="../css/style.css">
  </head>
  <body>
    <!--::header part start::-->
    <header class="main_menu home_menu">
      <div class="container">
        <div class="row align-items-center">
          <div class="col-lg-12">
            <nav class="navbar navbar-expand-lg navbar-light">
              <!-- <a class="navbar-brand" href="index.html"> <img src="" alt="logo"> POLYTECHNIC NOTES </a> -->
              <h2 class= "text-center" > <b>POLYTECHNIC NOTES </b></h2>
              <div class="collapse navbar-collapse main-menu-item justify-content-end"
                id="navbarSupportedContent">
                <ul class="navbar-nav align-items-center">
                  <li class="nav-item active">
                    <a class="nav-link" href="#section-home"></a>
                  </li>
                  <li class="nav-item">
                    <a class="nav-link" href="#Section-whyUs"></a>
                  </li>
                  <li class="nav-item">
                    <a class="nav-link" href="#Section-OurServices"></a>
                  </li>
                  <li class="nav-item">
                    <a class="nav-link" href="#Section-Team"></a>
                  </li>
                  <!-- <li class="nav-item dropdown">
                    <a class="nav-link dropdown-toggle" href="blog.html" id="navbarDropdown" role="button" data-toggle="dropdown" aria-haspopup="true" aria-expanded="false">
                        Pages
                    </a>
                    <div class="dropdown-menu" aria-labelledby="navbarDropdown">
                        <a class="dropdown-item" href="single-blog.html">Single blog</a>
                        <a class="dropdown-item" href="elements.html">Elements</a>
                    </div>
                    </li> -->
                  <li class="nav-item">
                    <a class="nav-link" href="index.html">HOME</a>
                  </li>
                  <li class="d-none d-lg-block">
                    <a class="btn_1" href="#">Get a Quote</a>
                  </li>
                </ul>
              </div>
            </nav>
          </div>
        </div>
      </div>
    </header>
    <!-- Header part end-->
    <section class="contact-section ">
      <div class="row justify-content-center">
        <div class="col-xl-10">
          <div class="section-top-border ">
            <br>
            <hr>
            <br>
            <h2 class="text-sm-center">Previous Year Question Paper  </h2>
            <p class="text-sm-center"><b>Computer Architecture</b></p> <br>

            <div class="row card">
              <br>
              <div class="col-lg-12 single_feature_part" >
                <blockquote class="generic-blockquote">
                  
                  <b>TOPIC-1 COMPUTER ARCHITECTURE</b><br>
                  - Register Transfer and Micro operations, Register Transfer: Bus and
                    Memory Transfers. <br>
                  - Three-State Bus Buffers, Memory Transfer. <br>
                  - Arithmetic Micro operations: Binary Adder, Binary Adder Subtractor,
                  Half Adder and Full Adder Binary Incrementer. <br>
                 - Arithmetic Circuit, Logic Micro operations: List of Logic
                        operations, Hardware, Implementation. <br>
                        - Shift Micro-operations: Hardware Implementation <br> <br>
                        <a href="Coming_soon.html" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div>
            </div>
            <br>
            <div class="row card">
              <br>
              <div class="col-lg-12">
                <blockquote class="generic-blockquote">
                 
                  <b>TOPIC-2 BASIC COMPUTER ORGANIZATION AND DESIGN </b><br>
                  - Instruction Codes: Stored Program Organization, Indirect
                    Address Computer Registers: Common Bus System, Computer
                    Instruction: Instruction Set Completeness Timing and Control<br>
                    - Instruction Cycle: Fetch and Decode, Type of Instruction, Register-
                    Reference Instructions Memory-Reference Instructions: AND to AC,
                    ADD to AC, Load to AC, Store to AC,<br>
                   - Branch Unconditionally, Branch and Save Return Address, ISZ,
                    Control
                    Flowchart
                    Input-Output
                    Configuration,
                    Input-Output
                    Instructions, Program Interrupt, Interrupt Cycle<br>
                  - Complete Computer Description, Design of Basic Computer: Control
                  Logic Gates, Control of Registers and Memory, Control of Single flip-
                  flops, Control of Common Bus<br>
                 - Design of Accumulator Logic: Control of AC Register, Adder and Logic
                 Circuit, Character Manipulation, Program Interrupt.<br> <br>
                 <a href="Coming_soon.html" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div>
            </div>
            <br>
            <div class="row card ">
              <br>
              <div class="col-lg-12">
                <blockquote class="generic-blockquote">
                 
                  <b>TOPIC-3 CENTRAL PROCESSING UNIT</b><br>
                  Introduction <br>
                  - General Register Organization: Control Word
                  Stack Organization: Register Stack, Memory Stack, Reverse Polish
                  Notation, Evaluation of Arithmetic Expressions
                  Instruction Formats: Three Address Instructions, Two Address
                  Instructions, One Address Instructions, Zero Address Instructions, RISC
                  Instructions
                  Addressing Modes <br>
                  - Data Transfer and Manipulation: Data Transfer Instructions, Data
                  Manipulation Instructions, Arithmetic Instructions, Logical and Bit
                  Manipulation Instructions, Shift Instructions <br>
                  - Program Control: Status Bit Conditions, Conditional Branch Instructions
                  Subroutine Call and Return, Program Interrupt, Types of Interrupts
                  Reduced Instruction Set Computer (RISC): CISC Characteristics, RISC
                  Characteristics, Overlapped Register Windows<br> <br>
                  <a href="Coming_soon.html" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div>
            </div>
            <br>
            <div class="row card">
              <br>
              <div class="col-lg-12">
                <blockquote class="generic-blockquote">
                
                  <b>TOPIC-4 INPUT OUTPUT ORGANIZATION </b><br>
                  - Peripheral Devices: ASCII Alphanumeric Characters <br>
                       - Input-Output Interface: I/O Bus and Interface Modules, I/O Versus
                       Memory Bus, Isolated versus Memory-Mapped I/O
                       Asynchronous Data Transfer: Strobe Control, Handshaking,
                       Asynchronous Serial Transfer, Asynchronous Communication Interface
                       First-In, First-Out, Buffer
                       Modes of Transfer: Interrupt-Initiated I/O, Software Considerations
                       Priority Interrupt: Daisy-Chaining Priority, Parallel Priority Interrupt,
                       Priority Encoder, Software Routines, <br>
                        - Direct Memory Access (DMA): DMA Controller, DMA Transfer
                        Input-Output Processor: CPU-IOP Communication
                        Serial Communication: Character-Oriented Protocol, Data Transparency
                        Bit-Oriented Protocol<br> <br>
                        <a href="Coming_soon.html" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div>
            </div>
            <br>
            <div class="row card">
              <br>
              <div class="col-lg-12">
                <blockquote class="generic-blockquote">
               
                  <b>TOPIC-5 MEMORY ORGANIZATION </b><br>
                  - Memory Hierarchy <br>
                  - Main Memory: RAM and ROM Chips, Memory Address Map, Memory <br>
                  - Connection to CPU <br>
                  - Auxiliary Memory: Magnetic Disks, Magnetic Tape, CD, DVD <br>
                  - Associative Memory: Hardware Organization, Read <br>
                  - Operation, Write Operation <br>
                  - Cache Memory: Associative Mapping, Direct Mapping, Set-Associative <br>
                  - Mapping, Writing into Cache, Cache Initialization <br>
                  - Virtual Memory: Address Space and Memory Space, Address Mapping<br> <br>
                  <a href="Coming_soon.html" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div>
            </div> 
            <br>
            <div class="row card">
              <br>
              <div class="col-lg-12">
                <blockquote class="generic-blockquote">
                 
                  <b>TOPIC-6 Advance Processor Architectures</b><br>
                  - Instruction Pipelining, Arithmetic Pipelining, Super Scalar Processors, VLIW
                  Processors, Parallel Processing, Flynn’s Classification of Parallel Processing,
                  Vector Computers, Array Processors, Distributed Shared Memory Parallel
                  Computers. Cluster of Workstations.<br> <br>
                  <a href="Coming_soon.html" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div> 
            </div>
          </div>
        </div>
      </div>
    </section>
    <hr>
    <!-- footer part start-->
    <!-- footer part end-->
    <!-- jquery plugins here-->
    <!-- jquery -->
    <script src="../js/jquery-1.12.1.min.js"></script>
    <!-- popper js -->
    <script src="../js/popper.min.js"></script>
    <!-- bootstrap js -->
    <script src="../js/bootstrap.min.js"></script>
    <!-- easing js -->
    <script src="../js/jquery.magnific-popup.js"></script>
    <!-- swiper js -->
    <script src="../js/swiper.min.js"></script>
    <!-- swiper js -->
    <script src="../js/masonry.pkgd.js"></script>
    <!-- particles js -->
    <script src="../js/owl.carousel.min.js"></script>
    <script src="../js/jquery.nice-select.min.js"></script>
    <!-- swiper js -->
    <script src="../js/slick.min.js"></script>
    <script src="../js/jquery.counterup.min.js"></script>
    <script src="../js/waypoints.min.js"></script>
    <!-- custom js -->
    <script src="../js/custom.js"></script>
  </body>
</html>