Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 11 11:55:20 2024
| Host         : yudi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FFT_wrapper_control_sets_placed.rpt
| Design       : FFT_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            2 |
|      5 |            1 |
|     11 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | FFT/addr_gen/fft_done_i_1_n_0       | FFT/Butterfly_op/SR[0] |                1 |              1 |
|  clk_IBUF_BUFG | load_done_i_1_n_0                   | FFT/Butterfly_op/SR[0] |                1 |              1 |
|  clk_IBUF_BUFG |                                     | FFT/Butterfly_op/SR[0] |                3 |              4 |
|  clk_IBUF_BUFG | FFT/addr_gen/mem_1_state[3]_i_1_n_0 | FFT/Butterfly_op/SR[0] |                2 |              4 |
|  clk_IBUF_BUFG | load_data_IBUF                      | FFT/Butterfly_op/SR[0] |                1 |              5 |
|  clk_IBUF_BUFG | FFT/addr_gen/data_count[10]_i_1_n_0 | FFT/Butterfly_op/SR[0] |                4 |             11 |
+----------------+-------------------------------------+------------------------+------------------+----------------+


