[Rocket](Readme.md)/[rocket](https://github.com/freechipsproject/rocket-chip/tree/master/src/main/scala/rocket)
========================
*The Rocket core.*

*****************

+ [ALU](rocket/ALU.md)<br>
  Rocket ALU implementation.
+ [HellaCacheArbiter](rocket/HellaCacheArbiter.md)<br>
  Arbiters used in the Rocket core.
+ [BTB](rocket/BTB.md)<br>
  Branch target buffer.
+ [Breakpoint](rocket/Breakpoint.md)<br>
  Breakpoint module.
+ [HellaCache](rocket/HellaCache.md)<br>
  Base module of cachesxs.
+ [IBuf](rocket/IBuf.md)<br>
  A buffer in between of IF and ID to handle RVC.
+ [RVC](rocket/RVC.md)<br>
  RVC decoder.

<br><br><br><p align="right">
<sub>
Last updated: 08/07/2017<br>
[CC-BY](https://creativecommons.org/licenses/by/3.0/), &copy; (2017) [Wei Song](mailto:wsong83@gmail.com)<br>
[Apache 2.0](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.SiFive), &copy; (2016-2017) SiFive, Inc<br>
[BSD](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.Berkeley), &copy; (2012-2014, 2016) The Regents of the University of California (Regents)
</sub>
</p>
