<stg><name>convolution_filter</name>


<trans_list>

<trans id="901" from="1" to="2">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="2" to="3">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="3" to="31">
<condition id="534">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="3" to="4">
<condition id="562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="4" to="5">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="5" to="6">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="6" to="7">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="7" to="8">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="8" to="9">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="9" to="10">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="10" to="11">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="11" to="12">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="12" to="13">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="13" to="14">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="14" to="15">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="15" to="16">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="16" to="17">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="17" to="18">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="18" to="19">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="19" to="20">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="20" to="21">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="21" to="22">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="22" to="23">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="23" to="24">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="24" to="25">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="25" to="26">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="26" to="27">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="27" to="28">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="28" to="29">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="29" to="30">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="30" to="2">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32">
<![CDATA[
.preheader51.preheader:0  %convolution_filter_ap_int_ap_2 = alloca i32

]]></node>
<StgValue><ssdm name="convolution_filter_ap_int_ap_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32">
<![CDATA[
.preheader51.preheader:1  %convolution_filter_ap_int_ap_1 = alloca i32

]]></node>
<StgValue><ssdm name="convolution_filter_ap_int_ap_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="8" op_0_bw="32">
<![CDATA[
.preheader51.preheader:2  %in_temp_V_1 = alloca i8

]]></node>
<StgValue><ssdm name="in_temp_V_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="32">
<![CDATA[
.preheader51.preheader:3  %window_V_5_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_5_6_loc_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="32">
<![CDATA[
.preheader51.preheader:4  %window_V_4_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_4_6_loc_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="32">
<![CDATA[
.preheader51.preheader:5  %window_V_3_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_3_6_loc_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="32">
<![CDATA[
.preheader51.preheader:6  %window_V_2_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_2_6_loc_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="8" op_0_bw="32">
<![CDATA[
.preheader51.preheader:7  %window_V_1_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_1_6_loc_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="32">
<![CDATA[
.preheader51.preheader:8  %window_V_0_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_0_6_loc_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader51.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap([51 x i8]* %kernel_config_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader51.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader51.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader51.preheader:12  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @convolution_filter_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader51.preheader:13  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([51 x i8]* %kernel_config_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader51.preheader:14  call void (...)* @_ssdm_op_SpecInterface([51 x i8]* %kernel_config_V, [10 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader51.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader51.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader51.preheader:17  %kernel_config_V_addr = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 49

]]></node>
<StgValue><ssdm name="kernel_config_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader51.preheader:18  %kernel_config_V_addr_1 = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 50

]]></node>
<StgValue><ssdm name="kernel_config_V_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="8" op_0_bw="8">
<![CDATA[
.preheader51.preheader:19  %window_V_0_6_load = load i8* @window_V_0_6, align 1

]]></node>
<StgValue><ssdm name="window_V_0_6_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="8">
<![CDATA[
.preheader51.preheader:20  %window_V_1_6_load = load i8* @window_V_1_6, align 1

]]></node>
<StgValue><ssdm name="window_V_1_6_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="8">
<![CDATA[
.preheader51.preheader:21  %window_V_2_6_load = load i8* @window_V_2_6, align 1

]]></node>
<StgValue><ssdm name="window_V_2_6_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="8">
<![CDATA[
.preheader51.preheader:22  %window_V_3_6_load = load i8* @window_V_3_6, align 1

]]></node>
<StgValue><ssdm name="window_V_3_6_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="8">
<![CDATA[
.preheader51.preheader:23  %window_V_4_6_load = load i8* @window_V_4_6, align 1

]]></node>
<StgValue><ssdm name="window_V_4_6_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="8">
<![CDATA[
.preheader51.preheader:24  %window_V_5_6_load = load i8* @window_V_5_6, align 1

]]></node>
<StgValue><ssdm name="window_V_5_6_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="8">
<![CDATA[
.preheader51.preheader:25  %window_V_6_6_load = load i8* @window_V_6_6, align 1

]]></node>
<StgValue><ssdm name="window_V_6_6_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51.preheader:26  store i8 %window_V_0_6_load, i8* %window_V_0_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51.preheader:27  store i8 %window_V_1_6_load, i8* %window_V_1_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51.preheader:28  store i8 %window_V_2_6_load, i8* %window_V_2_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51.preheader:29  store i8 %window_V_3_6_load, i8* %window_V_3_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51.preheader:30  store i8 %window_V_4_6_load, i8* %window_V_4_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51.preheader:31  store i8 %window_V_5_6_load, i8* %window_V_5_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51.preheader:32  store i8 %window_V_6_6_load, i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:33  store i32 0, i32* %convolution_filter_ap_int_ap_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:34  store i32 0, i32* %convolution_filter_ap_int_ap_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:35  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i19 [ 0, %.preheader51.preheader ], [ %indvar_flatten_next, %._crit_edge66 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:1  %convolution_mulfilter_ap_int_ap = phi i19 [ 0, %.preheader51.preheader ], [ %convolution_filter_ap_int_ap_7, %._crit_edge66 ]

]]></node>
<StgValue><ssdm name="convolution_mulfilter_ap_int_ap"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:2  %row = phi i9 [ 0, %.preheader51.preheader ], [ %row_mid2, %._crit_edge66 ]

]]></node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:3  %convolution_filter_ap_int_ap_3 = phi i19 [ 0, %.preheader51.preheader ], [ %tmp_32, %._crit_edge66 ]

]]></node>
<StgValue><ssdm name="convolution_filter_ap_int_ap_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:4  %col = phi i10 [ 0, %.preheader51.preheader ], [ %col_1, %._crit_edge66 ]

]]></node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:12  %exitcond_flatten = icmp eq i19 %indvar_flatten, -213719

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:13  %indvar_flatten_next = add i19 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %exitcond_flatten, label %7, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 310569, i64 310569, i64 310569)

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.reset:2  %tmp_2 = add i19 %convolution_mulfilter_ap_int_ap, 643

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:3  %exitcond = icmp eq i10 %col, -381

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.reset:4  %convolution_filter_ap_int_ap_6 = select i1 %exitcond, i19 %tmp_2, i19 %convolution_filter_ap_int_ap_3

]]></node>
<StgValue><ssdm name="convolution_filter_ap_int_ap_6"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:5  %col_mid2 = select i1 %exitcond, i10 0, i10 %col

]]></node>
<StgValue><ssdm name="col_mid2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:6  %row_s = add i9 %row, 1

]]></node>
<StgValue><ssdm name="row_s"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:7  %tmp_mid1 = icmp ult i9 %row_s, -32

]]></node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:8  %tmp = icmp ult i9 %row, -32

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:9  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp

]]></node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:10  %tmp_2_mid1 = icmp ugt i9 %row_s, 2

]]></node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:11  %tmp_9 = icmp ugt i9 %row, 2

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:12  %tmp_2_mid2 = select i1 %exitcond, i1 %tmp_2_mid1, i1 %tmp_9

]]></node>
<StgValue><ssdm name="tmp_2_mid2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.reset:13  %convolution_filter_ap_int_ap_7 = select i1 %exitcond, i19 %tmp_2, i19 %convolution_mulfilter_ap_int_ap

]]></node>
<StgValue><ssdm name="convolution_filter_ap_int_ap_7"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:14  %row_mid2 = select i1 %exitcond, i9 %row_s, i9 %row

]]></node>
<StgValue><ssdm name="row_mid2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:15  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:16  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.reset:18  %tmp_4 = icmp ult i19 %convolution_filter_ap_int_ap_6, 49

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:19  br i1 %tmp_4, label %._crit_edge63, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_6 = icmp eq i19 %convolution_filter_ap_int_ap_6, 49

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_6, label %2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_8 = icmp eq i19 %convolution_filter_ap_int_ap_6, 50

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_8, label %4, label %._crit_edge64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_2 = load i8* %kernel_config_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge64:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_1 = load i8* %kernel_config_V_addr, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader45.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge63:0  %convolution_filter_ap_int_ap_4 = load i32* %convolution_filter_ap_int_ap_2

]]></node>
<StgValue><ssdm name="convolution_filter_ap_int_ap_4"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge63:1  %convolution_filter_ap_int_ap_5 = load i32* %convolution_filter_ap_int_ap_1

]]></node>
<StgValue><ssdm name="convolution_filter_ap_int_ap_5"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge63:2  %tmp_5 = icmp sgt i32 %convolution_filter_ap_int_ap_4, 6

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge63:3  %tmp_7 = add nsw i32 1, %convolution_filter_ap_int_ap_5

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge63:4  %sel_SEBB = select i1 %tmp_5, i32 %tmp_7, i32 %convolution_filter_ap_int_ap_5

]]></node>
<StgValue><ssdm name="sel_SEBB"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge63:5  %sel_SEBB1 = select i1 %tmp_5, i32 0, i32 %convolution_filter_ap_int_ap_4

]]></node>
<StgValue><ssdm name="sel_SEBB1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge63:6  %tmp_s = zext i19 %convolution_filter_ap_int_ap_6 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge63:7  %kernel_config_V_addr_2 = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="kernel_config_V_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge63:8  %kernel_config_V_load = load i8* %kernel_config_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge63:9  %tmp_64 = trunc i32 %sel_SEBB to i3

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge63:10  %tmp_65 = trunc i32 %sel_SEBB1 to i3

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
._crit_edge63:11  switch i3 %tmp_64, label %branch6 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch5:0  switch i3 %tmp_65, label %branch48 [
    i3 0, label %branch42
    i3 1, label %branch43
    i3 2, label %branch44
    i3 3, label %branch45
    i3 -4, label %branch46
    i3 -3, label %branch47
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch5129:0  br label %._crit_edge6376

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch4:0  switch i3 %tmp_65, label %branch41 [
    i3 0, label %branch35
    i3 1, label %branch36
    i3 2, label %branch37
    i3 3, label %branch38
    i3 -4, label %branch39
    i3 -3, label %branch40
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch4120:0  br label %._crit_edge6376

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch3:0  switch i3 %tmp_65, label %branch34 [
    i3 0, label %branch28
    i3 1, label %branch29
    i3 2, label %branch30
    i3 3, label %branch31
    i3 -4, label %branch32
    i3 -3, label %branch33
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch3111:0  br label %._crit_edge6376

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch2:0  switch i3 %tmp_65, label %branch27 [
    i3 0, label %branch21
    i3 1, label %branch22
    i3 2, label %branch23
    i3 3, label %branch24
    i3 -4, label %branch25
    i3 -3, label %branch26
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch2102:0  br label %._crit_edge6376

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch1:0  switch i3 %tmp_65, label %branch20 [
    i3 0, label %branch14
    i3 1, label %branch15
    i3 2, label %branch16
    i3 3, label %branch17
    i3 -4, label %branch18
    i3 -3, label %branch19
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch193:0  br label %._crit_edge6376

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch0:0  switch i3 %tmp_65, label %branch13 [
    i3 0, label %branch7
    i3 1, label %branch8
    i3 2, label %branch9
    i3 3, label %branch10
    i3 -4, label %branch11
    i3 -3, label %branch12
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch084:0  br label %._crit_edge6376

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch6:0  switch i3 %tmp_65, label %branch55 [
    i3 0, label %branch49
    i3 1, label %branch50
    i3 2, label %branch51
    i3 3, label %branch52
    i3 -4, label %branch53
    i3 -3, label %branch54
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch6138:0  br label %._crit_edge6376

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6376:0  %tmp_3 = add nsw i32 %sel_SEBB1, 1

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6376:1  store i32 %sel_SEBB, i32* %convolution_filter_ap_int_ap_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6376:2  store i32 %tmp_3, i32* %convolution_filter_ap_int_ap_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6376:3  br label %.preheader45.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader45.preheader.0:70  %tmp_10 = icmp ult i10 %col_mid2, -384

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45.preheader.0:71  br i1 %tmp_10, label %.preheader.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:0  %tmp_11 = zext i10 %col_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="line_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="line_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %line_buffer_V_2_addr = getelementptr [640 x i8]* @line_buffer_V_2, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="line_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %line_buffer_V_3_addr = getelementptr [640 x i8]* @line_buffer_V_3, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="line_buffer_V_3_addr"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %line_buffer_V_4_addr = getelementptr [640 x i8]* @line_buffer_V_4, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="line_buffer_V_4_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %line_buffer_V_5_addr = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="line_buffer_V_5_addr"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_5_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:0  %or_cond = and i1 %tmp_10, %tmp_mid2

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %or_cond, label %6, label %.loopexit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)

]]></node>
<StgValue><ssdm name="in_temp_V"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %in_temp_V, i8* @window_V_6_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit._crit_edge:0  %tmp_13 = icmp ugt i10 %col_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge:1  %or_cond1 = and i1 %tmp_2_mid2, %tmp_13

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:2  br i1 %or_cond1, label %pixel_weighted_average.exit, label %._crit_edge66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge66:0  %tmp_32 = add i19 %convolution_filter_ap_int_ap_6, 1

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge66:1  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str10, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge66:2  %col_1 = add i10 %col_mid2, 1

]]></node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge66:3  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="8">
<![CDATA[
:5  %in_temp_V_1_load = load i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name="in_temp_V_1_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="8">
<![CDATA[
:6  %window_V_5_6_loc_1_load = load i8* %window_V_5_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_5_6_loc_1_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="8">
<![CDATA[
:7  %window_V_4_6_loc_1_load = load i8* %window_V_4_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_4_6_loc_1_load"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="8">
<![CDATA[
:8  %window_V_3_6_loc_1_load = load i8* %window_V_3_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_3_6_loc_1_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="8">
<![CDATA[
:9  %window_V_2_6_loc_1_load = load i8* %window_V_2_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_2_6_loc_1_load"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="8">
<![CDATA[
:10  %window_V_1_6_loc_1_load = load i8* %window_V_1_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_1_6_loc_1_load"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="8" op_0_bw="8">
<![CDATA[
:11  %window_V_0_6_loc_1_load = load i8* %window_V_0_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_0_6_loc_1_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_2 = load i8* %kernel_config_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_config_V_load_2, i8* @kernel_off_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_1 = load i8* %kernel_config_V_addr, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_config_V_load_1, i8* @kernel_sum_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge63:8  %kernel_config_V_load = load i8* %kernel_config_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %branch5129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %branch5129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %branch5129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %branch5129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch43:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %branch5129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %branch5129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch48:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="5"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %branch5129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch40:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %branch4120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch39:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %branch4120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch38:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %branch4120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch37:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch4120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch36:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %branch4120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %branch4120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch41:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="4"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %branch4120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch3111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch32:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %branch3111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch31:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %branch3111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch30:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch3111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch3111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %branch3111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch34:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="3"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %branch3111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch2102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch2102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch2102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %branch2102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch2102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch21:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %branch2102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="2"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch2102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch19:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %branch193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch18:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %branch193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %branch193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch16:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %branch193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch14:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="1"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %branch193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch084

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch084

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch084

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch084

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch084

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch084

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="0"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch084

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="5"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %branch6138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="4"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch6138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="3"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="3"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch6138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="2"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="2"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch6138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="1"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch50:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="1"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch6138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch49:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch6138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="7"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch55:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="6"/>
<literal name="tmp_65" val="7"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_64" val="7"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %branch6138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  store i8 %line_buffer_V_0_load, i8* @window_V_0_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:6  store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7  store i8 %line_buffer_V_1_load, i8* @window_V_1_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:10  store i8 %line_buffer_V_2_load, i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  store i8 %line_buffer_V_2_load, i8* @window_V_2_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:14  store i8 %line_buffer_V_3_load, i8* %line_buffer_V_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:15  store i8 %line_buffer_V_3_load, i8* @window_V_3_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:18  store i8 %line_buffer_V_4_load, i8* %line_buffer_V_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:19  store i8 %line_buffer_V_4_load, i8* @window_V_4_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_5_load"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:22  store i8 %line_buffer_V_5_load, i8* %line_buffer_V_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:23  store i8 %line_buffer_V_5_load, i8* @window_V_5_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:24  store i8 %line_buffer_V_0_load, i8* %window_V_0_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:25  store i8 %line_buffer_V_1_load, i8* %window_V_1_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:26  store i8 %line_buffer_V_2_load, i8* %window_V_2_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:27  store i8 %line_buffer_V_3_load, i8* %window_V_3_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:28  store i8 %line_buffer_V_4_load, i8* %window_V_4_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:29  store i8 %line_buffer_V_5_load, i8* %window_V_5_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:30  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_12 = zext i10 %col_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_V_5_addr_1 = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="line_buffer_V_5_addr_1"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 %in_temp_V, i8* %line_buffer_V_5_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %in_temp_V, i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:0  %window_V_0_1_load = load i8* @window_V_0_1, align 1

]]></node>
<StgValue><ssdm name="window_V_0_1_load"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:1  %window_V_0_2_load = load i8* @window_V_0_2, align 2

]]></node>
<StgValue><ssdm name="window_V_0_2_load"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:2  store i8 %window_V_0_2_load, i8* @window_V_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:3  %window_V_0_3_load = load i8* @window_V_0_3, align 1

]]></node>
<StgValue><ssdm name="window_V_0_3_load"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:4  store i8 %window_V_0_3_load, i8* @window_V_0_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:5  %window_V_0_4_load = load i8* @window_V_0_4, align 4

]]></node>
<StgValue><ssdm name="window_V_0_4_load"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:6  store i8 %window_V_0_4_load, i8* @window_V_0_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:7  %window_V_0_5_load = load i8* @window_V_0_5, align 1

]]></node>
<StgValue><ssdm name="window_V_0_5_load"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:8  store i8 %window_V_0_5_load, i8* @window_V_0_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:9  store i8 %window_V_0_6_loc_1_load, i8* @window_V_0_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:10  %window_V_1_1_load = load i8* @window_V_1_1, align 1

]]></node>
<StgValue><ssdm name="window_V_1_1_load"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:11  %window_V_1_2_load = load i8* @window_V_1_2, align 1

]]></node>
<StgValue><ssdm name="window_V_1_2_load"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:12  store i8 %window_V_1_2_load, i8* @window_V_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:13  %window_V_1_3_load = load i8* @window_V_1_3, align 1

]]></node>
<StgValue><ssdm name="window_V_1_3_load"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:14  store i8 %window_V_1_3_load, i8* @window_V_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:15  %window_V_1_4_load = load i8* @window_V_1_4, align 1

]]></node>
<StgValue><ssdm name="window_V_1_4_load"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:16  store i8 %window_V_1_4_load, i8* @window_V_1_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:17  %window_V_1_5_load = load i8* @window_V_1_5, align 1

]]></node>
<StgValue><ssdm name="window_V_1_5_load"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:18  store i8 %window_V_1_5_load, i8* @window_V_1_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:19  store i8 %window_V_1_6_loc_1_load, i8* @window_V_1_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:20  %window_V_2_1_load = load i8* @window_V_2_1, align 1

]]></node>
<StgValue><ssdm name="window_V_2_1_load"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:21  %window_V_2_2_load = load i8* @window_V_2_2, align 2

]]></node>
<StgValue><ssdm name="window_V_2_2_load"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:22  store i8 %window_V_2_2_load, i8* @window_V_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:23  %window_V_2_3_load = load i8* @window_V_2_3, align 1

]]></node>
<StgValue><ssdm name="window_V_2_3_load"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:24  store i8 %window_V_2_3_load, i8* @window_V_2_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:25  %window_V_2_4_load = load i8* @window_V_2_4, align 2

]]></node>
<StgValue><ssdm name="window_V_2_4_load"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:26  store i8 %window_V_2_4_load, i8* @window_V_2_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:27  %window_V_2_5_load = load i8* @window_V_2_5, align 1

]]></node>
<StgValue><ssdm name="window_V_2_5_load"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:28  store i8 %window_V_2_5_load, i8* @window_V_2_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:29  store i8 %window_V_2_6_loc_1_load, i8* @window_V_2_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:30  %window_V_3_1_load = load i8* @window_V_3_1, align 1

]]></node>
<StgValue><ssdm name="window_V_3_1_load"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:31  %window_V_3_2_load = load i8* @window_V_3_2, align 1

]]></node>
<StgValue><ssdm name="window_V_3_2_load"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:32  store i8 %window_V_3_2_load, i8* @window_V_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:33  %window_V_3_3_load = load i8* @window_V_3_3, align 1

]]></node>
<StgValue><ssdm name="window_V_3_3_load"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:34  store i8 %window_V_3_3_load, i8* @window_V_3_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:35  %window_V_3_4_load = load i8* @window_V_3_4, align 1

]]></node>
<StgValue><ssdm name="window_V_3_4_load"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:36  store i8 %window_V_3_4_load, i8* @window_V_3_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:37  %window_V_3_5_load = load i8* @window_V_3_5, align 1

]]></node>
<StgValue><ssdm name="window_V_3_5_load"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:38  store i8 %window_V_3_5_load, i8* @window_V_3_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:39  store i8 %window_V_3_6_loc_1_load, i8* @window_V_3_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:40  %window_V_4_1_load = load i8* @window_V_4_1, align 1

]]></node>
<StgValue><ssdm name="window_V_4_1_load"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:41  %window_V_4_2_load = load i8* @window_V_4_2, align 2

]]></node>
<StgValue><ssdm name="window_V_4_2_load"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:42  store i8 %window_V_4_2_load, i8* @window_V_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:43  %window_V_4_3_load = load i8* @window_V_4_3, align 1

]]></node>
<StgValue><ssdm name="window_V_4_3_load"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:44  store i8 %window_V_4_3_load, i8* @window_V_4_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:45  %window_V_4_4_load = load i8* @window_V_4_4, align 4

]]></node>
<StgValue><ssdm name="window_V_4_4_load"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:46  store i8 %window_V_4_4_load, i8* @window_V_4_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:47  %window_V_4_5_load = load i8* @window_V_4_5, align 1

]]></node>
<StgValue><ssdm name="window_V_4_5_load"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:48  store i8 %window_V_4_5_load, i8* @window_V_4_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:49  store i8 %window_V_4_6_loc_1_load, i8* @window_V_4_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:50  %window_V_5_1_load = load i8* @window_V_5_1, align 1

]]></node>
<StgValue><ssdm name="window_V_5_1_load"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:51  %window_V_5_2_load = load i8* @window_V_5_2, align 1

]]></node>
<StgValue><ssdm name="window_V_5_2_load"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:52  store i8 %window_V_5_2_load, i8* @window_V_5_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:53  %window_V_5_3_load = load i8* @window_V_5_3, align 1

]]></node>
<StgValue><ssdm name="window_V_5_3_load"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:54  store i8 %window_V_5_3_load, i8* @window_V_5_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:55  %window_V_5_4_load = load i8* @window_V_5_4, align 1

]]></node>
<StgValue><ssdm name="window_V_5_4_load"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:56  store i8 %window_V_5_4_load, i8* @window_V_5_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:57  %window_V_5_5_load = load i8* @window_V_5_5, align 1

]]></node>
<StgValue><ssdm name="window_V_5_5_load"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:58  store i8 %window_V_5_5_load, i8* @window_V_5_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:59  store i8 %window_V_5_6_loc_1_load, i8* @window_V_5_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:60  %window_V_6_1_load = load i8* @window_V_6_1, align 1

]]></node>
<StgValue><ssdm name="window_V_6_1_load"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:61  %window_V_6_2_load = load i8* @window_V_6_2, align 2

]]></node>
<StgValue><ssdm name="window_V_6_2_load"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:62  store i8 %window_V_6_2_load, i8* @window_V_6_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:63  %window_V_6_3_load = load i8* @window_V_6_3, align 1

]]></node>
<StgValue><ssdm name="window_V_6_3_load"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:64  store i8 %window_V_6_3_load, i8* @window_V_6_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:65  %window_V_6_4_load = load i8* @window_V_6_4, align 2

]]></node>
<StgValue><ssdm name="window_V_6_4_load"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:66  store i8 %window_V_6_4_load, i8* @window_V_6_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="8" op_0_bw="8">
<![CDATA[
.preheader45.preheader.0:67  %window_V_6_5_load = load i8* @window_V_6_5, align 1

]]></node>
<StgValue><ssdm name="window_V_6_5_load"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:68  store i8 %window_V_6_5_load, i8* @window_V_6_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader.0:69  store i8 %in_temp_V_1_load, i8* @window_V_6_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:0  %in_temp_V_1_load_1 = load i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name="in_temp_V_1_load_1"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:1  %window_V_5_6_loc_1_load_1 = load i8* %window_V_5_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_5_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:2  %window_V_4_6_loc_1_load_1 = load i8* %window_V_4_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_4_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:3  %window_V_3_6_loc_1_load_1 = load i8* %window_V_3_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_3_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:4  %window_V_2_6_loc_1_load_1 = load i8* %window_V_2_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_2_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:5  %window_V_1_6_loc_1_load_1 = load i8* %window_V_1_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_1_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:6  %window_V_0_6_loc_1_load_1 = load i8* %window_V_0_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_0_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:7  %kernel_sum_V_load = load i8* @kernel_sum_V, align 1

]]></node>
<StgValue><ssdm name="kernel_sum_V_load"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:8  %kernel_off_V_load = load i8* @kernel_off_V, align 1

]]></node>
<StgValue><ssdm name="kernel_off_V_load"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:10  %lhs_V_1 = zext i8 %window_V_0_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:11  %kernel_V_0_0_load = load i8* @kernel_V_0_0, align 16

]]></node>
<StgValue><ssdm name="kernel_V_0_0_load"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:12  %rhs_V_1 = sext i8 %kernel_V_0_0_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:13  %r_V_s = mul i16 %rhs_V_1, %lhs_V_1

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:14  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_s, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:16  %tmp_341_cast = sext i16 %r_V_s to i18

]]></node>
<StgValue><ssdm name="tmp_341_cast"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:18  %lhs_V_1_0_1 = zext i8 %window_V_0_2_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_0_1"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:19  %kernel_V_0_1_load = load i8* @kernel_V_0_1, align 1

]]></node>
<StgValue><ssdm name="kernel_V_0_1_load"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:20  %rhs_V_1_0_1 = sext i8 %kernel_V_0_1_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_0_1"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:21  %r_V_2_0_1 = mul i16 %rhs_V_1_0_1, %lhs_V_1_0_1

]]></node>
<StgValue><ssdm name="r_V_2_0_1"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:22  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_0_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:24  %tmp_34_0_1_cast = sext i16 %r_V_2_0_1 to i17

]]></node>
<StgValue><ssdm name="tmp_34_0_1_cast"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:26  %lhs_V_1_0_2 = zext i8 %window_V_0_3_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_0_2"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:27  %kernel_V_0_2_load = load i8* @kernel_V_0_2, align 2

]]></node>
<StgValue><ssdm name="kernel_V_0_2_load"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:28  %rhs_V_1_0_2 = sext i8 %kernel_V_0_2_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_0_2"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:29  %r_V_2_0_2 = mul i16 %rhs_V_1_0_2, %lhs_V_1_0_2

]]></node>
<StgValue><ssdm name="r_V_2_0_2"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:30  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_0_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:32  %tmp_34_0_2_cast = sext i16 %r_V_2_0_2 to i17

]]></node>
<StgValue><ssdm name="tmp_34_0_2_cast"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:34  %lhs_V_1_0_3 = zext i8 %window_V_0_4_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_0_3"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:35  %kernel_V_0_3_load = load i8* @kernel_V_0_3, align 1

]]></node>
<StgValue><ssdm name="kernel_V_0_3_load"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:36  %rhs_V_1_0_3 = sext i8 %kernel_V_0_3_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_0_3"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:37  %r_V_2_0_3 = mul i16 %rhs_V_1_0_3, %lhs_V_1_0_3

]]></node>
<StgValue><ssdm name="r_V_2_0_3"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:38  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_0_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:40  %tmp_34_0_3_cast = sext i16 %r_V_2_0_3 to i18

]]></node>
<StgValue><ssdm name="tmp_34_0_3_cast"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:42  %lhs_V_1_0_4 = zext i8 %window_V_0_5_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_0_4"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:43  %kernel_V_0_4_load = load i8* @kernel_V_0_4, align 4

]]></node>
<StgValue><ssdm name="kernel_V_0_4_load"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:44  %rhs_V_1_0_4 = sext i8 %kernel_V_0_4_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_0_4"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:45  %r_V_2_0_4 = mul i16 %rhs_V_1_0_4, %lhs_V_1_0_4

]]></node>
<StgValue><ssdm name="r_V_2_0_4"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:46  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_0_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:48  %tmp_34_0_4_cast = sext i16 %r_V_2_0_4 to i17

]]></node>
<StgValue><ssdm name="tmp_34_0_4_cast"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:50  %lhs_V_1_0_5 = zext i8 %window_V_0_6_loc_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_0_5"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:51  %kernel_V_0_5_load = load i8* @kernel_V_0_5, align 1

]]></node>
<StgValue><ssdm name="kernel_V_0_5_load"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:52  %rhs_V_1_0_5 = sext i8 %kernel_V_0_5_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_0_5"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:53  %r_V_2_0_5 = mul i16 %rhs_V_1_0_5, %lhs_V_1_0_5

]]></node>
<StgValue><ssdm name="r_V_2_0_5"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:54  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_0_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:56  %tmp_34_0_5_cast = sext i16 %r_V_2_0_5 to i17

]]></node>
<StgValue><ssdm name="tmp_34_0_5_cast"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:58  %lhs_V_1_0_6 = zext i8 %window_V_0_6_loc_1_load_1 to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_0_6"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:59  %kernel_V_0_6_load = load i8* @kernel_V_0_6, align 2

]]></node>
<StgValue><ssdm name="kernel_V_0_6_load"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:60  %rhs_V_1_0_6 = sext i8 %kernel_V_0_6_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_0_6"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:61  %r_V_2_0_6 = mul i16 %rhs_V_1_0_6, %lhs_V_1_0_6

]]></node>
<StgValue><ssdm name="r_V_2_0_6"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:62  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_0_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:64  %tmp_34_0_6_cast = sext i16 %r_V_2_0_6 to i18

]]></node>
<StgValue><ssdm name="tmp_34_0_6_cast"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:66  %lhs_V_1_1 = zext i8 %window_V_1_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_1"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:67  %kernel_V_1_0_load = load i8* @kernel_V_1_0, align 1

]]></node>
<StgValue><ssdm name="kernel_V_1_0_load"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:68  %rhs_V_1_1 = sext i8 %kernel_V_1_0_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_1"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:69  %r_V_2_1 = mul i16 %rhs_V_1_1, %lhs_V_1_1

]]></node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:70  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:72  %tmp_34_1_cast = sext i16 %r_V_2_1 to i17

]]></node>
<StgValue><ssdm name="tmp_34_1_cast"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:74  %lhs_V_1_1_1 = zext i8 %window_V_1_2_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_1_1"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:75  %kernel_V_1_1_load = load i8* @kernel_V_1_1, align 1

]]></node>
<StgValue><ssdm name="kernel_V_1_1_load"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:76  %rhs_V_1_1_1 = sext i8 %kernel_V_1_1_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_1_1"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:77  %r_V_2_1_1 = mul i16 %rhs_V_1_1_1, %lhs_V_1_1_1

]]></node>
<StgValue><ssdm name="r_V_2_1_1"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:78  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_1_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:80  %tmp_34_1_1_cast = sext i16 %r_V_2_1_1 to i17

]]></node>
<StgValue><ssdm name="tmp_34_1_1_cast"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:82  %lhs_V_1_1_2 = zext i8 %window_V_1_3_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_1_2"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:83  %kernel_V_1_2_load = load i8* @kernel_V_1_2, align 1

]]></node>
<StgValue><ssdm name="kernel_V_1_2_load"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:84  %rhs_V_1_1_2 = sext i8 %kernel_V_1_2_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_1_2"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:85  %r_V_2_1_2 = mul i16 %rhs_V_1_1_2, %lhs_V_1_1_2

]]></node>
<StgValue><ssdm name="r_V_2_1_2"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:86  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_1_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:88  %tmp_34_1_2_cast = sext i16 %r_V_2_1_2 to i18

]]></node>
<StgValue><ssdm name="tmp_34_1_2_cast"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:90  %lhs_V_1_1_3 = zext i8 %window_V_1_4_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_1_3"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:91  %kernel_V_1_3_load = load i8* @kernel_V_1_3, align 1

]]></node>
<StgValue><ssdm name="kernel_V_1_3_load"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:92  %rhs_V_1_1_3 = sext i8 %kernel_V_1_3_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_1_3"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:93  %r_V_2_1_3 = mul i16 %rhs_V_1_1_3, %lhs_V_1_1_3

]]></node>
<StgValue><ssdm name="r_V_2_1_3"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:94  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_1_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:96  %tmp_34_1_3_cast = sext i16 %r_V_2_1_3 to i17

]]></node>
<StgValue><ssdm name="tmp_34_1_3_cast"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:98  %lhs_V_1_1_4 = zext i8 %window_V_1_5_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_1_4"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:99  %kernel_V_1_4_load = load i8* @kernel_V_1_4, align 1

]]></node>
<StgValue><ssdm name="kernel_V_1_4_load"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:100  %rhs_V_1_1_4 = sext i8 %kernel_V_1_4_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_1_4"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:101  %r_V_2_1_4 = mul i16 %rhs_V_1_1_4, %lhs_V_1_1_4

]]></node>
<StgValue><ssdm name="r_V_2_1_4"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:102  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_1_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:104  %tmp_34_1_4_cast = sext i16 %r_V_2_1_4 to i17

]]></node>
<StgValue><ssdm name="tmp_34_1_4_cast"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:106  %lhs_V_1_1_5 = zext i8 %window_V_1_6_loc_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_1_5"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:107  %kernel_V_1_5_load = load i8* @kernel_V_1_5, align 1

]]></node>
<StgValue><ssdm name="kernel_V_1_5_load"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:108  %rhs_V_1_1_5 = sext i8 %kernel_V_1_5_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_1_5"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:109  %r_V_2_1_5 = mul i16 %rhs_V_1_1_5, %lhs_V_1_1_5

]]></node>
<StgValue><ssdm name="r_V_2_1_5"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:110  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_1_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:112  %tmp_34_1_5_cast = sext i16 %r_V_2_1_5 to i18

]]></node>
<StgValue><ssdm name="tmp_34_1_5_cast"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:114  %lhs_V_1_1_6 = zext i8 %window_V_1_6_loc_1_load_1 to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_1_6"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:115  %kernel_V_1_6_load = load i8* @kernel_V_1_6, align 1

]]></node>
<StgValue><ssdm name="kernel_V_1_6_load"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:116  %rhs_V_1_1_6 = sext i8 %kernel_V_1_6_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_1_6"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:117  %r_V_2_1_6 = mul i16 %rhs_V_1_1_6, %lhs_V_1_1_6

]]></node>
<StgValue><ssdm name="r_V_2_1_6"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:118  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_1_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:120  %tmp_34_1_6_cast = sext i16 %r_V_2_1_6 to i17

]]></node>
<StgValue><ssdm name="tmp_34_1_6_cast"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:122  %lhs_V_1_2 = zext i8 %window_V_2_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_2"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:123  %kernel_V_2_0_load = load i8* @kernel_V_2_0, align 2

]]></node>
<StgValue><ssdm name="kernel_V_2_0_load"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:124  %rhs_V_1_2 = sext i8 %kernel_V_2_0_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_2"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:125  %r_V_2_2 = mul i16 %rhs_V_1_2, %lhs_V_1_2

]]></node>
<StgValue><ssdm name="r_V_2_2"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:126  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:128  %tmp_34_2_cast = sext i16 %r_V_2_2 to i17

]]></node>
<StgValue><ssdm name="tmp_34_2_cast"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:130  %lhs_V_1_2_1 = zext i8 %window_V_2_2_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_2_1"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:131  %kernel_V_2_1_load = load i8* @kernel_V_2_1, align 1

]]></node>
<StgValue><ssdm name="kernel_V_2_1_load"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:132  %rhs_V_1_2_1 = sext i8 %kernel_V_2_1_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_2_1"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:133  %r_V_2_2_1 = mul i16 %rhs_V_1_2_1, %lhs_V_1_2_1

]]></node>
<StgValue><ssdm name="r_V_2_2_1"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:134  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_2_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:136  %tmp_34_2_1_cast = sext i16 %r_V_2_2_1 to i18

]]></node>
<StgValue><ssdm name="tmp_34_2_1_cast"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:138  %lhs_V_1_2_2 = zext i8 %window_V_2_3_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_2_2"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:139  %kernel_V_2_2_load = load i8* @kernel_V_2_2, align 2

]]></node>
<StgValue><ssdm name="kernel_V_2_2_load"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:140  %rhs_V_1_2_2 = sext i8 %kernel_V_2_2_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_2_2"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:141  %r_V_2_2_2 = mul i16 %rhs_V_1_2_2, %lhs_V_1_2_2

]]></node>
<StgValue><ssdm name="r_V_2_2_2"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:142  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_2_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:144  %tmp_34_2_2_cast = sext i16 %r_V_2_2_2 to i17

]]></node>
<StgValue><ssdm name="tmp_34_2_2_cast"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:146  %lhs_V_1_2_3 = zext i8 %window_V_2_4_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_2_3"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:147  %kernel_V_2_3_load = load i8* @kernel_V_2_3, align 1

]]></node>
<StgValue><ssdm name="kernel_V_2_3_load"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:148  %rhs_V_1_2_3 = sext i8 %kernel_V_2_3_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_2_3"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:149  %r_V_2_2_3 = mul i16 %rhs_V_1_2_3, %lhs_V_1_2_3

]]></node>
<StgValue><ssdm name="r_V_2_2_3"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:150  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_2_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:152  %tmp_34_2_3_cast = sext i16 %r_V_2_2_3 to i17

]]></node>
<StgValue><ssdm name="tmp_34_2_3_cast"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:154  %lhs_V_1_2_4 = zext i8 %window_V_2_5_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_2_4"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:155  %kernel_V_2_4_load = load i8* @kernel_V_2_4, align 2

]]></node>
<StgValue><ssdm name="kernel_V_2_4_load"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:156  %rhs_V_1_2_4 = sext i8 %kernel_V_2_4_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_2_4"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:157  %r_V_2_2_4 = mul i16 %rhs_V_1_2_4, %lhs_V_1_2_4

]]></node>
<StgValue><ssdm name="r_V_2_2_4"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:158  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_2_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:160  %tmp_34_2_4_cast = sext i16 %r_V_2_2_4 to i18

]]></node>
<StgValue><ssdm name="tmp_34_2_4_cast"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:162  %lhs_V_1_2_5 = zext i8 %window_V_2_6_loc_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_2_5"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:163  %kernel_V_2_5_load = load i8* @kernel_V_2_5, align 1

]]></node>
<StgValue><ssdm name="kernel_V_2_5_load"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:164  %rhs_V_1_2_5 = sext i8 %kernel_V_2_5_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_2_5"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:165  %r_V_2_2_5 = mul i16 %rhs_V_1_2_5, %lhs_V_1_2_5

]]></node>
<StgValue><ssdm name="r_V_2_2_5"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:166  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_2_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:168  %tmp_34_2_5_cast = sext i16 %r_V_2_2_5 to i17

]]></node>
<StgValue><ssdm name="tmp_34_2_5_cast"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:170  %lhs_V_1_2_6 = zext i8 %window_V_2_6_loc_1_load_1 to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_2_6"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:171  %kernel_V_2_6_load = load i8* @kernel_V_2_6, align 2

]]></node>
<StgValue><ssdm name="kernel_V_2_6_load"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:172  %rhs_V_1_2_6 = sext i8 %kernel_V_2_6_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_2_6"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:173  %r_V_2_2_6 = mul i16 %rhs_V_1_2_6, %lhs_V_1_2_6

]]></node>
<StgValue><ssdm name="r_V_2_2_6"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:174  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_2_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:176  %tmp_34_2_6_cast = sext i16 %r_V_2_2_6 to i17

]]></node>
<StgValue><ssdm name="tmp_34_2_6_cast"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:178  %lhs_V_1_3 = zext i8 %window_V_3_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_3"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:179  %kernel_V_3_0_load = load i8* @kernel_V_3_0, align 1

]]></node>
<StgValue><ssdm name="kernel_V_3_0_load"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:180  %rhs_V_1_3 = sext i8 %kernel_V_3_0_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_3"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:181  %r_V_2_3 = mul i16 %rhs_V_1_3, %lhs_V_1_3

]]></node>
<StgValue><ssdm name="r_V_2_3"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:182  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:184  %tmp_34_3_cast = sext i16 %r_V_2_3 to i18

]]></node>
<StgValue><ssdm name="tmp_34_3_cast"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:186  %lhs_V_1_3_1 = zext i8 %window_V_3_2_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_3_1"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:187  %kernel_V_3_1_load = load i8* @kernel_V_3_1, align 1

]]></node>
<StgValue><ssdm name="kernel_V_3_1_load"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:188  %rhs_V_1_3_1 = sext i8 %kernel_V_3_1_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_3_1"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:189  %r_V_2_3_1 = mul i16 %rhs_V_1_3_1, %lhs_V_1_3_1

]]></node>
<StgValue><ssdm name="r_V_2_3_1"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:190  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_3_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:192  %tmp_34_3_1_cast = sext i16 %r_V_2_3_1 to i17

]]></node>
<StgValue><ssdm name="tmp_34_3_1_cast"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:194  %lhs_V_1_3_2 = zext i8 %window_V_3_3_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_3_2"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:195  %kernel_V_3_2_load = load i8* @kernel_V_3_2, align 1

]]></node>
<StgValue><ssdm name="kernel_V_3_2_load"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:196  %rhs_V_1_3_2 = sext i8 %kernel_V_3_2_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_3_2"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:197  %r_V_2_3_2 = mul i16 %rhs_V_1_3_2, %lhs_V_1_3_2

]]></node>
<StgValue><ssdm name="r_V_2_3_2"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:198  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_3_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:200  %tmp_34_3_2_cast = sext i16 %r_V_2_3_2 to i17

]]></node>
<StgValue><ssdm name="tmp_34_3_2_cast"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:202  %lhs_V_1_3_3 = zext i8 %window_V_3_4_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_3_3"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:203  %kernel_V_3_3_load = load i8* @kernel_V_3_3, align 1

]]></node>
<StgValue><ssdm name="kernel_V_3_3_load"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:204  %rhs_V_1_3_3 = sext i8 %kernel_V_3_3_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_3_3"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:205  %r_V_2_3_3 = mul i16 %rhs_V_1_3_3, %lhs_V_1_3_3

]]></node>
<StgValue><ssdm name="r_V_2_3_3"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:206  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_3_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:208  %tmp_34_3_3_cast = sext i16 %r_V_2_3_3 to i18

]]></node>
<StgValue><ssdm name="tmp_34_3_3_cast"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:210  %lhs_V_1_3_4 = zext i8 %window_V_3_5_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_3_4"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:211  %kernel_V_3_4_load = load i8* @kernel_V_3_4, align 1

]]></node>
<StgValue><ssdm name="kernel_V_3_4_load"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:212  %rhs_V_1_3_4 = sext i8 %kernel_V_3_4_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_3_4"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:213  %r_V_2_3_4 = mul i16 %rhs_V_1_3_4, %lhs_V_1_3_4

]]></node>
<StgValue><ssdm name="r_V_2_3_4"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:214  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_3_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:216  %tmp_34_3_4_cast = sext i16 %r_V_2_3_4 to i17

]]></node>
<StgValue><ssdm name="tmp_34_3_4_cast"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:218  %lhs_V_1_3_5 = zext i8 %window_V_3_6_loc_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_3_5"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:219  %kernel_V_3_5_load = load i8* @kernel_V_3_5, align 1

]]></node>
<StgValue><ssdm name="kernel_V_3_5_load"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:220  %rhs_V_1_3_5 = sext i8 %kernel_V_3_5_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_3_5"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:221  %r_V_2_3_5 = mul i16 %rhs_V_1_3_5, %lhs_V_1_3_5

]]></node>
<StgValue><ssdm name="r_V_2_3_5"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:222  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_3_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:224  %tmp_34_3_5_cast = sext i16 %r_V_2_3_5 to i17

]]></node>
<StgValue><ssdm name="tmp_34_3_5_cast"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:226  %lhs_V_1_3_6 = zext i8 %window_V_3_6_loc_1_load_1 to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_3_6"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:227  %kernel_V_3_6_load = load i8* @kernel_V_3_6, align 1

]]></node>
<StgValue><ssdm name="kernel_V_3_6_load"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:228  %rhs_V_1_3_6 = sext i8 %kernel_V_3_6_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_3_6"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:229  %r_V_2_3_6 = mul i16 %rhs_V_1_3_6, %lhs_V_1_3_6

]]></node>
<StgValue><ssdm name="r_V_2_3_6"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:230  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_3_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:232  %tmp_34_3_6_cast = sext i16 %r_V_2_3_6 to i18

]]></node>
<StgValue><ssdm name="tmp_34_3_6_cast"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:234  %lhs_V_1_4 = zext i8 %window_V_4_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_4"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:235  %kernel_V_4_0_load = load i8* @kernel_V_4_0, align 4

]]></node>
<StgValue><ssdm name="kernel_V_4_0_load"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:236  %rhs_V_1_4 = sext i8 %kernel_V_4_0_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_4"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:237  %r_V_2_4 = mul i16 %rhs_V_1_4, %lhs_V_1_4

]]></node>
<StgValue><ssdm name="r_V_2_4"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:238  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:240  %tmp_34_4_cast = sext i16 %r_V_2_4 to i17

]]></node>
<StgValue><ssdm name="tmp_34_4_cast"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:242  %lhs_V_1_4_1 = zext i8 %window_V_4_2_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_4_1"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:243  %kernel_V_4_1_load = load i8* @kernel_V_4_1, align 1

]]></node>
<StgValue><ssdm name="kernel_V_4_1_load"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:244  %rhs_V_1_4_1 = sext i8 %kernel_V_4_1_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_4_1"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:245  %r_V_2_4_1 = mul i16 %rhs_V_1_4_1, %lhs_V_1_4_1

]]></node>
<StgValue><ssdm name="r_V_2_4_1"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:246  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_4_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:248  %tmp_34_4_1_cast = sext i16 %r_V_2_4_1 to i17

]]></node>
<StgValue><ssdm name="tmp_34_4_1_cast"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:250  %lhs_V_1_4_2 = zext i8 %window_V_4_3_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_4_2"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:251  %kernel_V_4_2_load = load i8* @kernel_V_4_2, align 2

]]></node>
<StgValue><ssdm name="kernel_V_4_2_load"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:252  %rhs_V_1_4_2 = sext i8 %kernel_V_4_2_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_4_2"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:253  %r_V_2_4_2 = mul i16 %rhs_V_1_4_2, %lhs_V_1_4_2

]]></node>
<StgValue><ssdm name="r_V_2_4_2"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:254  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_4_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:256  %tmp_34_4_2_cast = sext i16 %r_V_2_4_2 to i18

]]></node>
<StgValue><ssdm name="tmp_34_4_2_cast"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:258  %lhs_V_1_4_3 = zext i8 %window_V_4_4_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_4_3"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:259  %kernel_V_4_3_load = load i8* @kernel_V_4_3, align 1

]]></node>
<StgValue><ssdm name="kernel_V_4_3_load"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:260  %rhs_V_1_4_3 = sext i8 %kernel_V_4_3_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_4_3"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:261  %r_V_2_4_3 = mul i16 %rhs_V_1_4_3, %lhs_V_1_4_3

]]></node>
<StgValue><ssdm name="r_V_2_4_3"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:262  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_4_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:264  %tmp_34_4_3_cast = sext i16 %r_V_2_4_3 to i17

]]></node>
<StgValue><ssdm name="tmp_34_4_3_cast"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:266  %lhs_V_1_4_4 = zext i8 %window_V_4_5_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_4_4"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:267  %kernel_V_4_4_load = load i8* @kernel_V_4_4, align 4

]]></node>
<StgValue><ssdm name="kernel_V_4_4_load"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:268  %rhs_V_1_4_4 = sext i8 %kernel_V_4_4_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_4_4"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:269  %r_V_2_4_4 = mul i16 %rhs_V_1_4_4, %lhs_V_1_4_4

]]></node>
<StgValue><ssdm name="r_V_2_4_4"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:270  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_4_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:272  %tmp_34_4_4_cast = sext i16 %r_V_2_4_4 to i17

]]></node>
<StgValue><ssdm name="tmp_34_4_4_cast"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:274  %lhs_V_1_4_5 = zext i8 %window_V_4_6_loc_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_4_5"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:275  %kernel_V_4_5_load = load i8* @kernel_V_4_5, align 1

]]></node>
<StgValue><ssdm name="kernel_V_4_5_load"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:276  %rhs_V_1_4_5 = sext i8 %kernel_V_4_5_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_4_5"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:277  %r_V_2_4_5 = mul i16 %rhs_V_1_4_5, %lhs_V_1_4_5

]]></node>
<StgValue><ssdm name="r_V_2_4_5"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:278  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_4_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:280  %tmp_34_4_5_cast = sext i16 %r_V_2_4_5 to i18

]]></node>
<StgValue><ssdm name="tmp_34_4_5_cast"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:282  %lhs_V_1_4_6 = zext i8 %window_V_4_6_loc_1_load_1 to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_4_6"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:283  %kernel_V_4_6_load = load i8* @kernel_V_4_6, align 2

]]></node>
<StgValue><ssdm name="kernel_V_4_6_load"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:284  %rhs_V_1_4_6 = sext i8 %kernel_V_4_6_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_4_6"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:285  %r_V_2_4_6 = mul i16 %rhs_V_1_4_6, %lhs_V_1_4_6

]]></node>
<StgValue><ssdm name="r_V_2_4_6"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:286  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_4_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:288  %tmp_34_4_6_cast = sext i16 %r_V_2_4_6 to i17

]]></node>
<StgValue><ssdm name="tmp_34_4_6_cast"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:290  %lhs_V_1_5 = zext i8 %window_V_5_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_5"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:291  %kernel_V_5_0_load = load i8* @kernel_V_5_0, align 1

]]></node>
<StgValue><ssdm name="kernel_V_5_0_load"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:292  %rhs_V_1_5 = sext i8 %kernel_V_5_0_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_5"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:293  %r_V_2_5 = mul i16 %rhs_V_1_5, %lhs_V_1_5

]]></node>
<StgValue><ssdm name="r_V_2_5"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:294  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:296  %tmp_34_5_cast = sext i16 %r_V_2_5 to i17

]]></node>
<StgValue><ssdm name="tmp_34_5_cast"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:298  %lhs_V_1_5_1 = zext i8 %window_V_5_2_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_5_1"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:299  %kernel_V_5_1_load = load i8* @kernel_V_5_1, align 1

]]></node>
<StgValue><ssdm name="kernel_V_5_1_load"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:300  %rhs_V_1_5_1 = sext i8 %kernel_V_5_1_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_5_1"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:301  %r_V_2_5_1 = mul i16 %rhs_V_1_5_1, %lhs_V_1_5_1

]]></node>
<StgValue><ssdm name="r_V_2_5_1"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:302  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_5_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:304  %tmp_34_5_1_cast = sext i16 %r_V_2_5_1 to i18

]]></node>
<StgValue><ssdm name="tmp_34_5_1_cast"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:306  %lhs_V_1_5_2 = zext i8 %window_V_5_3_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_5_2"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:307  %kernel_V_5_2_load = load i8* @kernel_V_5_2, align 1

]]></node>
<StgValue><ssdm name="kernel_V_5_2_load"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:308  %rhs_V_1_5_2 = sext i8 %kernel_V_5_2_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_5_2"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:309  %r_V_2_5_2 = mul i16 %rhs_V_1_5_2, %lhs_V_1_5_2

]]></node>
<StgValue><ssdm name="r_V_2_5_2"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:310  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_5_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:312  %tmp_34_5_2_cast = sext i16 %r_V_2_5_2 to i17

]]></node>
<StgValue><ssdm name="tmp_34_5_2_cast"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:314  %lhs_V_1_5_3 = zext i8 %window_V_5_4_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_5_3"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:315  %kernel_V_5_3_load = load i8* @kernel_V_5_3, align 1

]]></node>
<StgValue><ssdm name="kernel_V_5_3_load"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:316  %rhs_V_1_5_3 = sext i8 %kernel_V_5_3_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_5_3"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:317  %r_V_2_5_3 = mul i16 %rhs_V_1_5_3, %lhs_V_1_5_3

]]></node>
<StgValue><ssdm name="r_V_2_5_3"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:318  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_5_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:320  %tmp_34_5_3_cast = sext i16 %r_V_2_5_3 to i17

]]></node>
<StgValue><ssdm name="tmp_34_5_3_cast"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:322  %lhs_V_1_5_4 = zext i8 %window_V_5_5_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_5_4"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:323  %kernel_V_5_4_load = load i8* @kernel_V_5_4, align 1

]]></node>
<StgValue><ssdm name="kernel_V_5_4_load"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:324  %rhs_V_1_5_4 = sext i8 %kernel_V_5_4_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_5_4"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:325  %r_V_2_5_4 = mul i16 %rhs_V_1_5_4, %lhs_V_1_5_4

]]></node>
<StgValue><ssdm name="r_V_2_5_4"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:326  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_5_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:328  %tmp_34_5_4_cast = sext i16 %r_V_2_5_4 to i18

]]></node>
<StgValue><ssdm name="tmp_34_5_4_cast"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:330  %lhs_V_1_5_5 = zext i8 %window_V_5_6_loc_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_5_5"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:331  %kernel_V_5_5_load = load i8* @kernel_V_5_5, align 1

]]></node>
<StgValue><ssdm name="kernel_V_5_5_load"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:332  %rhs_V_1_5_5 = sext i8 %kernel_V_5_5_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_5_5"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:333  %r_V_2_5_5 = mul i16 %rhs_V_1_5_5, %lhs_V_1_5_5

]]></node>
<StgValue><ssdm name="r_V_2_5_5"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:334  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_5_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:336  %tmp_34_5_5_cast = sext i16 %r_V_2_5_5 to i17

]]></node>
<StgValue><ssdm name="tmp_34_5_5_cast"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:338  %lhs_V_1_5_6 = zext i8 %window_V_5_6_loc_1_load_1 to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_5_6"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:339  %kernel_V_5_6_load = load i8* @kernel_V_5_6, align 1

]]></node>
<StgValue><ssdm name="kernel_V_5_6_load"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:340  %rhs_V_1_5_6 = sext i8 %kernel_V_5_6_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_5_6"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:341  %r_V_2_5_6 = mul i16 %rhs_V_1_5_6, %lhs_V_1_5_6

]]></node>
<StgValue><ssdm name="r_V_2_5_6"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:342  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_5_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:344  %tmp_34_5_6_cast = sext i16 %r_V_2_5_6 to i17

]]></node>
<StgValue><ssdm name="tmp_34_5_6_cast"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:346  %lhs_V_1_6 = zext i8 %window_V_6_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_6"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:347  %kernel_V_6_0_load = load i8* @kernel_V_6_0, align 2

]]></node>
<StgValue><ssdm name="kernel_V_6_0_load"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:348  %rhs_V_1_6 = sext i8 %kernel_V_6_0_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_6"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:349  %r_V_2_6 = mul i16 %rhs_V_1_6, %lhs_V_1_6

]]></node>
<StgValue><ssdm name="r_V_2_6"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:350  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:352  %tmp_34_6_cast = sext i16 %r_V_2_6 to i18

]]></node>
<StgValue><ssdm name="tmp_34_6_cast"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:354  %lhs_V_1_6_1 = zext i8 %window_V_6_2_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_6_1"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:355  %kernel_V_6_1_load = load i8* @kernel_V_6_1, align 1

]]></node>
<StgValue><ssdm name="kernel_V_6_1_load"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:356  %rhs_V_1_6_1 = sext i8 %kernel_V_6_1_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_6_1"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:357  %r_V_2_6_1 = mul i16 %rhs_V_1_6_1, %lhs_V_1_6_1

]]></node>
<StgValue><ssdm name="r_V_2_6_1"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:358  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_6_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:360  %tmp_34_6_1_cast = sext i16 %r_V_2_6_1 to i17

]]></node>
<StgValue><ssdm name="tmp_34_6_1_cast"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:362  %lhs_V_1_6_2 = zext i8 %window_V_6_3_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_6_2"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:363  %kernel_V_6_2_load = load i8* @kernel_V_6_2, align 2

]]></node>
<StgValue><ssdm name="kernel_V_6_2_load"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:364  %rhs_V_1_6_2 = sext i8 %kernel_V_6_2_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_6_2"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:365  %r_V_2_6_2 = mul i16 %rhs_V_1_6_2, %lhs_V_1_6_2

]]></node>
<StgValue><ssdm name="r_V_2_6_2"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:366  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_6_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:368  %tmp_34_6_2_cast = sext i16 %r_V_2_6_2 to i17

]]></node>
<StgValue><ssdm name="tmp_34_6_2_cast"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:370  %lhs_V_1_6_3 = zext i8 %window_V_6_4_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_6_3"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:371  %kernel_V_6_3_load = load i8* @kernel_V_6_3, align 1

]]></node>
<StgValue><ssdm name="kernel_V_6_3_load"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:372  %rhs_V_1_6_3 = sext i8 %kernel_V_6_3_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_6_3"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:373  %r_V_2_6_3 = mul i16 %rhs_V_1_6_3, %lhs_V_1_6_3

]]></node>
<StgValue><ssdm name="r_V_2_6_3"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:374  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_6_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:376  %tmp_34_6_3_cast = sext i16 %r_V_2_6_3 to i17

]]></node>
<StgValue><ssdm name="tmp_34_6_3_cast"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:378  %lhs_V_1_6_4 = zext i8 %window_V_6_5_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_6_4"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:379  %kernel_V_6_4_load = load i8* @kernel_V_6_4, align 2

]]></node>
<StgValue><ssdm name="kernel_V_6_4_load"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:380  %rhs_V_1_6_4 = sext i8 %kernel_V_6_4_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_6_4"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:381  %r_V_2_6_4 = mul i16 %rhs_V_1_6_4, %lhs_V_1_6_4

]]></node>
<StgValue><ssdm name="r_V_2_6_4"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:382  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_6_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:384  %tmp_34_6_4_cast = sext i16 %r_V_2_6_4 to i17

]]></node>
<StgValue><ssdm name="tmp_34_6_4_cast"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:386  %lhs_V_1_6_5 = zext i8 %in_temp_V_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_6_5"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:387  %kernel_V_6_5_load = load i8* @kernel_V_6_5, align 1

]]></node>
<StgValue><ssdm name="kernel_V_6_5_load"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:388  %rhs_V_1_6_5 = sext i8 %kernel_V_6_5_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_6_5"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:389  %r_V_2_6_5 = mul i16 %rhs_V_1_6_5, %lhs_V_1_6_5

]]></node>
<StgValue><ssdm name="r_V_2_6_5"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:390  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_6_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:392  %tmp_34_6_5_cast = sext i16 %r_V_2_6_5 to i17

]]></node>
<StgValue><ssdm name="tmp_34_6_5_cast"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:394  %lhs_V_1_6_6 = zext i8 %in_temp_V_1_load_1 to i16

]]></node>
<StgValue><ssdm name="lhs_V_1_6_6"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:395  %kernel_V_6_6_load = load i8* @kernel_V_6_6, align 2

]]></node>
<StgValue><ssdm name="kernel_V_6_6_load"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:396  %rhs_V_1_6_6 = sext i8 %kernel_V_6_6_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_6_6"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:397  %r_V_2_6_6 = mul i16 %rhs_V_1_6_6, %lhs_V_1_6_6

]]></node>
<StgValue><ssdm name="r_V_2_6_6"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
pixel_weighted_average.exit:398  call void (...)* @_ssdm_op_SpecFUCore(i16 %r_V_2_6_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:400  %tmp_34_6_6_cast = sext i16 %r_V_2_6_6 to i17

]]></node>
<StgValue><ssdm name="tmp_34_6_6_cast"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:401  %tmp5 = add i17 %tmp_34_0_2_cast, %tmp_34_0_1_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:402  %tmp5_cast = sext i17 %tmp5 to i18

]]></node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:403  %tmp4 = add i18 %tmp_341_cast, %tmp5_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:404  %tmp4_cast = sext i18 %tmp4 to i19

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:405  %tmp7 = add i17 %tmp_34_0_5_cast, %tmp_34_0_4_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:406  %tmp7_cast = sext i17 %tmp7 to i18

]]></node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:407  %tmp6 = add i18 %tmp_34_0_3_cast, %tmp7_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:408  %tmp6_cast = sext i18 %tmp6 to i19

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:409  %tmp3 = add i19 %tmp4_cast, %tmp6_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:410  %tmp3_cast = sext i19 %tmp3 to i20

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:411  %tmp10 = add i17 %tmp_34_1_1_cast, %tmp_34_1_cast

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:412  %tmp10_cast = sext i17 %tmp10 to i18

]]></node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:413  %tmp9 = add i18 %tmp_34_0_6_cast, %tmp10_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:414  %tmp9_cast = sext i18 %tmp9 to i19

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:415  %tmp12 = add i17 %tmp_34_1_4_cast, %tmp_34_1_3_cast

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:416  %tmp12_cast = sext i17 %tmp12 to i18

]]></node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:417  %tmp11 = add i18 %tmp_34_1_2_cast, %tmp12_cast

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:418  %tmp11_cast = sext i18 %tmp11 to i19

]]></node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:419  %tmp8 = add i19 %tmp9_cast, %tmp11_cast

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:420  %tmp8_cast = sext i19 %tmp8 to i20

]]></node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
pixel_weighted_average.exit:421  %tmp2 = add i20 %tmp3_cast, %tmp8_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="21" op_0_bw="20">
<![CDATA[
pixel_weighted_average.exit:422  %tmp2_cast = sext i20 %tmp2 to i21

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:423  %tmp16 = add i17 %tmp_34_2_cast, %tmp_34_1_6_cast

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:424  %tmp16_cast = sext i17 %tmp16 to i18

]]></node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:425  %tmp15 = add i18 %tmp_34_1_5_cast, %tmp16_cast

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:426  %tmp15_cast = sext i18 %tmp15 to i19

]]></node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:427  %tmp18 = add i17 %tmp_34_2_3_cast, %tmp_34_2_2_cast

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:428  %tmp18_cast = sext i17 %tmp18 to i18

]]></node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:429  %tmp17 = add i18 %tmp_34_2_1_cast, %tmp18_cast

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:430  %tmp17_cast = sext i18 %tmp17 to i19

]]></node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:431  %tmp14 = add i19 %tmp15_cast, %tmp17_cast

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:432  %tmp14_cast = sext i19 %tmp14 to i20

]]></node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:433  %tmp21 = add i17 %tmp_34_2_6_cast, %tmp_34_2_5_cast

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:434  %tmp21_cast = sext i17 %tmp21 to i18

]]></node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:435  %tmp20 = add i18 %tmp_34_2_4_cast, %tmp21_cast

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:436  %tmp20_cast = sext i18 %tmp20 to i19

]]></node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:437  %tmp23 = add i17 %tmp_34_3_2_cast, %tmp_34_3_1_cast

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:438  %tmp23_cast = sext i17 %tmp23 to i18

]]></node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:439  %tmp22 = add i18 %tmp_34_3_cast, %tmp23_cast

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:440  %tmp22_cast = sext i18 %tmp22 to i19

]]></node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:441  %tmp19 = add i19 %tmp20_cast, %tmp22_cast

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:442  %tmp19_cast = sext i19 %tmp19 to i20

]]></node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
pixel_weighted_average.exit:443  %tmp13 = add i20 %tmp14_cast, %tmp19_cast

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="21" op_0_bw="20">
<![CDATA[
pixel_weighted_average.exit:444  %tmp13_cast = sext i20 %tmp13 to i21

]]></node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
pixel_weighted_average.exit:445  %tmp1 = add i21 %tmp2_cast, %tmp13_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="22" op_0_bw="21">
<![CDATA[
pixel_weighted_average.exit:446  %tmp1_cast = sext i21 %tmp1 to i22

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:447  %tmp28 = add i17 %tmp_34_3_5_cast, %tmp_34_3_4_cast

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:448  %tmp28_cast = sext i17 %tmp28 to i18

]]></node>
<StgValue><ssdm name="tmp28_cast"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:449  %tmp27 = add i18 %tmp_34_3_3_cast, %tmp28_cast

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:450  %tmp27_cast = sext i18 %tmp27 to i19

]]></node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:451  %tmp30 = add i17 %tmp_34_4_1_cast, %tmp_34_4_cast

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:452  %tmp30_cast = sext i17 %tmp30 to i18

]]></node>
<StgValue><ssdm name="tmp30_cast"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:453  %tmp29 = add i18 %tmp_34_3_6_cast, %tmp30_cast

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:454  %tmp29_cast = sext i18 %tmp29 to i19

]]></node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:455  %tmp26 = add i19 %tmp27_cast, %tmp29_cast

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:456  %tmp26_cast = sext i19 %tmp26 to i20

]]></node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:457  %tmp33 = add i17 %tmp_34_4_4_cast, %tmp_34_4_3_cast

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:458  %tmp33_cast = sext i17 %tmp33 to i18

]]></node>
<StgValue><ssdm name="tmp33_cast"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:459  %tmp32 = add i18 %tmp_34_4_2_cast, %tmp33_cast

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:460  %tmp32_cast = sext i18 %tmp32 to i19

]]></node>
<StgValue><ssdm name="tmp32_cast"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:461  %tmp35 = add i17 %tmp_34_5_cast, %tmp_34_4_6_cast

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:462  %tmp35_cast = sext i17 %tmp35 to i18

]]></node>
<StgValue><ssdm name="tmp35_cast"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:463  %tmp34 = add i18 %tmp_34_4_5_cast, %tmp35_cast

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:464  %tmp34_cast = sext i18 %tmp34 to i19

]]></node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:465  %tmp31 = add i19 %tmp32_cast, %tmp34_cast

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:466  %tmp31_cast = sext i19 %tmp31 to i20

]]></node>
<StgValue><ssdm name="tmp31_cast"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
pixel_weighted_average.exit:467  %tmp25 = add i20 %tmp26_cast, %tmp31_cast

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="21" op_0_bw="20">
<![CDATA[
pixel_weighted_average.exit:468  %tmp25_cast = sext i20 %tmp25 to i21

]]></node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:469  %tmp39 = add i17 %tmp_34_5_3_cast, %tmp_34_5_2_cast

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:470  %tmp39_cast = sext i17 %tmp39 to i18

]]></node>
<StgValue><ssdm name="tmp39_cast"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:471  %tmp38 = add i18 %tmp_34_5_1_cast, %tmp39_cast

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:472  %tmp38_cast = sext i18 %tmp38 to i19

]]></node>
<StgValue><ssdm name="tmp38_cast"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:473  %tmp41 = add i17 %tmp_34_5_6_cast, %tmp_34_5_5_cast

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:474  %tmp41_cast = sext i17 %tmp41 to i18

]]></node>
<StgValue><ssdm name="tmp41_cast"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:475  %tmp40 = add i18 %tmp_34_5_4_cast, %tmp41_cast

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:476  %tmp40_cast = sext i18 %tmp40 to i19

]]></node>
<StgValue><ssdm name="tmp40_cast"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:477  %tmp37 = add i19 %tmp38_cast, %tmp40_cast

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:478  %tmp37_cast = sext i19 %tmp37 to i20

]]></node>
<StgValue><ssdm name="tmp37_cast"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:479  %tmp44 = add i17 %tmp_34_6_2_cast, %tmp_34_6_1_cast

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:480  %tmp44_cast = sext i17 %tmp44 to i18

]]></node>
<StgValue><ssdm name="tmp44_cast"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:481  %tmp43 = add i18 %tmp_34_6_cast, %tmp44_cast

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:482  %tmp43_cast = sext i18 %tmp43 to i19

]]></node>
<StgValue><ssdm name="tmp43_cast"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:483  %tmp46 = add i17 %tmp_34_6_4_cast, %tmp_34_6_3_cast

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:484  %tmp46_cast = sext i17 %tmp46 to i18

]]></node>
<StgValue><ssdm name="tmp46_cast"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:485  %tmp47 = add i17 %tmp_34_6_6_cast, %tmp_34_6_5_cast

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:486  %tmp47_cast = sext i17 %tmp47 to i18

]]></node>
<StgValue><ssdm name="tmp47_cast"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:487  %tmp45 = add i18 %tmp46_cast, %tmp47_cast

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:488  %tmp45_cast = sext i18 %tmp45 to i19

]]></node>
<StgValue><ssdm name="tmp45_cast"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:489  %tmp42 = add i19 %tmp43_cast, %tmp45_cast

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:490  %tmp42_cast = sext i19 %tmp42 to i20

]]></node>
<StgValue><ssdm name="tmp42_cast"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
pixel_weighted_average.exit:491  %tmp36 = add i20 %tmp37_cast, %tmp42_cast

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="21" op_0_bw="20">
<![CDATA[
pixel_weighted_average.exit:492  %tmp36_cast = sext i20 %tmp36 to i21

]]></node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1001" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
pixel_weighted_average.exit:493  %tmp24 = add i21 %tmp25_cast, %tmp36_cast

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="22" op_0_bw="21">
<![CDATA[
pixel_weighted_average.exit:494  %tmp24_cast = sext i21 %tmp24 to i22

]]></node>
<StgValue><ssdm name="tmp24_cast"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
pixel_weighted_average.exit:495  %out_temp_V_6_6 = add i22 %tmp1_cast, %tmp24_cast

]]></node>
<StgValue><ssdm name="out_temp_V_6_6"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="23" op_0_bw="22">
<![CDATA[
pixel_weighted_average.exit:496  %tmp_24_tr = sext i22 %out_temp_V_6_6 to i23

]]></node>
<StgValue><ssdm name="tmp_24_tr"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="23" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:497  %tmp_25_tr = sext i8 %kernel_sum_V_load to i23

]]></node>
<StgValue><ssdm name="tmp_25_tr"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="27" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="772" st_id="5" stage="26" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="773" st_id="6" stage="25" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="774" st_id="7" stage="24" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="775" st_id="8" stage="23" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="776" st_id="9" stage="22" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="777" st_id="10" stage="21" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="778" st_id="11" stage="20" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="779" st_id="12" stage="19" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="780" st_id="13" stage="18" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="781" st_id="14" stage="17" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="782" st_id="15" stage="16" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="783" st_id="16" stage="15" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="784" st_id="17" stage="14" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="785" st_id="18" stage="13" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="786" st_id="19" stage="12" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="787" st_id="20" stage="11" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="788" st_id="21" stage="10" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="789" st_id="22" stage="9" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="790" st_id="23" stage="8" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="791" st_id="24" stage="7" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="792" st_id="25" stage="6" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="793" st_id="26" stage="5" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="794" st_id="27" stage="4" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="795" st_id="28" stage="3" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="796" st_id="29" stage="2" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="797" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:9  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="798" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:15  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_14)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="799" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:17  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="800" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:23  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_15)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="801" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:25  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="802" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:31  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_16)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="803" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:33  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="804" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:39  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_17)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="805" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:41  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="806" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:47  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_18)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="807" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:49  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="808" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:55  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_19)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="809" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:57  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="810" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:63  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_20)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="811" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:65  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="812" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:71  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_21)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="813" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:73  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="814" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:79  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_22)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="815" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:81  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="816" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:87  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_23)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="817" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:89  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="818" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:95  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_24)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="819" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:97  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="820" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:103  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_25)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="821" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:105  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="822" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:111  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_26)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="823" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:113  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="824" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:119  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_27)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="825" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:121  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="826" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:127  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_28)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="827" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:129  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="828" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:135  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_29)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="829" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:137  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="830" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:143  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_30)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="831" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:145  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="832" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:151  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_31)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="833" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:153  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="834" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:159  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_33)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="835" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:161  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="836" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:167  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_34)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="837" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:169  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="838" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:175  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_35)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="839" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:177  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="840" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:183  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_36)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="841" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:185  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="842" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:191  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_37)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="843" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:193  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="844" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:199  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_38)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="845" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:201  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="846" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:207  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_39)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="847" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:209  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="848" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:215  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_40)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="849" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:217  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="850" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:223  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_41)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="851" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:225  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="852" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:231  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_42)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="853" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:233  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="854" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:239  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_43)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="855" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:241  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="856" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:247  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_44)

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="857" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:249  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="858" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:255  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_45)

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="859" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:257  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="860" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:263  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_46)

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="861" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:265  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="862" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:271  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_47)

]]></node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="863" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:273  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="864" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:279  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_48)

]]></node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="865" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:281  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="866" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:287  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_49)

]]></node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="867" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:289  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="868" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:295  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_50)

]]></node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="869" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:297  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="870" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:303  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_51)

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="871" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:305  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="872" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:311  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_52)

]]></node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="873" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:313  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="874" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:319  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_53)

]]></node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="875" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:321  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="876" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:327  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_54)

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="877" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:329  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="878" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:335  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_55)

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="879" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:337  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="880" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:343  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_56)

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="881" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:345  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="882" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:351  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_57)

]]></node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="883" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:353  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="884" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:359  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_58)

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="885" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:361  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="886" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:367  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_59)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="887" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:369  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="888" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:375  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_60)

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="889" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:377  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="890" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:383  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_61)

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="891" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:385  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="892" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:391  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_62)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="893" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:393  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="894" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pixel_weighted_average.exit:399  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_63)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="895" st_id="30" stage="1" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:498  %r_V = sdiv i23 %tmp_24_tr, %tmp_25_tr

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="896" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="8" op_0_bw="23">
<![CDATA[
pixel_weighted_average.exit:499  %tmp_66 = trunc i23 %r_V to i8

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="897" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
pixel_weighted_average.exit:500  %r_V_2 = add i8 %kernel_off_V_load, %tmp_66

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="898" st_id="30" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
pixel_weighted_average.exit:501  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %r_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="0" op_0_bw="0">
<![CDATA[
pixel_weighted_average.exit:502  br label %._crit_edge66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="900" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
