0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/micha/Documents/Xilnux/VGA/BRAM/BRAM.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1668418135,verilog,,C:/Users/micha/Documents/Xilnux/VGA/BRAM/BRAM.srcs/sources_1/new/BRAM.v,,blk_mem_gen_0,,,,,,,,
C:/Users/micha/Documents/Xilnux/VGA/BRAM/BRAM.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/micha/Documents/Xilnux/VGA/BRAM/BRAM.srcs/sim_1/new/BRAM_tb.v,1668421899,verilog,,,,BRAM_tb,,,,,,,,
C:/Users/micha/Documents/Xilnux/VGA/BRAM/BRAM.srcs/sources_1/new/BRAM.v,1668421547,verilog,,C:/Users/micha/Documents/Xilnux/VGA/BRAM/BRAM.srcs/sim_1/new/BRAM_tb.v,,BRAM,,,,,,,,
