{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529631947262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529631947268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 09:45:47 2018 " "Processing started: Fri Jun 22 09:45:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529631947268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631947268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_THM -c Digital_THM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_THM -c Digital_THM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631947268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529631948121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529631948121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_thm.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_thm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_THM " "Found entity 1: Digital_THM" {  } { { "Digital_THM.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Digital_THM.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529631957320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631957320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK ack SHT20_Driver.v(42) " "Verilog HDL Declaration information at SHT20_Driver.v(42): object \"ACK\" differs only in case from object \"ack\" in the same scope" {  } { { "SHT20_Driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/SHT20_Driver.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529631957322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sht20_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file sht20_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHT20_Driver " "Found entity 1: SHT20_Driver" {  } { { "SHT20_Driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/SHT20_Driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529631957322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631957322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calculate " "Found entity 1: Calculate" {  } { { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529631957342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631957342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/bin_to_bcd.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529631957348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631957348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_scan " "Found entity 1: Segment_scan" {  } { { "Segment_scan.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Segment_scan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529631957355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631957355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_THM " "Elaborating entity \"Digital_THM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529631957668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHT20_Driver SHT20_Driver:u1 " "Elaborating entity \"SHT20_Driver\" for hierarchy \"SHT20_Driver:u1\"" {  } { { "Digital_THM.v" "u1" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Digital_THM.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631957676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculate Calculate:u2 " "Elaborating entity \"Calculate\" for hierarchy \"Calculate:u2\"" {  } { { "Digital_THM.v" "u2" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Digital_THM.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631957726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd Calculate:u2\|bin_to_bcd:u1 " "Elaborating entity \"bin_to_bcd\" for hierarchy \"Calculate:u2\|bin_to_bcd:u1\"" {  } { { "Calculate.v" "u1" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631957734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_scan Segment_scan:u3 " "Elaborating entity \"Segment_scan\" for hierarchy \"Segment_scan:u3\"" {  } { { "Digital_THM.v" "u3" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Digital_THM.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631957743 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Calculate:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Calculate:u2\|Mult0\"" {  } { { "Calculate.v" "Mult0" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529631959686 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Calculate:u2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Calculate:u2\|Mult1\"" {  } { { "Calculate.v" "Mult1" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529631959686 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529631959686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Calculate:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\"" {  } { { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631959824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Calculate:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"Calculate:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631959824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631959824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631959824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631959824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631959824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631959824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631959824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631959824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631959824 ""}  } { { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529631959824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult0\|multcore:mult_core Calculate:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631959898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Calculate:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631959941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Calculate:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_irg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_irg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_irg " "Found entity 1: add_sub_irg" {  } { { "db/add_sub_irg.tdf" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/db/add_sub_irg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529631960069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631960069 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Calculate:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960105 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Calculate:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/db/add_sub_drg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529631960166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631960166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs Calculate:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Calculate:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\"" {  } { { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Calculate:u2\|lpm_mult:Mult1 " "Instantiated megafunction \"Calculate:u2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631960241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631960241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631960241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631960241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631960241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631960241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631960241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631960241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529631960241 ""}  } { { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529631960241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult1\|multcore:mult_core Calculate:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960252 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Calculate:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Calculate:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/db/add_sub_erg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529631960321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631960321 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Calculate:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Calculate:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Calculate:u2\|lpm_mult:Mult1\|altshift:external_latency_ffs Calculate:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Calculate:u2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Calculate.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/Calculate.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631960359 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SHT20_Driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/SHT20_Driver.v" 74 -1 0 } } { "SHT20_Driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/SHT20_Driver.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529631960661 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529631960662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529631962840 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SHT20_Driver:u1\|sda~en High " "Register SHT20_Driver:u1\|sda~en will power up to High" {  } { { "SHT20_Driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/SHT20_Driver.v" 60 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1529631962956 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1529631962956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529631964401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/output_files/Digital_THM.map.smsg " "Generated suppressed messages file F:/Fpga_Project/BaseBoard3.0_Demo/LAB9_Digital_THM/output_files/Digital_THM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631964485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529631964685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529631964685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "959 " "Implemented 959 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529631964891 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529631964891 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1529631964891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "952 " "Implemented 952 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529631964891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529631964891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529631964925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 09:46:04 2018 " "Processing ended: Fri Jun 22 09:46:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529631964925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529631964925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529631964925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529631964925 ""}
