Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/otp_revision","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am62x/clocks","5_soc_doc/am62x/devices","5_soc_doc/am62x/dma_cfg","5_soc_doc/am62x/hosts","5_soc_doc/am62x/interrupt_cfg","5_soc_doc/am62x/pll_data","5_soc_doc/am62x/processors","5_soc_doc/am62x/proxy_cfg","5_soc_doc/am62x/psil_cfg","5_soc_doc/am62x/ra_cfg","5_soc_doc/am62x/resasg_types","5_soc_doc/am62x/sec_proxy","5_soc_doc/am62x/soc_devgrps","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/dma_cfg","5_soc_doc/am6x/extended_otp","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/interrupt_cfg","5_soc_doc/am6x/pll_data","5_soc_doc/am6x/processors","5_soc_doc/am6x/proxy_cfg","5_soc_doc/am6x/psil_cfg","5_soc_doc/am6x/ra_cfg","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/runtime_keystore","5_soc_doc/am6x/sec_proxy","5_soc_doc/am6x/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/otp_revision","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/otp_revision.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am62x/clocks.rst","5_soc_doc/am62x/devices.rst","5_soc_doc/am62x/dma_cfg.rst","5_soc_doc/am62x/hosts.rst","5_soc_doc/am62x/interrupt_cfg.rst","5_soc_doc/am62x/pll_data.rst","5_soc_doc/am62x/processors.rst","5_soc_doc/am62x/proxy_cfg.rst","5_soc_doc/am62x/psil_cfg.rst","5_soc_doc/am62x/ra_cfg.rst","5_soc_doc/am62x/resasg_types.rst","5_soc_doc/am62x/sec_proxy.rst","5_soc_doc/am62x/soc_devgrps.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/dma_cfg.rst","5_soc_doc/am6x/extended_otp.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/interrupt_cfg.rst","5_soc_doc/am6x/pll_data.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/proxy_cfg.rst","5_soc_doc/am6x/psil_cfg.rst","5_soc_doc/am6x/ra_cfg.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/runtime_keystore.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/am6x/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/otp_revision.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00000000454d53450200010002000100":131,"00b":26,"01b":26,"02000000011a00006a37657300000000":131,"02a6000001000200cffc17b20bcbf96a":131,"07ab1b2400d5757a1f0b2f32fdf06b39376e0e7fd2e930ea4b1a7b0e24bbc520926de2c6":131,"0bb88ba99d3a8b1d92075c67bcc047d2":131,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":131,"0x0":[3,13,17,124],"0x00":[3,21,41,55,70,86,102,116],"0x0000":128,"0x00000000":[21,47,62,78,94,108],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[17,21,131],"0x0000006e":127,"0x0000007f":127,"0x0000b000":108,"0x0000efff":108,"0x0001":23,"0x0002":23,"0x0002u":3,"0x0004":23,"0x0005u":7,"0x0008":23,"0x000au":[3,24],"0x000bu":[23,24],"0x000cu":[24,26],"0x000du":[24,27],"0x000eu":[24,25],"0x001":[41,55],"0x0010":23,"0x0020":23,"0x0020u":3,"0x003":[41,55,70,86],"0x00300000":[47,62,78,108],"0x003000ff":[47,62,78,108],"0x0040":[41,55],"0x005":[41,55],"0x006":[41,55],"0x00a00000":[47,62,78,94,108],"0x00a003ff":[62,78],"0x00a007ff":[94,108],"0x00a10000":[62,78,94,108],"0x00a107ff":[62,78,94,108],"0x00a20000":[62,78,94,108],"0x00a207ff":[62,78,94,108],"0x00a30000":[62,78,94,108],"0x00a301ff":94,"0x00a303ff":[62,78,108],"0x00a307ff":47,"0x00a60000":108,"0x00a61fff":108,"0x00a70000":108,"0x00a71fff":108,"0x00ac0000":108,"0x00ac0fff":108,"0x00ad0000":108,"0x00ad0fff":108,"0x00c0":[41,55,70,86],"0x01":[5,37,51,66,70,82,86,98,102,112,116,131],"0x0100":5,"0x01000000":47,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":[41,55],"0x0180":[41,55],"0x01a":[41,55],"0x01c":[41,55],"0x01cc0000":127,"0x01e":[41,55],"0x01ff0000":127,"0x02":[41,51,55,66,70,82,86,98,102,112,116,131],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":23,"0x021":[41,55],"0x03":[41,55,70,86,102,112,116],"0x04":[70,86,112,116],"0x04210000":47,"0x042101ff":47,"0x043":41,"0x044":41,"0x045":41,"0x05":[70,86,102,116],"0x053f0000":94,"0x053f00ff":94,"0x06":[51,98,102,112,116],"0x061":[70,86],"0x062":[70,86],"0x064":[70,86],"0x0682":[41,55],"0x0683":[41,55],"0x068d":[41,55],"0x068e":[41,55],"0x068f":[41,55],"0x06a0":[41,55],"0x06a1":[41,55],"0x06a2":[41,55],"0x07":[51,70,86,98,102,112,116],"0x070a":[41,55],"0x070d":[41,55],"0x070f":[41,55],"0x0710":[41,55],"0x0711":[41,55],"0x0712":[41,55],"0x0713":[41,55],"0x0714":[41,55],"0x0715":[41,55],"0x0716":[41,55],"0x0717":[41,55],"0x0718":[41,55],"0x0719":[41,55],"0x071a":[41,55],"0x071b":[41,55],"0x071c":[41,55],"0x071d":[41,55],"0x071e":[41,55],"0x0783":[41,55],"0x079":116,"0x0790":[41,55],"0x0791":[41,55],"0x0792":[41,55],"0x0793":[41,55],"0x0794":55,"0x0795":55,"0x0796":[41,55],"0x0797":[41,55],"0x0798":[41,55],"0x0799":[41,55],"0x079a":[41,55],"0x079b":[41,55],"0x079c":55,"0x079d":55,"0x07a":116,"0x07a3":[41,55],"0x07a4":[41,55],"0x07a5":[41,55],"0x07a6":[41,55],"0x07a7":55,"0x07a8":55,"0x07a9":[41,55],"0x07aa":[41,55],"0x07ab":[41,55],"0x07ac":[41,55],"0x07ad":[41,55],"0x07ae":[41,55],"0x07af":[41,55],"0x07b":[102,116],"0x07b0":[41,55],"0x07b1":[41,55],"0x07b2":[41,55],"0x07b3":[41,55],"0x07b4":[41,55],"0x07b5":55,"0x07b6":55,"0x07b7":55,"0x07b8":55,"0x08":[102,112,116],"0x080":[102,116],"0x082":[102,116],"0x083":[102,116],"0x0840":[41,55],"0x084a":[41,55],"0x084c":55,"0x086":116,"0x087":116,"0x088":[102,116],"0x089":[102,116],"0x09":112,"0x091":[70,86],"0x09c":[70,86],"0x0a":[41,55,70,86,102,116],"0x0b":[70,86,102,116],"0x0b3":[70,86],"0x0b4":[70,86],"0x0b5":[70,86],"0x0b6":[70,86],"0x0b9":[70,86],"0x0bb":[70,86],"0x0bc":[70,86],"0x0bd":[70,86],"0x0be":[70,86],"0x0bf":[70,86],"0x0c":[55,102,116],"0x0c2":[70,86],"0x0c3":[70,86],"0x0cf":[102,116],"0x0d":[41,55,70,86,102,116],"0x0d0":[102,116],"0x0d1":[102,116],"0x0d2":[102,116],"0x0d3":[102,116],"0x0d4":[102,116],"0x0d5":[102,116],"0x0e":[41,55,70,86,116],"0x0e9":[102,116],"0x0ea":[102,116],"0x0eb":[102,116],"0x0ec":[102,116],"0x0ed":[102,116],"0x0f":[41,55,70,86,102,116],"0x1":[13,30],"0x10":[3,41,55,102,116],"0x1000":[8,30,39,53,68,84,100,114],"0x1000u":8,"0x1001":[8,68,84],"0x1001u":8,"0x1017":53,"0x1018":53,"0x1019":53,"0x101c":39,"0x1029":53,"0x103b":100,"0x1077":[68,84],"0x108b":114,"0x10ca":41,"0x10cd":41,"0x10cf":41,"0x10d0":41,"0x10d1":41,"0x10d2":41,"0x10d3":41,"0x10d4":41,"0x10d5":41,"0x11":[21,41,55],"0x1100":11,"0x1101":11,"0x1102":11,"0x1103":[11,41],"0x1110":11,"0x1110u":11,"0x1111":11,"0x1112":41,"0x1116100":124,"0x1118":41,"0x1119":41,"0x1120":11,"0x1120u":11,"0x1125":41,"0x112d":41,"0x112e":41,"0x112f":41,"0x1130":41,"0x1140":41,"0x114a":41,"0x12":[41,55],"0x1200":12,"0x1201":12,"0x1205":12,"0x1205u":12,"0x1206":12,"0x1207u":23,"0x1210":12,"0x1211":12,"0x1215":12,"0x1215u":12,"0x1216":12,"0x1220":12,"0x1221":12,"0x1230":12,"0x1230u":12,"0x1231":12,"0x1231u":12,"0x1232":12,"0x1233":12,"0x1234":12,"0x1234u":12,"0x1240":12,"0x1240u":12,"0x1241":12,"0x1280":10,"0x1280u":10,"0x1281":10,"0x1281u":10,"0x1282":10,"0x1282u":10,"0x1283":10,"0x1283u":10,"0x13":[41,55],"0x1300":9,"0x1300u":9,"0x14":[41,55],"0x15":[41,55],"0x1500u":26,"0x16":[41,55],"0x17":[41,55],"0x18":[37,41,51,55],"0x1840":[70,86],"0x1880":[70,86],"0x19":[41,55],"0x1900":[70,86],"0x1a":[41,55],"0x1b":[41,55],"0x1c":[41,55],"0x1d":[41,55],"0x1e":[41,55],"0x1e40":116,"0x1e80":116,"0x1ec0":[102,116],"0x1u":[43,58,73,89,104,118,119],"0x2":[13,30],"0x20":[3,21,37,39,41,51,55,66,68,82,84,98,100,112,114,131],"0x2000":[39,53,102,116],"0x2013":53,"0x2015":39,"0x20210102":[21,131],"0x2080":[102,116],"0x20c0":[102,116],"0x21":[37,41,51,55,66,82,98,112,131],"0x2180":116,"0x21c0":116,"0x22":[21,37,41,55,66,82,131],"0x2200":[102,116],"0x2223":[21,131],"0x2240":[102,116],"0x23":[37,41,55,66,82,131],"0x23be":27,"0x24":[41,55],"0x2440":[70,86],"0x25":[41,55],"0x26":[41,55],"0x27":55,"0x2700":[70,86],"0x28":55,"0x2800u":[56,71,87],"0x283c0000":[62,78,94,108],"0x283c001f":[62,78,94,108],"0x28400000":[62,78,94,108],"0x28401fff":[62,78,94,108],"0x28440000":[62,78,94,108],"0x2847ffff":[62,78,94,108],"0x28480000":[62,78,94,108],"0x28481fff":[62,78,94,108],"0x284a0000":[62,78,94,108],"0x284a3fff":[62,78,94,108],"0x284c0000":[62,78,94,108],"0x284c3fff":[62,78,94,108],"0x28560000":[62,78,94,108],"0x28563fff":[62,78,94],"0x2856ffff":108,"0x28570000":[62,78,94,108],"0x2857007f":[62,78],"0x285701ff":[94,108],"0x28580000":[62,78,94,108],"0x28580fff":[62,78,94,108],"0x28590000":[62,78,94,108],"0x285900ff":[62,78,94,108],"0x285a0000":[62,78,94,108],"0x285a3fff":[62,78,94,108],"0x285b0000":[62,78,94,108],"0x285c0000":[62,78,94,108],"0x285c00ff":[62,78,94,108],"0x285d0000":[62,78,94,108],"0x285d03ff":[62,78,94,108],"0x29":[41,55],"0x2a":[41,55],"0x2a268000":[62,78,94,108],"0x2a2681ff":[62,78,94,108],"0x2a280000":[62,78,94,108],"0x2a29ffff":[62,78,94,108],"0x2a47ffff":[62,78,94,108],"0x2a500000":[62,78,94,108],"0x2a53ffff":[62,78,94,108],"0x2a580000":[62,78,94,108],"0x2a5bffff":[62,78,94,108],"0x2a600000":[62,78,94,108],"0x2a6fffff":[62,78,94,108],"0x2a700000":[62,78,94,108],"0x2a7fffff":[62,78,94,108],"0x2a800000":[62,78,94,108],"0x2a83ffff":[62,78,94,108],"0x2aa00000":[62,78,94,108],"0x2aa3ffff":[62,78,94,108],"0x2b":[41,55],"0x2b000000":[62,78,94,108],"0x2b3fffff":[62,78,94,108],"0x2b800000":[62,78,94,108],"0x2bbfffff":[62,78,94,108],"0x2c":[41,55],"0x2cca":[70,86],"0x2ccd":[70,86],"0x2d":[41,55],"0x2d0a":[70,86],"0x2d0d":[70,86],"0x2d4a":[70,86],"0x2d4d":[70,86],"0x2d80":[70,86],"0x2e":[41,55],"0x2e40":[70,86],"0x2ec0":[70,86],"0x2ec1":[70,86],"0x2ec2":[70,86],"0x2ec3":[70,86],"0x2ec4":[70,86],"0x2ec5":[70,86],"0x2ec7":[70,86],"0x2eca":[70,86],"0x2ecb":[70,86],"0x2f":[41,55],"0x2f00":[70,86],"0x2f01":[70,86],"0x2f02":[70,86],"0x2f03":[70,86],"0x2f0a":[70,86],"0x2f0b":[70,86],"0x2f0d":[70,86],"0x2f0e":[70,86],"0x2f0f":[70,86],"0x2f4a":[70,86],"0x2f4d":[70,86],"0x2f80":[70,86],"0x2fc0":[70,86],"0x3":[13,30],"0x30":[41,55,112],"0x3000":39,"0x3001":39,"0x3080":[70,86],"0x30800000":[62,78,94,108],"0x3080001f":[62,78,94,108],"0x30801000":[62,78,94,108],"0x3080101f":[62,78,94,108],"0x30802000":[62,78,94,108],"0x3080201f":[62,78,94,108],"0x3081":[70,86],"0x3082":[70,86],"0x3083":[70,86],"0x308a":[70,86],"0x308b":[70,86],"0x308d":[70,86],"0x308f":[70,86],"0x30900000":[62,78,94,108],"0x30901fff":[62,78,94],"0x30907fff":108,"0x30908000":[62,78,94,108],"0x30909fff":[62,78,94],"0x3090ffff":108,"0x30940000":[62,78,94,108],"0x3094ffff":[62,78,94],"0x3097ffff":108,"0x30b00000":[62,78,94,108],"0x30b03fff":94,"0x30b0ffff":[62,78],"0x30b1ffff":108,"0x30c0":[70,86],"0x30c00000":[62,78,94,108],"0x30c03fff":94,"0x30c0ffff":[62,78,108],"0x30c1":[70,86],"0x30c2":[70,86],"0x30c3":[70,86],"0x30c5":[70,86],"0x30c7":[70,86],"0x30ca":[70,86],"0x30cb":[70,86],"0x30d00000":[62,78,94,108],"0x30d03fff":94,"0x30d07fff":[62,78,108],"0x31":[41,55],"0x31040000":[62,78,94,108],"0x31043fff":[62,78,94,108],"0x31080000":[62,78,94,108],"0x310bffff":[62,78,94,108],"0x31100000":[62,78,94,108],"0x3110007f":[62,78],"0x31100fff":[94,108],"0x31110000":[62,78,94,108],"0x31113fff":[62,78,94,108],"0x31120000":[62,78,94,108],"0x311200ff":[62,78,94,108],"0x31130000":[62,78,94,108],"0x31133fff":[62,78,94,108],"0x31140000":[62,78,94,108],"0x31150000":[62,78,94,108],"0x311500ff":[62,78,94,108],"0x31160000":[62,78,94,108],"0x311603ff":[62,78,94,108],"0x31f78000":[62,78,94,108],"0x31f781ff":[62,78,94,108],"0x32":[41,55],"0x32000000":[62,78,94,108],"0x3201ffff":[62,78,94,108],"0x328fffff":[62,78,94,108],"0x33":[21,41,55],"0x33000000":[62,78,94,108],"0x3303ffff":[62,78,94,108],"0x33400000":[62,78,94,108],"0x3343ffff":[62,78,94,108],"0x33800000":[62,78,94,108],"0x339fffff":[62,78,94,108],"0x33c00000":[62,78,94,108],"0x33c3ffff":[62,78,94,108],"0x33c40000":[62,78,94,108],"0x33c7ffff":[62,78,94,108],"0x33ca":[102,116],"0x33cd":[102,116],"0x33d00000":[62,78,94,108],"0x33dfffff":[62,78,94,108],"0x34":[41,55],"0x34000000":[62,78,94,108],"0x3403ffff":94,"0x340a":[102,116],"0x340d":[102,116],"0x340fffff":[62,78,108],"0x344a":[102,116],"0x344d":[102,116],"0x3480":[102,116],"0x34c0":[102,116],"0x34c1":[102,116],"0x34c2":[102,116],"0x34c3":[102,116],"0x34c4":116,"0x34c5":[102,116],"0x34c6":[102,116],"0x34c7":[102,116],"0x34c8":[102,116],"0x34ca":[102,116],"0x34cb":[102,116],"0x35":55,"0x3500":[102,116],"0x35000000":[62,78,94,108],"0x3501":[102,116],"0x3502":[102,116],"0x3503":[102,116],"0x3503ffff":94,"0x350a":[102,116],"0x350b":[102,116],"0x350c":[102,116],"0x350d":[102,116],"0x350e":116,"0x350f":[102,116],"0x350fffff":[62,78],"0x3510":[102,116],"0x351fffff":108,"0x3540":[102,116],"0x36":55,"0x37":55,"0x38":55,"0x38000000":[62,78,94,108],"0x383fffff":[62,78,94,108],"0x3a4a":[102,116],"0x3a4d":[102,116],"0x3a80":[102,116],"0x3ac0":[102,116],"0x3ac1":[102,116],"0x3ac2":[102,116],"0x3ac3":[102,116],"0x3ac5":[102,116],"0x3ac7":[102,116],"0x3aca":[102,116],"0x3acb":[102,116],"0x3b00":[102,116],"0x3b01":[102,116],"0x3b02":[102,116],"0x3b03":[102,116],"0x3b0a":[102,116],"0x3b0b":[102,116],"0x3b0d":[102,116],"0x3b0f":[102,116],"0x3b40":[102,116],"0x3c000000":[62,78,94,108],"0x3c3fffff":[62,78,94,108],"0x4":30,"0x40":30,"0x4000":[53,68,84,100,114],"0x4001":[53,68,84],"0x4002":53,"0x4003":[53,68,84,100,114],"0x4081":27,"0x4081u":23,"0x40c00000":[62,78,94,108],"0x40c000ff":[62,78,94,108],"0x4100":[53,68,84,100,114],"0x4104":[53,68,84,100,114],"0x41c00000":[62,78,94,108],"0x41c7ffff":[62,78],"0x41cfffff":[94,108],"0x4200":[53,68,84,100,114],"0x4204":[53,68,84,100,114],"0x42200000":[62,78,94,108],"0x422001ff":[62,78],"0x422003ff":[94,108],"0x42af":27,"0x4300":[39,53,68,84,100,114],"0x4301":100,"0x4302":114,"0x4303":[39,53],"0x4304":[39,53,68,84,100,114],"0x4305":[100,114],"0x4307":[39,53],"0x4308":[39,53],"0x430b":[39,53],"0x430c":53,"0x430f":53,"0x4310":53,"0x4311":53,"0x4400":[39,53,68,84,100,114],"0x4401":[39,68,84],"0x4402":[39,68,84,100,114],"0x4403":[39,53],"0x4404":[39,53,100,114],"0x4405":[39,53],"0x4406":[39,53],"0x44060000":47,"0x4407":53,"0x4407bfff":47,"0x4407c000":47,"0x4407ffff":47,"0x4408":53,"0x44083000":30,"0x4409":53,"0x440b":[53,100,114],"0x440c":[39,53],"0x440e":[39,53],"0x440f":53,"0x44234000":[47,62,78,94,108],"0x44234fff":[47,62,78,94,108],"0x44235000":[47,62,78,94,108],"0x44237fff":[47,62,78,94,108],"0x4500":[39,53,68,84,100,114],"0x45000000":[47,62,78,94,108,132],"0x4501":39,"0x4502":39,"0x4503":[68,84],"0x4504":[68,84],"0x4507":[68,84],"0x4507ffff":47,"0x4508":[68,84,100,114],"0x45080000":47,"0x450b":[68,84],"0x450c":[68,84],"0x450f":[68,84],"0x4510":[68,84],"0x4513":[68,84],"0x4514":[68,84],"0x4515":[68,84],"0x4516":[68,84],"0x45cfffff":47,"0x45d00000":[47,62,78,94,108],"0x45dfffff":[47,62,78,94,108],"0x45e00000":47,"0x45ffffff":[47,62,78,94,108,132],"0x4600":[39,68,84,100,114],"0x4601":[68,84],"0x4602":[68,84],"0x460a":114,"0x460c":[100,114],"0x460f":100,"0x4610":100,"0x4616":[100,114],"0x4618":[100,114],"0x461f":100,"0x4622":[100,114],"0x4624":[100,114],"0x462e":[100,114],"0x4700":[39,68,84,100,114],"0x4701":[100,114],"0x4702":[100,114],"0x4703":[100,114],"0x4704":[100,114],"0x4707":[68,84],"0x4709":[100,114],"0x470a":100,"0x470c":[100,114],"0x4729":[100,114],"0x473f":100,"0x4800":[68,84,100,114],"0x48100000":47,"0x4811001f":47,"0x48130000":47,"0x481f":[68,84,100,114],"0x4820":[100,114],"0x482500ff":47,"0x483f":[100,114],"0x4840":[100,114],"0x48400000":47,"0x48411fff":47,"0x48420000":47,"0x48607fff":47,"0x487f":[100,114],"0x4880":[100,114],"0x489f":[100,114],"0x4900":[100,114],"0x49000000":47,"0x49013fff":47,"0x4968b2e9":20,"0x49800000":47,"0x49ff":[100,114],"0x4a00":[100,114],"0x4a67ffff":47,"0x4a811000":47,"0x4a812fff":47,"0x4aa18000":47,"0x4aa18fff":47,"0x4b8a0000":47,"0x4b8affff":47,"0x4b920000":47,"0x4b92ffff":47,"0x4c01ffff":47,"0x4c41u":23,"0x4d000000":47,"0x4d001fff":47,"0x4d004000":47,"0x4d005fff":47,"0x4d008000":47,"0x4d009fff":47,"0x4d012000":47,"0x4d013fff":47,"0x4d016000":47,"0x4d017fff":47,"0x4d03c000":47,"0x4d04bfff":47,"0x4e004000":47,"0x4e013fff":47,"0x4e3fffff":47,"0x5":30,"0x5170":27,"0x5170u":23,"0x555555u":24,"0x5a":[15,21,27,131],"0x6000":[68,84,100,114],"0x60000000":[62,78,94,108],"0x602d":[100,114],"0x602e":[100,114],"0x602f":[68,84,100,114],"0x608f":27,"0x6b39376e":131,"0x6cffffff":[62,78,94,108],"0x6d000000":[62,78,94,108],"0x6dffffff":[62,78,94,108],"0x6e000000":[62,78,94,108],"0x6effffff":[62,78,94,108],"0x7000":[68,84,100,114],"0x70000":124,"0x70000000":[62,78,94,108,124],"0x701c0000":47,"0x701dffff":47,"0x701fc000":47,"0x701fffff":[47,62,78,94,108],"0x7100":[68,84,100,114],"0x7103":[68,84],"0x7106":[100,114],"0x7200":[68,84,100,114],"0x7203":[68,84],"0x7204":[68,84],"0x7207":[68,84,100,114],"0x7208":[68,84],"0x720b":[68,84],"0x720c":[68,84],"0x720e":[68,84],"0x720f":[68,84],"0x7211":[68,84],"0x7212":[68,84],"0x7300":[100,114],"0x7303":[100,114],"0x7400":[100,114],"0x7403":[100,114],"0x74fc":39,"0x74fd":39,"0x74fe":39,"0x7500":[39,100,114],"0x7501":[100,114],"0x7502":[100,114],"0x7503":[39,100,114],"0x750b":39,"0x7ab1b240":131,"0x7b25u":23,"0x8":[68,84,100,114,124],"0x80":27,"0x8000":10,"0x80b5ae71":20,"0x8105u":24,"0x8805u":24,"0x8d27":27,"0x8d27u":23,"0x9000":[16,39,53,68,84,100,114],"0x9000u":16,"0x9001":[16,68,84],"0x9001u":16,"0x9002":[16,68,84],"0x9002u":16,"0x9003":14,"0x9003u":14,"0x9004":14,"0x9004u":14,"0x900c":19,"0x900cu":19,"0x9010":53,"0x9011":53,"0x9012":53,"0x9013":53,"0x9017":39,"0x901c":53,"0x9021":19,"0x9021u":19,"0x9022":15,"0x9022u":15,"0x9023":15,"0x9023u":15,"0x9024":15,"0x9024u":15,"0x9025":15,"0x9025u":15,"0x9026":15,"0x9026u":15,"0x9029":14,"0x9029u":14,"0x9030":22,"0x9030u":22,"0x9031":17,"0x9031u":17,"0x9032":[18,128],"0x9032u":18,"0x9033":[18,128],"0x9033u":18,"0x9034":[18,128],"0x9034u":18,"0x9035":[18,128],"0x9035u":18,"0x903b":100,"0x908b":114,"0x9095":[68,84],"0x926de2c6":131,"0xa000":[39,53],"0xa013":53,"0xa01b":39,"0xa5":[15,21],"0xa5c3u":23,"0xb000":39,"0xb001":39,"0xb002":39,"0xb003":39,"0xb2f32fdf":131,"0xc000":[13,53,68,84,100,114,132],"0xc000u":13,"0xc001":[13,53,68,84,100,114,132],"0xc001u":13,"0xc005":[13,132],"0xc005u":13,"0xc100":[13,53,68,84,100,114,132],"0xc100u":13,"0xc101":[13,132],"0xc101u":13,"0xc108":[53,68,84,100,114],"0xc120":[13,132],"0xc120u":13,"0xc1d3u":23,"0xc200":[53,68,84,100,114],"0xc208":[53,68,84,100,114],"0xc300":[39,53,68,84],"0xc303":[39,53],"0xc304":[39,53],"0xc307":[39,53],"0xc308":[39,53,68,84],"0xc30b":[39,53],"0xc30c":53,"0xc30f":53,"0xc310":53,"0xc311":53,"0xc400":[13,39,53,68,84,100,114,132],"0xc400u":13,"0xc401":[13,39,68,84,132],"0xc401u":13,"0xc402":[39,68,84,100,114],"0xc403":[39,53],"0xc404":[39,53,100,114],"0xc405":[39,53],"0xc406":[39,53],"0xc407":53,"0xc408":53,"0xc409":53,"0xc40b":[53,100,114],"0xc40c":[39,53],"0xc40e":[39,53],"0xc500":[39,53,68,84,100,114],"0xc501":39,"0xc502":39,"0xc503":[68,84],"0xc504":[68,84],"0xc507":[53,68,84],"0xc508":[68,84,100,114],"0xc50b":[68,84],"0xc50c":[68,84],"0xc50f":[68,84],"0xc510":[68,84],"0xc513":[68,84],"0xc514":[68,84],"0xc515":[68,84],"0xc516":[68,84],"0xc600":[39,100,114],"0xc607":39,"0xc60a":114,"0xc60c":[100,114],"0xc60f":100,"0xc610":100,"0xc616":[100,114],"0xc618":[100,114],"0xc61f":100,"0xc622":[100,114],"0xc624":[100,114],"0xc62e":[100,114],"0xc700":[39,100,114],"0xc701":[100,114],"0xc702":[100,114],"0xc703":[100,114],"0xc704":[100,114],"0xc707":39,"0xc709":[100,114],"0xc70a":100,"0xc70c":[100,114],"0xc729":[100,114],"0xc73f":100,"0xc800":[68,84,100,114],"0xc81f":[68,84,100,114],"0xc820":[100,114],"0xc83f":[100,114],"0xc840":[100,114],"0xc87f":[100,114],"0xc880":[100,114],"0xc89f":[100,114],"0xc900":[100,114],"0xc9ff":[100,114],"0xca00":[100,114],"0xca07":[100,114],"0xcc":127,"0xd5757a1f":131,"0xdd":127,"0xdead3a17":20,"0xdeadfa17":20,"0xe000":[68,84,100,114],"0xe022000":124,"0xe02c":[100,114],"0xe02d":[100,114],"0xe02f":[68,84,100,114],"0xe24bbc52":131,"0xe7fd2e93":131,"0xea4b1a7b":131,"0xf000":[68,84,100,114],"0xf007":[68,84,100,114],"0xf100":[68,84,100,114],"0xf103":[68,84],"0xf106":[100,114],"0xf1ea":27,"0xf1eau":23,"0xf200":[68,84,100,114],"0xf203":[68,84],"0xf204":[68,84],"0xf207":[68,84,100,114],"0xf208":[68,84],"0xf20b":[68,84],"0xf20c":[68,84],"0xf20e":[68,84],"0xf20f":[68,84],"0xf211":[68,84],"0xf212":[68,84],"0xf300":[100,114],"0xf303":[100,114],"0xf3ff":[100,114],"0xf400":[100,114],"0xf4fc":39,"0xf4fd":39,"0xf500":[39,100,114],"0xf501":[39,100,114],"0xf503":39,"0xffff":128,"0xffff0000":128,"0xffffffff":5,"0xfffffffffff":[47,62,78,94,108],"0xffffffu":24,"0xppppqqqq":131,"1000000000u":[36,50,97,111],"100000000u":[65,81],"1083801600u":111,"10b":[26,27],"1155000000u":[65,81],"1179648000u":111,"11b":26,"1200000000u":111,"128u":27,"1500000000u":111,"15de4a0d4ee20fd61f6002b07cd9b0b7":131,"1600000000u":[36,50],"1800000000u":[50,111],"1866000000u":111,"18u":23,"1mb":3,"2000000000u":[36,50,97,111],"2040000000u":36,"2359296000u":97,"2380000000u":36,"2400000000u":[36,50,97,111],"250000000u":[65,81],"2600000000u":111,"2700000000u":111,"2750000000u":111,"2mb":3,"300000000u":[65,81],"3200000000u":97,"32bit":13,"32u":14,"333333333u":[65,81],"3rd":0,"400000000u":[65,81],"40b2b17a1f7a75d5":131,"41c02100":21,"41u":14,"4kb":30,"52bc4be2c6e26d92":131,"64k":3,"760d7d98a18f189760dfd0f23e2b0cb1":131,"7fe9ad875195527d40b2b17a1f7a75d5":131,"800000000u":[65,81],"8c712e8d732b48c3e09ac6c0951013c":131,"960000000u":[36,50,65,81,97,111],"abstract":[0,21],"break":5,"byte":[2,3,11,12,14,20,21,26,121,125,127,128,130,131],"case":[2,3,5,13,15,16,21,26,61,73,76,89,93,104,107,118,120,124,129],"catch":[63,79],"char":3,"default":[5,7,12,13,20,21,25,26,30,47,61,62,76,78,90,93,94,107,108,124,128],"enum":[17,18],"export":[25,27],"final":[21,128],"function":[0,2,3,5,12,13,20,22,25,26,27,31,42,44,57,59,72,74,88,91,103,105,117,119,120,121,122,128,129,132],"import":[3,13],"int":[5,21],"long":[5,10,12,13,21,30,125,130],"new":[5,13,16,21,24,30,125,131],"null":12,"public":[2,20,21,23,26,124,125,127,128,131],"return":[2,3,5,8,9,10,11,12,13,14,16,20,25,26,121,123,128],"short":[12,13,30],"static":[12,23],"switch":13,"true":[15,21,47,62,78,94,108,121,127,128,131],"try":[5,13,120],"void":5,"while":[2,5,19,20,23,30,128,129,131],AES:[0,121,125,127,130],AND:13,BUT:13,Bus:26,CCS:131,For:[0,2,5,6,8,10,13,17,19,20,21,23,24,25,26,47,62,78,94,108,120,121,122,125,129,131],IAs:26,IDs:[2,5,6,11,12,13,21,23,26,27,31,41,42,44,47,55,57,59,62,70,72,74,78,86,88,91,94,102,103,105,108,116,117,124],IPs:5,IRs:26,Ids:5,NOT:[2,11,12,13,120,122],Not:[13,24,35,49,64,80,96,110,129],OES:[8,12,30,64,80,96,110],OSes:0,One:[18,21,23,30,31,44,59,74,91,105],PEs:[34,41,42,48,55,57,63,70,72,79,86,88,95,102,103,109,116,117],QoS:[23,26,30],SMS:36,SYS:24,Such:120,TIs:129,TRs:12,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,30,31,32,33,35,36,39,40,41,44,45,46,47,49,50,53,54,55,59,60,61,62,64,65,67,68,69,70,74,75,76,78,80,81,83,84,85,86,91,92,93,94,96,97,99,100,101,102,105,106,107,108,110,111,113,114,115,116,120,121,122,123,124,125,127,128,129,130,131,132],Then:26,There:[5,13,16,20,23,26,31,44,59,74,91,105,121,123,125,132],These:[0,11,13,21,23,26,27,31,34,37,42,43,44,48,51,57,58,59,63,66,72,73,74,79,82,88,89,91,95,98,103,104,105,109,112,117,118,119,123,124],USE:[11,12],Use:[13,27,30,125,127,130,131],Used:[24,63,79,129],Useful:8,Uses:21,Using:[14,15,23,27,126,130,133],With:20,YES:21,Yes:[3,6,14,15,17,18,19,22,23,27,124,125,129],__clz:128,_boardcfg:26,_bootvect_lo:13,a53:[34,48,63,79],a53_0:[34,42,48,57,63,72,79,88],a53_1:[34,42,48,57,63,72,79,88],a53_2:[34,42,48,57,63,72,79,88],a53_3:[34,42,48,57,63,72,79,88],a53_4:[63,72,79,88],a53_5:[63,72,79,88],a53_6:[63,72,79,88],a53_7:[63,72,79,88],a53_cl0_c0:[66,82,131],a53_cl0_c1:[66,82,131],a53_cl1_c0:[66,82,131],a53_cl1_c1:[66,82,131],a53_non_secure_supervisor:[47,62,78],a53_secure_supervisor:[47,62,78],a53ss0_core_0:[37,51],a53ss0_core_1:[37,51],a53ss0_core_2:37,a53ss0_core_3:37,a72:[95,109],a72_0:[95,103,109,117],a72_1:[95,103,109,117],a72_2:[95,103,109,117],a72_3:[95,103,109,117],a72_4:[95,103,109,117],a72_non_secure_supervisor:[94,108],a72_secure_supervisor:[94,108],a72ss0_core0:112,a72ss0_core0_0:98,a72ss0_core0_1:98,a72ss0_core1:112,a87rb35w:[21,127,131],a93e069d2ccdac95420cca9c5f637a80:131,abi:[3,5,26,27],abi_major:3,abi_minor:3,abil:[2,30],abl:[2,12,26,30,61,76,93,107,131],abort:3,about:[0,3,5,13,21,24,30,125],abov:[0,2,3,6,25,26,27,30,120,121,124,125,127,130,131,132],absolut:120,acceler:[0,2,4,8,12,30,90,121,129],accept:[2,5,13,25,26,27],acces:27,access:[0,2,6,8,9,10,11,12,20,23,26,30,120,121,123,124,126,131,133],access_err:[64,80],accommod:123,accompani:21,accord:[8,12,21,25,26,131],account:[0,5,13],accumul:[25,26],accur:13,achiev:[5,6,13,73,89,104,118,120],acinactm:13,ack:[2,5,6,7,13,16,22,26],acp:13,acronym:0,across:[0,2,6,26,27,121,123,131],action:[2,5],action_flag:[21,127],activ:[5,13,19,20,21,25,26,120,125,127,130,131],actual:[2,3,5,6,13,21,23,34,37,48,51,63,66,79,82,95,98,109,112,127,131],acut:127,add:[8,21,30,120,121],addit:[2,5,6,7,12,13,21,26,27,30,120,121,123,124,125,129,132],addition:5,addr:30,addr_hi:11,addr_lo:11,address:[0,3,10,11,13,17,18,19,21,23,25,26,27,30,47,62,78,94,108,122,128,131],adjust:11,adpllljm_hsdiv_wrap_main_0:[65,81],adpllljm_hsdiv_wrap_main_2:[65,81],adpllljm_wrap_main_1:[65,81],adpllljm_wrap_main_3:[65,81],adpllljm_wrap_main_4:[65,81],adpllm_hsdiv_wrap_mcu_0:[65,81],adpllm_hsdiv_wrap_mcu_1:[65,81],adpllm_wrap_main_6:[65,81],adpllm_wrap_main_7:[65,81],advanc:[73,89,104,118],aes256:17,aesenc:127,aesenc_bmek:127,aesenc_bmpkh:127,aesenc_ext_otp:127,aesenc_smek:127,aesenc_smpkh:127,affect:13,aforement:30,after:[2,5,7,8,10,11,12,13,14,15,18,20,23,27,36,50,65,81,97,111,120,123,127,128,132],again:5,against:[11,21,30,121,128,131],agent:0,aggreg:[0,2,8,26,30,129],agnost:0,aid:[61,76,93,107],aim:0,ainact:13,akin:2,albert:128,algorithm:127,align:[3,26],all:[0,2,6,9,13,15,16,20,21,23,24,25,26,27,30,63,79,121,125,127,128,129,131,132],alloc:[3,5,8,10,12,13,23,26,34,48,63,79,95,109],allow:[0,2,5,6,8,11,12,13,20,23,24,25,26,27,30,31,32,44,45,59,60,74,75,91,92,105,106,120,122,123,124,128,131,132],allow_debug_level_rsvd:27,allow_dkek_export_tisci:27,allow_jtag_unlock:[27,131],allow_wildcard_unlock:[27,131],allowed_atyp:26,allowed_orderid:26,allowed_prior:26,allowed_qo:26,allowed_sched_prior:26,along:[13,14,22,24,30,121,123,127,132],alongsid:[15,17],alphabet:[31,44,59,74,91,105],alreadi:[6,11,13,120],also:[0,2,5,6,8,13,19,20,24,26,27,31,33,44,46,59,61,74,76,91,93,105,107,123,124,125,127,128,130,131,132],alter:6,altern:[13,26,121,125,131],although:[3,5,6,7,13,23,25,26,27],altough:6,alwai:[2,3,6,13,21,23,30,121,123,131],am62_main_sec_mmr_main_0:37,am62_wkup_sec_mmr_wkup_0:37,am62x:133,am62x_dev_a53_rs_bw_limiter0:[31,32,43],am62x_dev_a53_ws_bw_limiter1:[31,32,43],am62x_dev_a53ss0:[31,32,43],am62x_dev_a53ss0_core_0:[31,32,43],am62x_dev_a53ss0_core_1:[31,32,43],am62x_dev_a53ss0_core_2:[31,32,43],am62x_dev_a53ss0_core_3:[31,32,43],am62x_dev_board0:[31,32,43],am62x_dev_cmp_event_introuter0:[31,32,35,41,43],am62x_dev_compute_cluster0:[32,43],am62x_dev_compute_cluster0_pbist_0:[32,43],am62x_dev_cpsw0:[31,32,35,43],am62x_dev_cpt2_aggr0:[31,32,43],am62x_dev_cpt2_aggr1:[31,32,43],am62x_dev_csi_rx_if0:[31,32,43],am62x_dev_dbgsuspendrouter0:[31,32,43],am62x_dev_dcc0:[31,32,43],am62x_dev_dcc1:[31,32,43],am62x_dev_dcc2:[31,32,43],am62x_dev_dcc3:[31,32,43],am62x_dev_dcc4:[31,32,43],am62x_dev_dcc5:[31,32,43],am62x_dev_dcc6:[31,32,43],am62x_dev_ddpa0:[31,32,43],am62x_dev_ddr16ss0:[31,32,43],am62x_dev_debugss0:[31,32,43],am62x_dev_debugss_wrap0:[31,32,43],am62x_dev_dmass0:[32,39,43],am62x_dev_dmass0_bcdma_0:[31,32,33,40,41,43],am62x_dev_dmass0_cbass_0:[31,32,43],am62x_dev_dmass0_intaggr_0:[31,32,35,41,43],am62x_dev_dmass0_ipcss_0:[31,32,43],am62x_dev_dmass0_pktdma_0:[31,32,33,40,41,43],am62x_dev_dmass0_ringacc_0:[31,32,35,40,41],am62x_dev_dphy_rx0:[31,32,43],am62x_dev_dss0:[31,32,43],am62x_dev_ecap0:[31,32,43],am62x_dev_ecap1:[31,32,43],am62x_dev_ecap2:[31,32,43],am62x_dev_elm0:[31,32,43],am62x_dev_emif_cfg_iso_vd:[32,43],am62x_dev_emif_data_iso_vd:[32,43],am62x_dev_epwm0:[31,32,35,43],am62x_dev_epwm1:[31,32,43],am62x_dev_epwm2:[31,32,43],am62x_dev_eqep0:[31,32,43],am62x_dev_eqep1:[31,32,43],am62x_dev_eqep2:[31,32,43],am62x_dev_esm0:[31,32,43],am62x_dev_fss0:[32,43],am62x_dev_fss0_fsas_0:[31,32,43],am62x_dev_fss0_ospi_0:[31,32,43],am62x_dev_gicss0:[31,32,35,43],am62x_dev_gpio0:[31,32,35,43],am62x_dev_gpio1:[31,32,35,43],am62x_dev_gpmc0:[31,32,43],am62x_dev_gpu0:[31,32,43],am62x_dev_gpu_rs_bw_limiter2:[31,32,43],am62x_dev_gpu_ws_bw_limiter3:[31,32,43],am62x_dev_i2c0:[31,32,43],am62x_dev_i2c1:[31,32,43],am62x_dev_i2c2:[31,32,43],am62x_dev_i2c3:[31,32,43],am62x_dev_icssm0:[31,32,35,43],am62x_dev_led0:[31,32,43],am62x_dev_mailbox0:[32,43],am62x_dev_main2mcu_vd:[32,43],am62x_dev_main_gpiomux_introuter0:[31,32,35,41,43],am62x_dev_main_usb0_iso_vd:[32,43],am62x_dev_main_usb1_iso_vd:[32,43],am62x_dev_mcan0:[31,32,43],am62x_dev_mcasp0:[31,32,43],am62x_dev_mcasp1:[31,32,43],am62x_dev_mcasp2:[31,32,43],am62x_dev_mcrc64_0:[31,32,43],am62x_dev_mcspi0:[31,32,43],am62x_dev_mcspi1:[31,32,43],am62x_dev_mcspi2:[31,32,43],am62x_dev_mcu2main_vd:[32,43],am62x_dev_mcu_dcc0:[31,32,43],am62x_dev_mcu_gpio0:[31,32,35,43],am62x_dev_mcu_i2c0:[31,32,43],am62x_dev_mcu_m4fss0:[32,43],am62x_dev_mcu_m4fss0_cbass_0:[31,32,43],am62x_dev_mcu_m4fss0_core0:[31,32,35,43],am62x_dev_mcu_mcan0:[31,32,43],am62x_dev_mcu_mcan1:[31,32,43],am62x_dev_mcu_mcrc64_0:[31,32,43],am62x_dev_mcu_mcspi0:[31,32,43],am62x_dev_mcu_mcspi1:[31,32,43],am62x_dev_mcu_mcu_16ff0:[31,32,43],am62x_dev_mcu_rti0:[31,32,43],am62x_dev_mcu_timer0:[31,32,43],am62x_dev_mcu_timer1:[31,32,43],am62x_dev_mcu_timer2:[31,32,43],am62x_dev_mcu_timer3:[31,32,43],am62x_dev_mcu_uart0:[31,32,43],am62x_dev_mmcsd0:[31,32,43],am62x_dev_mmcsd1:[31,32,43],am62x_dev_mmcsd2:[31,32,43],am62x_dev_pbist0:[31,32,43],am62x_dev_pbist1:[31,32,43],am62x_dev_psc0:[32,43],am62x_dev_psc0_fw_0:[31,32,43],am62x_dev_psc0_psc_0:[31,32,43],am62x_dev_r5fss0:[32,43],am62x_dev_r5fss0_core0:[31,32,35,43],am62x_dev_r5fss0_ss0:[32,43],am62x_dev_rti0:[31,32,43],am62x_dev_rti15:[31,32,43],am62x_dev_rti1:[31,32,43],am62x_dev_rti2:[31,32,43],am62x_dev_rti3:[31,32,43],am62x_dev_sa3_ss0:[32,39],am62x_dev_sa3_ss0_dmss_eccaggr_0:[31,32],am62x_dev_sa3_ss0_intaggr_0:[31,32,35,41],am62x_dev_sa3_ss0_pktdma_0:[31,32,33,40,41],am62x_dev_sa3_ss0_ringacc_0:[31,32,35,40,41],am62x_dev_sa3_ss0_sa_ul_0:[31,32],am62x_dev_sms0:[32,43],am62x_dev_spinlock0:[31,32,43],am62x_dev_stm0:[31,32,43],am62x_dev_timer0:[31,32,35,43],am62x_dev_timer1:[31,32,35,43],am62x_dev_timer2:[31,32,35,43],am62x_dev_timer3:[31,32,35,43],am62x_dev_timer4:[31,32,43],am62x_dev_timer5:[31,32,43],am62x_dev_timer6:[31,32,43],am62x_dev_timer7:[31,32,43],am62x_dev_timesync_event_router0:[31,32,35,41,43],am62x_dev_uart0:[31,32,43],am62x_dev_uart1:[31,32,43],am62x_dev_uart2:[31,32,43],am62x_dev_uart3:[31,32,43],am62x_dev_uart4:[31,32,43],am62x_dev_uart5:[31,32,43],am62x_dev_uart6:[31,32,43],am62x_dev_usb0:[31,32,43],am62x_dev_usb1:[31,32,43],am62x_dev_wkup_deepsleep_sources0:[31,32,43],am62x_dev_wkup_esm0:[31,32,35,43],am62x_dev_wkup_gtc0:[31,32,35,43],am62x_dev_wkup_i2c0:[31,32,43],am62x_dev_wkup_mcu_gpiomux_introuter0:[31,32,35,41,43],am62x_dev_wkup_pbist0:[31,32,43],am62x_dev_wkup_psc0:[31,32,43],am62x_dev_wkup_rtcss0:[31,32,43],am62x_dev_wkup_rti0:[31,32,43],am62x_dev_wkup_timer0:[31,32,43],am62x_dev_wkup_timer1:[31,32,43],am62x_dev_wkup_uart0:[31,32,43],am62x_dev_wkup_vtm0:[31,32,43],am64:[24,27,132],am64_main_sec_mmr_main_0:51,am64x:[0,133],am64x_dev_a53ss0:[44,45,58],am64x_dev_a53ss0_core_0:[44,45,58],am64x_dev_a53ss0_core_1:[44,45,58],am64x_dev_adc0:[44,45,58],am64x_dev_board0:[44,45,58],am64x_dev_cmp_event_introuter0:[44,45,49,55,58],am64x_dev_compute_cluster0:[45,58],am64x_dev_compute_cluster0_pbist_0:[45,58],am64x_dev_cpsw0:[44,45,49,58],am64x_dev_cpt2_aggr0:[44,45,58],am64x_dev_cpts0:[44,45,49,58],am64x_dev_dbgsuspendrouter0:[44,45,58],am64x_dev_dcc0:[44,45,58],am64x_dev_dcc1:[44,45,58],am64x_dev_dcc2:[44,45,58],am64x_dev_dcc3:[44,45,58],am64x_dev_dcc4:[44,45,58],am64x_dev_dcc5:[44,45,58],am64x_dev_ddpa0:[44,45,58],am64x_dev_ddr16ss0:[44,45,58],am64x_dev_debugss_wrap0:[44,45,58],am64x_dev_dmass0:[45,53,58],am64x_dev_dmass0_bcdma_0:[44,45,46,54,55,58],am64x_dev_dmass0_cbass_0:[44,45,58],am64x_dev_dmass0_intaggr_0:[44,45,49,55,58],am64x_dev_dmass0_ipcss_0:[44,45,58],am64x_dev_dmass0_pktdma_0:[44,45,46,54,55,58],am64x_dev_dmass0_psilcfg_0:[44,45,58],am64x_dev_dmass0_psilss_0:[44,45,58],am64x_dev_dmass0_ringacc_0:[44,45,49,54,55],am64x_dev_dmsc0:[45,58],am64x_dev_ecap0:[44,45,58],am64x_dev_ecap1:[44,45,58],am64x_dev_ecap2:[44,45,58],am64x_dev_elm0:[44,45,58],am64x_dev_emif_data_0_vd:[45,58],am64x_dev_epwm0:[44,45,49,58],am64x_dev_epwm1:[44,45,58],am64x_dev_epwm2:[44,45,58],am64x_dev_epwm3:[44,45,49,58],am64x_dev_epwm4:[44,45,58],am64x_dev_epwm5:[44,45,58],am64x_dev_epwm6:[44,45,49,58],am64x_dev_epwm7:[44,45,58],am64x_dev_epwm8:[44,45,58],am64x_dev_eqep0:[44,45,58],am64x_dev_eqep1:[44,45,58],am64x_dev_eqep2:[44,45,58],am64x_dev_esm0:[44,45,58],am64x_dev_fsirx0:[44,45,58],am64x_dev_fsirx1:[44,45,58],am64x_dev_fsirx2:[44,45,58],am64x_dev_fsirx3:[44,45,58],am64x_dev_fsirx4:[44,45,58],am64x_dev_fsirx5:[44,45,58],am64x_dev_fsitx0:[44,45,58],am64x_dev_fsitx1:[44,45,58],am64x_dev_fss0:[45,58],am64x_dev_fss0_fsas_0:[44,45,58],am64x_dev_fss0_ospi_0:[44,45,58],am64x_dev_gicss0:[44,45,49,58],am64x_dev_gpio0:[44,45,49,58],am64x_dev_gpio1:[44,45,49,58],am64x_dev_gpmc0:[44,45,58],am64x_dev_gtc0:[44,45,49,58],am64x_dev_i2c0:[44,45,58],am64x_dev_i2c1:[44,45,58],am64x_dev_i2c2:[44,45,58],am64x_dev_i2c3:[44,45,58],am64x_dev_led0:[44,45,58],am64x_dev_mailbox0:[45,58],am64x_dev_main2mcu_vd:[45,58],am64x_dev_main_gpiomux_introuter0:[44,45,49,55,58],am64x_dev_mcan0:[44,45,58],am64x_dev_mcan1:[44,45,58],am64x_dev_mcspi0:[44,45,58],am64x_dev_mcspi1:[44,45,58],am64x_dev_mcspi2:[44,45,58],am64x_dev_mcspi3:[44,45,58],am64x_dev_mcspi4:[44,45,58],am64x_dev_mcu2main_vd:[45,58],am64x_dev_mcu_dcc0:[44,45,58],am64x_dev_mcu_esm0:[44,45,49,58],am64x_dev_mcu_gpio0:[44,45,49,58],am64x_dev_mcu_i2c0:[44,45,58],am64x_dev_mcu_i2c1:[44,45,58],am64x_dev_mcu_m4fss0:[45,58],am64x_dev_mcu_m4fss0_core0:[44,45,49,58],am64x_dev_mcu_mcrc64_0:[44,45,58],am64x_dev_mcu_mcspi0:[44,45,58],am64x_dev_mcu_mcspi1:[44,45,58],am64x_dev_mcu_mcu_gpiomux_introuter0:[44,45,49,55,58],am64x_dev_mcu_psc0:[44,45,58],am64x_dev_mcu_rti0:[44,45,58],am64x_dev_mcu_timer0:[44,45,58],am64x_dev_mcu_timer1:[44,45,58],am64x_dev_mcu_timer2:[44,45,58],am64x_dev_mcu_timer3:[44,45,58],am64x_dev_mcu_uart0:[44,45,58],am64x_dev_mcu_uart1:[44,45,58],am64x_dev_mmcsd0:[44,45,58],am64x_dev_mmcsd1:[44,45,58],am64x_dev_msram_256k0:[44,45,58],am64x_dev_msram_256k1:[44,45,58],am64x_dev_msram_256k2:[44,45,58],am64x_dev_msram_256k3:[44,45,58],am64x_dev_msram_256k4:[44,45,58],am64x_dev_msram_256k5:[44,45,58],am64x_dev_pbist0:[44,45,58],am64x_dev_pbist1:[44,45,58],am64x_dev_pbist2:[44,45,58],am64x_dev_pbist3:[44,45,58],am64x_dev_pcie0:[44,45,49,58],am64x_dev_postdiv1_16fft1:[44,45,58],am64x_dev_postdiv4_16ff0:[44,45,58],am64x_dev_postdiv4_16ff2:[44,45,58],am64x_dev_pru_icssg0:[44,45,49,58],am64x_dev_pru_icssg1:[44,45,49,58],am64x_dev_psc0:[44,45,58],am64x_dev_psramecc0:[44,45,58],am64x_dev_r5fss0:[45,58],am64x_dev_r5fss0_core0:[44,45,49,58],am64x_dev_r5fss0_core1:[44,45,49,58],am64x_dev_r5fss1:[45,58],am64x_dev_r5fss1_core0:[44,45,49,58],am64x_dev_r5fss1_core1:[44,45,49,58],am64x_dev_rti0:[44,45,58],am64x_dev_rti10:[44,45,58],am64x_dev_rti11:[44,45,58],am64x_dev_rti1:[44,45,58],am64x_dev_rti8:[44,45,58],am64x_dev_rti9:[44,45,58],am64x_dev_sa2_ul0:[44,45,58],am64x_dev_serdes_10g0:[44,45,58],am64x_dev_spinlock0:[44,45,58],am64x_dev_stm0:[44,45,58],am64x_dev_timer0:[44,45,49,58],am64x_dev_timer10:[44,45,58],am64x_dev_timer11:[44,45,58],am64x_dev_timer1:[44,45,49,58],am64x_dev_timer2:[44,45,49,58],am64x_dev_timer3:[44,45,49,58],am64x_dev_timer4:[44,45,58],am64x_dev_timer5:[44,45,58],am64x_dev_timer6:[44,45,58],am64x_dev_timer7:[44,45,58],am64x_dev_timer8:[44,45,58],am64x_dev_timer9:[44,45,58],am64x_dev_timermgr0:[44,45,58],am64x_dev_timesync_event_introuter0:[44,45,49,55,58],am64x_dev_uart0:[44,45,58],am64x_dev_uart1:[44,45,58],am64x_dev_uart2:[44,45,58],am64x_dev_uart3:[44,45,58],am64x_dev_uart4:[44,45,58],am64x_dev_uart5:[44,45,58],am64x_dev_uart6:[44,45,58],am64x_dev_usb0:[44,45,58],am64x_dev_vtm0:[44,45,58],am65x:[0,30,124,125,128,131,133],am65x_sr2:[26,90,125],am65xx:2,am6:[5,13,25,26,90],am6_dev_board0:[59,60,73,74,75,89],am6_dev_cal0:[59,60,64,73,74,75,80,89],am6_dev_cbass0:[59,60,64,73,74,75,80,89],am6_dev_cbass_debug0:[59,60,64,73,74,75,80,89],am6_dev_cbass_fw0:[59,60,64,73,74,75,80,89],am6_dev_cbass_infra0:[59,60,64,73,74,75,80,89],am6_dev_ccdebugss0:[59,60,64,73,74,75,80,89],am6_dev_cmpevent_intrtr0:[59,60,64,70,73,74,75,80,86,89],am6_dev_compute_cluster_a53_0:[59,60,73,74,75,89],am6_dev_compute_cluster_a53_1:[59,60,73,74,75,89],am6_dev_compute_cluster_a53_2:[59,60,73,74,75,89],am6_dev_compute_cluster_a53_3:[59,60,73,74,75,89],am6_dev_compute_cluster_cpac0:[60,73,74,75,89],am6_dev_compute_cluster_cpac1:[60,73,74,75,89],am6_dev_compute_cluster_cpac_pbist0:[60,73,75,89],am6_dev_compute_cluster_cpac_pbist1:[60,73,75,89],am6_dev_compute_cluster_msmc0:[59,60,73,74,75,89],am6_dev_compute_cluster_pbist0:[59,60,73,75,89],am6_dev_cpt2_aggr0:[59,60,73,74,75,89],am6_dev_cpt2_probe_vbusm_main_cal0_0:[59,60,73,74,75,89],am6_dev_cpt2_probe_vbusm_main_dss_2:[59,60,73,74,75,89],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[59,60,73,74,75,89],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[59,60,73,74,75,89],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[59,60,73,74,75,89],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[59,60,73,74,75,89],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[59,60,73,74,75,89],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[59,60,73,74,75,89],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[59,60,73,74,75,89],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[59,60,73,74,75,89],am6_dev_ctrl_mmr0:[59,60,64,73,74,75,80,89],am6_dev_dcc0:[59,60,64,73,74,75,80,89],am6_dev_dcc1:[59,60,64,73,74,75,80,89],am6_dev_dcc2:[59,60,64,73,74,75,80,89],am6_dev_dcc3:[59,60,64,73,74,75,80,89],am6_dev_dcc4:[59,60,64,73,74,75,80,89],am6_dev_dcc5:[59,60,64,73,74,75,80,89],am6_dev_dcc6:[59,60,64,73,74,75,80,89],am6_dev_dcc7:[59,60,64,73,74,75,80,89],am6_dev_ddrss0:[59,60,64,73,74,75,80,89],am6_dev_debugss0:[59,60,64,73,74,75,80,89],am6_dev_debugss_wrap0:[59,60,73,74,75,89],am6_dev_debugsuspendrtr0:[59,60,73,74,75,89],am6_dev_dftss0:[59,60,73,74,75,89],am6_dev_dss0:[59,60,64,73,74,75,80,89],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[60,73,75,89],am6_dev_dummy_ip_lpsc_dmsc_vd:[60,73,75,89],am6_dev_dummy_ip_lpsc_emif_data_vd:[60,73,75,89],am6_dev_dummy_ip_lpsc_main2mcu_vd:[60,73,75,89],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[60,73,75,89],am6_dev_dummy_ip_lpsc_mcu2main_vd:[60,73,75,89],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[60,73,75,89],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[60,73,75,89],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[60,73,75,89],am6_dev_ecap0:[59,60,64,73,74,75,80,89],am6_dev_ecc_aggr0:[59,60,73,74,75,89],am6_dev_ecc_aggr1:[59,60,73,74,75,89],am6_dev_ecc_aggr2:[59,60,73,74,75,89],am6_dev_efuse0:[59,60,73,74,75,89],am6_dev_ehrpwm0:[59,60,64,73,74,75,80,89],am6_dev_ehrpwm1:[59,60,64,73,74,75,80,89],am6_dev_ehrpwm2:[59,60,64,73,74,75,80,89],am6_dev_ehrpwm3:[59,60,64,73,74,75,80,89],am6_dev_ehrpwm4:[59,60,64,73,74,75,80,89],am6_dev_ehrpwm5:[59,60,64,73,74,75,80,89],am6_dev_elm0:[59,60,64,73,74,75,80,89],am6_dev_eqep0:[59,60,64,73,74,75,80,89],am6_dev_eqep1:[59,60,64,73,74,75,80,89],am6_dev_eqep2:[59,60,64,73,74,75,80,89],am6_dev_esm0:[59,60,64,73,74,75,80,89],am6_dev_fss_mcu_0:[60,73],am6_dev_gic0:[59,60,64,73,74,75,80,89],am6_dev_gpio0:[59,60,64,73,74,75,80,89],am6_dev_gpio1:[59,60,64,73,74,75,80,89],am6_dev_gpiomux_intrtr0:[59,60,64,70,73,74,75,80,86,89],am6_dev_gpmc0:[59,60,64,73,74,75,80,89],am6_dev_gpu0:[59,60,64,73,74,75,80,89],am6_dev_gs80prg_mcu_wrap_wkup_0:[59,60,73,74,75,89],am6_dev_gs80prg_soc_wrap_wkup_0:[59,60,73,74,75,89],am6_dev_gtc0:[59,60,64,73,74,75,80,89],am6_dev_i2c0:[59,60,64,73,74,75,80,89],am6_dev_i2c1:[59,60,64,73,74,75,80,89],am6_dev_i2c2:[59,60,64,73,74,75,80,89],am6_dev_i2c3:[59,60,64,73,74,75,80,89],am6_dev_icemelter_wkup_0:[60,73,75,89],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[59,60,73,74,75,89],am6_dev_k3_led_main_0:[60,73,75,89],am6_dev_main2mcu_lvl_intrtr0:[59,60,64,70,73,74,75,80,86,89],am6_dev_main2mcu_pls_intrtr0:[59,60,64,70,73,74,75,80,86,89],am6_dev_mcasp0:[59,60,64,73,74,75,80,89],am6_dev_mcasp1:[59,60,64,73,74,75,80,89],am6_dev_mcasp2:[59,60,64,73,74,75,80,89],am6_dev_mcspi0:[59,60,64,73,74,75,80,89],am6_dev_mcspi1:[59,60,64,73,74,75,80,89],am6_dev_mcspi2:[59,60,64,73,74,75,80,89],am6_dev_mcspi3:[59,60,64,73,74,75,80,89],am6_dev_mcspi4:[59,60,73,74,75,89],am6_dev_mcu_adc0:[59,60,73,74,75,89],am6_dev_mcu_adc1:[59,60,73,74,75,89],am6_dev_mcu_armss0:[60,73,74,75,89],am6_dev_mcu_armss0_cpu0:[59,60,64,73,74,75,80,89],am6_dev_mcu_armss0_cpu1:[59,60,64,73,74,75,80,89],am6_dev_mcu_cbass0:[59,60,73,74,75,89],am6_dev_mcu_cbass_debug0:[59,60,73,74,75,89],am6_dev_mcu_cbass_fw0:[59,60,73,74,75,89],am6_dev_mcu_cpsw0:[59,60,64,73,74,75,80,89],am6_dev_mcu_cpt2_aggr0:[59,60,73,74,75,89],am6_dev_mcu_ctrl_mmr0:[59,60,73,74,75,89],am6_dev_mcu_dcc0:[59,60,73,74,75,89],am6_dev_mcu_dcc1:[59,60,73,74,75,89],am6_dev_mcu_dcc2:[59,60,73,74,75,89],am6_dev_mcu_debugss0:[59,60,73,74,75,89],am6_dev_mcu_ecc_aggr0:[59,60,73,74,75,89],am6_dev_mcu_ecc_aggr1:[59,60,73,74,75,89],am6_dev_mcu_efuse0:[59,60,73,74,75,89],am6_dev_mcu_esm0:[59,60,73,74,75,89],am6_dev_mcu_fss0_fsas_0:[60,73,75,89],am6_dev_mcu_fss0_hyperbus0:[59,60,73,74,75,89],am6_dev_mcu_fss0_ospi_0:[59,60,73,74,75,89],am6_dev_mcu_fss0_ospi_1:[59,60,73,74,75,89],am6_dev_mcu_i2c0:[59,60,73,74,75,89],am6_dev_mcu_mcan0:[59,60,73,74,75,89],am6_dev_mcu_mcan1:[59,60,73,74,75,89],am6_dev_mcu_mcspi0:[59,60,73,74,75,89],am6_dev_mcu_mcspi1:[59,60,73,74,75,89],am6_dev_mcu_mcspi2:[59,60,73,74,75,89],am6_dev_mcu_msram0:[59,60,73,74,75,89],am6_dev_mcu_navss0:[59,60,68,73,74,75,84,89],am6_dev_mcu_navss0_intr_aggr_0:[60,64,70,73,75,80,86,89],am6_dev_mcu_navss0_intr_router_0:[60,64,70,73,75,80,86,89],am6_dev_mcu_navss0_mcrc0:[60,64,73,75,80,89],am6_dev_mcu_navss0_proxy0:[60,67,70,73,75,83,86,89],am6_dev_mcu_navss0_ringacc0:[60,64,69,70,73,75,80,85,86,89],am6_dev_mcu_navss0_udmap0:[60,61,64,70,73,75,76,80,86,89],am6_dev_mcu_pbist0:[59,60,73,74,75,89],am6_dev_mcu_pdma0:[59,60,73,74,75,89],am6_dev_mcu_pdma1:[59,60,73,74,75,89],am6_dev_mcu_pll_mmr0:[59,60,73,74,75,89],am6_dev_mcu_psram0:[59,60,73,74,75,89],am6_dev_mcu_rom0:[59,60,73,74,75,89],am6_dev_mcu_rti0:[59,60,73,74,75,89],am6_dev_mcu_rti1:[59,60,73,74,75,89],am6_dev_mcu_sec_mmr0:[59,60,73,74,75,89],am6_dev_mcu_timer0:[59,60,73,74,75,89],am6_dev_mcu_timer1:[59,60,73,74,75,89],am6_dev_mcu_timer2:[59,60,73,74,75,89],am6_dev_mcu_timer3:[59,60,73,74,75,89],am6_dev_mcu_uart0:[59,60,73,74,75,89],am6_dev_mmcsd0:[59,60,64,73,74,75,80,89],am6_dev_mmcsd1:[59,60,64,73,74,75,80,89],am6_dev_mx_efuse_main_chain_main_0:[60,73,74,75,89],am6_dev_mx_efuse_mcu_chain_mcu_0:[60,73,74,75,89],am6_dev_mx_wakeup_reset_sync_wkup_0:[60,73,75,89],am6_dev_navss0:[59,60,64,68,73,74,75,80,84,89],am6_dev_navss0_cpts0:[60,64,73,75,80,89],am6_dev_navss0_intr_router_0:[60,64,70,73,75,80,86,89],am6_dev_navss0_mailbox0_cluster0:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster10:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster11:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster1:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster2:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster3:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster4:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster5:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster6:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster7:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster8:[60,64,73,75,80,89],am6_dev_navss0_mailbox0_cluster9:[60,64,73,75,80,89],am6_dev_navss0_mcrc0:[60,64,73,75,80,89],am6_dev_navss0_modss_inta0:[60,64,70,73,75,80,86,89],am6_dev_navss0_modss_inta1:[60,64,70,73,75,80,86,89],am6_dev_navss0_proxy0:[60,67,70,73,75,83,86,89],am6_dev_navss0_pvu0:[60,64,73,75,80,89],am6_dev_navss0_pvu1:[60,64,73,75,80,89],am6_dev_navss0_ringacc0:[60,64,69,70,73,75,80,85,86,89],am6_dev_navss0_timer_mgr0:[60,73,75,89],am6_dev_navss0_timer_mgr1:[60,73,75,89],am6_dev_navss0_udmap0:[60,61,64,70,73,75,76,80,86,89],am6_dev_navss0_udmass_inta0:[60,64,70,73,75,80,86,89],am6_dev_oldi_tx_core_main_0:[59,60,73,74,75,89],am6_dev_pbist0:[59,60,73,74,75,89],am6_dev_pbist1:[59,60,73,74,75,89],am6_dev_pcie0:[59,60,64,73,74,75,80,89],am6_dev_pcie1:[59,60,64,73,74,75,80,89],am6_dev_pdma0:[59,60,73,74,75,89],am6_dev_pdma1:[59,60,64,73,74,75,80,89],am6_dev_pdma_debug0:[59,60,73,74,75,89],am6_dev_pll_mmr0:[59,60,73,74,75,89],am6_dev_pllctrl0:[59,60,73,74,75,89],am6_dev_pru_icssg0:[59,60,64,73,74,75,80,89],am6_dev_pru_icssg1:[59,60,64,73,74,75,80,89],am6_dev_pru_icssg2:[59,60,64,73,74,75,80,89],am6_dev_psc0:[59,60,73,74,75,89],am6_dev_psramecc0:[59,60,73,74,75,89],am6_dev_rti0:[59,60,73,74,75,89],am6_dev_rti1:[59,60,73,74,75,89],am6_dev_rti2:[59,60,73,74,75,89],am6_dev_rti3:[59,60,73,74,75,89],am6_dev_sa2_ul0:[59,60,64,73,74,75,80,89,129],am6_dev_serdes0:[59,60,73,74,75,89],am6_dev_serdes1:[59,60,73,74,75,89],am6_dev_stm0:[59,60,73,74,75,89],am6_dev_timer0:[59,60,64,73,74,75,80,89],am6_dev_timer10:[59,60,64,73,74,75,80,89],am6_dev_timer11:[59,60,64,73,74,75,80,89],am6_dev_timer1:[59,60,64,73,74,75,80,89],am6_dev_timer2:[59,60,64,73,74,75,80,89],am6_dev_timer3:[59,60,64,73,74,75,80,89],am6_dev_timer4:[59,60,64,73,74,75,80,89],am6_dev_timer5:[59,60,64,73,74,75,80,89],am6_dev_timer6:[59,60,64,73,74,75,80,89],am6_dev_timer7:[59,60,64,73,74,75,80,89],am6_dev_timer8:[59,60,64,73,74,75,80,89],am6_dev_timer9:[59,60,64,73,74,75,80,89],am6_dev_timesync_intrtr0:[59,60,64,70,73,74,75,80,86,89],am6_dev_uart0:[59,60,64,73,74,75,80,89],am6_dev_uart1:[59,60,64,73,74,75,80,89],am6_dev_uart2:[59,60,64,73,74,75,80,89],am6_dev_usb3ss0:[59,60,64,73,74,75,80,89],am6_dev_usb3ss1:[59,60,64,73,74,75,80,89],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[60,73,75,89],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[60,73,75,89],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[60,73,75,89],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[60,73,75,89],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[60,73,75,89],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[60,73,75,89],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[60,73,75,89],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[60,73,75,89],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[60,73,75,89],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[60,73,75,89],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[60,73,75,89],am6_dev_wkup_cbass0:[59,60,73,74,75,89],am6_dev_wkup_cbass_fw0:[59,60,73,74,75,89],am6_dev_wkup_ctrl_mmr0:[59,60,73,74,75,89],am6_dev_wkup_dmsc0:[60,73,74,75,89],am6_dev_wkup_dmsc0_cortex_m3_0:[60,64,73,75,80,89],am6_dev_wkup_ecc_aggr0:[59,60,73,74,75,89],am6_dev_wkup_esm0:[59,60,64,73,74,75,80,89],am6_dev_wkup_gpio0:[59,60,64,73,74,75,80,89],am6_dev_wkup_gpiomux_intrtr0:[59,60,64,70,73,74,75,80,86,89],am6_dev_wkup_i2c0:[59,60,73,74,75,89],am6_dev_wkup_pllctrl0:[59,60,73,74,75,89],am6_dev_wkup_psc0:[59,60,73,74,75,89],am6_dev_wkup_uart0:[59,60,73,74,75,89],am6_dev_wkup_vtm0:[59,60,73,74,75,89],am6x:[2,128,129],among:[5,132],amount:[21,30],ani:[0,2,5,6,8,10,11,12,13,17,21,24,25,26,27,30,38,52,120,121,123,129,131,132],anoth:[2,5,6,12,13,14,16,22,26,30,39,53,61,68,76,84,93,100,107,114,123,124],anti:21,api:[0,1,2,4,8,9,10,11,12,20,21,24,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,124,125,126,127,128,129,130,132,133],appdata:131,append:[5,17,21,26,125,130],appli:[5,12,13,15,20,21,124,130,131],applic:[0,3,5,8,10,11,12,13,16,19,20,21,23,24,25,26,33,36,46,50,61,65,76,81,93,97,107,111,120,121,123,125,128,131,132],approach:[0,125],appropri:[5,6,13,24,130],aqcmpintr_level:[64,80],arbitrari:30,arch32:13,architectur:[8,23,26,120],area:[27,77,123],argument:[7,26,124,131,132],arm0:[36,50],arm:[0,30,65,81,97,111],arrai:[12,14,15,17,21,23,26,33,35,40,46,49,54,61,64,67,69,76,80,83,85,93,96,99,101,107,110,113,115,123,127,128,131],ascend:26,asel:11,asn1:[21,127,128,131],asn:21,assert:[6,13,20],assign:[9,11,12,16,23,30,33,35,40,46,49,54,61,63,64,67,69,76,79,80,83,85,90,93,96,99,101,107,110,113,115,123],associ:[16,20,23,25,31,44,59,74,91,105],assum:[9,11,12,26,121,131,132],assur:26,asymmetr:[19,125],atcm:13,atcm_en:13,atf:[34,48],attack:13,attempt:[5,6,11,13,20,21,26,30,120],attribut:[21,26,121,124],atyp:[26,30],audio:[97,111],auth_in_plac:21,authent:[0,2,21,24,25,27,30,125,129],authenticate_and_start_imag:13,authinplac:21,author:[24,131],automat:[3,5,20,124],avabl:129,avail:[0,2,3,5,12,13,14,15,18,19,20,22,24,25,26,27,30,121,123,127,132],availabler:129,avoid:[13,131,132],back:[2,3,9,10,11,15,23,24,34,48,63,79,95,109,124,129],backup:127,backward:[5,7,25,26,119,122],bad:30,bad_devic:30,bank:132,base:[0,5,6,8,10,11,12,13,16,20,21,23,24,25,30,33,36,39,40,46,50,53,54,61,65,67,68,69,76,81,83,84,85,93,97,99,100,101,107,111,113,114,115,121,123,124,127,129,131],baseport:[7,23],basi:26,basic:[0,13,21],basicconstraint:[21,127,128,131],bc_lvl:[64,80],bcdma:[0,2,12],bcdma_chan_data_complet:[35,49],bcdma_chan_error:[35,49],bcdma_chan_ring_complet:[35,49],bcdma_rx:[39,53],bcdma_rx_chan_data_complet:[35,49],bcdma_rx_chan_error:[35,49],bcdma_rx_chan_ring_complet:[35,49],bcdma_tx:[39,53],bcdma_tx_chan_data_complet:[35,49],bcdma_tx_chan_error:[35,49],bcdma_tx_chan_ring_complet:[35,49],bcfg:21,bcfg_hash:21,becaus:[11,13,20,26,120],becom:[122,123,128],been:[2,5,15,20,26,30,123,132],beenabl:129,befor:[2,5,10,13,17,20,21,23,26,27,30,124,125,127,128,130,131],begin:[3,21],behav:[0,119],behavior:[3,6,7,26],behaviour:124,behind:[26,129],being:[2,5,6,8,12,13,21,23,25,27,33,41,46,55,61,70,76,86,93,102,107,116,120,121,124,128,131],belong:[5,30],below:[0,2,5,6,13,14,16,18,20,21,22,23,24,25,26,27,30,47,62,78,94,108,121,123,124,125,130,131,132],ber:21,best:5,better:[5,13],between:[2,6,8,11,13,20,26],beyond:[2,12,26],big:21,binari:[0,13,17,21,24,26,121,124,125,126,127,128,133],binary_fil:26,bit:[2,3,5,6,8,9,10,11,12,13,15,16,17,18,20,21,23,24,25,26,27,30,41,55,70,77,86,102,116,120,121,122,123,124,127,128,131],bit_count:128,bitfield:[6,8,9,10,11,12,24,26,120,122],blob:[2,21,23,24,26,125],block:[0,2,5,6,12,21,26,33,46,127,131],block_copy_chan:[33,40,46,54],block_everyon:[47,62,78,94,108],bmek:[17,127],bmpk:[17,127,128,131],bmpkh:[17,127],board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,29,30,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,69,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,123,124,126,127,128,129,130,133],boardcfg:[0,18,21,25,26,27,47,62,78,94,108,125],boardcfg_abi_maj:23,boardcfg_abi_min:23,boardcfg_abi_rev:[23,27],boardcfg_cfg:23,boardcfg_control_magic_num:23,boardcfg_dbg_cfg:30,boardcfg_dbg_cfg_magic_num:23,boardcfg_devgrp:23,boardcfg_dkek_cfg_magic_num:23,boardcfg_host_hierarchy_magic_num:23,boardcfg_max_main_host_count:23,boardcfg_max_mcu_host_count:23,boardcfg_msmc:3,boardcfg_msmc_magic_num:23,boardcfg_otp_cfg_magic_num:23,boardcfg_pm_devgrp:25,boardcfg_pm_siz:25,boardcfg_pmp_high:25,boardcfg_pmp_low:25,boardcfg_proc_acl_magic_num:23,boardcfg_rm_devgrp:26,boardcfg_rm_host_cfg:23,boardcfg_rm_host_cfg_magic_num:23,boardcfg_rm_resasg:23,boardcfg_rm_resasg_magic_num:23,boardcfg_rm_siz:26,boardcfg_rmp_high:26,boardcfg_rmp_low:26,boardcfg_sec:27,boardcfg_secproxy_magic_num:23,boardcfg_security_devgrp:27,boardcfg_security_s:27,boardcfg_securityp_high:27,boardcfg_securityp_low:27,boardcfg_siz:23,boardcfg_subhdr:23,boardcfghash:[21,125],boardcfgp_high:23,boardcfgp_low:23,boardconfig:[24,30,120,127,128],bodi:125,boot:[0,3,4,19,23,24,25,26,27,30,34,36,43,47,48,50,58,62,63,65,73,78,79,81,89,94,95,97,104,108,109,111,118,120,123,126,127,129,131,132,133],boot_seq:21,bootcor:21,bootcoreopts_clr:21,bootcoreopts_set:21,bootload:[0,3,24,36,50,65,81,97,111,120],bootpin:[36,50,65,81,97,111],bootvector:13,bootvector_hi:13,bootvector_lo:13,both:[0,2,5,8,10,13,21,23,24,25,26,27,124,125,127,131,132],boundari:26,bp_init_complet:30,brdcfg:[127,128],brddat:131,bring:[7,120,130],broadcast:26,btcm:13,btcm_en:13,buffer:[12,21,23],build:[24,30,56,71,87],built:[25,30],burnt:121,burst:[12,30],bus:[11,12,13,26],bus_intr_64:[72,88],bus_intr_65:[72,88],bus_intr_66:[72,88],bus_intr_67:[72,88],bus_spi_64:[72,88],bus_spi_65:[72,88],bus_spi_66:[72,88],bus_spi_67:[72,88],bus_spi_68:[72,88],bus_spi_69:[72,88],bus_spi_70:[72,88],bus_spi_71:[72,88],bus_spi_72:[72,88],bus_spi_73:[72,88],bus_spi_74:[72,88],bus_spi_75:[72,88],bus_spi_76:[72,88],bus_spi_77:[72,88],bus_spi_78:[72,88],bus_spi_79:[72,88],c47d9ca8d1aae57b8e8784a12f636b2b:131,c66:[13,111],c66_event_in_sync:110,c66_event_in_sync_4:117,c66_event_in_sync_5:117,c66_event_in_sync_6:117,c66_event_in_sync_7:117,c66ss0_core0:[112,117],c66ss1_core0:[112,117],c6x_0:109,c6x_0_0:[109,117],c6x_0_1:[109,117],c6x_1:109,c6x_1_0:[109,117],c6x_1_1:[109,117],c71ss0:112,c7x:[109,111],c7x_0:[109,117],c7x_1:[109,117],cach:[3,23,47,62,78,94,108],cal0_rx:[68,84],calc_val:2,calcul:[11,19,125,130],call:[5,7,8,13,24,25,120,121,122,125,132],can:[0,2,5,6,7,8,10,11,12,13,16,17,18,20,21,22,23,24,25,26,27,30,31,32,36,44,45,47,50,59,60,61,62,65,74,75,76,78,81,91,92,93,94,97,105,106,107,108,111,120,121,122,123,127,128,129,131,132],cannot:[11,12,13,20,26,27,33,35,39,40,46,49,53,54,61,63,64,67,68,69,76,79,80,83,84,85,93,96,99,100,101,107,110,113,114,115,124,129,131],canon:21,capabl:[0,5,8,10,25,26,27,120],captur:[25,26],card:131,care:[6,25,120,125],carefulli:6,carri:[121,123],categori:[123,124],caus:[3,26,127],cba:0,cba_permission_0:[47,62,78,94,108],cba_permission_1:[47,62,78,94,108],cba_permission_2:[47,62,78,94,108],cba_permission_x:[47,62,78,94,108],cbc:[21,125,130],ccboard0:131,cccccccccccccccccccccccccccccccc:131,ccdc_intr_pend:110,ccs1010:131,ccs:131,ccs_base:131,ccs_version:131,center:3,cer:21,ceritif:128,cert_addr_hi:18,cert_addr_lo:18,certain:[2,5,6,7,22,24,127],certif:[4,13,17,18,19,20,24,27,30,127,130],certifc:127,certifi:121,certificate_address_hi:13,certificate_address_lo:13,certtyp:24,cfg:[11,12,13,17,26,27],challeng:0,chanc:[127,128],chang:[5,8,12,30,125,130],channel:[2,8,9,10,11,16,23,26,30,64,80,96,110,124],chapter:[0,5,6,8,9,10,11,12,13,14,15,16,17,18,19,22,24,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,123,124,133],charact:131,character:25,characterist:121,chart:5,check:[5,11,12,13,20,21,23,26,27,120,121,124,127,131],chip:125,choic:[0,23],choos:[2,5,26,31,44,59,74,91,105,120,125,127,129,130,131],chose:2,chosen:[2,6,7,21,125,130],claim:[6,13,124,129],cleanup:13,clear:[6,8,10,12,13,20,21,25,30,132],clk32:5,clk:[5,30],clk_gate:13,clk_id:5,clk_stop:13,clkout:[36,50,65,81,97,111],clock:[0,4,13,30,36,50,65,81,90,97,111],clock_dis:30,clock_en:30,clock_set_par:30,clock_set_r:30,clockstatu:5,close:[5,20,127,131],closest:5,clstr_cfg:13,club:[21,128],cluster:[13,37,51,66,82,98,112,131],cmac:121,cnt:[11,127],code:[2,5,13,25,26,30,128,131,132],coher:[13,23,26],cold:123,collect:0,com:[21,26,127,128,131],combin:[0,3,8,11,17,20,21,25,26,28,47,62,78,94,108,125,127,131,133],come:[30,125],command:[4,5,13,19,24,131],comment:128,common:[12,15,16,19,24,26,30,61,76,93,107,131],commun:[0,3,20,25,34,42,57,72,88,95,103,109,117,120,131],compact:[23,30],compait:119,compar:[21,120,123,125,131],comparison:[12,30],compat:[0,7,23,25,26,122],compatibl:2,compil:128,complet:[2,6,8,11,12,13,20,23,25,26,27,30,36,50,65,81,97,111,120,121,130,132],complex:[0,130],complianc:6,complic:13,compon:[0,3,24],component1:24,component2:24,component3:24,component4:24,component5:24,compos:131,comprehend:30,compulsorili:132,comput:[34,48,63,79,95,109,121,127],compute_cluster0_clec:117,compute_cluster0_gic500ss:[103,117],compute_cluster0_msmc_1mb:103,compute_cluster0_msmc_en:103,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:112,compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:98,compute_cluster_msmc0:[66,82,131],concaten:[128,131],concept:[0,13,120,124],concern:120,condit:[0,13],config:[3,10,13,16,18,24,30,120,127,128,131],config_flags_1:13,config_flags_1_clear:13,config_flags_1_set:13,config_security_keystore_s:[56,71,87],configflags_clr:21,configflags_set:21,configur:[0,1,2,3,4,7,8,14,15,17,18,19,20,22,29,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,69,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,126,128,129,130,133],configutaion:24,confirm:[5,13,129],confirugr:[56,71,87],conform:[26,124],confus:[37,51,66,82,98,112,120],conjunct:[6,13],connect:[5,8,25,35,36,49,50,64,65,80,81,96,97,110,111,131],consecut:13,consid:[2,3,9,11,12,13,25,26],consider:30,consist:[3,5,6,7,13,23,25,26,27],consol:[26,30],constant:12,constraint:[13,26],consum:26,contact:123,contain:[0,2,3,5,6,7,13,14,17,19,20,21,23,25,26,27,38,52,121,122,123,131],content:[0,3,16,21,26,30,127,131],context:[2,6,14,34,48,63,79,95,109,121,123],context_loss_count:6,contigu:[12,26,127],continu:[13,26,132],control:[0,4,8,9,12,16,20,21,23,26,27,31,34,43,44,48,58,59,63,73,74,79,89,91,95,104,105,109,118,120,121,124,129,132,133],control_flags_1:13,control_flags_1_clear:13,control_flags_1_set:13,conveni:[120,131],convent:[30,131],convert:[11,127],copi:[5,12,21,26,33,46,128],core:[0,2,3,13,21,22,24,27,30,121,122,123,124,130,131,132],core_halt:13,coredbgen:[21,131],coredbgsecen:[21,131],corepac:13,coresecdbgen:131,correct:[12,13,127],correctli:[2,27,132],correl:121,correspond:[2,5,8,9,11,12,13,21,24,31,44,47,59,62,74,78,91,94,105,108,120,122,124,125,127,131,132],corrupt:[23,127,128],cortex:[34,48,63,79,95,109],could:[7,13,23,26,120,123,128],count:[10,11,12,17,25,30,123,127,128],count_leading_zero:128,counter:[6,11,121,125],cover:[9,10,11,129],cpsw2_rx:[39,53],cpsw2_tx:[39,53],cpsw:[65,81,97,111],cpsw_rx_chan:[33,40,46,54],cpsw_tx_chan:[33,40,46,54],cpts0_comp:[64,80,96,110],cpts0_genf0:[64,80,96,110],cpts0_genf1:[64,80,96,110],cpts0_genf2:[64,80,96,110],cpts0_genf3:[64,80,96,110],cpts0_genf4:[64,80,96,110],cpts0_genf5:[64,80,96,110],cpts0_hw1_push:[64,80,96,110],cpts0_hw2_push:[64,80,96,110],cpts0_hw3_push:[64,80,96,110],cpts0_hw4_push:[64,80,96,110],cpts0_hw5_push:[64,80,96,110],cpts0_hw6_push:[64,80,96,110],cpts0_hw7_push:[64,80,96,110],cpts0_hw8_push:[64,80,96,110],cpts0_sync:[64,80,96,110],cpts_comp:[35,49,64,80,96,110],cpts_genf0:[35,49,64,80,96,110],cpts_genf1:[35,49,64,80,96,110],cpts_genf2:49,cpts_genf3:49,cpts_genf4:49,cpts_genf5:49,cpts_hw1_push:[35,49,96,110],cpts_hw2_push:[35,49,96,110],cpts_hw3_push:[35,49,64,80,96,110],cpts_hw4_push:[35,49,64,80,96,110],cpts_hw5_push:[35,49,96,110],cpts_hw6_push:[35,49,96,110],cpts_hw7_push:[35,49,96,110],cpts_hw8_push:[35,49,96,110],cpts_sync:[35,49,64,80,96,110],cpu1:13,cpu:[0,13,121],creat:[3,5,6,7,13,23,25,26,27,121,125,127],credenti:[11,27],credit:[10,12,23,30],criteria:26,critic:[0,2,3,13,73,89,104,118,120],crypto:[0,2,129],cryptograph:129,crystal:[36,50,65,81,97,111],cs_dap:131,cs_dap_0:131,csi_err_irq:110,csi_interrupt:110,csi_irq:110,csi_level:110,csi_rx:39,csi_tx:39,csl_efail:5,ctm_level:[64,80],ctrl:25,ctrl_mmr:13,ctrlmmr_:13,ctrlmmr_sec_clstrx_cfg:13,cumul:[25,26],current:[3,5,6,13,15,16,18,21,23,25,26,27,30,41,55,70,86,102,116,124,127,128,131],current_st:[5,6],custmpk:131,custom:[0,5,17,20,21,23,26,123,127,131],dalla:128,dat:131,data0_v:11,data1_v:11,data:[0,2,9,11,13,17,21,24,120,121,123,124,127,128,129,131,133],databas:121,dbg_en:13,dbg_niden:13,dbg_spiden:13,dbg_spniden:13,dbgauth:131,ddr:[36,50,65,81,97,111],ddrss_control:[96,110],ddrss_hs_phy_global_error:[96,110],ddrss_pll_freq_change_req:[96,110],ddrss_v2a_other_err_lvl:[96,110],ddrss_v2h_other_err_lvl:[64,80],deal:[120,123],deassert:13,debug:[0,4,13,17,20,47,62,78,94,108,120,126,133],debug_cert_addr:19,debug_cfg:23,debug_core_sel:21,debug_dis:21,debug_ful:[21,131],debug_preserv:21,debug_priv_level:[21,131],debug_publ:21,debug_public_us:21,debug_respons:17,debug_secure_us:21,debug_unlock_cert:131,debugctrl:21,debugg:[20,131],debugss:20,debugtyp:[21,131],debuguid:[21,131],decis:[21,127,131],decod:[18,21,30,127],decoupl:11,decrypt:[2,17,21,24,121,123,125,129,130],dedic:[0,23,129],def:24,defer:[27,30],defin:[0,2,7,8,9,10,11,12,16,21,23,24,25,26,27,30,31,32,44,45,56,59,60,63,71,74,75,79,87,91,92,105,106,119,120,121,122,124,125],definit:[2,7,23,26,131],deiniti:7,delai:[13,20],delay_before_iteration_loop_start_u:13,delay_per_iteration_u:13,deleg:[61,76,93,107],delegated_host:12,deliveri:123,demand:23,denot:122,dep:30,depend:[6,7,8,13,20,21,24,25,26,27,30,120,123,131],deprec:[124,125],depth:[12,120],der:[21,127,131],deriv:[0,4,23,25,47,62,78,94,108,126,129,133],describ:[0,2,3,5,6,7,8,11,12,19,20,21,23,24,26,27,30,31,33,35,39,40,44,46,49,53,54,59,61,64,67,68,69,74,76,80,83,84,85,91,93,96,99,100,101,105,107,110,113,114,115,121,123,124,125,127,129,130,131,132],descript:[2,3,4,5,6,7,20,21,23,24,25,26,27,31,44,59,74,90,91,105,120,121,122,123,124,127,128,129,131,132],descriptor:[12,30],design:[3,5,27,30,132],desir:[2,5,6,8,13,27,120,121,124,125,132],desrib:0,destaddr:21,destin:[2,8,10,12,21,30],detail:[2,13,21,24,30,47,62,78,94,108,120,123,127,128,129],detect:[26,33,35,40,46,49,54,61,64,67,69,76,80,83,85,93,96,99,101,107,110,113,115,120],determin:[5,6,10,21,36,50,65,81,97,111,130,131],determinist:121,dev:[26,30],dev_a53_rs_bw_limiter0_clk_clk:31,dev_a53_ws_bw_limiter1_clk_clk:31,dev_a53ss0_a53_divh_clk4_obsclk_out_clk:[31,44],dev_a53ss0_core_0_a53_core0_arm_clk_clk:[31,44],dev_a53ss0_core_1_a53_core1_arm_clk_clk:[31,44],dev_a53ss0_core_2_a53_core2_arm_clk_clk:31,dev_a53ss0_core_3_a53_core3_arm_clk_clk:31,dev_a53ss0_corepac_arm_clk_clk:[31,44],dev_a53ss0_pll_ctrl_clk:[31,44],dev_a72ss0_arm_clk_clk:105,dev_a72ss0_core0_0_arm_clk_clk:91,dev_a72ss0_core0_1_arm_clk_clk:91,dev_a72ss0_core0_arm_clk_clk:[91,105],dev_a72ss0_core0_msmc_clk:91,dev_a72ss0_core0_pll_ctrl_clk:91,dev_a72ss0_core1_arm_clk_clk:105,dev_a72ss0_msmc_clk:105,dev_a72ss0_pll_ctrl_clk:105,dev_aasrc0_rx0_sync:105,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_rx1_sync:105,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_rx2_sync:105,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_rx3_sync:105,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_sys_clk:105,dev_aasrc0_tx0_sync:105,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_tx1_sync:105,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_tx2_sync:105,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_tx3_sync:105,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_vbusp_clk:105,dev_adc0_adc_clk:44,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:44,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:44,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:44,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:44,dev_adc0_sys_clk:44,dev_adc0_vbus_clk:44,dev_ascpcie_buffer0_clkin0:105,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref1_out_clk:105,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref_der_out_clk:105,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref1_out_clk:105,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref_der_out_clk:105,dev_ascpcie_buffer0_clkin1:105,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref1_out_clk:105,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref_der_out_clk:105,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref1_out_clk:105,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref_der_out_clk:105,dev_ascpcie_buffer0_clkout0_n:105,dev_ascpcie_buffer0_clkout0_p:105,dev_ascpcie_buffer0_clkout1_n:105,dev_ascpcie_buffer0_clkout1_p:105,dev_ascpcie_buffer1_clkin0:105,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref1_out_clk:105,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref_der_out_clk:105,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref1_out_clk:105,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref_der_out_clk:105,dev_ascpcie_buffer1_clkin1:105,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref1_out_clk:105,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref_der_out_clk:105,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref1_out_clk:105,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref_der_out_clk:105,dev_ascpcie_buffer1_clkout0_n:105,dev_ascpcie_buffer1_clkout0_p:105,dev_ascpcie_buffer1_clkout1_n:105,dev_ascpcie_buffer1_clkout1_p:105,dev_atl0_atl_clk:[91,105],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[91,105],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:91,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:105,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:105,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,105],dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:91,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:105,dev_atl0_atl_io_port_atclk_out:[91,105],dev_atl0_atl_io_port_atclk_out_1:[91,105],dev_atl0_atl_io_port_atclk_out_2:[91,105],dev_atl0_atl_io_port_atclk_out_3:[91,105],dev_atl0_vbus_clk:[91,105],dev_board0_audio_ext_refclk0_in:[31,91,105],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:105,dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[31,91,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[31,91,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[31,91,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[31,91,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[31,91,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[31,91,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:31,dev_board0_audio_ext_refclk0_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:31,dev_board0_audio_ext_refclk0_out:[31,91,105],dev_board0_audio_ext_refclk1_in:[31,91,105],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:105,dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[31,91,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[31,91,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[31,91,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[31,91,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[31,91,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[31,91,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:31,dev_board0_audio_ext_refclk1_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:31,dev_board0_audio_ext_refclk1_out:[31,91,105],dev_board0_audio_ext_refclk2_in:105,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:105,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:105,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_out:105,dev_board0_audio_ext_refclk3_in:105,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:105,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:105,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_out:105,dev_board0_bus_ccdc0_pclk_out:[59,74],dev_board0_bus_cpts_rft_clk_out:[59,74],dev_board0_bus_dss0extpclkin_out:[59,74],dev_board0_bus_dss0pclk_in:[59,74],dev_board0_bus_ext_refclk1_out:[59,74],dev_board0_bus_gpmcclk_out:[59,74],dev_board0_bus_mcasp0aclkr_out:[59,74],dev_board0_bus_mcasp0aclkx_out:[59,74],dev_board0_bus_mcasp0ahclkr_out:[59,74],dev_board0_bus_mcasp0ahclkx_out:[59,74],dev_board0_bus_mcasp1aclkr_out:[59,74],dev_board0_bus_mcasp1aclkx_out:[59,74],dev_board0_bus_mcasp1ahclkr_out:[59,74],dev_board0_bus_mcasp1ahclkx_out:[59,74],dev_board0_bus_mcasp2aclkr_out:[59,74],dev_board0_bus_mcasp2aclkx_out:[59,74],dev_board0_bus_mcasp2ahclkr_out:[59,74],dev_board0_bus_mcasp2ahclkx_out:[59,74],dev_board0_bus_mcu_clkout_in:[59,74],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[59,74],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[59,74],dev_board0_bus_mcu_cpts_rft_clk_out:[59,74],dev_board0_bus_mcu_ext_refclk0_out:[59,74],dev_board0_bus_mcu_hyperbus_clk_in:74,dev_board0_bus_mcu_hyperbus_nclk_in:74,dev_board0_bus_mcu_obsclk_in:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[59,74],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_board0_bus_mcu_ospi0clk_in:[59,74],dev_board0_bus_mcu_ospi0dqs_out:[59,74],dev_board0_bus_mcu_ospi0lbclko_in:[59,74],dev_board0_bus_mcu_ospi1clk_in:[59,74],dev_board0_bus_mcu_ospi1dqs_out:[59,74],dev_board0_bus_mcu_ospi1lbclko_in:[59,74],dev_board0_bus_mcu_rgmii1_rclk_out:[59,74],dev_board0_bus_mcu_rgmii1_tclk_out:[59,74],dev_board0_bus_mcu_rmii1_refclk_out:[59,74],dev_board0_bus_mcu_scl0_in:74,dev_board0_bus_mcu_spi0clk_out:[59,74],dev_board0_bus_mcu_spi1clk_out:[59,74],dev_board0_bus_mcu_sysclkout_in:[59,74],dev_board0_bus_obsclk_in:[59,74],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[59,74],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[59,74],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[59,74],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[59,74],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[59,74],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[59,74],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,74],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[59,74],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[59,74],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[59,74],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:74,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:74,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:74,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:74,dev_board0_bus_pcie1refclkm_out:74,dev_board0_bus_pcie1refclkp_out:74,dev_board0_bus_prg0_rgmii1_rclk_out:[59,74],dev_board0_bus_prg0_rgmii1_tclk_in:74,dev_board0_bus_prg0_rgmii1_tclk_out:59,dev_board0_bus_prg0_rgmii2_rclk_out:[59,74],dev_board0_bus_prg0_rgmii2_tclk_in:74,dev_board0_bus_prg0_rgmii2_tclk_out:59,dev_board0_bus_prg1_rgmii1_rclk_out:[59,74],dev_board0_bus_prg1_rgmii1_tclk_in:74,dev_board0_bus_prg1_rgmii1_tclk_out:59,dev_board0_bus_prg1_rgmii2_rclk_out:[59,74],dev_board0_bus_prg1_rgmii2_tclk_out:59,dev_board0_bus_prg2_rgmii1_rclk_out:[59,74],dev_board0_bus_prg2_rgmii1_tclk_in:74,dev_board0_bus_prg2_rgmii1_tclk_out:59,dev_board0_bus_prg2_rgmii2_rclk_out:[59,74],dev_board0_bus_prg2_rgmii2_tclk_in:74,dev_board0_bus_prg2_rgmii2_tclk_out:59,dev_board0_bus_refclk0m_in:74,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:74,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:74,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:74,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:74,dev_board0_bus_refclk0p_in:[59,74],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[59,74],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[59,74],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[59,74],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_board0_bus_refclk1m_in:74,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:74,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:74,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:74,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:74,dev_board0_bus_refclk1p_in:[59,74],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[59,74],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[59,74],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[59,74],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_board0_bus_scl0_in:74,dev_board0_bus_scl1_in:74,dev_board0_bus_scl2_in:74,dev_board0_bus_scl3_in:74,dev_board0_bus_spi0clk_out:[59,74],dev_board0_bus_spi1clk_out:[59,74],dev_board0_bus_spi2clk_out:[59,74],dev_board0_bus_spi3clk_out:[59,74],dev_board0_bus_sysclkout_in:[59,74],dev_board0_bus_usb0refclkm_out:74,dev_board0_bus_usb0refclkp_out:74,dev_board0_bus_wkup_scl0_in:74,dev_board0_bus_wkup_tck_out:[59,74],dev_board0_clkout0_in:31,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk10:31,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:31,dev_board0_clkout_in:[91,105],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[91,105],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[91,105],dev_board0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_board0_cpts0_rft_clk_out:[44,91,105],dev_board0_ddr0_ck0_in:[31,105],dev_board0_ddr0_ck0_n_in:[31,105],dev_board0_ddr0_ck0_out:31,dev_board0_dsi_txclkn_in:105,dev_board0_dsi_txclkp_in:105,dev_board0_ext_refclk1_out:[31,44,91,105],dev_board0_fsi_rx0_clk_out:44,dev_board0_fsi_rx1_clk_out:44,dev_board0_fsi_rx2_clk_out:44,dev_board0_fsi_rx3_clk_out:44,dev_board0_fsi_rx4_clk_out:44,dev_board0_fsi_rx5_clk_out:44,dev_board0_fsi_tx0_clk_in:44,dev_board0_fsi_tx1_clk_in:44,dev_board0_gpmc0_clk_in:[31,44,91,105],dev_board0_gpmc0_clk_out:[91,105],dev_board0_gpmc0_clklb_in:[31,44],dev_board0_gpmc0_clklb_out:[31,44],dev_board0_gpmc0_clkout_in:91,dev_board0_gpmc0_fclk_mux_in:[31,44,91,105],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[31,44],dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:[31,44],dev_board0_hfosc1_clk_out:[59,74,91,105],dev_board0_i2c0_scl_in:[31,44],dev_board0_i2c0_scl_out:[31,44,91,105],dev_board0_i2c1_scl_in:[31,44],dev_board0_i2c1_scl_out:[31,44,91,105],dev_board0_i2c2_scl_in:[31,44],dev_board0_i2c2_scl_out:[31,44,91,105],dev_board0_i2c3_scl_in:[31,44],dev_board0_i2c3_scl_out:[31,44,91,105],dev_board0_i2c4_scl_out:[91,105],dev_board0_i2c5_scl_out:[91,105],dev_board0_i2c6_scl_out:[91,105],dev_board0_i3c0_scl_in:[91,105],dev_board0_i3c0_scl_out:[91,105],dev_board0_led_clk_out:[44,91,105],dev_board0_lfosc0_clk_out:31,dev_board0_mcasp0_aclkr_in:[31,91,105],dev_board0_mcasp0_aclkr_out:[31,91,105],dev_board0_mcasp0_aclkx_in:[31,91,105],dev_board0_mcasp0_aclkx_out:[31,91,105],dev_board0_mcasp0_afsr_in:31,dev_board0_mcasp0_afsr_out:105,dev_board0_mcasp0_afsx_in:31,dev_board0_mcasp0_afsx_out:105,dev_board0_mcasp10_aclkr_in:105,dev_board0_mcasp10_aclkr_out:105,dev_board0_mcasp10_aclkx_in:105,dev_board0_mcasp10_aclkx_out:105,dev_board0_mcasp10_afsr_out:105,dev_board0_mcasp10_afsx_out:105,dev_board0_mcasp11_aclkr_in:105,dev_board0_mcasp11_aclkr_out:105,dev_board0_mcasp11_aclkx_in:105,dev_board0_mcasp11_aclkx_out:105,dev_board0_mcasp11_afsr_out:105,dev_board0_mcasp11_afsx_out:105,dev_board0_mcasp1_aclkr_in:[31,91,105],dev_board0_mcasp1_aclkr_out:[31,91,105],dev_board0_mcasp1_aclkx_in:[31,91,105],dev_board0_mcasp1_aclkx_out:[31,91,105],dev_board0_mcasp1_afsr_in:31,dev_board0_mcasp1_afsr_out:105,dev_board0_mcasp1_afsx_in:31,dev_board0_mcasp1_afsx_out:105,dev_board0_mcasp2_aclkr_in:[31,91,105],dev_board0_mcasp2_aclkr_out:[31,91,105],dev_board0_mcasp2_aclkx_in:[31,91,105],dev_board0_mcasp2_aclkx_out:[31,91,105],dev_board0_mcasp2_afsr_in:31,dev_board0_mcasp2_afsr_out:105,dev_board0_mcasp2_afsx_in:31,dev_board0_mcasp2_afsx_out:105,dev_board0_mcasp3_aclkr_in:105,dev_board0_mcasp3_aclkr_out:105,dev_board0_mcasp3_aclkx_in:105,dev_board0_mcasp3_aclkx_out:105,dev_board0_mcasp3_afsr_out:105,dev_board0_mcasp3_afsx_out:105,dev_board0_mcasp4_aclkr_in:105,dev_board0_mcasp4_aclkr_out:105,dev_board0_mcasp4_aclkx_in:105,dev_board0_mcasp4_aclkx_out:105,dev_board0_mcasp4_afsr_out:105,dev_board0_mcasp4_afsx_out:105,dev_board0_mcasp5_aclkr_in:105,dev_board0_mcasp5_aclkr_out:105,dev_board0_mcasp5_aclkx_in:105,dev_board0_mcasp5_aclkx_out:105,dev_board0_mcasp5_afsr_out:105,dev_board0_mcasp5_afsx_out:105,dev_board0_mcasp6_aclkr_in:105,dev_board0_mcasp6_aclkr_out:105,dev_board0_mcasp6_aclkx_in:105,dev_board0_mcasp6_aclkx_out:105,dev_board0_mcasp6_afsr_out:105,dev_board0_mcasp6_afsx_out:105,dev_board0_mcasp7_aclkr_in:105,dev_board0_mcasp7_aclkr_out:105,dev_board0_mcasp7_aclkx_in:105,dev_board0_mcasp7_aclkx_out:105,dev_board0_mcasp7_afsr_out:105,dev_board0_mcasp7_afsx_out:105,dev_board0_mcasp8_aclkr_in:105,dev_board0_mcasp8_aclkr_out:105,dev_board0_mcasp8_aclkx_in:105,dev_board0_mcasp8_aclkx_out:105,dev_board0_mcasp8_afsr_out:105,dev_board0_mcasp8_afsx_out:105,dev_board0_mcasp9_aclkr_in:105,dev_board0_mcasp9_aclkr_out:105,dev_board0_mcasp9_aclkx_in:105,dev_board0_mcasp9_aclkx_out:105,dev_board0_mcasp9_afsr_out:105,dev_board0_mcasp9_afsx_out:105,dev_board0_mcu_clkout0_in:[91,105],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[91,105],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[91,105],dev_board0_mcu_cpts0_rft_clk_out:[91,105],dev_board0_mcu_ext_refclk0_out:[31,44,91,105],dev_board0_mcu_hyperbus0_ck_in:[91,105],dev_board0_mcu_hyperbus0_ckn_in:[91,105],dev_board0_mcu_i2c0_scl_in:[31,44,91,105],dev_board0_mcu_i2c0_scl_out:[31,44,91,105],dev_board0_mcu_i2c1_scl_in:44,dev_board0_mcu_i2c1_scl_out:[44,91,105],dev_board0_mcu_i3c0_scl_in:[91,105],dev_board0_mcu_i3c0_scl_out:[91,105],dev_board0_mcu_i3c1_scl_in:105,dev_board0_mcu_i3c1_scl_out:105,dev_board0_mcu_mdio0_mdc_in:[91,105],dev_board0_mcu_obsclk0_in:[31,44,91,105],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[31,44,91,105],dev_board0_mcu_ospi0_clk_in:[91,105],dev_board0_mcu_ospi0_dqs_out:[91,105],dev_board0_mcu_ospi0_lbclko_in:[91,105],dev_board0_mcu_ospi1_clk_in:105,dev_board0_mcu_ospi1_dqs_out:105,dev_board0_mcu_ospi1_lbclko_in:105,dev_board0_mcu_rgmii1_rxc_out:[91,105],dev_board0_mcu_rgmii1_txc_in:[91,105],dev_board0_mcu_rgmii1_txc_out:105,dev_board0_mcu_rmii1_ref_clk_out:[91,105],dev_board0_mcu_spi0_clk_in:[31,44,91,105],dev_board0_mcu_spi0_clk_out:44,dev_board0_mcu_spi1_clk_in:[31,44,91,105],dev_board0_mcu_spi1_clk_out:44,dev_board0_mcu_sysclkout0_in:[31,44,91,105],dev_board0_mcu_timer_io0_in:[31,44],dev_board0_mcu_timer_io1_in:[31,44],dev_board0_mcu_timer_io2_in:[31,44],dev_board0_mcu_timer_io3_in:[31,44],dev_board0_mdio0_mdc_in:[31,91,105],dev_board0_mlb0_mlbclk_out:105,dev_board0_mlb0_mlbcp_out:105,dev_board0_mmc0_clk_in:105,dev_board0_mmc0_clk_out:31,dev_board0_mmc0_clklb_in:31,dev_board0_mmc0_clklb_out:31,dev_board0_mmc1_clk_in:[31,44,91,105],dev_board0_mmc1_clk_out:31,dev_board0_mmc1_clklb_in:31,dev_board0_mmc1_clklb_out:[31,44],dev_board0_mmc2_clk_in:[31,105],dev_board0_mmc2_clk_out:31,dev_board0_mmc2_clklb_in:31,dev_board0_mmc2_clklb_out:31,dev_board0_obsclk0_in:[31,44,91,105],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[91,105],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:91,dev_board0_obsclk0_in_parent_clk_32k_rc_sel_out0:31,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:105,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:[31,44],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[31,44,91,105],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_16_hsdivout0_clk:31,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_17_hsdivout0_clk:31,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:44,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:[31,44],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[44,91,105],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:91,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[31,44,91,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[31,44,91,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[31,44,91,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[31,44,91,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[91,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:44,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:44,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:44,dev_board0_obsclk0_in_parent_main_obsclk0_mux_sel_div_clkout:31,dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:91,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:105,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[91,105],dev_board0_obsclk0_in_parent_sam62_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:31,dev_board0_obsclk0_in_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:31,dev_board0_obsclk1_in:[91,105],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:105,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:105,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:105,dev_board0_obsclk2_in:91,dev_board0_ospi0_dqs_out:[31,44],dev_board0_ospi0_lbclko_in:[31,44],dev_board0_ospi0_lbclko_out:[31,44],dev_board0_pcie_refclk0n_in:105,dev_board0_pcie_refclk0n_out:105,dev_board0_pcie_refclk0n_out_in:105,dev_board0_pcie_refclk0p_in:105,dev_board0_pcie_refclk0p_out:105,dev_board0_pcie_refclk0p_out_in:105,dev_board0_pcie_refclk1n_in:105,dev_board0_pcie_refclk1n_out:105,dev_board0_pcie_refclk1n_out_in:105,dev_board0_pcie_refclk1p_in:105,dev_board0_pcie_refclk1p_out:105,dev_board0_pcie_refclk1p_out_in:105,dev_board0_pcie_refclk2n_in:105,dev_board0_pcie_refclk2n_out:105,dev_board0_pcie_refclk2p_in:105,dev_board0_pcie_refclk2p_out:105,dev_board0_pcie_refclk3n_in:105,dev_board0_pcie_refclk3n_out:105,dev_board0_pcie_refclk3p_in:105,dev_board0_pcie_refclk3p_out:105,dev_board0_prg0_mdio0_mdc_in:[44,105],dev_board0_prg0_rgmii1_rxc_out:[44,105],dev_board0_prg0_rgmii1_txc_in:[44,105],dev_board0_prg0_rgmii1_txc_out:[44,105],dev_board0_prg0_rgmii2_rxc_out:[44,105],dev_board0_prg0_rgmii2_txc_in:[44,105],dev_board0_prg0_rgmii2_txc_out:[44,105],dev_board0_prg1_mdio0_mdc_in:[44,105],dev_board0_prg1_rgmii1_rxc_out:[44,105],dev_board0_prg1_rgmii1_txc_in:[44,105],dev_board0_prg1_rgmii1_txc_out:[44,105],dev_board0_prg1_rgmii2_rxc_out:[44,105],dev_board0_prg1_rgmii2_txc_in:[44,105],dev_board0_prg1_rgmii2_txc_out:[44,105],dev_board0_rgmii1_rxc_out:[31,44,91],dev_board0_rgmii1_txc_in:[31,44,91],dev_board0_rgmii1_txc_out:[31,44],dev_board0_rgmii2_rxc_out:[31,44,91],dev_board0_rgmii2_txc_in:[31,44,91],dev_board0_rgmii2_txc_out:[31,44],dev_board0_rgmii3_rxc_out:[91,105],dev_board0_rgmii3_txc_in:91,dev_board0_rgmii4_rxc_out:[91,105],dev_board0_rgmii4_txc_in:91,dev_board0_rgmii5_rxc_out:105,dev_board0_rgmii6_rxc_out:105,dev_board0_rgmii7_rxc_out:105,dev_board0_rgmii8_rxc_out:105,dev_board0_rmii1_ref_clk_out:31,dev_board0_rmii2_ref_clk_out:31,dev_board0_rmii_ref_clk_out:[44,91,105],dev_board0_spi0_clk_in:[31,44,91,105],dev_board0_spi0_clk_out:44,dev_board0_spi1_clk_in:[31,44,91,105],dev_board0_spi1_clk_out:44,dev_board0_spi2_clk_in:[31,44,91,105],dev_board0_spi2_clk_out:44,dev_board0_spi3_clk_in:[44,91,105],dev_board0_spi3_clk_out:44,dev_board0_spi4_clk_in:44,dev_board0_spi4_clk_out:44,dev_board0_spi5_clk_in:[91,105],dev_board0_spi6_clk_in:[91,105],dev_board0_spi7_clk_in:[91,105],dev_board0_sysclkout0_in:[31,44,91,105],dev_board0_tck_out:[31,44,91,105],dev_board0_timer_io0_in:[31,44],dev_board0_timer_io10_in:44,dev_board0_timer_io11_in:44,dev_board0_timer_io1_in:[31,44],dev_board0_timer_io2_in:[31,44],dev_board0_timer_io3_in:[31,44],dev_board0_timer_io4_in:[31,44],dev_board0_timer_io5_in:[31,44],dev_board0_timer_io6_in:[31,44],dev_board0_timer_io7_in:[31,44],dev_board0_timer_io8_in:44,dev_board0_timer_io9_in:44,dev_board0_trc_clk_in:[31,91,105],dev_board0_ufs0_ref_clk_in:105,dev_board0_vout0_extpclkin_out:31,dev_board0_vout0_pclk_in:31,dev_board0_vout1_extpclkin_out:105,dev_board0_vout1_pclk_in:105,dev_board0_vout2_extpclkin_out:105,dev_board0_vout2_pclk_in:105,dev_board0_vpfe0_pclk_out:105,dev_board0_wkup_clkout0_in:31,dev_board0_wkup_clkout0_in_parent_board_0_lfosc0_clk_out:31,dev_board0_wkup_clkout0_in_parent_clk_32k_rc_sel_out0:31,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout:31,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout_dup0:31,dev_board0_wkup_clkout0_in_parent_gluelogic_rcosc_clkout:31,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout2_clk:31,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_1_hsdivout2_clk:31,dev_board0_wkup_clkout0_in_parent_postdiv4_16ff_main_2_hsdivout9_clk:31,dev_board0_wkup_i2c0_scl_in:[91,105],dev_board0_wkup_i2c0_scl_out:[91,105],dev_board0_wkup_lf_clkin_out:91,dev_c66ss0_core0_gem_clk2_out_clk:105,dev_c66ss0_core0_gem_clkin_clk:105,dev_c66ss0_core0_gem_pbist_rom_clk:105,dev_c66ss0_core0_gem_trc_clk:105,dev_c66ss0_introuter0_intr_clk:105,dev_c66ss1_core0_gem_clk2_out_clk:105,dev_c66ss1_core0_gem_clkin_clk:105,dev_c66ss1_core0_gem_pbist_rom_clk:105,dev_c66ss1_core0_gem_trc_clk:105,dev_c66ss1_introuter0_intr_clk:105,dev_c71ss0_c7x_clk:105,dev_c71ss0_mma_mma_clk:105,dev_c71ss0_mma_pll_ctrl_clk:105,dev_c71ss0_pll_ctrl_clk:105,dev_cal0_bus_clk:[59,74],dev_cal0_bus_cp_c_clk:[59,74],dev_cbass0_bus_main_sysclk0_2_clk:[59,74],dev_cbass0_bus_main_sysclk0_4_clk:[59,74],dev_cbass_debug0_bus_main_sysclk0_2_clk:[59,74],dev_cbass_debug0_bus_main_sysclk0_4_clk:[59,74],dev_cbass_fw0_bus_main_sysclk0_2_clk:[59,74],dev_cbass_fw0_bus_main_sysclk0_4_clk:[59,74],dev_cbass_infra0_bus_gtc_clock_1_clk:[59,74],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[59,74],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,74],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[59,74],dev_cbass_infra0_bus_main_sysclk0_2_clk:[59,74],dev_cbass_infra0_bus_main_sysclk0_4_clk:[59,74],dev_ccdebugss0_bus_atb0_clk:[59,74],dev_ccdebugss0_bus_atb1_clk:[59,74],dev_ccdebugss0_bus_cfg_clk:[59,74],dev_ccdebugss0_bus_dbg_clk:[59,74],dev_ccdebugss0_bus_sys_clk:[59,74],dev_cmp_event_introuter0_intr_clk:[31,44],dev_cmpevent_intrtr0_bus_intr_clk:[59,74],dev_cmpevent_intrtr0_intr_clk:[91,105],dev_compute_cluster0_cfg_wrap_clk4_clk:105,dev_compute_cluster0_clec_clk1_clk:105,dev_compute_cluster0_clec_clk4_clk:105,dev_compute_cluster0_core_core_clk1_clk:105,dev_compute_cluster0_core_core_psil_leaf_clk:105,dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:91,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:105,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:105,dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:91,dev_compute_cluster0_debug_wrap_clk1_clk_clk:105,dev_compute_cluster0_debug_wrap_clk2_clk_clk:105,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:105,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:105,dev_compute_cluster0_gic500ss_vclk_clk:105,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:105,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[91,105],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:105,dev_compute_cluster0_tb_soc_gic_clk:91,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:91,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:91,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:91,dev_compute_cluster_a53_0_bus_arm0_clk:[59,74],dev_compute_cluster_a53_1_bus_arm0_clk:[59,74],dev_compute_cluster_a53_2_bus_arm1_clk:[59,74],dev_compute_cluster_a53_3_bus_arm1_clk:[59,74],dev_compute_cluster_cpac0_bus_arm0_clk:74,dev_compute_cluster_cpac1_bus_arm1_clk:74,dev_compute_cluster_msmc0_bus_msmc_clk:[59,74],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:74,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:74,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:74,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:74,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:59,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:59,dev_cpsw0_cppi_clk_clk:[31,44,91,105],dev_cpsw0_cpts_genf0:[31,44,91,105],dev_cpsw0_cpts_genf1:[31,44],dev_cpsw0_cpts_rft_clk:[31,44,91,105],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[31,44,91,105],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,105],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,105],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,105],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[44,91,105],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:91,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[31,44],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[31,44],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:31,dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:31,dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:91,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:91,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:91,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:91,dev_cpsw0_gmii1_mr_clk:[31,44,91,105],dev_cpsw0_gmii1_mt_clk:[31,44,91,105],dev_cpsw0_gmii2_mr_clk:[31,44,91,105],dev_cpsw0_gmii2_mt_clk:[31,44,91,105],dev_cpsw0_gmii3_mr_clk:[91,105],dev_cpsw0_gmii3_mt_clk:[91,105],dev_cpsw0_gmii4_mr_clk:[91,105],dev_cpsw0_gmii4_mt_clk:[91,105],dev_cpsw0_gmii5_mr_clk:105,dev_cpsw0_gmii5_mt_clk:105,dev_cpsw0_gmii6_mr_clk:105,dev_cpsw0_gmii6_mt_clk:105,dev_cpsw0_gmii7_mr_clk:105,dev_cpsw0_gmii7_mt_clk:105,dev_cpsw0_gmii8_mr_clk:105,dev_cpsw0_gmii8_mt_clk:105,dev_cpsw0_gmii_rft_clk:[31,44,91,105],dev_cpsw0_mdio_mdclk_o:[31,91,105],dev_cpsw0_pre_rgmii1_tclk:91,dev_cpsw0_pre_rgmii2_tclk:91,dev_cpsw0_pre_rgmii3_tclk:91,dev_cpsw0_pre_rgmii4_tclk:91,dev_cpsw0_rgmii1_rxc_i:[31,44,91],dev_cpsw0_rgmii1_txc_i:[31,44],dev_cpsw0_rgmii1_txc_o:[31,44],dev_cpsw0_rgmii2_rxc_i:[31,44,91],dev_cpsw0_rgmii2_txc_i:[31,44],dev_cpsw0_rgmii2_txc_o:[31,44],dev_cpsw0_rgmii3_rxc_i:91,dev_cpsw0_rgmii4_rxc_i:91,dev_cpsw0_rgmii_mhz_250_clk:[31,44,91,105],dev_cpsw0_rgmii_mhz_50_clk:[31,44,91,105],dev_cpsw0_rgmii_mhz_5_clk:[31,44,91,105],dev_cpsw0_rmii1_mhz_50_clk:31,dev_cpsw0_rmii2_mhz_50_clk:31,dev_cpsw0_rmii_mhz_50_clk:[44,91,105],dev_cpsw0_serdes1_refclk:[91,105],dev_cpsw0_serdes1_rxclk:[91,105],dev_cpsw0_serdes1_rxfclk:[91,105],dev_cpsw0_serdes1_txclk:[91,105],dev_cpsw0_serdes1_txfclk:[91,105],dev_cpsw0_serdes1_txmclk:[91,105],dev_cpsw0_serdes2_refclk:[91,105],dev_cpsw0_serdes2_rxclk:[91,105],dev_cpsw0_serdes2_rxfclk:[91,105],dev_cpsw0_serdes2_txclk:[91,105],dev_cpsw0_serdes2_txfclk:[91,105],dev_cpsw0_serdes2_txmclk:[91,105],dev_cpsw0_serdes3_refclk:[91,105],dev_cpsw0_serdes3_rxclk:[91,105],dev_cpsw0_serdes3_rxfclk:[91,105],dev_cpsw0_serdes3_txclk:[91,105],dev_cpsw0_serdes3_txfclk:[91,105],dev_cpsw0_serdes3_txmclk:[91,105],dev_cpsw0_serdes4_refclk:[91,105],dev_cpsw0_serdes4_rxclk:[91,105],dev_cpsw0_serdes4_rxfclk:[91,105],dev_cpsw0_serdes4_txclk:[91,105],dev_cpsw0_serdes4_txfclk:[91,105],dev_cpsw0_serdes4_txmclk:[91,105],dev_cpsw0_serdes5_refclk:105,dev_cpsw0_serdes5_rxclk:105,dev_cpsw0_serdes5_rxfclk:105,dev_cpsw0_serdes5_txclk:105,dev_cpsw0_serdes5_txfclk:105,dev_cpsw0_serdes5_txmclk:105,dev_cpsw0_serdes6_refclk:105,dev_cpsw0_serdes6_rxclk:105,dev_cpsw0_serdes6_rxfclk:105,dev_cpsw0_serdes6_txclk:105,dev_cpsw0_serdes6_txfclk:105,dev_cpsw0_serdes6_txmclk:105,dev_cpsw0_serdes7_refclk:105,dev_cpsw0_serdes7_rxclk:105,dev_cpsw0_serdes7_rxfclk:105,dev_cpsw0_serdes7_txclk:105,dev_cpsw0_serdes7_txfclk:105,dev_cpsw0_serdes7_txmclk:105,dev_cpsw0_serdes8_refclk:105,dev_cpsw0_serdes8_rxclk:105,dev_cpsw0_serdes8_rxfclk:105,dev_cpsw0_serdes8_txclk:105,dev_cpsw0_serdes8_txfclk:105,dev_cpsw0_serdes8_txmclk:105,dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:91,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:91,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:91,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:91,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:91,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:91,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:91,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:91,dev_cpt2_aggr0_bus_vclk_clk:[59,74],dev_cpt2_aggr0_vclk_clk:[31,44,91,105],dev_cpt2_aggr1_vclk_clk:[31,91,105],dev_cpt2_aggr2_vclk_clk:[91,105],dev_cpt2_aggr3_vclk_clk:91,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[59,74],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[59,74],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[59,74],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[59,74],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[59,74],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[59,74],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[59,74],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[59,74],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[59,74],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[59,74],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[59,74],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[59,74],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[59,74],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[59,74],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[59,74],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[59,74],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[59,74],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[59,74],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[59,74],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[59,74],dev_cpts0_cpts_genf1:44,dev_cpts0_cpts_genf2:44,dev_cpts0_cpts_genf3:44,dev_cpts0_cpts_genf4:44,dev_cpts0_cpts_rft_clk:44,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:44,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:44,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:44,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:44,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:44,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:44,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_cpts0_vbusp_clk:44,dev_csi_psilss0_main_clk:105,dev_csi_rx_if0_main_clk_clk:[31,105],dev_csi_rx_if0_ppi_rx_byte_clk:[31,105],dev_csi_rx_if0_vbus_clk_clk:[31,105],dev_csi_rx_if0_vp_clk_clk:[31,105],dev_csi_rx_if1_main_clk_clk:105,dev_csi_rx_if1_ppi_rx_byte_clk:105,dev_csi_rx_if1_vbus_clk_clk:105,dev_csi_rx_if1_vp_clk_clk:105,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:105,dev_csi_tx_if0_esc_clk_clk:105,dev_csi_tx_if0_main_clk_clk:105,dev_csi_tx_if0_vbus_clk_clk:105,dev_ctrl_mmr0_bus_vbusp_clk:[59,74],dev_dbgsuspendrouter0_intr_clk:[31,44],dev_dcc0_bus_dcc_clksrc0_clk:[59,74],dev_dcc0_bus_dcc_clksrc1_clk:[59,74],dev_dcc0_bus_dcc_clksrc2_clk:[59,74],dev_dcc0_bus_dcc_clksrc3_clk:[59,74],dev_dcc0_bus_dcc_clksrc4_clk:[59,74],dev_dcc0_bus_dcc_clksrc5_clk:[59,74],dev_dcc0_bus_dcc_clksrc6_clk:[59,74],dev_dcc0_bus_dcc_input00_clk:[59,74],dev_dcc0_bus_dcc_input01_clk:[59,74],dev_dcc0_bus_dcc_input02_clk:[59,74],dev_dcc0_bus_dcc_input10_clk:[59,74],dev_dcc0_bus_vbus_clk:[59,74],dev_dcc0_dcc_clksrc0_clk:[31,44,91,105],dev_dcc0_dcc_clksrc1_clk:[31,44,91,105],dev_dcc0_dcc_clksrc2_clk:[31,44,91,105],dev_dcc0_dcc_clksrc3_clk:[31,44,91,105],dev_dcc0_dcc_clksrc4_clk:[31,44,91,105],dev_dcc0_dcc_clksrc5_clk:[31,44,91,105],dev_dcc0_dcc_clksrc6_clk:[31,44,91,105],dev_dcc0_dcc_clksrc7_clk:[31,44,105],dev_dcc0_dcc_input00_clk:[31,44,91,105],dev_dcc0_dcc_input01_clk:[31,44,91,105],dev_dcc0_dcc_input02_clk:[31,44,91,105],dev_dcc0_dcc_input10_clk:[31,44,91,105],dev_dcc0_vbus_clk:[31,44,91,105],dev_dcc10_dcc_clksrc0_clk:105,dev_dcc10_dcc_clksrc1_clk:105,dev_dcc10_dcc_clksrc2_clk:105,dev_dcc10_dcc_clksrc3_clk:105,dev_dcc10_dcc_clksrc4_clk:105,dev_dcc10_dcc_clksrc5_clk:105,dev_dcc10_dcc_clksrc6_clk:105,dev_dcc10_dcc_clksrc7_clk:105,dev_dcc10_dcc_input00_clk:105,dev_dcc10_dcc_input01_clk:105,dev_dcc10_dcc_input02_clk:105,dev_dcc10_dcc_input10_clk:105,dev_dcc10_vbus_clk:105,dev_dcc11_dcc_clksrc0_clk:105,dev_dcc11_dcc_clksrc1_clk:105,dev_dcc11_dcc_clksrc2_clk:105,dev_dcc11_dcc_clksrc3_clk:105,dev_dcc11_dcc_clksrc4_clk:105,dev_dcc11_dcc_clksrc5_clk:105,dev_dcc11_dcc_clksrc6_clk:105,dev_dcc11_dcc_clksrc7_clk:105,dev_dcc11_dcc_input00_clk:105,dev_dcc11_dcc_input01_clk:105,dev_dcc11_dcc_input02_clk:105,dev_dcc11_dcc_input10_clk:105,dev_dcc11_vbus_clk:105,dev_dcc12_dcc_clksrc0_clk:105,dev_dcc12_dcc_clksrc1_clk:105,dev_dcc12_dcc_clksrc2_clk:105,dev_dcc12_dcc_clksrc3_clk:105,dev_dcc12_dcc_clksrc4_clk:105,dev_dcc12_dcc_clksrc5_clk:105,dev_dcc12_dcc_clksrc6_clk:105,dev_dcc12_dcc_clksrc7_clk:105,dev_dcc12_dcc_input00_clk:105,dev_dcc12_dcc_input01_clk:105,dev_dcc12_dcc_input02_clk:105,dev_dcc12_dcc_input10_clk:105,dev_dcc12_vbus_clk:105,dev_dcc1_bus_dcc_clksrc0_clk:[59,74],dev_dcc1_bus_dcc_clksrc1_clk:[59,74],dev_dcc1_bus_dcc_clksrc2_clk:[59,74],dev_dcc1_bus_dcc_clksrc3_clk:[59,74],dev_dcc1_bus_dcc_clksrc4_clk:[59,74],dev_dcc1_bus_dcc_clksrc5_clk:[59,74],dev_dcc1_bus_dcc_clksrc6_clk:[59,74],dev_dcc1_bus_dcc_clksrc7_clk:[59,74],dev_dcc1_bus_dcc_input00_clk:[59,74],dev_dcc1_bus_dcc_input01_clk:[59,74],dev_dcc1_bus_dcc_input02_clk:[59,74],dev_dcc1_bus_dcc_input10_clk:[59,74],dev_dcc1_bus_vbus_clk:[59,74],dev_dcc1_dcc_clksrc0_clk:[31,44,91,105],dev_dcc1_dcc_clksrc1_clk:[31,44,91,105],dev_dcc1_dcc_clksrc2_clk:[31,44,91,105],dev_dcc1_dcc_clksrc3_clk:[31,44,91,105],dev_dcc1_dcc_clksrc4_clk:[31,44,91,105],dev_dcc1_dcc_clksrc5_clk:[31,44,91,105],dev_dcc1_dcc_clksrc6_clk:[31,44,91,105],dev_dcc1_dcc_clksrc7_clk:[31,44,105],dev_dcc1_dcc_input00_clk:[31,44,91,105],dev_dcc1_dcc_input01_clk:[31,44,91,105],dev_dcc1_dcc_input02_clk:[31,44,91,105],dev_dcc1_dcc_input10_clk:[31,44,91,105],dev_dcc1_vbus_clk:[31,44,91,105],dev_dcc2_bus_dcc_clksrc0_clk:[59,74],dev_dcc2_bus_dcc_clksrc1_clk:[59,74],dev_dcc2_bus_dcc_clksrc2_clk:[59,74],dev_dcc2_bus_dcc_clksrc3_clk:[59,74],dev_dcc2_bus_dcc_clksrc4_clk:[59,74],dev_dcc2_bus_dcc_clksrc5_clk:[59,74],dev_dcc2_bus_dcc_clksrc6_clk:[59,74],dev_dcc2_bus_dcc_clksrc7_clk:[59,74],dev_dcc2_bus_dcc_input00_clk:[59,74],dev_dcc2_bus_dcc_input01_clk:[59,74],dev_dcc2_bus_dcc_input02_clk:[59,74],dev_dcc2_bus_dcc_input10_clk:[59,74],dev_dcc2_bus_vbus_clk:[59,74],dev_dcc2_dcc_clksrc0_clk:[31,44,91,105],dev_dcc2_dcc_clksrc1_clk:[31,44,105],dev_dcc2_dcc_clksrc2_clk:[31,44,91,105],dev_dcc2_dcc_clksrc3_clk:[31,44,91,105],dev_dcc2_dcc_clksrc4_clk:[31,44,91,105],dev_dcc2_dcc_clksrc5_clk:[31,44,91,105],dev_dcc2_dcc_clksrc6_clk:[31,44,91,105],dev_dcc2_dcc_clksrc7_clk:[31,44,91,105],dev_dcc2_dcc_input00_clk:[31,44,91,105],dev_dcc2_dcc_input01_clk:[31,44,91,105],dev_dcc2_dcc_input02_clk:[31,44,91,105],dev_dcc2_dcc_input10_clk:[31,44,91,105],dev_dcc2_vbus_clk:[31,44,91,105],dev_dcc3_bus_dcc_clksrc0_clk:[59,74],dev_dcc3_bus_dcc_clksrc1_clk:[59,74],dev_dcc3_bus_dcc_clksrc2_clk:[59,74],dev_dcc3_bus_dcc_clksrc3_clk:[59,74],dev_dcc3_bus_dcc_clksrc4_clk:[59,74],dev_dcc3_bus_dcc_clksrc5_clk:[59,74],dev_dcc3_bus_dcc_clksrc7_clk:[59,74],dev_dcc3_bus_dcc_input00_clk:[59,74],dev_dcc3_bus_dcc_input01_clk:[59,74],dev_dcc3_bus_dcc_input02_clk:[59,74],dev_dcc3_bus_dcc_input10_clk:[59,74],dev_dcc3_bus_vbus_clk:[59,74],dev_dcc3_dcc_clksrc0_clk:[31,44,91,105],dev_dcc3_dcc_clksrc1_clk:[31,44,105],dev_dcc3_dcc_clksrc2_clk:[44,91,105],dev_dcc3_dcc_clksrc3_clk:[31,44,91,105],dev_dcc3_dcc_clksrc4_clk:[31,44,91,105],dev_dcc3_dcc_clksrc5_clk:[31,44,91,105],dev_dcc3_dcc_clksrc6_clk:[31,44,91,105],dev_dcc3_dcc_clksrc7_clk:[31,44,91,105],dev_dcc3_dcc_input00_clk:[31,44,91,105],dev_dcc3_dcc_input01_clk:[31,44,91,105],dev_dcc3_dcc_input02_clk:[31,44,91,105],dev_dcc3_dcc_input10_clk:[31,44,91,105],dev_dcc3_vbus_clk:[31,44,91,105],dev_dcc4_bus_dcc_clksrc0_clk:[59,74],dev_dcc4_bus_dcc_clksrc2_clk:[59,74],dev_dcc4_bus_dcc_clksrc3_clk:[59,74],dev_dcc4_bus_dcc_clksrc4_clk:[59,74],dev_dcc4_bus_dcc_clksrc5_clk:[59,74],dev_dcc4_bus_dcc_clksrc6_clk:[59,74],dev_dcc4_bus_dcc_clksrc7_clk:[59,74],dev_dcc4_bus_dcc_input00_clk:[59,74],dev_dcc4_bus_dcc_input01_clk:[59,74],dev_dcc4_bus_dcc_input02_clk:[59,74],dev_dcc4_bus_dcc_input10_clk:[59,74],dev_dcc4_bus_vbus_clk:[59,74],dev_dcc4_dcc_clksrc0_clk:[31,44,91,105],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:44,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:44,dev_dcc4_dcc_clksrc1_clk:[31,44,91,105],dev_dcc4_dcc_clksrc2_clk:[31,44,91,105],dev_dcc4_dcc_clksrc3_clk:[31,44,91,105],dev_dcc4_dcc_clksrc4_clk:[31,44,91,105],dev_dcc4_dcc_clksrc5_clk:[31,44,91,105],dev_dcc4_dcc_clksrc6_clk:[31,44,91,105],dev_dcc4_dcc_clksrc7_clk:[31,44,91,105],dev_dcc4_dcc_input00_clk:[31,44,91,105],dev_dcc4_dcc_input01_clk:[31,44,91,105],dev_dcc4_dcc_input02_clk:[31,44,91,105],dev_dcc4_dcc_input10_clk:[31,44,91,105],dev_dcc4_vbus_clk:[31,44,91,105],dev_dcc5_bus_dcc_clksrc0_clk:[59,74],dev_dcc5_bus_dcc_clksrc1_clk:[59,74],dev_dcc5_bus_dcc_clksrc2_clk:[59,74],dev_dcc5_bus_dcc_clksrc3_clk:[59,74],dev_dcc5_bus_dcc_clksrc4_clk:[59,74],dev_dcc5_bus_dcc_clksrc5_clk:[59,74],dev_dcc5_bus_dcc_clksrc6_clk:[59,74],dev_dcc5_bus_dcc_clksrc7_clk:[59,74],dev_dcc5_bus_dcc_input00_clk:[59,74],dev_dcc5_bus_dcc_input01_clk:[59,74],dev_dcc5_bus_dcc_input02_clk:[59,74],dev_dcc5_bus_dcc_input10_clk:[59,74],dev_dcc5_bus_vbus_clk:[59,74],dev_dcc5_dcc_clksrc0_clk:[31,44,91,105],dev_dcc5_dcc_clksrc1_clk:[31,44,91,105],dev_dcc5_dcc_clksrc2_clk:[31,44,105],dev_dcc5_dcc_clksrc3_clk:[31,44,105],dev_dcc5_dcc_clksrc4_clk:[31,44,91,105],dev_dcc5_dcc_clksrc5_clk:[31,44,105],dev_dcc5_dcc_clksrc6_clk:[31,44,91,105],dev_dcc5_dcc_clksrc7_clk:[31,44,105],dev_dcc5_dcc_input00_clk:[31,44,91,105],dev_dcc5_dcc_input01_clk:[31,44,91,105],dev_dcc5_dcc_input02_clk:[31,44,91,105],dev_dcc5_dcc_input10_clk:[31,44,91,105],dev_dcc5_vbus_clk:[31,44,91,105],dev_dcc6_bus_dcc_clksrc0_clk:[59,74],dev_dcc6_bus_dcc_clksrc1_clk:[59,74],dev_dcc6_bus_dcc_clksrc2_clk:[59,74],dev_dcc6_bus_dcc_clksrc3_clk:[59,74],dev_dcc6_bus_dcc_clksrc4_clk:[59,74],dev_dcc6_bus_dcc_clksrc5_clk:[59,74],dev_dcc6_bus_dcc_clksrc6_clk:[59,74],dev_dcc6_bus_dcc_clksrc7_clk:[59,74],dev_dcc6_bus_dcc_input00_clk:[59,74],dev_dcc6_bus_dcc_input01_clk:[59,74],dev_dcc6_bus_dcc_input02_clk:[59,74],dev_dcc6_bus_dcc_input10_clk:[59,74],dev_dcc6_bus_vbus_clk:[59,74],dev_dcc6_dcc_clksrc0_clk:[31,91,105],dev_dcc6_dcc_clksrc1_clk:[31,91,105],dev_dcc6_dcc_clksrc2_clk:[31,91,105],dev_dcc6_dcc_clksrc3_clk:[31,91,105],dev_dcc6_dcc_clksrc4_clk:[31,91,105],dev_dcc6_dcc_clksrc5_clk:[31,91,105],dev_dcc6_dcc_clksrc6_clk:[31,91,105],dev_dcc6_dcc_clksrc7_clk:[31,91,105],dev_dcc6_dcc_input00_clk:[31,91,105],dev_dcc6_dcc_input01_clk:[31,91,105],dev_dcc6_dcc_input02_clk:[31,91,105],dev_dcc6_dcc_input10_clk:[31,91,105],dev_dcc6_vbus_clk:[31,91,105],dev_dcc7_bus_dcc_clksrc0_clk:[59,74],dev_dcc7_bus_dcc_clksrc1_clk:[59,74],dev_dcc7_bus_dcc_clksrc2_clk:[59,74],dev_dcc7_bus_dcc_clksrc3_clk:[59,74],dev_dcc7_bus_dcc_clksrc4_clk:[59,74],dev_dcc7_bus_dcc_clksrc5_clk:[59,74],dev_dcc7_bus_dcc_clksrc6_clk:[59,74],dev_dcc7_bus_dcc_clksrc7_clk:[59,74],dev_dcc7_bus_dcc_input00_clk:[59,74],dev_dcc7_bus_dcc_input01_clk:[59,74],dev_dcc7_bus_dcc_input02_clk:[59,74],dev_dcc7_bus_dcc_input10_clk:[59,74],dev_dcc7_bus_vbus_clk:[59,74],dev_dcc7_dcc_clksrc0_clk:105,dev_dcc7_dcc_clksrc1_clk:105,dev_dcc7_dcc_clksrc2_clk:105,dev_dcc7_dcc_clksrc3_clk:105,dev_dcc7_dcc_clksrc4_clk:105,dev_dcc7_dcc_clksrc5_clk:105,dev_dcc7_dcc_clksrc6_clk:105,dev_dcc7_dcc_clksrc7_clk:105,dev_dcc7_dcc_input00_clk:105,dev_dcc7_dcc_input01_clk:105,dev_dcc7_dcc_input02_clk:105,dev_dcc7_dcc_input10_clk:105,dev_dcc7_vbus_clk:105,dev_dcc8_dcc_clksrc0_clk:105,dev_dcc8_dcc_clksrc1_clk:105,dev_dcc8_dcc_clksrc2_clk:105,dev_dcc8_dcc_clksrc3_clk:105,dev_dcc8_dcc_clksrc4_clk:105,dev_dcc8_dcc_clksrc5_clk:105,dev_dcc8_dcc_clksrc6_clk:105,dev_dcc8_dcc_clksrc7_clk:105,dev_dcc8_dcc_input00_clk:105,dev_dcc8_dcc_input01_clk:105,dev_dcc8_dcc_input02_clk:105,dev_dcc8_dcc_input10_clk:105,dev_dcc8_vbus_clk:105,dev_dcc9_dcc_clksrc0_clk:105,dev_dcc9_dcc_clksrc1_clk:105,dev_dcc9_dcc_clksrc2_clk:105,dev_dcc9_dcc_clksrc3_clk:105,dev_dcc9_dcc_clksrc4_clk:105,dev_dcc9_dcc_clksrc5_clk:105,dev_dcc9_dcc_clksrc6_clk:105,dev_dcc9_dcc_clksrc7_clk:105,dev_dcc9_dcc_input00_clk:105,dev_dcc9_dcc_input01_clk:105,dev_dcc9_dcc_input02_clk:105,dev_dcc9_dcc_input10_clk:105,dev_dcc9_vbus_clk:105,dev_ddpa0_ddpa_clk:[31,44],dev_ddr0_ddrss_cfg_clk:105,dev_ddr0_ddrss_ddr_pll_clk:[91,105],dev_ddr0_ddrss_io_ck:105,dev_ddr0_ddrss_io_ck_n:105,dev_ddr0_ddrss_vbus_clk:105,dev_ddr0_pll_ctrl_clk:[91,105],dev_ddr16ss0_ddrss_ddr_pll_clk:[31,44],dev_ddr16ss0_pll_ctrl_clk:[31,44],dev_ddrss0_bus_ddrss_byp_4x_clk:[59,74],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[59,74],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[59,74],dev_ddrss0_bus_ddrss_cfg_clk:[59,74],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[59,74],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[59,74],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[59,74],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[59,74],dev_ddrss0_bus_ddrss_tclk:[59,74],dev_ddrss0_bus_ddrss_vbus_clk:[59,74],dev_debugss0_bus_atb0_clk:[59,74],dev_debugss0_bus_atb1_clk:[59,74],dev_debugss0_bus_atb2_clk:[59,74],dev_debugss0_bus_atb3_clk:[59,74],dev_debugss0_bus_atb4_clk:[59,74],dev_debugss0_bus_atb5_clk:[59,74],dev_debugss0_bus_cfg_clk:[59,74],dev_debugss0_bus_dbg_clk:[59,74],dev_debugss0_bus_sys_clk:[59,74],dev_debugss0_cfg_clk:31,dev_debugss0_dbg_clk:31,dev_debugss0_sys_clk:31,dev_debugss_wrap0_atb_clk:[31,44,91,105],dev_debugss_wrap0_bus_atb_clk:[59,74],dev_debugss_wrap0_bus_core_clk:[59,74],dev_debugss_wrap0_bus_jtag_tck:[59,74],dev_debugss_wrap0_bus_trexpt_clk:[59,74],dev_debugss_wrap0_core_clk:[31,44,91,105],dev_debugss_wrap0_cstpiu_traceclk:[31,91,105],dev_debugss_wrap0_jtag_tck:[44,91,105],dev_debugss_wrap0_trexpt_clk:[31,44,91,105],dev_debugsuspendrtr0_bus_intr_clk:[59,74],dev_decoder0_sys_clk:105,dev_dftss0_bus_vbusp_clk_clk:[59,74],dev_dmass0_bcdma_0_clk:[31,44],dev_dmass0_cbass_0_clk:[31,44],dev_dmass0_intaggr_0_clk:[31,44],dev_dmass0_ipcss_0_clk:[31,44],dev_dmass0_pktdma_0_clk:[31,44],dev_dmass0_psilcfg_0_clk:44,dev_dmass0_psilss_0_pdma_main0_clk:44,dev_dmass0_psilss_0_pdma_main1_clk:44,dev_dmass0_psilss_0_vd2clk:44,dev_dmass0_ringacc_0_clk:[31,44],dev_dmpac0_clk:105,dev_dmpac0_pll_dco_clk:105,dev_dmpac0_sde_0_clk:105,dev_dphy_rx0_io_rx_cl_l_m:31,dev_dphy_rx0_io_rx_cl_l_p:31,dev_dphy_rx0_main_clk_clk:[31,105],dev_dphy_rx0_ppi_rx_byte_clk:[31,105],dev_dphy_rx1_main_clk_clk:105,dev_dphy_rx1_ppi_rx_byte_clk:105,dev_dphy_tx0_ck_m:105,dev_dphy_tx0_ck_p:105,dev_dphy_tx0_clk:105,dev_dphy_tx0_dphy_ref_clk:105,dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:105,dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:105,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:105,dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:105,dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:105,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:105,dev_dphy_tx0_psm_clk:105,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:74,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:59,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:74,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:59,dev_dss0_bus_dpi_1_in_clk:[59,74],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[59,74],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:74,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:74,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:59,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:59,dev_dss0_bus_dpi_1_out_clk:[59,74],dev_dss0_bus_dss_func_clk:[59,74],dev_dss0_dpi0_ext_clksel:105,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:105,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:105,dev_dss0_dpi1_ext_clksel:105,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:105,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:105,dev_dss0_dpi_0_in_clk:31,dev_dss0_dpi_1_in_clk:31,dev_dss0_dpi_1_out_clk:31,dev_dss0_dss_func_clk:[31,105],dev_dss0_dss_inst0_dpi_0_in_2x_clk:105,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:105,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:105,dev_dss0_dss_inst0_dpi_0_out_2x_clk:105,dev_dss0_dss_inst0_dpi_0_out_clk:105,dev_dss0_dss_inst0_dpi_1_in_2x_clk:105,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:105,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:105,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:105,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:105,dev_dss0_dss_inst0_dpi_1_out_clk:105,dev_dss0_dss_inst0_dpi_2_in_2x_clk:105,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:105,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:105,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:105,dev_dss0_dss_inst0_dpi_2_out_clk:105,dev_dss0_dss_inst0_dpi_3_in_2x_clk:105,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:105,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:105,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:105,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:105,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:105,dev_dss0_dss_inst0_dpi_3_out_clk:105,dev_dss_dsi0_dphy_0_rx_esc_clk:105,dev_dss_dsi0_dphy_0_tx_esc_clk:105,dev_dss_dsi0_dpi_0_clk:105,dev_dss_dsi0_pll_ctrl_clk:105,dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:105,dev_dss_dsi0_sys_clk:105,dev_dss_edp0_aif_i2s_clk:105,dev_dss_edp0_dpi_2_2x_clk:105,dev_dss_edp0_dpi_2_clk:105,dev_dss_edp0_dpi_3_clk:105,dev_dss_edp0_dpi_4_clk:105,dev_dss_edp0_dpi_5_clk:105,dev_dss_edp0_dptx_mod_clk:105,dev_dss_edp0_phy_ln0_refclk:105,dev_dss_edp0_phy_ln0_rxclk:105,dev_dss_edp0_phy_ln0_rxfclk:105,dev_dss_edp0_phy_ln0_txclk:105,dev_dss_edp0_phy_ln0_txfclk:105,dev_dss_edp0_phy_ln0_txmclk:105,dev_dss_edp0_phy_ln1_refclk:105,dev_dss_edp0_phy_ln1_rxclk:105,dev_dss_edp0_phy_ln1_rxfclk:105,dev_dss_edp0_phy_ln1_txclk:105,dev_dss_edp0_phy_ln1_txfclk:105,dev_dss_edp0_phy_ln1_txmclk:105,dev_dss_edp0_phy_ln2_refclk:105,dev_dss_edp0_phy_ln2_rxclk:105,dev_dss_edp0_phy_ln2_rxfclk:105,dev_dss_edp0_phy_ln2_txclk:105,dev_dss_edp0_phy_ln2_txfclk:105,dev_dss_edp0_phy_ln2_txmclk:105,dev_dss_edp0_phy_ln3_refclk:105,dev_dss_edp0_phy_ln3_rxclk:105,dev_dss_edp0_phy_ln3_rxfclk:105,dev_dss_edp0_phy_ln3_txclk:105,dev_dss_edp0_phy_ln3_txfclk:105,dev_dss_edp0_phy_ln3_txmclk:105,dev_dss_edp0_pll_ctrl_clk:105,dev_ecap0_bus_vbus_clk:[59,74],dev_ecap0_vbus_clk:[31,44,91,105],dev_ecap1_vbus_clk:[31,44,91,105],dev_ecap2_vbus_clk:[31,44,91,105],dev_ecc_aggr0_bus_aggr_clk:[59,74],dev_ecc_aggr1_bus_aggr_clk:[59,74],dev_ecc_aggr2_bus_aggr_clk:[59,74],dev_efuse0_bus_efc0_ctl_fclk:74,dev_efuse0_bus_efc1_ctl_fclk:74,dev_efuse0_bus_vbusp_pll_clk_clk:[59,74],dev_ehrpwm0_bus_vbusp_clk:[59,74],dev_ehrpwm0_vbusp_clk:[91,105],dev_ehrpwm1_bus_vbusp_clk:[59,74],dev_ehrpwm1_vbusp_clk:[91,105],dev_ehrpwm2_bus_vbusp_clk:[59,74],dev_ehrpwm2_vbusp_clk:[91,105],dev_ehrpwm3_bus_vbusp_clk:[59,74],dev_ehrpwm3_vbusp_clk:[91,105],dev_ehrpwm4_bus_vbusp_clk:[59,74],dev_ehrpwm4_vbusp_clk:[91,105],dev_ehrpwm5_bus_vbusp_clk:[59,74],dev_ehrpwm5_vbusp_clk:[91,105],dev_elm0_bus_vbusp_clk:[59,74],dev_elm0_vbusp_clk:[31,44,91,105],dev_encoder0_sys_clk:105,dev_epwm0_vbusp_clk:[31,44],dev_epwm1_vbusp_clk:[31,44],dev_epwm2_vbusp_clk:[31,44],dev_epwm3_vbusp_clk:44,dev_epwm4_vbusp_clk:44,dev_epwm5_vbusp_clk:44,dev_epwm6_vbusp_clk:44,dev_epwm7_vbusp_clk:44,dev_epwm8_vbusp_clk:44,dev_eqep0_bus_vbus_clk:[59,74],dev_eqep0_vbus_clk:[31,44,91,105],dev_eqep1_bus_vbus_clk:[59,74],dev_eqep1_vbus_clk:[31,44,91,105],dev_eqep2_bus_vbus_clk:[59,74],dev_eqep2_vbus_clk:[31,44,91,105],dev_esm0_bus_clk:[59,74],dev_esm0_clk:[31,44,91,105],dev_fsirx0_fsi_rx_ck:44,dev_fsirx0_fsi_rx_lpbk_ck:44,dev_fsirx0_fsi_rx_vbus_clk:44,dev_fsirx1_fsi_rx_ck:44,dev_fsirx1_fsi_rx_lpbk_ck:44,dev_fsirx1_fsi_rx_vbus_clk:44,dev_fsirx2_fsi_rx_ck:44,dev_fsirx2_fsi_rx_lpbk_ck:44,dev_fsirx2_fsi_rx_vbus_clk:44,dev_fsirx3_fsi_rx_ck:44,dev_fsirx3_fsi_rx_lpbk_ck:44,dev_fsirx3_fsi_rx_vbus_clk:44,dev_fsirx4_fsi_rx_ck:44,dev_fsirx4_fsi_rx_lpbk_ck:44,dev_fsirx4_fsi_rx_vbus_clk:44,dev_fsirx5_fsi_rx_ck:44,dev_fsirx5_fsi_rx_lpbk_ck:44,dev_fsirx5_fsi_rx_vbus_clk:44,dev_fsitx0_fsi_tx_ck:44,dev_fsitx0_fsi_tx_pll_clk:44,dev_fsitx0_fsi_tx_vbus_clk:44,dev_fsitx1_fsi_tx_ck:44,dev_fsitx1_fsi_tx_pll_clk:44,dev_fsitx1_fsi_tx_vbus_clk:44,dev_fss0_fsas_0_gclk:[31,44],dev_fss0_ospi_0_ospi_dqs_clk:[31,44],dev_fss0_ospi_0_ospi_hclk_clk:[31,44],dev_fss0_ospi_0_ospi_iclk_clk:[31,44],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:[31,44],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:[31,44],dev_fss0_ospi_0_ospi_oclk_clk:[31,44],dev_fss0_ospi_0_ospi_pclk_clk:[31,44],dev_fss0_ospi_0_ospi_rclk_clk:[31,44],dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[31,44],dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:[31,44],dev_gic0_bus_vclk_clk:[59,74],dev_gicss0_vclk_clk:[31,44],dev_gpio0_bus_mmr_clk:[59,74],dev_gpio0_mmr_clk:[31,44,91,105],dev_gpio1_bus_mmr_clk:[59,74],dev_gpio1_mmr_clk:[31,44,105],dev_gpio2_mmr_clk:[91,105],dev_gpio3_mmr_clk:105,dev_gpio4_mmr_clk:[91,105],dev_gpio5_mmr_clk:105,dev_gpio6_mmr_clk:[91,105],dev_gpio7_mmr_clk:105,dev_gpiomux_intrtr0_bus_intr_clk:[59,74],dev_gpiomux_intrtr0_intr_clk:[91,105],dev_gpmc0_bus_func_clk:[59,74],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[59,74],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[59,74],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[59,74],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[59,74],dev_gpmc0_bus_pi_gpmc_ret_clk:[59,74],dev_gpmc0_bus_po_gpmc_dev_clk:[59,74],dev_gpmc0_bus_vbusp_clk:[59,74],dev_gpmc0_func_clk:[31,44,91,105],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[31,44,91,105],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[91,105],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[91,105],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[91,105],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:[31,44],dev_gpmc0_pi_gpmc_ret_clk:[31,44,91,105],dev_gpmc0_po_gpmc_dev_clk:[31,44,91,105],dev_gpmc0_vbusm_clk:[31,44],dev_gpmc0_vbusp_clk:[91,105],dev_gpu0_bus_hyd_core_clk:[59,74],dev_gpu0_bus_mem_clk:[59,74],dev_gpu0_bus_sgx_core_clk:[59,74],dev_gpu0_bus_sys_clk:[59,74],dev_gpu0_gpu_0_gpu_pll_clk:105,dev_gpu0_gpu_clk:31,dev_gpu_rs_bw_limiter2_clk_clk:31,dev_gpu_ws_bw_limiter3_clk_clk:31,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[59,74],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[59,74],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[59,74],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[59,74],dev_gtc0_bus_vbusp_clk:[59,74],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[59,74],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,74],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[59,74],dev_gtc0_gtc_clk:[44,91,105],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[44,91,105],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,105],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[44,91,105],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,105],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,105],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[44,91,105],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:91,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:44,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:44,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:91,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:91,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:91,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:91,dev_gtc0_vbusp_clk:[44,91,105],dev_i2c0_bus_clk:[59,74],dev_i2c0_bus_piscl:74,dev_i2c0_bus_pisys_clk:[59,74],dev_i2c0_clk:[31,44,91,105],dev_i2c0_piscl:[31,44,91,105],dev_i2c0_pisys_clk:[31,44,91,105],dev_i2c0_porscl:[31,44,91,105],dev_i2c1_bus_clk:[59,74],dev_i2c1_bus_piscl:74,dev_i2c1_bus_pisys_clk:[59,74],dev_i2c1_clk:[31,44,91,105],dev_i2c1_piscl:[31,44,91,105],dev_i2c1_pisys_clk:[31,44,91,105],dev_i2c1_porscl:[31,44,91,105],dev_i2c2_bus_clk:[59,74],dev_i2c2_bus_piscl:74,dev_i2c2_bus_pisys_clk:[59,74],dev_i2c2_clk:[31,44,91,105],dev_i2c2_piscl:[31,44,91,105],dev_i2c2_pisys_clk:[31,44,91,105],dev_i2c2_porscl:[31,44,91,105],dev_i2c3_bus_clk:[59,74],dev_i2c3_bus_piscl:74,dev_i2c3_bus_pisys_clk:[59,74],dev_i2c3_clk:[31,44,91,105],dev_i2c3_piscl:[31,44,91,105],dev_i2c3_pisys_clk:[31,44,91,105],dev_i2c3_porscl:[31,44,91,105],dev_i2c4_clk:[91,105],dev_i2c4_piscl:[91,105],dev_i2c4_pisys_clk:[91,105],dev_i2c4_porscl:[91,105],dev_i2c5_clk:[91,105],dev_i2c5_piscl:[91,105],dev_i2c5_pisys_clk:[91,105],dev_i2c5_porscl:[91,105],dev_i2c6_clk:[91,105],dev_i2c6_piscl:[91,105],dev_i2c6_pisys_clk:[91,105],dev_i2c6_porscl:[91,105],dev_i3c0_i3c_pclk_clk:[91,105],dev_i3c0_i3c_scl_di:[91,105],dev_i3c0_i3c_scl_do:[91,105],dev_i3c0_i3c_sclk_clk:[91,105],dev_icssm0_core_clk:31,dev_icssm0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:31,dev_icssm0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:31,dev_icssm0_iep_clk:31,dev_icssm0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_icssm0_iep_clk_parent_board_0_ext_refclk1_out:31,dev_icssm0_iep_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:31,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:31,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:31,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:31,dev_icssm0_uclk_clk:31,dev_icssm0_vclk_clk:31,dev_id:12,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[59,74],dev_led0_led_clk:[44,91,105],dev_led0_vbus_clk:[31,91,105],dev_led0_vbusp_clk:44,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[59,74],dev_main2mcu_lvl_intrtr0_intr_clk:105,dev_main2mcu_pls_intrtr0_bus_intr_clk:[59,74],dev_main2mcu_pls_intrtr0_intr_clk:105,dev_main_gpiomux_introuter0_intr_clk:[31,44],dev_mcan0_mcanss_cclk_clk:[31,44,91,105],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[31,44],dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:44,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[31,91,105],dev_mcan0_mcanss_hclk_clk:[31,44,91,105],dev_mcan10_mcanss_cclk_clk:[91,105],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan10_mcanss_hclk_clk:[91,105],dev_mcan11_mcanss_cclk_clk:[91,105],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan11_mcanss_hclk_clk:[91,105],dev_mcan12_mcanss_cclk_clk:[91,105],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan12_mcanss_hclk_clk:[91,105],dev_mcan13_mcanss_cclk_clk:[91,105],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan13_mcanss_hclk_clk:[91,105],dev_mcan14_mcanss_cclk_clk:91,dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:91,dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:91,dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:91,dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:91,dev_mcan14_mcanss_hclk_clk:91,dev_mcan15_mcanss_cclk_clk:91,dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:91,dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:91,dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:91,dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:91,dev_mcan15_mcanss_hclk_clk:91,dev_mcan16_mcanss_cclk_clk:91,dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:91,dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:91,dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:91,dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:91,dev_mcan16_mcanss_hclk_clk:91,dev_mcan17_mcanss_cclk_clk:91,dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:91,dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:91,dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:91,dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:91,dev_mcan17_mcanss_hclk_clk:91,dev_mcan1_mcanss_cclk_clk:[44,91,105],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:44,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[44,91,105],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[44,91,105],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:44,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan1_mcanss_hclk_clk:[44,91,105],dev_mcan2_mcanss_cclk_clk:[91,105],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan2_mcanss_hclk_clk:[91,105],dev_mcan3_mcanss_cclk_clk:[91,105],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan3_mcanss_hclk_clk:[91,105],dev_mcan4_mcanss_cclk_clk:[91,105],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan4_mcanss_hclk_clk:[91,105],dev_mcan5_mcanss_cclk_clk:[91,105],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan5_mcanss_hclk_clk:[91,105],dev_mcan6_mcanss_cclk_clk:[91,105],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan6_mcanss_hclk_clk:[91,105],dev_mcan7_mcanss_cclk_clk:[91,105],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan7_mcanss_hclk_clk:[91,105],dev_mcan8_mcanss_cclk_clk:[91,105],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan8_mcanss_hclk_clk:[91,105],dev_mcan9_mcanss_cclk_clk:[91,105],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105],dev_mcan9_mcanss_hclk_clk:[91,105],dev_mcasp0_aux_clk:[31,91,105],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:91,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,105],dev_mcasp0_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:31,dev_mcasp0_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:31,dev_mcasp0_bus_aux_clk:[59,74],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[59,74],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[59,74],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:74,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:59,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcasp0_bus_mcasp_ahclkr_pin:74,dev_mcasp0_bus_mcasp_ahclkx_pin:74,dev_mcasp0_bus_vbusp_clk:[59,74],dev_mcasp0_mcasp_aclkr_pin:[31,91,105],dev_mcasp0_mcasp_aclkr_pout:[31,91,105],dev_mcasp0_mcasp_aclkx_pin:[31,91,105],dev_mcasp0_mcasp_aclkx_pout:[31,91,105],dev_mcasp0_mcasp_afsr_pout:31,dev_mcasp0_mcasp_afsx_pout:31,dev_mcasp0_mcasp_ahclkr_pin:[31,91,105],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[31,91],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[31,91],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:31,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,105],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[31,91,105],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp0_mcasp_ahclkr_pout:[31,91,105],dev_mcasp0_mcasp_ahclkx_pin:[31,91,105],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[31,91],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[31,91],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:31,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,105],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[31,91,105],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp0_mcasp_ahclkx_pout:[31,91,105],dev_mcasp0_vbusp_clk:[31,91,105],dev_mcasp10_aux_clk:105,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp10_mcasp_aclkr_pin:105,dev_mcasp10_mcasp_aclkr_pout:105,dev_mcasp10_mcasp_aclkx_pin:105,dev_mcasp10_mcasp_aclkx_pout:105,dev_mcasp10_mcasp_ahclkr_pin:105,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp10_mcasp_ahclkr_pout:105,dev_mcasp10_mcasp_ahclkx_pin:105,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp10_mcasp_ahclkx_pout:105,dev_mcasp10_vbusp_clk:105,dev_mcasp11_aux_clk:105,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp11_mcasp_aclkr_pin:105,dev_mcasp11_mcasp_aclkr_pout:105,dev_mcasp11_mcasp_aclkx_pin:105,dev_mcasp11_mcasp_aclkx_pout:105,dev_mcasp11_mcasp_ahclkr_pin:105,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp11_mcasp_ahclkr_pout:105,dev_mcasp11_mcasp_ahclkx_pin:105,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp11_mcasp_ahclkx_pout:105,dev_mcasp11_vbusp_clk:105,dev_mcasp1_aux_clk:[31,91,105],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:91,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,105],dev_mcasp1_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:31,dev_mcasp1_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:31,dev_mcasp1_bus_aux_clk:[59,74],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[59,74],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[59,74],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:74,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:59,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcasp1_bus_mcasp_ahclkr_pin:74,dev_mcasp1_bus_mcasp_ahclkx_pin:74,dev_mcasp1_bus_vbusp_clk:[59,74],dev_mcasp1_mcasp_aclkr_pin:[31,91,105],dev_mcasp1_mcasp_aclkr_pout:[31,91,105],dev_mcasp1_mcasp_aclkx_pin:[31,91,105],dev_mcasp1_mcasp_aclkx_pout:[31,91,105],dev_mcasp1_mcasp_afsr_pout:31,dev_mcasp1_mcasp_afsx_pout:31,dev_mcasp1_mcasp_ahclkr_pin:[31,91,105],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[31,91],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[31,91],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:31,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,105],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[31,91,105],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp1_mcasp_ahclkr_pout:[31,91,105],dev_mcasp1_mcasp_ahclkx_pin:[31,91,105],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[31,91],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[31,91],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:31,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,105],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[31,91,105],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp1_mcasp_ahclkx_pout:[31,91,105],dev_mcasp1_vbusp_clk:[31,91,105],dev_mcasp2_aux_clk:[31,91,105],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:91,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,105],dev_mcasp2_bus_aux_clk:[59,74],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[59,74],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[59,74],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:74,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:59,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcasp2_bus_mcasp_ahclkr_pin:74,dev_mcasp2_bus_mcasp_ahclkx_pin:74,dev_mcasp2_bus_vbusp_clk:[59,74],dev_mcasp2_mcasp_aclkr_pin:[31,91,105],dev_mcasp2_mcasp_aclkr_pout:[31,91,105],dev_mcasp2_mcasp_aclkx_pin:[31,91,105],dev_mcasp2_mcasp_aclkx_pout:[31,91,105],dev_mcasp2_mcasp_afsr_pout:31,dev_mcasp2_mcasp_afsx_pout:31,dev_mcasp2_mcasp_ahclkr_pin:[31,91,105],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:91,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:91,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,105],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp2_mcasp_ahclkr_pout:[31,91,105],dev_mcasp2_mcasp_ahclkx_pin:[31,91,105],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:91,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:91,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,105],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp2_mcasp_ahclkx_pout:[31,91,105],dev_mcasp2_vbusp_clk:[31,91,105],dev_mcasp3_aux_clk:105,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp3_mcasp_aclkr_pin:105,dev_mcasp3_mcasp_aclkr_pout:105,dev_mcasp3_mcasp_aclkx_pin:105,dev_mcasp3_mcasp_aclkx_pout:105,dev_mcasp3_mcasp_ahclkr_pin:105,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp3_mcasp_ahclkr_pout:105,dev_mcasp3_mcasp_ahclkx_pin:105,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp3_mcasp_ahclkx_pout:105,dev_mcasp3_vbusp_clk:105,dev_mcasp4_aux_clk:105,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp4_mcasp_aclkr_pin:105,dev_mcasp4_mcasp_aclkr_pout:105,dev_mcasp4_mcasp_aclkx_pin:105,dev_mcasp4_mcasp_aclkx_pout:105,dev_mcasp4_mcasp_ahclkr_pin:105,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp4_mcasp_ahclkr_pout:105,dev_mcasp4_mcasp_ahclkx_pin:105,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp4_mcasp_ahclkx_pout:105,dev_mcasp4_vbusp_clk:105,dev_mcasp5_aux_clk:105,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp5_mcasp_aclkr_pin:105,dev_mcasp5_mcasp_aclkr_pout:105,dev_mcasp5_mcasp_aclkx_pin:105,dev_mcasp5_mcasp_aclkx_pout:105,dev_mcasp5_mcasp_ahclkr_pin:105,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp5_mcasp_ahclkr_pout:105,dev_mcasp5_mcasp_ahclkx_pin:105,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp5_mcasp_ahclkx_pout:105,dev_mcasp5_vbusp_clk:105,dev_mcasp6_aux_clk:105,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp6_mcasp_aclkr_pin:105,dev_mcasp6_mcasp_aclkr_pout:105,dev_mcasp6_mcasp_aclkx_pin:105,dev_mcasp6_mcasp_aclkx_pout:105,dev_mcasp6_mcasp_ahclkr_pin:105,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp6_mcasp_ahclkr_pout:105,dev_mcasp6_mcasp_ahclkx_pin:105,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp6_mcasp_ahclkx_pout:105,dev_mcasp6_vbusp_clk:105,dev_mcasp7_aux_clk:105,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp7_mcasp_aclkr_pin:105,dev_mcasp7_mcasp_aclkr_pout:105,dev_mcasp7_mcasp_aclkx_pin:105,dev_mcasp7_mcasp_aclkx_pout:105,dev_mcasp7_mcasp_ahclkr_pin:105,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp7_mcasp_ahclkr_pout:105,dev_mcasp7_mcasp_ahclkx_pin:105,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp7_mcasp_ahclkx_pout:105,dev_mcasp7_vbusp_clk:105,dev_mcasp8_aux_clk:105,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp8_mcasp_aclkr_pin:105,dev_mcasp8_mcasp_aclkr_pout:105,dev_mcasp8_mcasp_aclkx_pin:105,dev_mcasp8_mcasp_aclkx_pout:105,dev_mcasp8_mcasp_ahclkr_pin:105,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp8_mcasp_ahclkr_pout:105,dev_mcasp8_mcasp_ahclkx_pin:105,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp8_mcasp_ahclkx_pout:105,dev_mcasp8_vbusp_clk:105,dev_mcasp9_aux_clk:105,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp9_mcasp_aclkr_pin:105,dev_mcasp9_mcasp_aclkr_pout:105,dev_mcasp9_mcasp_aclkx_pin:105,dev_mcasp9_mcasp_aclkx_pout:105,dev_mcasp9_mcasp_ahclkr_pin:105,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp9_mcasp_ahclkr_pout:105,dev_mcasp9_mcasp_ahclkx_pin:105,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp9_mcasp_ahclkx_pout:105,dev_mcasp9_vbusp_clk:105,dev_mcrc64_0_clk:31,dev_mcspi0_bus_clkspiref_clk:[59,74],dev_mcspi0_bus_io_clkspii_clk:[59,74],dev_mcspi0_bus_io_clkspio_clk:[59,74],dev_mcspi0_bus_vbusp_clk:[59,74],dev_mcspi0_clkspiref_clk:[31,44,91,105],dev_mcspi0_io_clkspii_clk:44,dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:44,dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:44,dev_mcspi0_io_clkspio_clk:[31,44,91,105],dev_mcspi0_vbusp_clk:[31,44,91,105],dev_mcspi1_bus_clkspiref_clk:[59,74],dev_mcspi1_bus_io_clkspii_clk:[59,74],dev_mcspi1_bus_io_clkspio_clk:[59,74],dev_mcspi1_bus_vbusp_clk:[59,74],dev_mcspi1_clkspiref_clk:[31,44,91,105],dev_mcspi1_io_clkspii_clk:44,dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:44,dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:44,dev_mcspi1_io_clkspio_clk:[31,44,91,105],dev_mcspi1_vbusp_clk:[31,44,91,105],dev_mcspi2_bus_clkspiref_clk:[59,74],dev_mcspi2_bus_io_clkspii_clk:[59,74],dev_mcspi2_bus_io_clkspio_clk:[59,74],dev_mcspi2_bus_vbusp_clk:[59,74],dev_mcspi2_clkspiref_clk:[31,44,91,105],dev_mcspi2_io_clkspii_clk:44,dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:44,dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:44,dev_mcspi2_io_clkspio_clk:[31,44,91,105],dev_mcspi2_vbusp_clk:[31,44,91,105],dev_mcspi3_bus_clkspiref_clk:[59,74],dev_mcspi3_bus_io_clkspii_clk:[59,74],dev_mcspi3_bus_io_clkspio_clk:[59,74],dev_mcspi3_bus_vbusp_clk:[59,74],dev_mcspi3_clkspiref_clk:[44,91,105],dev_mcspi3_io_clkspii_clk:[44,91,105],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:44,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[44,91,105],dev_mcspi3_io_clkspio_clk:[44,91,105],dev_mcspi3_vbusp_clk:[44,91,105],dev_mcspi4_bus_clkspiref_clk:[59,74],dev_mcspi4_bus_io_clkspii_clk:59,dev_mcspi4_bus_io_clkspio_clk:59,dev_mcspi4_bus_vbusp_clk:[59,74],dev_mcspi4_clkspiref_clk:[44,91,105],dev_mcspi4_io_clkspii_clk:[44,91,105],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:44,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:44,dev_mcspi4_io_clkspio_clk:[44,91,105],dev_mcspi4_vbusp_clk:[44,91,105],dev_mcspi5_clkspiref_clk:[91,105],dev_mcspi5_io_clkspio_clk:[91,105],dev_mcspi5_vbusp_clk:[91,105],dev_mcspi6_clkspiref_clk:[91,105],dev_mcspi6_io_clkspio_clk:[91,105],dev_mcspi6_vbusp_clk:[91,105],dev_mcspi7_clkspiref_clk:[91,105],dev_mcspi7_io_clkspio_clk:[91,105],dev_mcspi7_vbusp_clk:[91,105],dev_mcu_adc0_adc_clk:91,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:91,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:91,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:91,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:91,dev_mcu_adc0_bus_adc_clk:[59,74],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[59,74],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[59,74],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcu_adc0_bus_sys_clk:[59,74],dev_mcu_adc0_bus_vbus_clk:[59,74],dev_mcu_adc0_sys_clk:91,dev_mcu_adc0_vbus_clk:91,dev_mcu_adc12_16ffc0_adc_clk:105,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:105,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:105,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:105,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:105,dev_mcu_adc12_16ffc0_sys_clk:105,dev_mcu_adc12_16ffc0_vbus_clk:105,dev_mcu_adc12_16ffc1_adc_clk:105,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:105,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:105,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:105,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:105,dev_mcu_adc12_16ffc1_sys_clk:105,dev_mcu_adc12_16ffc1_vbus_clk:105,dev_mcu_adc1_adc_clk:91,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:91,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:91,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:91,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:91,dev_mcu_adc1_bus_adc_clk:[59,74],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[59,74],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[59,74],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcu_adc1_bus_sys_clk:[59,74],dev_mcu_adc1_bus_vbus_clk:[59,74],dev_mcu_adc1_sys_clk:91,dev_mcu_adc1_vbus_clk:91,dev_mcu_armss0_bus_interface_clk:74,dev_mcu_armss0_cpu0_bus_cpu_clk:[59,74],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,74],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[59,74],dev_mcu_armss0_cpu0_bus_interface_clk:[59,74],dev_mcu_armss0_cpu0_bus_interface_phas:[59,74],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,74],dev_mcu_armss0_cpu1_bus_cpu_clk:[59,74],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,74],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[59,74],dev_mcu_armss0_cpu1_bus_interface_clk:[59,74],dev_mcu_armss0_cpu1_bus_interface_phas:[59,74],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,74],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[59,74],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[59,74],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[59,74],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[59,74],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[59,74],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[59,74],dev_mcu_cpsw0_bus_cppi_clk_clk:[59,74],dev_mcu_cpsw0_bus_cpts_genf0_0:74,dev_mcu_cpsw0_bus_cpts_rft_clk:[59,74],dev_mcu_cpsw0_bus_gmii1_mr_clk:[59,74],dev_mcu_cpsw0_bus_gmii1_mt_clk:[59,74],dev_mcu_cpsw0_bus_gmii_rft_clk:[59,74],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[59,74],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[59,74],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[59,74],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[59,74],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[59,74],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[59,74],dev_mcu_cpsw0_cppi_clk_clk:[91,105],dev_mcu_cpsw0_cpts_genf0:[91,105],dev_mcu_cpsw0_cpts_rft_clk:[91,105],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[91,105],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,105],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,105],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,105],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[91,105],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:91,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:91,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:91,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:91,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:91,dev_mcu_cpsw0_gmii1_mr_clk:[91,105],dev_mcu_cpsw0_gmii1_mt_clk:[91,105],dev_mcu_cpsw0_gmii_rft_clk:[91,105],dev_mcu_cpsw0_mdio_mdclk_o:[91,105],dev_mcu_cpsw0_rgmii1_rxc_i:[91,105],dev_mcu_cpsw0_rgmii1_txc_i:105,dev_mcu_cpsw0_rgmii1_txc_o:[91,105],dev_mcu_cpsw0_rgmii_mhz_250_clk:[91,105],dev_mcu_cpsw0_rgmii_mhz_50_clk:[91,105],dev_mcu_cpsw0_rgmii_mhz_5_clk:[91,105],dev_mcu_cpsw0_rmii_mhz_50_clk:[91,105],dev_mcu_cpt2_aggr0_bus_vclk_clk:[59,74],dev_mcu_cpt2_aggr0_vclk_clk:[91,105],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[59,74],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[59,74],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[59,74],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[59,74],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[59,74],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[59,74],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[59,74],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[59,74],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[59,74],dev_mcu_dcc0_bus_dcc_input00_clk:[59,74],dev_mcu_dcc0_bus_dcc_input01_clk:[59,74],dev_mcu_dcc0_bus_dcc_input02_clk:[59,74],dev_mcu_dcc0_bus_dcc_input10_clk:[59,74],dev_mcu_dcc0_bus_vbus_clk:[59,74],dev_mcu_dcc0_dcc_clksrc0_clk:[31,44,91,105],dev_mcu_dcc0_dcc_clksrc1_clk:[31,44,91,105],dev_mcu_dcc0_dcc_clksrc2_clk:[31,44,91,105],dev_mcu_dcc0_dcc_clksrc3_clk:[31,44,91,105],dev_mcu_dcc0_dcc_clksrc4_clk:[31,44,91,105],dev_mcu_dcc0_dcc_clksrc5_clk:[31,44,91,105],dev_mcu_dcc0_dcc_clksrc6_clk:[31,44,91,105],dev_mcu_dcc0_dcc_clksrc7_clk:[31,44,91,105],dev_mcu_dcc0_dcc_input00_clk:[31,44,91,105],dev_mcu_dcc0_dcc_input01_clk:[31,44,91,105],dev_mcu_dcc0_dcc_input02_clk:[31,44,91,105],dev_mcu_dcc0_dcc_input10_clk:[31,44,91,105],dev_mcu_dcc0_vbus_clk:[31,44,91,105],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[59,74],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[59,74],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[59,74],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[59,74],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[59,74],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[59,74],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[59,74],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[59,74],dev_mcu_dcc1_bus_dcc_input00_clk:[59,74],dev_mcu_dcc1_bus_dcc_input01_clk:[59,74],dev_mcu_dcc1_bus_dcc_input02_clk:[59,74],dev_mcu_dcc1_bus_dcc_input10_clk:[59,74],dev_mcu_dcc1_bus_vbus_clk:[59,74],dev_mcu_dcc1_dcc_clksrc0_clk:[91,105],dev_mcu_dcc1_dcc_clksrc1_clk:[91,105],dev_mcu_dcc1_dcc_clksrc2_clk:[91,105],dev_mcu_dcc1_dcc_clksrc3_clk:[91,105],dev_mcu_dcc1_dcc_clksrc4_clk:[91,105],dev_mcu_dcc1_dcc_clksrc5_clk:[91,105],dev_mcu_dcc1_dcc_clksrc6_clk:[91,105],dev_mcu_dcc1_dcc_clksrc7_clk:[91,105],dev_mcu_dcc1_dcc_input00_clk:[91,105],dev_mcu_dcc1_dcc_input01_clk:[91,105],dev_mcu_dcc1_dcc_input02_clk:[91,105],dev_mcu_dcc1_dcc_input10_clk:[91,105],dev_mcu_dcc1_vbus_clk:[91,105],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[59,74],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[59,74],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[59,74],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[59,74],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[59,74],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[59,74],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[59,74],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[59,74],dev_mcu_dcc2_bus_dcc_input00_clk:[59,74],dev_mcu_dcc2_bus_dcc_input01_clk:[59,74],dev_mcu_dcc2_bus_dcc_input02_clk:[59,74],dev_mcu_dcc2_bus_dcc_input10_clk:[59,74],dev_mcu_dcc2_bus_vbus_clk:[59,74],dev_mcu_dcc2_dcc_clksrc0_clk:[91,105],dev_mcu_dcc2_dcc_clksrc1_clk:[91,105],dev_mcu_dcc2_dcc_clksrc3_clk:[91,105],dev_mcu_dcc2_dcc_clksrc4_clk:105,dev_mcu_dcc2_dcc_clksrc6_clk:[91,105],dev_mcu_dcc2_dcc_clksrc7_clk:[91,105],dev_mcu_dcc2_dcc_input00_clk:[91,105],dev_mcu_dcc2_dcc_input01_clk:[91,105],dev_mcu_dcc2_dcc_input02_clk:[91,105],dev_mcu_dcc2_dcc_input10_clk:[91,105],dev_mcu_dcc2_vbus_clk:[91,105],dev_mcu_debugss0_bus_atb0_clk:[59,74],dev_mcu_debugss0_bus_atb1_clk:[59,74],dev_mcu_debugss0_bus_atb2_clk:[59,74],dev_mcu_debugss0_bus_atb3_clk:[59,74],dev_mcu_debugss0_bus_cfg_clk:[59,74],dev_mcu_debugss0_bus_dbg_clk:[59,74],dev_mcu_debugss0_bus_sys_clk:[59,74],dev_mcu_ecc_aggr0_bus_aggr_clk:[59,74],dev_mcu_ecc_aggr1_bus_aggr_clk:[59,74],dev_mcu_efuse0_bus_efc0_ctl_fclk:74,dev_mcu_efuse0_bus_efc1_ctl_fclk:74,dev_mcu_efuse0_bus_efc2_ctl_fclk:74,dev_mcu_efuse0_bus_efc3_ctl_fclk:74,dev_mcu_efuse0_bus_vbusp_clk_clk:[59,74],dev_mcu_esm0_bus_clk:[59,74],dev_mcu_esm0_clk:[44,91,105],dev_mcu_fss0_fsas_0_gclk:[91,105],dev_mcu_fss0_hyperbus0_bus_cba_clk:[59,74],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[59,74],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[59,74],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[59,74],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:74,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:74,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:74,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[91,105],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[91,105],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[91,105],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[91,105],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[91,105],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[91,105],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[91,105],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:74,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:74,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:59,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:59,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[91,105],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[91,105],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[91,105],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[91,105],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[91,105],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[91,105],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[91,105],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[91,105],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[91,105],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[91,105],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:74,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:74,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:59,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:59,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_1_ospi_dqs_clk:105,dev_mcu_fss0_ospi_1_ospi_hclk_clk:[91,105],dev_mcu_fss0_ospi_1_ospi_iclk_clk:105,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:105,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:105,dev_mcu_fss0_ospi_1_ospi_oclk_clk:105,dev_mcu_fss0_ospi_1_ospi_pclk_clk:[91,105],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[91,105],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:105,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:105,dev_mcu_gpio0_mmr_clk:[31,44],dev_mcu_gpio0_mmr_clk_parent_board_0_lfosc0_clk_out:31,dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clkout:31,dev_mcu_gpio0_mmr_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_i2c0_bus_clk:[59,74],dev_mcu_i2c0_bus_piscl:74,dev_mcu_i2c0_bus_pisys_clk:[59,74],dev_mcu_i2c0_clk:[31,44,91,105],dev_mcu_i2c0_piscl:[31,44,91,105],dev_mcu_i2c0_pisys_clk:[31,44,91,105],dev_mcu_i2c0_porscl:[31,44,105],dev_mcu_i2c1_clk:[44,91,105],dev_mcu_i2c1_piscl:[44,91,105],dev_mcu_i2c1_pisys_clk:[44,91,105],dev_mcu_i2c1_porscl:[44,91,105],dev_mcu_i3c0_i3c_pclk_clk:[91,105],dev_mcu_i3c0_i3c_scl_di:[91,105],dev_mcu_i3c0_i3c_scl_do:[91,105],dev_mcu_i3c0_i3c_sclk_clk:[91,105],dev_mcu_i3c1_i3c_pclk_clk:[91,105],dev_mcu_i3c1_i3c_scl_di:105,dev_mcu_i3c1_i3c_scl_do:105,dev_mcu_i3c1_i3c_sclk_clk:[91,105],dev_mcu_m4fss0_cbass_0_clk:31,dev_mcu_m4fss0_core0_dap_clk:[31,44],dev_mcu_m4fss0_core0_vbus_clk:[31,44],dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:44,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:44,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:31,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:31,dev_mcu_mcan0_bus_mcanss_cclk_clk:[59,74],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[59,74],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[59,74],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[59,74],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcu_mcan0_bus_mcanss_hclk_clk:[59,74],dev_mcu_mcan0_mcanss_cclk_clk:[31,91,105],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[31,91,105],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:31,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:31,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[91,105],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[91,105],dev_mcu_mcan0_mcanss_hclk_clk:[31,91,105],dev_mcu_mcan1_bus_mcanss_cclk_clk:[59,74],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[59,74],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[59,74],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[59,74],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcu_mcan1_bus_mcanss_hclk_clk:[59,74],dev_mcu_mcan1_mcanss_cclk_clk:[31,91,105],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[31,91,105],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:31,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:31,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[91,105],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[91,105],dev_mcu_mcan1_mcanss_hclk_clk:[31,91,105],dev_mcu_mcrc64_0_clk:[31,44],dev_mcu_mcspi0_bus_clkspiref_clk:[59,74],dev_mcu_mcspi0_bus_io_clkspii_clk:[59,74],dev_mcu_mcspi0_bus_io_clkspio_clk:[59,74],dev_mcu_mcspi0_bus_vbusp_clk:[59,74],dev_mcu_mcspi0_clkspiref_clk:[31,44,91,105],dev_mcu_mcspi0_io_clkspii_clk:44,dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:44,dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:44,dev_mcu_mcspi0_io_clkspio_clk:[31,44,91,105],dev_mcu_mcspi0_vbusp_clk:[31,44,91,105],dev_mcu_mcspi1_bus_clkspiref_clk:[59,74],dev_mcu_mcspi1_bus_io_clkspii_clk:[59,74],dev_mcu_mcspi1_bus_io_clkspio_clk:[59,74],dev_mcu_mcspi1_bus_vbusp_clk:[59,74],dev_mcu_mcspi1_clkspiref_clk:[31,44,91,105],dev_mcu_mcspi1_io_clkspii_clk:[44,91,105],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:44,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[91,105],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:44,dev_mcu_mcspi1_io_clkspio_clk:[31,44,91,105],dev_mcu_mcspi1_vbusp_clk:[31,44,91,105],dev_mcu_mcspi2_bus_clkspiref_clk:[59,74],dev_mcu_mcspi2_bus_io_clkspii_clk:59,dev_mcu_mcspi2_bus_io_clkspio_clk:59,dev_mcu_mcspi2_bus_vbusp_clk:[59,74],dev_mcu_mcspi2_clkspiref_clk:[91,105],dev_mcu_mcspi2_io_clkspii_clk:[91,105],dev_mcu_mcspi2_io_clkspio_clk:[91,105],dev_mcu_mcspi2_vbusp_clk:[91,105],dev_mcu_mcu_16ff0_pll_ctrl_mcu_clk24_clk:31,dev_mcu_mcu_gpiomux_introuter0_intr_clk:44,dev_mcu_msram0_bus_cclk_clk:[59,74],dev_mcu_msram0_bus_vclk_clk:[59,74],dev_mcu_navss0_bus_cpsw0clk:[59,74],dev_mcu_navss0_bus_modss_vd2clk:[59,74],dev_mcu_navss0_bus_pdma_mcu1clk:[59,74],dev_mcu_navss0_bus_udmass_vd2clk:74,dev_mcu_navss0_intr_0_intr_clk:[91,105],dev_mcu_navss0_mcrc_0_clk:[91,105],dev_mcu_navss0_modss_vd2clk:[91,105],dev_mcu_navss0_proxy0_clk_clk:[91,105],dev_mcu_navss0_ringacc0_sys_clk:[91,105],dev_mcu_navss0_udmap_0_sys_clk:[91,105],dev_mcu_navss0_udmass_inta_0_sys_clk:[91,105],dev_mcu_navss0_udmass_vd2clk:[91,105],dev_mcu_pbist0_bus_clk1_clk:[59,74],dev_mcu_pbist0_bus_clk2_clk:[59,74],dev_mcu_pbist0_bus_clk4_clk:[59,74],dev_mcu_pbist0_clk1_clk:91,dev_mcu_pbist0_clk2_clk:91,dev_mcu_pbist0_clk3_clk:91,dev_mcu_pbist0_clk4_clk:91,dev_mcu_pbist0_clk5_clk:91,dev_mcu_pbist0_clk6_clk:91,dev_mcu_pbist0_clk7_clk:91,dev_mcu_pbist0_clk8_clk:91,dev_mcu_pbist1_clk1_clk:91,dev_mcu_pbist1_clk2_clk:91,dev_mcu_pbist1_clk3_clk:91,dev_mcu_pbist1_clk4_clk:91,dev_mcu_pbist1_clk5_clk:91,dev_mcu_pbist1_clk6_clk:91,dev_mcu_pbist1_clk7_clk:91,dev_mcu_pbist1_clk8_clk:91,dev_mcu_pbist2_clk1_clk:91,dev_mcu_pbist2_clk2_clk:91,dev_mcu_pbist2_clk3_clk:91,dev_mcu_pbist2_clk4_clk:91,dev_mcu_pbist2_clk5_clk:91,dev_mcu_pbist2_clk6_clk:91,dev_mcu_pbist2_clk7_clk:91,dev_mcu_pbist2_clk8_clk:91,dev_mcu_pdma0_bus_vclk:[59,74],dev_mcu_pdma1_bus_vclk:[59,74],dev_mcu_pll_mmr0_bus_vbusp_clk:[59,74],dev_mcu_psc0_clk:44,dev_mcu_psc0_slow_clk:44,dev_mcu_psram0_bus_clk_clk:[59,74],dev_mcu_r5fss0_core0_cpu_clk:[91,105],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[91,105],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[91,105],dev_mcu_r5fss0_core0_interface_clk:[91,105],dev_mcu_r5fss0_core0_interface_phas:[91,105],dev_mcu_r5fss0_core1_cpu_clk:[91,105],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[91,105],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[91,105],dev_mcu_r5fss0_core1_interface_clk:[91,105],dev_mcu_r5fss0_core1_interface_phas:[91,105],dev_mcu_rom0_bus_clk_clk:[59,74],dev_mcu_rti0_bus_rti_clk:[59,74],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_mcu_rti0_bus_vbusp_clk:[59,74],dev_mcu_rti0_rti_clk:[31,44,91,105],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_rti0_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_rti0_rti_clk_parent_mcu_wwdtclk_sel_div_clkout:31,dev_mcu_rti0_vbusp_clk:[31,44,91,105],dev_mcu_rti1_bus_rti_clk:[59,74],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_mcu_rti1_bus_vbusp_clk:[59,74],dev_mcu_rti1_rti_clk:[91,105],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_rti1_vbusp_clk:[91,105],dev_mcu_sa2_ul0_pka_in_clk:[91,105],dev_mcu_sa2_ul0_x1_clk:[91,105],dev_mcu_sa2_ul0_x2_clk:[91,105],dev_mcu_sec_mmr0_bus_vbusp_clk:[59,74],dev_mcu_timer0_bus_timer_hclk_clk:[59,74],dev_mcu_timer0_bus_timer_tclk_clk:[59,74],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,74],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:74,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,74],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_mcu_timer0_timer_hclk_clk:[31,44,91,105],dev_mcu_timer0_timer_pwm:[31,44,91,105],dev_mcu_timer0_timer_tclk_clk:[31,44,91,105],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[31,44],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:44,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer0_timer_tclk_clk_parent_mcu_timerclkn_sel_out0_div_clkout:31,dev_mcu_timer0_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer1_bus_timer_hclk_clk:[59,74],dev_mcu_timer1_bus_timer_tclk_clk:[59,74],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,74],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:74,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,74],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_mcu_timer1_clksel_vd_clk:[91,105],dev_mcu_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer1_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer1_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer1_timer_hclk_clk:[31,44,91,105],dev_mcu_timer1_timer_pwm:[31,44],dev_mcu_timer1_timer_tclk_clk:[31,44,91,105],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_mcu_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[91,105],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[31,44],dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:44,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[91,105],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1_div_clkout:31,dev_mcu_timer1_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer2_bus_timer_hclk_clk:[59,74],dev_mcu_timer2_bus_timer_tclk_clk:[59,74],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,74],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:74,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,74],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_mcu_timer2_timer_hclk_clk:[31,44,91,105],dev_mcu_timer2_timer_pwm:[31,44,91,105],dev_mcu_timer2_timer_tclk_clk:[31,44,91,105],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[31,44],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:44,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer2_timer_tclk_clk_parent_mcu_timerclkn_sel_out2_div_clkout:31,dev_mcu_timer2_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer3_bus_timer_hclk_clk:[59,74],dev_mcu_timer3_bus_timer_tclk_clk:[59,74],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,74],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:74,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,74],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_mcu_timer3_clksel_vd_clk:[91,105],dev_mcu_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer3_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer3_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer3_timer_hclk_clk:[31,44,91,105],dev_mcu_timer3_timer_pwm:[31,44],dev_mcu_timer3_timer_tclk_clk:[31,44,91,105],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_mcu_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[91,105],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[31,44],dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:44,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[91,105],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3_div_clkout:31,dev_mcu_timer3_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer4_timer_hclk_clk:[91,105],dev_mcu_timer4_timer_pwm:[91,105],dev_mcu_timer4_timer_tclk_clk:[91,105],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer5_clksel_vd_clk:[91,105],dev_mcu_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer5_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer5_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer5_timer_hclk_clk:[91,105],dev_mcu_timer5_timer_tclk_clk:[91,105],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[91,105],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[91,105],dev_mcu_timer6_timer_hclk_clk:[91,105],dev_mcu_timer6_timer_pwm:[91,105],dev_mcu_timer6_timer_tclk_clk:[91,105],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer7_clksel_vd_clk:[91,105],dev_mcu_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer7_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer7_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer7_timer_hclk_clk:[91,105],dev_mcu_timer7_timer_tclk_clk:[91,105],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[91,105],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[91,105],dev_mcu_timer8_timer_hclk_clk:[91,105],dev_mcu_timer8_timer_pwm:[91,105],dev_mcu_timer8_timer_tclk_clk:[91,105],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer9_clksel_vd_clk:[91,105],dev_mcu_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer9_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer9_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer9_timer_hclk_clk:[91,105],dev_mcu_timer9_timer_tclk_clk:[91,105],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[91,105],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[91,105],dev_mcu_uart0_bus_fclk_clk:[59,74],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[59,74],dev_mcu_uart0_bus_vbusp_clk:[59,74],dev_mcu_uart0_fclk_clk:[31,44,91,105],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[91,105],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:91,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:105,dev_mcu_uart0_vbusp_clk:[31,44,91,105],dev_mcu_uart1_fclk_clk:44,dev_mcu_uart1_vbusp_clk:44,dev_mlb0_mlbss_amlb_clk:105,dev_mlb0_mlbss_hclk_clk:105,dev_mlb0_mlbss_mlb_clk:105,dev_mlb0_mlbss_pclk_clk:105,dev_mlb0_mlbss_sclk_clk:105,dev_mmcsd0_bus_emmcsdss_vbus_clk:[59,74],dev_mmcsd0_bus_emmcsdss_xin_clk:[59,74],dev_mmcsd0_emmcsdss_io_clk_i:31,dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clk_out:31,dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clklb_out:31,dev_mmcsd0_emmcsdss_io_clk_o:31,dev_mmcsd0_emmcsdss_vbus_clk:31,dev_mmcsd0_emmcsdss_xin_clk:31,dev_mmcsd0_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:31,dev_mmcsd0_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:31,dev_mmcsd0_emmcss_io_clk:105,dev_mmcsd0_emmcss_vbus_clk:[44,91,105],dev_mmcsd0_emmcss_xin_clk:[44,91,105],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[91,105],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[91,105],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[44,105],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[91,105],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:91,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:44,dev_mmcsd1_bus_emmcsdss_vbus_clk:[59,74],dev_mmcsd1_bus_emmcsdss_xin_clk:[59,74],dev_mmcsd1_emmcsdss_io_clk_i:[31,44,91,105],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clk_out:31,dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:[31,44],dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:44,dev_mmcsd1_emmcsdss_io_clk_o:[31,44,91,105],dev_mmcsd1_emmcsdss_vbus_clk:[31,44,91,105],dev_mmcsd1_emmcsdss_xin_clk:[31,44,91,105],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[91,105],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[91,105],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[31,44,105],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[91,105],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:91,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[31,44],dev_mmcsd2_emmcsdss_io_clk_i:[31,105],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clk_out:31,dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clklb_out:31,dev_mmcsd2_emmcsdss_io_clk_o:[31,105],dev_mmcsd2_emmcsdss_vbus_clk:[31,105],dev_mmcsd2_emmcsdss_xin_clk:[31,105],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:105,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:105,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[31,105],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:105,dev_mmcsd2_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:31,dev_msram_256k0_cclk_clk:44,dev_msram_256k0_vclk_clk:44,dev_msram_256k1_cclk_clk:44,dev_msram_256k1_vclk_clk:44,dev_msram_256k2_cclk_clk:44,dev_msram_256k2_vclk_clk:44,dev_msram_256k3_cclk_clk:44,dev_msram_256k3_vclk_clk:44,dev_msram_256k4_cclk_clk:44,dev_msram_256k4_vclk_clk:44,dev_msram_256k5_cclk_clk:44,dev_msram_256k5_vclk_clk:44,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:74,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:74,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:74,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:74,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:74,dev_navss0_bus_cpts0_genf2_0:[59,74],dev_navss0_bus_cpts0_genf3_0:[59,74],dev_navss0_bus_cpts0_genf4_0:[59,74],dev_navss0_bus_cpts0_genf5_0:[59,74],dev_navss0_bus_icss_g0clk:[59,74],dev_navss0_bus_icss_g1clk:[59,74],dev_navss0_bus_icss_g2clk:[59,74],dev_navss0_bus_modss_vd2clk:74,dev_navss0_bus_msmc0clk:[59,74],dev_navss0_bus_nbss_vclk:[59,74],dev_navss0_bus_nbss_vd2clk:[59,74],dev_navss0_bus_pdma_main1clk:[59,74],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[59,74],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[59,74],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[59,74],dev_navss0_bus_udmass_vd2clk:74,dev_navss0_cpts0_genf2:[91,105],dev_navss0_cpts0_genf3:[91,105],dev_navss0_cpts0_genf4:91,dev_navss0_cpts_0_rclk:[91,105],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[91,105],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[91,105],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,105],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,105],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[91,105],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:91,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:91,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:91,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:91,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:91,dev_navss0_cpts_0_ts_genf0:[91,105],dev_navss0_cpts_0_ts_genf1:[91,105],dev_navss0_cpts_0_vbusp_gclk:[91,105],dev_navss0_dti_0_clk_clk:[91,105],dev_navss0_dti_0_ext0_dti_clk_clk:105,dev_navss0_dti_0_ext1_dti_clk_clk:105,dev_navss0_dti_0_ext2_dti_clk_clk:105,dev_navss0_dti_0_ext3_dti_clk_clk:105,dev_navss0_intr_router_0_intr_clk:[91,105],dev_navss0_mailbox_0_vclk_clk:[91,105],dev_navss0_mailbox_10_vclk_clk:[91,105],dev_navss0_mailbox_11_vclk_clk:[91,105],dev_navss0_mailbox_1_vclk_clk:[91,105],dev_navss0_mailbox_2_vclk_clk:[91,105],dev_navss0_mailbox_3_vclk_clk:[91,105],dev_navss0_mailbox_4_vclk_clk:[91,105],dev_navss0_mailbox_5_vclk_clk:[91,105],dev_navss0_mailbox_6_vclk_clk:[91,105],dev_navss0_mailbox_7_vclk_clk:[91,105],dev_navss0_mailbox_8_vclk_clk:[91,105],dev_navss0_mailbox_9_vclk_clk:[91,105],dev_navss0_mcrc_0_clk:[91,105],dev_navss0_modss_inta_0_sys_clk:91,dev_navss0_modss_inta_1_sys_clk:91,dev_navss0_modss_intaggr_0_sys_clk:105,dev_navss0_modss_intaggr_1_sys_clk:105,dev_navss0_modss_vd2clk:[91,105],dev_navss0_proxy_0_clk_clk:[91,105],dev_navss0_ringacc_0_sys_clk:[91,105],dev_navss0_spinlock_0_clk:[91,105],dev_navss0_tbu_0_clk_clk:[91,105],dev_navss0_tcu_0_clk_clk:105,dev_navss0_timermgr_0_eon_tick_evt:[91,105],dev_navss0_timermgr_0_vclk_clk:[91,105],dev_navss0_timermgr_1_eon_tick_evt:[91,105],dev_navss0_timermgr_1_vclk_clk:[91,105],dev_navss0_udmap_0_sys_clk:[91,105],dev_navss0_udmass_inta_0_sys_clk:91,dev_navss0_udmass_intaggr_0_sys_clk:105,dev_navss0_udmass_vd2clk:[91,105],dev_navss0_virtss_vd2clk:[91,105],dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:74,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:59,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:74,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:59,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[59,74],dev_pbist0_bus_clk1_clk:[59,74],dev_pbist0_bus_clk2_clk:[59,74],dev_pbist0_bus_clk4_clk:[59,74],dev_pbist0_clk1_clk:91,dev_pbist0_clk2_clk:91,dev_pbist0_clk3_clk:91,dev_pbist0_clk4_clk:91,dev_pbist0_clk5_clk:91,dev_pbist0_clk6_clk:91,dev_pbist0_clk7_clk:91,dev_pbist0_clk8_clk:[31,44,91],dev_pbist1_bus_clk1_clk:[59,74],dev_pbist1_bus_clk2_clk:[59,74],dev_pbist1_bus_clk4_clk:[59,74],dev_pbist1_clk1_clk:91,dev_pbist1_clk2_clk:91,dev_pbist1_clk3_clk:91,dev_pbist1_clk4_clk:91,dev_pbist1_clk5_clk:91,dev_pbist1_clk6_clk:91,dev_pbist1_clk7_clk:91,dev_pbist1_clk8_clk:[31,44,91],dev_pbist2_clk1_clk:91,dev_pbist2_clk2_clk:91,dev_pbist2_clk3_clk:91,dev_pbist2_clk4_clk:91,dev_pbist2_clk5_clk:91,dev_pbist2_clk6_clk:91,dev_pbist2_clk7_clk:91,dev_pbist2_clk8_clk:[44,91],dev_pbist3_clk8_clk:44,dev_pcie0_bus_pcie_cba_clk:[59,74],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[59,74],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[59,74],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[59,74],dev_pcie0_bus_pcie_txi0_clk:[59,74],dev_pcie0_bus_pcie_txr0_clk:[59,74],dev_pcie0_bus_pcie_txr1_clk:[59,74],dev_pcie0_pcie_cba_clk:[44,105],dev_pcie0_pcie_cpts_rclk_clk:[44,105],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[44,105],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[44,105],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:105,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[44,105],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:44,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:44,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:105,dev_pcie0_pcie_lane0_refclk:[44,105],dev_pcie0_pcie_lane0_rxclk:[44,105],dev_pcie0_pcie_lane0_rxfclk:[44,105],dev_pcie0_pcie_lane0_txclk:[44,105],dev_pcie0_pcie_lane0_txfclk:[44,105],dev_pcie0_pcie_lane0_txmclk:[44,105],dev_pcie0_pcie_lane1_refclk:105,dev_pcie0_pcie_lane1_rxclk:105,dev_pcie0_pcie_lane1_rxfclk:105,dev_pcie0_pcie_lane1_txclk:105,dev_pcie0_pcie_lane1_txfclk:105,dev_pcie0_pcie_lane1_txmclk:105,dev_pcie0_pcie_pm_clk:[44,105],dev_pcie1_bus_pcie_cba_clk:[59,74],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[59,74],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[59,74],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[59,74],dev_pcie1_bus_pcie_txi0_clk:[59,74],dev_pcie1_bus_pcie_txr0_clk:[59,74],dev_pcie1_pcie_cba_clk:[91,105],dev_pcie1_pcie_cpts_rclk_clk:[91,105],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[91,105],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,105],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,105],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,105],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[91,105],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:91,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:91,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:91,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:91,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:91,dev_pcie1_pcie_lane0_refclk:[91,105],dev_pcie1_pcie_lane0_rxclk:[91,105],dev_pcie1_pcie_lane0_rxfclk:[91,105],dev_pcie1_pcie_lane0_txclk:[91,105],dev_pcie1_pcie_lane0_txfclk:[91,105],dev_pcie1_pcie_lane0_txmclk:[91,105],dev_pcie1_pcie_lane1_refclk:[91,105],dev_pcie1_pcie_lane1_rxclk:[91,105],dev_pcie1_pcie_lane1_rxfclk:[91,105],dev_pcie1_pcie_lane1_txclk:[91,105],dev_pcie1_pcie_lane1_txfclk:[91,105],dev_pcie1_pcie_lane1_txmclk:[91,105],dev_pcie1_pcie_lane2_refclk:91,dev_pcie1_pcie_lane2_rxclk:91,dev_pcie1_pcie_lane2_rxfclk:91,dev_pcie1_pcie_lane2_txclk:91,dev_pcie1_pcie_lane2_txfclk:91,dev_pcie1_pcie_lane2_txmclk:91,dev_pcie1_pcie_lane3_refclk:91,dev_pcie1_pcie_lane3_rxclk:91,dev_pcie1_pcie_lane3_rxfclk:91,dev_pcie1_pcie_lane3_txclk:91,dev_pcie1_pcie_lane3_txfclk:91,dev_pcie1_pcie_lane3_txmclk:91,dev_pcie1_pcie_pm_clk:[91,105],dev_pcie2_pcie_cba_clk:105,dev_pcie2_pcie_cpts_rclk_clk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:105,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:105,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:105,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:105,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:105,dev_pcie2_pcie_lane0_refclk:105,dev_pcie2_pcie_lane0_rxclk:105,dev_pcie2_pcie_lane0_rxfclk:105,dev_pcie2_pcie_lane0_txclk:105,dev_pcie2_pcie_lane0_txfclk:105,dev_pcie2_pcie_lane0_txmclk:105,dev_pcie2_pcie_lane1_refclk:105,dev_pcie2_pcie_lane1_rxclk:105,dev_pcie2_pcie_lane1_rxfclk:105,dev_pcie2_pcie_lane1_txclk:105,dev_pcie2_pcie_lane1_txfclk:105,dev_pcie2_pcie_lane1_txmclk:105,dev_pcie2_pcie_pm_clk:105,dev_pcie3_pcie_cba_clk:105,dev_pcie3_pcie_cpts_rclk_clk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:105,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:105,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:105,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:105,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:105,dev_pcie3_pcie_lane0_refclk:105,dev_pcie3_pcie_lane0_rxclk:105,dev_pcie3_pcie_lane0_rxfclk:105,dev_pcie3_pcie_lane0_txclk:105,dev_pcie3_pcie_lane0_txfclk:105,dev_pcie3_pcie_lane0_txmclk:105,dev_pcie3_pcie_lane1_refclk:105,dev_pcie3_pcie_lane1_rxclk:105,dev_pcie3_pcie_lane1_rxfclk:105,dev_pcie3_pcie_lane1_txclk:105,dev_pcie3_pcie_lane1_txfclk:105,dev_pcie3_pcie_lane1_txmclk:105,dev_pcie3_pcie_pm_clk:105,dev_pdma0_bus_vclk:[59,74],dev_pdma1_bus_vclk:[59,74],dev_pdma_debug0_bus_vclk:[59,74],dev_pll_mmr0_bus_vbusp_clk:[59,74],dev_pllctrl0_bus_pll_clkout_clk:[59,74],dev_pllctrl0_bus_pll_refclk_clk:[59,74],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_pllctrl0_bus_vbus_slv_refclk_clk:[59,74],dev_postdiv1_16fft1_fref_clk:44,dev_postdiv1_16fft1_hsdivout5_clk:44,dev_postdiv1_16fft1_hsdivout6_clk:44,dev_postdiv1_16fft1_postdiv_clkin_clk:44,dev_postdiv4_16ff0_fref_clk:44,dev_postdiv4_16ff0_hsdivout5_clk:44,dev_postdiv4_16ff0_hsdivout6_clk:44,dev_postdiv4_16ff0_hsdivout7_clk:44,dev_postdiv4_16ff0_hsdivout8_clk:44,dev_postdiv4_16ff0_hsdivout9_clk:44,dev_postdiv4_16ff0_postdiv_clkin_clk:44,dev_postdiv4_16ff2_fref_clk:44,dev_postdiv4_16ff2_hsdivout5_clk:44,dev_postdiv4_16ff2_hsdivout6_clk:44,dev_postdiv4_16ff2_hsdivout7_clk:44,dev_postdiv4_16ff2_hsdivout8_clk:44,dev_postdiv4_16ff2_hsdivout9_clk:44,dev_postdiv4_16ff2_postdiv_clkin_clk:44,dev_pru_icssg0_bus_core_clk:[59,74],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[59,74],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_pru_icssg0_bus_iep_clk:[59,74],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[59,74],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,74],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[59,74],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:74,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:74,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:74,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:74,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[59,74],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[59,74],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[59,74],dev_pru_icssg0_bus_uclk_clk:[59,74],dev_pru_icssg0_bus_vclk_clk:[59,74],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[59,74],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[59,74],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[59,74],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[59,74],dev_pru_icssg0_core_clk:[44,105],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[44,105],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:44,dev_pru_icssg0_iep_clk:[44,105],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[44,105],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[44,105],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:105,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[44,105],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:105,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[44,105],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:44,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:44,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_pru_icssg0_pr1_mdio_mdclk_o:[44,105],dev_pru_icssg0_pr1_rgmii0_rxc_i:[44,105],dev_pru_icssg0_pr1_rgmii0_txc_i:[44,105],dev_pru_icssg0_pr1_rgmii0_txc_o:[44,105],dev_pru_icssg0_pr1_rgmii1_rxc_i:[44,105],dev_pru_icssg0_pr1_rgmii1_txc_i:[44,105],dev_pru_icssg0_pr1_rgmii1_txc_o:[44,105],dev_pru_icssg0_rgmii_mhz_250_clk:[44,105],dev_pru_icssg0_rgmii_mhz_50_clk:[44,105],dev_pru_icssg0_rgmii_mhz_5_clk:[44,105],dev_pru_icssg0_uclk_clk:[44,105],dev_pru_icssg0_vclk_clk:[44,105],dev_pru_icssg1_bus_core_clk:[59,74],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[59,74],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_pru_icssg1_bus_iep_clk:[59,74],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[59,74],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,74],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[59,74],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:74,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:74,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:74,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:74,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[59,74],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[59,74],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[59,74],dev_pru_icssg1_bus_uclk_clk:[59,74],dev_pru_icssg1_bus_vclk_clk:[59,74],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[59,74],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[59,74],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[59,74],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[59,74],dev_pru_icssg1_core_clk:[44,105],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[44,105],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:44,dev_pru_icssg1_iep_clk:[44,105],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[44,105],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[44,105],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:105,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[44,105],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:105,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[44,105],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:44,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:44,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_pru_icssg1_pr1_mdio_mdclk_o:[44,105],dev_pru_icssg1_pr1_rgmii0_rxc_i:[44,105],dev_pru_icssg1_pr1_rgmii0_txc_i:[44,105],dev_pru_icssg1_pr1_rgmii0_txc_o:[44,105],dev_pru_icssg1_pr1_rgmii1_rxc_i:[44,105],dev_pru_icssg1_pr1_rgmii1_txc_i:[44,105],dev_pru_icssg1_pr1_rgmii1_txc_o:[44,105],dev_pru_icssg1_rgmii_mhz_250_clk:[44,105],dev_pru_icssg1_rgmii_mhz_50_clk:[44,105],dev_pru_icssg1_rgmii_mhz_5_clk:[44,105],dev_pru_icssg1_serdes0_refclk:105,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:105,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:105,dev_pru_icssg1_serdes0_rxclk:105,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:105,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:105,dev_pru_icssg1_serdes0_rxfclk:105,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:105,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:105,dev_pru_icssg1_serdes0_txclk:105,dev_pru_icssg1_serdes0_txfclk:105,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:105,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:105,dev_pru_icssg1_serdes0_txmclk:105,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:105,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:105,dev_pru_icssg1_serdes1_refclk:105,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:105,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:105,dev_pru_icssg1_serdes1_rxclk:105,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:105,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:105,dev_pru_icssg1_serdes1_rxfclk:105,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:105,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:105,dev_pru_icssg1_serdes1_txclk:105,dev_pru_icssg1_serdes1_txfclk:105,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:105,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:105,dev_pru_icssg1_serdes1_txmclk:105,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:105,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:105,dev_pru_icssg1_uclk_clk:[44,105],dev_pru_icssg1_vclk_clk:[44,105],dev_pru_icssg2_bus_core_clk:[59,74],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[59,74],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_pru_icssg2_bus_iep_clk:[59,74],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[59,74],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,74],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[59,74],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:74,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:74,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:74,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:74,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[59,74],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[59,74],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[59,74],dev_pru_icssg2_bus_uclk_clk:[59,74],dev_pru_icssg2_bus_vclk_clk:[59,74],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[59,74],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[59,74],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[59,74],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[59,74],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[59,74],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[59,74],dev_psc0_bus_clk:[59,74],dev_psc0_bus_slow_clk:[59,74],dev_psc0_clk:[44,91,105],dev_psc0_fw_0_clk:31,dev_psc0_psc_0_clk:31,dev_psc0_psc_0_slow_clk:31,dev_psc0_slow_clk:[44,91,105],dev_psramecc0_bus_clk_clk:[59,74],dev_psramecc0_clk_clk:44,dev_r5fss0_core0_cpu_clk:[31,44,91,105],dev_r5fss0_core0_cpu_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_r5fss0_core0_cpu_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_r5fss0_core0_interface_clk:[31,44,91,105],dev_r5fss0_core0_interface_phas:[91,105],dev_r5fss0_core1_cpu_clk:[44,91,105],dev_r5fss0_core1_interface_clk:[44,91,105],dev_r5fss0_core1_interface_phas:[91,105],dev_r5fss0_introuter0_intr_clk:105,dev_r5fss1_core0_cpu_clk:[44,105],dev_r5fss1_core0_interface_clk:[44,105],dev_r5fss1_core0_interface_phas:105,dev_r5fss1_core1_cpu_clk:[44,105],dev_r5fss1_core1_interface_clk:[44,105],dev_r5fss1_core1_interface_phas:105,dev_r5fss1_introuter0_intr_clk:105,dev_rti0_bus_rti_clk:[59,74],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[59,74],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[59,74],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[59,74],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_rti0_bus_vbusp_clk:[59,74],dev_rti0_rti_clk:[31,44,91,105],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,105],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,105],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,105],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_rti0_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_rti0_rti_clk_parent_main_wwdtclkn_sel_out0_div_clkout:31,dev_rti0_vbusp_clk:[31,44,91,105],dev_rti10_rti_clk:44,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:44,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:44,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti10_vbusp_clk:44,dev_rti11_rti_clk:44,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:44,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:44,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti11_vbusp_clk:44,dev_rti15_rti_clk:[31,105],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:105,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:105,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:105,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:105,dev_rti15_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[31,105],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti15_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti15_rti_clk_parent_main_wwdtclkn_sel_out4_div_clkout:31,dev_rti15_vbusp_clk:[31,105],dev_rti16_rti_clk:105,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:105,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:105,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:105,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:105,dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:105,dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti16_vbusp_clk:105,dev_rti1_bus_rti_clk:[59,74],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[59,74],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[59,74],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[59,74],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_rti1_bus_vbusp_clk:[59,74],dev_rti1_rti_clk:[31,44,91,105],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,105],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,105],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,105],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_rti1_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_rti1_rti_clk_parent_main_wwdtclkn_sel_out1_div_clkout:31,dev_rti1_vbusp_clk:[31,44,91,105],dev_rti24_rti_clk:105,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:105,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:105,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:105,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:105,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:105,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti24_vbusp_clk:105,dev_rti25_rti_clk:105,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:105,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:105,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:105,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:105,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:105,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti25_vbusp_clk:105,dev_rti28_rti_clk:[91,105],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,105],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,105],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,105],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_rti28_vbusp_clk:[91,105],dev_rti29_rti_clk:[91,105],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,105],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,105],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,105],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_rti29_vbusp_clk:[91,105],dev_rti2_bus_rti_clk:[59,74],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[59,74],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[59,74],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[59,74],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_rti2_bus_vbusp_clk:[59,74],dev_rti2_rti_clk:31,dev_rti2_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_rti2_rti_clk_parent_gluelogic_hfosc0_clkout:31,dev_rti2_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti2_rti_clk_parent_main_wwdtclkn_sel_out2_div_clkout:31,dev_rti2_vbusp_clk:31,dev_rti30_rti_clk:105,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:105,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:105,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:105,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:105,dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:105,dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti30_vbusp_clk:105,dev_rti31_rti_clk:105,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:105,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:105,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:105,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:105,dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:105,dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti31_vbusp_clk:105,dev_rti3_bus_rti_clk:[59,74],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[59,74],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[59,74],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[59,74],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_rti3_bus_vbusp_clk:[59,74],dev_rti3_rti_clk:31,dev_rti3_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_rti3_rti_clk_parent_gluelogic_hfosc0_clkout:31,dev_rti3_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti3_rti_clk_parent_main_wwdtclkn_sel_out3_div_clkout:31,dev_rti3_vbusp_clk:31,dev_rti8_rti_clk:44,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:44,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:44,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti8_vbusp_clk:44,dev_rti9_rti_clk:44,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:44,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:44,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti9_vbusp_clk:44,dev_sa2_ul0_bus_pka_in_clk:[59,74],dev_sa2_ul0_bus_x1_clk:[59,74],dev_sa2_ul0_bus_x2_clk:[59,74],dev_sa2_ul0_pka_in_clk:[44,105],dev_sa2_ul0_x1_clk:[44,105],dev_sa2_ul0_x2_clk:[44,105],dev_sa3_ss0_dmss_eccaggr_0_x1_clk:31,dev_sa3_ss0_intaggr_0_x1_clk:31,dev_sa3_ss0_pktdma_0_x1_clk:31,dev_sa3_ss0_ringacc_0_x1_clk:31,dev_sa3_ss0_sa_ul_0_pka_in_clk:31,dev_sa3_ss0_sa_ul_0_x1_clk:31,dev_sa3_ss0_sa_ul_0_x2_clk:31,dev_serdes0_bus_clk:[59,74],dev_serdes0_bus_ip2_ln0_txrclk:[59,74],dev_serdes0_bus_ip3_ln0_txrclk:[59,74],dev_serdes0_bus_li_refclk:[59,74],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[59,74],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[59,74],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[59,74],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_serdes0_bus_ln0_rxclk:[59,74],dev_serdes0_bus_ln0_txclk:[59,74],dev_serdes0_bus_refclkpn:74,dev_serdes0_bus_refclkpp:74,dev_serdes1_bus_clk:[59,74],dev_serdes1_bus_ip1_ln0_txrclk:[59,74],dev_serdes1_bus_ip2_ln0_txrclk:[59,74],dev_serdes1_bus_ip3_ln0_txrclk:[59,74],dev_serdes1_bus_ln0_rxclk:[59,74],dev_serdes1_bus_ln0_txclk:[59,74],dev_serdes1_bus_refclkpn:74,dev_serdes1_bus_refclkpp:74,dev_serdes1_bus_ri_refclk:[59,74],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[59,74],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[59,74],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[59,74],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_serdes_10g0_clk:[44,105],dev_serdes_10g0_core_ref_clk:[44,105],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:44,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[44,105],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[44,105],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:44,dev_serdes_10g0_ip1_ln0_refclk:[44,105],dev_serdes_10g0_ip1_ln0_rxclk:[44,105],dev_serdes_10g0_ip1_ln0_rxfclk:[44,105],dev_serdes_10g0_ip1_ln0_txclk:[44,105],dev_serdes_10g0_ip1_ln0_txfclk:[44,105],dev_serdes_10g0_ip1_ln0_txmclk:[44,105],dev_serdes_10g0_ip1_ln1_refclk:105,dev_serdes_10g0_ip1_ln1_rxclk:105,dev_serdes_10g0_ip1_ln1_rxfclk:105,dev_serdes_10g0_ip1_ln1_txclk:105,dev_serdes_10g0_ip1_ln1_txfclk:105,dev_serdes_10g0_ip1_ln1_txmclk:105,dev_serdes_10g0_ip1_ln2_refclk:105,dev_serdes_10g0_ip1_ln2_rxclk:105,dev_serdes_10g0_ip1_ln2_rxfclk:105,dev_serdes_10g0_ip1_ln2_txclk:105,dev_serdes_10g0_ip1_ln2_txfclk:105,dev_serdes_10g0_ip1_ln2_txmclk:105,dev_serdes_10g0_ip1_ln3_refclk:105,dev_serdes_10g0_ip1_ln3_rxclk:105,dev_serdes_10g0_ip1_ln3_rxfclk:105,dev_serdes_10g0_ip1_ln3_txclk:105,dev_serdes_10g0_ip1_ln3_txfclk:105,dev_serdes_10g0_ip1_ln3_txmclk:105,dev_serdes_10g0_ip2_ln0_refclk:44,dev_serdes_10g0_ip2_ln0_rxclk:44,dev_serdes_10g0_ip2_ln0_rxfclk:44,dev_serdes_10g0_ip2_ln0_txclk:44,dev_serdes_10g0_ip2_ln0_txfclk:44,dev_serdes_10g0_ip2_ln0_txmclk:44,dev_serdes_10g0_ip3_ln0_refclk:105,dev_serdes_10g0_ip3_ln0_rxclk:105,dev_serdes_10g0_ip3_ln0_rxfclk:105,dev_serdes_10g0_ip3_ln0_txclk:105,dev_serdes_10g0_ip3_ln0_txfclk:105,dev_serdes_10g0_ip3_ln0_txmclk:105,dev_serdes_10g0_ip3_ln1_refclk:105,dev_serdes_10g0_ip3_ln1_rxclk:105,dev_serdes_10g0_ip3_ln1_rxfclk:105,dev_serdes_10g0_ip3_ln1_txclk:105,dev_serdes_10g0_ip3_ln1_txfclk:105,dev_serdes_10g0_ip3_ln1_txmclk:105,dev_serdes_10g0_ip3_ln2_refclk:105,dev_serdes_10g0_ip3_ln2_rxclk:105,dev_serdes_10g0_ip3_ln2_rxfclk:105,dev_serdes_10g0_ip3_ln2_txclk:105,dev_serdes_10g0_ip3_ln2_txfclk:105,dev_serdes_10g0_ip3_ln2_txmclk:105,dev_serdes_10g0_ip3_ln3_refclk:105,dev_serdes_10g0_ip3_ln3_rxclk:105,dev_serdes_10g0_ip3_ln3_rxfclk:105,dev_serdes_10g0_ip3_ln3_txclk:105,dev_serdes_10g0_ip3_ln3_txfclk:105,dev_serdes_10g0_ip3_ln3_txmclk:105,dev_serdes_10g0_ref_out_clk:105,dev_serdes_10g1_clk:91,dev_serdes_10g1_core_ref_clk:91,dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:91,dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:91,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:91,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:91,dev_serdes_10g1_ip1_ln0_refclk:91,dev_serdes_10g1_ip1_ln0_rxclk:91,dev_serdes_10g1_ip1_ln0_rxfclk:91,dev_serdes_10g1_ip1_ln0_txclk:91,dev_serdes_10g1_ip1_ln0_txfclk:91,dev_serdes_10g1_ip1_ln0_txmclk:91,dev_serdes_10g1_ip1_ln1_refclk:91,dev_serdes_10g1_ip1_ln1_rxclk:91,dev_serdes_10g1_ip1_ln1_rxfclk:91,dev_serdes_10g1_ip1_ln1_txclk:91,dev_serdes_10g1_ip1_ln1_txfclk:91,dev_serdes_10g1_ip1_ln1_txmclk:91,dev_serdes_10g1_ip1_ln2_refclk:91,dev_serdes_10g1_ip1_ln2_rxclk:91,dev_serdes_10g1_ip1_ln2_rxfclk:91,dev_serdes_10g1_ip1_ln2_txclk:91,dev_serdes_10g1_ip1_ln2_txfclk:91,dev_serdes_10g1_ip1_ln2_txmclk:91,dev_serdes_10g1_ip1_ln3_refclk:91,dev_serdes_10g1_ip1_ln3_rxclk:91,dev_serdes_10g1_ip1_ln3_rxfclk:91,dev_serdes_10g1_ip1_ln3_txclk:91,dev_serdes_10g1_ip1_ln3_txfclk:91,dev_serdes_10g1_ip1_ln3_txmclk:91,dev_serdes_10g1_ip2_ln0_refclk:91,dev_serdes_10g1_ip2_ln0_rxclk:91,dev_serdes_10g1_ip2_ln0_rxfclk:91,dev_serdes_10g1_ip2_ln0_txclk:91,dev_serdes_10g1_ip2_ln0_txfclk:91,dev_serdes_10g1_ip2_ln0_txmclk:91,dev_serdes_10g1_ip2_ln1_refclk:91,dev_serdes_10g1_ip2_ln1_rxclk:91,dev_serdes_10g1_ip2_ln1_rxfclk:91,dev_serdes_10g1_ip2_ln1_txclk:91,dev_serdes_10g1_ip2_ln1_txfclk:91,dev_serdes_10g1_ip2_ln1_txmclk:91,dev_serdes_10g1_ip2_ln2_refclk:91,dev_serdes_10g1_ip2_ln2_rxclk:91,dev_serdes_10g1_ip2_ln2_rxfclk:91,dev_serdes_10g1_ip2_ln2_txclk:91,dev_serdes_10g1_ip2_ln2_txfclk:91,dev_serdes_10g1_ip2_ln2_txmclk:91,dev_serdes_10g1_ip2_ln3_refclk:91,dev_serdes_10g1_ip2_ln3_rxclk:91,dev_serdes_10g1_ip2_ln3_rxfclk:91,dev_serdes_10g1_ip2_ln3_txclk:91,dev_serdes_10g1_ip2_ln3_txfclk:91,dev_serdes_10g1_ip2_ln3_txmclk:91,dev_serdes_10g1_ip3_ln1_refclk:91,dev_serdes_10g1_ip3_ln1_rxclk:91,dev_serdes_10g1_ip3_ln1_rxfclk:91,dev_serdes_10g1_ip3_ln1_txclk:91,dev_serdes_10g1_ip3_ln1_txfclk:91,dev_serdes_10g1_ip3_ln1_txmclk:91,dev_serdes_10g1_ip3_ln3_refclk:91,dev_serdes_10g1_ip3_ln3_rxclk:91,dev_serdes_10g1_ip3_ln3_rxfclk:91,dev_serdes_10g1_ip3_ln3_txclk:91,dev_serdes_10g1_ip3_ln3_txfclk:91,dev_serdes_10g1_ip3_ln3_txmclk:91,dev_serdes_16g0_clk:105,dev_serdes_16g0_cmn_refclk1_m:105,dev_serdes_16g0_cmn_refclk1_p:105,dev_serdes_16g0_core_ref1_clk:105,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g0_core_ref_clk:105,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g0_ip1_ln0_refclk:105,dev_serdes_16g0_ip1_ln0_rxclk:105,dev_serdes_16g0_ip1_ln0_rxfclk:105,dev_serdes_16g0_ip1_ln0_txclk:105,dev_serdes_16g0_ip1_ln0_txfclk:105,dev_serdes_16g0_ip1_ln0_txmclk:105,dev_serdes_16g0_ip1_ln1_refclk:105,dev_serdes_16g0_ip1_ln1_rxclk:105,dev_serdes_16g0_ip1_ln1_rxfclk:105,dev_serdes_16g0_ip1_ln1_txclk:105,dev_serdes_16g0_ip1_ln1_txfclk:105,dev_serdes_16g0_ip1_ln1_txmclk:105,dev_serdes_16g0_ip2_ln0_refclk:105,dev_serdes_16g0_ip2_ln0_rxclk:105,dev_serdes_16g0_ip2_ln0_rxfclk:105,dev_serdes_16g0_ip2_ln0_txclk:105,dev_serdes_16g0_ip2_ln0_txfclk:105,dev_serdes_16g0_ip2_ln0_txmclk:105,dev_serdes_16g0_ip2_ln1_refclk:105,dev_serdes_16g0_ip2_ln1_rxclk:105,dev_serdes_16g0_ip2_ln1_rxfclk:105,dev_serdes_16g0_ip2_ln1_txclk:105,dev_serdes_16g0_ip2_ln1_txfclk:105,dev_serdes_16g0_ip2_ln1_txmclk:105,dev_serdes_16g0_ip3_ln1_refclk:105,dev_serdes_16g0_ip3_ln1_rxclk:105,dev_serdes_16g0_ip3_ln1_rxfclk:105,dev_serdes_16g0_ip3_ln1_txclk:105,dev_serdes_16g0_ip3_ln1_txfclk:105,dev_serdes_16g0_ip3_ln1_txmclk:105,dev_serdes_16g0_ref1_out_clk:105,dev_serdes_16g0_ref_der_out_clk:105,dev_serdes_16g0_ref_out_clk:105,dev_serdes_16g1_clk:105,dev_serdes_16g1_cmn_refclk1_m:105,dev_serdes_16g1_cmn_refclk1_p:105,dev_serdes_16g1_core_ref1_clk:105,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g1_core_ref_clk:105,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g1_ip1_ln0_refclk:105,dev_serdes_16g1_ip1_ln0_rxclk:105,dev_serdes_16g1_ip1_ln0_rxfclk:105,dev_serdes_16g1_ip1_ln0_txclk:105,dev_serdes_16g1_ip1_ln0_txfclk:105,dev_serdes_16g1_ip1_ln0_txmclk:105,dev_serdes_16g1_ip1_ln1_refclk:105,dev_serdes_16g1_ip1_ln1_rxclk:105,dev_serdes_16g1_ip1_ln1_rxfclk:105,dev_serdes_16g1_ip1_ln1_txclk:105,dev_serdes_16g1_ip1_ln1_txfclk:105,dev_serdes_16g1_ip1_ln1_txmclk:105,dev_serdes_16g1_ip2_ln0_refclk:105,dev_serdes_16g1_ip2_ln0_rxclk:105,dev_serdes_16g1_ip2_ln0_rxfclk:105,dev_serdes_16g1_ip2_ln0_txclk:105,dev_serdes_16g1_ip2_ln0_txfclk:105,dev_serdes_16g1_ip2_ln0_txmclk:105,dev_serdes_16g1_ip2_ln1_refclk:105,dev_serdes_16g1_ip2_ln1_rxclk:105,dev_serdes_16g1_ip2_ln1_rxfclk:105,dev_serdes_16g1_ip2_ln1_txclk:105,dev_serdes_16g1_ip2_ln1_txfclk:105,dev_serdes_16g1_ip2_ln1_txmclk:105,dev_serdes_16g1_ip3_ln1_refclk:105,dev_serdes_16g1_ip3_ln1_rxclk:105,dev_serdes_16g1_ip3_ln1_rxfclk:105,dev_serdes_16g1_ip3_ln1_txclk:105,dev_serdes_16g1_ip3_ln1_txfclk:105,dev_serdes_16g1_ip3_ln1_txmclk:105,dev_serdes_16g1_ip4_ln0_refclk:105,dev_serdes_16g1_ip4_ln0_rxclk:105,dev_serdes_16g1_ip4_ln0_rxfclk:105,dev_serdes_16g1_ip4_ln0_txclk:105,dev_serdes_16g1_ip4_ln0_txfclk:105,dev_serdes_16g1_ip4_ln0_txmclk:105,dev_serdes_16g1_ip4_ln1_refclk:105,dev_serdes_16g1_ip4_ln1_rxclk:105,dev_serdes_16g1_ip4_ln1_rxfclk:105,dev_serdes_16g1_ip4_ln1_txclk:105,dev_serdes_16g1_ip4_ln1_txfclk:105,dev_serdes_16g1_ip4_ln1_txmclk:105,dev_serdes_16g1_ref1_out_clk:105,dev_serdes_16g1_ref_der_out_clk:105,dev_serdes_16g1_ref_out_clk:105,dev_serdes_16g2_clk:105,dev_serdes_16g2_cmn_refclk1_m:105,dev_serdes_16g2_cmn_refclk1_p:105,dev_serdes_16g2_core_ref1_clk:105,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g2_core_ref_clk:105,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g2_ip2_ln0_refclk:105,dev_serdes_16g2_ip2_ln0_rxclk:105,dev_serdes_16g2_ip2_ln0_rxfclk:105,dev_serdes_16g2_ip2_ln0_txclk:105,dev_serdes_16g2_ip2_ln0_txfclk:105,dev_serdes_16g2_ip2_ln0_txmclk:105,dev_serdes_16g2_ip2_ln1_refclk:105,dev_serdes_16g2_ip2_ln1_rxclk:105,dev_serdes_16g2_ip2_ln1_rxfclk:105,dev_serdes_16g2_ip2_ln1_txclk:105,dev_serdes_16g2_ip2_ln1_txfclk:105,dev_serdes_16g2_ip2_ln1_txmclk:105,dev_serdes_16g2_ip3_ln1_refclk:105,dev_serdes_16g2_ip3_ln1_rxclk:105,dev_serdes_16g2_ip3_ln1_rxfclk:105,dev_serdes_16g2_ip3_ln1_txclk:105,dev_serdes_16g2_ip3_ln1_txfclk:105,dev_serdes_16g2_ip3_ln1_txmclk:105,dev_serdes_16g2_ip4_ln0_refclk:105,dev_serdes_16g2_ip4_ln0_rxclk:105,dev_serdes_16g2_ip4_ln0_rxfclk:105,dev_serdes_16g2_ip4_ln0_txclk:105,dev_serdes_16g2_ip4_ln0_txfclk:105,dev_serdes_16g2_ip4_ln0_txmclk:105,dev_serdes_16g2_ip4_ln1_refclk:105,dev_serdes_16g2_ip4_ln1_rxclk:105,dev_serdes_16g2_ip4_ln1_rxfclk:105,dev_serdes_16g2_ip4_ln1_txclk:105,dev_serdes_16g2_ip4_ln1_txfclk:105,dev_serdes_16g2_ip4_ln1_txmclk:105,dev_serdes_16g2_ref1_out_clk:105,dev_serdes_16g2_ref_der_out_clk:105,dev_serdes_16g2_ref_out_clk:105,dev_serdes_16g3_clk:105,dev_serdes_16g3_cmn_refclk1_m:105,dev_serdes_16g3_cmn_refclk1_p:105,dev_serdes_16g3_core_ref1_clk:105,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g3_core_ref_clk:105,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g3_ip2_ln0_refclk:105,dev_serdes_16g3_ip2_ln0_rxclk:105,dev_serdes_16g3_ip2_ln0_rxfclk:105,dev_serdes_16g3_ip2_ln0_txclk:105,dev_serdes_16g3_ip2_ln0_txfclk:105,dev_serdes_16g3_ip2_ln0_txmclk:105,dev_serdes_16g3_ip2_ln1_refclk:105,dev_serdes_16g3_ip2_ln1_rxclk:105,dev_serdes_16g3_ip2_ln1_rxfclk:105,dev_serdes_16g3_ip2_ln1_txclk:105,dev_serdes_16g3_ip2_ln1_txfclk:105,dev_serdes_16g3_ip2_ln1_txmclk:105,dev_serdes_16g3_ip3_ln1_refclk:105,dev_serdes_16g3_ip3_ln1_rxclk:105,dev_serdes_16g3_ip3_ln1_rxfclk:105,dev_serdes_16g3_ip3_ln1_txclk:105,dev_serdes_16g3_ip3_ln1_txfclk:105,dev_serdes_16g3_ip3_ln1_txmclk:105,dev_serdes_16g3_ref1_out_clk:105,dev_serdes_16g3_ref_der_out_clk:105,dev_serdes_16g3_ref_out_clk:105,dev_spinlock0_vclk_clk:[31,44],dev_stm0_atb_clk:[31,44,91,105],dev_stm0_bus_atb_clk:[59,74],dev_stm0_bus_core_clk:[59,74],dev_stm0_bus_vbusp_clk:[59,74],dev_stm0_core_clk:[31,44,91,105],dev_stm0_vbusp_clk:[31,44,91,105],dev_timer0_bus_timer_hclk_clk:[59,74],dev_timer0_bus_timer_tclk_clk:[59,74],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer0_timer_hclk_clk:[31,44,91,105],dev_timer0_timer_pwm:[31,44,91,105],dev_timer0_timer_tclk_clk:[31,44,91,105],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44,91,105],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44,91,105],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer10_bus_timer_hclk_clk:[59,74],dev_timer10_bus_timer_tclk_clk:[59,74],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer10_timer_hclk_clk:[44,91,105],dev_timer10_timer_pwm:[44,91,105],dev_timer10_timer_tclk_clk:[44,91,105],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[44,91,105],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[44,91,105],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:44,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:44,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[44,91,105],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:44,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[44,91,105],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:44,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:44,dev_timer11_bus_timer_hclk_clk:[59,74],dev_timer11_bus_timer_tclk_clk:[59,74],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer11_clksel_vd_clk:[91,105],dev_timer11_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer11_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer11_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer11_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer11_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer11_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer11_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer11_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer11_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer11_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer11_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer11_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer11_timer_hclk_clk:[44,91,105],dev_timer11_timer_pwm:44,dev_timer11_timer_tclk_clk:[44,91,105],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:44,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:44,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:44,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:44,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[91,105],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:44,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:44,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:44,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[91,105],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:44,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:44,dev_timer12_timer_hclk_clk:[91,105],dev_timer12_timer_pwm:[91,105],dev_timer12_timer_tclk_clk:[91,105],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer13_clksel_vd_clk:[91,105],dev_timer13_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer13_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer13_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer13_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer13_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer13_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer13_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer13_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer13_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer13_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer13_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer13_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer13_timer_hclk_clk:[91,105],dev_timer13_timer_tclk_clk:[91,105],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[91,105],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[91,105],dev_timer14_timer_hclk_clk:[91,105],dev_timer14_timer_pwm:[91,105],dev_timer14_timer_tclk_clk:[91,105],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer15_clksel_vd_clk:[91,105],dev_timer15_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer15_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer15_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer15_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer15_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer15_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer15_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer15_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer15_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer15_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer15_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer15_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer15_timer_hclk_clk:[91,105],dev_timer15_timer_tclk_clk:[91,105],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[91,105],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[91,105],dev_timer16_timer_hclk_clk:[91,105],dev_timer16_timer_pwm:[91,105],dev_timer16_timer_tclk_clk:[91,105],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer17_clksel_vd_clk:[91,105],dev_timer17_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer17_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer17_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer17_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer17_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer17_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer17_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer17_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer17_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer17_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer17_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer17_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer17_timer_hclk_clk:[91,105],dev_timer17_timer_tclk_clk:[91,105],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[91,105],dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[91,105],dev_timer18_timer_hclk_clk:[91,105],dev_timer18_timer_pwm:[91,105],dev_timer18_timer_tclk_clk:[91,105],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer19_clksel_vd_clk:[91,105],dev_timer19_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer19_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer19_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer19_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer19_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer19_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer19_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer19_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer19_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer19_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer19_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer19_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer19_timer_hclk_clk:[91,105],dev_timer19_timer_tclk_clk:[91,105],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[91,105],dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[91,105],dev_timer1_bus_timer_hclk_clk:[59,74],dev_timer1_bus_timer_tclk_clk:[59,74],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer1_clksel_vd_clk:[91,105],dev_timer1_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer1_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer1_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer1_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer1_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer1_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer1_timer_hclk_clk:[31,44,91,105],dev_timer1_timer_pwm:[31,44],dev_timer1_timer_tclk_clk:[31,44,91,105],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44],dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[91,105],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44],dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[91,105],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer2_bus_timer_hclk_clk:[59,74],dev_timer2_bus_timer_tclk_clk:[59,74],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer2_timer_hclk_clk:[31,44,91,105],dev_timer2_timer_pwm:[31,44,91,105],dev_timer2_timer_tclk_clk:[31,44,91,105],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44,91,105],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44,91,105],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer3_bus_timer_hclk_clk:[59,74],dev_timer3_bus_timer_tclk_clk:[59,74],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer3_clksel_vd_clk:[91,105],dev_timer3_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer3_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer3_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer3_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer3_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer3_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer3_timer_hclk_clk:[31,44,91,105],dev_timer3_timer_pwm:[31,44],dev_timer3_timer_tclk_clk:[31,44,91,105],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44],dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[91,105],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44],dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[91,105],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer4_bus_timer_hclk_clk:[59,74],dev_timer4_bus_timer_tclk_clk:[59,74],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer4_timer_hclk_clk:[31,44,91,105],dev_timer4_timer_pwm:[31,44,91,105],dev_timer4_timer_tclk_clk:[31,44,91,105],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44,91,105],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer4_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44,91,105],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer5_bus_timer_hclk_clk:[59,74],dev_timer5_bus_timer_tclk_clk:[59,74],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer5_clksel_vd_clk:[91,105],dev_timer5_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer5_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer5_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer5_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer5_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer5_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer5_timer_hclk_clk:[31,44,91,105],dev_timer5_timer_pwm:[31,44],dev_timer5_timer_tclk_clk:[31,44,91,105],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44],dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_timer5_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[91,105],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44],dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[91,105],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer6_bus_timer_hclk_clk:[59,74],dev_timer6_bus_timer_tclk_clk:[59,74],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer6_timer_hclk_clk:[31,44,91,105],dev_timer6_timer_pwm:[31,44,91,105],dev_timer6_timer_tclk_clk:[31,44,91,105],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44,91,105],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer6_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44,91,105],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer7_bus_timer_hclk_clk:[59,74],dev_timer7_bus_timer_tclk_clk:[59,74],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer7_clksel_vd_clk:[91,105],dev_timer7_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer7_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer7_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer7_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer7_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer7_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer7_timer_hclk_clk:[31,44,91,105],dev_timer7_timer_pwm:[31,44],dev_timer7_timer_tclk_clk:[31,44,91,105],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44],dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_timer7_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[91,105],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44],dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[91,105],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer8_bus_timer_hclk_clk:[59,74],dev_timer8_bus_timer_tclk_clk:[59,74],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer8_timer_hclk_clk:[44,91,105],dev_timer8_timer_pwm:[44,91,105],dev_timer8_timer_tclk_clk:[44,91,105],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[44,91,105],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[44,91,105],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:44,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:44,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[44,91,105],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:44,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[44,91,105],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:44,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:44,dev_timer9_bus_timer_hclk_clk:[59,74],dev_timer9_bus_timer_tclk_clk:[59,74],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,74],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,74],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,74],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,74],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,74],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,74],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,74],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,74],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,74],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,74],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,74],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,74],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,74],dev_timer9_clksel_vd_clk:[91,105],dev_timer9_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer9_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer9_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer9_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer9_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer9_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer9_timer_hclk_clk:[44,91,105],dev_timer9_timer_pwm:44,dev_timer9_timer_tclk_clk:[44,91,105],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:44,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:44,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:44,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:44,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[91,105],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:44,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:44,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:44,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[91,105],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:44,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:44,dev_timermgr0_vclk_clk:44,dev_timesync_event_introuter0_intr_clk:44,dev_timesync_event_router0_intr_clk:31,dev_timesync_intrtr0_bus_intr_clk:[59,74],dev_timesync_intrtr0_intr_clk:105,dev_uart0_bus_fclk_clk:[59,74],dev_uart0_bus_vbusp_clk:[59,74],dev_uart0_fclk_clk:[31,44,91,105],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:[31,44],dev_uart0_vbusp_clk:[31,44,91,105],dev_uart1_bus_fclk_clk:[59,74],dev_uart1_bus_vbusp_clk:[59,74],dev_uart1_fclk_clk:[31,44,91,105],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:[31,44],dev_uart1_vbusp_clk:[31,44,91,105],dev_uart2_bus_fclk_clk:[59,74],dev_uart2_bus_vbusp_clk:[59,74],dev_uart2_fclk_clk:[31,44,91,105],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:[31,44],dev_uart2_vbusp_clk:[31,44,91,105],dev_uart3_fclk_clk:[31,44,91,105],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:[31,44],dev_uart3_vbusp_clk:[31,44,91,105],dev_uart4_fclk_clk:[31,44,91,105],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:[31,44],dev_uart4_vbusp_clk:[31,44,91,105],dev_uart5_fclk_clk:[31,44,91,105],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:[31,44],dev_uart5_vbusp_clk:[31,44,91,105],dev_uart6_fclk_clk:[31,44,91,105],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:[31,44],dev_uart6_vbusp_clk:[31,44,91,105],dev_uart7_fclk_clk:[91,105],dev_uart7_vbusp_clk:[91,105],dev_uart8_fclk_clk:[91,105],dev_uart8_vbusp_clk:[91,105],dev_uart9_fclk_clk:[91,105],dev_uart9_vbusp_clk:[91,105],dev_ufs0_ufshci_hclk_clk:105,dev_ufs0_ufshci_mclk_clk:105,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:105,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:105,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:105,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:105,dev_ufs0_ufshci_mphy_refclk:105,dev_usb0_aclk_clk:[44,91,105],dev_usb0_buf_clk:[91,105],dev_usb0_bus_clk:31,dev_usb0_cfg_clk:31,dev_usb0_clk_lpm_clk:[44,91,105],dev_usb0_pclk_clk:[44,91,105],dev_usb0_pipe_refclk:[44,91,105],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:105,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:105,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:91,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:91,dev_usb0_pipe_rxclk:[44,91,105],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:105,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:105,dev_usb0_pipe_rxfclk:[44,91,105],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:105,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:105,dev_usb0_pipe_txclk:[44,91,105],dev_usb0_pipe_txfclk:[44,91,105],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:105,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:105,dev_usb0_pipe_txmclk:[44,91,105],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:105,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:105,dev_usb0_usb2_apb_pclk_clk:[31,44,91,105],dev_usb0_usb2_refclock_clk:[31,44,91,105],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:44,dev_usb0_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:31,dev_usb1_aclk_clk:105,dev_usb1_buf_clk:105,dev_usb1_bus_clk:31,dev_usb1_cfg_clk:31,dev_usb1_clk_lpm_clk:105,dev_usb1_pclk_clk:105,dev_usb1_pipe_refclk:105,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:105,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:105,dev_usb1_pipe_rxclk:105,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:105,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:105,dev_usb1_pipe_rxfclk:105,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:105,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:105,dev_usb1_pipe_txclk:105,dev_usb1_pipe_txfclk:105,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:105,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:105,dev_usb1_pipe_txmclk:105,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:105,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:105,dev_usb1_usb2_apb_pclk_clk:[31,105],dev_usb1_usb2_refclock_clk:[31,105],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:105,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[31,105],dev_usb1_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:31,dev_usb3ss0_bus_bus_clk:[59,74],dev_usb3ss0_bus_hsic_clk_clk:[59,74],dev_usb3ss0_bus_phy2_refclk960m_clk:[59,74],dev_usb3ss0_bus_pipe3_txb_clk:[59,74],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:74,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:59,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,74],dev_usb3ss0_bus_ref_clk:[59,74],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[59,74],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:74,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:59,dev_usb3ss0_bus_susp_clk:[59,74],dev_usb3ss0_bus_utmi_clk_clk:[59,74],dev_usb3ss1_bus_bus_clk:[59,74],dev_usb3ss1_bus_hsic_clk_clk:[59,74],dev_usb3ss1_bus_phy2_refclk960m_clk:[59,74],dev_usb3ss1_bus_pipe3_txb_clk:[59,74],dev_usb3ss1_bus_ref_clk:[59,74],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[59,74],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:74,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:59,dev_usb3ss1_bus_susp_clk:[59,74],dev_usb3ss1_bus_utmi_clk_clk:[59,74],dev_vpac0_clk:105,dev_vpac0_pll_dco_clk:105,dev_vpfe0_ccd_pclk_clk:105,dev_vpfe0_vpfe_clk:105,dev_vtm0_fix_ref2_clk:44,dev_vtm0_fix_ref_clk:44,dev_vtm0_vbusp_clk:44,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[59,74],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[59,74],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[59,74],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[59,74],dev_wkup_ddpa0_ddpa_clk:[91,105],dev_wkup_deepsleep_sources0_clk_12m_rc_clk:31,dev_wkup_dmsc0_bus_dap_clk:74,dev_wkup_dmsc0_bus_ext_clk:74,dev_wkup_dmsc0_bus_func_32k_rc_clk:74,dev_wkup_dmsc0_bus_func_32k_rt_clk:74,dev_wkup_dmsc0_bus_func_mosc_clk:74,dev_wkup_dmsc0_bus_sec_efc_fclk:74,dev_wkup_dmsc0_bus_vbus_clk:74,dev_wkup_ecc_aggr0_bus_aggr_clk:[59,74],dev_wkup_esm0_bus_clk:[59,74],dev_wkup_esm0_clk:[31,91,105],dev_wkup_gpio0_bus_mmr_clk:[59,74],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[59,74],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[59,74],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,74],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,74],dev_wkup_gpio0_mmr_clk:[91,105],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:91,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:91,dev_wkup_gpio1_mmr_clk:[91,105],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:91,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:91,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[59,74],dev_wkup_gpiomux_intrtr0_intr_clk:105,dev_wkup_gtc0_gtc_clk:31,dev_wkup_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_wkup_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:31,dev_wkup_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:31,dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:31,dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:31,dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:31,dev_wkup_gtc0_vbusp_clk:31,dev_wkup_gtc0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_gtc0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_i2c0_bus_clk:[59,74],dev_wkup_i2c0_bus_piscl:74,dev_wkup_i2c0_bus_pisys_clk:[59,74],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[59,74],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_wkup_i2c0_clk:[31,91,105],dev_wkup_i2c0_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_i2c0_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_i2c0_piscl:[31,91,105],dev_wkup_i2c0_pisys_clk:[31,91,105],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:105,dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:105,dev_wkup_i2c0_porscl:[31,91,105],dev_wkup_mcu_gpiomux_introuter0_intr_clk:31,dev_wkup_pbist0_clk8_clk:31,dev_wkup_pllctrl0_bus_pll_clkout_clk:[59,74],dev_wkup_pllctrl0_bus_pll_refclk_clk:[59,74],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[59,74],dev_wkup_porz_sync0_clk_12m_rc_clk:[91,105],dev_wkup_psc0_bus_clk:[59,74],dev_wkup_psc0_bus_slow_clk:[59,74],dev_wkup_psc0_clk:[31,91,105],dev_wkup_psc0_slow_clk:[31,91,105],dev_wkup_rtcss0_ana_osc32k_clk:31,dev_wkup_rtcss0_ana_osc32k_clk_parent_clk_32k_rc_sel_out0:31,dev_wkup_rtcss0_ana_osc32k_clk_parent_rtc_clk_sel_div_clkout:31,dev_wkup_rtcss0_vclk_clk:31,dev_wkup_rtcss0_vclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_rtcss0_vclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_rti0_rti_clk:31,dev_wkup_rti0_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_wkup_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:31,dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_wkup_rti0_rti_clk_parent_wkup_wwdtclk_sel_div_clkout:31,dev_wkup_rti0_vbusp_clk:31,dev_wkup_rti0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_rti0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_timer0_timer_hclk_clk:31,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_timer0_timer_tclk_clk:31,dev_wkup_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_wkup_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:31,dev_wkup_timer0_timer_tclk_clk_parent_wkup_clksel_out04:31,dev_wkup_timer0_timer_tclk_clk_parent_wkup_timerclkn_sel_out0_div_clkout:31,dev_wkup_timer1_timer_hclk_clk:31,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_timer1_timer_tclk_clk:31,dev_wkup_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_wkup_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_wkup_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:31,dev_wkup_timer1_timer_tclk_clk_parent_wkup_clksel_out04:31,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1_div_clkout:31,dev_wkup_uart0_bus_fclk_clk:[59,74],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:74,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,74],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:59,dev_wkup_uart0_bus_vbusp_clk:[59,74],dev_wkup_uart0_fclk_clk:[31,91,105],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[91,105],dev_wkup_uart0_vbusp_clk:[31,91,105],dev_wkup_uart0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_uart0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_vtm0_bus_fix_ref_clk:[59,74],dev_wkup_vtm0_bus_vbusp_clk:[59,74],dev_wkup_vtm0_fix_ref2_clk:[31,91,105],dev_wkup_vtm0_fix_ref_clk:[31,91,105],dev_wkup_vtm0_vbusp_clk:[31,91,105],dev_wkup_vtm0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_vtm0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:91,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:91,dev_wkup_wakeup0_wkup_rcosc_32k_clk:91,develop:[24,131],devgrp:[25,26,27,30],devgrp_00:[43,58,73,89,104,118,120],devgrp_01:[43,58,73,89,104,118,120],devgrp_02:120,devgrp_03:120,devgrp_04:120,devgrp_05:120,devgrp_06:120,devgrp_al:120,devgrp_boardcfg:30,devgrp_devic:30,devgrp_t:[23,25,26,27,120],devgrp_valid:30,devic:[4,5,7,8,9,10,11,12,13,14,15,17,19,20,21,23,24,27,30,34,41,48,55,56,63,70,71,79,86,87,90,95,102,109,116,122,124,126,128,129,132,133],device_id:[5,30],device_off:30,device_on:30,devstat:[25,36,50,65,81,97,111],df2ff3b26e37396b932efde77b1a4bea:131,diagram:[0,2,125,132],did:122,dies:13,differ:[0,2,5,11,20,21,23,24,25,26,34,36,48,50,63,65,79,81,95,97,109,111,121,122,123,124,125,127],differenti:[2,122,124],direct:[31,42,44,57,59,72,74,88,91,103,105,117,124,129],directli:[2,8,11,12,121],directori:[21,131],dirstring_typ:[21,127,128,131],disabl:[5,6,8,10,12,13,21,23,30,124,131],disable_main_nav_secure_proxi:23,discard:[11,20],discoveri:26,discuss:[23,120],dispc_intr_req_0:[64,80],dispc_intr_req_1:[64,80],disregard:2,distinct:131,distinguish:[13,21,127,131],distinguished_nam:[21,127,128,131],distribut:[2,132],div2:13,div3:13,div4:13,divid:[5,11,13,25],dkek:27,dkek_allowed_host:27,dkek_config:27,dm2dmsc:[34,42,95,103,109,117],dma:[0,2,12,90,121],dma_event_intr:[64,80,96,110],dma_pvu0_exp_intr:96,dmass0_bcdma_0:[33,35,40,46,49,54],dmass0_pktdma_0:[33,40,46,54],dmass0_ringacc_0:[40,54],dmsc2dm:[34,42,95,103,109,117],dmsc:[0,3,9,11,13,16,20,24,26,27,32,33,34,35,39,40,45,46,47,48,49,53,54,60,61,62,63,64,67,68,69,75,76,78,79,80,83,84,85,92,93,94,95,96,99,100,101,106,107,108,109,110,113,114,115,121,127,132],document:[0,13,14,15,17,19,20,22,26,27,31,36,42,44,50,57,59,65,72,74,81,88,91,97,103,105,111,117,120,121,122,123,124,125,127,128,130,131,132,133],doe:[0,3,5,7,8,12,13,21,24,26,27,38,52,120,121,123,124,127,129,131],doesn:128,domain:[0,6,7,8,43,58,73,89,90,104,118,120,126,133],domgrp:119,domgrp_00:[119,122],domgrp_01:[119,122],domgrp_02:122,domgrp_03:122,domgrp_04:122,domgrp_05:122,domgrp_06:122,domgrp_compat:[7,119,122],domgrp_t:[7,122],don:[6,12,120],done:[5,13,36,50,65,81,97,111,121,124,128],doorbel:11,doubl:[23,127,128],down:[13,120],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[21,127,131],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:131,driven:0,driver:[5,6,8,10,25,26,30],dru:26,dsi_0_func_intr:110,dsp:[0,6],dss0:36,dss1:36,dss:[65,81,111],dss_inst0_dispc_func_irq_proc0:110,dss_inst0_dispc_func_irq_proc1:110,dss_inst0_dispc_safety_error_irq_proc0:110,dss_inst0_dispc_safety_error_irq_proc1:110,dss_inst0_dispc_secure_irq_proc0:110,dss_inst0_dispc_secure_irq_proc1:110,dst_host_irq:8,dst_id:8,dst_thread:10,dual:[13,18,26,30,127],due:[2,5,6,12,13,23,26,30,121,123,125],dump:124,durat:13,dure:[12,13,21,24,26,30,36,43,50,56,58,65,71,73,81,87,89,97,104,111,118,120,123,131,132],each:[0,2,5,8,11,13,16,20,21,23,24,25,26,27,30,33,39,40,46,47,53,54,61,62,68,69,76,78,84,85,93,94,100,101,107,108,114,115,120,121,122,123,124,125,129,131],earli:[30,122],earlier:[0,120],earliest:30,early_can:122,eas:[31,44,59,74,91,105],easili:[30,123],eavesdropp:129,ecap_int:[64,80,96,110],ecc:[0,129],ecc_intr_err_pend:110,ecdsa:127,edit:26,editor:131,effect:[27,30,120,131],effici:[0,122],efus:[0,15,17,18,21,30,121,123,125,127,128,131],egress:129,einval:5,either:[2,11,13,17],el2:[34,48],element:[8,11,23,24,26,27],elm_porocpsinterrupt_lvl:[64,80,96,110],els:[5,21,128],elsiz:11,emailaddress:[21,127,128,131],embed:24,emmcsdss_intr:[64,80,96,110],emmcss_intr:[96,110],emploi:24,empti:[3,5,6,7,13,23,25,26,27],emu_ctrl:12,emu_ctrl_fre:12,emu_ctrl_soft:12,emul:12,emupack:131,enabl:[0,2,3,5,6,8,10,11,12,13,15,19,21,23,25,27,30,124,125,129,131],enc:[21,127],enc_aes_kei:127,enc_bmpk_signed_aes_kei:127,enc_smpk_signed_aes_kei:127,encod:[11,13,18,21,24,26,121,128,131],encrypt:[14,17,23,25,26,27,121,123,127],end:[0,3,5,21,26,30,47,62,78,94,108,120,127,131],end_address:16,endian:[13,21,131],enforc:[13,27,123,125,127,129,130,131],engin:[0,121,129],enodev:5,ensur:[0,5,21,23,25,26,27,125,132],entir:[30,119,120],entiti:[0,5,6,10,13,23,26,27,34,41,42,48,55,57,63,70,72,79,86,88,95,102,103,109,116,117,124],entitl:0,entri:[11,12,18,26,41,55,70,86,102,116,123,132],enumer:[2,18,21,25,26,31,44,59,74,91,105],eoe:[12,64,80,96,110],epwm_etint:[64,80,96,110],epwm_synco_o:[35,49],epwm_tripzint:[64,80,96,110],eqep_int:[64,80,96,110],equal:[5,10,120,131],equival:[0,7],eras:14,err_level:110,errataid:11,error:[7,9,11,12,26,30,35,42,49,57,64,72,80,88,96,103,110,117,127],esd:26,esm_int_cfg_lvl:110,esm_int_hi_lvl:110,esm_int_low_lvl:110,esm_pls_event0:[35,49,64,80,96,110],esm_pls_event1:[35,49,64,80,96,110],esm_pls_event2:[35,49,64,80,96,110],especi:30,essenti:[3,5,6,7,13,23,25,26,27],establish:[13,125],etc:[0,13,30,120,124],evalu:5,even:[2,11,12,27,34,48,63,79,95,109,120,121,123,131],event:[0,7,8,9,11,12,13,25,26,30],event_pend_intr:[64,80,96,110],everi:[0,13,26,124],everyon:[47,62,78,94,108],everyth:120,evm:131,evnt_pend:[96,110],exact:[23,36,50,65,81,97,111],exactli:23,exampl:[2,3,6,17,21,23,25,26,120,122,124,128,129],exceed:5,except:[3,13,124,132],exchang:6,exclus:[0,6,30,120,125],exclusive_busi:30,exclusive_devic:30,exe:131,execut:[0,5,8,11,13,30,123,131],exist:[9,10,11,12,25,26],exit:[26,131],exp_intr:[64,80],expans:[9,10],expect:[2,13,23,25,26,120,123,127,131],explain:13,explicitli:[25,26,125],expon:30,expos:121,ext:[17,21,127],ext_boot_info:24,ext_otp:[21,127],extboot_boardcfg_num_field:24,extboot_boardcfg_pm_pres:24,extboot_boardcfg_pm_valid:24,extboot_boardcfg_pres:24,extboot_boardcfg_rm_pres:24,extboot_boardcfg_rm_valid:24,extboot_boardcfg_security_pres:24,extboot_boardcfg_security_valid:24,extboot_boardcfg_valid:24,extboot_pres:24,extboot_statu:[3,24],extboot_valid:24,extend:[0,3,4,5,12,18,23,24,30,90,126,133],extended_ch_typ:12,extens:[2,17,18,19,20,24,125,127,130],extern:[5,12,20,25],extra:5,extract:[19,123],extrem:[3,13,26],fact:6,factor:23,factori:[121,123,127],fail:[5,6,13,16,17,20,21,22,24,25,26,30],failur:[2,5,13,16,17,26,30],fals:[15,26,47,62,78,94,108],famili:[0,5,6,13,26,123,124,129,131,133],familiar:[120,121],faq:[126,133],far:[3,8],fashion:131,fast:[13,30],faster:[26,73,89,104,118],fault:[21,23],favour:124,fdepth:[12,30],fdq0:30,fdq1:30,fdq2:30,fdq3:30,featur:[0,2,5,23,26,129,132],fed:121,fek:[17,127],fenc:[23,26],fetch:[3,12,30],few:[0,21],field:[2,5,6,8,10,13,14,16,17,19,20,23,24,26,27,30,120,121,122,123,125,132],fieldvalid:21,fifo:12,figur:[0,125,127],file:[26,131],fill:[19,20,21,127,131],filter:30,finalstatu:5,find:[5,8,131],finer:5,firewal:[0,2,3,4,8,9,10,11,12,23,26,27,30,90,121,126,127,129,131,132,133],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,126,127,128,129,130,132,133],first:[2,13,25,26,27,120,130,131],fix:[23,25,26,27,123,125],flag:[5,6,7,25,26,27,43,58,73,89,104,118,119,121,131],flagsvalid:21,flat:27,flexbl:[19,20],flexibl:125,flow:[5,24,26,30,64,80,96,110,120,125,130],flow_index:12,flow_start:12,flowid_cnt:12,flowid_start:12,flush:13,fly:8,focu:122,folder:131,follow:[0,2,3,6,8,11,12,13,16,20,21,23,24,25,26,27,30,31,36,44,50,56,59,65,71,74,81,87,91,97,105,111,120,121,122,124,125,127,128,129,130,131],forc:13,form:[26,47,62,78,94,108,128],format:[0,2,10,13,17,18,19,20,21,23,25,26,27,28,120,122,124,127,128,131,133],formula:11,forwar:0,forward:[0,5],found:[5,21,26,30,124,127,131],foundat:24,foundpar:5,four:131,fraction:[23,36,50,65,81,97,111],fragment:122,framework:21,free:[0,8,12,13,132],freed:[8,10],freeli:129,freq:[5,36,50,65,81,97,111],freq_hz:5,frequenc:[2,25,30,36,50,65,81,97,111],from:[0,2,3,5,6,7,8,10,11,12,13,15,16,17,18,19,20,21,23,24,25,26,27,30,31,36,44,47,50,59,62,65,74,78,81,91,94,97,105,108,111,121,122,123,124,125,127,128,129,130,131,132],ftbool:23,full:[3,5,6,7,13,21,23,25,26,27,120,125,129,131],fulli:10,fundament:13,further:[20,42,57,72,88,103,117,120,123,129,131],fuse:127,futur:[2,9,10,17,21,23,27,30],fwl:124,fwl_id:16,gain:129,gcfg:[12,30],gen_ign_bootvector:13,gen_level:110,gener:[0,6,8,11,12,14,16,17,22,26,30,43,58,73,89,104,118,119,120,121,122,123,125,127,129,131,133],generic_debug:30,generic_ipc:54,get:[2,3,5,6,12,18,25,30,120],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:13,get_processor_control:13,get_processor_wake_reason:13,get_reset_cfg:30,getuid:131,gevt:[35,49,64,80,96,110],gic500ss_main_0:[72,88],gic_output_waker_gic_pwr0_wake_request:110,gic_spi_64:103,gic_spi_65:103,gic_spi_66:103,gic_spi_67:103,gic_spi_68:103,gic_spi_69:103,gic_spi_70:103,gic_spi_71:103,gic_spi_72:103,gic_spi_73:103,gicss0:[42,57],give:[2,5,9,13,36,50,65,81,97,111,128],given:[0,5,17,25,120,121],glitch:[13,25],global:[8,11,30],global_ev:8,global_soft_lock:15,goe:[2,13],going:13,gpio:[26,35,49,64,80],gpio_bank:[35,49,64,80,96,110],gpmc_sinterrupt:[64,80,96,110],gpu:[34,42,111],gpu_0:[62,63,72,78,79,88,108,109,117],gpu_1:[63,72,79,88],gpu_irq:[64,80],gqe843yqv0sag:[21,127,131],grant:[8,11,12],granular:[13,30,31,44,59,74,91,105,123],greater:[5,10,11,12,26],group:[23,27,30,90,126,133],gtc_push_ev:[35,49,64,80,96,110],guarante:[5,26,30],guid:[0,13,26,47,62,78,94,108,127,129],guidanc:[120,122],guidelin:26,had:[0,13],halt:13,hand:[13,22,132],handl:[0,6,7,8,12,13,21,30,47,62,78,94,108],handler:[25,26,30],handov:[4,126,133],handover_msg_send:27,handover_processor:13,handover_to_host_id:[27,132],handshak:6,happen:[2,131],hard:13,hardwar:[0,3,5,6,7,12,13,15,20,120,121,124],has:[0,2,5,6,13,15,20,21,22,24,26,27,30,31,44,59,74,91,105,120,121,123,124,125,127,128,129,132],hash:[21,30,125,127,128,130,131],have:[0,2,3,5,6,8,10,12,13,23,26,27,30,31,43,44,47,58,59,62,73,74,78,89,91,94,104,105,108,118,121,122,123,124,127,129,131],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,24,25,26,27],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,24,25,26,27,121,124],help:[13,24,26,124,128,131],henc:13,henceforth:0,here:[13,21,27,31,44,59,74,91,105,120,125,127],heterogen:0,hex:[21,124,127,128,131],hexadecim:131,hfosc:[25,36,50,65,81,97,111],hierarchi:23,high:[2,3,11,12,23,25,27,120,125,128,129,131],high_prior:[72,88,103,117],higher:[13,17,18,131],highli:23,highlight:0,his:[21,131],hit:13,hlo:[8,120],hold:[5,13],holder:[21,127,131],hole:23,home:[26,131],hop:8,host:[0,2,3,5,6,7,8,9,10,11,12,13,16,18,22,23,25,26,30,33,35,37,40,42,46,47,49,51,54,57,61,62,64,66,67,69,72,76,78,80,82,83,85,88,90,93,94,96,98,99,101,103,107,108,110,112,113,115,117,121,123,129,131,132],host_cfg:26,host_cfg_entri:26,host_hierarchi:27,host_hierarchy_entri:27,host_id:[13,26,27,37,51,66,82,98,112],host_id_al:[26,63,79],host_perm:27,host_system_error:[96,110],how:[0,6,12,13,21,23,25,26,27,30,123,125,129,131],howev:[0,2,6,11,13,20,23,25,26,30,31,44,59,74,91,105,125,127,132],hpb_intr:110,hsdiv0:[36,50,97,111],hsdiv1:[36,50,65,81,97,111],hsdiv2:[36,50,65,81,97,111],hsdiv3:[36,50,65,81,97,111],hsdiv4:[36,50,65,81,97,111],hsdiv5:[36,50,97,111],hsdiv6:[36,50,97,111],hsdiv7:[36,50,97,111],hsdiv8:[36,50,97,111],hsm:[0,24],html:26,http:[21,26],huge:30,human:[3,30],hw_read_lock:15,hw_write_lock:15,hyp:[34,48],hypervisor:11,hypothet:[5,13],i00_lvl:[64,80],i01_lvl:[64,80],i02_lvl:[64,80],i03_lvl:[64,80],i04_lvl:[64,80],i05_lvl:[64,80],i06_lvl:[64,80],i07_lvl:[64,80],i08_lvl:[64,80],i09_lvl:[64,80],i10_lvl:[64,80],i11_lvl:[64,80],i12_lvl:[64,80],i13_lvl:[64,80],i14_lvl:[64,80],i15_lvl:[64,80],i2023:11,i2c:120,i3c__int:[96,110],ia_global_ev:30,ia_id:8,ia_vint:30,ia_vint_status_bit:30,icss:[6,63,79],icssg0_rx:[53,68,84],icssg0_tx:[53,68,84],icssg1_rx:[53,68,84],icssg1_tx:[53,68,84],icssg2_rx:[68,84],icssg2_tx:[68,84],icssg:[34,48,62,78,109],icssg_0:[34,42,48,57,63,72,79,88,109,117],icssg_0_rx_chan:[46,54],icssg_0_tx_chan:[46,54],icssg_1:[63,72,79,88],icssg_1_rx_chan:[46,54],icssg_1_tx_chan:[46,54],icssg_2:[63,72,79,88],identif:[34,42,48,57,63,72,79,88,95,103,109,117,120,122],identifi:[2,5,6,13,19,21,25,26,30,47,62,78,90,94,108,119,121,122,124,131],ids:[30,124],iec:21,ignor:[5,6,11,12,15,27,30,121,131],illustr:127,imag:[3,17,28,125,130,133],image_addr_hi:17,image_addr_lo:17,image_address_hi:13,image_address_lo:13,image_integr:128,image_s:13,images:[21,128],immedi:[23,30],impact:[0,13,30,120],implement:[0,2,3,5,6,7,8,11,13,23,25,26,27,31,44,59,74,91,105,124],impli:[13,25,31,44,47,59,62,74,78,91,94,105,108,120,123],improv:125,in_intr:[64,80,96,110],inact:[21,23],inc:128,includ:[0,2,5,6,8,12,21,24,120,124,131,132],inclus:26,incom:[31,44,59,74,91,105],increas:[11,120,125,130],increment:131,indefinit:129,independ:[0,3,6,13,27,123,125],index:[8,9,10,11,12,15,16,21,26,30,33,35,40,46,49,54,61,64,67,69,76,80,83,85,93,96,99,101,107,110,113,115,127,128],indic:[2,3,5,6,12,13,15,16,17,20,21,22,24,27,30,34,48,63,79,95,109,120,131],individu:[6,9,11,12,36,50,65,81,97,111,123,127,131],infifo_level:110,info:[3,12,16,24,30],inform:[0,3,5,6,8,9,10,11,12,13,14,15,17,18,19,21,22,24,26,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,127,131,132],infrastructur:3,ingress:129,ingroup_level:110,init:[30,36,43,50,58,65,73,81,89,97,104,111,118],init_err:[64,80],initalvector:21,initi:[2,3,5,13,21,27,30,43,58,73,89,104,118,121,124,125,127,130,132],initialvector:[21,125],inlin:26,inline_sort:26,inner:24,input:[5,8,11,12,14,17,25,26,30,31,33,36,39,40,44,46,50,53,54,59,61,65,67,68,69,74,76,81,83,84,85,91,93,97,99,100,101,105,107,111,113,114,115,121,122,127,130],insecur:23,insert:2,insid:[30,121,131],instal:131,instanc:[13,14,25,26,120,122,129],instead:[5,21,26,120,121,123,125,127,128,130],instrument:[0,4,128,131,133],insur:6,int_cal_l:[64,80],intact:2,intaggr_levi_pend:[35,49,96,110],intaggr_vintr_pend:[64,80,96,110],integ:[18,21,127,128,131],integ_check:2,integr:[0,17,23,24,26,27,125,130],intend:[3,27,34,48,63,79,95,109],intent:[2,16],intention:23,interact:[0,2,3,13],interchang:0,interconnect:[21,47,62,78,94,108,124],interest:[5,30,120],interfac:[0,4,13,19,30,35,49,64,80,96,110,121,124,133],intern:[5,8,11,12,13,16,17,24,26,47,62,78,94,108,132],interpret:[0,2,5,12,21,30,133],interrupt:[0,2,8,13,30,90],intial:24,intiti:21,intput:26,intr:[35,49,64,80,96,110],intr_224:[103,117],intr_225:[103,117],intr_226:[103,117],intr_227:[103,117],intr_64:[42,57,103,117],intr_65:[42,57,103,117],intr_66:[57,103,117],intr_67:[42,57,103,117],intr_69:103,intr_70:[103,117],intr_71:[103,117],intr_72:[103,117],intr_73:[103,117],intr_74:[103,117],intr_75:117,intr_done_level:[64,80,96,110],intr_pend:[64,80,96,110],intr_spi:[64,80,96,110],intr_wwd:110,intrins:128,introduc:[0,120,124],introduct:133,invalid:[5,12,15,17,21,23,26,30,64,80,96,110,120],invalid_st:30,invas:13,invoc:13,invok:[6,13,25,120,121,122,132],involv:[13,20,25,26],invovl:13,io_pvu0_exp_intr:96,io_tbu0_ras_intr:110,ir_input:30,ir_inst:26,ir_output:30,iram:132,irbit:131,irq:[4,6,11,12,30,42,57,72,88,96,103,110,117,124],irq_dst_host_irq:30,irq_dst_id:30,irq_global_ev:30,irq_ia_id:30,irq_ia_init:30,irq_ia_map_vint:30,irq_ia_oes_get:30,irq_ia_oes_set:30,irq_ia_unmap_vint:30,irq_init:30,irq_ir_cfg:30,irq_ir_clr:30,irq_ir_init:30,irq_releaes_respons:8,irq_releas:[8,30],irq_secondary_host:30,irq_set:[8,30],irq_set_respons:8,irq_src_id:30,irq_src_index:30,irq_vint:30,irq_vint_status_bit_index:30,irrespect:123,isc:[11,132],islana:[34,48],island:[0,34,48,63,79,95,109],iso:21,isol:[6,23,25,27],issu:[5,7,30,121],iter:[11,13],iterationcnt:[21,125],itm:[23,30],its:[2,5,9,11,12,13,21,24,121,128,129,131],itself:[0,13,129],itu:21,j7200:[13,24,128,133],j7200_dev_a72ss0_core0:[91,92,104],j7200_dev_a72ss0_core0_0:[91,92,104],j7200_dev_a72ss0_core0_1:[91,92,104],j7200_dev_atl0:[91,92,104],j7200_dev_board0:[91,92,104],j7200_dev_cmpevent_intrtr0:[91,92,96,102,104],j7200_dev_compute_cluster0:[91,92,104],j7200_dev_compute_cluster0_cfg_wrap:[92,104],j7200_dev_compute_cluster0_clec:[92,104],j7200_dev_compute_cluster0_core_cor:[92,104],j7200_dev_compute_cluster0_debug_wrap:[92,104],j7200_dev_compute_cluster0_divh2_divh0:[92,104],j7200_dev_compute_cluster0_divp_tft0:[92,104],j7200_dev_compute_cluster0_dmsc_wrap:[92,104],j7200_dev_compute_cluster0_en_msmc_domain:[92,104],j7200_dev_compute_cluster0_gic500ss:[92,96,104],j7200_dev_compute_cluster0_pbist_wrap:[91,92,104],j7200_dev_cpsw0:[91,92,96,104],j7200_dev_cpsw_tx_rgmii0:[91,92,104],j7200_dev_cpt2_aggr0:[91,92,104],j7200_dev_cpt2_aggr1:[91,92,104],j7200_dev_cpt2_aggr2:[91,92,104],j7200_dev_cpt2_aggr3:[91,92,104],j7200_dev_dcc0:[91,92,96,104],j7200_dev_dcc1:[91,92,96,104],j7200_dev_dcc2:[91,92,96,104],j7200_dev_dcc3:[91,92,96,104],j7200_dev_dcc4:[91,92,96,104],j7200_dev_dcc5:[91,92,96,104],j7200_dev_dcc6:[91,92,96,104],j7200_dev_ddr0:[91,92,96,104],j7200_dev_debugss_wrap0:[91,92,104],j7200_dev_ecap0:[91,92,96,104],j7200_dev_ecap1:[91,92,96,104],j7200_dev_ecap2:[91,92,96,104],j7200_dev_ehrpwm0:[91,92,96,104],j7200_dev_ehrpwm1:[91,92,96,104],j7200_dev_ehrpwm2:[91,92,96,104],j7200_dev_ehrpwm3:[91,92,96,104],j7200_dev_ehrpwm4:[91,92,96,104],j7200_dev_ehrpwm5:[91,92,96,104],j7200_dev_elm0:[91,92,96,104],j7200_dev_emif_data_0_vd:[92,104],j7200_dev_eqep0:[91,92,96,104],j7200_dev_eqep1:[91,92,96,104],j7200_dev_eqep2:[91,92,96,104],j7200_dev_esm0:[91,92,96,104],j7200_dev_ffi_main_infra_cbass_vd:[92,104],j7200_dev_ffi_main_ip_cbass_vd:[92,104],j7200_dev_ffi_main_rc_cbass_vd:[92,104],j7200_dev_gpio0:[91,92,96,104],j7200_dev_gpio2:[91,92,96,104],j7200_dev_gpio4:[91,92,96,104],j7200_dev_gpio6:[91,92,96,104],j7200_dev_gpiomux_intrtr0:[91,92,96,102,104],j7200_dev_gpmc0:[91,92,96,104],j7200_dev_gtc0:[91,92,96,104],j7200_dev_i2c0:[91,92,96,104],j7200_dev_i2c1:[91,92,96,104],j7200_dev_i2c2:[91,92,96,104],j7200_dev_i2c3:[91,92,96,104],j7200_dev_i2c4:[91,92,96,104],j7200_dev_i2c5:[91,92,96,104],j7200_dev_i2c6:[91,92,96,104],j7200_dev_i3c0:[91,92,96,104],j7200_dev_led0:[91,92,104],j7200_dev_main0:[92,104],j7200_dev_main2mcu_lvl_intrtr0:[92,96,102,104],j7200_dev_main2mcu_pls_intrtr0:[92,96,102,104],j7200_dev_main2wkupmcu_vd:[92,104],j7200_dev_mcan0:[91,92,96,104],j7200_dev_mcan10:[91,92,96,104],j7200_dev_mcan11:[91,92,96,104],j7200_dev_mcan12:[91,92,96,104],j7200_dev_mcan13:[91,92,96,104],j7200_dev_mcan14:[91,92,96,104],j7200_dev_mcan15:[91,92,96,104],j7200_dev_mcan16:[91,92,96,104],j7200_dev_mcan17:[91,92,96,104],j7200_dev_mcan1:[91,92,96,104],j7200_dev_mcan2:[91,92,96,104],j7200_dev_mcan3:[91,92,96,104],j7200_dev_mcan4:[91,92,96,104],j7200_dev_mcan5:[91,92,96,104],j7200_dev_mcan6:[91,92,96,104],j7200_dev_mcan7:[91,92,96,104],j7200_dev_mcan8:[91,92,96,104],j7200_dev_mcan9:[91,92,96,104],j7200_dev_mcasp0:[91,92,96,104],j7200_dev_mcasp1:[91,92,96,104],j7200_dev_mcasp2:[91,92,96,104],j7200_dev_mcspi0:[91,92,96,104],j7200_dev_mcspi1:[91,92,96,104],j7200_dev_mcspi2:[91,92,96,104],j7200_dev_mcspi3:[91,92,96,104],j7200_dev_mcspi4:[91,92,96,104],j7200_dev_mcspi5:[91,92,96,104],j7200_dev_mcspi6:[91,92,96,104],j7200_dev_mcspi7:[91,92,96,104],j7200_dev_mcu_adc0:[91,92,104],j7200_dev_mcu_adc1:[91,92,104],j7200_dev_mcu_cpsw0:[91,92,96,104],j7200_dev_mcu_cpt2_aggr0:[91,92,104],j7200_dev_mcu_dcc0:[91,92,104],j7200_dev_mcu_dcc1:[91,92,104],j7200_dev_mcu_dcc2:[91,92,104],j7200_dev_mcu_esm0:[91,92,104],j7200_dev_mcu_fss0:[92,104],j7200_dev_mcu_fss0_fsas_0:[91,92,104],j7200_dev_mcu_fss0_hyperbus1p0_0:[91,92,104],j7200_dev_mcu_fss0_ospi_0:[91,92,104],j7200_dev_mcu_fss0_ospi_1:[91,92,104],j7200_dev_mcu_i2c0:[91,92,104],j7200_dev_mcu_i2c1:[91,92,104],j7200_dev_mcu_i3c0:[91,92,104],j7200_dev_mcu_i3c1:[91,92,104],j7200_dev_mcu_mcan0:[91,92,104],j7200_dev_mcu_mcan1:[91,92,104],j7200_dev_mcu_mcspi0:[91,92,104],j7200_dev_mcu_mcspi1:[91,92,104],j7200_dev_mcu_mcspi2:[91,92,104],j7200_dev_mcu_navss0:[92,100,104],j7200_dev_mcu_navss0_intr_0:[91,92,96,102,104],j7200_dev_mcu_navss0_mcrc_0:[91,92,96,104],j7200_dev_mcu_navss0_modss:[91,92,104],j7200_dev_mcu_navss0_proxy0:[91,92,99,102,104],j7200_dev_mcu_navss0_ringacc0:[91,92,96,101,102,104],j7200_dev_mcu_navss0_udmap_0:[91,92,93,96,102,104],j7200_dev_mcu_navss0_udmass:[91,92,104],j7200_dev_mcu_navss0_udmass_inta_0:[91,92,96,102,104],j7200_dev_mcu_pbist0:[91,92,104],j7200_dev_mcu_pbist1:[91,92,104],j7200_dev_mcu_pbist2:[91,92,104],j7200_dev_mcu_r5fss0:[92,104],j7200_dev_mcu_r5fss0_core0:[91,92,96,104],j7200_dev_mcu_r5fss0_core1:[91,92,96,104],j7200_dev_mcu_rti0:[91,92,104],j7200_dev_mcu_rti1:[91,92,104],j7200_dev_mcu_sa2_ul0:[91,92,104],j7200_dev_mcu_timer0:[91,92,104],j7200_dev_mcu_timer1:[91,92,104],j7200_dev_mcu_timer1_clksel_vd:[91,92,104],j7200_dev_mcu_timer2:[91,92,104],j7200_dev_mcu_timer3:[91,92,104],j7200_dev_mcu_timer3_clksel_vd:[91,92,104],j7200_dev_mcu_timer4:[91,92,104],j7200_dev_mcu_timer5:[91,92,104],j7200_dev_mcu_timer5_clksel_vd:[91,92,104],j7200_dev_mcu_timer6:[91,92,104],j7200_dev_mcu_timer7:[91,92,104],j7200_dev_mcu_timer7_clksel_vd:[91,92,104],j7200_dev_mcu_timer8:[91,92,104],j7200_dev_mcu_timer9:[91,92,104],j7200_dev_mcu_timer9_clksel_vd:[91,92,104],j7200_dev_mcu_uart0:[91,92,104],j7200_dev_mmcsd0:[91,92,96,104],j7200_dev_mmcsd1:[91,92,96,104],j7200_dev_navss0:[91,92,96,100,104],j7200_dev_navss0_cpts_0:[91,92,96,104],j7200_dev_navss0_dti_0:[91,92,104],j7200_dev_navss0_intr_router_0:[91,92,96,102,104],j7200_dev_navss0_mailbox_0:[91,92,96,104],j7200_dev_navss0_mailbox_10:[91,92,96,104],j7200_dev_navss0_mailbox_11:[91,92,96,104],j7200_dev_navss0_mailbox_1:[91,92,96,104],j7200_dev_navss0_mailbox_2:[91,92,96,104],j7200_dev_navss0_mailbox_3:[91,92,96,104],j7200_dev_navss0_mailbox_4:[91,92,96,104],j7200_dev_navss0_mailbox_5:[91,92,96,104],j7200_dev_navss0_mailbox_6:[91,92,96,104],j7200_dev_navss0_mailbox_7:[91,92,96,104],j7200_dev_navss0_mailbox_8:[91,92,96,104],j7200_dev_navss0_mailbox_9:[91,92,96,104],j7200_dev_navss0_mcrc_0:[91,92,96,104],j7200_dev_navss0_modss:[91,92,104],j7200_dev_navss0_modss_inta_0:[91,92,96,102,104],j7200_dev_navss0_modss_inta_1:[91,92,96,102,104],j7200_dev_navss0_proxy_0:[91,92,99,102,104],j7200_dev_navss0_ringacc_0:[91,92,96,101,102,104],j7200_dev_navss0_spinlock_0:[91,92,104],j7200_dev_navss0_tbu_0:[91,92,104],j7200_dev_navss0_timermgr_0:[91,92,104],j7200_dev_navss0_timermgr_1:[91,92,104],j7200_dev_navss0_udmap_0:[91,92,93,96,102,104],j7200_dev_navss0_udmass:[91,92,104],j7200_dev_navss0_udmass_inta_0:[91,92,96,102,104],j7200_dev_navss0_virtss:[91,92,96,104],j7200_dev_pbist0:[91,92,104],j7200_dev_pbist1:[91,92,104],j7200_dev_pbist2:[91,92,104],j7200_dev_pcie1:[91,92,96,104],j7200_dev_psc0:[91,92,104],j7200_dev_r5fss0:[92,104],j7200_dev_r5fss0_core0:[91,92,96,104],j7200_dev_r5fss0_core1:[91,92,96,104],j7200_dev_rti0:[91,92,104],j7200_dev_rti1:[91,92,104],j7200_dev_rti28:[91,92,104],j7200_dev_rti29:[91,92,104],j7200_dev_serdes_10g1:[91,92,104],j7200_dev_stm0:[91,92,104],j7200_dev_timer0:[91,92,96,104],j7200_dev_timer10:[91,92,96,104],j7200_dev_timer11:[91,92,96,104],j7200_dev_timer11_clksel_vd:[91,92,104],j7200_dev_timer12:[91,92,96,104],j7200_dev_timer13:[91,92,96,104],j7200_dev_timer13_clksel_vd:[91,92,104],j7200_dev_timer14:[91,92,96,104],j7200_dev_timer15:[91,92,96,104],j7200_dev_timer15_clksel_vd:[91,92,104],j7200_dev_timer16:[91,92,96,104],j7200_dev_timer17:[91,92,96,104],j7200_dev_timer17_clksel_vd:[91,92,104],j7200_dev_timer18:[91,92,96,104],j7200_dev_timer19:[91,92,96,104],j7200_dev_timer19_clksel_vd:[91,92,104],j7200_dev_timer1:[91,92,96,104],j7200_dev_timer1_clksel_vd:[91,92,104],j7200_dev_timer2:[91,92,96,104],j7200_dev_timer3:[91,92,96,104],j7200_dev_timer3_clksel_vd:[91,92,104],j7200_dev_timer4:[91,92,96,104],j7200_dev_timer5:[91,92,96,104],j7200_dev_timer5_clksel_vd:[91,92,104],j7200_dev_timer6:[91,92,96,104],j7200_dev_timer7:[91,92,96,104],j7200_dev_timer7_clksel_vd:[91,92,104],j7200_dev_timer8:[91,92,96,104],j7200_dev_timer9:[91,92,96,104],j7200_dev_timer9_clksel_vd:[91,92,104],j7200_dev_timesync_intrtr0:[92,96,102,104],j7200_dev_uart0:[91,92,96,104],j7200_dev_uart1:[91,92,96,104],j7200_dev_uart2:[91,92,96,104],j7200_dev_uart3:[91,92,96,104],j7200_dev_uart4:[91,92,96,104],j7200_dev_uart5:[91,92,96,104],j7200_dev_uart6:[91,92,96,104],j7200_dev_uart7:[91,92,96,104],j7200_dev_uart8:[91,92,96,104],j7200_dev_uart9:[91,92,96,104],j7200_dev_usb0:[91,92,96,104],j7200_dev_wkup_ddpa0:[91,92,104],j7200_dev_wkup_dmsc0:[92,104],j7200_dev_wkup_esm0:[91,92,96,104],j7200_dev_wkup_gpio0:[91,92,96,104],j7200_dev_wkup_gpio1:[91,92,96,104],j7200_dev_wkup_gpiomux_intrtr0:[92,96,102,104],j7200_dev_wkup_i2c0:[91,92,104],j7200_dev_wkup_porz_sync0:[91,92,104],j7200_dev_wkup_psc0:[91,92,104],j7200_dev_wkup_uart0:[91,92,104],j7200_dev_wkup_vtm0:[91,92,104],j7200_dev_wkup_wakeup0:[91,92,104],j7200_dev_wkupmcu2main_vd:[92,104],j721e:[13,26,30,125,128,129,133],j721e_dev_a72ss0:[105,106,118],j721e_dev_a72ss0_core0:[105,106,118],j721e_dev_a72ss0_core1:[105,106,118],j721e_dev_aasrc0:[105,106,110,118],j721e_dev_ascpcie_buffer0:[105,106,118],j721e_dev_ascpcie_buffer1:[105,106,118],j721e_dev_atl0:[105,106,118],j721e_dev_board0:[105,106,118],j721e_dev_c66ss0:[106,118],j721e_dev_c66ss0_core0:[105,106,110,118],j721e_dev_c66ss0_introuter0:[105,106,110,116,118],j721e_dev_c66ss0_pbist0:[106,118],j721e_dev_c66ss1:[106,118],j721e_dev_c66ss1_core0:[105,106,110,118],j721e_dev_c66ss1_introuter0:[105,106,110,116,118],j721e_dev_c66ss1_pbist0:[106,118],j721e_dev_c71ss0:[105,106,118],j721e_dev_c71ss0_mma:[105,106,118],j721e_dev_c71x_0_pbist_vd:[106,118],j721e_dev_cmpevent_intrtr0:[105,106,110,116,118],j721e_dev_compute_cluster0:[106,110,118],j721e_dev_compute_cluster0_cfg_wrap:[105,106,118],j721e_dev_compute_cluster0_clec:[105,106,110,118],j721e_dev_compute_cluster0_core_cor:[105,106,118],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[105,106,118],j721e_dev_compute_cluster0_debug_wrap:[105,106,118],j721e_dev_compute_cluster0_divh2_divh0:[106,118],j721e_dev_compute_cluster0_divp_tft0:[106,118],j721e_dev_compute_cluster0_dmsc_wrap:[105,106,118],j721e_dev_compute_cluster0_en_msmc_domain:[105,106,118],j721e_dev_compute_cluster0_gic500ss:[105,106,110,118],j721e_dev_compute_cluster0_pbist_wrap:[105,106,118],j721e_dev_cpsw0:[105,106,110,118],j721e_dev_cpt2_aggr0:[105,106,118],j721e_dev_cpt2_aggr1:[105,106,118],j721e_dev_cpt2_aggr2:[105,106,118],j721e_dev_csi_psilss0:[105,106,118],j721e_dev_csi_rx_if0:[105,106,110,118],j721e_dev_csi_rx_if1:[105,106,110,118],j721e_dev_csi_tx_if0:[105,106,110,118],j721e_dev_dcc0:[105,106,110,118],j721e_dev_dcc10:[105,106,110,118],j721e_dev_dcc11:[105,106,110,118],j721e_dev_dcc12:[105,106,110,118],j721e_dev_dcc1:[105,106,110,118],j721e_dev_dcc2:[105,106,110,118],j721e_dev_dcc3:[105,106,110,118],j721e_dev_dcc4:[105,106,110,118],j721e_dev_dcc5:[105,106,110,118],j721e_dev_dcc6:[105,106,110,118],j721e_dev_dcc7:[105,106,110,118],j721e_dev_dcc8:[105,106,110,118],j721e_dev_dcc9:[105,106,110,118],j721e_dev_ddr0:[105,106,110,118],j721e_dev_debugss_wrap0:[105,106,118],j721e_dev_decoder0:[105,106,110,118],j721e_dev_dmpac0:[105,106,118],j721e_dev_dmpac0_sde_0:[105,106,118],j721e_dev_dphy_rx0:[105,106,118],j721e_dev_dphy_rx1:[105,106,118],j721e_dev_dphy_tx0:[105,106,118],j721e_dev_dss0:[105,106,110,118],j721e_dev_dss_dsi0:[105,106,110,118],j721e_dev_dss_edp0:[105,106,110,118],j721e_dev_ecap0:[105,106,110,118],j721e_dev_ecap1:[105,106,110,118],j721e_dev_ecap2:[105,106,110,118],j721e_dev_ehrpwm0:[105,106,110,118],j721e_dev_ehrpwm1:[105,106,110,118],j721e_dev_ehrpwm2:[105,106,110,118],j721e_dev_ehrpwm3:[105,106,110,118],j721e_dev_ehrpwm4:[105,106,110,118],j721e_dev_ehrpwm5:[105,106,110,118],j721e_dev_elm0:[105,106,110,118],j721e_dev_emif_data_0_vd:[106,118],j721e_dev_encoder0:[105,106,110,118],j721e_dev_eqep0:[105,106,110,118],j721e_dev_eqep1:[105,106,110,118],j721e_dev_eqep2:[105,106,110,118],j721e_dev_esm0:[105,106,110,118],j721e_dev_gpio0:[105,106,110,118],j721e_dev_gpio1:[105,106,110,118],j721e_dev_gpio2:[105,106,110,118],j721e_dev_gpio3:[105,106,110,118],j721e_dev_gpio4:[105,106,110,118],j721e_dev_gpio5:[105,106,110,118],j721e_dev_gpio6:[105,106,110,118],j721e_dev_gpio7:[105,106,110,118],j721e_dev_gpiomux_intrtr0:[105,106,110,116,118],j721e_dev_gpmc0:[105,106,110,118],j721e_dev_gpu0:[106,118],j721e_dev_gpu0_dft_pbist_0:[106,118],j721e_dev_gpu0_gpu_0:[105,106,118],j721e_dev_gpu0_gpucore_0:[106,118],j721e_dev_gtc0:[105,106,110,118],j721e_dev_i2c0:[105,106,110,118],j721e_dev_i2c1:[105,106,110,118],j721e_dev_i2c2:[105,106,110,118],j721e_dev_i2c3:[105,106,110,118],j721e_dev_i2c4:[105,106,110,118],j721e_dev_i2c5:[105,106,110,118],j721e_dev_i2c6:[105,106,110,118],j721e_dev_i3c0:[105,106,110,118],j721e_dev_led0:[105,106,118],j721e_dev_main2mcu_lvl_intrtr0:[105,106,110,116,118],j721e_dev_main2mcu_pls_intrtr0:[105,106,110,116,118],j721e_dev_main2wkupmcu_vd:[106,118],j721e_dev_mcan0:[105,106,110,118],j721e_dev_mcan10:[105,106,110,118],j721e_dev_mcan11:[105,106,110,118],j721e_dev_mcan12:[105,106,110,118],j721e_dev_mcan13:[105,106,110,118],j721e_dev_mcan1:[105,106,110,118],j721e_dev_mcan2:[105,106,110,118],j721e_dev_mcan3:[105,106,110,118],j721e_dev_mcan4:[105,106,110,118],j721e_dev_mcan5:[105,106,110,118],j721e_dev_mcan6:[105,106,110,118],j721e_dev_mcan7:[105,106,110,118],j721e_dev_mcan8:[105,106,110,118],j721e_dev_mcan9:[105,106,110,118],j721e_dev_mcasp0:[105,106,110,118],j721e_dev_mcasp10:[105,106,110,118],j721e_dev_mcasp11:[105,106,110,118],j721e_dev_mcasp1:[105,106,110,118],j721e_dev_mcasp2:[105,106,110,118],j721e_dev_mcasp3:[105,106,110,118],j721e_dev_mcasp4:[105,106,110,118],j721e_dev_mcasp5:[105,106,110,118],j721e_dev_mcasp6:[105,106,110,118],j721e_dev_mcasp7:[105,106,110,118],j721e_dev_mcasp8:[105,106,110,118],j721e_dev_mcasp9:[105,106,110,118],j721e_dev_mcspi0:[105,106,110,118],j721e_dev_mcspi1:[105,106,110,118],j721e_dev_mcspi2:[105,106,110,118],j721e_dev_mcspi3:[105,106,110,118],j721e_dev_mcspi4:[105,106,110,118],j721e_dev_mcspi5:[105,106,110,118],j721e_dev_mcspi6:[105,106,110,118],j721e_dev_mcspi7:[105,106,110,118],j721e_dev_mcu_adc12_16ffc0:[105,106,110,118],j721e_dev_mcu_adc12_16ffc1:[105,106,110,118],j721e_dev_mcu_cpsw0:[105,106,110,118],j721e_dev_mcu_cpt2_aggr0:[105,106,118],j721e_dev_mcu_dcc0:[105,106,110,118],j721e_dev_mcu_dcc1:[105,106,110,118],j721e_dev_mcu_dcc2:[105,106,110,118],j721e_dev_mcu_esm0:[105,106,110,118],j721e_dev_mcu_fss0:[106,118],j721e_dev_mcu_fss0_fsas_0:[105,106,110,118],j721e_dev_mcu_fss0_hyperbus1p0_0:[105,106,110,118],j721e_dev_mcu_fss0_ospi_0:[105,106,110,118],j721e_dev_mcu_fss0_ospi_1:[105,106,110,118],j721e_dev_mcu_i2c0:[105,106,110,118],j721e_dev_mcu_i2c1:[105,106,110,118],j721e_dev_mcu_i3c0:[105,106,110,118],j721e_dev_mcu_i3c1:[105,106,110,118],j721e_dev_mcu_mcan0:[105,106,110,118],j721e_dev_mcu_mcan1:[105,106,110,118],j721e_dev_mcu_mcspi0:[105,106,110,118],j721e_dev_mcu_mcspi1:[105,106,110,118],j721e_dev_mcu_mcspi2:[105,106,110,118],j721e_dev_mcu_navss0:[106,114,118],j721e_dev_mcu_navss0_intr_0:[105,106,110,116,118],j721e_dev_mcu_navss0_mcrc_0:[105,106,110,118],j721e_dev_mcu_navss0_modss:[105,106,118],j721e_dev_mcu_navss0_proxy0:[105,106,113,116,118],j721e_dev_mcu_navss0_ringacc0:[105,106,110,115,116,118],j721e_dev_mcu_navss0_udmap_0:[105,106,107,110,116,118],j721e_dev_mcu_navss0_udmass:[105,106,118],j721e_dev_mcu_navss0_udmass_inta_0:[105,106,110,116,118],j721e_dev_mcu_pbist0:[106,118],j721e_dev_mcu_pbist1:[106,118],j721e_dev_mcu_r5fss0:[106,118],j721e_dev_mcu_r5fss0_core0:[105,106,110,118],j721e_dev_mcu_r5fss0_core1:[105,106,110,118],j721e_dev_mcu_rti0:[105,106,118],j721e_dev_mcu_rti1:[105,106,118],j721e_dev_mcu_sa2_ul0:[105,106,110,118,129],j721e_dev_mcu_timer0:[105,106,110,118],j721e_dev_mcu_timer1:[105,106,110,118],j721e_dev_mcu_timer1_clksel_vd:[105,106,118],j721e_dev_mcu_timer2:[105,106,110,118],j721e_dev_mcu_timer3:[105,106,110,118],j721e_dev_mcu_timer3_clksel_vd:[105,106,118],j721e_dev_mcu_timer4:[105,106,110,118],j721e_dev_mcu_timer5:[105,106,110,118],j721e_dev_mcu_timer5_clksel_vd:[105,106,118],j721e_dev_mcu_timer6:[105,106,110,118],j721e_dev_mcu_timer7:[105,106,110,118],j721e_dev_mcu_timer7_clksel_vd:[105,106,118],j721e_dev_mcu_timer8:[105,106,110,118],j721e_dev_mcu_timer9:[105,106,110,118],j721e_dev_mcu_timer9_clksel_vd:[105,106,118],j721e_dev_mcu_uart0:[105,106,110,118],j721e_dev_mlb0:[105,106,110,118],j721e_dev_mmcsd0:[105,106,110,118],j721e_dev_mmcsd1:[105,106,110,118],j721e_dev_mmcsd2:[105,106,110,118],j721e_dev_navss0:[105,106,110,114,118],j721e_dev_navss0_cpts_0:[105,106,110,118],j721e_dev_navss0_dti_0:[105,106,118],j721e_dev_navss0_intr_router_0:[105,106,110,116,118],j721e_dev_navss0_mailbox_0:[105,106,110,118],j721e_dev_navss0_mailbox_10:[105,106,110,118],j721e_dev_navss0_mailbox_11:[105,106,110,118],j721e_dev_navss0_mailbox_1:[105,106,110,118],j721e_dev_navss0_mailbox_2:[105,106,110,118],j721e_dev_navss0_mailbox_3:[105,106,110,118],j721e_dev_navss0_mailbox_4:[105,106,110,118],j721e_dev_navss0_mailbox_5:[105,106,110,118],j721e_dev_navss0_mailbox_6:[105,106,110,118],j721e_dev_navss0_mailbox_7:[105,106,110,118],j721e_dev_navss0_mailbox_8:[105,106,110,118],j721e_dev_navss0_mailbox_9:[105,106,110,118],j721e_dev_navss0_mcrc_0:[105,106,110,118],j721e_dev_navss0_modss:[105,106,118],j721e_dev_navss0_modss_intaggr_0:[105,106,110,116,118],j721e_dev_navss0_modss_intaggr_1:[105,106,110,116,118],j721e_dev_navss0_proxy_0:[105,106,113,116,118],j721e_dev_navss0_ringacc_0:[105,106,110,115,116,118],j721e_dev_navss0_spinlock_0:[105,106,118],j721e_dev_navss0_tbu_0:[105,106,110,118],j721e_dev_navss0_tcu_0:[105,106,110,118],j721e_dev_navss0_timermgr_0:[105,106,118],j721e_dev_navss0_timermgr_1:[105,106,118],j721e_dev_navss0_udmap_0:[105,106,107,110,116,118],j721e_dev_navss0_udmass:[105,106,118],j721e_dev_navss0_udmass_intaggr_0:[105,106,110,116,118],j721e_dev_navss0_virtss:[105,106,118],j721e_dev_pbist0:[106,118],j721e_dev_pbist10:[106,118],j721e_dev_pbist1:[106,118],j721e_dev_pbist2:[106,118],j721e_dev_pbist3:[106,118],j721e_dev_pbist4:[106,118],j721e_dev_pbist5:[106,118],j721e_dev_pbist6:[106,118],j721e_dev_pbist7:[106,118],j721e_dev_pbist9:[106,118],j721e_dev_pcie0:[105,106,110,118],j721e_dev_pcie1:[105,106,110,118],j721e_dev_pcie2:[105,106,110,118],j721e_dev_pcie3:[105,106,110,118],j721e_dev_pru_icssg0:[105,106,110,118],j721e_dev_pru_icssg1:[105,106,110,118],j721e_dev_psc0:[105,106,118],j721e_dev_r5fss0:[106,118],j721e_dev_r5fss0_core0:[105,106,110,118],j721e_dev_r5fss0_core1:[105,106,110,118],j721e_dev_r5fss0_introuter0:[105,106,110,116,118],j721e_dev_r5fss1:[106,118],j721e_dev_r5fss1_core0:[105,106,110,118],j721e_dev_r5fss1_core1:[105,106,110,118],j721e_dev_r5fss1_introuter0:[105,106,110,116,118],j721e_dev_rti0:[105,106,118],j721e_dev_rti15:[105,106,118],j721e_dev_rti16:[105,106,118],j721e_dev_rti1:[105,106,118],j721e_dev_rti24:[105,106,110,118],j721e_dev_rti25:[105,106,110,118],j721e_dev_rti28:[105,106,118],j721e_dev_rti29:[105,106,118],j721e_dev_rti30:[105,106,118],j721e_dev_rti31:[105,106,118],j721e_dev_sa2_ul0:[105,106,110,118,129],j721e_dev_serdes_10g0:[105,106,118],j721e_dev_serdes_16g0:[105,106,118],j721e_dev_serdes_16g1:[105,106,118],j721e_dev_serdes_16g2:[105,106,118],j721e_dev_serdes_16g3:[105,106,118],j721e_dev_stm0:[105,106,118],j721e_dev_timer0:[105,106,110,118],j721e_dev_timer10:[105,106,110,118],j721e_dev_timer11:[105,106,110,118],j721e_dev_timer11_clksel_vd:[105,106,118],j721e_dev_timer12:[105,106,110,118],j721e_dev_timer13:[105,106,110,118],j721e_dev_timer13_clksel_vd:[105,106,118],j721e_dev_timer14:[105,106,110,118],j721e_dev_timer15:[105,106,110,118],j721e_dev_timer15_clksel_vd:[105,106,118],j721e_dev_timer16:[105,106,110,118],j721e_dev_timer17:[105,106,110,118],j721e_dev_timer17_clksel_vd:[105,106,118],j721e_dev_timer18:[105,106,110,118],j721e_dev_timer19:[105,106,110,118],j721e_dev_timer19_clksel_vd:[105,106,118],j721e_dev_timer1:[105,106,110,118],j721e_dev_timer1_clksel_vd:[105,106,118],j721e_dev_timer2:[105,106,110,118],j721e_dev_timer3:[105,106,110,118],j721e_dev_timer3_clksel_vd:[105,106,118],j721e_dev_timer4:[105,106,110,118],j721e_dev_timer5:[105,106,110,118],j721e_dev_timer5_clksel_vd:[105,106,118],j721e_dev_timer6:[105,106,110,118],j721e_dev_timer7:[105,106,110,118],j721e_dev_timer7_clksel_vd:[105,106,118],j721e_dev_timer8:[105,106,110,118],j721e_dev_timer9:[105,106,110,118],j721e_dev_timer9_clksel_vd:[105,106,118],j721e_dev_timesync_intrtr0:[105,106,110,116,118],j721e_dev_uart0:[105,106,110,118],j721e_dev_uart1:[105,106,110,118],j721e_dev_uart2:[105,106,110,118],j721e_dev_uart3:[105,106,110,118],j721e_dev_uart4:[105,106,110,118],j721e_dev_uart5:[105,106,110,118],j721e_dev_uart6:[105,106,110,118],j721e_dev_uart7:[105,106,110,118],j721e_dev_uart8:[105,106,110,118],j721e_dev_uart9:[105,106,110,118],j721e_dev_ufs0:[105,106,110,118],j721e_dev_usb0:[105,106,110,118],j721e_dev_usb1:[105,106,110,118],j721e_dev_vpac0:[105,106,118],j721e_dev_vpfe0:[105,106,110,118],j721e_dev_wkup_ddpa0:[105,106,118],j721e_dev_wkup_dmsc0:[106,118],j721e_dev_wkup_esm0:[105,106,110,118],j721e_dev_wkup_gpio0:[105,106,110,118],j721e_dev_wkup_gpio1:[105,106,110,118],j721e_dev_wkup_gpiomux_intrtr0:[105,106,110,116,118],j721e_dev_wkup_i2c0:[105,106,110,118],j721e_dev_wkup_porz_sync0:[105,106,118],j721e_dev_wkup_psc0:[105,106,118],j721e_dev_wkup_uart0:[105,106,110,118],j721e_dev_wkup_vtm0:[105,106,110,118],j721e_dev_wkupmcu2main_vd:[106,118],j7_main_sec_mmr_main_0:112,j7_mcu_sec_mmr_mcu_0:112,j7vcl_main_sec_mmr_main_0:98,j7vcl_mcu_sec_mmr_mcu_0:98,jitter:5,job:8,json:26,jtag:[0,19,21,23,27,127],jtag_unlock_host:[27,131],judgement:13,judici:26,just:[13,34,48,63,79,95,109,129],kdf:14,kdf_context_len:14,kdf_label_and_context:14,kdf_label_and_context_len_max:14,kdf_label_len:14,keep:[2,3,6,26,30],kei:[0,2,14,19,20,23,25,26,123,125,126,128,129,130,131,133],kek:[4,23,126,133],kept:[0,5],key_prog_mask:17,keycnt:[18,21,127],keycount:[18,128],keyrev:[18,21,27,30,126,127,133],keyrevis:[18,21,128],keyston:131,keystor:[20,90],keywr:[21,127],keywr_aes_enc_bmek:21,keywr_aes_enc_bmpkh:21,keywr_aes_enc_ext_otp:21,keywr_aes_enc_smek:21,keywr_aes_enc_smpkh:21,keywr_enc_a:21,keywr_enc_bmpk_sign_a:21,keywr_enc_smpk_sign_a:21,keywr_err_decrypt_aes256_kei:17,keywr_err_decrypt_bmek:17,keywr_err_decrypt_bmpkh:17,keywr_err_decrypt_ext_otp:17,keywr_err_decrypt_smek:17,keywr_err_decrypt_smpkh:17,keywr_err_img_integ_smpk_cert:17,keywr_err_interal_op:17,keywr_err_invalid_ext_count:17,keywr_err_parse_cert:17,keywr_err_parse_fek:17,keywr_err_parse_smpk_cert:17,keywr_err_progr_bmek:17,keywr_err_progr_bmpkh_part_1:17,keywr_err_progr_bmpkh_part_2:17,keywr_err_progr_ext_otp:17,keywr_err_progr_fw_cfg_rev:17,keywr_err_progr_keycount:17,keywr_err_progr_keyrev:17,keywr_err_progr_msv:17,keywr_err_progr_smek:17,keywr_err_progr_smpkh_part_1:17,keywr_err_progr_smpkh_part_2:17,keywr_err_progr_swrev:17,keywr_err_validation_bmpk_kei:17,keywr_err_validation_cert:17,keywr_err_validation_smpk_cert:17,keywr_err_validation_smpk_kei:17,keywr_err_write_prot_keycount:17,keywr_err_write_prot_keyrev:17,keywr_keycnt:21,keywr_keyrev:21,keywr_mek_opt:21,keywr_mpk_opt:21,keywr_msv:21,keywr_swrev_sbl:21,keywr_swrev_sec_bcfg:21,keywr_swrev_sysfw:21,keywr_vers:21,keywrit:[4,127],keywriter_error_cod:17,kfp5ugcgwxxcfxi:[21,127,131],kind:0,kindli:0,knob:[13,20],know:[0,3,5,24,120],knowledg:0,known:[7,10,26,61,76,93,107],l2_access_latency_valu:13,l2_pipeline_latency_valu:13,l2flush_don:13,l2flushreq:13,label:[14,121,132],lack:[0,5],larg:[30,120],larger:5,last:[6,13,21,25,26,131,132],latenc:[13,120],later:[3,120,125,131],latest:26,launch:131,layer:[2,29,133],layout:[2,12],lead:[7,128],least:13,leav:[2,7,127],left:[8,12,30,128,132],legal:12,length:[2,14,20,21,26,121,125,127,130],less:5,lesser:120,let:[3,13],level:[2,13,21,24,27,131],levent_in:[64,80],leverag:128,levt:[35,49],librari:[0,24],like:[0,2,6,13,20,24,129],limit:[2,5,13,14,20,23,26,120,121,124,129,131,132],line:[6,21,131],link:[3,34,39,48,53,63,68,79,84,95,100,109,114,124],linux:[0,2,131],list:[0,2,5,9,11,12,13,14,16,18,20,22,23,26,30,120,121,124,127,129,130,131,132],lite:2,littl:[13,131],load:[3,6,13,24,125,130],loader:131,local:[6,11,26,30,131],local_rm_boardcfg:26,locat:[0,2,9,11,12,13,21,23,24,25,26,27,37,51,66,82,98,112,125,130,131],lock:[21,25,123,131],lockstep:[0,13],lockstep_permit:13,log2:11,log:[13,25,26,30],log_output_consol:26,log_output_fil:26,logic:[13,21,120,127],longer:13,look:[2,36,50,65,81,97,111,131],loop:[5,13,25],lost:6,low:[2,3,6,11,12,23,25,26,27],low_prior:[42,57,72,88,103,117],lower:[13,17,18,21,30,121],lpsc:[13,30],lpsc_main_debug_err_intr:[64,80],lpsc_main_infra_err_intr:[64,80],lpsc_per_common_err_intr:[64,80],lrst:6,lsb:[2,11,20,26,127,128],m4_0:[34,42,47,48,57],machin:[30,34,48,63,79,95,109],macro:23,made:[0,5,23,26,34,48,63,79,95,109,121],magic:[26,27],mai:[2,5,6,7,12,13,21,24,25,34,48,63,79,95,109,120,122,129],main2mcu:26,main:[0,21,23,25,26,27,34,36,48,50,63,65,79,81,95,97,109,111,119,122],main_0_c6x_0_nonsecur:108,main_0_c6x_0_secur:108,main_0_c6x_1_nonsecur:108,main_0_c6x_1_secur:108,main_0_c7x_0_nonsecur:108,main_0_c7x_0_secur:108,main_0_icssg_0:[47,108],main_0_r5_0:[34,42,48,57,95,103,109,117],main_0_r5_0_nonsecur:[47,94,108],main_0_r5_0_secur:[47,94,108],main_0_r5_1:[34,42,48,57,95,103,109,117],main_0_r5_1_nonsecur:[47,94,108],main_0_r5_1_secur:[47,94,108],main_0_r5_2:[34,42,48,57,95,103,109,117],main_0_r5_3:[34,42,48,57,95,103,109,117],main_1_r5_0:[48,57,109,117],main_1_r5_0_nonsecur:[47,108],main_1_r5_0_secur:[47,108],main_1_r5_1:[48,57,109,117],main_1_r5_1_nonsecur:[47,108],main_1_r5_1_secur:[47,108],main_1_r5_2:[48,57,109,117],main_1_r5_3:[48,57,109,117],main_isolation_en:23,main_isolation_hostid:23,maintain:[2,7,36,50,65,81,97,111,121,123,124,132],major:[2,3,23,30],make:[2,5,8,9,11,12,13,21,25,26,27,120,127,131],manag:[3,7,14,15,16,21,23,28,31,32,34,44,45,47,48,59,60,62,63,74,75,78,79,90,91,92,94,95,105,106,108,109,121,128,132,133],mandatori:[2,19,20,24,27,34,42,48,57,63,72,79,88,95,103,109,117,131],mani:[5,6,12,13,25,30],manipul:8,manner:[2,16,120,121,131],manual:[6,13,124],manufactur:[121,127],map:[8,10,11,12,25,26,27,30,31,35,44,49,59,74,91,105,123,124,127],mark:[2,5,13,27,31,33,35,39,40,44,46,49,53,54,59,61,64,67,68,69,74,76,80,83,84,85,91,93,96,99,100,101,105,107,110,113,114,115,121,123,124],mask:[15,123,127],maskabl:13,master:[13,27,47,62,78,94,108],match:[5,13,23,26,27,131],materi:121,max:[5,128],max_cpu_cor:21,max_freq_hz:5,max_hz:5,maximum:[2,5,11,12,14,20,23,26,41,55,70,86,102,116,123,127,128],mcanss_ext_ts_rollover_lvl_int:[96,110],mcanss_mcan_lvl_int:[96,110],mcu0:[65,81],mcu:[0,2,13,23,24,26,27,36,43,50,58,63,73,79,89,95,104,109,118,119,122],mcu_0_r5_0:[95,103,109,117],mcu_0_r5_1:[95,103,109,117],mcu_0_r5_2:[95,103,109,117],mcu_0_r5_3:[95,103,109,117],mcu_armss0_cpu0:[72,88],mcu_armss0_cpu1:[72,88],mcu_cpsw:[97,111],mcu_m4fss0_core0:[37,51],mcu_navss0_ringacc0:[69,85,101,115],mcu_navss0_udmap0:[61,64,76,80],mcu_navss0_udmap_0:[93,96,107,110],mcu_per:[97,111],mcu_pulsar:[97,111],mcu_r5:13,mcu_r5fss0_core0:[98,103,112,117],mcu_r5fss0_core1:[98,103,112,117],mcu_sec_mmr0:[66,82,131],mcusram:132,mdio_pend:[96,110],mean:[3,6,13,17,21,23,26,30],meant:[5,13,122],meanwhil:3,mechan:[2,12,26],mek:[125,130],mem_init_di:13,member:[21,27],memori:[0,2,3,16,23,24,25,26,27,34,48,63,79,95,109,121,123,125,128,129,130,131,132],memset:5,mention:120,messag:[0,13,24,30,31,32,33,35,36,39,40,42,44,45,46,49,50,53,54,57,59,60,61,64,65,67,68,69,72,74,75,76,80,81,83,84,85,88,91,92,93,96,97,99,100,101,103,105,106,107,110,111,113,114,115,117,121,123,124,130,131,132,133],method:[19,20,24,124],mevt:[35,49,64,80,96,110],mhz:[0,36,50,65,81,97,111],micro:13,might:[5,13,34,48,63,79,95,109],milli:13,millisecond:125,min:[5,127],min_cert_rev:[27,131],min_freq_hz:5,min_hz:5,mind:[3,6,34,48,63,79,95,109],minim:[0,11,24],minimum:[5,13,27,131],minor:[3,23,30,130],misc_lvl:[64,80],misconfigur:23,mismatch:23,mitig:[0,121],mix:120,mlbss_mlb_ahb_int:110,mlbss_mlb_int:110,mmr:[12,25,27,77,123,128,129],mmr_idx:15,mmr_val:15,mmra:129,mmu:[0,2,13],mode:[0,2,11,13,30,120,121,125,130,131],model:127,modif:123,modifi:[5,6,11,13,20,30,32,45,60,75,92,106,123,129,130,131],modul:[0,2,5,6,13,23,25,30,36,50,65,81,97,111,129],module_get:30,module_put:30,moduleclockparentchang:5,moment:[9,10],monitor:[30,64,69,80,85,96,101,110,115],monoton:6,more:[0,2,12,19,21,24,25,26,30,41,43,47,55,58,62,70,73,78,86,89,94,102,104,108,116,118,119,120,123,124,127,128,129],most:[5,11,20,26,123,128,132],motiv:120,mount:[31,44,59,74,91,105],move:[21,25],movement:0,mpk:[125,130],mpu:[2,23],mrst:6,msb:[2,11,20,127],msd:30,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:30,msg_param_v:30,msg_receiv:30,msmc0_rx:[68,84],msmc0_tx:[68,84],msmc:23,msmc_cache_s:[3,23],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,msv:17,multi:5,multipl:[0,2,5,6,24,25,26,30,121,123,124,125,127,129,130,131,132],multipli:5,must:[2,3,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,25,26,27,120,121,123,124,125,127,129,130,131,132],mutlipl:131,mutual:120,mux:[8,31,44,59,74,91,105],n_permission_reg:16,nack:[5,10,12,16,22,25,26,41,55,70,86,102,116,132],nak:[2,5,6,7,13,23],name:[5,6,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,76,78,79,80,81,82,83,84,85,86,88,89,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,120,127,128,131,132],natur:2,nav:23,nav_id:[9,10,11,12],navig:[0,2,9,10,11,12],navss0_ringacc0:[69,85],navss0_ringacc_0:[101,115],navss0_udmap0:[61,64,76,80],navss0_udmap_0:[93,96,107,110],navss:[16,30,124],navss_main_cpsw5_rx:100,navss_main_cpsw5_tx:100,navss_main_cpsw9_rx:114,navss_main_cpsw9_tx:114,navss_main_csi_rx:[100,114],navss_main_csi_tx:[100,114],navss_main_dmpac_tc0_cc_rx:[100,114],navss_main_dmpac_tc0_cc_tx:[100,114],navss_main_icssg0_rx:[100,114],navss_main_icssg0_tx:[100,114],navss_main_icssg1_rx:[100,114],navss_main_icssg1_tx:[100,114],navss_main_msmc0_rx:[100,114],navss_main_msmc0_tx:[100,114],navss_main_pdma_main_aasrc_rx:[100,114],navss_main_pdma_main_aasrc_tx:[100,114],navss_main_pdma_main_debug_ccmcu_rx:[100,114],navss_main_pdma_main_debug_mainc66_rx:[100,114],navss_main_pdma_main_mcan_rx:[100,114],navss_main_pdma_main_mcan_tx:[100,114],navss_main_pdma_main_mcasp_g0_rx:[100,114],navss_main_pdma_main_mcasp_g0_tx:[100,114],navss_main_pdma_main_mcasp_g1_rx:[100,114],navss_main_pdma_main_mcasp_g1_tx:[100,114],navss_main_pdma_main_misc_g0_rx:114,navss_main_pdma_main_misc_g0_tx:114,navss_main_pdma_main_misc_g1_rx:[100,114],navss_main_pdma_main_misc_g1_tx:[100,114],navss_main_pdma_main_misc_g2_rx:[100,114],navss_main_pdma_main_misc_g2_tx:[100,114],navss_main_pdma_main_misc_g3_rx:[100,114],navss_main_pdma_main_misc_g3_tx:[100,114],navss_main_pdma_main_spi_g0_rx:100,navss_main_pdma_main_spi_g0_tx:100,navss_main_pdma_main_spi_g1_rx:100,navss_main_pdma_main_spi_g1_tx:100,navss_main_pdma_main_usart_g0_rx:[100,114],navss_main_pdma_main_usart_g0_tx:[100,114],navss_main_pdma_main_usart_g1_rx:[100,114],navss_main_pdma_main_usart_g1_tx:[100,114],navss_main_pdma_main_usart_g2_rx:[100,114],navss_main_pdma_main_usart_g2_tx:[100,114],navss_main_saul0_rx:[100,114],navss_main_saul0_tx:[100,114],navss_main_udmap0_rx:[100,114],navss_main_udmap0_tx:[100,114],navss_main_vpac_tc0_cc_rx:[100,114],navss_main_vpac_tc0_cc_tx:[100,114],navss_main_vpac_tc1_cc_rx:[100,114],navss_main_vpac_tc1_cc_tx:[100,114],navss_mcu_pdma_adc_rx:[100,114],navss_mcu_pdma_adc_tx:[100,114],navss_mcu_pdma_cpsw0_rx:[100,114],navss_mcu_pdma_cpsw0_tx:[100,114],navss_mcu_pdma_mcu0_rx:[100,114],navss_mcu_pdma_mcu0_tx:[100,114],navss_mcu_pdma_mcu1_rx:[100,114],navss_mcu_pdma_mcu1_tx:[100,114],navss_mcu_pdma_mcu2_rx:[100,114],navss_mcu_pdma_mcu2_tx:[100,114],navss_mcu_saul0_rx:[100,114],navss_mcu_saul0_tx:[100,114],navss_mcu_udmap0_rx:[100,114],navss_mcu_udmap0_tx:[100,114],necessari:[7,13,27,30,123],need:[0,2,3,9,10,11,13,20,21,23,24,25,26,120,125,127,130,131,132],never:123,newer:5,next:[2,25,26,123,131],nich:26,nist:121,nmfi_en:13,nobmp:[21,127,128,131],node:131,non:[0,10,11,12,13,15,21,24,26,27,34,47,48,62,63,73,78,79,89,94,95,104,108,109,118,121,123,124,127,131],none:[23,26,47,62,78,94,108,124,127,129],nonsec_a53_1_response_tx:42,nonsec_a53_2_response_tx:42,nonsec_a53_3_response_tx:42,nonsec_a72_2_notify_tx:[103,117],nonsec_a72_2_response_tx:[103,117],nonsec_a72_3_notify_tx:[103,117],nonsec_a72_3_response_tx:[103,117],nonsec_a72_4_notify_tx:[103,117],nonsec_a72_4_response_tx:[103,117],nonsec_c6x_0_1_notify_tx:117,nonsec_c6x_0_1_response_tx:117,nonsec_c6x_1_1_notify_tx:117,nonsec_c6x_1_1_response_tx:117,nonsec_c7x_1_notify_tx:117,nonsec_c7x_1_response_tx:117,nonsec_dmsc2dm_notify_tx:[103,117],nonsec_dmsc2dm_response_tx:[42,103,117],nonsec_gpu_0_notify_tx:117,nonsec_gpu_0_response_tx:117,nonsec_gpu_response_tx:42,nonsec_high_priority_rx:[103,117],nonsec_icssg_0_notify_tx:117,nonsec_icssg_0_response_tx:[42,117],nonsec_low_priority_rx:[42,103,117],nonsec_m4_0_response_tx:42,nonsec_main_0_r5_0_notify_tx:[103,117],nonsec_main_0_r5_0_response_tx:[103,117],nonsec_main_0_r5_1_response_tx:42,nonsec_main_0_r5_2_notify_tx:[103,117],nonsec_main_0_r5_2_response_tx:[103,117],nonsec_main_0_r5_3_response_tx:42,nonsec_main_1_r5_0_notify_tx:117,nonsec_main_1_r5_0_response_tx:117,nonsec_main_1_r5_2_notify_tx:117,nonsec_main_1_r5_2_response_tx:117,nonsec_mcu_0_r5_0_notify_tx:[103,117],nonsec_mcu_0_r5_0_response_tx:[103,117],nonsec_mcu_0_r5_2_notify_tx:[103,117],nonsec_mcu_0_r5_2_response_tx:[103,117],nonsec_notify_resp_rx:[103,117],normal:[3,5,6,7,8,9,10,11,12,13,14,16,18,19,21,22,23,25,26,27,125,131],notat:21,note:[0,5,6,8,13,20,27,30,31,37,44,51,59,61,66,74,76,82,91,93,98,105,107,112,124,127,131],notif:[2,3,23,24,25,26,27],notifi:[3,26,72,88,103,117],notify_resp:[72,88,103,117],now:[15,21,24,25,26,120,125],num:5,num_match_iter:13,num_par:5,num_parents32:5,num_resourc:26,num_wait_iter:13,number:[2,3,5,6,8,11,12,13,14,15,16,20,24,25,26,27,30,41,42,55,57,70,72,77,86,88,102,103,116,117,120,123,127,128,129,131],numpar:5,nvic:[35,49,64,80],obtain:[19,21,121,124,129,131],occup:11,occur:[12,13,20,30,124],ocmc:[23,26,27],oct:[21,127,128,131],octet:[21,127],oem:127,oes_reg_index:30,ofc:25,off:[5,6,13,30],offer:[2,123,125],offici:25,offset:[12,13,30,33,46,128],often:[2,123],oid:[21,128],old:5,older:[5,131],onc:[5,6,13,20,24,25,26,30,36,50,65,81,97,111,121,123,131,132],one:[0,5,11,13,14,15,20,23,25,26,27,31,44,59,74,91,105,120,121,123,124,125,127,129,131],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,30,120,121,123,124,125,127,128,129,130,131,132],onto:23,open:[21,26,127,129,131,132],openssl:131,oper:[0,2,5,6,10,12,13,15,16,17,20,21,25,26,27,30,120,121,123,125,130,131],opt:[21,127,131],optim:[24,120],option:[0,2,5,8,11,12,13,20,23,24,26,27,31,43,44,58,59,73,74,89,91,104,105,118,121,122,131],order:[2,6,11,12,13,23,24,25,26,27,30,61,76,93,107,120,124,127,129,130],order_id:11,orderid:[11,12],organ:[31,44,59,74,91,105,120,123,125],origin:[5,11,12,25,125],origpar:5,os1:[34,48],os2:[34,48],osal:30,ospi_lvl_intr:110,otfa_intr_err_pend:110,otg_lvl:[64,80],otgirq:[96,110],other:[0,2,5,6,8,11,12,13,15,17,19,20,21,23,26,27,30,120,121,123,124,125,129,130,131,132],otherwis:[2,5,8,12,26,27,131],otp:[4,23,30,90,126,133],otp_config:27,otp_entri:27,otp_rev_id_sbl:18,otp_rev_id_sec_brdcfg:18,otp_rev_id_sysfw:18,out:[6,13,121,124,125,127,130,131,132],outer:21,outfifo_level:110,outform:131,outgo:[31,44,59,74,91,105],outgroup_level:110,outl_intr:[64,80,110],outp:[96,110],output:[5,8,12,21,26,30,31,44,59,74,91,105,125,130,131],output_binary_fil:26,outsid:[126,133],over:[2,13,22,27,30,120,132],overal:[6,13,23,26],overhead:13,overlap:[26,33,35,40,46,49,54,61,64,67,69,76,80,83,85,93,96,99,101,107,110,113,115,122],overrid:[13,21,124],overridden:124,overview:[2,129],ovrd:21,own:[5,10,11,12,13,23,24,26,47,61,62,76,78,93,94,107,108,121,123,124,129],owner:[10,11,12,13,26,30,47,62,78,94,108,123,124,129],owner_index:16,owner_permission_bit:16,owner_privid:16,ownership:[13,16,27,120,129],packet:[12,30],pad:[125,130],page:0,pair:[17,30,129],parallel:[0,24],paramet:[2,3,5,6,7,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,31,32,33,35,39,40,44,45,46,49,53,54,59,60,61,64,67,68,69,74,75,76,80,83,84,85,91,92,93,96,99,100,101,105,106,107,110,113,114,115,122,125],paramt:23,parent32:5,parent:[5,30,31,44,59,74,91,105],pars:[17,24,30],parser:21,part1:127,part:[7,11,12,13,17,21,24,25,30,33,35,39,40,46,49,53,54,61,64,67,68,69,76,80,83,84,85,93,96,99,100,101,107,110,113,114,115,120,127,131],parti:0,particular:[13,31,32,44,45,59,60,74,75,91,92,105,106],partit:[30,122],pass:[5,6,7,9,11,12,21,23,25,26,27,131],patch:[3,30],patch_vers:3,path:[5,42,57,72,88,103,117,124,131],pattern:128,paus:[12,30],payload:[2,20,21,130],pbu:128,pcie0_pend:[64,80],pcie10_pend:[64,80],pcie11_pend:[64,80],pcie12_pend:[64,80],pcie13_pend:[64,80],pcie14_pend:[64,80],pcie1_pend:[64,80],pcie2_pend:[64,80],pcie3_pend:[64,80],pcie4_pend:[64,80],pcie5_pend:[64,80],pcie6_pend:[64,80],pcie7_pend:[64,80],pcie8_pend:[64,80],pcie9_pend:[64,80],pcie_cpts_comp:[49,64,80,96,110],pcie_cpts_genf0:[49,64,80,96,110],pcie_cpts_hw1_push:[49,64,80,96,110],pcie_cpts_hw2_push:[49,64,80,96,110],pcie_cpts_pend:[64,80,96,110],pcie_cpts_sync:[49,64,80,96,110],pcie_downstream_puls:[96,110],pcie_dpa_puls:96,pcie_error_puls:[96,110],pcie_flr_puls:[96,110],pcie_hot_reset_puls:[96,110],pcie_legacy_puls:[96,110],pcie_link_state_puls:[96,110],pcie_local_level:[96,110],pcie_phy_level:[96,110],pcie_ptm_valid_puls:[49,96,110],pcie_pwr_state_puls:[96,110],pd_get:30,pd_init:30,pd_inv_dep_data:30,pd_put:30,pd_rstdne_timeout:30,pd_trans_timeout:30,pdk:17,pdma_cpsw0_rx:[68,84],pdma_cpsw0_tx:[68,84],pdma_debug_cc_rx:[68,84],pdma_debug_main_rx:[68,84],pdma_debug_mcu_rx:[68,84],pdma_main0_mcan0_rx:39,pdma_main0_mcan0_tx:39,pdma_main0_mcasp0_rx:[68,84],pdma_main0_mcasp0_tx:[68,84],pdma_main0_mcasp1_rx:[68,84],pdma_main0_mcasp1_tx:[68,84],pdma_main0_mcasp2_rx:[68,84],pdma_main0_mcasp2_tx:[68,84],pdma_main0_mcspi0_rx:[39,53],pdma_main0_mcspi0_tx:[39,53],pdma_main0_mcspi1_rx:[39,53],pdma_main0_mcspi1_tx:[39,53],pdma_main0_mcspi2_rx:[39,53],pdma_main0_mcspi2_tx:[39,53],pdma_main0_mcspi3_rx:53,pdma_main0_mcspi3_tx:53,pdma_main0_uart0_rx:53,pdma_main0_uart0_tx:53,pdma_main0_uart1_rx:53,pdma_main0_uart1_tx:53,pdma_main1_adc0_rx:53,pdma_main1_mcan0_rx:53,pdma_main1_mcan0_tx:53,pdma_main1_mcan1_rx:53,pdma_main1_mcan1_tx:53,pdma_main1_mcspi4_rx:53,pdma_main1_mcspi4_tx:53,pdma_main1_spi0_rx:[68,84],pdma_main1_spi0_tx:[68,84],pdma_main1_spi1_rx:[68,84],pdma_main1_spi1_tx:[68,84],pdma_main1_spi2_rx:[68,84],pdma_main1_spi2_tx:[68,84],pdma_main1_spi3_rx:[68,84],pdma_main1_spi3_tx:[68,84],pdma_main1_spi4_rx:[68,84],pdma_main1_spi4_tx:[68,84],pdma_main1_uart0_rx:39,pdma_main1_uart0_tx:39,pdma_main1_uart1_rx:39,pdma_main1_uart1_tx:39,pdma_main1_uart2_rx:[39,53],pdma_main1_uart2_tx:[39,53],pdma_main1_uart3_rx:[39,53],pdma_main1_uart3_tx:[39,53],pdma_main1_uart4_rx:[39,53],pdma_main1_uart4_tx:[39,53],pdma_main1_uart5_rx:[39,53],pdma_main1_uart5_tx:[39,53],pdma_main1_uart6_rx:[39,53],pdma_main1_uart6_tx:[39,53],pdma_main1_usart0_rx:[68,84],pdma_main1_usart0_tx:[68,84],pdma_main1_usart1_rx:[68,84],pdma_main1_usart1_tx:[68,84],pdma_main1_usart2_rx:[68,84],pdma_main1_usart2_tx:[68,84],pdma_mcasp_mcasp0_rx:39,pdma_mcasp_mcasp0_tx:39,pdma_mcasp_mcasp1_rx:39,pdma_mcasp_mcasp1_tx:39,pdma_mcasp_mcasp2_rx:39,pdma_mcasp_mcasp2_tx:39,pdma_mcu0_adc12_rx:[68,84],pdma_mcu0_adc12_tx:[68,84],pdma_mcu1_mcan0_rx:[68,84],pdma_mcu1_mcan0_tx:[68,84],pdma_mcu1_mcan1_rx:[68,84],pdma_mcu1_mcan1_tx:[68,84],pdma_mcu1_spi0_rx:[68,84],pdma_mcu1_spi0_tx:[68,84],pdma_mcu1_spi1_rx:[68,84],pdma_mcu1_spi1_tx:[68,84],pdma_mcu1_spi2_rx:[68,84],pdma_mcu1_spi2_tx:[68,84],pdma_mcu1_usart0_rx:[68,84],pdma_mcu1_usart0_tx:[68,84],peer:30,pem:131,pend:6,pend_intr:[64,80,96,110],per0:[36,50,65,81,97,111],per1:[36,50,65,81,111],per:[2,11,12,13,23,24,25,26,27,30,31,44,59,74,77,91,105,121,124,131],perf_ctrl:12,perf_ctrl_timeout_cnt:12,perform:[2,7,10,11,12,13,15,16,19,20,21,22,25,26,27,30,119,120,121,123,124,125,126,129,133],peripher:[0,8,25,26,43,58,73,89,104,118,120,122,127],perman:123,permiss:[11,16,27,47,62,78,94,108,123,129],permit:[13,23,32,34,37,41,42,43,45,48,51,55,57,58,60,63,66,70,72,73,75,79,82,86,88,89,92,95,98,102,103,104,106,109,112,116,117,118,119,120],perspect:[24,31,44,59,74,91,105,124],physic:[2,3,13,19,23,25,26,27,37,51,66,82,98,112,120,131],pick:21,piec:[3,123],pin:25,pinmux:25,pipelin:13,piyali:26,pka:[0,129],pkh:125,pktdma:[0,2,12],pktdma_cfg:39,pktdma_rx:[39,53],pktdma_rx_chan_error:[35,49],pktdma_rx_flow_complet:[35,49],pktdma_rx_flow_firewal:[35,49],pktdma_rx_flow_starv:[35,49],pktdma_tx:[39,53],pktdma_tx_chan_error:[35,49],pktdma_tx_flow_complet:[35,49],place:[2,5,10,13,21,23,24,26,27,125,127,131],placement:2,plain:[13,23,26,127],plain_key_cnt:127,plain_key_rev:127,plain_keywr_min_vers:127,plain_mek_opt:127,plain_mpk_opt:127,plain_msv:127,plain_swrev_sbl:127,plain_swrev_sec_brdcfg:127,plain_swrev_sysfw:127,plaintext:127,platform:[22,122],pleas:[6,13,20,21,23,25,26,27,120,122,123,124,127,129,130,131,132],pll:[25,90],pllfrac2_ssmod_16fft_main_0:111,pllfrac2_ssmod_16fft_main_13:111,pllfrac2_ssmod_16fft_main_14:111,pllfrac2_ssmod_16fft_main_15:111,pllfrac2_ssmod_16fft_main_16:111,pllfrac2_ssmod_16fft_main_17:111,pllfrac2_ssmod_16fft_main_18:111,pllfrac2_ssmod_16fft_main_19:111,pllfrac2_ssmod_16fft_main_1:111,pllfrac2_ssmod_16fft_main_23:111,pllfrac2_ssmod_16fft_main_25:111,pllfrac2_ssmod_16fft_main_2:111,pllfrac2_ssmod_16fft_main_3:111,pllfrac2_ssmod_16fft_main_4:111,pllfrac2_ssmod_16fft_main_5:111,pllfrac2_ssmod_16fft_main_6:111,pllfrac2_ssmod_16fft_main_7:111,pllfrac2_ssmod_16fft_main_8:111,pllfrac2_ssmod_16fft_mcu_0:111,pllfrac2_ssmod_16fft_mcu_1:111,pllfrac2_ssmod_16fft_mcu_2:111,pllfracf_ssmod_16fft_main_0:[36,50,97],pllfracf_ssmod_16fft_main_12:[36,50,97,111],pllfracf_ssmod_16fft_main_14:[50,97],pllfracf_ssmod_16fft_main_15:36,pllfracf_ssmod_16fft_main_16:36,pllfracf_ssmod_16fft_main_17:36,pllfracf_ssmod_16fft_main_1:[36,50,97],pllfracf_ssmod_16fft_main_2:[36,50],pllfracf_ssmod_16fft_main_3:97,pllfracf_ssmod_16fft_main_4:97,pllfracf_ssmod_16fft_main_8:[36,50,97],pllfracf_ssmod_16fft_mcu_0:[36,50,97],pllfracf_ssmod_16fft_mcu_1:97,pllfracf_ssmod_16fft_mcu_2:97,plu:12,pm_bcfg_hash:21,pm_dev_init:30,pm_init:30,pm_sys_reset:30,pmboardcfghash:[21,125],pme_gen_lvl:[64,80],pmmc:5,point:[3,13,17,20,24,25,26,30,120,131],pointer:[5,11,12,23,25,26,27,125],pointrpend:[64,80,96,110],polic:[2,13],polici:129,poll:[5,20],pool:13,popul:[2,19,25,26,27,121,125,127,128,130],por:123,port:[19,20,21,124,127,131],portion:[26,27,129,132],posit:[6,30,128],possess:121,possibl:[3,5,6,11,13,26,121],post:[26,30],potenti:30,power:[0,3,6,7,13,23,28,31,32,44,45,59,60,74,75,91,92,105,106,131,133],powerdomain:30,pppp:131,pr1_edc0_latch0_in:[35,49,64,80,110],pr1_edc0_latch1_in:[35,49,64,80,110],pr1_edc0_sync0_out:[35,49,64,80,110],pr1_edc0_sync1_out:[35,49,64,80,110],pr1_edc1_latch0_in:[49,64,80,110],pr1_edc1_latch1_in:[49,64,80,110],pr1_edc1_sync0_out:[49,64,80,110],pr1_edc1_sync1_out:[49,64,80,110],pr1_host_intr_pend:[64,80,110],pr1_host_intr_req:[35,49,64,80,110],pr1_iep0_cap_intr_req:[35,49,64,80,110],pr1_iep0_cmp_intr_req:[35,49,64,80,110],pr1_iep1_cap_intr_req:[49,64,80,110],pr1_iep1_cmp_intr_req:[49,64,80,110],pr1_rx_sof_intr_req:[64,80,110],pr1_slv_intr:[35,49,64,80,110],pr1_tx_sof_intr_req:[64,80,110],precaut:23,preclud:26,predefin:[120,122,123],prefix:2,prepar:2,prepend:2,present:[2,3,5,12,20,24,27,30,121,131],preserv:21,presum:23,prevent:[6,13,15,25,26,120,123,124,129,131],previou:120,previous:13,prf:121,primari:[2,19,20,26,27,120,128,129],prime:24,primer:[126,133],print:[30,131],print_freq:5,printf:5,prior:[5,6,8,12,13,30],prioriti:[2,12,23,26,30],priv:[16,21,30],privat:[125,127,128,130],privid:121,priviledg:2,privileg:[2,21,47,62,78,94,108,124,131],privilig:121,probabl:13,proc_access_list:27,proc_access_mast:27,proc_access_secondari:27,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133],proc_id:13,proce:131,procedur:[121,131],proceess:19,process:[0,2,3,5,6,7,8,9,11,12,13,16,19,20,21,23,27,34,41,42,48,55,57,63,70,72,79,86,88,95,102,103,109,116,117,122,123,127,130,131,132],processor:[0,2,4,8,21,23,26,34,42,48,57,63,72,79,88,90,95,103,109,117,131,132],processor_access_list:27,processor_acl_list:27,processor_id:[13,27],produc:121,product:[25,120,131],profil:23,program:[2,6,8,9,10,11,12,16,17,18,21,25,26,27,30,36,50,65,81,97,111,127,128,132],programm:[11,15,123],programmed_st:[5,6],progress:30,project:26,prompt:[21,127,128,131],proper:[2,25],properli:[25,30],protect:[0,17,21,25,27,120,121,123,124,125,127,130,132],protocol:[2,12,131],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,127,131],proxi:[0,2,4,5,8,10,12,16,23,27,30,90,124],proxy_cfg:[9,30],proxy_cfg_respons:9,proxy_init:30,proxy_oes_get:30,proxy_oes_set:30,psc:[6,13,25,30],psc_inv_data:30,pseudo:[5,121],pseudorandom:121,psi:[0,2,4,12,30,90],psil:[10,129],psil_dst_thread:30,psil_init:30,psil_pair:30,psil_read:30,psil_src_thread:30,psil_src_thread_p:30,psil_thread:30,psil_thread_cfg_reg_addr:30,psil_thread_cfg_reg_val_hi:30,psil_thread_cfg_reg_val_lo:30,psil_thread_dis:30,psil_thread_en:30,psil_to:12,psil_to_tout:12,psil_to_tout_cnt:12,psil_unpair:30,psil_writ:30,psinfo:30,psuedo:5,pub:21,pub_boardcfg_rm_tisci:26,pulsar_0:[62,78,94,108],pulsar_1:[62,78,94,108],purpos:[0,13,21,30,34,48,63,79,95,109,121,122,123,125,129,131],put:[30,127],put_actflag_aesenc_bmek:127,put_actflag_aesenc_bmpkh:127,put_actflag_aesenc_ext_otp:127,put_actflag_aesenc_smek:127,put_actflag_aesenc_smpkh:127,put_actflag_plain_key_cnt:127,put_actflag_plain_key_rev:127,put_actflag_plain_mek_opt:127,put_actflag_plain_mpk_opt:127,put_actflag_plain_msv:127,put_actflag_plain_swrev_sbl:127,put_actflag_plain_swrev_sec_brdcfg:127,put_actflag_plain_swrev_sysfw:127,put_aesenc_bmek:127,put_aesenc_bmpkh:127,put_aesenc_ext_otp:127,put_aesenc_smek:127,put_aesenc_smpkh:127,put_enc_aes_kei:127,put_enc_bmpk_signed_aes_kei:127,put_enc_smpk_signed_aes_kei:127,put_indx_aesenc_ext_otp:127,put_iv_aesenc_bmek:127,put_iv_aesenc_bmpkh:127,put_iv_aesenc_ext_otp:127,put_iv_aesenc_smek:127,put_iv_aesenc_smpkh:127,put_plain_key_cnt:127,put_plain_key_rev:127,put_plain_keywr_min_v:127,put_plain_mek_opt:127,put_plain_mpk_opt:127,put_plain_msv:127,put_plain_swrev_sbl:127,put_plain_swrev_sec_brdcfg:127,put_plain_swrev_sysfw:127,put_rs_aesenc_bmek:127,put_rs_aesenc_bmpkh:127,put_rs_aesenc_ext_otp:127,put_rs_aesenc_smek:127,put_rs_aesenc_smpkh:127,put_size_aesenc_bmek:127,put_size_aesenc_bmpkh:127,put_size_aesenc_ext_otp:127,put_size_aesenc_smek:127,put_size_aesenc_smpkh:127,put_size_enc_a:127,put_size_enc_bmpk_signed_a:127,put_size_enc_smpk_signed_a:127,put_wprp_aesenc_ext_otp:127,qmode:11,qos:12,qqqq:131,queri:[5,15,16,26,123],query_freq_resp:5,question:16,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,25,26,27,30],quick:[120,122],quietli:[11,12],quirk:0,r5_0:[34,48,63,72,79,88,95,109],r5_1:[48,63,72,79,88,109],r5_2:[63,72,79,88],r5_3:[63,72,79,88],r5_cl0_c0:[66,82,131],r5_cl0_c1:[66,82,131],r5_lpsc:13,r5_reset:13,r5f:[0,2,13,50,97,111],r5fss0_core0:[37,42,51,57,98,103,112,117],r5fss0_core1:[51,57,98,103,112,117],r5fss1_core0:[51,57,112,117],r5fss1_core1:[51,57,112,117],ra_init:30,ra_inst:26,ram:[3,9,13],random:[21,121,125,127,130,131],randomli:[17,121],randomstr:[21,125],rang:[3,5,9,11,12,20,23,30,33,35,39,40,41,46,49,53,54,55,61,63,64,67,68,69,70,76,79,80,83,84,85,86,93,96,99,100,101,102,107,110,113,114,115,116],range_num:26,range_num_sec:26,range_start:26,range_start_sec:26,rapidli:5,rare:5,rat:13,rat_exp_intr:110,rate:[5,13],rather:5,rational:13,raw:125,rchan_rcfg:12,rchan_rcq:12,rchan_rflow_rng:12,rchan_rpri_ctrl:12,rchan_rst_sch:12,rchan_thrd_id:10,read:[2,3,4,9,11,12,13,14,17,20,21,22,25,27,30,36,42,47,50,57,62,65,72,78,81,88,94,97,103,108,111,117,120,121,124,126,127,129,131,132,133],readabl:[3,30,31,44,59,74,91,105],readback:124,readi:[3,13,24],real:[5,8,10,11,12,26],realli:120,reamin:27,reason:[11,13,23,25,26,120,123],reboot:[30,121,123],rec_intr_pend:[64,80,96,110],receipt:[25,27],receiv:[2,3,5,10,13,23,27,30,33,46,61,64,76,80,93,96,107,110,121,132],recept:26,reciev:[0,24],recommend:[23,25,26,120,121],reconfigur:[7,23,25],record:11,recov:13,recoveri:[7,13,27],reduc:[26,27,125,127,128],redund:[127,128],ref:[8,10,11,12,26],refer:[0,2,5,6,13,17,23,24,25,26,27,36,47,50,62,65,78,81,94,97,108,111,120,122,123,124,127,128,129,130,131],reflect:[21,24,25,26,131],refresh:123,regard:[0,2,6,12],regardless:[5,6],region:[0,9,10,11,12,30,122,123,129,132],regist:[2,5,8,9,11,12,13,14,15,16,20,21,25,26,27,30,36,50,65,81,97,111,121,123,128],regular:[23,26],reject:[12,23,26,33,35,40,46,49,54,61,64,67,69,76,80,83,85,93,96,99,101,107,110,113,115],rel:5,relat:[12,121,129],relationship:3,releas:[0,2,6,26,121,129,132],release_processor:13,relev:[13,21,120],reli:125,relinquish:13,reloc:3,remain:[0,3,5,20,25,27,120,124,125,127,131],remot:10,remov:[23,132],reorder:131,repeat:[20,120],replac:[11,21,122,127,128],repons:0,report:[13,26,30,131],repres:[5,21,26,30,31,32,34,37,41,42,44,45,48,51,55,57,59,60,63,66,70,72,74,75,79,82,86,88,91,92,95,98,102,103,105,106,109,112,116,117,128],represent:[21,128],reprogram:124,req:[21,127,128,131],req_distinguished_nam:[21,127,128,131],request:[0,3,5,6,7,10,14,15,16,17,18,19,22,23,24,25,26,27,30,33,35,39,40,46,49,53,54,61,64,67,68,69,76,80,83,84,85,93,96,99,100,101,107,110,113,114,115,121,132],request_processor:13,requir:[0,2,5,6,8,11,13,16,19,20,21,23,25,26,27,30,33,35,39,40,46,49,53,54,61,64,67,68,69,76,80,83,84,85,93,96,99,100,101,107,110,113,114,115,120,121,122,124,125,127,128,129,130,131,132],requisit:5,resasg:26,resasg_entri:26,resasg_entries_s:26,resasg_firewall_cfg:30,resasg_fwl_ch:30,resasg_fwl_id:30,resasg_subtype_bcdma_block_copy_chan:[41,55],resasg_subtype_bcdma_ring_block_copy_chan:[41,55],resasg_subtype_bcdma_ring_split_tr_rx_chan:[41,55],resasg_subtype_bcdma_ring_split_tr_tx_chan:[41,55],resasg_subtype_bcdma_split_tr_rx_chan:[41,55],resasg_subtype_bcdma_split_tr_tx_chan:[41,55],resasg_subtype_global_event_sevt:[41,55,70,86,102,116],resasg_subtype_global_event_trigg:[41,55,70,86,102,116],resasg_subtype_ia_bcdma_chan_data_completion_o:[41,55],resasg_subtype_ia_bcdma_chan_error_o:[41,55],resasg_subtype_ia_bcdma_chan_ring_completion_o:[41,55],resasg_subtype_ia_bcdma_rx_chan_data_completion_o:[41,55],resasg_subtype_ia_bcdma_rx_chan_error_o:[41,55],resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:[41,55],resasg_subtype_ia_bcdma_tx_chan_data_completion_o:[41,55],resasg_subtype_ia_bcdma_tx_chan_error_o:[41,55],resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:[41,55],resasg_subtype_ia_pktdma_rx_chan_error_o:[41,55],resasg_subtype_ia_pktdma_rx_flow_completion_o:[41,55],resasg_subtype_ia_pktdma_rx_flow_firewall_o:[41,55],resasg_subtype_ia_pktdma_rx_flow_starvation_o:[41,55],resasg_subtype_ia_pktdma_tx_chan_error_o:[41,55],resasg_subtype_ia_pktdma_tx_flow_completion_o:[41,55],resasg_subtype_ia_timermgr_evt_o:[41,55],resasg_subtype_ia_vint:[41,55,70,86,102,116],resasg_subtype_ir_output:[41,55,70,86,102,116],resasg_subtype_pktdma_cpsw_rx_chan:[41,55],resasg_subtype_pktdma_cpsw_tx_chan:[41,55],resasg_subtype_pktdma_flow_cpsw_rx_chan:[41,55],resasg_subtype_pktdma_flow_icssg_0_rx_chan:55,resasg_subtype_pktdma_flow_icssg_1_rx_chan:55,resasg_subtype_pktdma_flow_saul_rx_0_chan:[41,55],resasg_subtype_pktdma_flow_saul_rx_1_chan:[41,55],resasg_subtype_pktdma_flow_saul_rx_2_chan:[41,55],resasg_subtype_pktdma_flow_saul_rx_3_chan:[41,55],resasg_subtype_pktdma_flow_unmapped_rx_chan:[41,55],resasg_subtype_pktdma_icssg_0_rx_chan:55,resasg_subtype_pktdma_icssg_0_tx_chan:55,resasg_subtype_pktdma_icssg_1_rx_chan:55,resasg_subtype_pktdma_icssg_1_tx_chan:55,resasg_subtype_pktdma_ring_cpsw_rx_chan:[41,55],resasg_subtype_pktdma_ring_cpsw_tx_chan:[41,55],resasg_subtype_pktdma_ring_icssg_0_rx_chan:55,resasg_subtype_pktdma_ring_icssg_0_tx_chan:55,resasg_subtype_pktdma_ring_icssg_1_rx_chan:55,resasg_subtype_pktdma_ring_icssg_1_tx_chan:55,resasg_subtype_pktdma_ring_saul_rx_0_chan:[41,55],resasg_subtype_pktdma_ring_saul_rx_1_chan:[41,55],resasg_subtype_pktdma_ring_saul_rx_2_chan:[41,55],resasg_subtype_pktdma_ring_saul_rx_3_chan:[41,55],resasg_subtype_pktdma_ring_saul_tx_0_chan:[41,55],resasg_subtype_pktdma_ring_saul_tx_1_chan:[41,55],resasg_subtype_pktdma_ring_unmapped_rx_chan:[41,55],resasg_subtype_pktdma_ring_unmapped_tx_chan:[41,55],resasg_subtype_pktdma_saul_rx_0_chan:[41,55],resasg_subtype_pktdma_saul_rx_1_chan:[41,55],resasg_subtype_pktdma_saul_rx_2_chan:[41,55],resasg_subtype_pktdma_saul_rx_3_chan:[41,55],resasg_subtype_pktdma_saul_tx_0_chan:[41,55],resasg_subtype_pktdma_saul_tx_1_chan:[41,55],resasg_subtype_pktdma_unmapped_rx_chan:[41,55],resasg_subtype_pktdma_unmapped_tx_chan:[41,55],resasg_subtype_proxy_proxi:[70,86,102,116],resasg_subtype_ra_error_o:[41,55,70,86,102,116],resasg_subtype_ra_generic_ipc:55,resasg_subtype_ra_gp:[70,86,102,116],resasg_subtype_ra_monitor:[26,70,86,102,116],resasg_subtype_ra_udmap_rx:[70,86,102,116],resasg_subtype_ra_udmap_rx_h:[70,86,102,116],resasg_subtype_ra_udmap_rx_uh:[102,116],resasg_subtype_ra_udmap_tx:[70,86,102,116],resasg_subtype_ra_udmap_tx_ext:[70,86,116],resasg_subtype_ra_udmap_tx_h:[70,86,102,116],resasg_subtype_ra_udmap_tx_uh:[102,116],resasg_subtype_ra_virtid:[41,55,70,86,102,116],resasg_subtype_udmap_global_config:[41,55,70,86,102,116],resasg_subtype_udmap_invalid_flow_o:[70,86,102,116],resasg_subtype_udmap_rx_chan:[70,86,102,116],resasg_subtype_udmap_rx_flow_common:[70,86,102,116],resasg_subtype_udmap_rx_hchan:[70,86,102,116],resasg_subtype_udmap_rx_uhchan:[102,116],resasg_subtype_udmap_tx_chan:[70,86,102,116],resasg_subtype_udmap_tx_echan:[70,86,116],resasg_subtype_udmap_tx_hchan:[70,86,102,116],resasg_subtype_udmap_tx_uhchan:[102,116],resasg_utyp:30,resasg_validate_host:30,resasg_validate_resourc:30,resend:[7,20],resent:20,reserv:[2,3,5,6,11,12,13,17,21,25,26,30,33,35,39,40,46,49,53,54,61,64,67,68,69,76,80,83,84,85,93,96,99,100,101,107,110,113,114,115,129,131],reserved_cfg_entri:27,reset:[2,4,5,6,13,20,21,30,119,122,123,130],resetdon:30,resetvec:21,resid:8,resourc:[0,3,6,7,13,16,23,27,28,32,33,35,40,43,45,46,47,49,54,58,60,61,62,63,64,67,69,73,75,76,78,79,80,83,85,89,90,92,93,94,96,99,101,104,106,107,108,110,113,115,118,120,132,133],resource_get:30,resource_get_range_num:30,resource_get_range_start:30,resource_get_secondary_host:30,resource_get_subtyp:30,resource_get_typ:30,respect:[125,127],respfreq_hz:5,respon:15,respond:[3,5],respons:[0,3,5,6,7,10,13,14,16,17,18,19,20,22,23,24,25,26,27,30,42,57,72,88,103,117,120,121,122,123,128,132],rest:[0,2,13,124,125,131],restor:[5,13],restrict:[12,30,124,129],result:[2,5,8,9,11,12,26,30,41,55,70,86,102,116,121,124,128],ret:5,retain:121,retent:[5,6,30],retention_get:30,retention_put:30,retriev:[3,6,11,16,26,30],reus:21,rev:[17,26,127],revers:5,review:20,revis:[4,17,26,27,30,123,125,127,130],rflow_rf:12,rflow_rfa:12,rflow_rfb:12,rflow_rfc:12,rflow_rfd:12,rflow_rff:12,rflow_rfg:12,rflow_rfh:12,rflowfwstat:12,rflowfwstat_pend:12,rgx:109,right:[5,26],ring:[0,2,4,8,12,23,30,35,49,64,80,90,96,110,124,132],ring_ba_hi:11,ring_ba_lo:11,ring_ba_lo_hi:30,ring_ba_lo_lo:30,ring_configur:30,ring_control2:11,ring_count_hi:30,ring_count_lo:30,ring_get_cfg:30,ring_mod:30,ring_mon_cfg:[11,30],ring_mon_cfg_respons:11,ring_monitor_mod:30,ring_monitor_queu:30,ring_monitor_sourc:30,ring_oes_get:30,ring_oes_set:30,ring_orderid:[11,30],ring_siz:[11,30],ring_validate_index:30,ring_virtid:30,ringacc:11,ringacc_control:11,ringacc_data0:11,ringacc_data1:11,ringacc_occ_j:11,ringacc_queu:11,rm_bcfg_hash:21,rm_boardcfg:26,rm_core_init:30,rm_init:30,rma:127,rmboardcfghash:[21,125],role:23,rollback:[0,21,27,125,130],rom:[19,21,25,28,36,50,65,81,97,111,125,127,131,133],rom_msg_cert_auth_fail:24,rom_msg_cert_auth_pass:24,rom_msg_m3_to_r5_m3fw_result:24,rom_msg_r5_to_m3_m3fw:24,root:[0,2,18,19,23,26,123,124,125,127,131],round:23,rout:[12,26,30],router:[0,2,8,26],routin:121,row:[17,21,77,123,127,128],row_idx:15,row_mask:15,row_soft_lock:15,row_val:15,rsa:[0,127],rsdv2:21,rsdv3:21,rsvd1:21,rsvd2:21,rsvd3:21,rsvd:[2,27],rto:[0,2],rule:[21,26],rules_fil:26,run:[0,2,3,5,13,20,24,26,30,120,121,123,124,126,131,132,133],runtim:[4,20,26,27,30,43,58,73,89,90,104,118,130,131],rwcd:[47,62,78,94,108],rwd:[47,62,78,94,108],rx_atyp:12,rx_burst_siz:12,rx_chan:[61,76,93,107],rx_chan_typ:12,rx_desc_typ:12,rx_dest_qnum:12,rx_dest_tag_hi:12,rx_dest_tag_hi_sel:12,rx_dest_tag_lo:12,rx_dest_tag_lo_sel:12,rx_einfo_pres:12,rx_error_handl:12,rx_fdq0_sz0_qnum:12,rx_fdq0_sz1_qnum:12,rx_fdq0_sz2_qnum:12,rx_fdq0_sz3_qnum:12,rx_fdq1_qnum:12,rx_fdq1_sz0_qnum:12,rx_fdq2_qnum:12,rx_fdq2_sz0_qnum:12,rx_fdq3_qnum:12,rx_fdq3_sz0_qnum:12,rx_fetch_siz:12,rx_hchan:[61,76,93,107],rx_ignore_long:12,rx_ignore_short:12,rx_orderid:12,rx_pause_on_err:12,rx_prioriti:12,rx_ps_locat:12,rx_psinfo_pres:12,rx_qo:12,rx_sched_prior:12,rx_size_thresh0:12,rx_size_thresh1:12,rx_size_thresh2:12,rx_size_thresh_en:12,rx_sop_offset:12,rx_src_tag_hi:12,rx_src_tag_hi_sel:12,rx_src_tag_lo:12,rx_src_tag_lo_sel:12,rx_uhchan:[93,107],rxcq_qnum:12,sa2:2,sa2ul:[14,126,132,133],sa2ul_dkek_key_len:14,sa2ul_inst:14,sa3_ss0_pktdma_0:[33,40],sa3_ss0_ringacc_0:40,sa_ul_pka:[64,80,110],sa_ul_trng:[64,80,110],safeti:[0,122],salt:[21,125],same:[0,2,5,6,11,20,21,26,27,30,34,48,63,79,95,109,119,121,123,125,128,131],sane:13,satisfi:5,saul0_rx:[39,53,68,84],saul0_tx:[39,53,68,84],saul_rx_0_chan:[33,40,46,54],saul_rx_1_chan:[33,40,46,54],saul_rx_2_chan:[33,40,46,54],saul_rx_3_chan:[33,40,46,54],saul_tx_0_chan:[33,40,46,54],saul_tx_1_chan:[33,40,46,54],save:11,sbl:[18,24,127],scalabl:26,scale:23,scaling_factor:23,scaling_profil:23,scan:13,scenario:[0,13],schedul:[12,26,30],scheme:120,sci:[2,15,16,19,23,24,25,27,30],sciserv:0,script:26,sdbg_debug_ctrl:21,sdk:2,search:5,sec:[20,127,131],sec_bcfg_enc_iv:21,sec_bcfg_enc_r:21,sec_bcfg_hash:21,sec_bcfg_key_derive_index:21,sec_bcfg_key_derive_salt:21,sec_bcfg_ver:21,sec_boot_ctrl:21,sec_debug_core_sel:21,secboardcfghash:[21,125],secboardcfgv:[21,125],secmgr_swrv_status_reg_i:128,second:[13,26],secondari:[8,26,30,127,128],secondary_host:[8,26],secondarybootload:24,secproxi:23,secreci:121,secret:[25,27,132],section:[2,11,12,13,21,24,26,27,31,33,35,39,40,44,46,47,49,53,54,59,61,62,64,67,68,69,74,76,78,80,83,84,85,91,93,94,96,99,100,101,105,107,108,110,113,114,115,120,121,124,129,130,131],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,23,24,25,26,28,29,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,120,121,122,123,124,126,128,129,133],see:[3,5,6,12,13,14,19,20,21,26,27,30,42,57,72,88,103,117,121,123,124,125,127,131],seen:30,select:[5,11,23,30,131],selector:[12,30],self:13,send:[2,3,5,11,23,24,25,26,27,30,41,55,70,86,102,116,124],send_receive_with_timeout:5,sender:[2,132],sensit:[120,129],sent:[2,3,5,18,22,23,24,25,26,27,30,36,50,65,81,97,111,124,125,132],separ:[0,2,11,13,23,26,27,121,125],seq:2,sequenc:[2,3,5,21,24,25,26,43,58,73,89,104,118,120,125,127,128,131,132],serv:[23,26],server:24,servic:[0,2,24,26,27,120,129],set:[0,2,3,5,6,9,10,11,12,15,18,20,21,23,25,26,27,30,36,43,50,58,65,73,81,89,97,104,111,118,120,121,123,124,125,127,128,129,131,132],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:30,set_processor_config:[13,21],set_processor_control:13,set_processor_suspend_readi:13,sete:18,setup:[5,9,13,123],sever:3,sevt:[35,49,64,80,96,110],sfals:8,sgx544:[63,79],sha2:[0,21,125,130],sha512:[128,131],sha:[21,127],shall:[13,120],share:[3,6,26,61,76,93,107,121,131],shatyp:[21,128],shavalu:[21,128],she:0,shift:[12,128],should:[2,5,13,17,19,20,21,24,26,30,37,51,66,82,98,112,120,127,131],show:[21,26,125,131,132],shown:[2,21,26,124,125,130,131],shutdown:13,side:[14,22,120,121,123,127,132],sigend:127,sign:[17,18,19,20,23,25,26,27,30,126,127,131,133],signatur:[20,131],signific:128,significand:30,signing_config:131,silicon:[13,25],similar:[2,13,120,124,131],similarli:5,simpl:16,simplest:120,simplifi:5,simutan:23,sinc:[0,2,6,13,21,23,25,120],singl:[13,24,26,30,121,123,125,131],single_cor:13,singlecore_onli:13,situat:[24,121],size:[3,11,13,14,20,21,23,25,26,27,30,121,127,128],size_byt:11,sizeof:[5,23,128],skip:[21,131],slave:[2,124],slight:0,slightli:6,slot:[47,62,78,94,108],small:5,smaller:123,smek:[17,127],smpk:[17,127,128,131],smpkh:[17,127],snapshot:5,snippet:[5,128],snoop:13,soc:[0,2,3,5,6,7,8,9,10,11,12,13,17,20,21,23,24,25,26,27,30,32,33,34,35,36,37,39,40,41,42,43,45,46,48,49,50,51,53,54,55,56,57,58,60,61,63,64,65,66,67,68,69,70,71,72,73,75,76,77,79,80,81,82,83,84,85,86,87,88,89,92,93,95,96,97,98,99,100,101,102,103,104,106,107,109,110,111,112,113,114,115,116,117,118,119,120,122,123,124,127,129,132,133],soc_doc_am6_public_host_desc_host_list:23,soc_events_in:110,soc_events_in_64:117,soc_events_in_65:117,soc_events_in_66:117,soc_events_in_67:117,soc_events_in_68:117,soc_events_in_69:117,soc_events_in_70:117,soc_events_in_71:117,soc_events_in_72:117,soc_events_in_732:117,soc_events_in_733:117,soc_events_in_734:117,soc_events_in_735:117,soc_events_in_73:117,soc_events_out_level:110,soc_phys_addr_t:16,soc_uid:19,soft:123,softwar:[2,3,7,20,23,24,25,26,120,121,123,124,125,127,128,129,130,131],sofwar:18,some:[5,6,8,9,11,12,13,23,32,33,34,35,39,40,45,46,48,49,53,54,60,61,63,64,67,68,69,75,76,79,80,83,84,85,92,93,95,96,99,100,101,106,107,109,110,113,114,115,124,130,132],soon:121,sop:30,sort:26,sound:120,sourc:[5,6,8,10,11,12,30,31,44,59,74,91,105,125],space:5,span:[120,124],special:[6,13,21,31,44,59,74,91,105,131],specif:[0,2,3,5,6,12,14,15,19,21,22,23,24,25,26,30,33,35,39,40,43,46,49,53,54,58,61,64,67,68,69,73,76,80,83,84,85,89,93,96,99,100,101,104,107,110,113,114,115,118,119,120,121,122,123,124,127,131,132,133],specifi:[8,10,11,12,13,15,16,19,20,21,22,23,24,25,26,27,30,31,32,34,44,45,48,59,60,63,74,75,79,91,92,95,105,106,109,123,125,127,131,132],spectrum:5,speed:120,spi:[35,49,64,80,96,110],spi_64:[42,57,103,117],spi_65:[42,57,103,117],spi_66:[42,57,103,117],spi_67:[42,57,103,117],spi_68:[103,117],spi_69:[103,117],spi_70:[103,117],spi_71:[103,117],spi_72:[103,117],spi_732:117,spi_733:117,spi_734:117,spi_735:117,spi_73:[103,117],spl:24,split:[0,12,13,127],split_tr_rx_chan:[33,40,46,54],split_tr_tx_chan:[33,40,46,54],spmkh:127,spread:5,sproxi:[42,57,72,88,103,117],sproxy_priv:[47,62,78,94,108],sr1:[124,133],sr2:133,sram:[3,13,23,24,26,27],src_id:8,src_index:8,src_thread:10,ss_device_id:30,ssc:5,ssclk_mode_div_clk_mode_valu:13,stabil:0,stabl:13,stack:0,stage:[13,43,58,73,89,104,118,120],stai:6,standalon:[27,123],standard:[0,2,6,8,9,10,11,12,13,17,18,25,26,27,30,124],standbywfil2:13,start:[3,6,10,12,13,15,16,21,25,26,30,41,47,55,62,70,78,86,94,102,108,116,120,127,128,131],start_address:16,start_resourc:26,startup:[3,13,16,120],stat_pend:[96,110],state:[0,3,5,6,7,11,13,25,26,30,120,123,127,132],state_on:6,state_retent:6,statu:[3,5,8,9,11,12,24,30,34,48,63,79,95,109,123,129,131],status_flags_1:13,status_flags_1_clr_all_wait:13,status_flags_1_clr_any_wait:13,status_flags_1_set_all_wait:13,status_flags_1_set_any_wait:13,steadi:132,steer:[8,26],step:[11,13,20,24,25,26,120,125,127,130,131,132],still:[2,5,25,26,131],stop:13,storag:26,store:[2,5,12,14,25,27,121,123,128],str:3,stream:0,stricter:129,string:[3,21,30,121,125,130,131],strongli:[25,120],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,27],structur:[13,21,24,125,131],strue:8,studio:131,sub:3,sub_vers:3,subhdr:[23,26,27],subject:8,subordin:[11,12],subpath:131,subsect:[2,24,124],subsequ:[20,26,27,127],subset:[12,22,120],substructur:[25,26],subsystem:[0,2,8,9,10,11,12,30,31,32,44,45,59,60,74,75,91,92,105,106,129],subtyp:[26,30,41,55,70,86,102,116],subvers:30,succe:[5,21,23],succeed:2,succes:[16,131],success:[2,5,6,10,13,17,20,21,22,125,130],successfulli:[16,131],suffic:[5,131],summari:0,superset:125,superstructur:23,supervisor:[10,11,12,23,27],supervisor_host_id:27,supervisori:27,suppli:[12,31,44,59,74,91,105,124,125,131],support:[0,2,5,11,12,13,14,18,19,20,21,23,24,25,26,30,41,55,70,86,102,116,123,125,128,129,130,131,132],suppress:[12,30],sure:[8,12,13,25,26,120],suspend:13,sw_main_warmrst:119,sw_mcu_warmrst:119,swrev:[17,18,21,27,30,126,133],swrev_sbl:128,swrev_sysfw:128,swrstdisabl:6,swrv:[21,131],symmetr:[0,121],synchron:11,syncreset:6,syntax:21,sysfw:[0,13,18,24,26,120,122,125,126,127,133],sysfw_boardcfg_rul:26,sysfw_boardcfg_valid:26,sysfw_boot_seq:21,sysfw_hs_boardcfg:21,sysfw_image_integr:21,sysfw_image_load:21,sysfw_vers:30,sysreset:122,system:[0,1,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,126,127,128,129,130,132,133],systemresetwhileconnect:131,sz0:30,sz1:30,sz2:30,sz3:30,tabl:[0,2,6,8,11,12,13,21,23,24,25,31,36,44,47,50,59,62,65,74,78,81,91,94,97,105,108,111,125,129,131],taddr:10,tag:[12,30],take:[0,10,11,23,24,26,27,30,33,35,39,40,46,47,49,53,54,61,62,64,67,68,69,76,78,80,83,84,85,93,94,96,99,100,101,107,108,110,113,114,115,120,123,124,131,132],taken:[2,25],target:[0,5,9,19,20,21,30,125,127,130,131,132],target_err:[64,80],target_freq_hz:5,task:[11,23],tchan_tcfg:12,tchan_tcq:12,tchan_tcredit:12,tchan_tfifo_depth:12,tchan_thrd_id:10,tchan_tpri_ctrl:12,tchan_tst_sch:12,tcm:13,tcm_rstbase:13,tcu_cmd_sync_ns_intr:110,tcu_cmd_sync_s_intr:110,tcu_event_q_ns_intr:110,tcu_event_q_s_intr:110,tcu_global_ns_intr:110,tcu_global_s_intr:110,tcu_ras_intr:110,tda4vm:0,tda4x:0,tdtype:12,te_init:13,teardown:[12,30],technic:[6,13,124],technolog:21,templat:128,term:[0,120],termin:[5,26],test_image_enc_iv:21,test_image_enc_r:21,test_image_key_derive_index:21,test_image_key_derive_salt:21,test_image_length:21,test_image_s:128,test_image_sha512:[21,128],tester:121,texa:[0,4,128,131,133],text:[23,26,131],than:[5,10,11,12,26,41,55,70,86,102,116,120,131,132],thei:[2,5,11,12,26,30,123,124,125,127,131,132],them:[24,30,31,44,59,61,74,76,91,93,105,107,131],themselv:13,theorit:20,therefor:[10,11,23,26,123],therm_lvl_gt_th1_intr:110,therm_lvl_gt_th2_intr:110,therm_lvl_lt_th0_intr:110,thi:[0,2,3,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,127,128,129,130,131,132],thing:[34,48,63,79,95,109],those:3,though:[27,34,48,63,79,95,109,120,131],thrd_id:10,thread:[2,26,27,30,129],three:16,threshold:[11,30,42,57,72,88,103,117],through:[2,8,10,11,12,18,19,20,25,26,27,121,123,124,129,131],throughout:30,throughput:121,thu:[8,23,24,26,127],thumb:13,ti_bcfg_info:21,ti_enc_info:21,ti_load_info:21,tied:[18,19,123],tif:[0,2,13,17,21],tifek:21,till:25,time:[6,8,10,11,12,13,15,20,24,25,26,27,30,47,62,78,94,108,120,121,123,126,127,133],timedout:13,timeout:[12,13,30],timer_pwm:[35,49,96,110],timermgr_evt:[35,49],timpk:127,tisci:[0,20,21,24,30,31,32,33,35,39,40,44,45,46,47,49,53,54,59,60,61,62,64,67,68,69,74,75,76,78,80,83,84,85,91,92,93,94,96,99,100,101,105,106,107,108,110,113,114,115,123,124,127,130,132],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,24,25,26,27],tisci_msg_:2,tisci_msg_board_config:[23,24,26,30,120],tisci_msg_board_config_pm:[23,24,25,120],tisci_msg_board_config_pm_handl:25,tisci_msg_board_config_pm_req:25,tisci_msg_board_config_pm_resp:25,tisci_msg_board_config_req:23,tisci_msg_board_config_resp:23,tisci_msg_board_config_rm:[24,26,120],tisci_msg_board_config_rm_handl:26,tisci_msg_board_config_rm_req:26,tisci_msg_board_config_rm_resp:26,tisci_msg_board_config_secur:[24,27,120,125],tisci_msg_board_config_security_req:27,tisci_msg_board_config_security_resp:27,tisci_msg_boot_notif:24,tisci_msg_boot_notification_req:[3,24],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[124,129],tisci_msg_data:5,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:16,tisci_msg_fwl_change_owner_info_resp:16,tisci_msg_fwl_get_firewall_region_req:16,tisci_msg_fwl_get_firewall_region_resp:16,tisci_msg_fwl_set_firewall_region_req:16,tisci_msg_fwl_set_firewall_region_resp:16,tisci_msg_get_clock:25,tisci_msg_get_clock_par:25,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[13,25],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:25,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:124,tisci_msg_get_keycnt_keyrev_req:18,tisci_msg_get_keycnt_keyrev_resp:18,tisci_msg_get_num_clock_par:25,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:123,tisci_msg_get_otp_row_lock_status_req:15,tisci_msg_get_otp_row_lock_status_resp:15,tisci_msg_get_soc_uid:131,tisci_msg_get_soc_uid_req:19,tisci_msg_get_soc_uid_resp:19,tisci_msg_get_swrev_req:18,tisci_msg_get_swrev_resp:18,tisci_msg_keywriter_req:17,tisci_msg_keywriter_resp:17,tisci_msg_lock_otp_row:123,tisci_msg_lock_otp_row_req:15,tisci_msg_lock_otp_row_resp:15,tisci_msg_open_debug_fwl:131,tisci_msg_open_debug_fwls_req:19,tisci_msg_open_debug_fwls_resp:19,tisci_msg_pm_board_config_pm:25,tisci_msg_proc_auth_boot:[30,130,132],tisci_msg_proc_auth_boot_req:13,tisci_msg_proc_auth_boot_resp:13,tisci_msg_proc_get_statu:132,tisci_msg_proc_get_status_req:13,tisci_msg_proc_get_status_resp:13,tisci_msg_proc_handov:132,tisci_msg_proc_handover_req:13,tisci_msg_proc_handover_resp:13,tisci_msg_proc_releas:132,tisci_msg_proc_release_req:13,tisci_msg_proc_release_resp:13,tisci_msg_proc_request:132,tisci_msg_proc_request_req:13,tisci_msg_proc_request_resp:13,tisci_msg_proc_set_config:132,tisci_msg_proc_set_config_req:13,tisci_msg_proc_set_config_resp:13,tisci_msg_proc_set_control:132,tisci_msg_proc_set_control_req:13,tisci_msg_proc_set_control_resp:13,tisci_msg_proc_status_wait_req:13,tisci_msg_proc_status_wait_resp:13,tisci_msg_proc_wait_statu:132,tisci_msg_query_freq:[25,36,50,65,81,97,111],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_keycnt_keyrev:128,tisci_msg_read_otp_mmr:123,tisci_msg_read_otp_mmr_req:15,tisci_msg_read_otp_mmr_resp:15,tisci_msg_read_swrev:128,tisci_msg_receiv:30,tisci_msg_rm_board_config_rm:26,tisci_msg_rm_get_resource_rang:26,tisci_msg_rm_get_resource_range_req:26,tisci_msg_rm_get_resource_range_resp:26,tisci_msg_rm_irq_releas:26,tisci_msg_rm_irq_release_req:8,tisci_msg_rm_irq_release_resp:8,tisci_msg_rm_irq_set:26,tisci_msg_rm_irq_set_req:8,tisci_msg_rm_irq_set_resp:8,tisci_msg_rm_proxy_cfg:26,tisci_msg_rm_proxy_cfg_req:9,tisci_msg_rm_proxy_cfg_resp:9,tisci_msg_rm_psil_pair:[26,129],tisci_msg_rm_psil_pair_req:10,tisci_msg_rm_psil_pair_resp:10,tisci_msg_rm_psil_read:26,tisci_msg_rm_psil_read_req:10,tisci_msg_rm_psil_read_resp:10,tisci_msg_rm_psil_unpair:26,tisci_msg_rm_psil_unpair_req:10,tisci_msg_rm_psil_unpair_resp:10,tisci_msg_rm_psil_writ:[26,129],tisci_msg_rm_psil_write_req:10,tisci_msg_rm_psil_write_resp:10,tisci_msg_rm_ring_cfg:26,tisci_msg_rm_ring_cfg_req:11,tisci_msg_rm_ring_cfg_resp:11,tisci_msg_rm_ring_mon_cfg:26,tisci_msg_rm_ring_mon_cfg_req:11,tisci_msg_rm_ring_mon_cfg_resp:11,tisci_msg_rm_udmap_flow_cfg:26,tisci_msg_rm_udmap_flow_cfg_req:12,tisci_msg_rm_udmap_flow_cfg_resp:12,tisci_msg_rm_udmap_flow_deleg:[61,76,93,107],tisci_msg_rm_udmap_flow_delegate_req:12,tisci_msg_rm_udmap_flow_delegate_resp:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:26,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:12,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:12,tisci_msg_rm_udmap_gcfg_cfg:26,tisci_msg_rm_udmap_gcfg_cfg_req:12,tisci_msg_rm_udmap_gcfg_cfg_resp:12,tisci_msg_rm_udmap_rx_ch_cfg:26,tisci_msg_rm_udmap_rx_ch_cfg_req:12,tisci_msg_rm_udmap_rx_ch_cfg_resp:12,tisci_msg_rm_udmap_tx_ch_cfg:26,tisci_msg_rm_udmap_tx_ch_cfg_req:12,tisci_msg_rm_udmap_tx_ch_cfg_resp:12,tisci_msg_sa2ul_get_dkek:121,tisci_msg_sa2ul_get_dkek_req:14,tisci_msg_sa2ul_get_dkek_resp:14,tisci_msg_sa2ul_release_dkek:121,tisci_msg_sa2ul_release_dkek_req:14,tisci_msg_sa2ul_release_dkek_resp:14,tisci_msg_sa2ul_set_dkek:121,tisci_msg_sa2ul_set_dkek_req:14,tisci_msg_sa2ul_set_dkek_resp:14,tisci_msg_sec_handov:132,tisci_msg_security_handover_req:22,tisci_msg_security_handover_resp:22,tisci_msg_sender_host_id:30,tisci_msg_set_clock:25,tisci_msg_set_clock_par:25,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:25,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:25,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[25,36,50,65,81,97,111],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[124,129],tisci_msg_set_keyrev_req:[18,128],tisci_msg_set_keyrev_resp:18,tisci_msg_set_swrev_req:18,tisci_msg_set_swrev_resp:18,tisci_msg_soft_lock_otp_write_glob:123,tisci_msg_soft_lock_otp_write_global_req:15,tisci_msg_soft_lock_otp_write_global_resp:15,tisci_msg_sys_reset:[25,122],tisci_msg_sys_reset_req:7,tisci_msg_sys_reset_resp:7,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:8,tisci_msg_value_rm_dst_id_valid:8,tisci_msg_value_rm_global_event_valid:8,tisci_msg_value_rm_ia_id_valid:8,tisci_msg_value_rm_mon_data0_val_valid:11,tisci_msg_value_rm_mon_data1_val_valid:11,tisci_msg_value_rm_mon_mode_dis:11,tisci_msg_value_rm_mon_mode_push_pop:11,tisci_msg_value_rm_mon_mode_starv:11,tisci_msg_value_rm_mon_mode_threshold:11,tisci_msg_value_rm_mon_mode_valid:11,tisci_msg_value_rm_mon_mode_watermark:11,tisci_msg_value_rm_mon_queue_valid:11,tisci_msg_value_rm_mon_source_valid:11,tisci_msg_value_rm_mon_src_accum_q_s:11,tisci_msg_value_rm_mon_src_elem_cnt:11,tisci_msg_value_rm_mon_src_head_pkt_s:11,tisci_msg_value_rm_ring_addr_hi_valid:11,tisci_msg_value_rm_ring_addr_lo_valid:11,tisci_msg_value_rm_ring_asel_valid:11,tisci_msg_value_rm_ring_count_valid:11,tisci_msg_value_rm_ring_mode_credenti:11,tisci_msg_value_rm_ring_mode_messag:11,tisci_msg_value_rm_ring_mode_qm:11,tisci_msg_value_rm_ring_mode_r:11,tisci_msg_value_rm_ring_mode_valid:11,tisci_msg_value_rm_ring_order_id_valid:11,tisci_msg_value_rm_ring_size_128b:11,tisci_msg_value_rm_ring_size_16b:11,tisci_msg_value_rm_ring_size_256b:11,tisci_msg_value_rm_ring_size_32b:11,tisci_msg_value_rm_ring_size_4b:11,tisci_msg_value_rm_ring_size_64b:11,tisci_msg_value_rm_ring_size_8b:11,tisci_msg_value_rm_ring_size_valid:11,tisci_msg_value_rm_ring_virtid_valid:11,tisci_msg_value_rm_udmap_ch_atype_intermedi:12,tisci_msg_value_rm_udmap_ch_atype_non_coher:12,tisci_msg_value_rm_udmap_ch_atype_phi:12,tisci_msg_value_rm_udmap_ch_atype_valid:12,tisci_msg_value_rm_udmap_ch_atype_virtu:12,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_valid:12,tisci_msg_value_rm_udmap_ch_chan_type_valid:12,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:12,tisci_msg_value_rm_udmap_ch_fetch_size_max:12,tisci_msg_value_rm_udmap_ch_fetch_size_valid:12,tisci_msg_value_rm_udmap_ch_order_id_max:12,tisci_msg_value_rm_udmap_ch_order_id_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:12,tisci_msg_value_rm_udmap_ch_pause_on_error_en:12,tisci_msg_value_rm_udmap_ch_priority_max:12,tisci_msg_value_rm_udmap_ch_priority_valid:12,tisci_msg_value_rm_udmap_ch_qos_max:12,tisci_msg_value_rm_udmap_ch_qos_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:12,tisci_msg_value_rm_udmap_ch_sched_prior_high:12,tisci_msg_value_rm_udmap_ch_sched_prior_low:12,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:12,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:12,tisci_msg_value_rm_udmap_ch_sched_priority_valid:12,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:12,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:12,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:12,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:12,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_block_v:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:12,tisci_msg_value_rm_udmap_ch_type_packet:12,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:12,tisci_msg_value_rm_udmap_flow_delegate_clear:12,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:12,tisci_msg_value_rm_udmap_flow_delegate_host_valid:12,tisci_msg_value_rm_udmap_flow_desc_type_valid:12,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:12,tisci_msg_value_rm_udmap_flow_einfo_present_valid:12,tisci_msg_value_rm_udmap_flow_error_handling_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_ps_location_valid:12,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:12,tisci_msg_value_rm_udmap_flow_sop_offset_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:12,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:12,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:12,tisci_msg_value_rm_udmap_rx_ch_packet_except:12,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:12,tisci_msg_value_rm_udmap_rx_flow_desc_host:12,tisci_msg_value_rm_udmap_rx_flow_desc_mono:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:12,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_err_drop:12,tisci_msg_value_rm_udmap_rx_flow_err_retri:12,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:12,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:12,tisci_msg_value_rm_udmap_rx_flow_sop_max:12,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_src_select_non:12,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:12,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:12,tisci_msg_value_rm_unused_secondary_host:26,tisci_msg_value_rm_vint_status_bit_index_valid:8,tisci_msg_value_rm_vint_valid:8,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_keyrev:[27,128],tisci_msg_write_otp_row:123,tisci_msg_write_otp_row_req:15,tisci_msg_write_otp_row_resp:15,tisci_msg_write_swrev:[27,128],tisci_otp_revision_identifi:18,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todo:125,togeth:[12,21,128],toler:[5,21,23],too:30,tool:[26,131],top:[13,24,27],topic:[0,133],total:[11,13,14,77,121,129],toward:132,trace:[0,8,23,124,133],trace_data_vers:30,trace_dst:23,trace_dst_en:23,trace_dst_itm:23,trace_dst_mem:23,trace_dst_uart0:23,trace_src:23,trace_src_bas:23,trace_src_en:23,trace_src_pm:23,trace_src_rm:23,trace_src_sec:23,trace_src_supr:23,trace_src_us:23,track:[2,120],tradit:0,transact:[20,121,124],transfer:[2,12,16,27,124,131],transit:[6,30,129],translat:[8,128],transmit:[2,10,30,64,80,96,110],transmitt:2,travers:124,treatment:12,tree:[25,27],tremend:0,tri:13,tricki:121,trigger:[8,17,35,49,64,80,96,110],tripl:23,trivial:13,trm:[12,13,16,24,47,62,78,94,108,124,129],trng:129,trust:[0,2,18,19,20,23,123,125,127,131],tune:27,turn:[6,13,30],tweak:[25,36,50,65,81,97,111],two:[2,13,20,21,23,26,120,123,124,125,127,131,132],tx_atyp:12,tx_burst_siz:12,tx_chan:[61,76,93,107],tx_chan_typ:12,tx_credit_count:12,tx_echan:[61,76,107],tx_fetch_siz:12,tx_filt_einfo:12,tx_filt_psword:12,tx_hchan:[61,76,93,107],tx_orderid:12,tx_pause_on_err:12,tx_prioriti:12,tx_qo:12,tx_sched_prior:12,tx_supr_tdpkt:12,tx_tdtype:12,tx_uhchan:[93,107],txcq_qnum:12,txt:131,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,24,25,26,27,30,33,39,40,46,53,54,61,68,69,76,84,85,90,93,100,101,107,114,115,120,122,125],typic:[0,5,6,11,13,34,48,63,79,95,109,120,127,131],u16:[2,3,8,9,10,11,12,16,21,23,25,26,27],u32:[2,3,5,6,8,9,10,11,12,13,15,16,17,18,19,21,23,24,25,26,27,30],u64:[5,19,21],uart0:23,uart:[25,30,120],udma:[0,12,64,80,96,110,124],udma_ch_atyp:30,udma_ch_burst_s:30,udma_ch_cq_qnum:30,udma_ch_fetch_s:30,udma_ch_orderid:30,udma_ch_pause_on_err:30,udma_ch_prior:30,udma_ch_qo:30,udma_ch_sched_prior:30,udma_ch_thread_id:30,udma_ch_typ:30,udma_flow_desc_typ:30,udma_flow_dest_tag_sel:30,udma_flow_rx_dest_qnum:30,udma_flow_rx_einfo_pres:30,udma_flow_rx_error_handl:30,udma_flow_rx_fdq0_sz0_qnum:30,udma_flow_rx_fdq0_sz1_qnum:30,udma_flow_rx_fdq0_sz2_qnum:30,udma_flow_rx_fdq0_sz3_qnum:30,udma_flow_rx_fdq1_qnum:30,udma_flow_rx_fdq2_qnum:30,udma_flow_rx_fdq3_qnum:30,udma_flow_rx_ps_loc:30,udma_flow_rx_psinfo_pres:30,udma_flow_rx_size_thresh_en:30,udma_flow_rx_sop_offset:30,udma_flow_src_tag_sel:30,udma_rx_ch_flow_id_count:30,udma_rx_ch_flow_id_start:30,udma_rx_ch_ignore_long:30,udma_rx_ch_ignore_short:30,udma_tx_ch_credit_count:30,udma_tx_ch_fdepth:30,udma_tx_ch_filt_einfo:30,udma_tx_ch_filt_psword:30,udma_tx_ch_supr_tdpkt:30,udma_tx_ch_tdtyp:30,udma_utc_ctrl:26,udmap0_cfgstrm_tx:[68,84,100,114],udmap0_rx:[68,84],udmap0_trstrm_tx:[68,84,100,114],udmap0_tx:[68,84],udmap:[2,4,8,10,11,26,30],udmap_flow_cfg:30,udmap_flow_get_cfg:30,udmap_flow_sz_cfg:30,udmap_flow_sz_get_cfg:30,udmap_gcfg_cfg:[12,30],udmap_gcfg_cfg_respons:12,udmap_gcfg_get_cfg:30,udmap_init:30,udmap_oes_get:30,udmap_oes_set:30,udmap_rx:[68,69,84,85,101,115],udmap_rx_ch_cfg:30,udmap_rx_ch_get_cfg:30,udmap_rx_ch_set_thrd_id:30,udmap_rx_h:[69,85,101,115],udmap_rx_uh:[101,115],udmap_tx:[68,69,84,85,101,115],udmap_tx_ch_cfg:30,udmap_tx_ch_get_cfg:30,udmap_tx_ch_set_thrd_id:30,udmap_tx_ext:[69,85,115],udmap_tx_h:[69,85,101,115],udmap_tx_uh:[101,115],ufs_intr:110,uid:[21,27],uid_len_word:19,uint32_t:[5,128],unabl:131,unavail:132,unawar:2,undefin:[26,124],under:[2,25,26,124],underli:[5,123,124],understand:[2,3,27,120],understood:[36,50,65,81,97,111],unencrypt:127,unifi:0,uniqu:[0,19,20,21,23,25,26,30,41,47,55,62,70,78,86,94,102,108,116,121],unit:[0,12,23],unknown:12,unless:[5,13,131],unlock:[0,19,20,21,25],unmap:[8,30],unmapped_rx_chan:[33,40,46,54],unmapped_tx_chan:[33,40,46,54],unown:129,unpair:[30,129],unprivileg:124,unrel:124,unsign:[23,26,125],unsuccess:20,unsupport:27,until:[3,13,20,25,26,27,30,121,123,125,128,130],unus:[5,9,10,16,26,27,30],updat:[13,21,25,26,125,129,131],upfront:120,upon:[26,27,120],upper:[11,21,30],upto:13,url:26,usag:[2,14,16,18,19,22,24,30,121,122],usart_irq:[64,80,96,110],uscif:131,use:[0,2,3,6,7,9,10,11,12,13,17,21,23,26,27,30,33,34,35,39,40,43,46,48,49,53,54,58,61,63,64,67,68,69,73,76,79,80,83,84,85,89,93,95,96,99,100,101,104,107,109,110,113,114,115,118,120,121,122,123,124,125,127,129,131,132],use_dkek:121,useabl:[63,79],usecas:[3,5,13,21,23,25,36,50,65,81,97,111,130,132],used:[0,2,3,5,6,7,8,9,10,11,12,13,16,17,18,19,20,21,23,24,25,26,27,30,31,34,35,39,40,43,44,48,49,53,54,58,59,63,64,67,68,69,73,74,79,80,83,84,85,89,91,95,96,99,100,101,104,105,109,110,113,114,115,118,119,120,121,122,123,125,127,128,129,130,131,132],useful:30,user:[0,2,5,7,12,13,21,23,25,26,30,31,32,36,44,45,47,50,59,60,62,65,74,75,78,81,91,92,94,97,105,106,108,111,120,121,122,127,128,132],uses:[2,3,8,21,121,127,132],using:[0,10,12,13,16,19,20,23,24,25,26,27,30,61,76,93,107,120,121,123,124,125,127,130,131],usual:[2,5],utc_chan_start:12,util:[0,8,10,30,73,89,104,118],v2020:0,v3_ca:[21,127,128,131],val:[21,127],valid:[2,3,5,10,13,17,21,23,24,30,33,35,39,40,46,49,53,54,61,64,67,68,69,76,80,83,84,85,93,96,99,100,101,107,110,113,114,115,120,132],valid_param:[8,9,10,11,12,30],valid_param_hi:30,valid_param_lo:30,valu:[2,3,5,7,8,9,10,11,12,13,14,15,17,18,20,21,23,24,25,26,27,30,33,35,36,39,40,43,46,49,50,53,54,58,61,64,65,67,68,69,73,76,77,80,81,83,84,85,89,93,96,97,99,100,101,104,107,110,111,113,114,115,118,119,121,123,124,127,128,129,130,131],vari:[6,7,13,26,120,123],variabl:26,variant:[21,131],variat:0,variou:[0,2,5,6,13,20,21,27,30,120,124,125,129,130],vector:[13,21,125,130],ver:127,veri:[5,13],verif:128,verifi:[2,10,12,20,21,25,26,125,128,130,131],version:[3,5,23,26,27,30,125,127,131],versu:0,via:[0,2,3,5,8,9,10,11,12,13,14,19,20,23,26,27,31,32,44,45,59,60,74,75,91,92,105,106,124,132],video:111,view:[0,5,6],vint:[8,35,49,64,80,96,110],vint_status_bit_index:8,virt:[11,30],virtid:11,virtual:[0,8,26,30,34,48,63,79,95,109],vision:111,vm2:[34,48],voltag:120,vshs9c9qqwgrb:[21,127,131],wai:[2,21,30,121,125,131],wait:[20,24,30],wake:[6,122],wake_arm:30,wake_handl:30,wakeup:[13,30,73,89,104,118],wakeupss:23,warm:[7,123],warn:[2,13,41,55,70,86,102,116],well:[2,5,11,20,23,25,26,27,30,125,128,131],were:127,wfe:13,wfi:13,what:[0,5,8,10,23,26,36,50,65,81,97,111,120,122],whatev:2,when:[2,3,5,6,7,8,9,11,12,13,20,21,23,24,26,27,30,36,50,65,81,97,111,120,121,122,124,125,130,131,132],whenev:26,where:[0,5,8,9,11,12,20,21,25,26,27,47,62,78,94,108,120,121,128,129,130,131],wherev:121,whether:[0,2,9,11,12,21,26,27],which:[0,2,5,6,8,10,11,12,13,17,21,23,24,25,26,27,30,31,34,36,42,44,48,50,57,59,63,65,72,74,79,81,88,91,95,97,103,105,109,111,117,120,121,123,125,127,129,131],who:[11,12,26,27,121,132],whole:[25,26],whose:[10,26,128],wide:[5,6,7,11,25,27,30,131],wider:120,width:[10,123],wild:131,wildcard:[27,131],window:131,wipe:132,wise:24,wish:27,within:[5,6,8,9,10,11,12,13,20,24,26,27,30,33,35,40,46,49,54,61,64,67,69,76,80,83,85,93,96,99,101,107,110,113,115],without:[2,127],wkup:[25,119,122],word:[10,12,19,20,26,30,124,131],work:[12,26,27,123],workaround:[0,11],worst:13,would:[5,7,13,17,21,23,24,25,26,31,44,59,74,91,105,127,128,129,131],wprp:[21,127],wrap:[2,11],writabl:124,write:[2,3,4,9,11,12,13,17,20,21,27,30,42,47,57,62,72,78,88,94,103,108,117,121,126,127,129,131,133],write_host:[27,123],writeback:[23,26],writer:[123,126,133],written:[10,11,15,20,30,121,123],x0fsqgtpwbgpuiv:[21,127,131],x509:[4,13,17,19,20,24,27,125,130,131],x509_extens:[21,127,128,131],xds110:131,xmit_intr_pend:[64,80,96,110],xyz:[31,44,59,74,91,105],yes:13,yet:[5,8,20,21],you:[2,12,13,27,120,131],your:[5,6,13],zero:[2,5,8,11,12,13,15,16,20,21,25,26,125,127,128,130,131]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","OTP Revision Read/Write Message Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM62X Clock Identifiers","AM62X Devices Descriptions","AM62X DMA Device Descriptions","AM62X Host Descriptions","AM62X Interrupt Management Device Descriptions","AM62X PLL Defaults","AM62X Processor Descriptions","AM62X Proxy Device Descriptions","AM62X PSI-L Device Descriptions","AM62X Ring Accelerator Device Descriptions","AM62X Board Configuration Resource Assignment Type Descriptions","AM62X Secure Proxy Descriptions","AM62X Device Group descriptions","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","Run time read/write to KEYREV and SWREV","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[36,50,65,81,97,111,131],"function":23,"static":26,AES:21,Are:124,IDs:[30,32,33,34,35,37,39,40,43,45,46,48,49,51,53,54,58,60,61,63,64,66,67,68,69,73,75,76,79,80,82,83,84,85,89,92,93,95,96,98,99,100,101,104,106,107,109,110,112,113,114,115,118,119],Used:[5,6,7],Using:[121,123,131],a53_rs_bw_limiter0:31,a53_ws_bw_limiter1:31,a53ss0:[31,44],a53ss0_core_0:[31,44],a53ss0_core_1:[31,44],a53ss0_core_2:31,a53ss0_core_3:31,a72ss0:105,a72ss0_core0:[91,105],a72ss0_core0_0:91,a72ss0_core0_1:91,a72ss0_core1:105,aasrc0:105,abi:23,acceler:[11,26,40,54,69,85,101,115],access:[13,27,43,58,73,89,104,118,129],action:[21,30],adc0:44,after:[25,26],aggreg:[35,49,64,80,96,110],all:[120,124],alloc:[42,57,72,88,103,117],am62x:[31,32,33,34,35,36,37,38,39,40,41,42,43,90],am64x:[44,45,46,47,48,49,50,51,52,53,54,55,57,58,90],am65x:[77,90],am65x_sr2:[61,64,67,68,69,70],am6:[56,59,60,62,63,65,66,71,72,73,74,75,76,78,79,80,81,82,83,84,85,86,87,88,89],ani:124,api:[3,5,6,7,13,14,15,16,17,18,19,22,23,25,26,27,123,131],approach:121,architectur:0,arm:13,armv8:13,arrai:27,ascpcie_buffer0:105,ascpcie_buffer1:105,assign:[26,41,55,70,86,102,116],atl0:[91,105],authent:13,avail:129,background:[16,124],base:[26,35,47,49,62,64,78,80,94,96,108,110],baseport:30,bch:127,between:[0,124],binari:130,bmek:21,bmpk:21,bmpkh:21,board0:[31,44,59,74,91,105],board:[21,23,24,25,26,27,28,41,55,70,86,102,116,125,131,132],boardcfg:23,boardcfg_control:23,boardcfg_dbg_cfg:23,boardcfg_dbg_dst_port:23,boardcfg_dbg_src:23,boardcfg_host_hierarchi:27,boardcfg_msmc:23,boardcfg_pm:25,boardcfg_proc:27,boardcfg_rm:26,boardcfg_rm_host_cfg:26,boardcfg_rm_host_cfg_entri:26,boardcfg_rm_resasg:26,boardcfg_rm_resasg_entri:26,boardcfg_secproxi:23,boardconfig:21,book:13,boot:[13,21,125,130],buffer:30,c66ss0:105,c66ss0_core0:105,c66ss0_introuter0:[105,110],c66ss0_pbist0:105,c66ss1:105,c66ss1_core0:105,c66ss1_introuter0:[105,110],c66ss1_pbist0:105,c6x:13,c71ss0:105,c71ss0_mma:105,c71x_0_pbist_vd:105,c7x:13,cal0:[59,74],calcul:2,can:124,caveat:121,cbass0:[59,74],cbass_debug0:[59,74],cbass_fw0:[59,74],cbass_infra0:[59,74],ccdebugss0:[59,74],central:0,certif:[21,125,128,131],chang:[0,16],channel:[12,33,46,47,61,62,76,78,93,94,107,108],chapter:[1,4,28,29,90,126],check:2,clock:[2,5,25,31,44,59,74,91,105],cmp_event_introuter0:[31,35,44,49],cmpevent_intrtr0:[59,64,74,80,91,96,105,110],code:[17,127],combin:24,command:20,commun:2,compar:121,comparison:121,compat:5,compil:23,compute_cluster0:[31,44,91,105],compute_cluster0_cfg_wrap:[91,105],compute_cluster0_clec:[91,105],compute_cluster0_core_cor:[91,105],compute_cluster0_ddr32ss_emif0_ew:105,compute_cluster0_debug_wrap:[91,105],compute_cluster0_dmsc_wrap:[91,105],compute_cluster0_en_msmc_domain:[91,105],compute_cluster0_gic500ss:[91,105],compute_cluster0_pbist_0:[31,44],compute_cluster0_pbist_wrap:[91,105],compute_cluster_a53_0:[59,74],compute_cluster_a53_1:[59,74],compute_cluster_a53_2:[59,74],compute_cluster_a53_3:[59,74],compute_cluster_cpac0:[59,74],compute_cluster_cpac1:[59,74],compute_cluster_cpac_pbist0:[59,74],compute_cluster_cpac_pbist1:[59,74],compute_cluster_msmc0:[59,74],compute_cluster_pbist0:[59,74],config:[23,25,26,27],configur:[5,6,9,10,11,12,13,16,21,23,24,25,26,27,28,30,41,55,70,86,102,116,123,124,125,127,131,132],consol:23,control:[2,5,6,13,131],convers:127,core:[25,26,125],count:[18,21],cpsw0:[31,44,91,105],cpsw_tx_rgmii0:91,cpt2_aggr0:[31,44,59,74,91,105],cpt2_aggr1:[31,91,105],cpt2_aggr2:[91,105],cpt2_aggr3:91,cpt2_probe_vbusm_main_cal0_0:[59,74],cpt2_probe_vbusm_main_dss_2:[59,74],cpt2_probe_vbusm_main_navddrhi_5:[59,74],cpt2_probe_vbusm_main_navddrlo_6:[59,74],cpt2_probe_vbusm_main_navsramhi_3:[59,74],cpt2_probe_vbusm_main_navsramlo_4:[59,74],cpt2_probe_vbusm_mcu_export_slv_0:[59,74],cpt2_probe_vbusm_mcu_fss_s0_2:[59,74],cpt2_probe_vbusm_mcu_fss_s1_3:[59,74],cpt2_probe_vbusm_mcu_sram_slv_1:[59,74],cpts0:44,creat:131,csi_psilss0:105,csi_rx_if0:[31,105],csi_rx_if1:105,csi_tx_if0:105,ctrl_mmr0:[59,74],data:[3,5,6,7,10,20,23,25,26,27,29,30],dbgsuspendrouter0:[31,44],dcc0:[31,44,59,74,91,105],dcc10:105,dcc11:105,dcc12:105,dcc1:[31,44,59,74,91,105],dcc2:[31,44,59,74,91,105],dcc3:[31,44,59,74,91,105],dcc4:[31,44,59,74,91,105],dcc5:[31,44,59,74,91,105],dcc6:[31,59,74,91,105],dcc7:[59,74,105],dcc8:105,dcc9:105,ddpa0:[31,44],ddr0:[91,105],ddr16ss0:[31,44],ddrss0:[59,74],debug:[19,21,23,27,30,124,131],debugss0:[31,59,74],debugss_wrap0:[31,44,59,74,91,105],debugsuspendrtr0:[59,74],decod:128,decoder0:105,definit:[13,120,122],deleg:12,deriv:[14,27,121],descript:[8,9,10,11,12,13,14,15,16,17,18,19,22,32,33,34,35,37,38,39,40,41,42,43,45,46,47,48,49,51,52,53,54,55,57,58,60,61,62,63,64,66,67,68,69,70,72,73,75,76,78,79,80,82,83,84,85,86,88,89,92,93,94,95,96,98,99,100,101,102,103,104,106,107,108,109,110,112,113,114,115,116,117,118,119],design:[23,26],destin:[35,39,49,53,64,68,80,84,96,100,110,114],detail:[23,26],develop:125,devgrp:[43,58,73,89,104,118,120],devic:[0,2,6,25,26,31,32,33,35,36,38,39,40,43,44,45,46,49,50,52,53,54,58,59,60,61,64,65,67,68,69,73,74,75,76,80,81,83,84,85,89,91,92,93,96,97,99,100,101,104,105,106,107,110,111,113,114,115,118,120,121,123,125,127,130,131],dftss0:[59,74],directli:124,dkek:[14,121],dma:[26,33,46,61,76,93,107],dmass0:[31,44],dmass0_bcdma_0:[31,44],dmass0_cbass_0:[31,44],dmass0_intaggr_0:[31,35,44,49],dmass0_ipcss_0:[31,44],dmass0_pktdma_0:[31,44],dmass0_psilcfg_0:44,dmass0_psilss_0:44,dmass0_ringacc_0:[31,44],dmass0_sec_proxy_0:[42,57],dmpac0:105,dmpac0_sde_0:105,dmsc0:44,dmsc:[25,124],document:[3,4,5,6,7,21,90],domain:[30,119,122],domgrp:122,done:131,dphy_rx0:[31,105],dphy_rx1:105,dphy_tx0:105,dsp:13,dss0:[31,59,74,105],dss_dsi0:105,dss_edp0:105,dual:128,dummy_ip_lpsc_debug2dmsc_vd:[59,74],dummy_ip_lpsc_dmsc_vd:[59,74],dummy_ip_lpsc_emif_data_vd:[59,74],dummy_ip_lpsc_main2mcu_vd:[59,74],dummy_ip_lpsc_mcu2main_infra_vd:[59,74],dummy_ip_lpsc_mcu2main_vd:[59,74],dummy_ip_lpsc_mcu2wkup_vd:[59,74],dummy_ip_lpsc_wkup2main_infra_vd:[59,74],dummy_ip_lpsc_wkup2mcu_vd:[59,74],dure:[20,125],ecap0:[31,44,59,74,91,105],ecap1:[31,44,91,105],ecap2:[31,44,91,105],ecc_aggr0:[59,74],ecc_aggr1:[59,74],ecc_aggr2:[59,74],efuse0:[59,74],ehrpwm0:[59,74,91,105],ehrpwm1:[59,74,91,105],ehrpwm2:[59,74,91,105],ehrpwm3:[59,74,91,105],ehrpwm4:[59,74,91,105],ehrpwm5:[59,74,91,105],elig:2,elm0:[31,44,59,74,91,105],emif_cfg_iso_vd:31,emif_data_0_vd:[44,91,105],emif_data_iso_vd:31,enabl:120,encoder0:105,encrypt:[21,125,130],entiti:2,entri:27,enumer:[23,27,32,34,37,42,43,45,48,51,57,58,60,63,66,72,73,75,79,82,88,89,92,95,98,103,104,106,109,112,117,118,119],epwm0:[31,44],epwm1:[31,44],epwm2:[31,44],epwm3:44,epwm4:44,epwm5:44,epwm6:44,epwm7:44,epwm8:44,eqep0:[31,44,59,74,91,105],eqep1:[31,44,59,74,91,105],eqep2:[31,44,59,74,91,105],error:17,esm0:[31,44,59,74,91,105],event:[35,49,64,80,96,110],exampl:[5,13,127,131],extend:[15,21,27,77,123,127],extens:[21,131],famili:90,faq:124,ffi_main_infra_cbass_vd:91,ffi_main_ip_cbass_vd:91,ffi_main_rc_cbass_vd:91,field:[9,11,12,21,127,131],firewal:[16,19,47,62,78,94,108,124],firmwar:[21,23,27,125,131],flag:[2,13,21],flow:[12,33,46,61,76,93,107],foreground:124,format:[24,30,125],foundat:[0,2],frequenc:5,fsirx0:44,fsirx1:44,fsirx2:44,fsirx3:44,fsirx4:44,fsirx5:44,fsitx0:44,fsitx1:44,fss0:[31,44],fss0_fsas_0:[31,44],fss0_ospi_0:[31,44],fss_mcu_0:59,further:0,gener:[2,3,4,13],get:[13,14,15,16,19,20,26],gic0:[59,74],gicss0:[31,44],global:[12,15,35,49,64,80,96,110],glossari:0,goal:23,gpio0:[31,44,59,74,91,105],gpio1:[31,44,59,74,105],gpio2:[91,105],gpio3:105,gpio4:[91,105],gpio5:105,gpio6:[91,105],gpio7:105,gpiomux_intrtr0:[59,64,74,80,91,96,105,110],gpmc0:[31,44,59,74,91,105],gpu0:[31,59,74,105],gpu0_dft_pbist_0:105,gpu0_gpu_0:105,gpu0_gpucore_0:105,gpu_rs_bw_limiter2:31,gpu_ws_bw_limiter3:31,group:[25,26,43,58,73,89,104,118,119,120,122],gs80prg_mcu_wrap_wkup_0:[59,74],gs80prg_soc_wrap_wkup_0:[59,74],gtc0:[44,59,74,91,105],guid:[126,131,133],handov:[13,22,27,132],hardwar:123,header:[2,23],hierarchi:27,high:[26,127],host:[27,34,48,63,79,95,109,124],how:124,i2c0:[31,44,59,74,91,105],i2c1:[31,44,59,74,91,105],i2c2:[31,44,59,74,91,105],i2c3:[31,44,59,74,91,105],i2c4:[91,105],i2c5:[91,105],i2c6:[91,105],i3c0:[91,105],icemelter_wkup_0:[59,74],icssm0:31,identifi:[18,31,44,59,74,91,105],ids:[47,62,78,94,108],imag:[13,21,24],includ:125,increment:120,index:5,indic:[33,40,46,54,61,67,69,76,83,85,93,99,101,107,113,115],inform:[16,77,125],init:[25,26],initi:[16,25,26,120],input:[35,49,64,80,96,110],instrument:2,integr:[2,21],interfac:[2,20,131],interpret:29,interrupt:[26,35,49,64,80,96,110],introduct:[0,1,5,6,8,9,10,11,12,13,19,20,21,24,25,26,32,33,34,35,37,39,40,41,42,43,45,46,47,48,49,51,53,54,55,56,57,58,60,61,62,63,64,66,67,68,69,70,71,72,73,75,76,77,78,79,80,82,83,84,85,86,87,88,89,92,93,94,95,96,98,99,100,101,102,103,104,106,107,108,109,110,112,113,114,115,116,117,118,119,120,122,129,131],irq:[8,26],issu:124,j7200:[90,91,92,93,94,95,96,97,98,99,100,101,102,103,104],j721e:[90,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119],jtag:[20,131],k3_arm_atb_funnel_3_32_mcu_0:[59,74],k3_led_main_0:[59,74],keep:13,kei:[17,18,21,121,127],kek:[14,27,121],keyrev:128,keystor:[56,71,87],keywrit:[17,21],know:124,larg:5,layer:30,led0:[31,44,91,105],level:26,list:[27,31,44,47,59,62,74,78,91,94,105,108],load:21,locat:30,lock:15,logic:128,m4f:13,macro:[5,6,7],magic:23,mailbox0:[31,44],main0:91,main2mcu_lvl_intrtr0:[59,64,74,80,91,96,105,110],main2mcu_pls_intrtr0:[59,64,74,80,91,96,105,110],main2mcu_vd:[31,44],main2wkupmcu_vd:[91,105],main:[43,58,73,89,104,118],main_gpiomux_introuter0:[31,35,44,49],main_sec_proxy0:[72,88],main_usb0_iso_vd:31,main_usb1_iso_vd:31,manag:[0,2,4,5,8,9,10,11,12,13,25,26,27,30,35,49,64,80,96,110,124],map:0,mcan0:[31,44,91,105],mcan10:[91,105],mcan11:[91,105],mcan12:[91,105],mcan13:[91,105],mcan14:91,mcan15:91,mcan16:91,mcan17:91,mcan1:[44,91,105],mcan2:[91,105],mcan3:[91,105],mcan4:[91,105],mcan5:[91,105],mcan6:[91,105],mcan7:[91,105],mcan8:[91,105],mcan9:[91,105],mcasp0:[31,59,74,91,105],mcasp10:105,mcasp11:105,mcasp1:[31,59,74,91,105],mcasp2:[31,59,74,91,105],mcasp3:105,mcasp4:105,mcasp5:105,mcasp6:105,mcasp7:105,mcasp8:105,mcasp9:105,mcrc64_0:31,mcspi0:[31,44,59,74,91,105],mcspi1:[31,44,59,74,91,105],mcspi2:[31,44,59,74,91,105],mcspi3:[44,59,74,91,105],mcspi4:[44,59,74,91,105],mcspi5:[91,105],mcspi6:[91,105],mcspi7:[91,105],mcu2main_vd:[31,44],mcu_adc0:[59,74,91],mcu_adc12_16ffc0:105,mcu_adc12_16ffc1:105,mcu_adc1:[59,74,91],mcu_armss0:[59,74],mcu_armss0_cpu0:[59,74],mcu_armss0_cpu1:[59,74],mcu_cbass0:[59,74],mcu_cbass_debug0:[59,74],mcu_cbass_fw0:[59,74],mcu_cpsw0:[59,74,91,105],mcu_cpt2_aggr0:[59,74,91,105],mcu_ctrl_mmr0:[59,74],mcu_dcc0:[31,44,59,74,91,105],mcu_dcc1:[59,74,91,105],mcu_dcc2:[59,74,91,105],mcu_debugss0:[59,74],mcu_ecc_aggr0:[59,74],mcu_ecc_aggr1:[59,74],mcu_efuse0:[59,74],mcu_esm0:[44,59,74,91,105],mcu_fss0:[91,105],mcu_fss0_fsas_0:[59,74,91,105],mcu_fss0_hyperbus0:[59,74],mcu_fss0_hyperbus1p0_0:[91,105],mcu_fss0_ospi_0:[59,74,91,105],mcu_fss0_ospi_1:[59,74,91,105],mcu_gpio0:[31,44],mcu_i2c0:[31,44,59,74,91,105],mcu_i2c1:[44,91,105],mcu_i3c0:[91,105],mcu_i3c1:[91,105],mcu_m4fss0:[31,44],mcu_m4fss0_cbass_0:31,mcu_m4fss0_core0:[31,44],mcu_mcan0:[31,59,74,91,105],mcu_mcan1:[31,59,74,91,105],mcu_mcrc64_0:[31,44],mcu_mcspi0:[31,44,59,74,91,105],mcu_mcspi1:[31,44,59,74,91,105],mcu_mcspi2:[59,74,91,105],mcu_mcu_16ff0:31,mcu_mcu_gpiomux_introuter0:[44,49],mcu_msram0:[59,74],mcu_navss0:[59,74,91,105],mcu_navss0_intr_0:[91,96,105,110],mcu_navss0_intr_aggr_0:[59,64,74,80],mcu_navss0_intr_router_0:[59,64,74,80],mcu_navss0_mcrc0:[59,74],mcu_navss0_mcrc_0:[91,105],mcu_navss0_modss:[91,105],mcu_navss0_proxy0:[59,74,91,105],mcu_navss0_ringacc0:[59,74,91,105],mcu_navss0_sec_proxy0:[103,117],mcu_navss0_udmap0:[59,74],mcu_navss0_udmap_0:[91,105],mcu_navss0_udmass:[91,105],mcu_navss0_udmass_inta_0:[91,96,105,110],mcu_pbist0:[59,74,91,105],mcu_pbist1:[91,105],mcu_pbist2:91,mcu_pdma0:[59,74],mcu_pdma1:[59,74],mcu_pll_mmr0:[59,74],mcu_psc0:44,mcu_psram0:[59,74],mcu_r5fss0:[91,105],mcu_r5fss0_core0:[91,105],mcu_r5fss0_core1:[91,105],mcu_rom0:[59,74],mcu_rti0:[31,44,59,74,91,105],mcu_rti1:[59,74,91,105],mcu_sa2_ul0:[91,105],mcu_sec_mmr0:[59,74],mcu_sec_proxy0:[72,88],mcu_timer0:[31,44,59,74,91,105],mcu_timer1:[31,44,59,74,91,105],mcu_timer1_clksel_vd:[91,105],mcu_timer2:[31,44,59,74,91,105],mcu_timer3:[31,44,59,74,91,105],mcu_timer3_clksel_vd:[91,105],mcu_timer4:[91,105],mcu_timer5:[91,105],mcu_timer5_clksel_vd:[91,105],mcu_timer6:[91,105],mcu_timer7:[91,105],mcu_timer7_clksel_vd:[91,105],mcu_timer8:[91,105],mcu_timer9:[91,105],mcu_timer9_clksel_vd:[91,105],mcu_uart0:[31,44,59,74,91,105],mcu_uart1:44,mcu_wakeup:[43,58,73,89,104,118],mek:[21,127],memori:30,messag:[2,3,4,5,6,7,8,9,10,11,12,14,15,16,17,18,19,22,23,25,26,27,125,128],method:121,mlb0:105,mmcsd0:[31,44,59,74,91,105],mmcsd1:[31,44,59,74,91,105],mmcsd2:[31,105],mmr:15,model:120,monitor:11,mpk:[21,127],msmc:3,msram_256k0:44,msram_256k1:44,msram_256k2:44,msram_256k3:44,msram_256k4:44,msram_256k5:44,msv:[21,127],multiplex:5,mux:5,mx_efuse_main_chain_main_0:[59,74],mx_efuse_mcu_chain_mcu_0:[59,74],mx_wakeup_reset_sync_wkup_0:[59,74],navss0:[59,74,91,105],navss0_cpts0:[59,74],navss0_cpts_0:[91,105],navss0_dti_0:[91,105],navss0_intr_router_0:[59,64,74,80,91,96,105,110],navss0_mailbox0_cluster0:[59,74],navss0_mailbox0_cluster10:[59,74],navss0_mailbox0_cluster11:[59,74],navss0_mailbox0_cluster1:[59,74],navss0_mailbox0_cluster2:[59,74],navss0_mailbox0_cluster3:[59,74],navss0_mailbox0_cluster4:[59,74],navss0_mailbox0_cluster5:[59,74],navss0_mailbox0_cluster6:[59,74],navss0_mailbox0_cluster7:[59,74],navss0_mailbox0_cluster8:[59,74],navss0_mailbox0_cluster9:[59,74],navss0_mailbox_0:[91,105],navss0_mailbox_10:[91,105],navss0_mailbox_11:[91,105],navss0_mailbox_1:[91,105],navss0_mailbox_2:[91,105],navss0_mailbox_3:[91,105],navss0_mailbox_4:[91,105],navss0_mailbox_5:[91,105],navss0_mailbox_6:[91,105],navss0_mailbox_7:[91,105],navss0_mailbox_8:[91,105],navss0_mailbox_9:[91,105],navss0_mcrc0:[59,74],navss0_mcrc_0:[91,105],navss0_modss:[91,105],navss0_modss_inta0:[59,64,74,80],navss0_modss_inta1:[59,64,74,80],navss0_modss_inta_0:[91,96],navss0_modss_inta_1:[91,96],navss0_modss_intaggr_0:[105,110],navss0_modss_intaggr_1:[105,110],navss0_proxy0:[59,74],navss0_proxy_0:[91,105],navss0_pvu0:[59,74],navss0_pvu1:[59,74],navss0_ringacc0:[59,74],navss0_ringacc_0:[91,105],navss0_sec_proxy_0:[103,117],navss0_spinlock_0:[91,105],navss0_tbu_0:[91,105],navss0_tcu_0:105,navss0_timer_mgr0:[59,74],navss0_timer_mgr1:[59,74],navss0_timermgr_0:[91,105],navss0_timermgr_1:[91,105],navss0_udmap0:[59,74],navss0_udmap_0:[91,105],navss0_udmass:[91,105],navss0_udmass_inta0:[59,64,74,80],navss0_udmass_inta_0:[91,96],navss0_udmass_intaggr_0:[105,110],navss0_virtss:[91,105],non:2,normal:132,note:14,number:23,object:[3,5,6,7],oldi_tx_core_main_0:[59,74],open:[19,20],oper:132,optim:125,option:[21,30,127],osal:[25,26],otp:[15,17,18,21,27,77,123,127,128],outer:125,output:[35,49,64,80,96,110],outsid:129,over:131,overlap:124,overview:30,owner:16,ownership:124,pair:10,paramet:[8,9,10,11,12,77],part:26,pass:24,path:2,payload:125,pbist0:[31,44,59,74,91,105],pbist10:105,pbist1:[31,44,59,74,91,105],pbist2:[44,91,105],pbist3:[44,105],pbist4:105,pbist5:105,pbist6:105,pbist7:105,pbist9:105,pcie0:[44,59,74,105],pcie1:[59,74,91,105],pcie2:105,pcie3:105,pdma0:[59,74],pdma1:[59,74],pdma_debug0:[59,74],per:[42,57,72,88,103,117],perform:[131,132],permiss:124,pll:[36,50,65,81,97,111],pll_mmr0:[59,74],pllctrl0:[59,74],popul:[21,131],post:132,postdiv1_16fft1:44,postdiv4_16ff0:44,postdiv4_16ff2:44,power:[2,4,5,25,30],pre:26,primer:[120,122],priv:[47,62,78,94,108,124],procedur:[11,125,127],process:26,processor:[13,27,37,51,66,82,98,112],program:[5,121,123,124],programm:124,protocol:20,proxi:[9,26,38,39,42,52,53,57,67,68,72,83,84,88,99,100,103,113,114,117],pru_icssg0:[44,59,74,105],pru_icssg1:[44,59,74,105],pru_icssg2:[59,74],psc0:[31,44,59,74,91,105],psc0_fw_0:31,psc0_psc_0:31,psi:[10,39,53,68,84,100,114],psil:26,psramecc0:[44,59,74],queri:3,r5fss0:[31,44,91,105],r5fss0_core0:[31,44,91,105],r5fss0_core1:[44,91,105],r5fss0_introuter0:[105,110],r5fss0_ss0:31,r5fss1:[44,105],r5fss1_core0:[44,105],r5fss1_core1:[44,105],r5fss1_introuter0:[105,110],rang:26,read:[0,10,15,18,123,128],receiv:[12,20,25,26],refer:21,region:[16,47,62,78,94,108,124],regist:[10,124],relat:128,relationship:124,releas:[8,13,14],request:[2,9,11,12,13],reserv:27,reset:[7,11],resourc:[2,4,8,9,10,11,12,26,30,41,55,70,86,102,116,124,129],respons:[2,8,9,11,12],retriev:131,revis:[18,21,23,128,131],ring:[11,26,40,54,69,85,101,115],rom:24,rout:8,router:[35,49,64,80,96,110],row:[15,27],rti0:[31,44,59,74,91,105],rti10:44,rti11:44,rti15:[31,105],rti16:105,rti1:[31,44,59,74,91,105],rti24:105,rti25:105,rti28:[91,105],rti29:[91,105],rti2:[31,59,74],rti30:105,rti31:105,rti3:[31,59,74],rti8:44,rti9:44,run:128,runtim:[19,56,71,87,132],sa2_ul0:[44,59,74,105],sa2ul:[121,129],sa3_ss0:31,sa3_ss0_dmss_eccaggr_0:31,sa3_ss0_intaggr_0:[31,35],sa3_ss0_pktdma_0:31,sa3_ss0_ringacc_0:31,sa3_ss0_sa_ul_0:31,same:124,sampl:21,sbl:[21,128],sci:[0,26],sdk:0,sec:21,secur:[0,2,4,20,21,22,27,30,42,57,72,88,103,117,125,127,130,131,132],send:131,sequenc:13,serdes0:[59,74],serdes1:[59,74],serdes_10g0:[44,105],serdes_10g1:91,serdes_16g0:105,serdes_16g1:105,serdes_16g2:105,serdes_16g3:105,server:0,set:[8,13,14,16],sign:[21,125,128,130],size:[12,56,71,87],smek:21,smpk:21,smpkh:21,sms0:31,soc:[19,31,44,59,74,90,91,105,131],soft:15,softwar:[0,18,21],sourc:[35,39,49,53,64,68,80,84,96,100,110,114],specif:[13,90],specifi:124,spinlock0:[31,44],sr1:90,sr2:90,state:131,statu:[13,15],stm0:[31,44,59,74,91,105],structur:[3,5,6,7,10,23,25,26,27,128],sub:[30,127],substructur:[23,27],subsystem:[25,26],suppli:121,support:[124,127],swrev:[127,128],sysfw:[21,128,129],system:[2,7,21,23,27,125,131],templat:[21,127],texa:2,thi:[5,6,7],thread:[10,39,42,53,57,68,72,84,88,100,103,114,117],threshold:12,time:[23,125,128],timeout:20,timer0:[31,44,59,74,91,105],timer10:[44,59,74,91,105],timer11:[44,59,74,91,105],timer11_clksel_vd:[91,105],timer12:[91,105],timer13:[91,105],timer13_clksel_vd:[91,105],timer14:[91,105],timer15:[91,105],timer15_clksel_vd:[91,105],timer16:[91,105],timer17:[91,105],timer17_clksel_vd:[91,105],timer18:[91,105],timer19:[91,105],timer19_clksel_vd:[91,105],timer1:[31,44,59,74,91,105],timer1_clksel_vd:[91,105],timer2:[31,44,59,74,91,105],timer3:[31,44,59,74,91,105],timer3_clksel_vd:[91,105],timer4:[31,44,59,74,91,105],timer5:[31,44,59,74,91,105],timer5_clksel_vd:[91,105],timer6:[31,44,59,74,91,105],timer7:[31,44,59,74,91,105],timer7_clksel_vd:[91,105],timer8:[44,59,74,91,105],timer9:[44,59,74,91,105],timer9_clksel_vd:[91,105],timermgr0:44,timesync_event_introuter0:[44,49],timesync_event_router0:[31,35],timesync_intrtr0:[59,64,74,80,91,96,105,110],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,25,26,27,121,125,128,131,133],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:16,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:16,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:15,tisci_msg_get_soc_uid:19,tisci_msg_key_writ:17,tisci_msg_lock_otp_row:15,tisci_msg_open_debug_fwl:19,tisci_msg_proc_auth_boot:13,tisci_msg_proc_get_statu:13,tisci_msg_proc_handov:13,tisci_msg_proc_releas:13,tisci_msg_proc_request:13,tisci_msg_proc_set_config:13,tisci_msg_proc_set_control:13,tisci_msg_proc_wait_statu:13,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_keycnt_keyrev:18,tisci_msg_read_otp_mmr:15,tisci_msg_read_swrev:18,tisci_msg_rm_irq_releas:8,tisci_msg_rm_irq_set:8,tisci_msg_rm_proxy_cfg:9,tisci_msg_rm_psil_pair:10,tisci_msg_rm_psil_read:10,tisci_msg_rm_psil_unpair:10,tisci_msg_rm_psil_writ:10,tisci_msg_rm_ring_cfg:11,tisci_msg_rm_ring_mon_cfg:11,tisci_msg_rm_udmap_flow_cfg:12,tisci_msg_rm_udmap_flow_deleg:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:12,tisci_msg_rm_udmap_gcfg_cfg:12,tisci_msg_rm_udmap_rx_ch_cfg:12,tisci_msg_rm_udmap_tx_ch_cfg:12,tisci_msg_sa2ul_get_dkek:14,tisci_msg_sa2ul_release_dkek:14,tisci_msg_sa2ul_set_dkek:14,tisci_msg_sec_handov:22,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:16,tisci_msg_soft_lock_otp_write_glob:15,tisci_msg_sys_reset:7,tisci_msg_vers:3,tisci_msg_write_keyrev:18,tisci_msg_write_otp_row:15,tisci_msg_write_swrev:18,topic:126,trace:[29,30],transfer:20,transmit:[12,20],transport:2,trigger:132,two:121,type:[41,55,70,86,102,116,127,131],uart0:[31,44,59,74,91,105],uart1:[31,44,59,74,91,105],uart2:[31,44,59,74,91,105],uart3:[31,44,91,105],uart4:[31,44,91,105],uart5:[31,44,91,105],uart6:[31,44,91,105],uart7:[91,105],uart8:[91,105],uart9:[91,105],uart:131,udmap:12,ufs0:105,uid:[19,20,131],unencrypt:130,unlock:[27,131],unpair:10,usag:[3,5,6,7,8,9,10,11,12,13,15,17,23,25,26,27,120],usb0:[31,44,91,105],usb1:[31,105],usb3ss0:[59,74],usb3ss1:[59,74],user:[124,126,131,133],valid:[8,9,11,12,25,26,131],valu:[120,122],variou:131,vdc_data_vbusm_32b_ref_mcu2wkup:[59,74],vdc_data_vbusm_32b_ref_wkup2mcu:[59,74],vdc_data_vbusm_64b_ref_main2mcu:[59,74],vdc_data_vbusm_64b_ref_mcu2main:[59,74],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[59,74],vdc_infra_vbusp_32b_ref_mcu2main_infra:[59,74],vdc_infra_vbusp_32b_ref_wkup2main_infra:[59,74],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[59,74],vdc_nav_psil_128b_ref_main2mcu:[59,74],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[59,74],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[59,74],version:21,via:[121,131],virtual:[35,49,64,80,96,110],vpac0:105,vpfe0:105,vtm0:44,wait:13,what:124,which:124,wise:[31,44,59,74,91,105],without:[5,24],wkup_cbass0:[59,74],wkup_cbass_fw0:[59,74],wkup_ctrl_mmr0:[59,74],wkup_ddpa0:[91,105],wkup_deepsleep_sources0:31,wkup_dmsc0:[59,74,91,105],wkup_dmsc0_cortex_m3_0:[59,74],wkup_ecc_aggr0:[59,74],wkup_esm0:[31,59,74,91,105],wkup_gpio0:[59,74,91,105],wkup_gpio1:[91,105],wkup_gpiomux_intrtr0:[59,64,74,80,91,96,105,110],wkup_gtc0:31,wkup_i2c0:[31,59,74,91,105],wkup_mcu_gpiomux_introuter0:[31,35],wkup_pbist0:31,wkup_pllctrl0:[59,74],wkup_porz_sync0:[91,105],wkup_psc0:[31,59,74,91,105],wkup_rtcss0:31,wkup_rti0:31,wkup_timer0:31,wkup_timer1:31,wkup_uart0:[31,59,74,91,105],wkup_vtm0:[31,59,74,91,105],wkup_wakeup0:91,wkupmcu2main_vd:[91,105],write:[10,15,18,123,124,128],writer:[17,127],x509:[21,127]}})