// Seed: 3092953096
module module_0;
  wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output tri id_2,
    output wor id_3,
    output wand id_4,
    input tri id_5,
    input supply1 id_6
);
  for (id_8 = id_6; id_6; id_2 = -1) wire id_9, id_10;
  assign id_4 = 1, id_1 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always_ff $display(id_6);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_1 = id_1;
  assign id_2 = id_5[1].id_4#(
      .id_3(-1 ^ (id_1 - id_2)),
      .id_5(1 & 1),
      .id_3(1)
  );
  wire id_6;
endmodule
