--------------------------------------------------------------------------------
Release 12.2 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Keyboard.twx Keyboard.ncd -o Keyboard.twr Keyboard.pcf -ucf
ucf.ucf

Design file:              Keyboard.ncd
Physical constraint file: Keyboard.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-06-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    4.063(R)|   -0.187(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LedOut<1>   |   13.208(R)|clk50_BUFGP       |   0.000|
LedOut<2>   |   13.189(R)|clk50_BUFGP       |   0.000|
LedOut<3>   |   13.326(R)|clk50_BUFGP       |   0.000|
LedOut<4>   |   14.102(R)|clk50_BUFGP       |   0.000|
LedOut<5>   |   13.654(R)|clk50_BUFGP       |   0.000|
LedOut<6>   |   13.855(R)|clk50_BUFGP       |   0.000|
LedOut<7>   |   13.770(R)|clk50_BUFGP       |   0.000|
LedSync<0>  |    8.232(R)|clk50_BUFGP       |   0.000|
LedSync<1>  |    8.813(R)|clk50_BUFGP       |   0.000|
LedSync<2>  |    8.286(R)|clk50_BUFGP       |   0.000|
LedSync<3>  |    7.833(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    5.866|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 30 00:50:57 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 113 MB



