Info: Generated by version: 24.3 build 212
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt0362_12132140114206938435.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif2.ip --synthesis=VERILOG --output-directory=/tmp/alt0362_12132140114206938435.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif2 --family="Agilex 7" --part=AGIB027R29A1E2VR3
Warning: emif_fm_0: Used altera_emif_fm 2.7.5 (instead of 2.7.2)
Info: emif2.emif_fm_0.arch: EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
Info: emif2.emif_fm_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: emif2.emif_fm_0.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component and DIMM".
Info: emif2.emif_fm_0.arch: Interface estimated to require 2 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: emif2.emif_fm_0.arch: Valid memory frequencies for the current PLL reference clock of 33.33 MHz and user clock rate, in MHz: 1599.84, 1466.52, 1333.2, 1199.88, 1066.56, 933.24, 799.92, 666.6
Info: emif2.emif_fm_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: emif2: "Transforming system: emif2"
Info: emif2: "Naming system components in system: emif2"
Info: emif2: "Processing generation queue"
Info: emif2: "Generating: emif2"
Info: emif2: "Generating: emif2_altera_emif_fm_275_x3dxk6q"
Info: emif2: "Generating: emif2_altera_emif_arch_fm_191_635yzai"
Info: emif2: Done "emif2" with 3 modules, 50 files
Info: Finished: Create HDL design files for synthesis
