

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s'
================================================================
* Date:           Wed Feb 11 15:57:30 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.587 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      339|      339|  1.695 us|  1.695 us|  339|  339|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      337|      337|         3|          1|          1|   336|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %layer5_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i119 %layer4_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln41 = store i9 0, i9 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'store' 'store_ln41' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 10 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_9 = load i9 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.77ns)   --->   "%icmp_ln41 = icmp_eq  i9 %i_9, i9 336" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%i_10 = add i9 %i_9, i9 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 13 'add' 'i_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln41 = store i9 %i_10, i9 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 15 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 16 [1/1] (1.72ns)   --->   "%layer4_out_read = read i119 @_ssdm_op_Read.ap_fifo.volatile.i119P0A, i119 %layer4_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 16 'read' 'layer4_out_read' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 119> <Depth = 336> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i119 %layer4_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 17 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i17 @_ssdm_op_PartSelect.i17.i119.i32.i32, i119 %layer4_out_read, i32 17, i32 33" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 18 'partselect' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = partselect i17 @_ssdm_op_PartSelect.i17.i119.i32.i32, i119 %layer4_out_read, i32 34, i32 50" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 19 'partselect' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = partselect i17 @_ssdm_op_PartSelect.i17.i119.i32.i32, i119 %layer4_out_read, i32 51, i32 67" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 20 'partselect' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln44_4 = partselect i17 @_ssdm_op_PartSelect.i17.i119.i32.i32, i119 %layer4_out_read, i32 68, i32 84" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 21 'partselect' 'trunc_ln44_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = partselect i17 @_ssdm_op_PartSelect.i17.i119.i32.i32, i119 %layer4_out_read, i32 85, i32 101" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 22 'partselect' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = partselect i17 @_ssdm_op_PartSelect.i17.i119.i32.i32, i119 %layer4_out_read, i32 102, i32 118" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'partselect' 'trunc_ln44_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln51 = icmp_sgt  i17 %trunc_ln44, i17 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 24 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i119 %layer4_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.86ns)   --->   "%icmp_ln51_1 = icmp_sgt  i17 %trunc_ln44_1, i17 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 26 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i14 @_ssdm_op_PartSelect.i14.i119.i32.i32, i119 %layer4_out_read, i32 17, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.86ns)   --->   "%icmp_ln51_2 = icmp_sgt  i17 %trunc_ln44_2, i17 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 28 'icmp' 'icmp_ln51_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i14 @_ssdm_op_PartSelect.i14.i119.i32.i32, i119 %layer4_out_read, i32 34, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.86ns)   --->   "%icmp_ln51_3 = icmp_sgt  i17 %trunc_ln44_3, i17 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 30 'icmp' 'icmp_ln51_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i14 @_ssdm_op_PartSelect.i14.i119.i32.i32, i119 %layer4_out_read, i32 51, i32 64" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.86ns)   --->   "%icmp_ln51_4 = icmp_sgt  i17 %trunc_ln44_4, i17 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 32 'icmp' 'icmp_ln51_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i14 @_ssdm_op_PartSelect.i14.i119.i32.i32, i119 %layer4_out_read, i32 68, i32 81" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%icmp_ln51_5 = icmp_sgt  i17 %trunc_ln44_5, i17 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 34 'icmp' 'icmp_ln51_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i14 @_ssdm_op_PartSelect.i14.i119.i32.i32, i119 %layer4_out_read, i32 85, i32 98" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.86ns)   --->   "%icmp_ln51_6 = icmp_sgt  i17 %trunc_ln44_6, i17 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 36 'icmp' 'icmp_ln51_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i14 @_ssdm_op_PartSelect.i14.i119.i32.i32, i119 %layer4_out_read, i32 102, i32 115" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 58 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 38 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 336, i64 336, i64 336" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 40 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%out_data = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %trunc_ln52, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'bitconcatenate' 'out_data' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.34ns)   --->   "%out_data_92 = select i1 %icmp_ln51, i16 %out_data, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 42 'select' 'out_data_92' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%out_data_93 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_1, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 43 'bitconcatenate' 'out_data_93' <Predicate = (icmp_ln51_1)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.34ns)   --->   "%out_data_94 = select i1 %icmp_ln51_1, i16 %out_data_93, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 44 'select' 'out_data_94' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%out_data_95 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_2, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'bitconcatenate' 'out_data_95' <Predicate = (icmp_ln51_2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.34ns)   --->   "%out_data_96 = select i1 %icmp_ln51_2, i16 %out_data_95, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 46 'select' 'out_data_96' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%out_data_97 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_3, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'bitconcatenate' 'out_data_97' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.34ns)   --->   "%out_data_98 = select i1 %icmp_ln51_3, i16 %out_data_97, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 48 'select' 'out_data_98' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_4, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.34ns)   --->   "%select_ln51 = select i1 %icmp_ln51_4, i16 %shl_ln, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 50 'select' 'select_ln51' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln52_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_5, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'bitconcatenate' 'shl_ln52_1' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.34ns)   --->   "%select_ln51_1 = select i1 %icmp_ln51_5, i16 %shl_ln52_1, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 52 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln52_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_6, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'bitconcatenate' 'shl_ln52_2' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.34ns)   --->   "%select_ln51_2 = select i1 %icmp_ln51_6, i16 %shl_ln52_2, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 54 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln57_s = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i16.i16.i16.i16.i16.i16, i16 %select_ln51_2, i16 %select_ln51_1, i16 %select_ln51, i16 %out_data_98, i16 %out_data_96, i16 %out_data_94, i16 %out_data_92" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 55 'bitconcatenate' 'or_ln57_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.72ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i112P0A, i112 %layer5_out, i112 %or_ln57_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 56 'write' 'write_ln57' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 112> <Depth = 336> <FIFO>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 57 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.630ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) of constant 0 on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 [6]  (0.427 ns)
	'load' operation 9 bit ('i', firmware/nnet_utils/nnet_activation_stream.h:41) on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) [10]  (0.776 ns)
	'store' operation 0 bit ('store_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) of variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 [55]  (0.427 ns)

 <State 2>: 2.587ns
The critical path consists of the following:
	fifo read operation ('layer4_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer4_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [17]  (1.724 ns)
	'icmp' operation 1 bit ('icmp_ln51', firmware/nnet_utils/nnet_activation_stream.h:51) [25]  (0.863 ns)

 <State 3>: 2.066ns
The critical path consists of the following:
	'select' operation 16 bit ('out_data', firmware/nnet_utils/nnet_activation_stream.h:51) [28]  (0.342 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer5_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [54]  (1.724 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
