// Seed: 2177660124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_6 ^ 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_6 = 1 == 1;
  reg id_7 = id_4;
  assign id_7 = id_7;
  module_0(
      id_1, id_6, id_6, id_1, id_6, id_1, id_2, id_2
  );
  always @(posedge id_5 or posedge id_1) begin
    id_4 <= id_7;
  end
  assign id_2 = id_1;
endmodule
