$date
	Sun Oct 23 08:36:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#763677
b10101 !
1"
#763678
b10101 &
b10101 %
1$
#763679
0"
#763682
b1000000 &
b1000000 %
#763686
b100000 &
b100000 %
#763690
b10000 &
b10000 %
#763694
b1000 &
b1000 %
#763698
b100 &
b100 %
#763702
b10 &
b10 %
#763706
b1 &
b1 %
1#
#763710
b0 &
0#
b0 %
0$
#1768654
b10001 &
b10001 %
1$
b10001 !
1"
#1768655
0"
#1768658
b110100 &
b110100 %
#1768662
b11010 &
b11010 %
#1768666
b1101 &
b1101 %
#1768670
b101000 &
b101000 %
#1768674
b10100 &
b10100 %
#1768678
b1010 &
b1010 %
#1768682
b101 &
b101 %
#1768686
b10000 &
b10000 %
#1768690
b1000 &
b1000 %
#1768694
b100 &
b100 %
#1768698
b10 &
b10 %
#1768702
b1 &
1#
b1 %
#1768706
b0 &
b0 %
0#
0$
#2781064
b1101 !
1"
#2781066
b1101 &
b1101 %
1$
#2781067
0"
#2781070
b101000 &
b101000 %
#2781074
b10100 &
b10100 %
#2781078
b1010 &
b1010 %
#2781082
b101 &
b101 %
#2781086
b10000 &
b10000 %
#2781090
b1000 &
b1000 %
#2781094
b100 &
b100 %
#2781098
b10 &
b10 %
#2781102
b1 &
1#
b1 %
#2781106
b0 &
b0 %
0#
0$
#4500012
