

================================================================
== Vitis HLS Report for 'fpadd503_1'
================================================================
* Date:           Tue May 20 14:36:08 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       76|       76|  0.760 us|  0.760 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpadd503_1_Pipeline_VITIS_LOOP_23_1_fu_22  |fpadd503_1_Pipeline_VITIS_LOOP_23_1  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_1_Pipeline_VITIS_LOOP_28_2_fu_32  |fpadd503_1_Pipeline_VITIS_LOOP_28_2  |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_1_Pipeline_VITIS_LOOP_34_3_fu_41  |fpadd503_1_Pipeline_VITIS_LOOP_34_3  |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     806|   1994|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    117|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     815|   2111|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_fpadd503_1_Pipeline_VITIS_LOOP_23_1_fu_22  |fpadd503_1_Pipeline_VITIS_LOOP_23_1  |        0|   0|  206|  635|    0|
    |grp_fpadd503_1_Pipeline_VITIS_LOOP_28_2_fu_32  |fpadd503_1_Pipeline_VITIS_LOOP_28_2  |        0|   0|  268|  652|    0|
    |grp_fpadd503_1_Pipeline_VITIS_LOOP_34_3_fu_41  |fpadd503_1_Pipeline_VITIS_LOOP_34_3  |        0|   0|  332|  707|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   0|  806| 1994|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  37|          7|    1|          7|
    |coeff_address0  |  20|          4|    6|         24|
    |coeff_ce0       |  20|          4|    1|          4|
    |coeff_d0        |  20|          4|   64|        256|
    |coeff_we0       |  20|          4|    8|         32|
    +----------------+----+-----------+-----+-----------+
    |Total           | 117|         23|   80|        323|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  6|   0|    6|          0|
    |grp_fpadd503_1_Pipeline_VITIS_LOOP_23_1_fu_22_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_1_Pipeline_VITIS_LOOP_28_2_fu_32_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_1_Pipeline_VITIS_LOOP_34_3_fu_41_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  9|   0|    9|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|    fpadd503.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|    fpadd503.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|    fpadd503.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|    fpadd503.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|    fpadd503.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|    fpadd503.1|  return value|
|R_X_address0    |  out|    4|   ap_memory|           R_X|         array|
|R_X_ce0         |  out|    1|   ap_memory|           R_X|         array|
|R_X_q0          |   in|   64|   ap_memory|           R_X|         array|
|R_Z_address0    |  out|    4|   ap_memory|           R_Z|         array|
|R_Z_ce0         |  out|    1|   ap_memory|           R_Z|         array|
|R_Z_q0          |   in|   64|   ap_memory|           R_Z|         array|
|coeff_address0  |  out|    6|   ap_memory|         coeff|         array|
|coeff_ce0       |  out|    1|   ap_memory|         coeff|         array|
|coeff_we0       |  out|    8|   ap_memory|         coeff|         array|
|coeff_d0        |  out|   64|   ap_memory|         coeff|         array|
|coeff_q0        |   in|   64|   ap_memory|         coeff|         array|
+----------------+-----+-----+------------+--------------+--------------+

