Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 22:44:24 2019
| Host         : LAPTOP-JMOIQ3QC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: cg/nolabel_line47/dff1/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cg/nolabel_line47/dff2/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cl10/outclk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: cl20/outclk_reg/Q (HIGH)

 There are 1494 register/latch pins with no clock driven by root clock pin: cl20k/outclk_reg/Q (HIGH)

 There are 637 register/latch pins with no clock driven by root clock pin: cl50/outclk_reg/Q (HIGH)

 There are 210 register/latch pins with no clock driven by root clock pin: clx/out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fa2/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15855 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.691     -883.124                    247                 1348        0.152        0.000                      0                 1348        3.000        0.000                       0                   506  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.517        0.000                      0                  346        0.152        0.000                      0                  346        3.000        0.000                       0                   178  
  clk_out1_clk_wiz_0      -22.691     -883.124                    247                 1002        0.206        0.000                      0                 1002        4.130        0.000                       0                   325  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 cl20/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.704ns (14.096%)  route 4.290ns (85.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    cl20/CLK_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  cl20/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  cl20/counter_reg[16]/Q
                         net (fo=2, routed)           1.120     6.653    cl20/counter_reg[16]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  cl20/counter[0]_i_7__2/O
                         net (fo=1, routed)           1.377     8.154    cl20/counter[0]_i_7__2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.278 r  cl20/counter[0]_i_1__2/O
                         net (fo=34, routed)          1.793    10.071    cl20/counter[0]_i_1__2_n_0
    SLICE_X13Y53         FDRE                                         r  cl20/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    cl20/CLK_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  cl20/counter_reg[0]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.429    14.589    cl20/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 cl20/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.704ns (14.096%)  route 4.290ns (85.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    cl20/CLK_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  cl20/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  cl20/counter_reg[16]/Q
                         net (fo=2, routed)           1.120     6.653    cl20/counter_reg[16]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  cl20/counter[0]_i_7__2/O
                         net (fo=1, routed)           1.377     8.154    cl20/counter[0]_i_7__2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.278 r  cl20/counter[0]_i_1__2/O
                         net (fo=34, routed)          1.793    10.071    cl20/counter[0]_i_1__2_n_0
    SLICE_X13Y53         FDRE                                         r  cl20/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    cl20/CLK_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  cl20/counter_reg[1]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.429    14.589    cl20/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 cl20/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.704ns (14.096%)  route 4.290ns (85.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    cl20/CLK_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  cl20/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  cl20/counter_reg[16]/Q
                         net (fo=2, routed)           1.120     6.653    cl20/counter_reg[16]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  cl20/counter[0]_i_7__2/O
                         net (fo=1, routed)           1.377     8.154    cl20/counter[0]_i_7__2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.278 r  cl20/counter[0]_i_1__2/O
                         net (fo=34, routed)          1.793    10.071    cl20/counter[0]_i_1__2_n_0
    SLICE_X13Y53         FDRE                                         r  cl20/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    cl20/CLK_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  cl20/counter_reg[2]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.429    14.589    cl20/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 cl20/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.704ns (14.096%)  route 4.290ns (85.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    cl20/CLK_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  cl20/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  cl20/counter_reg[16]/Q
                         net (fo=2, routed)           1.120     6.653    cl20/counter_reg[16]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  cl20/counter[0]_i_7__2/O
                         net (fo=1, routed)           1.377     8.154    cl20/counter[0]_i_7__2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.278 r  cl20/counter[0]_i_1__2/O
                         net (fo=34, routed)          1.793    10.071    cl20/counter[0]_i_1__2_n_0
    SLICE_X13Y53         FDRE                                         r  cl20/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    cl20/CLK_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  cl20/counter_reg[3]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.429    14.589    cl20/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 cl20/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.704ns (14.689%)  route 4.089ns (85.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    cl20/CLK_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  cl20/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  cl20/counter_reg[16]/Q
                         net (fo=2, routed)           1.120     6.653    cl20/counter_reg[16]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  cl20/counter[0]_i_7__2/O
                         net (fo=1, routed)           1.377     8.154    cl20/counter[0]_i_7__2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.278 r  cl20/counter[0]_i_1__2/O
                         net (fo=34, routed)          1.592     9.870    cl20/counter[0]_i_1__2_n_0
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    cl20/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[4]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    14.589    cl20/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 cl20/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.704ns (14.689%)  route 4.089ns (85.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    cl20/CLK_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  cl20/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  cl20/counter_reg[16]/Q
                         net (fo=2, routed)           1.120     6.653    cl20/counter_reg[16]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  cl20/counter[0]_i_7__2/O
                         net (fo=1, routed)           1.377     8.154    cl20/counter[0]_i_7__2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.278 r  cl20/counter[0]_i_1__2/O
                         net (fo=34, routed)          1.592     9.870    cl20/counter[0]_i_1__2_n_0
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    cl20/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[5]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    14.589    cl20/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 cl20/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.704ns (14.689%)  route 4.089ns (85.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    cl20/CLK_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  cl20/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  cl20/counter_reg[16]/Q
                         net (fo=2, routed)           1.120     6.653    cl20/counter_reg[16]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  cl20/counter[0]_i_7__2/O
                         net (fo=1, routed)           1.377     8.154    cl20/counter[0]_i_7__2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.278 r  cl20/counter[0]_i_1__2/O
                         net (fo=34, routed)          1.592     9.870    cl20/counter[0]_i_1__2_n_0
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    cl20/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[6]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    14.589    cl20/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 cl20/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.704ns (14.689%)  route 4.089ns (85.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    cl20/CLK_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  cl20/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  cl20/counter_reg[16]/Q
                         net (fo=2, routed)           1.120     6.653    cl20/counter_reg[16]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  cl20/counter[0]_i_7__2/O
                         net (fo=1, routed)           1.377     8.154    cl20/counter[0]_i_7__2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.278 r  cl20/counter[0]_i_1__2/O
                         net (fo=34, routed)          1.592     9.870    cl20/counter[0]_i_1__2_n_0
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    cl20/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[7]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    14.589    cl20/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 cl20/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.704ns (15.224%)  route 3.920ns (84.776%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    cl20/CLK_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  cl20/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  cl20/counter_reg[16]/Q
                         net (fo=2, routed)           1.120     6.653    cl20/counter_reg[16]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  cl20/counter[0]_i_7__2/O
                         net (fo=1, routed)           1.377     8.154    cl20/counter[0]_i_7__2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.278 r  cl20/counter[0]_i_1__2/O
                         net (fo=34, routed)          1.423     9.701    cl20/counter[0]_i_1__2_n_0
    SLICE_X13Y55         FDRE                                         r  cl20/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    cl20/CLK_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  cl20/counter_reg[10]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y55         FDRE (Setup_fdre_C_R)       -0.429    14.589    cl20/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 cl20/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.704ns (15.224%)  route 3.920ns (84.776%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    cl20/CLK_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  cl20/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  cl20/counter_reg[16]/Q
                         net (fo=2, routed)           1.120     6.653    cl20/counter_reg[16]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  cl20/counter[0]_i_7__2/O
                         net (fo=1, routed)           1.377     8.154    cl20/counter[0]_i_7__2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.278 r  cl20/counter[0]_i_1__2/O
                         net (fo=34, routed)          1.423     9.701    cl20/counter[0]_i_1__2_n_0
    SLICE_X13Y55         FDRE                                         r  cl20/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    cl20/CLK_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  cl20/counter_reg[11]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y55         FDRE (Setup_fdre_C_R)       -0.429    14.589    cl20/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fa2/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa2/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.739%)  route 0.169ns (32.261%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.564     1.447    fa2/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  fa2/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fa2/count2_reg[6]/Q
                         net (fo=9, routed)           0.168     1.757    fa2/count2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.917 r  fa2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    fa2/count2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.971 r  fa2/count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    fa2/count2_reg[8]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  fa2/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.958    fa2/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  fa2/count2_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    fa2/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 fa2/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa2/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.360%)  route 0.290ns (55.640%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.562     1.445    fa2/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  fa2/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  fa2/count2_reg[10]/Q
                         net (fo=9, routed)           0.148     1.734    fa2/count2_reg[10]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.779 r  fa2/sclk_i_5/O
                         net (fo=1, routed)           0.141     1.921    fa2/sclk_i_5_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.966 r  fa2/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.966    fa2/sclk_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  fa2/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.833     1.960    fa2/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  fa2/sclk_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091     1.807    fa2/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 fa2/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa2/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.366ns (68.402%)  route 0.169ns (31.598%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.564     1.447    fa2/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  fa2/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fa2/count2_reg[6]/Q
                         net (fo=9, routed)           0.168     1.757    fa2/count2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.917 r  fa2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    fa2/count2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.982 r  fa2/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    fa2/count2_reg[8]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  fa2/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.958    fa2/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  fa2/count2_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    fa2/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fa2/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa2/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.391ns (69.813%)  route 0.169ns (30.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.564     1.447    fa2/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  fa2/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fa2/count2_reg[6]/Q
                         net (fo=9, routed)           0.168     1.757    fa2/count2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.917 r  fa2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    fa2/count2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.007 r  fa2/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.007    fa2/count2_reg[8]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  fa2/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.958    fa2/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  fa2/count2_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    fa2/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fa2/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa2/count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.391ns (69.813%)  route 0.169ns (30.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.564     1.447    fa2/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  fa2/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fa2/count2_reg[6]/Q
                         net (fo=9, routed)           0.168     1.757    fa2/count2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.917 r  fa2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    fa2/count2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.007 r  fa2/count2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.007    fa2/count2_reg[8]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  fa2/count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.958    fa2/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  fa2/count2_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    fa2/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cl10/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl10/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.560     1.443    cl10/CLK_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  cl10/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  cl10/counter_reg[31]/Q
                         net (fo=2, routed)           0.117     1.701    cl10/counter_reg[31]
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  cl10/counter_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.809    cl10/counter_reg[28]_i_1__1_n_4
    SLICE_X45Y34         FDRE                                         r  cl10/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    cl10/CLK_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  cl10/counter_reg[31]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.105     1.548    cl10/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clx/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clx/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.564     1.447    clx/CLK_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  clx/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clx/count_reg[19]/Q
                         net (fo=2, routed)           0.118     1.706    clx/count_reg[19]
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clx/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clx/count_reg[16]_i_1_n_4
    SLICE_X45Y46         FDRE                                         r  clx/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.834     1.961    clx/CLK_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  clx/count_reg[19]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.105     1.552    clx/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clx/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clx/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.565     1.448    clx/CLK_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  clx/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clx/count_reg[23]/Q
                         net (fo=2, routed)           0.118     1.707    clx/count_reg[23]
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clx/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clx/count_reg[20]_i_1_n_4
    SLICE_X45Y47         FDRE                                         r  clx/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.835     1.962    clx/CLK_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  clx/count_reg[23]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.105     1.553    clx/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cl20/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.564     1.447    cl20/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cl20/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    cl20/counter_reg[7]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  cl20/counter_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.816    cl20/counter_reg[4]_i_1__3_n_4
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.833     1.961    cl20/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  cl20/counter_reg[7]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.105     1.552    cl20/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cl20k/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl20k/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.563     1.446    cl20k/CLK_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  cl20k/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cl20k/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.706    cl20k/counter_reg[19]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  cl20k/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    cl20k/counter_reg[16]_i_1__0_n_4
    SLICE_X39Y45         FDRE                                         r  cl20k/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.832     1.959    cl20k/CLK_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  cl20k/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    cl20k/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y27     cl10/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y29     cl10/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y29     cl10/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y30     cl10/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y30     cl10/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y30     cl10/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y30     cl10/counter_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y31     cl10/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y43     cl20k/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y43     cl20k/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y44     cl20k/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y44     cl20k/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y44     cl20k/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y44     cl20k/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y45     cl20k/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y45     cl20k/counter_reg[17]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y27     cl10/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y27     cl10/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y32     cl10/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y32     cl10/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y32     cl10/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y32     cl10/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y33     cl10/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y33     cl10/counter_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          247  Failing Endpoints,  Worst Slack      -22.691ns,  Total Violation     -883.124ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.691ns  (required time - arrival time)
  Source:                 disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.781ns  (logic 17.284ns (54.385%)  route 14.497ns (45.615%))
  Logic Levels:           60  (CARRY4=44 LUT2=1 LUT3=5 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.575     5.096    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.562     5.083    disp/VGA_CONTROL/clk_out1
    SLICE_X13Y34         FDRE                                         r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=169, routed)         0.702     6.242    wv/VGA_HORZ_COORD[5]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  wv/VGA_RED[2]_i_2524/O
                         net (fo=1, routed)           0.000     6.366    wv/VGA_RED[2]_i_2524_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.898 r  wv/VGA_RED_reg[2]_i_2494/CO[3]
                         net (fo=1, routed)           0.000     6.898    wv/VGA_RED_reg[2]_i_2494_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  wv/VGA_RED_reg[2]_i_2489/CO[3]
                         net (fo=1, routed)           0.000     7.012    wv/VGA_RED_reg[2]_i_2489_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  wv/VGA_RED_reg[2]_i_2488/CO[3]
                         net (fo=14, routed)          1.071     8.197    wv/VGA_RED_reg[2]_i_2488_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.777 r  wv/VGA_RED_reg[2]_i_2478/CO[3]
                         net (fo=1, routed)           0.000     8.777    wv/VGA_RED_reg[2]_i_2478_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  wv/VGA_RED_reg[2]_i_2473/CO[3]
                         net (fo=1, routed)           0.000     8.891    wv/VGA_RED_reg[2]_i_2473_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  wv/VGA_RED_reg[2]_i_2472/CO[3]
                         net (fo=1, routed)           0.000     9.005    wv/VGA_RED_reg[2]_i_2472_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.276 r  wv/VGA_RED_reg[2]_i_2483/CO[0]
                         net (fo=14, routed)          0.788    10.064    wv/VGA_RED_reg[2]_223[0]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.373    10.437 r  wv/VGA_RED[2]_i_2477/O
                         net (fo=1, routed)           0.000    10.437    wv/VGA_RED[2]_i_2477_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.969 r  wv/VGA_RED_reg[2]_i_2456/CO[3]
                         net (fo=1, routed)           0.000    10.969    wv/VGA_RED_reg[2]_i_2456_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.240 r  wv/VGA_RED_reg[2]_i_2467/CO[0]
                         net (fo=14, routed)          0.566    11.806    wv/VGA_RED_reg[2]_225[0]
    SLICE_X13Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.635 r  wv/VGA_RED_reg[2]_i_2446/CO[3]
                         net (fo=1, routed)           0.000    12.635    wv/VGA_RED_reg[2]_i_2446_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  wv/VGA_RED_reg[2]_i_2441/CO[3]
                         net (fo=1, routed)           0.000    12.749    wv/VGA_RED_reg[2]_i_2441_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  wv/VGA_RED_reg[2]_i_2440/CO[3]
                         net (fo=1, routed)           0.000    12.863    wv/VGA_RED_reg[2]_i_2440_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.134 r  wv/VGA_RED_reg[2]_i_2451/CO[0]
                         net (fo=14, routed)          0.957    14.091    wv/VGA_RED_reg[2]_227[0]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.373    14.464 r  wv/VGA_RED[2]_i_2444/O
                         net (fo=1, routed)           0.000    14.464    wv/VGA_RED[2]_i_2444_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.997 r  wv/VGA_RED_reg[2]_i_2424/CO[3]
                         net (fo=1, routed)           0.000    14.997    wv/VGA_RED_reg[2]_i_2424_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.251 r  wv/VGA_RED_reg[2]_i_2435/CO[0]
                         net (fo=14, routed)          0.823    16.074    wv/VGA_RED_reg[2]_229[0]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.367    16.441 r  wv/VGA_RED[2]_i_2438/O
                         net (fo=1, routed)           0.000    16.441    wv/VGA_RED[2]_i_2438_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.991 r  wv/VGA_RED_reg[2]_i_2414/CO[3]
                         net (fo=1, routed)           0.000    16.991    wv/VGA_RED_reg[2]_i_2414_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  wv/VGA_RED_reg[2]_i_2409/CO[3]
                         net (fo=1, routed)           0.000    17.105    wv/VGA_RED_reg[2]_i_2409_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  wv/VGA_RED_reg[2]_i_2408/CO[3]
                         net (fo=1, routed)           0.000    17.219    wv/VGA_RED_reg[2]_i_2408_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.490 r  wv/VGA_RED_reg[2]_i_2419/CO[0]
                         net (fo=14, routed)          0.582    18.072    wv/VGA_RED_reg[2]_231[0]
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.901 r  wv/VGA_RED_reg[2]_i_2398/CO[3]
                         net (fo=1, routed)           0.000    18.901    wv/VGA_RED_reg[2]_i_2398_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  wv/VGA_RED_reg[2]_i_2393/CO[3]
                         net (fo=1, routed)           0.001    19.016    wv/VGA_RED_reg[2]_i_2393_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  wv/VGA_RED_reg[2]_i_2392/CO[3]
                         net (fo=1, routed)           0.000    19.130    wv/VGA_RED_reg[2]_i_2392_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.401 r  wv/VGA_RED_reg[2]_i_2403/CO[0]
                         net (fo=14, routed)          0.486    19.887    wv/VGA_RED_reg[2]_233[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.373    20.260 r  wv/VGA_RED[2]_i_2406/O
                         net (fo=1, routed)           0.000    20.260    wv/VGA_RED[2]_i_2406_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.793 r  wv/VGA_RED_reg[2]_i_2382/CO[3]
                         net (fo=1, routed)           0.000    20.793    wv/VGA_RED_reg[2]_i_2382_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.910 r  wv/VGA_RED_reg[2]_i_2377/CO[3]
                         net (fo=1, routed)           0.000    20.910    wv/VGA_RED_reg[2]_i_2377_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.027 r  wv/VGA_RED_reg[2]_i_2376/CO[3]
                         net (fo=1, routed)           0.000    21.027    wv/VGA_RED_reg[2]_i_2376_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.281 r  wv/VGA_RED_reg[2]_i_2387/CO[0]
                         net (fo=14, routed)          0.734    22.015    wv/VGA_RED_reg[2]_235[0]
    SLICE_X11Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    22.838 r  wv/VGA_RED_reg[2]_i_2358/CO[3]
                         net (fo=1, routed)           0.000    22.838    wv/VGA_RED_reg[2]_i_2358_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  wv/VGA_RED_reg[2]_i_2353/CO[3]
                         net (fo=1, routed)           0.000    22.952    wv/VGA_RED_reg[2]_i_2353_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  wv/VGA_RED_reg[2]_i_2352/CO[3]
                         net (fo=1, routed)           0.000    23.066    wv/VGA_RED_reg[2]_i_2352_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.337 r  wv/VGA_RED_reg[2]_i_2363/CO[0]
                         net (fo=14, routed)          0.583    23.920    wv/VGA_RED_reg[2]_237[0]
    SLICE_X10Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    24.764 r  wv/VGA_RED_reg[2]_i_2141/CO[3]
                         net (fo=1, routed)           0.000    24.764    wv/VGA_RED_reg[2]_i_2141_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.881 r  wv/VGA_RED_reg[2]_i_2136/CO[3]
                         net (fo=1, routed)           0.000    24.881    wv/VGA_RED_reg[2]_i_2136_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  wv/VGA_RED_reg[2]_i_2135/CO[3]
                         net (fo=1, routed)           0.000    24.998    wv/VGA_RED_reg[2]_i_2135_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.252 r  wv/VGA_RED_reg[2]_i_2146/CO[0]
                         net (fo=14, routed)          0.685    25.936    wv/VGA_RED_reg[2]_239[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.367    26.303 r  wv/VGA_RED[2]_i_2350/O
                         net (fo=1, routed)           0.000    26.303    wv/VGA_RED[2]_i_2350_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.853 r  wv/VGA_RED_reg[2]_i_2125/CO[3]
                         net (fo=1, routed)           0.000    26.853    wv/VGA_RED_reg[2]_i_2125_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.967 r  wv/VGA_RED_reg[2]_i_1804/CO[3]
                         net (fo=1, routed)           0.000    26.967    wv/VGA_RED_reg[2]_i_1804_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.081 r  wv/VGA_RED_reg[2]_i_1803/CO[3]
                         net (fo=1, routed)           0.000    27.081    wv/VGA_RED_reg[2]_i_1803_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.352 r  wv/VGA_RED_reg[2]_i_1809/CO[0]
                         net (fo=14, routed)          0.930    28.282    wv/VGA_RED_reg[2]_241[0]
    SLICE_X7Y52          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    29.129 f  wv/VGA_RED_reg[2]_i_1800/O[1]
                         net (fo=4, routed)           0.605    29.734    wv/VGA_RED_reg[2]_i_1800_n_6
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.303    30.037 r  wv/VGA_RED[2]_i_2123/O
                         net (fo=4, routed)           1.085    31.121    wv/VGA_RED[2]_i_2123_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.245 r  wv/VGA_RED[2]_i_2122/O
                         net (fo=3, routed)           0.289    31.535    wv/VGA_RED[2]_i_2122_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.659 r  wv/VGA_RED[2]_i_1811/O
                         net (fo=2, routed)           0.591    32.250    wv/VGA_RED[2]_i_1811_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    32.374 r  wv/VGA_RED[2]_i_1793/O
                         net (fo=2, routed)           0.756    33.129    wv/VGA_RED[2]_i_1793_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.253 r  wv/VGA_RED[2]_i_1314/O
                         net (fo=1, routed)           0.000    33.253    wv/VGA_RED[2]_i_1314_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.629 r  wv/VGA_RED_reg[2]_i_827/CO[3]
                         net (fo=1, routed)           0.000    33.629    wv/VGA_RED_reg[2]_i_827_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.746 r  wv/VGA_RED_reg[2]_i_477/CO[3]
                         net (fo=1, routed)           0.000    33.746    wv/VGA_RED_reg[2]_i_477_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.863 r  wv/VGA_RED_reg[2]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.863    wv/VGA_RED_reg[2]_i_215_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.980 r  wv/VGA_RED_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.887    34.867    wv/Wave_vertical2126_in
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.991 r  wv/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.162    35.153    wv/VGA_RED[2]_i_33_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.277 r  wv/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.306    35.584    wv/VGA_RED[2]_i_11_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124    35.708 r  wv/VGA_RED[2]_i_3/O
                         net (fo=12, routed)          0.757    36.465    disp/VGA_CONTROL/wave_selection_reg[4]
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    36.589 r  disp/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.151    36.740    disp/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    36.864 r  disp/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    36.864    disp/VGA_GREEN_CHAN[2]
    SLICE_X29Y61         FDRE                                         r  disp/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.457    14.058    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.434    14.034    disp/clk_out1
    SLICE_X29Y61         FDRE                                         r  disp/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180    14.214    
                         clock uncertainty           -0.072    14.142    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)        0.031    14.173    disp/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                         -36.864    
  -------------------------------------------------------------------
                         slack                                -22.691    

Slack (VIOLATED) :        -22.671ns  (required time - arrival time)
  Source:                 disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.760ns  (logic 17.284ns (54.421%)  route 14.476ns (45.579%))
  Logic Levels:           60  (CARRY4=44 LUT2=1 LUT3=5 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.575     5.096    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.562     5.083    disp/VGA_CONTROL/clk_out1
    SLICE_X13Y34         FDRE                                         r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=169, routed)         0.702     6.242    wv/VGA_HORZ_COORD[5]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  wv/VGA_RED[2]_i_2524/O
                         net (fo=1, routed)           0.000     6.366    wv/VGA_RED[2]_i_2524_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.898 r  wv/VGA_RED_reg[2]_i_2494/CO[3]
                         net (fo=1, routed)           0.000     6.898    wv/VGA_RED_reg[2]_i_2494_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  wv/VGA_RED_reg[2]_i_2489/CO[3]
                         net (fo=1, routed)           0.000     7.012    wv/VGA_RED_reg[2]_i_2489_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  wv/VGA_RED_reg[2]_i_2488/CO[3]
                         net (fo=14, routed)          1.071     8.197    wv/VGA_RED_reg[2]_i_2488_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.777 r  wv/VGA_RED_reg[2]_i_2478/CO[3]
                         net (fo=1, routed)           0.000     8.777    wv/VGA_RED_reg[2]_i_2478_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  wv/VGA_RED_reg[2]_i_2473/CO[3]
                         net (fo=1, routed)           0.000     8.891    wv/VGA_RED_reg[2]_i_2473_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  wv/VGA_RED_reg[2]_i_2472/CO[3]
                         net (fo=1, routed)           0.000     9.005    wv/VGA_RED_reg[2]_i_2472_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.276 r  wv/VGA_RED_reg[2]_i_2483/CO[0]
                         net (fo=14, routed)          0.788    10.064    wv/VGA_RED_reg[2]_223[0]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.373    10.437 r  wv/VGA_RED[2]_i_2477/O
                         net (fo=1, routed)           0.000    10.437    wv/VGA_RED[2]_i_2477_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.969 r  wv/VGA_RED_reg[2]_i_2456/CO[3]
                         net (fo=1, routed)           0.000    10.969    wv/VGA_RED_reg[2]_i_2456_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.240 r  wv/VGA_RED_reg[2]_i_2467/CO[0]
                         net (fo=14, routed)          0.566    11.806    wv/VGA_RED_reg[2]_225[0]
    SLICE_X13Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.635 r  wv/VGA_RED_reg[2]_i_2446/CO[3]
                         net (fo=1, routed)           0.000    12.635    wv/VGA_RED_reg[2]_i_2446_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  wv/VGA_RED_reg[2]_i_2441/CO[3]
                         net (fo=1, routed)           0.000    12.749    wv/VGA_RED_reg[2]_i_2441_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  wv/VGA_RED_reg[2]_i_2440/CO[3]
                         net (fo=1, routed)           0.000    12.863    wv/VGA_RED_reg[2]_i_2440_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.134 r  wv/VGA_RED_reg[2]_i_2451/CO[0]
                         net (fo=14, routed)          0.957    14.091    wv/VGA_RED_reg[2]_227[0]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.373    14.464 r  wv/VGA_RED[2]_i_2444/O
                         net (fo=1, routed)           0.000    14.464    wv/VGA_RED[2]_i_2444_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.997 r  wv/VGA_RED_reg[2]_i_2424/CO[3]
                         net (fo=1, routed)           0.000    14.997    wv/VGA_RED_reg[2]_i_2424_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.251 r  wv/VGA_RED_reg[2]_i_2435/CO[0]
                         net (fo=14, routed)          0.823    16.074    wv/VGA_RED_reg[2]_229[0]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.367    16.441 r  wv/VGA_RED[2]_i_2438/O
                         net (fo=1, routed)           0.000    16.441    wv/VGA_RED[2]_i_2438_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.991 r  wv/VGA_RED_reg[2]_i_2414/CO[3]
                         net (fo=1, routed)           0.000    16.991    wv/VGA_RED_reg[2]_i_2414_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  wv/VGA_RED_reg[2]_i_2409/CO[3]
                         net (fo=1, routed)           0.000    17.105    wv/VGA_RED_reg[2]_i_2409_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  wv/VGA_RED_reg[2]_i_2408/CO[3]
                         net (fo=1, routed)           0.000    17.219    wv/VGA_RED_reg[2]_i_2408_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.490 r  wv/VGA_RED_reg[2]_i_2419/CO[0]
                         net (fo=14, routed)          0.582    18.072    wv/VGA_RED_reg[2]_231[0]
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.901 r  wv/VGA_RED_reg[2]_i_2398/CO[3]
                         net (fo=1, routed)           0.000    18.901    wv/VGA_RED_reg[2]_i_2398_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  wv/VGA_RED_reg[2]_i_2393/CO[3]
                         net (fo=1, routed)           0.001    19.016    wv/VGA_RED_reg[2]_i_2393_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  wv/VGA_RED_reg[2]_i_2392/CO[3]
                         net (fo=1, routed)           0.000    19.130    wv/VGA_RED_reg[2]_i_2392_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.401 r  wv/VGA_RED_reg[2]_i_2403/CO[0]
                         net (fo=14, routed)          0.486    19.887    wv/VGA_RED_reg[2]_233[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.373    20.260 r  wv/VGA_RED[2]_i_2406/O
                         net (fo=1, routed)           0.000    20.260    wv/VGA_RED[2]_i_2406_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.793 r  wv/VGA_RED_reg[2]_i_2382/CO[3]
                         net (fo=1, routed)           0.000    20.793    wv/VGA_RED_reg[2]_i_2382_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.910 r  wv/VGA_RED_reg[2]_i_2377/CO[3]
                         net (fo=1, routed)           0.000    20.910    wv/VGA_RED_reg[2]_i_2377_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.027 r  wv/VGA_RED_reg[2]_i_2376/CO[3]
                         net (fo=1, routed)           0.000    21.027    wv/VGA_RED_reg[2]_i_2376_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.281 r  wv/VGA_RED_reg[2]_i_2387/CO[0]
                         net (fo=14, routed)          0.734    22.015    wv/VGA_RED_reg[2]_235[0]
    SLICE_X11Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    22.838 r  wv/VGA_RED_reg[2]_i_2358/CO[3]
                         net (fo=1, routed)           0.000    22.838    wv/VGA_RED_reg[2]_i_2358_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  wv/VGA_RED_reg[2]_i_2353/CO[3]
                         net (fo=1, routed)           0.000    22.952    wv/VGA_RED_reg[2]_i_2353_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  wv/VGA_RED_reg[2]_i_2352/CO[3]
                         net (fo=1, routed)           0.000    23.066    wv/VGA_RED_reg[2]_i_2352_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.337 r  wv/VGA_RED_reg[2]_i_2363/CO[0]
                         net (fo=14, routed)          0.583    23.920    wv/VGA_RED_reg[2]_237[0]
    SLICE_X10Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    24.764 r  wv/VGA_RED_reg[2]_i_2141/CO[3]
                         net (fo=1, routed)           0.000    24.764    wv/VGA_RED_reg[2]_i_2141_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.881 r  wv/VGA_RED_reg[2]_i_2136/CO[3]
                         net (fo=1, routed)           0.000    24.881    wv/VGA_RED_reg[2]_i_2136_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  wv/VGA_RED_reg[2]_i_2135/CO[3]
                         net (fo=1, routed)           0.000    24.998    wv/VGA_RED_reg[2]_i_2135_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.252 r  wv/VGA_RED_reg[2]_i_2146/CO[0]
                         net (fo=14, routed)          0.685    25.936    wv/VGA_RED_reg[2]_239[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.367    26.303 r  wv/VGA_RED[2]_i_2350/O
                         net (fo=1, routed)           0.000    26.303    wv/VGA_RED[2]_i_2350_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.853 r  wv/VGA_RED_reg[2]_i_2125/CO[3]
                         net (fo=1, routed)           0.000    26.853    wv/VGA_RED_reg[2]_i_2125_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.967 r  wv/VGA_RED_reg[2]_i_1804/CO[3]
                         net (fo=1, routed)           0.000    26.967    wv/VGA_RED_reg[2]_i_1804_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.081 r  wv/VGA_RED_reg[2]_i_1803/CO[3]
                         net (fo=1, routed)           0.000    27.081    wv/VGA_RED_reg[2]_i_1803_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.352 r  wv/VGA_RED_reg[2]_i_1809/CO[0]
                         net (fo=14, routed)          0.930    28.282    wv/VGA_RED_reg[2]_241[0]
    SLICE_X7Y52          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    29.129 f  wv/VGA_RED_reg[2]_i_1800/O[1]
                         net (fo=4, routed)           0.605    29.734    wv/VGA_RED_reg[2]_i_1800_n_6
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.303    30.037 r  wv/VGA_RED[2]_i_2123/O
                         net (fo=4, routed)           1.085    31.121    wv/VGA_RED[2]_i_2123_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.245 r  wv/VGA_RED[2]_i_2122/O
                         net (fo=3, routed)           0.289    31.535    wv/VGA_RED[2]_i_2122_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.659 r  wv/VGA_RED[2]_i_1811/O
                         net (fo=2, routed)           0.591    32.250    wv/VGA_RED[2]_i_1811_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    32.374 r  wv/VGA_RED[2]_i_1793/O
                         net (fo=2, routed)           0.756    33.129    wv/VGA_RED[2]_i_1793_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.253 r  wv/VGA_RED[2]_i_1314/O
                         net (fo=1, routed)           0.000    33.253    wv/VGA_RED[2]_i_1314_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.629 r  wv/VGA_RED_reg[2]_i_827/CO[3]
                         net (fo=1, routed)           0.000    33.629    wv/VGA_RED_reg[2]_i_827_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.746 r  wv/VGA_RED_reg[2]_i_477/CO[3]
                         net (fo=1, routed)           0.000    33.746    wv/VGA_RED_reg[2]_i_477_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.863 r  wv/VGA_RED_reg[2]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.863    wv/VGA_RED_reg[2]_i_215_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.980 r  wv/VGA_RED_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.887    34.867    wv/Wave_vertical2126_in
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.991 r  wv/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.162    35.153    wv/VGA_RED[2]_i_33_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.277 r  wv/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.306    35.584    wv/VGA_RED[2]_i_11_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124    35.708 r  wv/VGA_RED[2]_i_3/O
                         net (fo=12, routed)          0.733    36.441    disp/VGA_CONTROL/wave_selection_reg[4]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    36.565 r  disp/VGA_CONTROL/VGA_BLUE[1]_i_4/O
                         net (fo=1, routed)           0.154    36.719    disp/VGA_CONTROL/VGA_BLUE[1]_i_4_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    36.843 r  disp/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    36.843    disp/VGA_BLUE_CHAN[1]
    SLICE_X9Y62          FDRE                                         r  disp/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.457    14.058    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.436    14.036    disp/clk_out1
    SLICE_X9Y62          FDRE                                         r  disp/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180    14.216    
                         clock uncertainty           -0.072    14.144    
    SLICE_X9Y62          FDRE (Setup_fdre_C_D)        0.029    14.173    disp/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                         -36.843    
  -------------------------------------------------------------------
                         slack                                -22.671    

Slack (VIOLATED) :        -22.638ns  (required time - arrival time)
  Source:                 disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.730ns  (logic 17.284ns (54.473%)  route 14.446ns (45.527%))
  Logic Levels:           60  (CARRY4=44 LUT2=1 LUT3=5 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.575     5.096    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.562     5.083    disp/VGA_CONTROL/clk_out1
    SLICE_X13Y34         FDRE                                         r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=169, routed)         0.702     6.242    wv/VGA_HORZ_COORD[5]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  wv/VGA_RED[2]_i_2524/O
                         net (fo=1, routed)           0.000     6.366    wv/VGA_RED[2]_i_2524_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.898 r  wv/VGA_RED_reg[2]_i_2494/CO[3]
                         net (fo=1, routed)           0.000     6.898    wv/VGA_RED_reg[2]_i_2494_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  wv/VGA_RED_reg[2]_i_2489/CO[3]
                         net (fo=1, routed)           0.000     7.012    wv/VGA_RED_reg[2]_i_2489_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  wv/VGA_RED_reg[2]_i_2488/CO[3]
                         net (fo=14, routed)          1.071     8.197    wv/VGA_RED_reg[2]_i_2488_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.777 r  wv/VGA_RED_reg[2]_i_2478/CO[3]
                         net (fo=1, routed)           0.000     8.777    wv/VGA_RED_reg[2]_i_2478_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  wv/VGA_RED_reg[2]_i_2473/CO[3]
                         net (fo=1, routed)           0.000     8.891    wv/VGA_RED_reg[2]_i_2473_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  wv/VGA_RED_reg[2]_i_2472/CO[3]
                         net (fo=1, routed)           0.000     9.005    wv/VGA_RED_reg[2]_i_2472_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.276 r  wv/VGA_RED_reg[2]_i_2483/CO[0]
                         net (fo=14, routed)          0.788    10.064    wv/VGA_RED_reg[2]_223[0]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.373    10.437 r  wv/VGA_RED[2]_i_2477/O
                         net (fo=1, routed)           0.000    10.437    wv/VGA_RED[2]_i_2477_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.969 r  wv/VGA_RED_reg[2]_i_2456/CO[3]
                         net (fo=1, routed)           0.000    10.969    wv/VGA_RED_reg[2]_i_2456_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.240 r  wv/VGA_RED_reg[2]_i_2467/CO[0]
                         net (fo=14, routed)          0.566    11.806    wv/VGA_RED_reg[2]_225[0]
    SLICE_X13Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.635 r  wv/VGA_RED_reg[2]_i_2446/CO[3]
                         net (fo=1, routed)           0.000    12.635    wv/VGA_RED_reg[2]_i_2446_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  wv/VGA_RED_reg[2]_i_2441/CO[3]
                         net (fo=1, routed)           0.000    12.749    wv/VGA_RED_reg[2]_i_2441_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  wv/VGA_RED_reg[2]_i_2440/CO[3]
                         net (fo=1, routed)           0.000    12.863    wv/VGA_RED_reg[2]_i_2440_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.134 r  wv/VGA_RED_reg[2]_i_2451/CO[0]
                         net (fo=14, routed)          0.957    14.091    wv/VGA_RED_reg[2]_227[0]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.373    14.464 r  wv/VGA_RED[2]_i_2444/O
                         net (fo=1, routed)           0.000    14.464    wv/VGA_RED[2]_i_2444_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.997 r  wv/VGA_RED_reg[2]_i_2424/CO[3]
                         net (fo=1, routed)           0.000    14.997    wv/VGA_RED_reg[2]_i_2424_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.251 r  wv/VGA_RED_reg[2]_i_2435/CO[0]
                         net (fo=14, routed)          0.823    16.074    wv/VGA_RED_reg[2]_229[0]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.367    16.441 r  wv/VGA_RED[2]_i_2438/O
                         net (fo=1, routed)           0.000    16.441    wv/VGA_RED[2]_i_2438_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.991 r  wv/VGA_RED_reg[2]_i_2414/CO[3]
                         net (fo=1, routed)           0.000    16.991    wv/VGA_RED_reg[2]_i_2414_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  wv/VGA_RED_reg[2]_i_2409/CO[3]
                         net (fo=1, routed)           0.000    17.105    wv/VGA_RED_reg[2]_i_2409_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  wv/VGA_RED_reg[2]_i_2408/CO[3]
                         net (fo=1, routed)           0.000    17.219    wv/VGA_RED_reg[2]_i_2408_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.490 r  wv/VGA_RED_reg[2]_i_2419/CO[0]
                         net (fo=14, routed)          0.582    18.072    wv/VGA_RED_reg[2]_231[0]
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.901 r  wv/VGA_RED_reg[2]_i_2398/CO[3]
                         net (fo=1, routed)           0.000    18.901    wv/VGA_RED_reg[2]_i_2398_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  wv/VGA_RED_reg[2]_i_2393/CO[3]
                         net (fo=1, routed)           0.001    19.016    wv/VGA_RED_reg[2]_i_2393_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  wv/VGA_RED_reg[2]_i_2392/CO[3]
                         net (fo=1, routed)           0.000    19.130    wv/VGA_RED_reg[2]_i_2392_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.401 r  wv/VGA_RED_reg[2]_i_2403/CO[0]
                         net (fo=14, routed)          0.486    19.887    wv/VGA_RED_reg[2]_233[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.373    20.260 r  wv/VGA_RED[2]_i_2406/O
                         net (fo=1, routed)           0.000    20.260    wv/VGA_RED[2]_i_2406_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.793 r  wv/VGA_RED_reg[2]_i_2382/CO[3]
                         net (fo=1, routed)           0.000    20.793    wv/VGA_RED_reg[2]_i_2382_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.910 r  wv/VGA_RED_reg[2]_i_2377/CO[3]
                         net (fo=1, routed)           0.000    20.910    wv/VGA_RED_reg[2]_i_2377_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.027 r  wv/VGA_RED_reg[2]_i_2376/CO[3]
                         net (fo=1, routed)           0.000    21.027    wv/VGA_RED_reg[2]_i_2376_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.281 r  wv/VGA_RED_reg[2]_i_2387/CO[0]
                         net (fo=14, routed)          0.734    22.015    wv/VGA_RED_reg[2]_235[0]
    SLICE_X11Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    22.838 r  wv/VGA_RED_reg[2]_i_2358/CO[3]
                         net (fo=1, routed)           0.000    22.838    wv/VGA_RED_reg[2]_i_2358_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  wv/VGA_RED_reg[2]_i_2353/CO[3]
                         net (fo=1, routed)           0.000    22.952    wv/VGA_RED_reg[2]_i_2353_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  wv/VGA_RED_reg[2]_i_2352/CO[3]
                         net (fo=1, routed)           0.000    23.066    wv/VGA_RED_reg[2]_i_2352_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.337 r  wv/VGA_RED_reg[2]_i_2363/CO[0]
                         net (fo=14, routed)          0.583    23.920    wv/VGA_RED_reg[2]_237[0]
    SLICE_X10Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    24.764 r  wv/VGA_RED_reg[2]_i_2141/CO[3]
                         net (fo=1, routed)           0.000    24.764    wv/VGA_RED_reg[2]_i_2141_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.881 r  wv/VGA_RED_reg[2]_i_2136/CO[3]
                         net (fo=1, routed)           0.000    24.881    wv/VGA_RED_reg[2]_i_2136_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  wv/VGA_RED_reg[2]_i_2135/CO[3]
                         net (fo=1, routed)           0.000    24.998    wv/VGA_RED_reg[2]_i_2135_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.252 r  wv/VGA_RED_reg[2]_i_2146/CO[0]
                         net (fo=14, routed)          0.685    25.936    wv/VGA_RED_reg[2]_239[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.367    26.303 r  wv/VGA_RED[2]_i_2350/O
                         net (fo=1, routed)           0.000    26.303    wv/VGA_RED[2]_i_2350_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.853 r  wv/VGA_RED_reg[2]_i_2125/CO[3]
                         net (fo=1, routed)           0.000    26.853    wv/VGA_RED_reg[2]_i_2125_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.967 r  wv/VGA_RED_reg[2]_i_1804/CO[3]
                         net (fo=1, routed)           0.000    26.967    wv/VGA_RED_reg[2]_i_1804_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.081 r  wv/VGA_RED_reg[2]_i_1803/CO[3]
                         net (fo=1, routed)           0.000    27.081    wv/VGA_RED_reg[2]_i_1803_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.352 r  wv/VGA_RED_reg[2]_i_1809/CO[0]
                         net (fo=14, routed)          0.930    28.282    wv/VGA_RED_reg[2]_241[0]
    SLICE_X7Y52          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    29.129 f  wv/VGA_RED_reg[2]_i_1800/O[1]
                         net (fo=4, routed)           0.605    29.734    wv/VGA_RED_reg[2]_i_1800_n_6
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.303    30.037 r  wv/VGA_RED[2]_i_2123/O
                         net (fo=4, routed)           1.085    31.121    wv/VGA_RED[2]_i_2123_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.245 r  wv/VGA_RED[2]_i_2122/O
                         net (fo=3, routed)           0.289    31.535    wv/VGA_RED[2]_i_2122_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.659 r  wv/VGA_RED[2]_i_1811/O
                         net (fo=2, routed)           0.591    32.250    wv/VGA_RED[2]_i_1811_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    32.374 r  wv/VGA_RED[2]_i_1793/O
                         net (fo=2, routed)           0.756    33.129    wv/VGA_RED[2]_i_1793_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.253 r  wv/VGA_RED[2]_i_1314/O
                         net (fo=1, routed)           0.000    33.253    wv/VGA_RED[2]_i_1314_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.629 r  wv/VGA_RED_reg[2]_i_827/CO[3]
                         net (fo=1, routed)           0.000    33.629    wv/VGA_RED_reg[2]_i_827_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.746 r  wv/VGA_RED_reg[2]_i_477/CO[3]
                         net (fo=1, routed)           0.000    33.746    wv/VGA_RED_reg[2]_i_477_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.863 r  wv/VGA_RED_reg[2]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.863    wv/VGA_RED_reg[2]_i_215_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.980 r  wv/VGA_RED_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.887    34.867    wv/Wave_vertical2126_in
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.991 r  wv/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.162    35.153    wv/VGA_RED[2]_i_33_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.277 r  wv/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.306    35.584    wv/VGA_RED[2]_i_11_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124    35.708 r  wv/VGA_RED[2]_i_3/O
                         net (fo=12, routed)          0.706    36.414    disp/VGA_CONTROL/wave_selection_reg[4]
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.124    36.538 r  disp/VGA_CONTROL/VGA_GREEN[3]_i_4/O
                         net (fo=1, routed)           0.151    36.689    disp/VGA_CONTROL/VGA_GREEN[3]_i_4_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.124    36.813 r  disp/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    36.813    disp/VGA_GREEN_CHAN[3]
    SLICE_X29Y58         FDRE                                         r  disp/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.457    14.058    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.436    14.036    disp/clk_out1
    SLICE_X29Y58         FDRE                                         r  disp/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180    14.216    
                         clock uncertainty           -0.072    14.144    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)        0.031    14.175    disp/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -36.813    
  -------------------------------------------------------------------
                         slack                                -22.638    

Slack (VIOLATED) :        -22.637ns  (required time - arrival time)
  Source:                 disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.727ns  (logic 17.284ns (54.477%)  route 14.443ns (45.523%))
  Logic Levels:           60  (CARRY4=44 LUT2=1 LUT3=5 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.575     5.096    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.562     5.083    disp/VGA_CONTROL/clk_out1
    SLICE_X13Y34         FDRE                                         r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=169, routed)         0.702     6.242    wv/VGA_HORZ_COORD[5]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  wv/VGA_RED[2]_i_2524/O
                         net (fo=1, routed)           0.000     6.366    wv/VGA_RED[2]_i_2524_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.898 r  wv/VGA_RED_reg[2]_i_2494/CO[3]
                         net (fo=1, routed)           0.000     6.898    wv/VGA_RED_reg[2]_i_2494_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  wv/VGA_RED_reg[2]_i_2489/CO[3]
                         net (fo=1, routed)           0.000     7.012    wv/VGA_RED_reg[2]_i_2489_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  wv/VGA_RED_reg[2]_i_2488/CO[3]
                         net (fo=14, routed)          1.071     8.197    wv/VGA_RED_reg[2]_i_2488_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.777 r  wv/VGA_RED_reg[2]_i_2478/CO[3]
                         net (fo=1, routed)           0.000     8.777    wv/VGA_RED_reg[2]_i_2478_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  wv/VGA_RED_reg[2]_i_2473/CO[3]
                         net (fo=1, routed)           0.000     8.891    wv/VGA_RED_reg[2]_i_2473_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  wv/VGA_RED_reg[2]_i_2472/CO[3]
                         net (fo=1, routed)           0.000     9.005    wv/VGA_RED_reg[2]_i_2472_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.276 r  wv/VGA_RED_reg[2]_i_2483/CO[0]
                         net (fo=14, routed)          0.788    10.064    wv/VGA_RED_reg[2]_223[0]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.373    10.437 r  wv/VGA_RED[2]_i_2477/O
                         net (fo=1, routed)           0.000    10.437    wv/VGA_RED[2]_i_2477_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.969 r  wv/VGA_RED_reg[2]_i_2456/CO[3]
                         net (fo=1, routed)           0.000    10.969    wv/VGA_RED_reg[2]_i_2456_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.240 r  wv/VGA_RED_reg[2]_i_2467/CO[0]
                         net (fo=14, routed)          0.566    11.806    wv/VGA_RED_reg[2]_225[0]
    SLICE_X13Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.635 r  wv/VGA_RED_reg[2]_i_2446/CO[3]
                         net (fo=1, routed)           0.000    12.635    wv/VGA_RED_reg[2]_i_2446_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  wv/VGA_RED_reg[2]_i_2441/CO[3]
                         net (fo=1, routed)           0.000    12.749    wv/VGA_RED_reg[2]_i_2441_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  wv/VGA_RED_reg[2]_i_2440/CO[3]
                         net (fo=1, routed)           0.000    12.863    wv/VGA_RED_reg[2]_i_2440_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.134 r  wv/VGA_RED_reg[2]_i_2451/CO[0]
                         net (fo=14, routed)          0.957    14.091    wv/VGA_RED_reg[2]_227[0]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.373    14.464 r  wv/VGA_RED[2]_i_2444/O
                         net (fo=1, routed)           0.000    14.464    wv/VGA_RED[2]_i_2444_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.997 r  wv/VGA_RED_reg[2]_i_2424/CO[3]
                         net (fo=1, routed)           0.000    14.997    wv/VGA_RED_reg[2]_i_2424_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.251 r  wv/VGA_RED_reg[2]_i_2435/CO[0]
                         net (fo=14, routed)          0.823    16.074    wv/VGA_RED_reg[2]_229[0]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.367    16.441 r  wv/VGA_RED[2]_i_2438/O
                         net (fo=1, routed)           0.000    16.441    wv/VGA_RED[2]_i_2438_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.991 r  wv/VGA_RED_reg[2]_i_2414/CO[3]
                         net (fo=1, routed)           0.000    16.991    wv/VGA_RED_reg[2]_i_2414_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  wv/VGA_RED_reg[2]_i_2409/CO[3]
                         net (fo=1, routed)           0.000    17.105    wv/VGA_RED_reg[2]_i_2409_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  wv/VGA_RED_reg[2]_i_2408/CO[3]
                         net (fo=1, routed)           0.000    17.219    wv/VGA_RED_reg[2]_i_2408_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.490 r  wv/VGA_RED_reg[2]_i_2419/CO[0]
                         net (fo=14, routed)          0.582    18.072    wv/VGA_RED_reg[2]_231[0]
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.901 r  wv/VGA_RED_reg[2]_i_2398/CO[3]
                         net (fo=1, routed)           0.000    18.901    wv/VGA_RED_reg[2]_i_2398_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  wv/VGA_RED_reg[2]_i_2393/CO[3]
                         net (fo=1, routed)           0.001    19.016    wv/VGA_RED_reg[2]_i_2393_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  wv/VGA_RED_reg[2]_i_2392/CO[3]
                         net (fo=1, routed)           0.000    19.130    wv/VGA_RED_reg[2]_i_2392_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.401 r  wv/VGA_RED_reg[2]_i_2403/CO[0]
                         net (fo=14, routed)          0.486    19.887    wv/VGA_RED_reg[2]_233[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.373    20.260 r  wv/VGA_RED[2]_i_2406/O
                         net (fo=1, routed)           0.000    20.260    wv/VGA_RED[2]_i_2406_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.793 r  wv/VGA_RED_reg[2]_i_2382/CO[3]
                         net (fo=1, routed)           0.000    20.793    wv/VGA_RED_reg[2]_i_2382_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.910 r  wv/VGA_RED_reg[2]_i_2377/CO[3]
                         net (fo=1, routed)           0.000    20.910    wv/VGA_RED_reg[2]_i_2377_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.027 r  wv/VGA_RED_reg[2]_i_2376/CO[3]
                         net (fo=1, routed)           0.000    21.027    wv/VGA_RED_reg[2]_i_2376_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.281 r  wv/VGA_RED_reg[2]_i_2387/CO[0]
                         net (fo=14, routed)          0.734    22.015    wv/VGA_RED_reg[2]_235[0]
    SLICE_X11Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    22.838 r  wv/VGA_RED_reg[2]_i_2358/CO[3]
                         net (fo=1, routed)           0.000    22.838    wv/VGA_RED_reg[2]_i_2358_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  wv/VGA_RED_reg[2]_i_2353/CO[3]
                         net (fo=1, routed)           0.000    22.952    wv/VGA_RED_reg[2]_i_2353_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  wv/VGA_RED_reg[2]_i_2352/CO[3]
                         net (fo=1, routed)           0.000    23.066    wv/VGA_RED_reg[2]_i_2352_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.337 r  wv/VGA_RED_reg[2]_i_2363/CO[0]
                         net (fo=14, routed)          0.583    23.920    wv/VGA_RED_reg[2]_237[0]
    SLICE_X10Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    24.764 r  wv/VGA_RED_reg[2]_i_2141/CO[3]
                         net (fo=1, routed)           0.000    24.764    wv/VGA_RED_reg[2]_i_2141_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.881 r  wv/VGA_RED_reg[2]_i_2136/CO[3]
                         net (fo=1, routed)           0.000    24.881    wv/VGA_RED_reg[2]_i_2136_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  wv/VGA_RED_reg[2]_i_2135/CO[3]
                         net (fo=1, routed)           0.000    24.998    wv/VGA_RED_reg[2]_i_2135_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.252 r  wv/VGA_RED_reg[2]_i_2146/CO[0]
                         net (fo=14, routed)          0.685    25.936    wv/VGA_RED_reg[2]_239[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.367    26.303 r  wv/VGA_RED[2]_i_2350/O
                         net (fo=1, routed)           0.000    26.303    wv/VGA_RED[2]_i_2350_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.853 r  wv/VGA_RED_reg[2]_i_2125/CO[3]
                         net (fo=1, routed)           0.000    26.853    wv/VGA_RED_reg[2]_i_2125_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.967 r  wv/VGA_RED_reg[2]_i_1804/CO[3]
                         net (fo=1, routed)           0.000    26.967    wv/VGA_RED_reg[2]_i_1804_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.081 r  wv/VGA_RED_reg[2]_i_1803/CO[3]
                         net (fo=1, routed)           0.000    27.081    wv/VGA_RED_reg[2]_i_1803_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.352 r  wv/VGA_RED_reg[2]_i_1809/CO[0]
                         net (fo=14, routed)          0.930    28.282    wv/VGA_RED_reg[2]_241[0]
    SLICE_X7Y52          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    29.129 f  wv/VGA_RED_reg[2]_i_1800/O[1]
                         net (fo=4, routed)           0.605    29.734    wv/VGA_RED_reg[2]_i_1800_n_6
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.303    30.037 r  wv/VGA_RED[2]_i_2123/O
                         net (fo=4, routed)           1.085    31.121    wv/VGA_RED[2]_i_2123_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.245 r  wv/VGA_RED[2]_i_2122/O
                         net (fo=3, routed)           0.289    31.535    wv/VGA_RED[2]_i_2122_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.659 r  wv/VGA_RED[2]_i_1811/O
                         net (fo=2, routed)           0.591    32.250    wv/VGA_RED[2]_i_1811_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    32.374 r  wv/VGA_RED[2]_i_1793/O
                         net (fo=2, routed)           0.756    33.129    wv/VGA_RED[2]_i_1793_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.253 r  wv/VGA_RED[2]_i_1314/O
                         net (fo=1, routed)           0.000    33.253    wv/VGA_RED[2]_i_1314_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.629 r  wv/VGA_RED_reg[2]_i_827/CO[3]
                         net (fo=1, routed)           0.000    33.629    wv/VGA_RED_reg[2]_i_827_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.746 r  wv/VGA_RED_reg[2]_i_477/CO[3]
                         net (fo=1, routed)           0.000    33.746    wv/VGA_RED_reg[2]_i_477_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.863 r  wv/VGA_RED_reg[2]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.863    wv/VGA_RED_reg[2]_i_215_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.980 r  wv/VGA_RED_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.887    34.867    wv/Wave_vertical2126_in
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.991 r  wv/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.162    35.153    wv/VGA_RED[2]_i_33_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.277 r  wv/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.306    35.584    wv/VGA_RED[2]_i_11_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124    35.708 r  wv/VGA_RED[2]_i_3/O
                         net (fo=12, routed)          0.696    36.403    disp/VGA_CONTROL/wave_selection_reg[4]
    SLICE_X28Y59         LUT6 (Prop_lut6_I5_O)        0.124    36.527 r  disp/VGA_CONTROL/VGA_RED[3]_i_7/O
                         net (fo=1, routed)           0.159    36.686    disp/VGA_CONTROL/VGA_RED[3]_i_7_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I5_O)        0.124    36.810 r  disp/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    36.810    disp/VGA_RED_CHAN[3]
    SLICE_X28Y59         FDRE                                         r  disp/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.457    14.058    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.435    14.035    disp/clk_out1
    SLICE_X28Y59         FDRE                                         r  disp/VGA_RED_reg[3]/C
                         clock pessimism              0.180    14.215    
                         clock uncertainty           -0.072    14.143    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.031    14.174    disp/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                         -36.810    
  -------------------------------------------------------------------
                         slack                                -22.637    

Slack (VIOLATED) :        -22.240ns  (required time - arrival time)
  Source:                 disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.332ns  (logic 17.160ns (54.769%)  route 14.172ns (45.231%))
  Logic Levels:           59  (CARRY4=44 LUT2=1 LUT3=5 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.575     5.096    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.562     5.083    disp/VGA_CONTROL/clk_out1
    SLICE_X13Y34         FDRE                                         r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=169, routed)         0.702     6.242    wv/VGA_HORZ_COORD[5]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  wv/VGA_RED[2]_i_2524/O
                         net (fo=1, routed)           0.000     6.366    wv/VGA_RED[2]_i_2524_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.898 r  wv/VGA_RED_reg[2]_i_2494/CO[3]
                         net (fo=1, routed)           0.000     6.898    wv/VGA_RED_reg[2]_i_2494_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  wv/VGA_RED_reg[2]_i_2489/CO[3]
                         net (fo=1, routed)           0.000     7.012    wv/VGA_RED_reg[2]_i_2489_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  wv/VGA_RED_reg[2]_i_2488/CO[3]
                         net (fo=14, routed)          1.071     8.197    wv/VGA_RED_reg[2]_i_2488_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.777 r  wv/VGA_RED_reg[2]_i_2478/CO[3]
                         net (fo=1, routed)           0.000     8.777    wv/VGA_RED_reg[2]_i_2478_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  wv/VGA_RED_reg[2]_i_2473/CO[3]
                         net (fo=1, routed)           0.000     8.891    wv/VGA_RED_reg[2]_i_2473_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  wv/VGA_RED_reg[2]_i_2472/CO[3]
                         net (fo=1, routed)           0.000     9.005    wv/VGA_RED_reg[2]_i_2472_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.276 r  wv/VGA_RED_reg[2]_i_2483/CO[0]
                         net (fo=14, routed)          0.788    10.064    wv/VGA_RED_reg[2]_223[0]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.373    10.437 r  wv/VGA_RED[2]_i_2477/O
                         net (fo=1, routed)           0.000    10.437    wv/VGA_RED[2]_i_2477_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.969 r  wv/VGA_RED_reg[2]_i_2456/CO[3]
                         net (fo=1, routed)           0.000    10.969    wv/VGA_RED_reg[2]_i_2456_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.240 r  wv/VGA_RED_reg[2]_i_2467/CO[0]
                         net (fo=14, routed)          0.566    11.806    wv/VGA_RED_reg[2]_225[0]
    SLICE_X13Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.635 r  wv/VGA_RED_reg[2]_i_2446/CO[3]
                         net (fo=1, routed)           0.000    12.635    wv/VGA_RED_reg[2]_i_2446_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  wv/VGA_RED_reg[2]_i_2441/CO[3]
                         net (fo=1, routed)           0.000    12.749    wv/VGA_RED_reg[2]_i_2441_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  wv/VGA_RED_reg[2]_i_2440/CO[3]
                         net (fo=1, routed)           0.000    12.863    wv/VGA_RED_reg[2]_i_2440_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.134 r  wv/VGA_RED_reg[2]_i_2451/CO[0]
                         net (fo=14, routed)          0.957    14.091    wv/VGA_RED_reg[2]_227[0]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.373    14.464 r  wv/VGA_RED[2]_i_2444/O
                         net (fo=1, routed)           0.000    14.464    wv/VGA_RED[2]_i_2444_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.997 r  wv/VGA_RED_reg[2]_i_2424/CO[3]
                         net (fo=1, routed)           0.000    14.997    wv/VGA_RED_reg[2]_i_2424_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.251 r  wv/VGA_RED_reg[2]_i_2435/CO[0]
                         net (fo=14, routed)          0.823    16.074    wv/VGA_RED_reg[2]_229[0]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.367    16.441 r  wv/VGA_RED[2]_i_2438/O
                         net (fo=1, routed)           0.000    16.441    wv/VGA_RED[2]_i_2438_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.991 r  wv/VGA_RED_reg[2]_i_2414/CO[3]
                         net (fo=1, routed)           0.000    16.991    wv/VGA_RED_reg[2]_i_2414_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  wv/VGA_RED_reg[2]_i_2409/CO[3]
                         net (fo=1, routed)           0.000    17.105    wv/VGA_RED_reg[2]_i_2409_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  wv/VGA_RED_reg[2]_i_2408/CO[3]
                         net (fo=1, routed)           0.000    17.219    wv/VGA_RED_reg[2]_i_2408_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.490 r  wv/VGA_RED_reg[2]_i_2419/CO[0]
                         net (fo=14, routed)          0.582    18.072    wv/VGA_RED_reg[2]_231[0]
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.901 r  wv/VGA_RED_reg[2]_i_2398/CO[3]
                         net (fo=1, routed)           0.000    18.901    wv/VGA_RED_reg[2]_i_2398_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  wv/VGA_RED_reg[2]_i_2393/CO[3]
                         net (fo=1, routed)           0.001    19.016    wv/VGA_RED_reg[2]_i_2393_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  wv/VGA_RED_reg[2]_i_2392/CO[3]
                         net (fo=1, routed)           0.000    19.130    wv/VGA_RED_reg[2]_i_2392_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.401 r  wv/VGA_RED_reg[2]_i_2403/CO[0]
                         net (fo=14, routed)          0.486    19.887    wv/VGA_RED_reg[2]_233[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.373    20.260 r  wv/VGA_RED[2]_i_2406/O
                         net (fo=1, routed)           0.000    20.260    wv/VGA_RED[2]_i_2406_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.793 r  wv/VGA_RED_reg[2]_i_2382/CO[3]
                         net (fo=1, routed)           0.000    20.793    wv/VGA_RED_reg[2]_i_2382_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.910 r  wv/VGA_RED_reg[2]_i_2377/CO[3]
                         net (fo=1, routed)           0.000    20.910    wv/VGA_RED_reg[2]_i_2377_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.027 r  wv/VGA_RED_reg[2]_i_2376/CO[3]
                         net (fo=1, routed)           0.000    21.027    wv/VGA_RED_reg[2]_i_2376_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.281 r  wv/VGA_RED_reg[2]_i_2387/CO[0]
                         net (fo=14, routed)          0.734    22.015    wv/VGA_RED_reg[2]_235[0]
    SLICE_X11Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    22.838 r  wv/VGA_RED_reg[2]_i_2358/CO[3]
                         net (fo=1, routed)           0.000    22.838    wv/VGA_RED_reg[2]_i_2358_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  wv/VGA_RED_reg[2]_i_2353/CO[3]
                         net (fo=1, routed)           0.000    22.952    wv/VGA_RED_reg[2]_i_2353_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  wv/VGA_RED_reg[2]_i_2352/CO[3]
                         net (fo=1, routed)           0.000    23.066    wv/VGA_RED_reg[2]_i_2352_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.337 r  wv/VGA_RED_reg[2]_i_2363/CO[0]
                         net (fo=14, routed)          0.583    23.920    wv/VGA_RED_reg[2]_237[0]
    SLICE_X10Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    24.764 r  wv/VGA_RED_reg[2]_i_2141/CO[3]
                         net (fo=1, routed)           0.000    24.764    wv/VGA_RED_reg[2]_i_2141_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.881 r  wv/VGA_RED_reg[2]_i_2136/CO[3]
                         net (fo=1, routed)           0.000    24.881    wv/VGA_RED_reg[2]_i_2136_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  wv/VGA_RED_reg[2]_i_2135/CO[3]
                         net (fo=1, routed)           0.000    24.998    wv/VGA_RED_reg[2]_i_2135_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.252 r  wv/VGA_RED_reg[2]_i_2146/CO[0]
                         net (fo=14, routed)          0.685    25.936    wv/VGA_RED_reg[2]_239[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.367    26.303 r  wv/VGA_RED[2]_i_2350/O
                         net (fo=1, routed)           0.000    26.303    wv/VGA_RED[2]_i_2350_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.853 r  wv/VGA_RED_reg[2]_i_2125/CO[3]
                         net (fo=1, routed)           0.000    26.853    wv/VGA_RED_reg[2]_i_2125_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.967 r  wv/VGA_RED_reg[2]_i_1804/CO[3]
                         net (fo=1, routed)           0.000    26.967    wv/VGA_RED_reg[2]_i_1804_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.081 r  wv/VGA_RED_reg[2]_i_1803/CO[3]
                         net (fo=1, routed)           0.000    27.081    wv/VGA_RED_reg[2]_i_1803_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.352 r  wv/VGA_RED_reg[2]_i_1809/CO[0]
                         net (fo=14, routed)          0.930    28.282    wv/VGA_RED_reg[2]_241[0]
    SLICE_X7Y52          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    29.129 f  wv/VGA_RED_reg[2]_i_1800/O[1]
                         net (fo=4, routed)           0.605    29.734    wv/VGA_RED_reg[2]_i_1800_n_6
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.303    30.037 r  wv/VGA_RED[2]_i_2123/O
                         net (fo=4, routed)           1.085    31.121    wv/VGA_RED[2]_i_2123_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.245 r  wv/VGA_RED[2]_i_2122/O
                         net (fo=3, routed)           0.289    31.535    wv/VGA_RED[2]_i_2122_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.659 r  wv/VGA_RED[2]_i_1811/O
                         net (fo=2, routed)           0.591    32.250    wv/VGA_RED[2]_i_1811_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    32.374 r  wv/VGA_RED[2]_i_1793/O
                         net (fo=2, routed)           0.756    33.129    wv/VGA_RED[2]_i_1793_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.253 r  wv/VGA_RED[2]_i_1314/O
                         net (fo=1, routed)           0.000    33.253    wv/VGA_RED[2]_i_1314_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.629 r  wv/VGA_RED_reg[2]_i_827/CO[3]
                         net (fo=1, routed)           0.000    33.629    wv/VGA_RED_reg[2]_i_827_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.746 r  wv/VGA_RED_reg[2]_i_477/CO[3]
                         net (fo=1, routed)           0.000    33.746    wv/VGA_RED_reg[2]_i_477_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.863 r  wv/VGA_RED_reg[2]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.863    wv/VGA_RED_reg[2]_i_215_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.980 r  wv/VGA_RED_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.887    34.867    wv/Wave_vertical2126_in
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.991 r  wv/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.162    35.153    wv/VGA_RED[2]_i_33_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.277 r  wv/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.306    35.584    wv/VGA_RED[2]_i_11_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124    35.708 r  wv/VGA_RED[2]_i_3/O
                         net (fo=12, routed)          0.583    36.291    disp/VGA_CONTROL/wave_selection_reg[4]
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    36.415 r  disp/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    36.415    disp/VGA_BLUE_CHAN[3]
    SLICE_X32Y54         FDRE                                         r  disp/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.457    14.058    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.435    14.035    disp/clk_out1
    SLICE_X32Y54         FDRE                                         r  disp/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180    14.215    
                         clock uncertainty           -0.072    14.143    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)        0.032    14.175    disp/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                -22.240    

Slack (VIOLATED) :        -22.225ns  (required time - arrival time)
  Source:                 disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.367ns  (logic 17.160ns (54.708%)  route 14.207ns (45.292%))
  Logic Levels:           59  (CARRY4=44 LUT2=1 LUT3=5 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.575     5.096    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.562     5.083    disp/VGA_CONTROL/clk_out1
    SLICE_X13Y34         FDRE                                         r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=169, routed)         0.702     6.242    wv/VGA_HORZ_COORD[5]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  wv/VGA_RED[2]_i_2524/O
                         net (fo=1, routed)           0.000     6.366    wv/VGA_RED[2]_i_2524_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.898 r  wv/VGA_RED_reg[2]_i_2494/CO[3]
                         net (fo=1, routed)           0.000     6.898    wv/VGA_RED_reg[2]_i_2494_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  wv/VGA_RED_reg[2]_i_2489/CO[3]
                         net (fo=1, routed)           0.000     7.012    wv/VGA_RED_reg[2]_i_2489_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  wv/VGA_RED_reg[2]_i_2488/CO[3]
                         net (fo=14, routed)          1.071     8.197    wv/VGA_RED_reg[2]_i_2488_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.777 r  wv/VGA_RED_reg[2]_i_2478/CO[3]
                         net (fo=1, routed)           0.000     8.777    wv/VGA_RED_reg[2]_i_2478_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  wv/VGA_RED_reg[2]_i_2473/CO[3]
                         net (fo=1, routed)           0.000     8.891    wv/VGA_RED_reg[2]_i_2473_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  wv/VGA_RED_reg[2]_i_2472/CO[3]
                         net (fo=1, routed)           0.000     9.005    wv/VGA_RED_reg[2]_i_2472_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.276 r  wv/VGA_RED_reg[2]_i_2483/CO[0]
                         net (fo=14, routed)          0.788    10.064    wv/VGA_RED_reg[2]_223[0]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.373    10.437 r  wv/VGA_RED[2]_i_2477/O
                         net (fo=1, routed)           0.000    10.437    wv/VGA_RED[2]_i_2477_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.969 r  wv/VGA_RED_reg[2]_i_2456/CO[3]
                         net (fo=1, routed)           0.000    10.969    wv/VGA_RED_reg[2]_i_2456_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.240 r  wv/VGA_RED_reg[2]_i_2467/CO[0]
                         net (fo=14, routed)          0.566    11.806    wv/VGA_RED_reg[2]_225[0]
    SLICE_X13Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.635 r  wv/VGA_RED_reg[2]_i_2446/CO[3]
                         net (fo=1, routed)           0.000    12.635    wv/VGA_RED_reg[2]_i_2446_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  wv/VGA_RED_reg[2]_i_2441/CO[3]
                         net (fo=1, routed)           0.000    12.749    wv/VGA_RED_reg[2]_i_2441_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  wv/VGA_RED_reg[2]_i_2440/CO[3]
                         net (fo=1, routed)           0.000    12.863    wv/VGA_RED_reg[2]_i_2440_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.134 r  wv/VGA_RED_reg[2]_i_2451/CO[0]
                         net (fo=14, routed)          0.957    14.091    wv/VGA_RED_reg[2]_227[0]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.373    14.464 r  wv/VGA_RED[2]_i_2444/O
                         net (fo=1, routed)           0.000    14.464    wv/VGA_RED[2]_i_2444_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.997 r  wv/VGA_RED_reg[2]_i_2424/CO[3]
                         net (fo=1, routed)           0.000    14.997    wv/VGA_RED_reg[2]_i_2424_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.251 r  wv/VGA_RED_reg[2]_i_2435/CO[0]
                         net (fo=14, routed)          0.823    16.074    wv/VGA_RED_reg[2]_229[0]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.367    16.441 r  wv/VGA_RED[2]_i_2438/O
                         net (fo=1, routed)           0.000    16.441    wv/VGA_RED[2]_i_2438_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.991 r  wv/VGA_RED_reg[2]_i_2414/CO[3]
                         net (fo=1, routed)           0.000    16.991    wv/VGA_RED_reg[2]_i_2414_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  wv/VGA_RED_reg[2]_i_2409/CO[3]
                         net (fo=1, routed)           0.000    17.105    wv/VGA_RED_reg[2]_i_2409_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  wv/VGA_RED_reg[2]_i_2408/CO[3]
                         net (fo=1, routed)           0.000    17.219    wv/VGA_RED_reg[2]_i_2408_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.490 r  wv/VGA_RED_reg[2]_i_2419/CO[0]
                         net (fo=14, routed)          0.582    18.072    wv/VGA_RED_reg[2]_231[0]
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.901 r  wv/VGA_RED_reg[2]_i_2398/CO[3]
                         net (fo=1, routed)           0.000    18.901    wv/VGA_RED_reg[2]_i_2398_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  wv/VGA_RED_reg[2]_i_2393/CO[3]
                         net (fo=1, routed)           0.001    19.016    wv/VGA_RED_reg[2]_i_2393_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  wv/VGA_RED_reg[2]_i_2392/CO[3]
                         net (fo=1, routed)           0.000    19.130    wv/VGA_RED_reg[2]_i_2392_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.401 r  wv/VGA_RED_reg[2]_i_2403/CO[0]
                         net (fo=14, routed)          0.486    19.887    wv/VGA_RED_reg[2]_233[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.373    20.260 r  wv/VGA_RED[2]_i_2406/O
                         net (fo=1, routed)           0.000    20.260    wv/VGA_RED[2]_i_2406_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.793 r  wv/VGA_RED_reg[2]_i_2382/CO[3]
                         net (fo=1, routed)           0.000    20.793    wv/VGA_RED_reg[2]_i_2382_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.910 r  wv/VGA_RED_reg[2]_i_2377/CO[3]
                         net (fo=1, routed)           0.000    20.910    wv/VGA_RED_reg[2]_i_2377_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.027 r  wv/VGA_RED_reg[2]_i_2376/CO[3]
                         net (fo=1, routed)           0.000    21.027    wv/VGA_RED_reg[2]_i_2376_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.281 r  wv/VGA_RED_reg[2]_i_2387/CO[0]
                         net (fo=14, routed)          0.734    22.015    wv/VGA_RED_reg[2]_235[0]
    SLICE_X11Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    22.838 r  wv/VGA_RED_reg[2]_i_2358/CO[3]
                         net (fo=1, routed)           0.000    22.838    wv/VGA_RED_reg[2]_i_2358_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  wv/VGA_RED_reg[2]_i_2353/CO[3]
                         net (fo=1, routed)           0.000    22.952    wv/VGA_RED_reg[2]_i_2353_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  wv/VGA_RED_reg[2]_i_2352/CO[3]
                         net (fo=1, routed)           0.000    23.066    wv/VGA_RED_reg[2]_i_2352_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.337 r  wv/VGA_RED_reg[2]_i_2363/CO[0]
                         net (fo=14, routed)          0.583    23.920    wv/VGA_RED_reg[2]_237[0]
    SLICE_X10Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    24.764 r  wv/VGA_RED_reg[2]_i_2141/CO[3]
                         net (fo=1, routed)           0.000    24.764    wv/VGA_RED_reg[2]_i_2141_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.881 r  wv/VGA_RED_reg[2]_i_2136/CO[3]
                         net (fo=1, routed)           0.000    24.881    wv/VGA_RED_reg[2]_i_2136_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  wv/VGA_RED_reg[2]_i_2135/CO[3]
                         net (fo=1, routed)           0.000    24.998    wv/VGA_RED_reg[2]_i_2135_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.252 r  wv/VGA_RED_reg[2]_i_2146/CO[0]
                         net (fo=14, routed)          0.685    25.936    wv/VGA_RED_reg[2]_239[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.367    26.303 r  wv/VGA_RED[2]_i_2350/O
                         net (fo=1, routed)           0.000    26.303    wv/VGA_RED[2]_i_2350_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.853 r  wv/VGA_RED_reg[2]_i_2125/CO[3]
                         net (fo=1, routed)           0.000    26.853    wv/VGA_RED_reg[2]_i_2125_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.967 r  wv/VGA_RED_reg[2]_i_1804/CO[3]
                         net (fo=1, routed)           0.000    26.967    wv/VGA_RED_reg[2]_i_1804_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.081 r  wv/VGA_RED_reg[2]_i_1803/CO[3]
                         net (fo=1, routed)           0.000    27.081    wv/VGA_RED_reg[2]_i_1803_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.352 r  wv/VGA_RED_reg[2]_i_1809/CO[0]
                         net (fo=14, routed)          0.930    28.282    wv/VGA_RED_reg[2]_241[0]
    SLICE_X7Y52          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    29.129 f  wv/VGA_RED_reg[2]_i_1800/O[1]
                         net (fo=4, routed)           0.605    29.734    wv/VGA_RED_reg[2]_i_1800_n_6
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.303    30.037 r  wv/VGA_RED[2]_i_2123/O
                         net (fo=4, routed)           1.085    31.121    wv/VGA_RED[2]_i_2123_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.245 r  wv/VGA_RED[2]_i_2122/O
                         net (fo=3, routed)           0.289    31.535    wv/VGA_RED[2]_i_2122_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.659 r  wv/VGA_RED[2]_i_1811/O
                         net (fo=2, routed)           0.591    32.250    wv/VGA_RED[2]_i_1811_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    32.374 r  wv/VGA_RED[2]_i_1793/O
                         net (fo=2, routed)           0.756    33.129    wv/VGA_RED[2]_i_1793_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.253 r  wv/VGA_RED[2]_i_1314/O
                         net (fo=1, routed)           0.000    33.253    wv/VGA_RED[2]_i_1314_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.629 r  wv/VGA_RED_reg[2]_i_827/CO[3]
                         net (fo=1, routed)           0.000    33.629    wv/VGA_RED_reg[2]_i_827_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.746 r  wv/VGA_RED_reg[2]_i_477/CO[3]
                         net (fo=1, routed)           0.000    33.746    wv/VGA_RED_reg[2]_i_477_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.863 r  wv/VGA_RED_reg[2]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.863    wv/VGA_RED_reg[2]_i_215_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.980 r  wv/VGA_RED_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.887    34.867    wv/Wave_vertical2126_in
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.991 r  wv/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.162    35.153    wv/VGA_RED[2]_i_33_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.277 r  wv/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.306    35.584    wv/VGA_RED[2]_i_11_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124    35.708 r  wv/VGA_RED[2]_i_3/O
                         net (fo=12, routed)          0.618    36.326    disp/VGA_CONTROL/wave_selection_reg[4]
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    36.450 r  disp/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    36.450    disp/VGA_RED_CHAN[1]
    SLICE_X14Y56         FDRE                                         r  disp/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.457    14.058    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.440    14.040    disp/clk_out1
    SLICE_X14Y56         FDRE                                         r  disp/VGA_RED_reg[1]/C
                         clock pessimism              0.180    14.220    
                         clock uncertainty           -0.072    14.148    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)        0.077    14.225    disp/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -36.450    
  -------------------------------------------------------------------
                         slack                                -22.225    

Slack (VIOLATED) :        -22.220ns  (required time - arrival time)
  Source:                 disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.312ns  (logic 17.160ns (54.803%)  route 14.152ns (45.197%))
  Logic Levels:           59  (CARRY4=44 LUT2=1 LUT3=5 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.575     5.096    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.562     5.083    disp/VGA_CONTROL/clk_out1
    SLICE_X13Y34         FDRE                                         r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=169, routed)         0.702     6.242    wv/VGA_HORZ_COORD[5]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  wv/VGA_RED[2]_i_2524/O
                         net (fo=1, routed)           0.000     6.366    wv/VGA_RED[2]_i_2524_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.898 r  wv/VGA_RED_reg[2]_i_2494/CO[3]
                         net (fo=1, routed)           0.000     6.898    wv/VGA_RED_reg[2]_i_2494_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  wv/VGA_RED_reg[2]_i_2489/CO[3]
                         net (fo=1, routed)           0.000     7.012    wv/VGA_RED_reg[2]_i_2489_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  wv/VGA_RED_reg[2]_i_2488/CO[3]
                         net (fo=14, routed)          1.071     8.197    wv/VGA_RED_reg[2]_i_2488_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.777 r  wv/VGA_RED_reg[2]_i_2478/CO[3]
                         net (fo=1, routed)           0.000     8.777    wv/VGA_RED_reg[2]_i_2478_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  wv/VGA_RED_reg[2]_i_2473/CO[3]
                         net (fo=1, routed)           0.000     8.891    wv/VGA_RED_reg[2]_i_2473_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  wv/VGA_RED_reg[2]_i_2472/CO[3]
                         net (fo=1, routed)           0.000     9.005    wv/VGA_RED_reg[2]_i_2472_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.276 r  wv/VGA_RED_reg[2]_i_2483/CO[0]
                         net (fo=14, routed)          0.788    10.064    wv/VGA_RED_reg[2]_223[0]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.373    10.437 r  wv/VGA_RED[2]_i_2477/O
                         net (fo=1, routed)           0.000    10.437    wv/VGA_RED[2]_i_2477_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.969 r  wv/VGA_RED_reg[2]_i_2456/CO[3]
                         net (fo=1, routed)           0.000    10.969    wv/VGA_RED_reg[2]_i_2456_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.240 r  wv/VGA_RED_reg[2]_i_2467/CO[0]
                         net (fo=14, routed)          0.566    11.806    wv/VGA_RED_reg[2]_225[0]
    SLICE_X13Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.635 r  wv/VGA_RED_reg[2]_i_2446/CO[3]
                         net (fo=1, routed)           0.000    12.635    wv/VGA_RED_reg[2]_i_2446_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  wv/VGA_RED_reg[2]_i_2441/CO[3]
                         net (fo=1, routed)           0.000    12.749    wv/VGA_RED_reg[2]_i_2441_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  wv/VGA_RED_reg[2]_i_2440/CO[3]
                         net (fo=1, routed)           0.000    12.863    wv/VGA_RED_reg[2]_i_2440_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.134 r  wv/VGA_RED_reg[2]_i_2451/CO[0]
                         net (fo=14, routed)          0.957    14.091    wv/VGA_RED_reg[2]_227[0]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.373    14.464 r  wv/VGA_RED[2]_i_2444/O
                         net (fo=1, routed)           0.000    14.464    wv/VGA_RED[2]_i_2444_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.997 r  wv/VGA_RED_reg[2]_i_2424/CO[3]
                         net (fo=1, routed)           0.000    14.997    wv/VGA_RED_reg[2]_i_2424_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.251 r  wv/VGA_RED_reg[2]_i_2435/CO[0]
                         net (fo=14, routed)          0.823    16.074    wv/VGA_RED_reg[2]_229[0]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.367    16.441 r  wv/VGA_RED[2]_i_2438/O
                         net (fo=1, routed)           0.000    16.441    wv/VGA_RED[2]_i_2438_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.991 r  wv/VGA_RED_reg[2]_i_2414/CO[3]
                         net (fo=1, routed)           0.000    16.991    wv/VGA_RED_reg[2]_i_2414_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  wv/VGA_RED_reg[2]_i_2409/CO[3]
                         net (fo=1, routed)           0.000    17.105    wv/VGA_RED_reg[2]_i_2409_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  wv/VGA_RED_reg[2]_i_2408/CO[3]
                         net (fo=1, routed)           0.000    17.219    wv/VGA_RED_reg[2]_i_2408_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.490 r  wv/VGA_RED_reg[2]_i_2419/CO[0]
                         net (fo=14, routed)          0.582    18.072    wv/VGA_RED_reg[2]_231[0]
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.901 r  wv/VGA_RED_reg[2]_i_2398/CO[3]
                         net (fo=1, routed)           0.000    18.901    wv/VGA_RED_reg[2]_i_2398_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  wv/VGA_RED_reg[2]_i_2393/CO[3]
                         net (fo=1, routed)           0.001    19.016    wv/VGA_RED_reg[2]_i_2393_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  wv/VGA_RED_reg[2]_i_2392/CO[3]
                         net (fo=1, routed)           0.000    19.130    wv/VGA_RED_reg[2]_i_2392_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.401 r  wv/VGA_RED_reg[2]_i_2403/CO[0]
                         net (fo=14, routed)          0.486    19.887    wv/VGA_RED_reg[2]_233[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.373    20.260 r  wv/VGA_RED[2]_i_2406/O
                         net (fo=1, routed)           0.000    20.260    wv/VGA_RED[2]_i_2406_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.793 r  wv/VGA_RED_reg[2]_i_2382/CO[3]
                         net (fo=1, routed)           0.000    20.793    wv/VGA_RED_reg[2]_i_2382_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.910 r  wv/VGA_RED_reg[2]_i_2377/CO[3]
                         net (fo=1, routed)           0.000    20.910    wv/VGA_RED_reg[2]_i_2377_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.027 r  wv/VGA_RED_reg[2]_i_2376/CO[3]
                         net (fo=1, routed)           0.000    21.027    wv/VGA_RED_reg[2]_i_2376_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.281 r  wv/VGA_RED_reg[2]_i_2387/CO[0]
                         net (fo=14, routed)          0.734    22.015    wv/VGA_RED_reg[2]_235[0]
    SLICE_X11Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    22.838 r  wv/VGA_RED_reg[2]_i_2358/CO[3]
                         net (fo=1, routed)           0.000    22.838    wv/VGA_RED_reg[2]_i_2358_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  wv/VGA_RED_reg[2]_i_2353/CO[3]
                         net (fo=1, routed)           0.000    22.952    wv/VGA_RED_reg[2]_i_2353_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  wv/VGA_RED_reg[2]_i_2352/CO[3]
                         net (fo=1, routed)           0.000    23.066    wv/VGA_RED_reg[2]_i_2352_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.337 r  wv/VGA_RED_reg[2]_i_2363/CO[0]
                         net (fo=14, routed)          0.583    23.920    wv/VGA_RED_reg[2]_237[0]
    SLICE_X10Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    24.764 r  wv/VGA_RED_reg[2]_i_2141/CO[3]
                         net (fo=1, routed)           0.000    24.764    wv/VGA_RED_reg[2]_i_2141_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.881 r  wv/VGA_RED_reg[2]_i_2136/CO[3]
                         net (fo=1, routed)           0.000    24.881    wv/VGA_RED_reg[2]_i_2136_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  wv/VGA_RED_reg[2]_i_2135/CO[3]
                         net (fo=1, routed)           0.000    24.998    wv/VGA_RED_reg[2]_i_2135_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.252 r  wv/VGA_RED_reg[2]_i_2146/CO[0]
                         net (fo=14, routed)          0.685    25.936    wv/VGA_RED_reg[2]_239[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.367    26.303 r  wv/VGA_RED[2]_i_2350/O
                         net (fo=1, routed)           0.000    26.303    wv/VGA_RED[2]_i_2350_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.853 r  wv/VGA_RED_reg[2]_i_2125/CO[3]
                         net (fo=1, routed)           0.000    26.853    wv/VGA_RED_reg[2]_i_2125_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.967 r  wv/VGA_RED_reg[2]_i_1804/CO[3]
                         net (fo=1, routed)           0.000    26.967    wv/VGA_RED_reg[2]_i_1804_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.081 r  wv/VGA_RED_reg[2]_i_1803/CO[3]
                         net (fo=1, routed)           0.000    27.081    wv/VGA_RED_reg[2]_i_1803_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.352 r  wv/VGA_RED_reg[2]_i_1809/CO[0]
                         net (fo=14, routed)          0.930    28.282    wv/VGA_RED_reg[2]_241[0]
    SLICE_X7Y52          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    29.129 f  wv/VGA_RED_reg[2]_i_1800/O[1]
                         net (fo=4, routed)           0.605    29.734    wv/VGA_RED_reg[2]_i_1800_n_6
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.303    30.037 r  wv/VGA_RED[2]_i_2123/O
                         net (fo=4, routed)           1.085    31.121    wv/VGA_RED[2]_i_2123_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.245 r  wv/VGA_RED[2]_i_2122/O
                         net (fo=3, routed)           0.289    31.535    wv/VGA_RED[2]_i_2122_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.659 r  wv/VGA_RED[2]_i_1811/O
                         net (fo=2, routed)           0.591    32.250    wv/VGA_RED[2]_i_1811_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    32.374 r  wv/VGA_RED[2]_i_1793/O
                         net (fo=2, routed)           0.756    33.129    wv/VGA_RED[2]_i_1793_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.253 r  wv/VGA_RED[2]_i_1314/O
                         net (fo=1, routed)           0.000    33.253    wv/VGA_RED[2]_i_1314_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.629 r  wv/VGA_RED_reg[2]_i_827/CO[3]
                         net (fo=1, routed)           0.000    33.629    wv/VGA_RED_reg[2]_i_827_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.746 r  wv/VGA_RED_reg[2]_i_477/CO[3]
                         net (fo=1, routed)           0.000    33.746    wv/VGA_RED_reg[2]_i_477_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.863 r  wv/VGA_RED_reg[2]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.863    wv/VGA_RED_reg[2]_i_215_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.980 r  wv/VGA_RED_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.887    34.867    wv/Wave_vertical2126_in
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.991 r  wv/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.162    35.153    wv/VGA_RED[2]_i_33_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.277 r  wv/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.306    35.584    wv/VGA_RED[2]_i_11_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124    35.708 r  wv/VGA_RED[2]_i_3/O
                         net (fo=12, routed)          0.564    36.271    disp/VGA_CONTROL/wave_selection_reg[4]
    SLICE_X29Y55         LUT6 (Prop_lut6_I3_O)        0.124    36.395 r  disp/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    36.395    disp/VGA_RED_CHAN[2]
    SLICE_X29Y55         FDRE                                         r  disp/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.457    14.058    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.437    14.037    disp/clk_out1
    SLICE_X29Y55         FDRE                                         r  disp/VGA_RED_reg[2]/C
                         clock pessimism              0.180    14.217    
                         clock uncertainty           -0.072    14.145    
    SLICE_X29Y55         FDRE (Setup_fdre_C_D)        0.031    14.176    disp/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                         -36.395    
  -------------------------------------------------------------------
                         slack                                -22.220    

Slack (VIOLATED) :        -22.219ns  (required time - arrival time)
  Source:                 disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.311ns  (logic 17.160ns (54.805%)  route 14.151ns (45.195%))
  Logic Levels:           59  (CARRY4=44 LUT2=1 LUT3=5 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.575     5.096    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.562     5.083    disp/VGA_CONTROL/clk_out1
    SLICE_X13Y34         FDRE                                         r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=169, routed)         0.702     6.242    wv/VGA_HORZ_COORD[5]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  wv/VGA_RED[2]_i_2524/O
                         net (fo=1, routed)           0.000     6.366    wv/VGA_RED[2]_i_2524_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.898 r  wv/VGA_RED_reg[2]_i_2494/CO[3]
                         net (fo=1, routed)           0.000     6.898    wv/VGA_RED_reg[2]_i_2494_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  wv/VGA_RED_reg[2]_i_2489/CO[3]
                         net (fo=1, routed)           0.000     7.012    wv/VGA_RED_reg[2]_i_2489_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  wv/VGA_RED_reg[2]_i_2488/CO[3]
                         net (fo=14, routed)          1.071     8.197    wv/VGA_RED_reg[2]_i_2488_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.777 r  wv/VGA_RED_reg[2]_i_2478/CO[3]
                         net (fo=1, routed)           0.000     8.777    wv/VGA_RED_reg[2]_i_2478_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  wv/VGA_RED_reg[2]_i_2473/CO[3]
                         net (fo=1, routed)           0.000     8.891    wv/VGA_RED_reg[2]_i_2473_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  wv/VGA_RED_reg[2]_i_2472/CO[3]
                         net (fo=1, routed)           0.000     9.005    wv/VGA_RED_reg[2]_i_2472_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.276 r  wv/VGA_RED_reg[2]_i_2483/CO[0]
                         net (fo=14, routed)          0.788    10.064    wv/VGA_RED_reg[2]_223[0]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.373    10.437 r  wv/VGA_RED[2]_i_2477/O
                         net (fo=1, routed)           0.000    10.437    wv/VGA_RED[2]_i_2477_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.969 r  wv/VGA_RED_reg[2]_i_2456/CO[3]
                         net (fo=1, routed)           0.000    10.969    wv/VGA_RED_reg[2]_i_2456_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.240 r  wv/VGA_RED_reg[2]_i_2467/CO[0]
                         net (fo=14, routed)          0.566    11.806    wv/VGA_RED_reg[2]_225[0]
    SLICE_X13Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.635 r  wv/VGA_RED_reg[2]_i_2446/CO[3]
                         net (fo=1, routed)           0.000    12.635    wv/VGA_RED_reg[2]_i_2446_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  wv/VGA_RED_reg[2]_i_2441/CO[3]
                         net (fo=1, routed)           0.000    12.749    wv/VGA_RED_reg[2]_i_2441_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  wv/VGA_RED_reg[2]_i_2440/CO[3]
                         net (fo=1, routed)           0.000    12.863    wv/VGA_RED_reg[2]_i_2440_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.134 r  wv/VGA_RED_reg[2]_i_2451/CO[0]
                         net (fo=14, routed)          0.957    14.091    wv/VGA_RED_reg[2]_227[0]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.373    14.464 r  wv/VGA_RED[2]_i_2444/O
                         net (fo=1, routed)           0.000    14.464    wv/VGA_RED[2]_i_2444_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.997 r  wv/VGA_RED_reg[2]_i_2424/CO[3]
                         net (fo=1, routed)           0.000    14.997    wv/VGA_RED_reg[2]_i_2424_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.251 r  wv/VGA_RED_reg[2]_i_2435/CO[0]
                         net (fo=14, routed)          0.823    16.074    wv/VGA_RED_reg[2]_229[0]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.367    16.441 r  wv/VGA_RED[2]_i_2438/O
                         net (fo=1, routed)           0.000    16.441    wv/VGA_RED[2]_i_2438_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.991 r  wv/VGA_RED_reg[2]_i_2414/CO[3]
                         net (fo=1, routed)           0.000    16.991    wv/VGA_RED_reg[2]_i_2414_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  wv/VGA_RED_reg[2]_i_2409/CO[3]
                         net (fo=1, routed)           0.000    17.105    wv/VGA_RED_reg[2]_i_2409_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  wv/VGA_RED_reg[2]_i_2408/CO[3]
                         net (fo=1, routed)           0.000    17.219    wv/VGA_RED_reg[2]_i_2408_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.490 r  wv/VGA_RED_reg[2]_i_2419/CO[0]
                         net (fo=14, routed)          0.582    18.072    wv/VGA_RED_reg[2]_231[0]
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.901 r  wv/VGA_RED_reg[2]_i_2398/CO[3]
                         net (fo=1, routed)           0.000    18.901    wv/VGA_RED_reg[2]_i_2398_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  wv/VGA_RED_reg[2]_i_2393/CO[3]
                         net (fo=1, routed)           0.001    19.016    wv/VGA_RED_reg[2]_i_2393_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  wv/VGA_RED_reg[2]_i_2392/CO[3]
                         net (fo=1, routed)           0.000    19.130    wv/VGA_RED_reg[2]_i_2392_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.401 r  wv/VGA_RED_reg[2]_i_2403/CO[0]
                         net (fo=14, routed)          0.486    19.887    wv/VGA_RED_reg[2]_233[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.373    20.260 r  wv/VGA_RED[2]_i_2406/O
                         net (fo=1, routed)           0.000    20.260    wv/VGA_RED[2]_i_2406_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.793 r  wv/VGA_RED_reg[2]_i_2382/CO[3]
                         net (fo=1, routed)           0.000    20.793    wv/VGA_RED_reg[2]_i_2382_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.910 r  wv/VGA_RED_reg[2]_i_2377/CO[3]
                         net (fo=1, routed)           0.000    20.910    wv/VGA_RED_reg[2]_i_2377_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.027 r  wv/VGA_RED_reg[2]_i_2376/CO[3]
                         net (fo=1, routed)           0.000    21.027    wv/VGA_RED_reg[2]_i_2376_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.281 r  wv/VGA_RED_reg[2]_i_2387/CO[0]
                         net (fo=14, routed)          0.734    22.015    wv/VGA_RED_reg[2]_235[0]
    SLICE_X11Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    22.838 r  wv/VGA_RED_reg[2]_i_2358/CO[3]
                         net (fo=1, routed)           0.000    22.838    wv/VGA_RED_reg[2]_i_2358_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  wv/VGA_RED_reg[2]_i_2353/CO[3]
                         net (fo=1, routed)           0.000    22.952    wv/VGA_RED_reg[2]_i_2353_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  wv/VGA_RED_reg[2]_i_2352/CO[3]
                         net (fo=1, routed)           0.000    23.066    wv/VGA_RED_reg[2]_i_2352_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.337 r  wv/VGA_RED_reg[2]_i_2363/CO[0]
                         net (fo=14, routed)          0.583    23.920    wv/VGA_RED_reg[2]_237[0]
    SLICE_X10Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    24.764 r  wv/VGA_RED_reg[2]_i_2141/CO[3]
                         net (fo=1, routed)           0.000    24.764    wv/VGA_RED_reg[2]_i_2141_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.881 r  wv/VGA_RED_reg[2]_i_2136/CO[3]
                         net (fo=1, routed)           0.000    24.881    wv/VGA_RED_reg[2]_i_2136_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  wv/VGA_RED_reg[2]_i_2135/CO[3]
                         net (fo=1, routed)           0.000    24.998    wv/VGA_RED_reg[2]_i_2135_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.252 r  wv/VGA_RED_reg[2]_i_2146/CO[0]
                         net (fo=14, routed)          0.685    25.936    wv/VGA_RED_reg[2]_239[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.367    26.303 r  wv/VGA_RED[2]_i_2350/O
                         net (fo=1, routed)           0.000    26.303    wv/VGA_RED[2]_i_2350_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.853 r  wv/VGA_RED_reg[2]_i_2125/CO[3]
                         net (fo=1, routed)           0.000    26.853    wv/VGA_RED_reg[2]_i_2125_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.967 r  wv/VGA_RED_reg[2]_i_1804/CO[3]
                         net (fo=1, routed)           0.000    26.967    wv/VGA_RED_reg[2]_i_1804_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.081 r  wv/VGA_RED_reg[2]_i_1803/CO[3]
                         net (fo=1, routed)           0.000    27.081    wv/VGA_RED_reg[2]_i_1803_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.352 r  wv/VGA_RED_reg[2]_i_1809/CO[0]
                         net (fo=14, routed)          0.930    28.282    wv/VGA_RED_reg[2]_241[0]
    SLICE_X7Y52          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    29.129 f  wv/VGA_RED_reg[2]_i_1800/O[1]
                         net (fo=4, routed)           0.605    29.734    wv/VGA_RED_reg[2]_i_1800_n_6
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.303    30.037 r  wv/VGA_RED[2]_i_2123/O
                         net (fo=4, routed)           1.085    31.121    wv/VGA_RED[2]_i_2123_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.245 r  wv/VGA_RED[2]_i_2122/O
                         net (fo=3, routed)           0.289    31.535    wv/VGA_RED[2]_i_2122_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.659 r  wv/VGA_RED[2]_i_1811/O
                         net (fo=2, routed)           0.591    32.250    wv/VGA_RED[2]_i_1811_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    32.374 r  wv/VGA_RED[2]_i_1793/O
                         net (fo=2, routed)           0.756    33.129    wv/VGA_RED[2]_i_1793_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.253 r  wv/VGA_RED[2]_i_1314/O
                         net (fo=1, routed)           0.000    33.253    wv/VGA_RED[2]_i_1314_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.629 r  wv/VGA_RED_reg[2]_i_827/CO[3]
                         net (fo=1, routed)           0.000    33.629    wv/VGA_RED_reg[2]_i_827_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.746 r  wv/VGA_RED_reg[2]_i_477/CO[3]
                         net (fo=1, routed)           0.000    33.746    wv/VGA_RED_reg[2]_i_477_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.863 r  wv/VGA_RED_reg[2]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.863    wv/VGA_RED_reg[2]_i_215_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.980 r  wv/VGA_RED_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.887    34.867    wv/Wave_vertical2126_in
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.991 r  wv/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.162    35.153    wv/VGA_RED[2]_i_33_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.277 r  wv/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.306    35.584    wv/VGA_RED[2]_i_11_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124    35.708 r  wv/VGA_RED[2]_i_3/O
                         net (fo=12, routed)          0.563    36.270    disp/VGA_CONTROL/wave_selection_reg[4]
    SLICE_X29Y53         LUT6 (Prop_lut6_I3_O)        0.124    36.394 r  disp/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    36.394    disp/VGA_BLUE_CHAN[2]
    SLICE_X29Y53         FDRE                                         r  disp/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.457    14.058    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.437    14.037    disp/clk_out1
    SLICE_X29Y53         FDRE                                         r  disp/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180    14.217    
                         clock uncertainty           -0.072    14.145    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)        0.031    14.176    disp/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                         -36.394    
  -------------------------------------------------------------------
                         slack                                -22.219    

Slack (VIOLATED) :        -22.121ns  (required time - arrival time)
  Source:                 disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.265ns  (logic 17.160ns (54.886%)  route 14.105ns (45.114%))
  Logic Levels:           59  (CARRY4=44 LUT2=1 LUT3=5 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.575     5.096    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.562     5.083    disp/VGA_CONTROL/clk_out1
    SLICE_X13Y34         FDRE                                         r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=169, routed)         0.702     6.242    wv/VGA_HORZ_COORD[5]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  wv/VGA_RED[2]_i_2524/O
                         net (fo=1, routed)           0.000     6.366    wv/VGA_RED[2]_i_2524_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.898 r  wv/VGA_RED_reg[2]_i_2494/CO[3]
                         net (fo=1, routed)           0.000     6.898    wv/VGA_RED_reg[2]_i_2494_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  wv/VGA_RED_reg[2]_i_2489/CO[3]
                         net (fo=1, routed)           0.000     7.012    wv/VGA_RED_reg[2]_i_2489_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  wv/VGA_RED_reg[2]_i_2488/CO[3]
                         net (fo=14, routed)          1.071     8.197    wv/VGA_RED_reg[2]_i_2488_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.777 r  wv/VGA_RED_reg[2]_i_2478/CO[3]
                         net (fo=1, routed)           0.000     8.777    wv/VGA_RED_reg[2]_i_2478_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  wv/VGA_RED_reg[2]_i_2473/CO[3]
                         net (fo=1, routed)           0.000     8.891    wv/VGA_RED_reg[2]_i_2473_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  wv/VGA_RED_reg[2]_i_2472/CO[3]
                         net (fo=1, routed)           0.000     9.005    wv/VGA_RED_reg[2]_i_2472_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.276 r  wv/VGA_RED_reg[2]_i_2483/CO[0]
                         net (fo=14, routed)          0.788    10.064    wv/VGA_RED_reg[2]_223[0]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.373    10.437 r  wv/VGA_RED[2]_i_2477/O
                         net (fo=1, routed)           0.000    10.437    wv/VGA_RED[2]_i_2477_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.969 r  wv/VGA_RED_reg[2]_i_2456/CO[3]
                         net (fo=1, routed)           0.000    10.969    wv/VGA_RED_reg[2]_i_2456_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.240 r  wv/VGA_RED_reg[2]_i_2467/CO[0]
                         net (fo=14, routed)          0.566    11.806    wv/VGA_RED_reg[2]_225[0]
    SLICE_X13Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.635 r  wv/VGA_RED_reg[2]_i_2446/CO[3]
                         net (fo=1, routed)           0.000    12.635    wv/VGA_RED_reg[2]_i_2446_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  wv/VGA_RED_reg[2]_i_2441/CO[3]
                         net (fo=1, routed)           0.000    12.749    wv/VGA_RED_reg[2]_i_2441_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  wv/VGA_RED_reg[2]_i_2440/CO[3]
                         net (fo=1, routed)           0.000    12.863    wv/VGA_RED_reg[2]_i_2440_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.134 r  wv/VGA_RED_reg[2]_i_2451/CO[0]
                         net (fo=14, routed)          0.957    14.091    wv/VGA_RED_reg[2]_227[0]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.373    14.464 r  wv/VGA_RED[2]_i_2444/O
                         net (fo=1, routed)           0.000    14.464    wv/VGA_RED[2]_i_2444_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.997 r  wv/VGA_RED_reg[2]_i_2424/CO[3]
                         net (fo=1, routed)           0.000    14.997    wv/VGA_RED_reg[2]_i_2424_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.251 r  wv/VGA_RED_reg[2]_i_2435/CO[0]
                         net (fo=14, routed)          0.823    16.074    wv/VGA_RED_reg[2]_229[0]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.367    16.441 r  wv/VGA_RED[2]_i_2438/O
                         net (fo=1, routed)           0.000    16.441    wv/VGA_RED[2]_i_2438_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.991 r  wv/VGA_RED_reg[2]_i_2414/CO[3]
                         net (fo=1, routed)           0.000    16.991    wv/VGA_RED_reg[2]_i_2414_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  wv/VGA_RED_reg[2]_i_2409/CO[3]
                         net (fo=1, routed)           0.000    17.105    wv/VGA_RED_reg[2]_i_2409_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  wv/VGA_RED_reg[2]_i_2408/CO[3]
                         net (fo=1, routed)           0.000    17.219    wv/VGA_RED_reg[2]_i_2408_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.490 r  wv/VGA_RED_reg[2]_i_2419/CO[0]
                         net (fo=14, routed)          0.582    18.072    wv/VGA_RED_reg[2]_231[0]
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.901 r  wv/VGA_RED_reg[2]_i_2398/CO[3]
                         net (fo=1, routed)           0.000    18.901    wv/VGA_RED_reg[2]_i_2398_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  wv/VGA_RED_reg[2]_i_2393/CO[3]
                         net (fo=1, routed)           0.001    19.016    wv/VGA_RED_reg[2]_i_2393_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  wv/VGA_RED_reg[2]_i_2392/CO[3]
                         net (fo=1, routed)           0.000    19.130    wv/VGA_RED_reg[2]_i_2392_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.401 r  wv/VGA_RED_reg[2]_i_2403/CO[0]
                         net (fo=14, routed)          0.486    19.887    wv/VGA_RED_reg[2]_233[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.373    20.260 r  wv/VGA_RED[2]_i_2406/O
                         net (fo=1, routed)           0.000    20.260    wv/VGA_RED[2]_i_2406_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.793 r  wv/VGA_RED_reg[2]_i_2382/CO[3]
                         net (fo=1, routed)           0.000    20.793    wv/VGA_RED_reg[2]_i_2382_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.910 r  wv/VGA_RED_reg[2]_i_2377/CO[3]
                         net (fo=1, routed)           0.000    20.910    wv/VGA_RED_reg[2]_i_2377_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.027 r  wv/VGA_RED_reg[2]_i_2376/CO[3]
                         net (fo=1, routed)           0.000    21.027    wv/VGA_RED_reg[2]_i_2376_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.281 r  wv/VGA_RED_reg[2]_i_2387/CO[0]
                         net (fo=14, routed)          0.734    22.015    wv/VGA_RED_reg[2]_235[0]
    SLICE_X11Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    22.838 r  wv/VGA_RED_reg[2]_i_2358/CO[3]
                         net (fo=1, routed)           0.000    22.838    wv/VGA_RED_reg[2]_i_2358_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  wv/VGA_RED_reg[2]_i_2353/CO[3]
                         net (fo=1, routed)           0.000    22.952    wv/VGA_RED_reg[2]_i_2353_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  wv/VGA_RED_reg[2]_i_2352/CO[3]
                         net (fo=1, routed)           0.000    23.066    wv/VGA_RED_reg[2]_i_2352_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.337 r  wv/VGA_RED_reg[2]_i_2363/CO[0]
                         net (fo=14, routed)          0.583    23.920    wv/VGA_RED_reg[2]_237[0]
    SLICE_X10Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    24.764 r  wv/VGA_RED_reg[2]_i_2141/CO[3]
                         net (fo=1, routed)           0.000    24.764    wv/VGA_RED_reg[2]_i_2141_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.881 r  wv/VGA_RED_reg[2]_i_2136/CO[3]
                         net (fo=1, routed)           0.000    24.881    wv/VGA_RED_reg[2]_i_2136_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  wv/VGA_RED_reg[2]_i_2135/CO[3]
                         net (fo=1, routed)           0.000    24.998    wv/VGA_RED_reg[2]_i_2135_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.252 r  wv/VGA_RED_reg[2]_i_2146/CO[0]
                         net (fo=14, routed)          0.685    25.936    wv/VGA_RED_reg[2]_239[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.367    26.303 r  wv/VGA_RED[2]_i_2350/O
                         net (fo=1, routed)           0.000    26.303    wv/VGA_RED[2]_i_2350_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.853 r  wv/VGA_RED_reg[2]_i_2125/CO[3]
                         net (fo=1, routed)           0.000    26.853    wv/VGA_RED_reg[2]_i_2125_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.967 r  wv/VGA_RED_reg[2]_i_1804/CO[3]
                         net (fo=1, routed)           0.000    26.967    wv/VGA_RED_reg[2]_i_1804_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.081 r  wv/VGA_RED_reg[2]_i_1803/CO[3]
                         net (fo=1, routed)           0.000    27.081    wv/VGA_RED_reg[2]_i_1803_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.352 r  wv/VGA_RED_reg[2]_i_1809/CO[0]
                         net (fo=14, routed)          0.930    28.282    wv/VGA_RED_reg[2]_241[0]
    SLICE_X7Y52          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    29.129 f  wv/VGA_RED_reg[2]_i_1800/O[1]
                         net (fo=4, routed)           0.605    29.734    wv/VGA_RED_reg[2]_i_1800_n_6
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.303    30.037 r  wv/VGA_RED[2]_i_2123/O
                         net (fo=4, routed)           1.085    31.121    wv/VGA_RED[2]_i_2123_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.245 r  wv/VGA_RED[2]_i_2122/O
                         net (fo=3, routed)           0.289    31.535    wv/VGA_RED[2]_i_2122_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.659 r  wv/VGA_RED[2]_i_1811/O
                         net (fo=2, routed)           0.591    32.250    wv/VGA_RED[2]_i_1811_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    32.374 r  wv/VGA_RED[2]_i_1793/O
                         net (fo=2, routed)           0.756    33.129    wv/VGA_RED[2]_i_1793_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.253 r  wv/VGA_RED[2]_i_1314/O
                         net (fo=1, routed)           0.000    33.253    wv/VGA_RED[2]_i_1314_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.629 r  wv/VGA_RED_reg[2]_i_827/CO[3]
                         net (fo=1, routed)           0.000    33.629    wv/VGA_RED_reg[2]_i_827_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.746 r  wv/VGA_RED_reg[2]_i_477/CO[3]
                         net (fo=1, routed)           0.000    33.746    wv/VGA_RED_reg[2]_i_477_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.863 r  wv/VGA_RED_reg[2]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.863    wv/VGA_RED_reg[2]_i_215_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.980 r  wv/VGA_RED_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.887    34.867    wv/Wave_vertical2126_in
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.991 r  wv/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.162    35.153    wv/VGA_RED[2]_i_33_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.277 r  wv/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.306    35.584    wv/VGA_RED[2]_i_11_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124    35.708 r  wv/VGA_RED[2]_i_3/O
                         net (fo=12, routed)          0.516    36.224    disp/VGA_CONTROL/wave_selection_reg[4]
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    36.348 r  disp/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    36.348    disp/VGA_GREEN_CHAN[0]
    SLICE_X14Y56         FDRE                                         r  disp/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.457    14.058    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.440    14.040    disp/clk_out1
    SLICE_X14Y56         FDRE                                         r  disp/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180    14.220    
                         clock uncertainty           -0.072    14.148    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)        0.079    14.227    disp/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -36.348    
  -------------------------------------------------------------------
                         slack                                -22.121    

Slack (VIOLATED) :        -22.083ns  (required time - arrival time)
  Source:                 disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.176ns  (logic 17.160ns (55.042%)  route 14.016ns (44.958%))
  Logic Levels:           59  (CARRY4=44 LUT2=1 LUT3=5 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.575     5.096    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.562     5.083    disp/VGA_CONTROL/clk_out1
    SLICE_X13Y34         FDRE                                         r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  disp/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=169, routed)         0.702     6.242    wv/VGA_HORZ_COORD[5]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  wv/VGA_RED[2]_i_2524/O
                         net (fo=1, routed)           0.000     6.366    wv/VGA_RED[2]_i_2524_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.898 r  wv/VGA_RED_reg[2]_i_2494/CO[3]
                         net (fo=1, routed)           0.000     6.898    wv/VGA_RED_reg[2]_i_2494_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  wv/VGA_RED_reg[2]_i_2489/CO[3]
                         net (fo=1, routed)           0.000     7.012    wv/VGA_RED_reg[2]_i_2489_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  wv/VGA_RED_reg[2]_i_2488/CO[3]
                         net (fo=14, routed)          1.071     8.197    wv/VGA_RED_reg[2]_i_2488_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.777 r  wv/VGA_RED_reg[2]_i_2478/CO[3]
                         net (fo=1, routed)           0.000     8.777    wv/VGA_RED_reg[2]_i_2478_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  wv/VGA_RED_reg[2]_i_2473/CO[3]
                         net (fo=1, routed)           0.000     8.891    wv/VGA_RED_reg[2]_i_2473_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  wv/VGA_RED_reg[2]_i_2472/CO[3]
                         net (fo=1, routed)           0.000     9.005    wv/VGA_RED_reg[2]_i_2472_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.276 r  wv/VGA_RED_reg[2]_i_2483/CO[0]
                         net (fo=14, routed)          0.788    10.064    wv/VGA_RED_reg[2]_223[0]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.373    10.437 r  wv/VGA_RED[2]_i_2477/O
                         net (fo=1, routed)           0.000    10.437    wv/VGA_RED[2]_i_2477_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.969 r  wv/VGA_RED_reg[2]_i_2456/CO[3]
                         net (fo=1, routed)           0.000    10.969    wv/VGA_RED_reg[2]_i_2456_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.240 r  wv/VGA_RED_reg[2]_i_2467/CO[0]
                         net (fo=14, routed)          0.566    11.806    wv/VGA_RED_reg[2]_225[0]
    SLICE_X13Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.635 r  wv/VGA_RED_reg[2]_i_2446/CO[3]
                         net (fo=1, routed)           0.000    12.635    wv/VGA_RED_reg[2]_i_2446_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  wv/VGA_RED_reg[2]_i_2441/CO[3]
                         net (fo=1, routed)           0.000    12.749    wv/VGA_RED_reg[2]_i_2441_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  wv/VGA_RED_reg[2]_i_2440/CO[3]
                         net (fo=1, routed)           0.000    12.863    wv/VGA_RED_reg[2]_i_2440_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.134 r  wv/VGA_RED_reg[2]_i_2451/CO[0]
                         net (fo=14, routed)          0.957    14.091    wv/VGA_RED_reg[2]_227[0]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.373    14.464 r  wv/VGA_RED[2]_i_2444/O
                         net (fo=1, routed)           0.000    14.464    wv/VGA_RED[2]_i_2444_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.997 r  wv/VGA_RED_reg[2]_i_2424/CO[3]
                         net (fo=1, routed)           0.000    14.997    wv/VGA_RED_reg[2]_i_2424_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.251 r  wv/VGA_RED_reg[2]_i_2435/CO[0]
                         net (fo=14, routed)          0.823    16.074    wv/VGA_RED_reg[2]_229[0]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.367    16.441 r  wv/VGA_RED[2]_i_2438/O
                         net (fo=1, routed)           0.000    16.441    wv/VGA_RED[2]_i_2438_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.991 r  wv/VGA_RED_reg[2]_i_2414/CO[3]
                         net (fo=1, routed)           0.000    16.991    wv/VGA_RED_reg[2]_i_2414_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  wv/VGA_RED_reg[2]_i_2409/CO[3]
                         net (fo=1, routed)           0.000    17.105    wv/VGA_RED_reg[2]_i_2409_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  wv/VGA_RED_reg[2]_i_2408/CO[3]
                         net (fo=1, routed)           0.000    17.219    wv/VGA_RED_reg[2]_i_2408_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.490 r  wv/VGA_RED_reg[2]_i_2419/CO[0]
                         net (fo=14, routed)          0.582    18.072    wv/VGA_RED_reg[2]_231[0]
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.901 r  wv/VGA_RED_reg[2]_i_2398/CO[3]
                         net (fo=1, routed)           0.000    18.901    wv/VGA_RED_reg[2]_i_2398_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  wv/VGA_RED_reg[2]_i_2393/CO[3]
                         net (fo=1, routed)           0.001    19.016    wv/VGA_RED_reg[2]_i_2393_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  wv/VGA_RED_reg[2]_i_2392/CO[3]
                         net (fo=1, routed)           0.000    19.130    wv/VGA_RED_reg[2]_i_2392_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.401 r  wv/VGA_RED_reg[2]_i_2403/CO[0]
                         net (fo=14, routed)          0.486    19.887    wv/VGA_RED_reg[2]_233[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.373    20.260 r  wv/VGA_RED[2]_i_2406/O
                         net (fo=1, routed)           0.000    20.260    wv/VGA_RED[2]_i_2406_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.793 r  wv/VGA_RED_reg[2]_i_2382/CO[3]
                         net (fo=1, routed)           0.000    20.793    wv/VGA_RED_reg[2]_i_2382_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.910 r  wv/VGA_RED_reg[2]_i_2377/CO[3]
                         net (fo=1, routed)           0.000    20.910    wv/VGA_RED_reg[2]_i_2377_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.027 r  wv/VGA_RED_reg[2]_i_2376/CO[3]
                         net (fo=1, routed)           0.000    21.027    wv/VGA_RED_reg[2]_i_2376_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.281 r  wv/VGA_RED_reg[2]_i_2387/CO[0]
                         net (fo=14, routed)          0.734    22.015    wv/VGA_RED_reg[2]_235[0]
    SLICE_X11Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    22.838 r  wv/VGA_RED_reg[2]_i_2358/CO[3]
                         net (fo=1, routed)           0.000    22.838    wv/VGA_RED_reg[2]_i_2358_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  wv/VGA_RED_reg[2]_i_2353/CO[3]
                         net (fo=1, routed)           0.000    22.952    wv/VGA_RED_reg[2]_i_2353_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  wv/VGA_RED_reg[2]_i_2352/CO[3]
                         net (fo=1, routed)           0.000    23.066    wv/VGA_RED_reg[2]_i_2352_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.337 r  wv/VGA_RED_reg[2]_i_2363/CO[0]
                         net (fo=14, routed)          0.583    23.920    wv/VGA_RED_reg[2]_237[0]
    SLICE_X10Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    24.764 r  wv/VGA_RED_reg[2]_i_2141/CO[3]
                         net (fo=1, routed)           0.000    24.764    wv/VGA_RED_reg[2]_i_2141_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.881 r  wv/VGA_RED_reg[2]_i_2136/CO[3]
                         net (fo=1, routed)           0.000    24.881    wv/VGA_RED_reg[2]_i_2136_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  wv/VGA_RED_reg[2]_i_2135/CO[3]
                         net (fo=1, routed)           0.000    24.998    wv/VGA_RED_reg[2]_i_2135_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.252 r  wv/VGA_RED_reg[2]_i_2146/CO[0]
                         net (fo=14, routed)          0.685    25.936    wv/VGA_RED_reg[2]_239[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.367    26.303 r  wv/VGA_RED[2]_i_2350/O
                         net (fo=1, routed)           0.000    26.303    wv/VGA_RED[2]_i_2350_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.853 r  wv/VGA_RED_reg[2]_i_2125/CO[3]
                         net (fo=1, routed)           0.000    26.853    wv/VGA_RED_reg[2]_i_2125_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.967 r  wv/VGA_RED_reg[2]_i_1804/CO[3]
                         net (fo=1, routed)           0.000    26.967    wv/VGA_RED_reg[2]_i_1804_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.081 r  wv/VGA_RED_reg[2]_i_1803/CO[3]
                         net (fo=1, routed)           0.000    27.081    wv/VGA_RED_reg[2]_i_1803_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.352 r  wv/VGA_RED_reg[2]_i_1809/CO[0]
                         net (fo=14, routed)          0.930    28.282    wv/VGA_RED_reg[2]_241[0]
    SLICE_X7Y52          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    29.129 f  wv/VGA_RED_reg[2]_i_1800/O[1]
                         net (fo=4, routed)           0.605    29.734    wv/VGA_RED_reg[2]_i_1800_n_6
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.303    30.037 r  wv/VGA_RED[2]_i_2123/O
                         net (fo=4, routed)           1.085    31.121    wv/VGA_RED[2]_i_2123_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.245 r  wv/VGA_RED[2]_i_2122/O
                         net (fo=3, routed)           0.289    31.535    wv/VGA_RED[2]_i_2122_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.124    31.659 r  wv/VGA_RED[2]_i_1811/O
                         net (fo=2, routed)           0.591    32.250    wv/VGA_RED[2]_i_1811_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.124    32.374 r  wv/VGA_RED[2]_i_1793/O
                         net (fo=2, routed)           0.756    33.129    wv/VGA_RED[2]_i_1793_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.253 r  wv/VGA_RED[2]_i_1314/O
                         net (fo=1, routed)           0.000    33.253    wv/VGA_RED[2]_i_1314_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.629 r  wv/VGA_RED_reg[2]_i_827/CO[3]
                         net (fo=1, routed)           0.000    33.629    wv/VGA_RED_reg[2]_i_827_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.746 r  wv/VGA_RED_reg[2]_i_477/CO[3]
                         net (fo=1, routed)           0.000    33.746    wv/VGA_RED_reg[2]_i_477_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.863 r  wv/VGA_RED_reg[2]_i_215/CO[3]
                         net (fo=1, routed)           0.000    33.863    wv/VGA_RED_reg[2]_i_215_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.980 r  wv/VGA_RED_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.887    34.867    wv/Wave_vertical2126_in
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.991 r  wv/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.162    35.153    wv/VGA_RED[2]_i_33_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.277 r  wv/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.306    35.584    wv/VGA_RED[2]_i_11_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124    35.708 r  wv/VGA_RED[2]_i_3/O
                         net (fo=12, routed)          0.428    36.135    disp/VGA_CONTROL/wave_selection_reg[4]
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    36.259 r  disp/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    36.259    disp/VGA_GREEN_CHAN[1]
    SLICE_X29Y54         FDRE                                         r  disp/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.457    14.058    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         1.437    14.037    disp/clk_out1
    SLICE_X29Y54         FDRE                                         r  disp/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180    14.217    
                         clock uncertainty           -0.072    14.145    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)        0.032    14.177    disp/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -36.259    
  -------------------------------------------------------------------
                         slack                                -22.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line101/t3/FontRom/fontRow_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.383%)  route 0.308ns (68.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.564     1.447    disp/VGA_CONTROL/clk_out1
    SLICE_X9Y38          FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep_replica_4/Q
                         net (fo=12, routed)          0.308     1.896    nolabel_line101/t3/FontRom/Wave_vertical6__1[0]_repN_4_alias
    RAMB18_X0Y18         RAMB18E1                                     r  nolabel_line101/t3/FontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.878     2.006    nolabel_line101/t3/FontRom/clk_out1
    RAMB18_X0Y18         RAMB18E1                                     r  nolabel_line101/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.691    nolabel_line101/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line101/t3/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.274%)  route 0.310ns (68.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.564     1.447    disp/VGA_CONTROL/clk_out1
    SLICE_X9Y38          FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep_replica_4/Q
                         net (fo=12, routed)          0.310     1.898    nolabel_line101/t3/FontRom/Wave_vertical6__1[0]_repN_4_alias
    RAMB18_X0Y18         RAMB18E1                                     r  nolabel_line101/t3/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.879     2.007    nolabel_line101/t3/FontRom/clk_out1
    RAMB18_X0Y18         RAMB18E1                                     r  nolabel_line101/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.692    nolabel_line101/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line101/t25/FontRom/fontRow_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.141ns (19.808%)  route 0.571ns (80.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.564     1.447    disp/VGA_CONTROL/clk_out1
    SLICE_X9Y38          FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/Q
                         net (fo=16, routed)          0.571     2.159    nolabel_line101/t25/FontRom/Wave_vertical4__0_0[0]_repN_4_alias
    RAMB18_X0Y20         RAMB18E1                                     r  nolabel_line101/t25/FontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.877     2.005    nolabel_line101/t25/FontRom/clk_out1
    RAMB18_X0Y20         RAMB18E1                                     r  nolabel_line101/t25/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.761    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.944    nolabel_line101/t25/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line101/t7/FontRom/fontRow_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.141ns (19.808%)  route 0.571ns (80.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.564     1.447    disp/VGA_CONTROL/clk_out1
    SLICE_X9Y38          FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/Q
                         net (fo=16, routed)          0.571     2.159    nolabel_line101/t7/FontRom/Wave_vertical4__0_0[0]_repN_4_alias
    RAMB18_X0Y21         RAMB18E1                                     r  nolabel_line101/t7/FontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.877     2.005    nolabel_line101/t7/FontRom/clk_out1
    RAMB18_X0Y21         RAMB18E1                                     r  nolabel_line101/t7/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.761    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.944    nolabel_line101/t7/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line101/t25/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.765%)  route 0.572ns (80.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.564     1.447    disp/VGA_CONTROL/clk_out1
    SLICE_X9Y38          FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/Q
                         net (fo=16, routed)          0.572     2.161    nolabel_line101/t25/FontRom/Wave_vertical4__0_0[0]_repN_4_alias
    RAMB18_X0Y20         RAMB18E1                                     r  nolabel_line101/t25/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.876     2.004    nolabel_line101/t25/FontRom/clk_out1
    RAMB18_X0Y20         RAMB18E1                                     r  nolabel_line101/t25/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.943    nolabel_line101/t25/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line101/t7/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.765%)  route 0.572ns (80.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.564     1.447    disp/VGA_CONTROL/clk_out1
    SLICE_X9Y38          FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_replica_4/Q
                         net (fo=16, routed)          0.572     2.161    nolabel_line101/t7/FontRom/Wave_vertical4__0_0[0]_repN_4_alias
    RAMB18_X0Y21         RAMB18E1                                     r  nolabel_line101/t7/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.876     2.004    nolabel_line101/t7/FontRom/clk_out1
    RAMB18_X0Y21         RAMB18E1                                     r  nolabel_line101/t7/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.943    nolabel_line101/t7/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line101/on_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line101/on_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.592     1.475    nolabel_line101/clk_out1
    SLICE_X0Y59          FDRE                                         r  nolabel_line101/on_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line101/on_blue_reg[2]/Q
                         net (fo=1, routed)           0.173     1.789    nolabel_line101/t6/Q[2]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  nolabel_line101/t6/on_blue[2]_i_1/O
                         net (fo=2, routed)           0.000     1.834    nolabel_line101/on_blue[2]
    SLICE_X0Y59          FDRE                                         r  nolabel_line101/on_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.862     1.990    nolabel_line101/clk_out1
    SLICE_X0Y59          FDRE                                         r  nolabel_line101/on_blue_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.091     1.566    nolabel_line101/on_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 disp/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.553     1.436    disp/VGA_CONTROL/clk_out1
    SLICE_X33Y27         FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  disp/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=162, routed)         0.130     1.707    disp/VGA_CONTROL/VGA_RED_reg[3][2]
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  disp/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    disp/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X33Y27         FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.819     1.946    disp/VGA_CONTROL/clk_out1
    SLICE_X33Y27         FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    disp/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 disp/VGA_CONTROL/v_cntr_reg_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            disp/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.251ns (63.933%)  route 0.142ns (36.067%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.553     1.436    disp/VGA_CONTROL/clk_out1
    SLICE_X31Y27         FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  disp/VGA_CONTROL/v_cntr_reg_reg[9]_rep/Q
                         net (fo=96, routed)          0.142     1.719    disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__5_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.829 r  disp/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=4, routed)           0.000     1.829    disp/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X33Y27         FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.819     1.946    disp/VGA_CONTROL/clk_out1
    SLICE_X33Y27         FDRE                                         r  disp/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.102     1.551    disp/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 nolabel_line101/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line101/VGA_R_Text_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.680%)  route 0.463ns (71.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.593     1.476    nolabel_line101/t2/clk_out1
    SLICE_X0Y38          FDRE                                         r  nolabel_line101/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line101/t2/pixel_reg/Q
                         net (fo=2, routed)           0.463     2.080    nolabel_line101/t2/pixel_reg_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I1_O)        0.045     2.125 r  nolabel_line101/t2/VGA_R_Text[0]_i_1/O
                         net (fo=1, routed)           0.000     2.125    nolabel_line101/VGA_R_Text0
    SLICE_X0Y50          FDRE                                         r  nolabel_line101/VGA_R_Text_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_CLK_108M/clkout1_buf/O
                         net (fo=323, routed)         0.864     1.992    nolabel_line101/clk_out1
    SLICE_X0Y50          FDRE                                         r  nolabel_line101/VGA_R_Text_reg[0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.091     1.839    nolabel_line101/VGA_R_Text_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y26     nolabel_line101/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y26     nolabel_line101/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y10     nolabel_line101/t11/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y10     nolabel_line101/t11/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y14     nolabel_line101/t12/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      nolabel_line101/t14/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      nolabel_line101/t14/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      nolabel_line101/t16/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      nolabel_line101/t16/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      nolabel_line101/t18/FontRom/fontRow_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y24     disp/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y39      disp/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y39      disp/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y39     disp/VGA_CONTROL/h_cntr_reg_reg[2]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y39      disp/VGA_CONTROL/h_cntr_reg_reg[2]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y39      disp/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y39     disp/VGA_CONTROL/h_cntr_reg_reg[5]_rep__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y39     disp/VGA_CONTROL/h_cntr_reg_reg[6]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y25     disp/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y24     disp/VGA_CONTROL/v_cntr_reg_reg[0]_rep__0_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y53     disp/VGA_BLUE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y54     disp/VGA_BLUE_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y15     disp/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y6      disp/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y33     disp/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y44      disp/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y31     disp/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y46      disp/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y46      disp/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5_replica_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y34     disp/VGA_CONTROL/h_cntr_reg_reg[10]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



