HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_28 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/91||FIFO_INPUT_SAVE.v(960);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/960
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/92||FIFO_INPUT_SAVE.v(957);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/957
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/93||FIFO_INPUT_SAVE.v(933);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/933
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/94||FIFO_INPUT_SAVE.v(931);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/931
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/95||FIFO_INPUT_SAVE.v(926);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/926
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/96||FIFO_INPUT_SAVE.v(910);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/910
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1E1C0_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/97||FIFO_INPUT_SAVE.v(907);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/907
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_28 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/98||FIFO_INPUT_SAVE.v(903);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/903
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/99||FIFO_INPUT_SAVE.v(900);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/900
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/100||FIFO_INPUT_SAVE.v(897);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/897
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/101||FIFO_INPUT_SAVE.v(886);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/886
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/102||FIFO_INPUT_SAVE.v(884);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/884
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/103||FIFO_INPUT_SAVE.v(847);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/847
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/104||FIFO_INPUT_SAVE.v(845);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/845
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/105||FIFO_INPUT_SAVE.v(837);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/837
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/106||FIFO_INPUT_SAVE.v(831);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/831
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[8] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/107||FIFO_INPUT_SAVE.v(827);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/827
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/108||FIFO_INPUT_SAVE.v(822);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/822
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_85 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/109||FIFO_INPUT_SAVE.v(821);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/821
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/110||FIFO_INPUT_SAVE.v(813);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/813
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[10] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/111||FIFO_INPUT_SAVE.v(810);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/810
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_59 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/112||FIFO_INPUT_SAVE.v(809);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/809
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/113||FIFO_INPUT_SAVE.v(804);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/804
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_81 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/114||FIFO_INPUT_SAVE.v(789);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/789
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_81 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/115||FIFO_INPUT_SAVE.v(783);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/783
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/116||FIFO_INPUT_SAVE.v(771);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/771
Implementation;Synthesis|| CL168 ||@W:Removing instance BUFF_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/117||FIFO_INPUT_SAVE.v(764);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/764
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/118||FIFO_INPUT_SAVE.v(763);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/763
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_69 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/119||FIFO_INPUT_SAVE.v(760);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/760
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/120||FIFO_INPUT_SAVE.v(759);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/759
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/121||FIFO_INPUT_SAVE.v(747);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/747
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/122||FIFO_INPUT_SAVE.v(742);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/742
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/123||FIFO_INPUT_SAVE.v(738);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/738
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/124||FIFO_INPUT_SAVE.v(730);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/730
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/125||FIFO_INPUT_SAVE.v(727);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/727
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[7] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/126||FIFO_INPUT_SAVE.v(719);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/719
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[10] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/127||FIFO_INPUT_SAVE.v(717);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/717
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[5] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/128||FIFO_INPUT_SAVE.v(708);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/708
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/129||FIFO_INPUT_SAVE.v(705);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/705
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_40 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/130||FIFO_INPUT_SAVE.v(701);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/701
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/131||FIFO_INPUT_SAVE.v(700);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/700
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/132||FIFO_INPUT_SAVE.v(698);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/698
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/133||FIFO_INPUT_SAVE.v(696);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/696
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/134||FIFO_INPUT_SAVE.v(695);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/695
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/135||FIFO_INPUT_SAVE.v(694);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/694
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/136||FIFO_INPUT_SAVE.v(690);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/690
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/137||FIFO_INPUT_SAVE.v(688);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/688
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/138||FIFO_INPUT_SAVE.v(682);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/682
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[6] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/139||FIFO_INPUT_SAVE.v(679);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/679
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/140||FIFO_INPUT_SAVE.v(677);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/677
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/141||FIFO_INPUT_SAVE.v(673);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/673
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/142||FIFO_INPUT_SAVE.v(669);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/669
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_58 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/143||FIFO_INPUT_SAVE.v(660);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/660
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/144||FIFO_INPUT_SAVE.v(658);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/658
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/145||FIFO_INPUT_SAVE.v(648);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/648
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/146||FIFO_INPUT_SAVE.v(640);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/640
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/147||FIFO_INPUT_SAVE.v(634);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/634
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/148||FIFO_INPUT_SAVE.v(630);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/630
Implementation;Synthesis|| CL168 ||@W:Removing instance BUFF_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/149||FIFO_INPUT_SAVE.v(624);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/624
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/150||FIFO_INPUT_SAVE.v(619);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/619
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/151||FIFO_INPUT_SAVE.v(614);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/614
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/152||FIFO_INPUT_SAVE.v(607);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/607
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/153||FIFO_INPUT_SAVE.v(600);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/600
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_69 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/154||FIFO_INPUT_SAVE.v(596);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/596
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/155||FIFO_INPUT_SAVE.v(592);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/592
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_58 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/156||FIFO_INPUT_SAVE.v(583);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/583
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/157||FIFO_INPUT_SAVE.v(580);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/580
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_73 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/158||FIFO_INPUT_SAVE.v(579);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/579
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1E1C0_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/159||FIFO_INPUT_SAVE.v(577);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/577
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_87 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/160||FIFO_INPUT_SAVE.v(576);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/576
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[9] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/161||FIFO_INPUT_SAVE.v(572);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/572
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_76 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/162||FIFO_INPUT_SAVE.v(569);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/569
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_16 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/163||FIFO_INPUT_SAVE.v(567);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/567
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/164||FIFO_INPUT_SAVE.v(561);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/561
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/165||FIFO_INPUT_SAVE.v(559);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/559
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_48 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/166||FIFO_INPUT_SAVE.v(557);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/557
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_51 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/167||FIFO_INPUT_SAVE.v(551);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/551
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_28 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/168||FIFO_INPUT_SAVE.v(544);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/544
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/169||FIFO_INPUT_SAVE.v(538);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/538
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_79 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/170||FIFO_INPUT_SAVE.v(532);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/532
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/171||FIFO_INPUT_SAVE.v(523);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/523
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/172||FIFO_INPUT_SAVE.v(520);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/520
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[8] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/173||FIFO_INPUT_SAVE.v(518);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/518
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_59 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/174||FIFO_INPUT_SAVE.v(511);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/511
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/175||FIFO_INPUT_SAVE.v(510);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/510
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/176||FIFO_INPUT_SAVE.v(501);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/501
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/177||FIFO_INPUT_SAVE.v(496);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/496
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_77 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/178||FIFO_INPUT_SAVE.v(478);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/478
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/179||FIFO_INPUT_SAVE.v(476);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/476
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/180||FIFO_INPUT_SAVE.v(463);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/463
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/181||FIFO_INPUT_SAVE.v(459);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/459
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[11] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/182||FIFO_INPUT_SAVE.v(457);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/457
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/183||FIFO_INPUT_SAVE.v(448);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/448
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/184||FIFO_INPUT_SAVE.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/444
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/185||FIFO_INPUT_SAVE.v(435);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/435
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/186||FIFO_INPUT_SAVE.v(433);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/433
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/187||FIFO_INPUT_SAVE.v(431);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/431
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/188||FIFO_INPUT_SAVE.v(427);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/427
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_89 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/189||FIFO_INPUT_SAVE.v(425);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/425
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[11] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/190||FIFO_INPUT_SAVE.v(421);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/421
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/191||FIFO_INPUT_SAVE.v(414);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/414
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/192||FIFO_INPUT_SAVE.v(380);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/380
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/193||FIFO_INPUT_SAVE.v(378);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/378
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/194||FIFO_INPUT_SAVE.v(366);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/366
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/195||FIFO_INPUT_SAVE.v(334);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/334
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/196||FIFO_INPUT_SAVE.v(330);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/330
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/197||FIFO_INPUT_SAVE.v(326);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/326
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_64 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/198||FIFO_INPUT_SAVE.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/320
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/199||FIFO_INPUT_SAVE.v(319);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/319
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_86 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/200||FIFO_INPUT_SAVE.v(315);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/315
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/201||FIFO_INPUT_SAVE.v(312);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/312
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/202||FIFO_INPUT_SAVE.v(311);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/311
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/203||FIFO_INPUT_SAVE.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/304
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/204||FIFO_INPUT_SAVE.v(303);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/303
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/205||FIFO_INPUT_SAVE.v(283);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/283
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[7] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/206||FIFO_INPUT_SAVE.v(276);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/276
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/207||FIFO_INPUT_SAVE.v(274);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/274
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[5] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/208||FIFO_INPUT_SAVE.v(259);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/259
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_70 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/209||FIFO_INPUT_SAVE.v(257);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/257
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/210||FIFO_INPUT_SAVE.v(253);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/253
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/211||FIFO_INPUT_SAVE.v(252);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/252
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/212||FIFO_INPUT_SAVE.v(223);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/223
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/213||FIFO_INPUT_SAVE.v(219);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/219
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/214||FIFO_INPUT_SAVE.v(209);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/209
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/215||FIFO_INPUT_SAVE.v(201);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/201
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/216||FIFO_INPUT_SAVE.v(200);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/200
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[6] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/217||FIFO_INPUT_SAVE.v(198);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/198
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/218||FIFO_INPUT_SAVE.v(194);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/194
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/219||FIFO_INPUT_SAVE.v(188);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/188
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/220||FIFO_INPUT_SAVE.v(172);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/172
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/221||FIFO_INPUT_SAVE.v(170);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/170
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[9] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/222||FIFO_INPUT_SAVE.v(160);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/160
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/223||FIFO_INPUT_SAVE.v(156);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/156
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/224||FIFO_INPUT_SAVE.v(145);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/145
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/225||FIFO_INPUT_SAVE.v(144);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/144
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_TX_DV. Make sure that there are no unused intermediate registers.||top.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/232||spi_master.v(147);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\spi_master.v'/linenumber/147
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||top.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/263||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||top.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/264||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/266||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||top.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/267||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/280||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||top.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/292||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||top.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/293||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||top.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/294||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||top.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/295||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||top.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/296||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/326
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||top.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/297||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/293
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||top.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/298||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||top.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/299||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||top.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/300||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||top.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/301||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||top.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/302||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/159
Implementation;Synthesis|| CG471 ||@W:Ignoring enum current_command.command in sensitivity list.||top.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/321||mem_command.v(193);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/193
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port BAUD_VAL. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||top.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/322||mem_command.v(371);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/371
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port BAUD_VAL_FRACTION. The port definition is 3 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||top.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/323||mem_command.v(372);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/372
Implementation;Synthesis|| CG133 ||@W:Object current_command.prog_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/324||mem_command.v(89);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/89
Implementation;Synthesis|| CG133 ||@W:Object r_RX_Feature_Byte is declared but not assigned. Either assign a value or remove the declaration.||top.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/331||top.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/64
Implementation;Synthesis|| CG133 ||@W:Object w_fifo_send_data_out is declared but not assigned. Either assign a value or remove the declaration.||top.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/332||top.v(72);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/72
Implementation;Synthesis|| CG133 ||@W:Object w_fifo_send_empty is declared but not assigned. Either assign a value or remove the declaration.||top.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/333||top.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/73
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifo_SM_PROG[2:0]. Make sure that there are no unused intermediate registers.||top.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/334||top.v(166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/166
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_fifo_save_we. Make sure that there are no unused intermediate registers.||top.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/335||top.v(166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/166
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal r_Addr_Data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/336||top.v(166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/166
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal r_Master_CM_DV. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/337||top.v(166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/166
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal r_Command[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/338||top.v(166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/166
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal r_Mem_Power. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/339||top.v(155);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/155
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element r_Mem_Power. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/340||top.v(155);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/155
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to r_Command[7:0] assign 0, register removed by optimization||top.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/341||top.v(166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/166
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to r_Master_CM_DV assign 0, register removed by optimization||top.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/342||top.v(166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/166
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to r_Addr_Data[7:0] assign 0, register removed by optimization||top.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/343||top.v(166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/166
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/351||mem_command.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/352||mem_command.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/353||mem_command.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/354||mem_command.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/355||mem_command.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/356||mem_command.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/357||mem_command.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/358||mem_command.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/359||mem_command.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 12 to 4 of r_TX_Count[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/360||mem_command.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| CL249 ||@W:Initial value is not supported on state machine r_SM_UART_SEND||top.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/373||mem_command.v(101);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/101
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clk_div_10s|clk_out_inferred_clock which controls 240 sequential elements including MEM_COMMAND_CONTROLLER.FIFO_SAVE.\\DFN1C0_MEM_RADDR\[11\]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(486);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/486||fifo_input_save.v(968);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_input_save\fifo_input_save.v'/linenumber/968
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top|CLKA which controls 5 sequential elements including clk_div_1M.clk_count[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/487||clk_div.v(11);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\clk_div.v'/linenumber/11
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/564||rx_async.v(421);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v'/linenumber/421
Implementation;Synthesis|| MO160 ||@W:Register bit r_SM_COM[0] (in view view:work.mem_command_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/595||mem_command.v(244);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| MO160 ||@W:Register bit r_Master_TX_DV (in view view:work.mem_command_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/596||mem_command.v(244);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v'/linenumber/244
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[4] (in view view:work.UART_CORE_UART_CORE_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/619||tx_async.v(119);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\tx_async.v'/linenumber/119
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/631||rx_async.v(261);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/632||rx_async.v(261);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/633||rx_async.v(261);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO161 ||@W:Register bit r_CS_n (in view view:work.SPI_Master_With_Single_CS_3s_2s_5000s_1000s_0_1_2(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/635||spi_master_with_single_cs.v(103);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master_with_single_cs.v'/linenumber/103
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top|CLKA with period 10.00ns. Please declare a user-defined clock on object "p:CLKA"||top.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/732||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clk_div_10s|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clk_div_1M.clk_out"||top.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/733||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/749||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/751||null;null
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 41 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:top
