{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 01:47:02 2021 " "Info: Processing started: Sun Mar 21 01:47:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off computer -c computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off computer -c computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "osc_clock " "Info: Assuming node \"osc_clock\" is an undefined clock" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "osc_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "prog_clk " "Info: Assuming node \"prog_clk\" is an undefined clock" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "prog_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock " "Info: Detected ripple clock \"clock\" as buffer" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "osc_clock register ADD\[3\] register ZF 59.3 MHz 16.862 ns Internal " "Info: Clock \"osc_clock\" has Internal fmax of 59.3 MHz between source register \"ADD\[3\]\" and destination register \"ZF\" (period= 16.862 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.168 ns + Longest register register " "Info: + Longest register to register delay is 8.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADD\[3\] 1 REG LCFF_X21_Y5_N29 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N29; Fanout = 18; REG Node = 'ADD\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD[3] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.624 ns) 1.850 ns DATA_MEM~78 2 COMB LCCOMB_X20_Y4_N30 1 " "Info: 2: + IC(1.226 ns) + CELL(0.624 ns) = 1.850 ns; Loc. = LCCOMB_X20_Y4_N30; Fanout = 1; COMB Node = 'DATA_MEM~78'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { ADD[3] DATA_MEM~78 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.421 ns DATA_MEM~79 3 COMB LCCOMB_X20_Y4_N20 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 2.421 ns; Loc. = LCCOMB_X20_Y4_N20; Fanout = 1; COMB Node = 'DATA_MEM~79'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { DATA_MEM~78 DATA_MEM~79 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.370 ns) 3.478 ns DATA_MEM~80 4 COMB LCCOMB_X21_Y4_N28 1 " "Info: 4: + IC(0.687 ns) + CELL(0.370 ns) = 3.478 ns; Loc. = LCCOMB_X21_Y4_N28; Fanout = 1; COMB Node = 'DATA_MEM~80'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { DATA_MEM~79 DATA_MEM~80 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 4.049 ns DATA_MEM~83 5 COMB LCCOMB_X21_Y4_N14 4 " "Info: 5: + IC(0.365 ns) + CELL(0.206 ns) = 4.049 ns; Loc. = LCCOMB_X21_Y4_N14; Fanout = 4; COMB Node = 'DATA_MEM~83'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { DATA_MEM~80 DATA_MEM~83 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.319 ns) 5.439 ns ZF~43 6 COMB LCCOMB_X19_Y4_N26 1 " "Info: 6: + IC(1.071 ns) + CELL(0.319 ns) = 5.439 ns; Loc. = LCCOMB_X19_Y4_N26; Fanout = 1; COMB Node = 'ZF~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { DATA_MEM~83 ZF~43 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 6.004 ns ZF~44 7 COMB LCCOMB_X19_Y4_N20 1 " "Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 6.004 ns; Loc. = LCCOMB_X19_Y4_N20; Fanout = 1; COMB Node = 'ZF~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ZF~43 ZF~44 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.319 ns) 6.698 ns ZF~48 8 COMB LCCOMB_X19_Y4_N28 1 " "Info: 8: + IC(0.375 ns) + CELL(0.319 ns) = 6.698 ns; Loc. = LCCOMB_X19_Y4_N28; Fanout = 1; COMB Node = 'ZF~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { ZF~44 ZF~48 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 7.263 ns ZF~49 9 COMB LCCOMB_X19_Y4_N30 1 " "Info: 9: + IC(0.359 ns) + CELL(0.206 ns) = 7.263 ns; Loc. = LCCOMB_X19_Y4_N30; Fanout = 1; COMB Node = 'ZF~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ZF~48 ZF~49 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.206 ns) 8.060 ns ZF~51 10 COMB LCCOMB_X18_Y4_N2 1 " "Info: 10: + IC(0.591 ns) + CELL(0.206 ns) = 8.060 ns; Loc. = LCCOMB_X18_Y4_N2; Fanout = 1; COMB Node = 'ZF~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { ZF~49 ZF~51 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.168 ns ZF 11 REG LCFF_X18_Y4_N3 7 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 8.168 ns; Loc. = LCFF_X18_Y4_N3; Fanout = 7; REG Node = 'ZF'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ZF~51 ZF } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 33.91 % ) " "Info: Total cell delay = 2.770 ns ( 33.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.398 ns ( 66.09 % ) " "Info: Total interconnect delay = 5.398 ns ( 66.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.168 ns" { ADD[3] DATA_MEM~78 DATA_MEM~79 DATA_MEM~80 DATA_MEM~83 ZF~43 ZF~44 ZF~48 ZF~49 ZF~51 ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.168 ns" { ADD[3] {} DATA_MEM~78 {} DATA_MEM~79 {} DATA_MEM~80 {} DATA_MEM~83 {} ZF~43 {} ZF~44 {} ZF~48 {} ZF~49 {} ZF~51 {} ZF {} } { 0.000ns 1.226ns 0.365ns 0.687ns 0.365ns 1.071ns 0.359ns 0.375ns 0.359ns 0.591ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.370ns 0.206ns 0.319ns 0.206ns 0.319ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock destination 6.019 ns + Shortest register " "Info: + Shortest clock path from clock \"osc_clock\" to destination register is 6.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns osc_clock 1 CLK PIN_75 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_75; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.269 ns clock 2 REG LCFF_X27_Y4_N25 2 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.269 ns; Loc. = LCFF_X27_Y4_N25; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { osc_clock clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.000 ns) 4.514 ns clock~clkctrl 3 COMB CLKCTRL_G6 90 " "Info: 3: + IC(1.245 ns) + CELL(0.000 ns) = 4.514 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clock clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.019 ns ZF 4 REG LCFF_X18_Y4_N3 7 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.019 ns; Loc. = LCFF_X18_Y4_N3; Fanout = 7; REG Node = 'ZF'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clock~clkctrl ZF } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.601 ns ( 43.21 % ) " "Info: Total cell delay = 2.601 ns ( 43.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.418 ns ( 56.79 % ) " "Info: Total interconnect delay = 3.418 ns ( 56.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.019 ns" { osc_clock clock clock~clkctrl ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.019 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} ZF {} } { 0.000ns 0.000ns 1.334ns 1.245ns 0.839ns } { 0.000ns 0.965ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock source 6.018 ns - Longest register " "Info: - Longest clock path from clock \"osc_clock\" to source register is 6.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns osc_clock 1 CLK PIN_75 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_75; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.269 ns clock 2 REG LCFF_X27_Y4_N25 2 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.269 ns; Loc. = LCFF_X27_Y4_N25; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { osc_clock clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.000 ns) 4.514 ns clock~clkctrl 3 COMB CLKCTRL_G6 90 " "Info: 3: + IC(1.245 ns) + CELL(0.000 ns) = 4.514 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clock clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.018 ns ADD\[3\] 4 REG LCFF_X21_Y5_N29 18 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.018 ns; Loc. = LCFF_X21_Y5_N29; Fanout = 18; REG Node = 'ADD\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clock~clkctrl ADD[3] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.601 ns ( 43.22 % ) " "Info: Total cell delay = 2.601 ns ( 43.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.417 ns ( 56.78 % ) " "Info: Total interconnect delay = 3.417 ns ( 56.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { osc_clock clock clock~clkctrl ADD[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.018 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} ADD[3] {} } { 0.000ns 0.000ns 1.334ns 1.245ns 0.838ns } { 0.000ns 0.965ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.019 ns" { osc_clock clock clock~clkctrl ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.019 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} ZF {} } { 0.000ns 0.000ns 1.334ns 1.245ns 0.839ns } { 0.000ns 0.965ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { osc_clock clock clock~clkctrl ADD[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.018 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} ADD[3] {} } { 0.000ns 0.000ns 1.334ns 1.245ns 0.838ns } { 0.000ns 0.965ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 41 -1 0 } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.168 ns" { ADD[3] DATA_MEM~78 DATA_MEM~79 DATA_MEM~80 DATA_MEM~83 ZF~43 ZF~44 ZF~48 ZF~49 ZF~51 ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.168 ns" { ADD[3] {} DATA_MEM~78 {} DATA_MEM~79 {} DATA_MEM~80 {} DATA_MEM~83 {} ZF~43 {} ZF~44 {} ZF~48 {} ZF~49 {} ZF~51 {} ZF {} } { 0.000ns 1.226ns 0.365ns 0.687ns 0.365ns 1.071ns 0.359ns 0.375ns 0.359ns 0.591ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.370ns 0.206ns 0.319ns 0.206ns 0.319ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.019 ns" { osc_clock clock clock~clkctrl ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.019 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} ZF {} } { 0.000ns 0.000ns 1.334ns 1.245ns 0.839ns } { 0.000ns 0.965ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { osc_clock clock clock~clkctrl ADD[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.018 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} ADD[3] {} } { 0.000ns 0.000ns 1.334ns 1.245ns 0.838ns } { 0.000ns 0.965ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "prog_clk " "Info: No valid register-to-register data paths exist for clock \"prog_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DATA_MEM~24 prog_add\[0\] prog_clk 8.761 ns register " "Info: tsu for register \"DATA_MEM~24\" (data pin = \"prog_add\[0\]\", clock pin = \"prog_clk\") is 8.761 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.546 ns + Longest pin register " "Info: + Longest pin to register delay is 11.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns prog_add\[0\] 1 PIN PIN_64 16 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 16; PIN Node = 'prog_add\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { prog_add[0] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.873 ns) + CELL(0.499 ns) 7.316 ns DATA_MEM~109 2 COMB LCCOMB_X21_Y3_N12 12 " "Info: 2: + IC(5.873 ns) + CELL(0.499 ns) = 7.316 ns; Loc. = LCCOMB_X21_Y3_N12; Fanout = 12; COMB Node = 'DATA_MEM~109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { prog_add[0] DATA_MEM~109 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.375 ns) + CELL(0.855 ns) 11.546 ns DATA_MEM~24 3 REG LCFF_X19_Y4_N3 1 " "Info: 3: + IC(3.375 ns) + CELL(0.855 ns) = 11.546 ns; Loc. = LCFF_X19_Y4_N3; Fanout = 1; REG Node = 'DATA_MEM~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.230 ns" { DATA_MEM~109 DATA_MEM~24 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 19.90 % ) " "Info: Total cell delay = 2.298 ns ( 19.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.248 ns ( 80.10 % ) " "Info: Total interconnect delay = 9.248 ns ( 80.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.546 ns" { prog_add[0] DATA_MEM~109 DATA_MEM~24 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.546 ns" { prog_add[0] {} prog_add[0]~combout {} DATA_MEM~109 {} DATA_MEM~24 {} } { 0.000ns 0.000ns 5.873ns 3.375ns } { 0.000ns 0.944ns 0.499ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "prog_clk destination 2.745 ns - Shortest register " "Info: - Shortest clock path from clock \"prog_clk\" to destination register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns prog_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'prog_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { prog_clk } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns prog_clk~clkctrl 2 COMB CLKCTRL_G2 192 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 192; COMB Node = 'prog_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { prog_clk prog_clk~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.745 ns DATA_MEM~24 3 REG LCFF_X19_Y4_N3 1 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.745 ns; Loc. = LCFF_X19_Y4_N3; Fanout = 1; REG Node = 'DATA_MEM~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { prog_clk~clkctrl DATA_MEM~24 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.34 % ) " "Info: Total cell delay = 1.766 ns ( 64.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 35.66 % ) " "Info: Total interconnect delay = 0.979 ns ( 35.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { prog_clk prog_clk~clkctrl DATA_MEM~24 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { prog_clk {} prog_clk~combout {} prog_clk~clkctrl {} DATA_MEM~24 {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.546 ns" { prog_add[0] DATA_MEM~109 DATA_MEM~24 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.546 ns" { prog_add[0] {} prog_add[0]~combout {} DATA_MEM~109 {} DATA_MEM~24 {} } { 0.000ns 0.000ns 5.873ns 3.375ns } { 0.000ns 0.944ns 0.499ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { prog_clk prog_clk~clkctrl DATA_MEM~24 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { prog_clk {} prog_clk~combout {} prog_clk~clkctrl {} DATA_MEM~24 {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "osc_clock data_out\[1\] INS\[0\] 12.787 ns register " "Info: tco from clock \"osc_clock\" to destination pin \"data_out\[1\]\" through register \"INS\[0\]\" is 12.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock source 6.006 ns + Longest register " "Info: + Longest clock path from clock \"osc_clock\" to source register is 6.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns osc_clock 1 CLK PIN_75 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_75; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.269 ns clock 2 REG LCFF_X27_Y4_N25 2 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.269 ns; Loc. = LCFF_X27_Y4_N25; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { osc_clock clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.000 ns) 4.514 ns clock~clkctrl 3 COMB CLKCTRL_G6 90 " "Info: 3: + IC(1.245 ns) + CELL(0.000 ns) = 4.514 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clock clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 6.006 ns INS\[0\] 4 REG LCFF_X21_Y6_N25 32 " "Info: 4: + IC(0.826 ns) + CELL(0.666 ns) = 6.006 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 32; REG Node = 'INS\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clock~clkctrl INS[0] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.601 ns ( 43.31 % ) " "Info: Total cell delay = 2.601 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.405 ns ( 56.69 % ) " "Info: Total interconnect delay = 3.405 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.006 ns" { osc_clock clock clock~clkctrl INS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.006 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} INS[0] {} } { 0.000ns 0.000ns 1.334ns 1.245ns 0.826ns } { 0.000ns 0.965ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.477 ns + Longest register pin " "Info: + Longest register to pin delay is 6.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns INS\[0\] 1 REG LCFF_X21_Y6_N25 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 32; REG Node = 'INS\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INS[0] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.202 ns) 2.168 ns Equal1~0 2 COMB LCCOMB_X27_Y4_N22 4 " "Info: 2: + IC(1.966 ns) + CELL(0.202 ns) = 2.168 ns; Loc. = LCCOMB_X27_Y4_N22; Fanout = 4; COMB Node = 'Equal1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { INS[0] Equal1~0 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(3.115 ns) 6.477 ns data_out\[1\] 3 PIN PIN_74 0 " "Info: 3: + IC(1.194 ns) + CELL(3.115 ns) = 6.477 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'data_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { Equal1~0 data_out[1] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.317 ns ( 51.21 % ) " "Info: Total cell delay = 3.317 ns ( 51.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.160 ns ( 48.79 % ) " "Info: Total interconnect delay = 3.160 ns ( 48.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { INS[0] Equal1~0 data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { INS[0] {} Equal1~0 {} data_out[1] {} } { 0.000ns 1.966ns 1.194ns } { 0.000ns 0.202ns 3.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.006 ns" { osc_clock clock clock~clkctrl INS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.006 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} INS[0] {} } { 0.000ns 0.000ns 1.334ns 1.245ns 0.826ns } { 0.000ns 0.965ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { INS[0] Equal1~0 data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { INS[0] {} Equal1~0 {} data_out[1] {} } { 0.000ns 1.966ns 1.194ns } { 0.000ns 0.202ns 3.115ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PROG_MEM\[4\]\[6\] prog_in\[6\] prog_clk 0.028 ns register " "Info: th for register \"PROG_MEM\[4\]\[6\]\" (data pin = \"prog_in\[6\]\", clock pin = \"prog_clk\") is 0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "prog_clk destination 2.753 ns + Longest register " "Info: + Longest clock path from clock \"prog_clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns prog_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'prog_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { prog_clk } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns prog_clk~clkctrl 2 COMB CLKCTRL_G2 192 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 192; COMB Node = 'prog_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { prog_clk prog_clk~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.753 ns PROG_MEM\[4\]\[6\] 3 REG LCFF_X22_Y3_N5 1 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.753 ns; Loc. = LCFF_X22_Y3_N5; Fanout = 1; REG Node = 'PROG_MEM\[4\]\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { prog_clk~clkctrl PROG_MEM[4][6] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.15 % ) " "Info: Total cell delay = 1.766 ns ( 64.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.85 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { prog_clk prog_clk~clkctrl PROG_MEM[4][6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { prog_clk {} prog_clk~combout {} prog_clk~clkctrl {} PROG_MEM[4][6] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.031 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns prog_in\[6\] 1 PIN PIN_91 16 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 16; PIN Node = 'prog_in\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { prog_in[6] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.206 ns) 2.923 ns PROG_MEM\[4\]\[6\]~feeder 2 COMB LCCOMB_X22_Y3_N4 1 " "Info: 2: + IC(1.607 ns) + CELL(0.206 ns) = 2.923 ns; Loc. = LCCOMB_X22_Y3_N4; Fanout = 1; COMB Node = 'PROG_MEM\[4\]\[6\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { prog_in[6] PROG_MEM[4][6]~feeder } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.031 ns PROG_MEM\[4\]\[6\] 3 REG LCFF_X22_Y3_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.031 ns; Loc. = LCFF_X22_Y3_N5; Fanout = 1; REG Node = 'PROG_MEM\[4\]\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { PROG_MEM[4][6]~feeder PROG_MEM[4][6] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 46.98 % ) " "Info: Total cell delay = 1.424 ns ( 46.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.607 ns ( 53.02 % ) " "Info: Total interconnect delay = 1.607 ns ( 53.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { prog_in[6] PROG_MEM[4][6]~feeder PROG_MEM[4][6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { prog_in[6] {} prog_in[6]~combout {} PROG_MEM[4][6]~feeder {} PROG_MEM[4][6] {} } { 0.000ns 0.000ns 1.607ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { prog_clk prog_clk~clkctrl PROG_MEM[4][6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { prog_clk {} prog_clk~combout {} prog_clk~clkctrl {} PROG_MEM[4][6] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { prog_in[6] PROG_MEM[4][6]~feeder PROG_MEM[4][6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { prog_in[6] {} prog_in[6]~combout {} PROG_MEM[4][6]~feeder {} PROG_MEM[4][6] {} } { 0.000ns 0.000ns 1.607ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 01:47:02 2021 " "Info: Processing ended: Sun Mar 21 01:47:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
