/* C++ Assembler Interpreter
 * Copyright (C) 2016 Chair of Computer Architecture
 * at Technical University of Munich
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.*/

#include <cstdint>
#include <iostream>
#include <memory>
#include <string>

#include "gtest/gtest.h"

#include "arch/common/architecture-formula.hpp"
#include "arch/common/architecture.hpp"
#include "arch/common/register-node.hpp"
#include "arch/riscv/immediate-node-factory.hpp"
#include "arch/riscv/instruction-node-factory.hpp"
#include "tests/arch/riscv/base-fixture.hpp"

using namespace riscv;

struct RV64OnlyInstructionTest : public riscv::BaseFixture {
  std::string destId{"x1"}, srcId{"x2"}, src1Id{"x2"}, src2Id{"x3"};

  /**
   * Tests Register-Immediate instructions.
   */
  void testRV64OnlyInstructionRI(const std::string& instructionName,
                                 uint64_t op1,
                                 uint64_t op2,
                                 uint64_t expectedResult) {
    loadArchitecture({"rv32i", "rv64i"});
    auto& memoryAccess = getMemoryAccess();

    memoryAccess.putRegisterValue(srcId, riscv::convert<uint64_t>(op1));

    // Set up instruction
    auto instrFactory = factories;
    auto immediateFactory = ImmediateNodeFactory{};
    auto instr = instrFactory.createInstructionNode(instructionName);

    // Fill instruction with arguments
    ASSERT_TRUE(instr);
    ASSERT_FALSE(instr->validate(memoryAccess));
    instr->addChild(std::make_unique<RegisterNode>(destId));
    ASSERT_FALSE(instr->validate(memoryAccess));
    instr->addChild(std::make_unique<RegisterNode>(srcId));
    ASSERT_FALSE(instr->validate(memoryAccess));
    instr->addChild(
        immediateFactory.createImmediateNode(riscv::convert<uint64_t>(op2)));
    ASSERT_TRUE(instr->validate(memoryAccess));

    // Execute
    instr->getValue(memoryAccess);

    // Check result
    MemoryValue result = memoryAccess.getRegisterValue(destId).get();
    ASSERT_EQ(riscv::convert<uint64_t>(result), expectedResult);
  }

  /**
   * Tests Register-Register instructions.
   */
  void testRV64OnlyInstructionRR(const std::string& instructionName,
                                 uint64_t op1,
                                 uint64_t op2,
                                 uint64_t expectedResult) {
    loadArchitecture({"rv32i", "rv64i"});
    auto& memoryAccess = getMemoryAccess();

    memoryAccess.putRegisterValue(src1Id, riscv::convert<uint64_t>(op1));
    memoryAccess.putRegisterValue(src2Id, riscv::convert<uint64_t>(op2));

    // Set up instruction
    auto instrFactory = factories;
    auto immediateFactory = ImmediateNodeFactory{};
    auto instr = instrFactory.createInstructionNode(instructionName);

    // Fill instruction with arguments
    ASSERT_TRUE(instr);
    ASSERT_FALSE(instr->validate(memoryAccess));
    instr->addChild(std::make_unique<RegisterNode>(destId));
    ASSERT_FALSE(instr->validate(memoryAccess));
    instr->addChild(std::make_unique<RegisterNode>(src1Id));
    ASSERT_FALSE(instr->validate(memoryAccess));
    instr->addChild(std::make_unique<RegisterNode>(src2Id));
    ASSERT_TRUE(instr->validate(memoryAccess));

    // Execute
    instr->getValue(memoryAccess);

    // Check result
    MemoryValue result = memoryAccess.getRegisterValue(destId).get();
    ASSERT_EQ(riscv::convert<uint64_t>(result), expectedResult);
  }

  /**
   * Tests both Register-Immediate & Register-Register instructions.
   */
  void testRV64OnlyInstructions(const std::string& instructionNameRI,
                                const std::string& instructionNameRR,
                                uint64_t op1,
                                uint64_t op2,
                                uint64_t expectedResult) {
    testRV64OnlyInstructionRI(instructionNameRI, op1, op2, expectedResult);
    testRV64OnlyInstructionRR(instructionNameRR, op1, op2, expectedResult);
  }
};


TEST_F(RV64OnlyInstructionTest, Validation) {
  loadArchitecture({"rv32i", "rv64i"});
  auto& memoryAccess = getMemoryAccess();
  auto ri = {"addiw", "slliw", "srliw", "sraiw"};
  auto rr = {"addw", "subw", "sllw", "srlw", "sraw"};

  std::string registerId = "x1";// Not relevant
  auto instrFactory = factories;
  auto immediateFactory = ImmediateNodeFactory{};


  for (auto& name : ri) {
    // Check if register-immediate command does not allow register-register
    auto instr = instrFactory.createInstructionNode(name);
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    ASSERT_FALSE(instr->validate(memoryAccess));

    // Boundaries for 12 bit signed integers
    constexpr uint64_t boundary = 0x7FF;
    constexpr uint64_t overflow = boundary + 1;
    constexpr uint64_t negativeBoundary = -2048;
    constexpr uint64_t negativeOverflow = negativeBoundary - 1;

    instr = instrFactory.createInstructionNode(name);
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(immediateFactory.createImmediateNode(
        riscv::convert<uint64_t>(boundary)));
    ASSERT_TRUE(instr->validate(memoryAccess));

    instr = instrFactory.createInstructionNode(name);
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(immediateFactory.createImmediateNode(
        riscv::convert<uint64_t>(overflow)));
    ASSERT_FALSE(instr->validate(memoryAccess));

    instr = instrFactory.createInstructionNode(name);
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(immediateFactory.createImmediateNode(
        riscv::convert<int64_t>(negativeBoundary)));
    ASSERT_TRUE(instr->validate(memoryAccess));

    instr = instrFactory.createInstructionNode(name);
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(immediateFactory.createImmediateNode(
        riscv::convert<int64_t>(negativeOverflow)));
    ASSERT_FALSE(instr->validate(memoryAccess));
  }

  for (auto& name : rr) {
    // Check if register-register command does not allow register-immediate
    auto instr = instrFactory.createInstructionNode(name);
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(std::make_unique<RegisterNode>(registerId));
    instr->addChild(
        immediateFactory.createImmediateNode(riscv::convert<uint64_t>(0)));
    ASSERT_FALSE(instr->validate(memoryAccess));
  }
}

TEST_F(RV64OnlyInstructionTest, ADD) {
  std::string ri = "addiw";
  std::string rr = "addw";

  // What was 1+1 again?
  testRV64OnlyInstructions(ri, rr, 1, 1, 2);
  testRV64OnlyInstructions(ri, rr, 42, 1, 43);
  testRV64OnlyInstructions(ri, rr, 1, 42, 43);
  // Check if upper 32 bits are ignored
  testRV64OnlyInstructions(ri, rr, (uint64_t{1} << 32) + 1, 1, 2);
  // Check if overflow is ignored
  testRV64OnlyInstructions(ri, rr, UINT32_MAX, 1, 0);
  // Check if sign extension works
  testRV64OnlyInstructions(ri, rr, UINT32_MAX, 0, UINT64_MAX);
}

TEST_F(RV64OnlyInstructionTest, SUB) {
  std::string rr = "subw";

  // What was 1-1 again?
  testRV64OnlyInstructionRR(rr, 1, 1, 0);
  // Check if uppper 32 bits are ignored
  testRV64OnlyInstructionRR(rr, (uint64_t{1} << 32) + 1, 1, 0);
  // Check if overflow is ignored
  testRV64OnlyInstructionRR(rr, uint64_t{1} << 31, 1, INT32_MAX);
  // Check if sign extension works
  testRV64OnlyInstructionRR(rr, -1, 0, UINT64_MAX);
}

TEST_F(RV64OnlyInstructionTest, SLL) {
  std::string ri = "slliw";
  std::string rr = "sllw";

  // Nothing special
  testRV64OnlyInstructions(ri, rr, 1, 24, uint64_t{1} << 24);
  // Check if only lower 5 bits of shift amount are used
  // That means, that nothing will happen, if shift amount is
  // bigger than 31
  testRV64OnlyInstructions(ri, rr, 1, 32, 1);
  // Check if sign extension works
  testRV64OnlyInstructions(ri, rr, -1, 0, UINT64_MAX);
  testRV64OnlyInstructions(ri, rr, 1, 31, 0xFFFFFFFF80000000);
}

TEST_F(RV64OnlyInstructionTest, SRL) {
  std::string ri = "srliw";
  std::string rr = "srlw";

  // Nothing special
  testRV64OnlyInstructions(ri, rr, uint64_t{1} << 31, 31, 1);
  // Check if only lower 5 bits of shift amount are used
  // That means, that nothing will happen, if shift amount is
  // bigger than 31
  testRV64OnlyInstructions(ri, rr, 1, 32, 1);
  // Check if sign extension works
  testRV64OnlyInstructions(ri, rr, -1, 0, UINT64_MAX);
}

TEST_F(RV64OnlyInstructionTest, SRA) {
  std::string ri = "sraiw";
  std::string rr = "sraw";

  // Nothing special
  testRV64OnlyInstructions(ri, rr, 4, 2, 1);
  // Check if only lower 5 bits of shift amount are used
  // That means, that nothing will happen, if shift amount is
  // bigger than 31
  testRV64OnlyInstructions(ri, rr, 4, 32, 4);
  // Check if arithmetic shift/sign extension works
  testRV64OnlyInstructions(ri, rr, -4, 2, UINT64_MAX);// max because thats -1
}
