INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ipshared/a843/hdl/verilog/gen_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_control_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ipshared/a843/hdl/verilog/gen_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ipshared/a843/hdl/verilog/gen_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ipshared/a843/hdl/verilog/gen_mux_880014_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_mux_880014_32_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ipshared/a843/hdl/verilog/gen_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_regslice_both
INFO: [VRFC 10-311] analyzing module gen_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ipshared/a843/hdl/verilog/gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ip/fft_gen_0_0/sim/fft_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ipshared/0687/hdl/verilog/cyclicPrefixRemoval_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_control_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ipshared/0687/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ipshared/0687/hdl/verilog/cyclicPrefixRemoval_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_regslice_both
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ipshared/0687/hdl/verilog/cyclicPrefixRemoval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/ip/fft_cyclicPrefixRemoval_0_0/sim/fft_cyclicPrefixRemoval_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cyclicPrefixRemoval_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.gen/sources_1/bd/fft/sim/fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.srcs/sources_1/imports/hdl/fft_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_wrapper
ERROR: [VRFC 10-4982] syntax error near '+' [/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.srcs/sources_1/imports/hdl/fft_wrapper.v:48]
ERROR: [VRFC 10-2954] 'i' is not a genvar [/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.srcs/sources_1/imports/hdl/fft_wrapper.v:47]
ERROR: [VRFC 10-2951] 'i' is not a constant [/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.srcs/sources_1/imports/hdl/fft_wrapper.v:47]
ERROR: [VRFC 10-2969] 'j' is not a type [/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.srcs/sources_1/imports/hdl/fft_wrapper.v:48]
ERROR: [VRFC 10-8530] module 'fft_wrapper' is ignored due to previous errors [/home/sam-admin/git/Training/HLS_Vivado/fft/fft_rtl/fft_rtl.srcs/sources_1/imports/hdl/fft_wrapper.v:12]
