
IO_Tile_2_33

 (3 6)  (99 535)  (99 535)  IO control bit: IOUP_IE_1

 (12 8)  (106 536)  (106 536)  routing T_2_33.glb_netwk_3 <X> T_2_33.wire_io_cluster/io_1/inclk
 (12 9)  (106 537)  (106 537)  routing T_2_33.glb_netwk_3 <X> T_2_33.wire_io_cluster/io_1/inclk
 (15 9)  (109 537)  (109 537)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_3 wire_io_cluster/io_1/inclk
 (17 9)  (77 537)  (77 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (6 2)  (198 531)  (198 531)  routing T_4_33.span4_vert_3 <X> T_4_33.lc_trk_g0_3
 (7 2)  (199 531)  (199 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (200 531)  (200 531)  routing T_4_33.span4_vert_3 <X> T_4_33.lc_trk_g0_3
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (10 5)  (212 533)  (212 533)  routing T_4_33.lc_trk_g0_3 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (5 12)  (197 540)  (197 540)  routing T_4_33.span4_horz_r_5 <X> T_4_33.lc_trk_g1_5
 (7 12)  (199 540)  (199 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (200 541)  (200 541)  routing T_4_33.span4_horz_r_5 <X> T_4_33.lc_trk_g1_5


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (6 2)  (252 531)  (252 531)  routing T_5_33.span4_vert_11 <X> T_5_33.lc_trk_g0_3
 (7 2)  (253 531)  (253 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (254 531)  (254 531)  routing T_5_33.span4_vert_11 <X> T_5_33.lc_trk_g0_3
 (8 3)  (254 530)  (254 530)  routing T_5_33.span4_vert_11 <X> T_5_33.lc_trk_g0_3
 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (12 11)  (268 538)  (268 538)  routing T_5_33.lc_trk_g0_3 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (269 538)  (269 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0



IO_Tile_7_33

 (11 2)  (375 531)  (375 531)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_l_13
 (12 2)  (376 531)  (376 531)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_l_13


IO_Tile_13_33

 (11 7)  (687 534)  (687 534)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_vert_37
 (12 7)  (688 534)  (688 534)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_vert_37


LogicTile_1_32

 (14 1)  (32 513)  (32 513)  routing T_1_32.sp4_r_v_b_35 <X> T_1_32.lc_trk_g0_0
 (17 1)  (35 513)  (35 513)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (18 514)  (18 514)  routing T_1_32.glb_netwk_3 <X> T_1_32.wire_logic_cluster/lc_7/clk
 (2 2)  (20 514)  (20 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 515)  (18 515)  routing T_1_32.glb_netwk_3 <X> T_1_32.wire_logic_cluster/lc_7/clk
 (14 3)  (32 515)  (32 515)  routing T_1_32.sp4_h_r_4 <X> T_1_32.lc_trk_g0_4
 (15 3)  (33 515)  (33 515)  routing T_1_32.sp4_h_r_4 <X> T_1_32.lc_trk_g0_4
 (16 3)  (34 515)  (34 515)  routing T_1_32.sp4_h_r_4 <X> T_1_32.lc_trk_g0_4
 (17 3)  (35 515)  (35 515)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (1 4)  (19 516)  (19 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (39 516)  (39 516)  routing T_1_32.sp4_h_r_19 <X> T_1_32.lc_trk_g1_3
 (22 4)  (40 516)  (40 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (41 516)  (41 516)  routing T_1_32.sp4_h_r_19 <X> T_1_32.lc_trk_g1_3
 (24 4)  (42 516)  (42 516)  routing T_1_32.sp4_h_r_19 <X> T_1_32.lc_trk_g1_3
 (0 5)  (18 517)  (18 517)  routing T_1_32.lc_trk_g1_3 <X> T_1_32.wire_logic_cluster/lc_7/cen
 (1 5)  (19 517)  (19 517)  routing T_1_32.lc_trk_g1_3 <X> T_1_32.wire_logic_cluster/lc_7/cen
 (21 5)  (39 517)  (39 517)  routing T_1_32.sp4_h_r_19 <X> T_1_32.lc_trk_g1_3
 (22 5)  (40 517)  (40 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (43 517)  (43 517)  routing T_1_32.sp4_r_v_b_26 <X> T_1_32.lc_trk_g1_2
 (29 10)  (47 522)  (47 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (54 522)  (54 522)  LC_5 Logic Functioning bit
 (38 10)  (56 522)  (56 522)  LC_5 Logic Functioning bit
 (41 10)  (59 522)  (59 522)  LC_5 Logic Functioning bit
 (43 10)  (61 522)  (61 522)  LC_5 Logic Functioning bit
 (45 10)  (63 522)  (63 522)  LC_5 Logic Functioning bit
 (52 10)  (70 522)  (70 522)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (45 523)  (45 523)  routing T_1_32.lc_trk_g3_0 <X> T_1_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 523)  (46 523)  routing T_1_32.lc_trk_g3_0 <X> T_1_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 523)  (47 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (44 11)  (62 523)  (62 523)  LC_5 Logic Functioning bit
 (27 12)  (45 524)  (45 524)  routing T_1_32.lc_trk_g3_0 <X> T_1_32.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 524)  (46 524)  routing T_1_32.lc_trk_g3_0 <X> T_1_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 524)  (47 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 524)  (50 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 524)  (52 524)  routing T_1_32.lc_trk_g1_2 <X> T_1_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 524)  (54 524)  LC_6 Logic Functioning bit
 (38 12)  (56 524)  (56 524)  LC_6 Logic Functioning bit
 (45 12)  (63 524)  (63 524)  LC_6 Logic Functioning bit
 (47 12)  (65 524)  (65 524)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (70 524)  (70 524)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (16 13)  (34 525)  (34 525)  routing T_1_32.sp12_v_b_8 <X> T_1_32.lc_trk_g3_0
 (17 13)  (35 525)  (35 525)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (31 13)  (49 525)  (49 525)  routing T_1_32.lc_trk_g1_2 <X> T_1_32.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 525)  (54 525)  LC_6 Logic Functioning bit
 (38 13)  (56 525)  (56 525)  LC_6 Logic Functioning bit
 (44 13)  (62 525)  (62 525)  LC_6 Logic Functioning bit
 (1 14)  (19 526)  (19 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (19 527)  (19 527)  routing T_1_32.lc_trk_g0_4 <X> T_1_32.wire_logic_cluster/lc_7/s_r


LogicTile_2_32

 (27 0)  (99 512)  (99 512)  routing T_2_32.lc_trk_g1_0 <X> T_2_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 512)  (101 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 512)  (103 512)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 512)  (104 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 512)  (106 512)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 512)  (107 512)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.input_2_0
 (36 0)  (108 512)  (108 512)  LC_0 Logic Functioning bit
 (43 0)  (115 512)  (115 512)  LC_0 Logic Functioning bit
 (45 0)  (117 512)  (117 512)  LC_0 Logic Functioning bit
 (47 0)  (119 512)  (119 512)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (124 512)  (124 512)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (98 513)  (98 513)  routing T_2_32.lc_trk_g1_3 <X> T_2_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 513)  (99 513)  routing T_2_32.lc_trk_g1_3 <X> T_2_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 513)  (101 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 513)  (103 513)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 513)  (104 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (106 513)  (106 513)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.input_2_0
 (35 1)  (107 513)  (107 513)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.input_2_0
 (36 1)  (108 513)  (108 513)  LC_0 Logic Functioning bit
 (40 1)  (112 513)  (112 513)  LC_0 Logic Functioning bit
 (42 1)  (114 513)  (114 513)  LC_0 Logic Functioning bit
 (43 1)  (115 513)  (115 513)  LC_0 Logic Functioning bit
 (0 2)  (72 514)  (72 514)  routing T_2_32.glb_netwk_3 <X> T_2_32.wire_logic_cluster/lc_7/clk
 (2 2)  (74 514)  (74 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 515)  (72 515)  routing T_2_32.glb_netwk_3 <X> T_2_32.wire_logic_cluster/lc_7/clk
 (1 3)  (73 515)  (73 515)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (0 4)  (72 516)  (72 516)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_7/cen
 (1 4)  (73 516)  (73 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (86 516)  (86 516)  routing T_2_32.sp4_h_l_5 <X> T_2_32.lc_trk_g1_0
 (22 4)  (94 516)  (94 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (95 516)  (95 516)  routing T_2_32.sp4_h_r_3 <X> T_2_32.lc_trk_g1_3
 (24 4)  (96 516)  (96 516)  routing T_2_32.sp4_h_r_3 <X> T_2_32.lc_trk_g1_3
 (1 5)  (73 517)  (73 517)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_7/cen
 (14 5)  (86 517)  (86 517)  routing T_2_32.sp4_h_l_5 <X> T_2_32.lc_trk_g1_0
 (15 5)  (87 517)  (87 517)  routing T_2_32.sp4_h_l_5 <X> T_2_32.lc_trk_g1_0
 (16 5)  (88 517)  (88 517)  routing T_2_32.sp4_h_l_5 <X> T_2_32.lc_trk_g1_0
 (17 5)  (89 517)  (89 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (93 517)  (93 517)  routing T_2_32.sp4_h_r_3 <X> T_2_32.lc_trk_g1_3
 (22 6)  (94 518)  (94 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (97 518)  (97 518)  routing T_2_32.lft_op_6 <X> T_2_32.lc_trk_g1_6
 (21 7)  (93 519)  (93 519)  routing T_2_32.sp4_r_v_b_31 <X> T_2_32.lc_trk_g1_7
 (22 7)  (94 519)  (94 519)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (96 519)  (96 519)  routing T_2_32.lft_op_6 <X> T_2_32.lc_trk_g1_6
 (25 8)  (97 520)  (97 520)  routing T_2_32.sp4_h_r_34 <X> T_2_32.lc_trk_g2_2
 (22 9)  (94 521)  (94 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (95 521)  (95 521)  routing T_2_32.sp4_h_r_34 <X> T_2_32.lc_trk_g2_2
 (24 9)  (96 521)  (96 521)  routing T_2_32.sp4_h_r_34 <X> T_2_32.lc_trk_g2_2


LogicTile_3_32

 (26 0)  (152 512)  (152 512)  routing T_3_32.lc_trk_g1_7 <X> T_3_32.wire_logic_cluster/lc_0/in_0
 (31 0)  (157 512)  (157 512)  routing T_3_32.lc_trk_g0_5 <X> T_3_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 512)  (158 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (162 512)  (162 512)  LC_0 Logic Functioning bit
 (38 0)  (164 512)  (164 512)  LC_0 Logic Functioning bit
 (45 0)  (171 512)  (171 512)  LC_0 Logic Functioning bit
 (52 0)  (178 512)  (178 512)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (179 512)  (179 512)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (152 513)  (152 513)  routing T_3_32.lc_trk_g1_7 <X> T_3_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 513)  (153 513)  routing T_3_32.lc_trk_g1_7 <X> T_3_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 513)  (155 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (163 513)  (163 513)  LC_0 Logic Functioning bit
 (39 1)  (165 513)  (165 513)  LC_0 Logic Functioning bit
 (44 1)  (170 513)  (170 513)  LC_0 Logic Functioning bit
 (0 2)  (126 514)  (126 514)  routing T_3_32.glb_netwk_3 <X> T_3_32.wire_logic_cluster/lc_7/clk
 (2 2)  (128 514)  (128 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (142 514)  (142 514)  routing T_3_32.sp4_v_b_13 <X> T_3_32.lc_trk_g0_5
 (17 2)  (143 514)  (143 514)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (144 514)  (144 514)  routing T_3_32.sp4_v_b_13 <X> T_3_32.lc_trk_g0_5
 (0 3)  (126 515)  (126 515)  routing T_3_32.glb_netwk_3 <X> T_3_32.wire_logic_cluster/lc_7/clk
 (14 3)  (140 515)  (140 515)  routing T_3_32.sp12_h_r_20 <X> T_3_32.lc_trk_g0_4
 (16 3)  (142 515)  (142 515)  routing T_3_32.sp12_h_r_20 <X> T_3_32.lc_trk_g0_4
 (17 3)  (143 515)  (143 515)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (144 515)  (144 515)  routing T_3_32.sp4_v_b_13 <X> T_3_32.lc_trk_g0_5
 (22 6)  (148 518)  (148 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (1 14)  (127 526)  (127 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (127 527)  (127 527)  routing T_3_32.lc_trk_g0_4 <X> T_3_32.wire_logic_cluster/lc_7/s_r


LogicTile_4_32

 (27 0)  (207 512)  (207 512)  routing T_4_32.lc_trk_g3_0 <X> T_4_32.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 512)  (208 512)  routing T_4_32.lc_trk_g3_0 <X> T_4_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 512)  (209 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 512)  (212 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 512)  (216 512)  LC_0 Logic Functioning bit
 (39 0)  (219 512)  (219 512)  LC_0 Logic Functioning bit
 (41 0)  (221 512)  (221 512)  LC_0 Logic Functioning bit
 (42 0)  (222 512)  (222 512)  LC_0 Logic Functioning bit
 (44 0)  (224 512)  (224 512)  LC_0 Logic Functioning bit
 (45 0)  (225 512)  (225 512)  LC_0 Logic Functioning bit
 (46 0)  (226 512)  (226 512)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (216 513)  (216 513)  LC_0 Logic Functioning bit
 (39 1)  (219 513)  (219 513)  LC_0 Logic Functioning bit
 (41 1)  (221 513)  (221 513)  LC_0 Logic Functioning bit
 (42 1)  (222 513)  (222 513)  LC_0 Logic Functioning bit
 (50 1)  (230 513)  (230 513)  Carry_In_Mux bit 

 (0 2)  (180 514)  (180 514)  routing T_4_32.glb_netwk_3 <X> T_4_32.wire_logic_cluster/lc_7/clk
 (2 2)  (182 514)  (182 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (207 514)  (207 514)  routing T_4_32.lc_trk_g3_1 <X> T_4_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 514)  (208 514)  routing T_4_32.lc_trk_g3_1 <X> T_4_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 514)  (209 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 514)  (212 514)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 514)  (216 514)  LC_1 Logic Functioning bit
 (39 2)  (219 514)  (219 514)  LC_1 Logic Functioning bit
 (41 2)  (221 514)  (221 514)  LC_1 Logic Functioning bit
 (42 2)  (222 514)  (222 514)  LC_1 Logic Functioning bit
 (44 2)  (224 514)  (224 514)  LC_1 Logic Functioning bit
 (45 2)  (225 514)  (225 514)  LC_1 Logic Functioning bit
 (0 3)  (180 515)  (180 515)  routing T_4_32.glb_netwk_3 <X> T_4_32.wire_logic_cluster/lc_7/clk
 (36 3)  (216 515)  (216 515)  LC_1 Logic Functioning bit
 (39 3)  (219 515)  (219 515)  LC_1 Logic Functioning bit
 (41 3)  (221 515)  (221 515)  LC_1 Logic Functioning bit
 (42 3)  (222 515)  (222 515)  LC_1 Logic Functioning bit
 (0 4)  (180 516)  (180 516)  routing T_4_32.lc_trk_g2_2 <X> T_4_32.wire_logic_cluster/lc_7/cen
 (1 4)  (181 516)  (181 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (201 516)  (201 516)  routing T_4_32.wire_logic_cluster/lc_3/out <X> T_4_32.lc_trk_g1_3
 (22 4)  (202 516)  (202 516)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (205 516)  (205 516)  routing T_4_32.wire_logic_cluster/lc_2/out <X> T_4_32.lc_trk_g1_2
 (27 4)  (207 516)  (207 516)  routing T_4_32.lc_trk_g1_2 <X> T_4_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 516)  (209 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 516)  (212 516)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 516)  (216 516)  LC_2 Logic Functioning bit
 (39 4)  (219 516)  (219 516)  LC_2 Logic Functioning bit
 (41 4)  (221 516)  (221 516)  LC_2 Logic Functioning bit
 (42 4)  (222 516)  (222 516)  LC_2 Logic Functioning bit
 (44 4)  (224 516)  (224 516)  LC_2 Logic Functioning bit
 (45 4)  (225 516)  (225 516)  LC_2 Logic Functioning bit
 (46 4)  (226 516)  (226 516)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (181 517)  (181 517)  routing T_4_32.lc_trk_g2_2 <X> T_4_32.wire_logic_cluster/lc_7/cen
 (22 5)  (202 517)  (202 517)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (210 517)  (210 517)  routing T_4_32.lc_trk_g1_2 <X> T_4_32.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 517)  (216 517)  LC_2 Logic Functioning bit
 (39 5)  (219 517)  (219 517)  LC_2 Logic Functioning bit
 (41 5)  (221 517)  (221 517)  LC_2 Logic Functioning bit
 (42 5)  (222 517)  (222 517)  LC_2 Logic Functioning bit
 (14 6)  (194 518)  (194 518)  routing T_4_32.sp4_h_l_1 <X> T_4_32.lc_trk_g1_4
 (15 6)  (195 518)  (195 518)  routing T_4_32.sp4_h_r_5 <X> T_4_32.lc_trk_g1_5
 (16 6)  (196 518)  (196 518)  routing T_4_32.sp4_h_r_5 <X> T_4_32.lc_trk_g1_5
 (17 6)  (197 518)  (197 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (201 518)  (201 518)  routing T_4_32.wire_logic_cluster/lc_7/out <X> T_4_32.lc_trk_g1_7
 (22 6)  (202 518)  (202 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (207 518)  (207 518)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 518)  (209 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 518)  (212 518)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 518)  (216 518)  LC_3 Logic Functioning bit
 (39 6)  (219 518)  (219 518)  LC_3 Logic Functioning bit
 (41 6)  (221 518)  (221 518)  LC_3 Logic Functioning bit
 (42 6)  (222 518)  (222 518)  LC_3 Logic Functioning bit
 (44 6)  (224 518)  (224 518)  LC_3 Logic Functioning bit
 (45 6)  (225 518)  (225 518)  LC_3 Logic Functioning bit
 (46 6)  (226 518)  (226 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (195 519)  (195 519)  routing T_4_32.sp4_h_l_1 <X> T_4_32.lc_trk_g1_4
 (16 7)  (196 519)  (196 519)  routing T_4_32.sp4_h_l_1 <X> T_4_32.lc_trk_g1_4
 (17 7)  (197 519)  (197 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (198 519)  (198 519)  routing T_4_32.sp4_h_r_5 <X> T_4_32.lc_trk_g1_5
 (30 7)  (210 519)  (210 519)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 519)  (216 519)  LC_3 Logic Functioning bit
 (39 7)  (219 519)  (219 519)  LC_3 Logic Functioning bit
 (41 7)  (221 519)  (221 519)  LC_3 Logic Functioning bit
 (42 7)  (222 519)  (222 519)  LC_3 Logic Functioning bit
 (27 8)  (207 520)  (207 520)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 520)  (208 520)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 520)  (209 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 520)  (210 520)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 520)  (212 520)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (216 520)  (216 520)  LC_4 Logic Functioning bit
 (39 8)  (219 520)  (219 520)  LC_4 Logic Functioning bit
 (41 8)  (221 520)  (221 520)  LC_4 Logic Functioning bit
 (42 8)  (222 520)  (222 520)  LC_4 Logic Functioning bit
 (44 8)  (224 520)  (224 520)  LC_4 Logic Functioning bit
 (45 8)  (225 520)  (225 520)  LC_4 Logic Functioning bit
 (22 9)  (202 521)  (202 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (203 521)  (203 521)  routing T_4_32.sp4_h_l_15 <X> T_4_32.lc_trk_g2_2
 (24 9)  (204 521)  (204 521)  routing T_4_32.sp4_h_l_15 <X> T_4_32.lc_trk_g2_2
 (25 9)  (205 521)  (205 521)  routing T_4_32.sp4_h_l_15 <X> T_4_32.lc_trk_g2_2
 (36 9)  (216 521)  (216 521)  LC_4 Logic Functioning bit
 (39 9)  (219 521)  (219 521)  LC_4 Logic Functioning bit
 (41 9)  (221 521)  (221 521)  LC_4 Logic Functioning bit
 (42 9)  (222 521)  (222 521)  LC_4 Logic Functioning bit
 (5 10)  (185 522)  (185 522)  routing T_4_32.sp4_h_r_3 <X> T_4_32.sp4_h_l_43
 (27 10)  (207 522)  (207 522)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 522)  (208 522)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 522)  (209 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 522)  (210 522)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 522)  (212 522)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 522)  (216 522)  LC_5 Logic Functioning bit
 (39 10)  (219 522)  (219 522)  LC_5 Logic Functioning bit
 (41 10)  (221 522)  (221 522)  LC_5 Logic Functioning bit
 (42 10)  (222 522)  (222 522)  LC_5 Logic Functioning bit
 (44 10)  (224 522)  (224 522)  LC_5 Logic Functioning bit
 (45 10)  (225 522)  (225 522)  LC_5 Logic Functioning bit
 (47 10)  (227 522)  (227 522)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (231 522)  (231 522)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (184 523)  (184 523)  routing T_4_32.sp4_h_r_3 <X> T_4_32.sp4_h_l_43
 (36 11)  (216 523)  (216 523)  LC_5 Logic Functioning bit
 (39 11)  (219 523)  (219 523)  LC_5 Logic Functioning bit
 (41 11)  (221 523)  (221 523)  LC_5 Logic Functioning bit
 (42 11)  (222 523)  (222 523)  LC_5 Logic Functioning bit
 (51 11)  (231 523)  (231 523)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (185 524)  (185 524)  routing T_4_32.sp4_v_b_3 <X> T_4_32.sp4_h_r_9
 (14 12)  (194 524)  (194 524)  routing T_4_32.wire_logic_cluster/lc_0/out <X> T_4_32.lc_trk_g3_0
 (17 12)  (197 524)  (197 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 524)  (198 524)  routing T_4_32.wire_logic_cluster/lc_1/out <X> T_4_32.lc_trk_g3_1
 (27 12)  (207 524)  (207 524)  routing T_4_32.lc_trk_g1_4 <X> T_4_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 524)  (209 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 524)  (210 524)  routing T_4_32.lc_trk_g1_4 <X> T_4_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 524)  (212 524)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (216 524)  (216 524)  LC_6 Logic Functioning bit
 (39 12)  (219 524)  (219 524)  LC_6 Logic Functioning bit
 (41 12)  (221 524)  (221 524)  LC_6 Logic Functioning bit
 (42 12)  (222 524)  (222 524)  LC_6 Logic Functioning bit
 (44 12)  (224 524)  (224 524)  LC_6 Logic Functioning bit
 (45 12)  (225 524)  (225 524)  LC_6 Logic Functioning bit
 (4 13)  (184 525)  (184 525)  routing T_4_32.sp4_v_b_3 <X> T_4_32.sp4_h_r_9
 (6 13)  (186 525)  (186 525)  routing T_4_32.sp4_v_b_3 <X> T_4_32.sp4_h_r_9
 (17 13)  (197 525)  (197 525)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (36 13)  (216 525)  (216 525)  LC_6 Logic Functioning bit
 (39 13)  (219 525)  (219 525)  LC_6 Logic Functioning bit
 (41 13)  (221 525)  (221 525)  LC_6 Logic Functioning bit
 (42 13)  (222 525)  (222 525)  LC_6 Logic Functioning bit
 (46 13)  (226 525)  (226 525)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (181 526)  (181 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (188 526)  (188 526)  routing T_4_32.sp4_h_r_10 <X> T_4_32.sp4_h_l_47
 (14 14)  (194 526)  (194 526)  routing T_4_32.wire_logic_cluster/lc_4/out <X> T_4_32.lc_trk_g3_4
 (17 14)  (197 526)  (197 526)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 526)  (198 526)  routing T_4_32.wire_logic_cluster/lc_5/out <X> T_4_32.lc_trk_g3_5
 (27 14)  (207 526)  (207 526)  routing T_4_32.lc_trk_g1_7 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 526)  (209 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 526)  (210 526)  routing T_4_32.lc_trk_g1_7 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 526)  (212 526)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (216 526)  (216 526)  LC_7 Logic Functioning bit
 (39 14)  (219 526)  (219 526)  LC_7 Logic Functioning bit
 (41 14)  (221 526)  (221 526)  LC_7 Logic Functioning bit
 (42 14)  (222 526)  (222 526)  LC_7 Logic Functioning bit
 (45 14)  (225 526)  (225 526)  LC_7 Logic Functioning bit
 (47 14)  (227 526)  (227 526)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (231 526)  (231 526)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (180 527)  (180 527)  routing T_4_32.lc_trk_g1_5 <X> T_4_32.wire_logic_cluster/lc_7/s_r
 (1 15)  (181 527)  (181 527)  routing T_4_32.lc_trk_g1_5 <X> T_4_32.wire_logic_cluster/lc_7/s_r
 (17 15)  (197 527)  (197 527)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (210 527)  (210 527)  routing T_4_32.lc_trk_g1_7 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (36 15)  (216 527)  (216 527)  LC_7 Logic Functioning bit
 (39 15)  (219 527)  (219 527)  LC_7 Logic Functioning bit
 (41 15)  (221 527)  (221 527)  LC_7 Logic Functioning bit
 (42 15)  (222 527)  (222 527)  LC_7 Logic Functioning bit
 (51 15)  (231 527)  (231 527)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_32

 (17 0)  (251 512)  (251 512)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 512)  (252 512)  routing T_5_32.wire_logic_cluster/lc_1/out <X> T_5_32.lc_trk_g0_1
 (26 0)  (260 512)  (260 512)  routing T_5_32.lc_trk_g2_4 <X> T_5_32.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 512)  (261 512)  routing T_5_32.lc_trk_g3_0 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 512)  (262 512)  routing T_5_32.lc_trk_g3_0 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 512)  (263 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 512)  (265 512)  routing T_5_32.lc_trk_g2_5 <X> T_5_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 512)  (266 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 512)  (267 512)  routing T_5_32.lc_trk_g2_5 <X> T_5_32.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 512)  (269 512)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.input_2_0
 (39 0)  (273 512)  (273 512)  LC_0 Logic Functioning bit
 (46 0)  (280 512)  (280 512)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (262 513)  (262 513)  routing T_5_32.lc_trk_g2_4 <X> T_5_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 513)  (263 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 513)  (266 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (267 513)  (267 513)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.input_2_0
 (35 1)  (269 513)  (269 513)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.input_2_0
 (36 1)  (270 513)  (270 513)  LC_0 Logic Functioning bit
 (38 1)  (272 513)  (272 513)  LC_0 Logic Functioning bit
 (43 1)  (277 513)  (277 513)  LC_0 Logic Functioning bit
 (0 2)  (234 514)  (234 514)  routing T_5_32.glb_netwk_3 <X> T_5_32.wire_logic_cluster/lc_7/clk
 (2 2)  (236 514)  (236 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 514)  (248 514)  routing T_5_32.lft_op_4 <X> T_5_32.lc_trk_g0_4
 (26 2)  (260 514)  (260 514)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_1/in_0
 (28 2)  (262 514)  (262 514)  routing T_5_32.lc_trk_g2_4 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 514)  (263 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 514)  (264 514)  routing T_5_32.lc_trk_g2_4 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 514)  (266 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 514)  (267 514)  routing T_5_32.lc_trk_g2_0 <X> T_5_32.wire_logic_cluster/lc_1/in_3
 (42 2)  (276 514)  (276 514)  LC_1 Logic Functioning bit
 (43 2)  (277 514)  (277 514)  LC_1 Logic Functioning bit
 (45 2)  (279 514)  (279 514)  LC_1 Logic Functioning bit
 (47 2)  (281 514)  (281 514)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (285 514)  (285 514)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (234 515)  (234 515)  routing T_5_32.glb_netwk_3 <X> T_5_32.wire_logic_cluster/lc_7/clk
 (3 3)  (237 515)  (237 515)  routing T_5_32.sp12_v_b_0 <X> T_5_32.sp12_h_l_23
 (15 3)  (249 515)  (249 515)  routing T_5_32.lft_op_4 <X> T_5_32.lc_trk_g0_4
 (17 3)  (251 515)  (251 515)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (260 515)  (260 515)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 515)  (261 515)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 515)  (263 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (266 515)  (266 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (271 515)  (271 515)  LC_1 Logic Functioning bit
 (39 3)  (273 515)  (273 515)  LC_1 Logic Functioning bit
 (42 3)  (276 515)  (276 515)  LC_1 Logic Functioning bit
 (43 3)  (277 515)  (277 515)  LC_1 Logic Functioning bit
 (53 3)  (287 515)  (287 515)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (249 516)  (249 516)  routing T_5_32.lft_op_1 <X> T_5_32.lc_trk_g1_1
 (17 4)  (251 516)  (251 516)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (252 516)  (252 516)  routing T_5_32.lft_op_1 <X> T_5_32.lc_trk_g1_1
 (26 4)  (260 516)  (260 516)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 516)  (261 516)  routing T_5_32.lc_trk_g3_4 <X> T_5_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 516)  (262 516)  routing T_5_32.lc_trk_g3_4 <X> T_5_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 516)  (263 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 516)  (264 516)  routing T_5_32.lc_trk_g3_4 <X> T_5_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 516)  (266 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 516)  (267 516)  routing T_5_32.lc_trk_g2_3 <X> T_5_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 516)  (270 516)  LC_2 Logic Functioning bit
 (37 4)  (271 516)  (271 516)  LC_2 Logic Functioning bit
 (38 4)  (272 516)  (272 516)  LC_2 Logic Functioning bit
 (39 4)  (273 516)  (273 516)  LC_2 Logic Functioning bit
 (40 4)  (274 516)  (274 516)  LC_2 Logic Functioning bit
 (42 4)  (276 516)  (276 516)  LC_2 Logic Functioning bit
 (26 5)  (260 517)  (260 517)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 517)  (261 517)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 517)  (262 517)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 517)  (263 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 517)  (265 517)  routing T_5_32.lc_trk_g2_3 <X> T_5_32.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 517)  (271 517)  LC_2 Logic Functioning bit
 (39 5)  (273 517)  (273 517)  LC_2 Logic Functioning bit
 (12 6)  (246 518)  (246 518)  routing T_5_32.sp4_h_r_2 <X> T_5_32.sp4_h_l_40
 (22 6)  (256 518)  (256 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (259 518)  (259 518)  routing T_5_32.wire_logic_cluster/lc_6/out <X> T_5_32.lc_trk_g1_6
 (29 6)  (263 518)  (263 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 518)  (264 518)  routing T_5_32.lc_trk_g0_4 <X> T_5_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 518)  (266 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 518)  (268 518)  routing T_5_32.lc_trk_g1_1 <X> T_5_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 518)  (270 518)  LC_3 Logic Functioning bit
 (38 6)  (272 518)  (272 518)  LC_3 Logic Functioning bit
 (13 7)  (247 519)  (247 519)  routing T_5_32.sp4_h_r_2 <X> T_5_32.sp4_h_l_40
 (21 7)  (255 519)  (255 519)  routing T_5_32.sp4_r_v_b_31 <X> T_5_32.lc_trk_g1_7
 (22 7)  (256 519)  (256 519)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (36 7)  (270 519)  (270 519)  LC_3 Logic Functioning bit
 (38 7)  (272 519)  (272 519)  LC_3 Logic Functioning bit
 (14 8)  (248 520)  (248 520)  routing T_5_32.sp4_v_b_24 <X> T_5_32.lc_trk_g2_0
 (15 8)  (249 520)  (249 520)  routing T_5_32.rgt_op_1 <X> T_5_32.lc_trk_g2_1
 (17 8)  (251 520)  (251 520)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 520)  (252 520)  routing T_5_32.rgt_op_1 <X> T_5_32.lc_trk_g2_1
 (21 8)  (255 520)  (255 520)  routing T_5_32.rgt_op_3 <X> T_5_32.lc_trk_g2_3
 (22 8)  (256 520)  (256 520)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (258 520)  (258 520)  routing T_5_32.rgt_op_3 <X> T_5_32.lc_trk_g2_3
 (25 8)  (259 520)  (259 520)  routing T_5_32.bnl_op_2 <X> T_5_32.lc_trk_g2_2
 (26 8)  (260 520)  (260 520)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 520)  (261 520)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 520)  (263 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 520)  (264 520)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 520)  (265 520)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 520)  (266 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 520)  (267 520)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 520)  (268 520)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 520)  (269 520)  routing T_5_32.lc_trk_g2_4 <X> T_5_32.input_2_4
 (38 8)  (272 520)  (272 520)  LC_4 Logic Functioning bit
 (39 8)  (273 520)  (273 520)  LC_4 Logic Functioning bit
 (40 8)  (274 520)  (274 520)  LC_4 Logic Functioning bit
 (41 8)  (275 520)  (275 520)  LC_4 Logic Functioning bit
 (16 9)  (250 521)  (250 521)  routing T_5_32.sp4_v_b_24 <X> T_5_32.lc_trk_g2_0
 (17 9)  (251 521)  (251 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (256 521)  (256 521)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (259 521)  (259 521)  routing T_5_32.bnl_op_2 <X> T_5_32.lc_trk_g2_2
 (26 9)  (260 521)  (260 521)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 521)  (261 521)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 521)  (262 521)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 521)  (263 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 521)  (264 521)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 521)  (265 521)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 521)  (266 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (267 521)  (267 521)  routing T_5_32.lc_trk_g2_4 <X> T_5_32.input_2_4
 (38 9)  (272 521)  (272 521)  LC_4 Logic Functioning bit
 (40 9)  (274 521)  (274 521)  LC_4 Logic Functioning bit
 (41 9)  (275 521)  (275 521)  LC_4 Logic Functioning bit
 (52 9)  (286 521)  (286 521)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (248 522)  (248 522)  routing T_5_32.sp4_v_b_36 <X> T_5_32.lc_trk_g2_4
 (15 10)  (249 522)  (249 522)  routing T_5_32.rgt_op_5 <X> T_5_32.lc_trk_g2_5
 (17 10)  (251 522)  (251 522)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (252 522)  (252 522)  routing T_5_32.rgt_op_5 <X> T_5_32.lc_trk_g2_5
 (21 10)  (255 522)  (255 522)  routing T_5_32.wire_logic_cluster/lc_7/out <X> T_5_32.lc_trk_g2_7
 (22 10)  (256 522)  (256 522)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (259 522)  (259 522)  routing T_5_32.wire_logic_cluster/lc_6/out <X> T_5_32.lc_trk_g2_6
 (27 10)  (261 522)  (261 522)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 522)  (262 522)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 522)  (263 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 522)  (264 522)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 522)  (265 522)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 522)  (266 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 522)  (268 522)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 522)  (270 522)  LC_5 Logic Functioning bit
 (38 10)  (272 522)  (272 522)  LC_5 Logic Functioning bit
 (14 11)  (248 523)  (248 523)  routing T_5_32.sp4_v_b_36 <X> T_5_32.lc_trk_g2_4
 (16 11)  (250 523)  (250 523)  routing T_5_32.sp4_v_b_36 <X> T_5_32.lc_trk_g2_4
 (17 11)  (251 523)  (251 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (256 523)  (256 523)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (264 523)  (264 523)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 523)  (265 523)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 523)  (270 523)  LC_5 Logic Functioning bit
 (38 11)  (272 523)  (272 523)  LC_5 Logic Functioning bit
 (14 12)  (248 524)  (248 524)  routing T_5_32.rgt_op_0 <X> T_5_32.lc_trk_g3_0
 (17 12)  (251 524)  (251 524)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (252 524)  (252 524)  routing T_5_32.bnl_op_1 <X> T_5_32.lc_trk_g3_1
 (25 12)  (259 524)  (259 524)  routing T_5_32.sp4_v_b_26 <X> T_5_32.lc_trk_g3_2
 (26 12)  (260 524)  (260 524)  routing T_5_32.lc_trk_g2_4 <X> T_5_32.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 524)  (261 524)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 524)  (263 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 524)  (264 524)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 524)  (266 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 524)  (267 524)  routing T_5_32.lc_trk_g2_1 <X> T_5_32.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 524)  (274 524)  LC_6 Logic Functioning bit
 (42 12)  (276 524)  (276 524)  LC_6 Logic Functioning bit
 (45 12)  (279 524)  (279 524)  LC_6 Logic Functioning bit
 (50 12)  (284 524)  (284 524)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (249 525)  (249 525)  routing T_5_32.rgt_op_0 <X> T_5_32.lc_trk_g3_0
 (17 13)  (251 525)  (251 525)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (252 525)  (252 525)  routing T_5_32.bnl_op_1 <X> T_5_32.lc_trk_g3_1
 (22 13)  (256 525)  (256 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (257 525)  (257 525)  routing T_5_32.sp4_v_b_26 <X> T_5_32.lc_trk_g3_2
 (28 13)  (262 525)  (262 525)  routing T_5_32.lc_trk_g2_4 <X> T_5_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 525)  (263 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 525)  (264 525)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_6/in_1
 (38 13)  (272 525)  (272 525)  LC_6 Logic Functioning bit
 (41 13)  (275 525)  (275 525)  LC_6 Logic Functioning bit
 (51 13)  (285 525)  (285 525)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (255 526)  (255 526)  routing T_5_32.bnl_op_7 <X> T_5_32.lc_trk_g3_7
 (22 14)  (256 526)  (256 526)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (259 526)  (259 526)  routing T_5_32.rgt_op_6 <X> T_5_32.lc_trk_g3_6
 (27 14)  (261 526)  (261 526)  routing T_5_32.lc_trk_g3_1 <X> T_5_32.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 526)  (262 526)  routing T_5_32.lc_trk_g3_1 <X> T_5_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 526)  (263 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 526)  (266 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 526)  (267 526)  routing T_5_32.lc_trk_g2_2 <X> T_5_32.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 526)  (269 526)  routing T_5_32.lc_trk_g2_7 <X> T_5_32.input_2_7
 (36 14)  (270 526)  (270 526)  LC_7 Logic Functioning bit
 (37 14)  (271 526)  (271 526)  LC_7 Logic Functioning bit
 (45 14)  (279 526)  (279 526)  LC_7 Logic Functioning bit
 (47 14)  (281 526)  (281 526)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (248 527)  (248 527)  routing T_5_32.sp4_r_v_b_44 <X> T_5_32.lc_trk_g3_4
 (17 15)  (251 527)  (251 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (255 527)  (255 527)  routing T_5_32.bnl_op_7 <X> T_5_32.lc_trk_g3_7
 (22 15)  (256 527)  (256 527)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (258 527)  (258 527)  routing T_5_32.rgt_op_6 <X> T_5_32.lc_trk_g3_6
 (26 15)  (260 527)  (260 527)  routing T_5_32.lc_trk_g3_2 <X> T_5_32.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 527)  (261 527)  routing T_5_32.lc_trk_g3_2 <X> T_5_32.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 527)  (262 527)  routing T_5_32.lc_trk_g3_2 <X> T_5_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 527)  (263 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 527)  (265 527)  routing T_5_32.lc_trk_g2_2 <X> T_5_32.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 527)  (266 527)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (267 527)  (267 527)  routing T_5_32.lc_trk_g2_7 <X> T_5_32.input_2_7
 (35 15)  (269 527)  (269 527)  routing T_5_32.lc_trk_g2_7 <X> T_5_32.input_2_7
 (37 15)  (271 527)  (271 527)  LC_7 Logic Functioning bit
 (38 15)  (272 527)  (272 527)  LC_7 Logic Functioning bit
 (48 15)  (282 527)  (282 527)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_32

 (15 0)  (303 512)  (303 512)  routing T_6_32.lft_op_1 <X> T_6_32.lc_trk_g0_1
 (17 0)  (305 512)  (305 512)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (306 512)  (306 512)  routing T_6_32.lft_op_1 <X> T_6_32.lc_trk_g0_1
 (21 0)  (309 512)  (309 512)  routing T_6_32.lft_op_3 <X> T_6_32.lc_trk_g0_3
 (22 0)  (310 512)  (310 512)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (312 512)  (312 512)  routing T_6_32.lft_op_3 <X> T_6_32.lc_trk_g0_3
 (28 0)  (316 512)  (316 512)  routing T_6_32.lc_trk_g2_7 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 512)  (317 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 512)  (318 512)  routing T_6_32.lc_trk_g2_7 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 512)  (319 512)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 512)  (320 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 512)  (322 512)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 512)  (324 512)  LC_0 Logic Functioning bit
 (37 0)  (325 512)  (325 512)  LC_0 Logic Functioning bit
 (38 0)  (326 512)  (326 512)  LC_0 Logic Functioning bit
 (41 0)  (329 512)  (329 512)  LC_0 Logic Functioning bit
 (42 0)  (330 512)  (330 512)  LC_0 Logic Functioning bit
 (43 0)  (331 512)  (331 512)  LC_0 Logic Functioning bit
 (14 1)  (302 513)  (302 513)  routing T_6_32.sp4_h_r_0 <X> T_6_32.lc_trk_g0_0
 (15 1)  (303 513)  (303 513)  routing T_6_32.sp4_h_r_0 <X> T_6_32.lc_trk_g0_0
 (16 1)  (304 513)  (304 513)  routing T_6_32.sp4_h_r_0 <X> T_6_32.lc_trk_g0_0
 (17 1)  (305 513)  (305 513)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (310 513)  (310 513)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (311 513)  (311 513)  routing T_6_32.sp12_h_r_10 <X> T_6_32.lc_trk_g0_2
 (26 1)  (314 513)  (314 513)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 513)  (316 513)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 513)  (317 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 513)  (318 513)  routing T_6_32.lc_trk_g2_7 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 513)  (319 513)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 513)  (320 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (324 513)  (324 513)  LC_0 Logic Functioning bit
 (37 1)  (325 513)  (325 513)  LC_0 Logic Functioning bit
 (38 1)  (326 513)  (326 513)  LC_0 Logic Functioning bit
 (39 1)  (327 513)  (327 513)  LC_0 Logic Functioning bit
 (41 1)  (329 513)  (329 513)  LC_0 Logic Functioning bit
 (42 1)  (330 513)  (330 513)  LC_0 Logic Functioning bit
 (43 1)  (331 513)  (331 513)  LC_0 Logic Functioning bit
 (0 2)  (288 514)  (288 514)  routing T_6_32.glb_netwk_3 <X> T_6_32.wire_logic_cluster/lc_7/clk
 (2 2)  (290 514)  (290 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (313 514)  (313 514)  routing T_6_32.sp12_h_l_5 <X> T_6_32.lc_trk_g0_6
 (27 2)  (315 514)  (315 514)  routing T_6_32.lc_trk_g3_1 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 514)  (316 514)  routing T_6_32.lc_trk_g3_1 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 514)  (317 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 514)  (319 514)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 514)  (320 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 514)  (321 514)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 514)  (322 514)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 514)  (324 514)  LC_1 Logic Functioning bit
 (37 2)  (325 514)  (325 514)  LC_1 Logic Functioning bit
 (38 2)  (326 514)  (326 514)  LC_1 Logic Functioning bit
 (39 2)  (327 514)  (327 514)  LC_1 Logic Functioning bit
 (40 2)  (328 514)  (328 514)  LC_1 Logic Functioning bit
 (41 2)  (329 514)  (329 514)  LC_1 Logic Functioning bit
 (42 2)  (330 514)  (330 514)  LC_1 Logic Functioning bit
 (43 2)  (331 514)  (331 514)  LC_1 Logic Functioning bit
 (0 3)  (288 515)  (288 515)  routing T_6_32.glb_netwk_3 <X> T_6_32.wire_logic_cluster/lc_7/clk
 (13 3)  (301 515)  (301 515)  routing T_6_32.sp4_v_b_9 <X> T_6_32.sp4_h_l_39
 (22 3)  (310 515)  (310 515)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (312 515)  (312 515)  routing T_6_32.sp12_h_l_5 <X> T_6_32.lc_trk_g0_6
 (25 3)  (313 515)  (313 515)  routing T_6_32.sp12_h_l_5 <X> T_6_32.lc_trk_g0_6
 (26 3)  (314 515)  (314 515)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 515)  (316 515)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 515)  (317 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 515)  (324 515)  LC_1 Logic Functioning bit
 (37 3)  (325 515)  (325 515)  LC_1 Logic Functioning bit
 (38 3)  (326 515)  (326 515)  LC_1 Logic Functioning bit
 (39 3)  (327 515)  (327 515)  LC_1 Logic Functioning bit
 (40 3)  (328 515)  (328 515)  LC_1 Logic Functioning bit
 (42 3)  (330 515)  (330 515)  LC_1 Logic Functioning bit
 (26 4)  (314 516)  (314 516)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 516)  (315 516)  routing T_6_32.lc_trk_g3_0 <X> T_6_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 516)  (316 516)  routing T_6_32.lc_trk_g3_0 <X> T_6_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 516)  (317 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 516)  (320 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (323 516)  (323 516)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.input_2_2
 (36 4)  (324 516)  (324 516)  LC_2 Logic Functioning bit
 (53 4)  (341 516)  (341 516)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (28 5)  (316 517)  (316 517)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 517)  (317 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 517)  (319 517)  routing T_6_32.lc_trk_g0_3 <X> T_6_32.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 517)  (320 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (321 517)  (321 517)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.input_2_2
 (35 5)  (323 517)  (323 517)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.input_2_2
 (53 5)  (341 517)  (341 517)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (309 518)  (309 518)  routing T_6_32.wire_logic_cluster/lc_7/out <X> T_6_32.lc_trk_g1_7
 (22 6)  (310 518)  (310 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 518)  (313 518)  routing T_6_32.sp12_h_l_5 <X> T_6_32.lc_trk_g1_6
 (26 6)  (314 518)  (314 518)  routing T_6_32.lc_trk_g3_4 <X> T_6_32.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 518)  (317 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 518)  (318 518)  routing T_6_32.lc_trk_g0_6 <X> T_6_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 518)  (320 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 518)  (324 518)  LC_3 Logic Functioning bit
 (37 6)  (325 518)  (325 518)  LC_3 Logic Functioning bit
 (38 6)  (326 518)  (326 518)  LC_3 Logic Functioning bit
 (39 6)  (327 518)  (327 518)  LC_3 Logic Functioning bit
 (40 6)  (328 518)  (328 518)  LC_3 Logic Functioning bit
 (41 6)  (329 518)  (329 518)  LC_3 Logic Functioning bit
 (43 6)  (331 518)  (331 518)  LC_3 Logic Functioning bit
 (50 6)  (338 518)  (338 518)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (294 519)  (294 519)  routing T_6_32.sp4_h_r_3 <X> T_6_32.sp4_h_l_38
 (22 7)  (310 519)  (310 519)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (312 519)  (312 519)  routing T_6_32.sp12_h_l_5 <X> T_6_32.lc_trk_g1_6
 (25 7)  (313 519)  (313 519)  routing T_6_32.sp12_h_l_5 <X> T_6_32.lc_trk_g1_6
 (27 7)  (315 519)  (315 519)  routing T_6_32.lc_trk_g3_4 <X> T_6_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 519)  (316 519)  routing T_6_32.lc_trk_g3_4 <X> T_6_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 519)  (317 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 519)  (318 519)  routing T_6_32.lc_trk_g0_6 <X> T_6_32.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 519)  (319 519)  routing T_6_32.lc_trk_g0_2 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 519)  (324 519)  LC_3 Logic Functioning bit
 (37 7)  (325 519)  (325 519)  LC_3 Logic Functioning bit
 (38 7)  (326 519)  (326 519)  LC_3 Logic Functioning bit
 (39 7)  (327 519)  (327 519)  LC_3 Logic Functioning bit
 (40 7)  (328 519)  (328 519)  LC_3 Logic Functioning bit
 (41 7)  (329 519)  (329 519)  LC_3 Logic Functioning bit
 (42 7)  (330 519)  (330 519)  LC_3 Logic Functioning bit
 (43 7)  (331 519)  (331 519)  LC_3 Logic Functioning bit
 (15 8)  (303 520)  (303 520)  routing T_6_32.sp4_h_r_33 <X> T_6_32.lc_trk_g2_1
 (16 8)  (304 520)  (304 520)  routing T_6_32.sp4_h_r_33 <X> T_6_32.lc_trk_g2_1
 (17 8)  (305 520)  (305 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (306 520)  (306 520)  routing T_6_32.sp4_h_r_33 <X> T_6_32.lc_trk_g2_1
 (21 8)  (309 520)  (309 520)  routing T_6_32.wire_logic_cluster/lc_3/out <X> T_6_32.lc_trk_g2_3
 (22 8)  (310 520)  (310 520)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (313 520)  (313 520)  routing T_6_32.wire_logic_cluster/lc_2/out <X> T_6_32.lc_trk_g2_2
 (26 8)  (314 520)  (314 520)  routing T_6_32.lc_trk_g0_6 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (31 8)  (319 520)  (319 520)  routing T_6_32.lc_trk_g2_5 <X> T_6_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 520)  (320 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 520)  (321 520)  routing T_6_32.lc_trk_g2_5 <X> T_6_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 520)  (324 520)  LC_4 Logic Functioning bit
 (38 8)  (326 520)  (326 520)  LC_4 Logic Functioning bit
 (39 8)  (327 520)  (327 520)  LC_4 Logic Functioning bit
 (41 8)  (329 520)  (329 520)  LC_4 Logic Functioning bit
 (43 8)  (331 520)  (331 520)  LC_4 Logic Functioning bit
 (50 8)  (338 520)  (338 520)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (303 521)  (303 521)  routing T_6_32.sp4_v_t_29 <X> T_6_32.lc_trk_g2_0
 (16 9)  (304 521)  (304 521)  routing T_6_32.sp4_v_t_29 <X> T_6_32.lc_trk_g2_0
 (17 9)  (305 521)  (305 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (310 521)  (310 521)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (314 521)  (314 521)  routing T_6_32.lc_trk_g0_6 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 521)  (317 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 521)  (325 521)  LC_4 Logic Functioning bit
 (38 9)  (326 521)  (326 521)  LC_4 Logic Functioning bit
 (39 9)  (327 521)  (327 521)  LC_4 Logic Functioning bit
 (40 9)  (328 521)  (328 521)  LC_4 Logic Functioning bit
 (42 9)  (330 521)  (330 521)  LC_4 Logic Functioning bit
 (14 10)  (302 522)  (302 522)  routing T_6_32.sp4_h_r_44 <X> T_6_32.lc_trk_g2_4
 (16 10)  (304 522)  (304 522)  routing T_6_32.sp12_v_b_21 <X> T_6_32.lc_trk_g2_5
 (17 10)  (305 522)  (305 522)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (310 522)  (310 522)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (311 522)  (311 522)  routing T_6_32.sp12_v_b_23 <X> T_6_32.lc_trk_g2_7
 (25 10)  (313 522)  (313 522)  routing T_6_32.sp4_h_r_46 <X> T_6_32.lc_trk_g2_6
 (29 10)  (317 522)  (317 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 522)  (320 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 522)  (321 522)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 522)  (325 522)  LC_5 Logic Functioning bit
 (39 10)  (327 522)  (327 522)  LC_5 Logic Functioning bit
 (40 10)  (328 522)  (328 522)  LC_5 Logic Functioning bit
 (42 10)  (330 522)  (330 522)  LC_5 Logic Functioning bit
 (50 10)  (338 522)  (338 522)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (302 523)  (302 523)  routing T_6_32.sp4_h_r_44 <X> T_6_32.lc_trk_g2_4
 (15 11)  (303 523)  (303 523)  routing T_6_32.sp4_h_r_44 <X> T_6_32.lc_trk_g2_4
 (16 11)  (304 523)  (304 523)  routing T_6_32.sp4_h_r_44 <X> T_6_32.lc_trk_g2_4
 (17 11)  (305 523)  (305 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (306 523)  (306 523)  routing T_6_32.sp12_v_b_21 <X> T_6_32.lc_trk_g2_5
 (21 11)  (309 523)  (309 523)  routing T_6_32.sp12_v_b_23 <X> T_6_32.lc_trk_g2_7
 (22 11)  (310 523)  (310 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 523)  (311 523)  routing T_6_32.sp4_h_r_46 <X> T_6_32.lc_trk_g2_6
 (24 11)  (312 523)  (312 523)  routing T_6_32.sp4_h_r_46 <X> T_6_32.lc_trk_g2_6
 (25 11)  (313 523)  (313 523)  routing T_6_32.sp4_h_r_46 <X> T_6_32.lc_trk_g2_6
 (28 11)  (316 523)  (316 523)  routing T_6_32.lc_trk_g2_1 <X> T_6_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 523)  (317 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 523)  (319 523)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 523)  (324 523)  LC_5 Logic Functioning bit
 (38 11)  (326 523)  (326 523)  LC_5 Logic Functioning bit
 (39 11)  (327 523)  (327 523)  LC_5 Logic Functioning bit
 (41 11)  (329 523)  (329 523)  LC_5 Logic Functioning bit
 (43 11)  (331 523)  (331 523)  LC_5 Logic Functioning bit
 (14 12)  (302 524)  (302 524)  routing T_6_32.sp4_h_r_40 <X> T_6_32.lc_trk_g3_0
 (15 12)  (303 524)  (303 524)  routing T_6_32.sp4_h_r_33 <X> T_6_32.lc_trk_g3_1
 (16 12)  (304 524)  (304 524)  routing T_6_32.sp4_h_r_33 <X> T_6_32.lc_trk_g3_1
 (17 12)  (305 524)  (305 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (306 524)  (306 524)  routing T_6_32.sp4_h_r_33 <X> T_6_32.lc_trk_g3_1
 (28 12)  (316 524)  (316 524)  routing T_6_32.lc_trk_g2_5 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 524)  (317 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 524)  (318 524)  routing T_6_32.lc_trk_g2_5 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 524)  (320 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 524)  (321 524)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (41 12)  (329 524)  (329 524)  LC_6 Logic Functioning bit
 (43 12)  (331 524)  (331 524)  LC_6 Logic Functioning bit
 (14 13)  (302 525)  (302 525)  routing T_6_32.sp4_h_r_40 <X> T_6_32.lc_trk_g3_0
 (15 13)  (303 525)  (303 525)  routing T_6_32.sp4_h_r_40 <X> T_6_32.lc_trk_g3_0
 (16 13)  (304 525)  (304 525)  routing T_6_32.sp4_h_r_40 <X> T_6_32.lc_trk_g3_0
 (17 13)  (305 525)  (305 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (31 13)  (319 525)  (319 525)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (41 13)  (329 525)  (329 525)  LC_6 Logic Functioning bit
 (43 13)  (331 525)  (331 525)  LC_6 Logic Functioning bit
 (14 14)  (302 526)  (302 526)  routing T_6_32.sp4_h_r_36 <X> T_6_32.lc_trk_g3_4
 (16 14)  (304 526)  (304 526)  routing T_6_32.sp12_v_b_21 <X> T_6_32.lc_trk_g3_5
 (17 14)  (305 526)  (305 526)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (27 14)  (315 526)  (315 526)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 526)  (317 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 526)  (318 526)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 526)  (320 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 526)  (321 526)  routing T_6_32.lc_trk_g2_0 <X> T_6_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 526)  (324 526)  LC_7 Logic Functioning bit
 (38 14)  (326 526)  (326 526)  LC_7 Logic Functioning bit
 (45 14)  (333 526)  (333 526)  LC_7 Logic Functioning bit
 (51 14)  (339 526)  (339 526)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (303 527)  (303 527)  routing T_6_32.sp4_h_r_36 <X> T_6_32.lc_trk_g3_4
 (16 15)  (304 527)  (304 527)  routing T_6_32.sp4_h_r_36 <X> T_6_32.lc_trk_g3_4
 (17 15)  (305 527)  (305 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (306 527)  (306 527)  routing T_6_32.sp12_v_b_21 <X> T_6_32.lc_trk_g3_5
 (29 15)  (317 527)  (317 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 527)  (318 527)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 527)  (324 527)  LC_7 Logic Functioning bit
 (37 15)  (325 527)  (325 527)  LC_7 Logic Functioning bit
 (38 15)  (326 527)  (326 527)  LC_7 Logic Functioning bit
 (39 15)  (327 527)  (327 527)  LC_7 Logic Functioning bit
 (41 15)  (329 527)  (329 527)  LC_7 Logic Functioning bit
 (43 15)  (331 527)  (331 527)  LC_7 Logic Functioning bit
 (52 15)  (340 527)  (340 527)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_7_32

 (8 0)  (350 512)  (350 512)  routing T_7_32.sp4_h_l_36 <X> T_7_32.sp4_h_r_1
 (11 0)  (353 512)  (353 512)  routing T_7_32.sp4_v_t_43 <X> T_7_32.sp4_v_b_2
 (13 0)  (355 512)  (355 512)  routing T_7_32.sp4_v_t_43 <X> T_7_32.sp4_v_b_2
 (21 0)  (363 512)  (363 512)  routing T_7_32.sp4_v_b_11 <X> T_7_32.lc_trk_g0_3
 (22 0)  (364 512)  (364 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (365 512)  (365 512)  routing T_7_32.sp4_v_b_11 <X> T_7_32.lc_trk_g0_3
 (29 0)  (371 512)  (371 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 512)  (374 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 512)  (376 512)  routing T_7_32.lc_trk_g1_0 <X> T_7_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 512)  (378 512)  LC_0 Logic Functioning bit
 (38 0)  (380 512)  (380 512)  LC_0 Logic Functioning bit
 (45 0)  (387 512)  (387 512)  LC_0 Logic Functioning bit
 (51 0)  (393 512)  (393 512)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (21 1)  (363 513)  (363 513)  routing T_7_32.sp4_v_b_11 <X> T_7_32.lc_trk_g0_3
 (28 1)  (370 513)  (370 513)  routing T_7_32.lc_trk_g2_0 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 513)  (371 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 513)  (372 513)  routing T_7_32.lc_trk_g0_3 <X> T_7_32.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 513)  (374 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (376 513)  (376 513)  routing T_7_32.lc_trk_g1_1 <X> T_7_32.input_2_0
 (36 1)  (378 513)  (378 513)  LC_0 Logic Functioning bit
 (37 1)  (379 513)  (379 513)  LC_0 Logic Functioning bit
 (38 1)  (380 513)  (380 513)  LC_0 Logic Functioning bit
 (44 1)  (386 513)  (386 513)  LC_0 Logic Functioning bit
 (52 1)  (394 513)  (394 513)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (342 514)  (342 514)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (2 2)  (344 514)  (344 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 514)  (356 514)  routing T_7_32.sp4_v_b_4 <X> T_7_32.lc_trk_g0_4
 (0 3)  (342 515)  (342 515)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (16 3)  (358 515)  (358 515)  routing T_7_32.sp4_v_b_4 <X> T_7_32.lc_trk_g0_4
 (17 3)  (359 515)  (359 515)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (14 4)  (356 516)  (356 516)  routing T_7_32.wire_logic_cluster/lc_0/out <X> T_7_32.lc_trk_g1_0
 (15 4)  (357 516)  (357 516)  routing T_7_32.sp4_v_b_17 <X> T_7_32.lc_trk_g1_1
 (16 4)  (358 516)  (358 516)  routing T_7_32.sp4_v_b_17 <X> T_7_32.lc_trk_g1_1
 (17 4)  (359 516)  (359 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (17 5)  (359 517)  (359 517)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (2 8)  (344 520)  (344 520)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (356 520)  (356 520)  routing T_7_32.sp4_v_b_24 <X> T_7_32.lc_trk_g2_0
 (16 9)  (358 521)  (358 521)  routing T_7_32.sp4_v_b_24 <X> T_7_32.lc_trk_g2_0
 (17 9)  (359 521)  (359 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (6 10)  (348 522)  (348 522)  routing T_7_32.sp4_h_l_36 <X> T_7_32.sp4_v_t_43
 (1 14)  (343 526)  (343 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 527)  (343 527)  routing T_7_32.lc_trk_g0_4 <X> T_7_32.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_32

 (6 7)  (402 519)  (402 519)  routing T_8_32.sp4_h_r_3 <X> T_8_32.sp4_h_l_38
 (9 14)  (405 526)  (405 526)  routing T_8_32.sp4_h_r_7 <X> T_8_32.sp4_h_l_47
 (10 14)  (406 526)  (406 526)  routing T_8_32.sp4_h_r_7 <X> T_8_32.sp4_h_l_47


LogicTile_9_32

 (27 0)  (465 512)  (465 512)  routing T_9_32.lc_trk_g3_0 <X> T_9_32.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 512)  (466 512)  routing T_9_32.lc_trk_g3_0 <X> T_9_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 512)  (467 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 512)  (470 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 512)  (474 512)  LC_0 Logic Functioning bit
 (39 0)  (477 512)  (477 512)  LC_0 Logic Functioning bit
 (41 0)  (479 512)  (479 512)  LC_0 Logic Functioning bit
 (42 0)  (480 512)  (480 512)  LC_0 Logic Functioning bit
 (44 0)  (482 512)  (482 512)  LC_0 Logic Functioning bit
 (45 0)  (483 512)  (483 512)  LC_0 Logic Functioning bit
 (36 1)  (474 513)  (474 513)  LC_0 Logic Functioning bit
 (39 1)  (477 513)  (477 513)  LC_0 Logic Functioning bit
 (41 1)  (479 513)  (479 513)  LC_0 Logic Functioning bit
 (42 1)  (480 513)  (480 513)  LC_0 Logic Functioning bit
 (49 1)  (487 513)  (487 513)  Carry_In_Mux bit 

 (51 1)  (489 513)  (489 513)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 514)  (438 514)  routing T_9_32.glb_netwk_3 <X> T_9_32.wire_logic_cluster/lc_7/clk
 (2 2)  (440 514)  (440 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 514)  (465 514)  routing T_9_32.lc_trk_g3_1 <X> T_9_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 514)  (466 514)  routing T_9_32.lc_trk_g3_1 <X> T_9_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 514)  (467 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 514)  (470 514)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 514)  (474 514)  LC_1 Logic Functioning bit
 (39 2)  (477 514)  (477 514)  LC_1 Logic Functioning bit
 (41 2)  (479 514)  (479 514)  LC_1 Logic Functioning bit
 (42 2)  (480 514)  (480 514)  LC_1 Logic Functioning bit
 (45 2)  (483 514)  (483 514)  LC_1 Logic Functioning bit
 (0 3)  (438 515)  (438 515)  routing T_9_32.glb_netwk_3 <X> T_9_32.wire_logic_cluster/lc_7/clk
 (11 3)  (449 515)  (449 515)  routing T_9_32.sp4_h_r_6 <X> T_9_32.sp4_h_l_39
 (13 3)  (451 515)  (451 515)  routing T_9_32.sp4_h_r_6 <X> T_9_32.sp4_h_l_39
 (36 3)  (474 515)  (474 515)  LC_1 Logic Functioning bit
 (39 3)  (477 515)  (477 515)  LC_1 Logic Functioning bit
 (41 3)  (479 515)  (479 515)  LC_1 Logic Functioning bit
 (42 3)  (480 515)  (480 515)  LC_1 Logic Functioning bit
 (46 3)  (484 515)  (484 515)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (3 10)  (441 522)  (441 522)  routing T_9_32.sp12_h_r_1 <X> T_9_32.sp12_h_l_22
 (3 11)  (441 523)  (441 523)  routing T_9_32.sp12_h_r_1 <X> T_9_32.sp12_h_l_22
 (2 12)  (440 524)  (440 524)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (452 524)  (452 524)  routing T_9_32.wire_logic_cluster/lc_0/out <X> T_9_32.lc_trk_g3_0
 (17 12)  (455 524)  (455 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 524)  (456 524)  routing T_9_32.wire_logic_cluster/lc_1/out <X> T_9_32.lc_trk_g3_1
 (17 13)  (455 525)  (455 525)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0


LogicTile_10_32

 (5 0)  (497 512)  (497 512)  routing T_10_32.sp4_h_l_44 <X> T_10_32.sp4_h_r_0
 (3 1)  (495 513)  (495 513)  routing T_10_32.sp12_h_l_23 <X> T_10_32.sp12_v_b_0
 (4 1)  (496 513)  (496 513)  routing T_10_32.sp4_h_l_44 <X> T_10_32.sp4_h_r_0
 (4 3)  (496 515)  (496 515)  routing T_10_32.sp4_v_b_7 <X> T_10_32.sp4_h_l_37
 (5 6)  (497 518)  (497 518)  routing T_10_32.sp4_v_b_3 <X> T_10_32.sp4_h_l_38


LogicTile_11_32

 (14 0)  (560 512)  (560 512)  routing T_11_32.wire_logic_cluster/lc_0/out <X> T_11_32.lc_trk_g0_0
 (21 0)  (567 512)  (567 512)  routing T_11_32.wire_logic_cluster/lc_3/out <X> T_11_32.lc_trk_g0_3
 (22 0)  (568 512)  (568 512)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (574 512)  (574 512)  routing T_11_32.lc_trk_g2_5 <X> T_11_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 512)  (575 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 512)  (576 512)  routing T_11_32.lc_trk_g2_5 <X> T_11_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 512)  (578 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 512)  (582 512)  LC_0 Logic Functioning bit
 (38 0)  (584 512)  (584 512)  LC_0 Logic Functioning bit
 (45 0)  (591 512)  (591 512)  LC_0 Logic Functioning bit
 (8 1)  (554 513)  (554 513)  routing T_11_32.sp4_h_l_36 <X> T_11_32.sp4_v_b_1
 (9 1)  (555 513)  (555 513)  routing T_11_32.sp4_h_l_36 <X> T_11_32.sp4_v_b_1
 (17 1)  (563 513)  (563 513)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (575 513)  (575 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 513)  (577 513)  routing T_11_32.lc_trk_g0_3 <X> T_11_32.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 513)  (582 513)  LC_0 Logic Functioning bit
 (37 1)  (583 513)  (583 513)  LC_0 Logic Functioning bit
 (38 1)  (584 513)  (584 513)  LC_0 Logic Functioning bit
 (39 1)  (585 513)  (585 513)  LC_0 Logic Functioning bit
 (40 1)  (586 513)  (586 513)  LC_0 Logic Functioning bit
 (42 1)  (588 513)  (588 513)  LC_0 Logic Functioning bit
 (52 1)  (598 513)  (598 513)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (546 514)  (546 514)  routing T_11_32.glb_netwk_3 <X> T_11_32.wire_logic_cluster/lc_7/clk
 (2 2)  (548 514)  (548 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (573 514)  (573 514)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 514)  (574 514)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 514)  (575 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 514)  (576 514)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 514)  (578 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 514)  (579 514)  routing T_11_32.lc_trk_g3_1 <X> T_11_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 514)  (580 514)  routing T_11_32.lc_trk_g3_1 <X> T_11_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 514)  (582 514)  LC_1 Logic Functioning bit
 (37 2)  (583 514)  (583 514)  LC_1 Logic Functioning bit
 (38 2)  (584 514)  (584 514)  LC_1 Logic Functioning bit
 (39 2)  (585 514)  (585 514)  LC_1 Logic Functioning bit
 (41 2)  (587 514)  (587 514)  LC_1 Logic Functioning bit
 (43 2)  (589 514)  (589 514)  LC_1 Logic Functioning bit
 (45 2)  (591 514)  (591 514)  LC_1 Logic Functioning bit
 (0 3)  (546 515)  (546 515)  routing T_11_32.glb_netwk_3 <X> T_11_32.wire_logic_cluster/lc_7/clk
 (26 3)  (572 515)  (572 515)  routing T_11_32.lc_trk_g0_3 <X> T_11_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 515)  (575 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 515)  (583 515)  LC_1 Logic Functioning bit
 (39 3)  (585 515)  (585 515)  LC_1 Logic Functioning bit
 (17 4)  (563 516)  (563 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (572 516)  (572 516)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 516)  (574 516)  routing T_11_32.lc_trk_g2_5 <X> T_11_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 516)  (575 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 516)  (576 516)  routing T_11_32.lc_trk_g2_5 <X> T_11_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 516)  (578 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 516)  (579 516)  routing T_11_32.lc_trk_g3_2 <X> T_11_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 516)  (580 516)  routing T_11_32.lc_trk_g3_2 <X> T_11_32.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 516)  (583 516)  LC_2 Logic Functioning bit
 (39 4)  (585 516)  (585 516)  LC_2 Logic Functioning bit
 (45 4)  (591 516)  (591 516)  LC_2 Logic Functioning bit
 (18 5)  (564 517)  (564 517)  routing T_11_32.sp4_r_v_b_25 <X> T_11_32.lc_trk_g1_1
 (26 5)  (572 517)  (572 517)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 517)  (574 517)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 517)  (575 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 517)  (577 517)  routing T_11_32.lc_trk_g3_2 <X> T_11_32.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 517)  (582 517)  LC_2 Logic Functioning bit
 (37 5)  (583 517)  (583 517)  LC_2 Logic Functioning bit
 (38 5)  (584 517)  (584 517)  LC_2 Logic Functioning bit
 (39 5)  (585 517)  (585 517)  LC_2 Logic Functioning bit
 (41 5)  (587 517)  (587 517)  LC_2 Logic Functioning bit
 (43 5)  (589 517)  (589 517)  LC_2 Logic Functioning bit
 (14 6)  (560 518)  (560 518)  routing T_11_32.wire_logic_cluster/lc_4/out <X> T_11_32.lc_trk_g1_4
 (21 6)  (567 518)  (567 518)  routing T_11_32.wire_logic_cluster/lc_7/out <X> T_11_32.lc_trk_g1_7
 (22 6)  (568 518)  (568 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (573 518)  (573 518)  routing T_11_32.lc_trk_g1_1 <X> T_11_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 518)  (575 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 518)  (577 518)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 518)  (578 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 518)  (579 518)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 518)  (582 518)  LC_3 Logic Functioning bit
 (38 6)  (584 518)  (584 518)  LC_3 Logic Functioning bit
 (41 6)  (587 518)  (587 518)  LC_3 Logic Functioning bit
 (43 6)  (589 518)  (589 518)  LC_3 Logic Functioning bit
 (17 7)  (563 519)  (563 519)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (572 519)  (572 519)  routing T_11_32.lc_trk_g2_3 <X> T_11_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 519)  (574 519)  routing T_11_32.lc_trk_g2_3 <X> T_11_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 519)  (575 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 519)  (577 519)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 519)  (582 519)  LC_3 Logic Functioning bit
 (38 7)  (584 519)  (584 519)  LC_3 Logic Functioning bit
 (40 7)  (586 519)  (586 519)  LC_3 Logic Functioning bit
 (42 7)  (588 519)  (588 519)  LC_3 Logic Functioning bit
 (8 8)  (554 520)  (554 520)  routing T_11_32.sp4_v_b_7 <X> T_11_32.sp4_h_r_7
 (9 8)  (555 520)  (555 520)  routing T_11_32.sp4_v_b_7 <X> T_11_32.sp4_h_r_7
 (22 8)  (568 520)  (568 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (574 520)  (574 520)  routing T_11_32.lc_trk_g2_5 <X> T_11_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 520)  (575 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 520)  (576 520)  routing T_11_32.lc_trk_g2_5 <X> T_11_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 520)  (577 520)  routing T_11_32.lc_trk_g1_4 <X> T_11_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 520)  (578 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 520)  (580 520)  routing T_11_32.lc_trk_g1_4 <X> T_11_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 520)  (582 520)  LC_4 Logic Functioning bit
 (37 8)  (583 520)  (583 520)  LC_4 Logic Functioning bit
 (39 8)  (585 520)  (585 520)  LC_4 Logic Functioning bit
 (43 8)  (589 520)  (589 520)  LC_4 Logic Functioning bit
 (45 8)  (591 520)  (591 520)  LC_4 Logic Functioning bit
 (50 8)  (596 520)  (596 520)  Cascade bit: LH_LC04_inmux02_5

 (36 9)  (582 521)  (582 521)  LC_4 Logic Functioning bit
 (37 9)  (583 521)  (583 521)  LC_4 Logic Functioning bit
 (39 9)  (585 521)  (585 521)  LC_4 Logic Functioning bit
 (43 9)  (589 521)  (589 521)  LC_4 Logic Functioning bit
 (48 9)  (594 521)  (594 521)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (562 522)  (562 522)  routing T_11_32.sp4_v_b_37 <X> T_11_32.lc_trk_g2_5
 (17 10)  (563 522)  (563 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 522)  (564 522)  routing T_11_32.sp4_v_b_37 <X> T_11_32.lc_trk_g2_5
 (18 11)  (564 523)  (564 523)  routing T_11_32.sp4_v_b_37 <X> T_11_32.lc_trk_g2_5
 (22 11)  (568 523)  (568 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 523)  (569 523)  routing T_11_32.sp4_h_r_30 <X> T_11_32.lc_trk_g2_6
 (24 11)  (570 523)  (570 523)  routing T_11_32.sp4_h_r_30 <X> T_11_32.lc_trk_g2_6
 (25 11)  (571 523)  (571 523)  routing T_11_32.sp4_h_r_30 <X> T_11_32.lc_trk_g2_6
 (17 12)  (563 524)  (563 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 524)  (564 524)  routing T_11_32.wire_logic_cluster/lc_1/out <X> T_11_32.lc_trk_g3_1
 (25 12)  (571 524)  (571 524)  routing T_11_32.wire_logic_cluster/lc_2/out <X> T_11_32.lc_trk_g3_2
 (22 13)  (568 525)  (568 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (16 14)  (562 526)  (562 526)  routing T_11_32.sp4_v_b_37 <X> T_11_32.lc_trk_g3_5
 (17 14)  (563 526)  (563 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 526)  (564 526)  routing T_11_32.sp4_v_b_37 <X> T_11_32.lc_trk_g3_5
 (27 14)  (573 526)  (573 526)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 526)  (574 526)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 526)  (575 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 526)  (576 526)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 526)  (577 526)  routing T_11_32.lc_trk_g1_7 <X> T_11_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 526)  (578 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 526)  (580 526)  routing T_11_32.lc_trk_g1_7 <X> T_11_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 526)  (582 526)  LC_7 Logic Functioning bit
 (37 14)  (583 526)  (583 526)  LC_7 Logic Functioning bit
 (38 14)  (584 526)  (584 526)  LC_7 Logic Functioning bit
 (39 14)  (585 526)  (585 526)  LC_7 Logic Functioning bit
 (41 14)  (587 526)  (587 526)  LC_7 Logic Functioning bit
 (43 14)  (589 526)  (589 526)  LC_7 Logic Functioning bit
 (45 14)  (591 526)  (591 526)  LC_7 Logic Functioning bit
 (18 15)  (564 527)  (564 527)  routing T_11_32.sp4_v_b_37 <X> T_11_32.lc_trk_g3_5
 (26 15)  (572 527)  (572 527)  routing T_11_32.lc_trk_g0_3 <X> T_11_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 527)  (575 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 527)  (577 527)  routing T_11_32.lc_trk_g1_7 <X> T_11_32.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 527)  (583 527)  LC_7 Logic Functioning bit
 (39 15)  (585 527)  (585 527)  LC_7 Logic Functioning bit


LogicTile_12_32

 (6 0)  (606 512)  (606 512)  routing T_12_32.sp4_h_r_7 <X> T_12_32.sp4_v_b_0
 (12 0)  (612 512)  (612 512)  routing T_12_32.sp4_h_l_46 <X> T_12_32.sp4_h_r_2
 (25 0)  (625 512)  (625 512)  routing T_12_32.sp4_h_l_7 <X> T_12_32.lc_trk_g0_2
 (27 0)  (627 512)  (627 512)  routing T_12_32.lc_trk_g1_0 <X> T_12_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 512)  (629 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 512)  (632 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 512)  (636 512)  LC_0 Logic Functioning bit
 (39 0)  (639 512)  (639 512)  LC_0 Logic Functioning bit
 (41 0)  (641 512)  (641 512)  LC_0 Logic Functioning bit
 (42 0)  (642 512)  (642 512)  LC_0 Logic Functioning bit
 (44 0)  (644 512)  (644 512)  LC_0 Logic Functioning bit
 (45 0)  (645 512)  (645 512)  LC_0 Logic Functioning bit
 (13 1)  (613 513)  (613 513)  routing T_12_32.sp4_h_l_46 <X> T_12_32.sp4_h_r_2
 (22 1)  (622 513)  (622 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 513)  (623 513)  routing T_12_32.sp4_h_l_7 <X> T_12_32.lc_trk_g0_2
 (24 1)  (624 513)  (624 513)  routing T_12_32.sp4_h_l_7 <X> T_12_32.lc_trk_g0_2
 (25 1)  (625 513)  (625 513)  routing T_12_32.sp4_h_l_7 <X> T_12_32.lc_trk_g0_2
 (36 1)  (636 513)  (636 513)  LC_0 Logic Functioning bit
 (39 1)  (639 513)  (639 513)  LC_0 Logic Functioning bit
 (41 1)  (641 513)  (641 513)  LC_0 Logic Functioning bit
 (42 1)  (642 513)  (642 513)  LC_0 Logic Functioning bit
 (49 1)  (649 513)  (649 513)  Carry_In_Mux bit 

 (0 2)  (600 514)  (600 514)  routing T_12_32.glb_netwk_3 <X> T_12_32.wire_logic_cluster/lc_7/clk
 (2 2)  (602 514)  (602 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (632 514)  (632 514)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 514)  (636 514)  LC_1 Logic Functioning bit
 (39 2)  (639 514)  (639 514)  LC_1 Logic Functioning bit
 (41 2)  (641 514)  (641 514)  LC_1 Logic Functioning bit
 (42 2)  (642 514)  (642 514)  LC_1 Logic Functioning bit
 (44 2)  (644 514)  (644 514)  LC_1 Logic Functioning bit
 (45 2)  (645 514)  (645 514)  LC_1 Logic Functioning bit
 (0 3)  (600 515)  (600 515)  routing T_12_32.glb_netwk_3 <X> T_12_32.wire_logic_cluster/lc_7/clk
 (32 3)  (632 515)  (632 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (633 515)  (633 515)  routing T_12_32.lc_trk_g2_1 <X> T_12_32.input_2_1
 (36 3)  (636 515)  (636 515)  LC_1 Logic Functioning bit
 (39 3)  (639 515)  (639 515)  LC_1 Logic Functioning bit
 (41 3)  (641 515)  (641 515)  LC_1 Logic Functioning bit
 (42 3)  (642 515)  (642 515)  LC_1 Logic Functioning bit
 (52 3)  (652 515)  (652 515)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (601 516)  (601 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (614 516)  (614 516)  routing T_12_32.bnr_op_0 <X> T_12_32.lc_trk_g1_0
 (27 4)  (627 516)  (627 516)  routing T_12_32.lc_trk_g3_2 <X> T_12_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 516)  (628 516)  routing T_12_32.lc_trk_g3_2 <X> T_12_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 516)  (629 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 516)  (632 516)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 516)  (636 516)  LC_2 Logic Functioning bit
 (39 4)  (639 516)  (639 516)  LC_2 Logic Functioning bit
 (41 4)  (641 516)  (641 516)  LC_2 Logic Functioning bit
 (42 4)  (642 516)  (642 516)  LC_2 Logic Functioning bit
 (44 4)  (644 516)  (644 516)  LC_2 Logic Functioning bit
 (45 4)  (645 516)  (645 516)  LC_2 Logic Functioning bit
 (1 5)  (601 517)  (601 517)  routing T_12_32.lc_trk_g0_2 <X> T_12_32.wire_logic_cluster/lc_7/cen
 (14 5)  (614 517)  (614 517)  routing T_12_32.bnr_op_0 <X> T_12_32.lc_trk_g1_0
 (17 5)  (617 517)  (617 517)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (30 5)  (630 517)  (630 517)  routing T_12_32.lc_trk_g3_2 <X> T_12_32.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 517)  (636 517)  LC_2 Logic Functioning bit
 (39 5)  (639 517)  (639 517)  LC_2 Logic Functioning bit
 (41 5)  (641 517)  (641 517)  LC_2 Logic Functioning bit
 (42 5)  (642 517)  (642 517)  LC_2 Logic Functioning bit
 (25 6)  (625 518)  (625 518)  routing T_12_32.bnr_op_6 <X> T_12_32.lc_trk_g1_6
 (28 6)  (628 518)  (628 518)  routing T_12_32.lc_trk_g2_6 <X> T_12_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 518)  (629 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 518)  (630 518)  routing T_12_32.lc_trk_g2_6 <X> T_12_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 518)  (632 518)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 518)  (636 518)  LC_3 Logic Functioning bit
 (39 6)  (639 518)  (639 518)  LC_3 Logic Functioning bit
 (41 6)  (641 518)  (641 518)  LC_3 Logic Functioning bit
 (42 6)  (642 518)  (642 518)  LC_3 Logic Functioning bit
 (44 6)  (644 518)  (644 518)  LC_3 Logic Functioning bit
 (45 6)  (645 518)  (645 518)  LC_3 Logic Functioning bit
 (6 7)  (606 519)  (606 519)  routing T_12_32.sp4_h_r_3 <X> T_12_32.sp4_h_l_38
 (22 7)  (622 519)  (622 519)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 519)  (625 519)  routing T_12_32.bnr_op_6 <X> T_12_32.lc_trk_g1_6
 (30 7)  (630 519)  (630 519)  routing T_12_32.lc_trk_g2_6 <X> T_12_32.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 519)  (636 519)  LC_3 Logic Functioning bit
 (39 7)  (639 519)  (639 519)  LC_3 Logic Functioning bit
 (41 7)  (641 519)  (641 519)  LC_3 Logic Functioning bit
 (42 7)  (642 519)  (642 519)  LC_3 Logic Functioning bit
 (17 8)  (617 520)  (617 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (627 520)  (627 520)  routing T_12_32.lc_trk_g1_6 <X> T_12_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 520)  (629 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 520)  (630 520)  routing T_12_32.lc_trk_g1_6 <X> T_12_32.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 520)  (632 520)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 520)  (636 520)  LC_4 Logic Functioning bit
 (39 8)  (639 520)  (639 520)  LC_4 Logic Functioning bit
 (41 8)  (641 520)  (641 520)  LC_4 Logic Functioning bit
 (42 8)  (642 520)  (642 520)  LC_4 Logic Functioning bit
 (44 8)  (644 520)  (644 520)  LC_4 Logic Functioning bit
 (45 8)  (645 520)  (645 520)  LC_4 Logic Functioning bit
 (3 9)  (603 521)  (603 521)  routing T_12_32.sp12_h_l_22 <X> T_12_32.sp12_v_b_1
 (30 9)  (630 521)  (630 521)  routing T_12_32.lc_trk_g1_6 <X> T_12_32.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 521)  (636 521)  LC_4 Logic Functioning bit
 (39 9)  (639 521)  (639 521)  LC_4 Logic Functioning bit
 (41 9)  (641 521)  (641 521)  LC_4 Logic Functioning bit
 (42 9)  (642 521)  (642 521)  LC_4 Logic Functioning bit
 (8 10)  (608 522)  (608 522)  routing T_12_32.sp4_h_r_7 <X> T_12_32.sp4_h_l_42
 (25 10)  (625 522)  (625 522)  routing T_12_32.rgt_op_6 <X> T_12_32.lc_trk_g2_6
 (27 10)  (627 522)  (627 522)  routing T_12_32.lc_trk_g3_3 <X> T_12_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 522)  (628 522)  routing T_12_32.lc_trk_g3_3 <X> T_12_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 522)  (629 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 522)  (632 522)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 522)  (636 522)  LC_5 Logic Functioning bit
 (39 10)  (639 522)  (639 522)  LC_5 Logic Functioning bit
 (41 10)  (641 522)  (641 522)  LC_5 Logic Functioning bit
 (42 10)  (642 522)  (642 522)  LC_5 Logic Functioning bit
 (45 10)  (645 522)  (645 522)  LC_5 Logic Functioning bit
 (22 11)  (622 523)  (622 523)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 523)  (624 523)  routing T_12_32.rgt_op_6 <X> T_12_32.lc_trk_g2_6
 (30 11)  (630 523)  (630 523)  routing T_12_32.lc_trk_g3_3 <X> T_12_32.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 523)  (636 523)  LC_5 Logic Functioning bit
 (39 11)  (639 523)  (639 523)  LC_5 Logic Functioning bit
 (41 11)  (641 523)  (641 523)  LC_5 Logic Functioning bit
 (42 11)  (642 523)  (642 523)  LC_5 Logic Functioning bit
 (12 12)  (612 524)  (612 524)  routing T_12_32.sp4_v_b_11 <X> T_12_32.sp4_h_r_11
 (21 12)  (621 524)  (621 524)  routing T_12_32.rgt_op_3 <X> T_12_32.lc_trk_g3_3
 (22 12)  (622 524)  (622 524)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 524)  (624 524)  routing T_12_32.rgt_op_3 <X> T_12_32.lc_trk_g3_3
 (25 12)  (625 524)  (625 524)  routing T_12_32.rgt_op_2 <X> T_12_32.lc_trk_g3_2
 (11 13)  (611 525)  (611 525)  routing T_12_32.sp4_v_b_11 <X> T_12_32.sp4_h_r_11
 (22 13)  (622 525)  (622 525)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 525)  (624 525)  routing T_12_32.rgt_op_2 <X> T_12_32.lc_trk_g3_2


LogicTile_13_32

 (5 0)  (659 512)  (659 512)  routing T_13_32.sp4_v_t_37 <X> T_13_32.sp4_h_r_0
 (13 0)  (667 512)  (667 512)  routing T_13_32.sp4_h_l_39 <X> T_13_32.sp4_v_b_2
 (14 0)  (668 512)  (668 512)  routing T_13_32.lft_op_0 <X> T_13_32.lc_trk_g0_0
 (25 0)  (679 512)  (679 512)  routing T_13_32.lft_op_2 <X> T_13_32.lc_trk_g0_2
 (27 0)  (681 512)  (681 512)  routing T_13_32.lc_trk_g3_0 <X> T_13_32.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 512)  (682 512)  routing T_13_32.lc_trk_g3_0 <X> T_13_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 512)  (683 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 512)  (685 512)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 512)  (686 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 512)  (687 512)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 512)  (688 512)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 512)  (689 512)  routing T_13_32.lc_trk_g1_5 <X> T_13_32.input_2_0
 (36 0)  (690 512)  (690 512)  LC_0 Logic Functioning bit
 (37 0)  (691 512)  (691 512)  LC_0 Logic Functioning bit
 (38 0)  (692 512)  (692 512)  LC_0 Logic Functioning bit
 (39 0)  (693 512)  (693 512)  LC_0 Logic Functioning bit
 (41 0)  (695 512)  (695 512)  LC_0 Logic Functioning bit
 (42 0)  (696 512)  (696 512)  LC_0 Logic Functioning bit
 (43 0)  (697 512)  (697 512)  LC_0 Logic Functioning bit
 (12 1)  (666 513)  (666 513)  routing T_13_32.sp4_h_l_39 <X> T_13_32.sp4_v_b_2
 (15 1)  (669 513)  (669 513)  routing T_13_32.lft_op_0 <X> T_13_32.lc_trk_g0_0
 (17 1)  (671 513)  (671 513)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (676 513)  (676 513)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 513)  (678 513)  routing T_13_32.lft_op_2 <X> T_13_32.lc_trk_g0_2
 (26 1)  (680 513)  (680 513)  routing T_13_32.lc_trk_g0_2 <X> T_13_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 513)  (683 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 513)  (685 513)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 513)  (686 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 513)  (688 513)  routing T_13_32.lc_trk_g1_5 <X> T_13_32.input_2_0
 (36 1)  (690 513)  (690 513)  LC_0 Logic Functioning bit
 (37 1)  (691 513)  (691 513)  LC_0 Logic Functioning bit
 (38 1)  (692 513)  (692 513)  LC_0 Logic Functioning bit
 (39 1)  (693 513)  (693 513)  LC_0 Logic Functioning bit
 (40 1)  (694 513)  (694 513)  LC_0 Logic Functioning bit
 (41 1)  (695 513)  (695 513)  LC_0 Logic Functioning bit
 (42 1)  (696 513)  (696 513)  LC_0 Logic Functioning bit
 (43 1)  (697 513)  (697 513)  LC_0 Logic Functioning bit
 (0 2)  (654 514)  (654 514)  routing T_13_32.glb_netwk_3 <X> T_13_32.wire_logic_cluster/lc_7/clk
 (2 2)  (656 514)  (656 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 515)  (654 515)  routing T_13_32.glb_netwk_3 <X> T_13_32.wire_logic_cluster/lc_7/clk
 (21 4)  (675 516)  (675 516)  routing T_13_32.lft_op_3 <X> T_13_32.lc_trk_g1_3
 (22 4)  (676 516)  (676 516)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 516)  (678 516)  routing T_13_32.lft_op_3 <X> T_13_32.lc_trk_g1_3
 (25 4)  (679 516)  (679 516)  routing T_13_32.sp4_v_b_10 <X> T_13_32.lc_trk_g1_2
 (27 4)  (681 516)  (681 516)  routing T_13_32.lc_trk_g1_4 <X> T_13_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 516)  (683 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 516)  (684 516)  routing T_13_32.lc_trk_g1_4 <X> T_13_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 516)  (686 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 516)  (688 516)  routing T_13_32.lc_trk_g1_2 <X> T_13_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 516)  (690 516)  LC_2 Logic Functioning bit
 (38 4)  (692 516)  (692 516)  LC_2 Logic Functioning bit
 (41 4)  (695 516)  (695 516)  LC_2 Logic Functioning bit
 (43 4)  (697 516)  (697 516)  LC_2 Logic Functioning bit
 (22 5)  (676 517)  (676 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 517)  (677 517)  routing T_13_32.sp4_v_b_10 <X> T_13_32.lc_trk_g1_2
 (25 5)  (679 517)  (679 517)  routing T_13_32.sp4_v_b_10 <X> T_13_32.lc_trk_g1_2
 (26 5)  (680 517)  (680 517)  routing T_13_32.lc_trk_g0_2 <X> T_13_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 517)  (683 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 517)  (685 517)  routing T_13_32.lc_trk_g1_2 <X> T_13_32.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 517)  (686 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 517)  (687 517)  routing T_13_32.lc_trk_g3_1 <X> T_13_32.input_2_2
 (34 5)  (688 517)  (688 517)  routing T_13_32.lc_trk_g3_1 <X> T_13_32.input_2_2
 (37 5)  (691 517)  (691 517)  LC_2 Logic Functioning bit
 (40 5)  (694 517)  (694 517)  LC_2 Logic Functioning bit
 (42 5)  (696 517)  (696 517)  LC_2 Logic Functioning bit
 (15 6)  (669 518)  (669 518)  routing T_13_32.lft_op_5 <X> T_13_32.lc_trk_g1_5
 (17 6)  (671 518)  (671 518)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 518)  (672 518)  routing T_13_32.lft_op_5 <X> T_13_32.lc_trk_g1_5
 (22 6)  (676 518)  (676 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (681 518)  (681 518)  routing T_13_32.lc_trk_g3_1 <X> T_13_32.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 518)  (682 518)  routing T_13_32.lc_trk_g3_1 <X> T_13_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 518)  (683 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 518)  (685 518)  routing T_13_32.lc_trk_g1_5 <X> T_13_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 518)  (686 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 518)  (688 518)  routing T_13_32.lc_trk_g1_5 <X> T_13_32.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 518)  (689 518)  routing T_13_32.lc_trk_g1_4 <X> T_13_32.input_2_3
 (36 6)  (690 518)  (690 518)  LC_3 Logic Functioning bit
 (37 6)  (691 518)  (691 518)  LC_3 Logic Functioning bit
 (38 6)  (692 518)  (692 518)  LC_3 Logic Functioning bit
 (39 6)  (693 518)  (693 518)  LC_3 Logic Functioning bit
 (15 7)  (669 519)  (669 519)  routing T_13_32.bot_op_4 <X> T_13_32.lc_trk_g1_4
 (17 7)  (671 519)  (671 519)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (675 519)  (675 519)  routing T_13_32.sp4_r_v_b_31 <X> T_13_32.lc_trk_g1_7
 (26 7)  (680 519)  (680 519)  routing T_13_32.lc_trk_g1_2 <X> T_13_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 519)  (681 519)  routing T_13_32.lc_trk_g1_2 <X> T_13_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 519)  (683 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 519)  (686 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 519)  (688 519)  routing T_13_32.lc_trk_g1_4 <X> T_13_32.input_2_3
 (36 7)  (690 519)  (690 519)  LC_3 Logic Functioning bit
 (37 7)  (691 519)  (691 519)  LC_3 Logic Functioning bit
 (38 7)  (692 519)  (692 519)  LC_3 Logic Functioning bit
 (5 10)  (659 522)  (659 522)  routing T_13_32.sp4_v_t_37 <X> T_13_32.sp4_h_l_43
 (14 10)  (668 522)  (668 522)  routing T_13_32.rgt_op_4 <X> T_13_32.lc_trk_g2_4
 (17 10)  (671 522)  (671 522)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 522)  (672 522)  routing T_13_32.wire_logic_cluster/lc_5/out <X> T_13_32.lc_trk_g2_5
 (26 10)  (680 522)  (680 522)  routing T_13_32.lc_trk_g2_5 <X> T_13_32.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 522)  (682 522)  routing T_13_32.lc_trk_g2_4 <X> T_13_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 522)  (683 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 522)  (684 522)  routing T_13_32.lc_trk_g2_4 <X> T_13_32.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 522)  (685 522)  routing T_13_32.lc_trk_g1_7 <X> T_13_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 522)  (686 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 522)  (688 522)  routing T_13_32.lc_trk_g1_7 <X> T_13_32.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 522)  (692 522)  LC_5 Logic Functioning bit
 (41 10)  (695 522)  (695 522)  LC_5 Logic Functioning bit
 (43 10)  (697 522)  (697 522)  LC_5 Logic Functioning bit
 (45 10)  (699 522)  (699 522)  LC_5 Logic Functioning bit
 (4 11)  (658 523)  (658 523)  routing T_13_32.sp4_v_t_37 <X> T_13_32.sp4_h_l_43
 (6 11)  (660 523)  (660 523)  routing T_13_32.sp4_v_t_37 <X> T_13_32.sp4_h_l_43
 (15 11)  (669 523)  (669 523)  routing T_13_32.rgt_op_4 <X> T_13_32.lc_trk_g2_4
 (17 11)  (671 523)  (671 523)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (682 523)  (682 523)  routing T_13_32.lc_trk_g2_5 <X> T_13_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 523)  (683 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 523)  (685 523)  routing T_13_32.lc_trk_g1_7 <X> T_13_32.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 523)  (686 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 523)  (687 523)  routing T_13_32.lc_trk_g3_2 <X> T_13_32.input_2_5
 (34 11)  (688 523)  (688 523)  routing T_13_32.lc_trk_g3_2 <X> T_13_32.input_2_5
 (35 11)  (689 523)  (689 523)  routing T_13_32.lc_trk_g3_2 <X> T_13_32.input_2_5
 (39 11)  (693 523)  (693 523)  LC_5 Logic Functioning bit
 (40 11)  (694 523)  (694 523)  LC_5 Logic Functioning bit
 (43 11)  (697 523)  (697 523)  LC_5 Logic Functioning bit
 (52 11)  (706 523)  (706 523)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (668 524)  (668 524)  routing T_13_32.bnl_op_0 <X> T_13_32.lc_trk_g3_0
 (16 12)  (670 524)  (670 524)  routing T_13_32.sp4_v_t_12 <X> T_13_32.lc_trk_g3_1
 (17 12)  (671 524)  (671 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 524)  (672 524)  routing T_13_32.sp4_v_t_12 <X> T_13_32.lc_trk_g3_1
 (21 12)  (675 524)  (675 524)  routing T_13_32.bnl_op_3 <X> T_13_32.lc_trk_g3_3
 (22 12)  (676 524)  (676 524)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (681 524)  (681 524)  routing T_13_32.lc_trk_g1_4 <X> T_13_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 524)  (683 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 524)  (684 524)  routing T_13_32.lc_trk_g1_4 <X> T_13_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 524)  (686 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 524)  (688 524)  routing T_13_32.lc_trk_g1_2 <X> T_13_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 524)  (690 524)  LC_6 Logic Functioning bit
 (38 12)  (692 524)  (692 524)  LC_6 Logic Functioning bit
 (41 12)  (695 524)  (695 524)  LC_6 Logic Functioning bit
 (43 12)  (697 524)  (697 524)  LC_6 Logic Functioning bit
 (14 13)  (668 525)  (668 525)  routing T_13_32.bnl_op_0 <X> T_13_32.lc_trk_g3_0
 (17 13)  (671 525)  (671 525)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (675 525)  (675 525)  routing T_13_32.bnl_op_3 <X> T_13_32.lc_trk_g3_3
 (22 13)  (676 525)  (676 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 525)  (677 525)  routing T_13_32.sp4_h_l_15 <X> T_13_32.lc_trk_g3_2
 (24 13)  (678 525)  (678 525)  routing T_13_32.sp4_h_l_15 <X> T_13_32.lc_trk_g3_2
 (25 13)  (679 525)  (679 525)  routing T_13_32.sp4_h_l_15 <X> T_13_32.lc_trk_g3_2
 (26 13)  (680 525)  (680 525)  routing T_13_32.lc_trk_g1_3 <X> T_13_32.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 525)  (681 525)  routing T_13_32.lc_trk_g1_3 <X> T_13_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 525)  (683 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 525)  (685 525)  routing T_13_32.lc_trk_g1_2 <X> T_13_32.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 525)  (686 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 525)  (687 525)  routing T_13_32.lc_trk_g3_1 <X> T_13_32.input_2_6
 (34 13)  (688 525)  (688 525)  routing T_13_32.lc_trk_g3_1 <X> T_13_32.input_2_6
 (37 13)  (691 525)  (691 525)  LC_6 Logic Functioning bit
 (40 13)  (694 525)  (694 525)  LC_6 Logic Functioning bit
 (42 13)  (696 525)  (696 525)  LC_6 Logic Functioning bit
 (25 14)  (679 526)  (679 526)  routing T_13_32.bnl_op_6 <X> T_13_32.lc_trk_g3_6
 (29 14)  (683 526)  (683 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 526)  (686 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 526)  (687 526)  routing T_13_32.lc_trk_g3_3 <X> T_13_32.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 526)  (688 526)  routing T_13_32.lc_trk_g3_3 <X> T_13_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 526)  (690 526)  LC_7 Logic Functioning bit
 (37 14)  (691 526)  (691 526)  LC_7 Logic Functioning bit
 (38 14)  (692 526)  (692 526)  LC_7 Logic Functioning bit
 (39 14)  (693 526)  (693 526)  LC_7 Logic Functioning bit
 (41 14)  (695 526)  (695 526)  LC_7 Logic Functioning bit
 (43 14)  (697 526)  (697 526)  LC_7 Logic Functioning bit
 (22 15)  (676 527)  (676 527)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 527)  (679 527)  routing T_13_32.bnl_op_6 <X> T_13_32.lc_trk_g3_6
 (31 15)  (685 527)  (685 527)  routing T_13_32.lc_trk_g3_3 <X> T_13_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 527)  (690 527)  LC_7 Logic Functioning bit
 (37 15)  (691 527)  (691 527)  LC_7 Logic Functioning bit
 (38 15)  (692 527)  (692 527)  LC_7 Logic Functioning bit
 (39 15)  (693 527)  (693 527)  LC_7 Logic Functioning bit
 (41 15)  (695 527)  (695 527)  LC_7 Logic Functioning bit
 (43 15)  (697 527)  (697 527)  LC_7 Logic Functioning bit


LogicTile_14_32

 (4 0)  (712 512)  (712 512)  routing T_14_32.sp4_h_l_37 <X> T_14_32.sp4_v_b_0
 (5 1)  (713 513)  (713 513)  routing T_14_32.sp4_h_l_37 <X> T_14_32.sp4_v_b_0
 (0 2)  (708 514)  (708 514)  routing T_14_32.glb_netwk_3 <X> T_14_32.wire_logic_cluster/lc_7/clk
 (2 2)  (710 514)  (710 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (723 514)  (723 514)  routing T_14_32.sp4_h_r_13 <X> T_14_32.lc_trk_g0_5
 (16 2)  (724 514)  (724 514)  routing T_14_32.sp4_h_r_13 <X> T_14_32.lc_trk_g0_5
 (17 2)  (725 514)  (725 514)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 514)  (726 514)  routing T_14_32.sp4_h_r_13 <X> T_14_32.lc_trk_g0_5
 (26 2)  (734 514)  (734 514)  routing T_14_32.lc_trk_g0_5 <X> T_14_32.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 514)  (736 514)  routing T_14_32.lc_trk_g2_6 <X> T_14_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 514)  (737 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 514)  (738 514)  routing T_14_32.lc_trk_g2_6 <X> T_14_32.wire_logic_cluster/lc_1/in_1
 (47 2)  (755 514)  (755 514)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (759 514)  (759 514)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (761 514)  (761 514)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (708 515)  (708 515)  routing T_14_32.glb_netwk_3 <X> T_14_32.wire_logic_cluster/lc_7/clk
 (29 3)  (737 515)  (737 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 515)  (738 515)  routing T_14_32.lc_trk_g2_6 <X> T_14_32.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 515)  (744 515)  LC_1 Logic Functioning bit
 (38 3)  (746 515)  (746 515)  LC_1 Logic Functioning bit
 (41 3)  (749 515)  (749 515)  LC_1 Logic Functioning bit
 (43 3)  (751 515)  (751 515)  LC_1 Logic Functioning bit
 (29 4)  (737 516)  (737 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 516)  (738 516)  routing T_14_32.lc_trk_g0_5 <X> T_14_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 516)  (740 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 516)  (741 516)  routing T_14_32.lc_trk_g3_2 <X> T_14_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 516)  (742 516)  routing T_14_32.lc_trk_g3_2 <X> T_14_32.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 516)  (743 516)  routing T_14_32.lc_trk_g2_6 <X> T_14_32.input_2_2
 (37 4)  (745 516)  (745 516)  LC_2 Logic Functioning bit
 (38 4)  (746 516)  (746 516)  LC_2 Logic Functioning bit
 (39 4)  (747 516)  (747 516)  LC_2 Logic Functioning bit
 (42 4)  (750 516)  (750 516)  LC_2 Logic Functioning bit
 (45 4)  (753 516)  (753 516)  LC_2 Logic Functioning bit
 (15 5)  (723 517)  (723 517)  routing T_14_32.sp4_v_t_5 <X> T_14_32.lc_trk_g1_0
 (16 5)  (724 517)  (724 517)  routing T_14_32.sp4_v_t_5 <X> T_14_32.lc_trk_g1_0
 (17 5)  (725 517)  (725 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (31 5)  (739 517)  (739 517)  routing T_14_32.lc_trk_g3_2 <X> T_14_32.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 517)  (740 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (741 517)  (741 517)  routing T_14_32.lc_trk_g2_6 <X> T_14_32.input_2_2
 (35 5)  (743 517)  (743 517)  routing T_14_32.lc_trk_g2_6 <X> T_14_32.input_2_2
 (37 5)  (745 517)  (745 517)  LC_2 Logic Functioning bit
 (38 5)  (746 517)  (746 517)  LC_2 Logic Functioning bit
 (39 5)  (747 517)  (747 517)  LC_2 Logic Functioning bit
 (42 5)  (750 517)  (750 517)  LC_2 Logic Functioning bit
 (51 5)  (759 517)  (759 517)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (725 518)  (725 518)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 518)  (726 518)  routing T_14_32.bnr_op_5 <X> T_14_32.lc_trk_g1_5
 (18 7)  (726 519)  (726 519)  routing T_14_32.bnr_op_5 <X> T_14_32.lc_trk_g1_5
 (22 7)  (730 519)  (730 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (733 519)  (733 519)  routing T_14_32.sp4_r_v_b_30 <X> T_14_32.lc_trk_g1_6
 (21 8)  (729 520)  (729 520)  routing T_14_32.sp4_h_r_35 <X> T_14_32.lc_trk_g2_3
 (22 8)  (730 520)  (730 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (731 520)  (731 520)  routing T_14_32.sp4_h_r_35 <X> T_14_32.lc_trk_g2_3
 (24 8)  (732 520)  (732 520)  routing T_14_32.sp4_h_r_35 <X> T_14_32.lc_trk_g2_3
 (27 8)  (735 520)  (735 520)  routing T_14_32.lc_trk_g1_6 <X> T_14_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 520)  (737 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 520)  (738 520)  routing T_14_32.lc_trk_g1_6 <X> T_14_32.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 520)  (740 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 520)  (742 520)  routing T_14_32.lc_trk_g1_0 <X> T_14_32.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 520)  (743 520)  routing T_14_32.lc_trk_g1_5 <X> T_14_32.input_2_4
 (43 8)  (751 520)  (751 520)  LC_4 Logic Functioning bit
 (3 9)  (711 521)  (711 521)  routing T_14_32.sp12_h_l_22 <X> T_14_32.sp12_v_b_1
 (15 9)  (723 521)  (723 521)  routing T_14_32.sp4_v_t_29 <X> T_14_32.lc_trk_g2_0
 (16 9)  (724 521)  (724 521)  routing T_14_32.sp4_v_t_29 <X> T_14_32.lc_trk_g2_0
 (17 9)  (725 521)  (725 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (734 521)  (734 521)  routing T_14_32.lc_trk_g3_3 <X> T_14_32.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 521)  (735 521)  routing T_14_32.lc_trk_g3_3 <X> T_14_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 521)  (736 521)  routing T_14_32.lc_trk_g3_3 <X> T_14_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 521)  (737 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 521)  (738 521)  routing T_14_32.lc_trk_g1_6 <X> T_14_32.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 521)  (740 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 521)  (742 521)  routing T_14_32.lc_trk_g1_5 <X> T_14_32.input_2_4
 (37 9)  (745 521)  (745 521)  LC_4 Logic Functioning bit
 (39 9)  (747 521)  (747 521)  LC_4 Logic Functioning bit
 (40 9)  (748 521)  (748 521)  LC_4 Logic Functioning bit
 (42 9)  (750 521)  (750 521)  LC_4 Logic Functioning bit
 (43 9)  (751 521)  (751 521)  LC_4 Logic Functioning bit
 (22 11)  (730 523)  (730 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 523)  (733 523)  routing T_14_32.sp4_r_v_b_38 <X> T_14_32.lc_trk_g2_6
 (21 12)  (729 524)  (729 524)  routing T_14_32.rgt_op_3 <X> T_14_32.lc_trk_g3_3
 (22 12)  (730 524)  (730 524)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 524)  (732 524)  routing T_14_32.rgt_op_3 <X> T_14_32.lc_trk_g3_3
 (25 12)  (733 524)  (733 524)  routing T_14_32.wire_logic_cluster/lc_2/out <X> T_14_32.lc_trk_g3_2
 (28 12)  (736 524)  (736 524)  routing T_14_32.lc_trk_g2_3 <X> T_14_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 524)  (737 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 524)  (739 524)  routing T_14_32.lc_trk_g3_6 <X> T_14_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 524)  (740 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 524)  (741 524)  routing T_14_32.lc_trk_g3_6 <X> T_14_32.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 524)  (742 524)  routing T_14_32.lc_trk_g3_6 <X> T_14_32.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 524)  (743 524)  routing T_14_32.lc_trk_g2_6 <X> T_14_32.input_2_6
 (38 12)  (746 524)  (746 524)  LC_6 Logic Functioning bit
 (39 12)  (747 524)  (747 524)  LC_6 Logic Functioning bit
 (45 12)  (753 524)  (753 524)  LC_6 Logic Functioning bit
 (22 13)  (730 525)  (730 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (736 525)  (736 525)  routing T_14_32.lc_trk_g2_0 <X> T_14_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 525)  (737 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 525)  (738 525)  routing T_14_32.lc_trk_g2_3 <X> T_14_32.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 525)  (739 525)  routing T_14_32.lc_trk_g3_6 <X> T_14_32.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 525)  (740 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 525)  (741 525)  routing T_14_32.lc_trk_g2_6 <X> T_14_32.input_2_6
 (35 13)  (743 525)  (743 525)  routing T_14_32.lc_trk_g2_6 <X> T_14_32.input_2_6
 (36 13)  (744 525)  (744 525)  LC_6 Logic Functioning bit
 (38 13)  (746 525)  (746 525)  LC_6 Logic Functioning bit
 (39 13)  (747 525)  (747 525)  LC_6 Logic Functioning bit
 (43 13)  (751 525)  (751 525)  LC_6 Logic Functioning bit
 (52 13)  (760 525)  (760 525)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (25 14)  (733 526)  (733 526)  routing T_14_32.wire_logic_cluster/lc_6/out <X> T_14_32.lc_trk_g3_6
 (22 15)  (730 527)  (730 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_32

 (17 0)  (779 512)  (779 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (762 514)  (762 514)  routing T_15_32.glb_netwk_3 <X> T_15_32.wire_logic_cluster/lc_7/clk
 (2 2)  (764 514)  (764 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 514)  (776 514)  routing T_15_32.wire_logic_cluster/lc_4/out <X> T_15_32.lc_trk_g0_4
 (21 2)  (783 514)  (783 514)  routing T_15_32.bnr_op_7 <X> T_15_32.lc_trk_g0_7
 (22 2)  (784 514)  (784 514)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (762 515)  (762 515)  routing T_15_32.glb_netwk_3 <X> T_15_32.wire_logic_cluster/lc_7/clk
 (13 3)  (775 515)  (775 515)  routing T_15_32.sp4_v_b_9 <X> T_15_32.sp4_h_l_39
 (17 3)  (779 515)  (779 515)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (783 515)  (783 515)  routing T_15_32.bnr_op_7 <X> T_15_32.lc_trk_g0_7
 (15 4)  (777 516)  (777 516)  routing T_15_32.bot_op_1 <X> T_15_32.lc_trk_g1_1
 (17 4)  (779 516)  (779 516)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (788 516)  (788 516)  routing T_15_32.lc_trk_g0_4 <X> T_15_32.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 516)  (790 516)  routing T_15_32.lc_trk_g2_5 <X> T_15_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 516)  (791 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 516)  (792 516)  routing T_15_32.lc_trk_g2_5 <X> T_15_32.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 516)  (793 516)  routing T_15_32.lc_trk_g1_4 <X> T_15_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 516)  (794 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 516)  (796 516)  routing T_15_32.lc_trk_g1_4 <X> T_15_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 516)  (798 516)  LC_2 Logic Functioning bit
 (38 4)  (800 516)  (800 516)  LC_2 Logic Functioning bit
 (41 4)  (803 516)  (803 516)  LC_2 Logic Functioning bit
 (43 4)  (805 516)  (805 516)  LC_2 Logic Functioning bit
 (29 5)  (791 517)  (791 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 517)  (799 517)  LC_2 Logic Functioning bit
 (39 5)  (801 517)  (801 517)  LC_2 Logic Functioning bit
 (41 5)  (803 517)  (803 517)  LC_2 Logic Functioning bit
 (43 5)  (805 517)  (805 517)  LC_2 Logic Functioning bit
 (21 6)  (783 518)  (783 518)  routing T_15_32.wire_logic_cluster/lc_7/out <X> T_15_32.lc_trk_g1_7
 (22 6)  (784 518)  (784 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 518)  (788 518)  routing T_15_32.lc_trk_g3_4 <X> T_15_32.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 518)  (789 518)  routing T_15_32.lc_trk_g1_1 <X> T_15_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 518)  (791 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 518)  (794 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 518)  (795 518)  routing T_15_32.lc_trk_g3_3 <X> T_15_32.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 518)  (796 518)  routing T_15_32.lc_trk_g3_3 <X> T_15_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 518)  (798 518)  LC_3 Logic Functioning bit
 (38 6)  (800 518)  (800 518)  LC_3 Logic Functioning bit
 (43 6)  (805 518)  (805 518)  LC_3 Logic Functioning bit
 (50 6)  (812 518)  (812 518)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (776 519)  (776 519)  routing T_15_32.sp4_r_v_b_28 <X> T_15_32.lc_trk_g1_4
 (17 7)  (779 519)  (779 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (789 519)  (789 519)  routing T_15_32.lc_trk_g3_4 <X> T_15_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 519)  (790 519)  routing T_15_32.lc_trk_g3_4 <X> T_15_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 519)  (791 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 519)  (793 519)  routing T_15_32.lc_trk_g3_3 <X> T_15_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 519)  (798 519)  LC_3 Logic Functioning bit
 (38 7)  (800 519)  (800 519)  LC_3 Logic Functioning bit
 (40 7)  (802 519)  (802 519)  LC_3 Logic Functioning bit
 (42 7)  (804 519)  (804 519)  LC_3 Logic Functioning bit
 (43 7)  (805 519)  (805 519)  LC_3 Logic Functioning bit
 (22 8)  (784 520)  (784 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (788 520)  (788 520)  routing T_15_32.lc_trk_g0_4 <X> T_15_32.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 520)  (791 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 520)  (793 520)  routing T_15_32.lc_trk_g0_7 <X> T_15_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 520)  (794 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 520)  (798 520)  LC_4 Logic Functioning bit
 (41 8)  (803 520)  (803 520)  LC_4 Logic Functioning bit
 (43 8)  (805 520)  (805 520)  LC_4 Logic Functioning bit
 (45 8)  (807 520)  (807 520)  LC_4 Logic Functioning bit
 (14 9)  (776 521)  (776 521)  routing T_15_32.sp4_h_r_24 <X> T_15_32.lc_trk_g2_0
 (15 9)  (777 521)  (777 521)  routing T_15_32.sp4_h_r_24 <X> T_15_32.lc_trk_g2_0
 (16 9)  (778 521)  (778 521)  routing T_15_32.sp4_h_r_24 <X> T_15_32.lc_trk_g2_0
 (17 9)  (779 521)  (779 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (29 9)  (791 521)  (791 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 521)  (793 521)  routing T_15_32.lc_trk_g0_7 <X> T_15_32.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 521)  (794 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (795 521)  (795 521)  routing T_15_32.lc_trk_g2_0 <X> T_15_32.input_2_4
 (36 9)  (798 521)  (798 521)  LC_4 Logic Functioning bit
 (40 9)  (802 521)  (802 521)  LC_4 Logic Functioning bit
 (42 9)  (804 521)  (804 521)  LC_4 Logic Functioning bit
 (16 10)  (778 522)  (778 522)  routing T_15_32.sp4_v_b_37 <X> T_15_32.lc_trk_g2_5
 (17 10)  (779 522)  (779 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 522)  (780 522)  routing T_15_32.sp4_v_b_37 <X> T_15_32.lc_trk_g2_5
 (18 11)  (780 523)  (780 523)  routing T_15_32.sp4_v_b_37 <X> T_15_32.lc_trk_g2_5
 (22 12)  (784 524)  (784 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (783 525)  (783 525)  routing T_15_32.sp4_r_v_b_43 <X> T_15_32.lc_trk_g3_3
 (28 14)  (790 526)  (790 526)  routing T_15_32.lc_trk_g2_0 <X> T_15_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 526)  (791 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 526)  (793 526)  routing T_15_32.lc_trk_g1_7 <X> T_15_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 526)  (794 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 526)  (796 526)  routing T_15_32.lc_trk_g1_7 <X> T_15_32.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 526)  (797 526)  routing T_15_32.lc_trk_g0_7 <X> T_15_32.input_2_7
 (37 14)  (799 526)  (799 526)  LC_7 Logic Functioning bit
 (38 14)  (800 526)  (800 526)  LC_7 Logic Functioning bit
 (39 14)  (801 526)  (801 526)  LC_7 Logic Functioning bit
 (42 14)  (804 526)  (804 526)  LC_7 Logic Functioning bit
 (45 14)  (807 526)  (807 526)  LC_7 Logic Functioning bit
 (52 14)  (814 526)  (814 526)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (776 527)  (776 527)  routing T_15_32.sp4_r_v_b_44 <X> T_15_32.lc_trk_g3_4
 (17 15)  (779 527)  (779 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (788 527)  (788 527)  routing T_15_32.lc_trk_g2_3 <X> T_15_32.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 527)  (790 527)  routing T_15_32.lc_trk_g2_3 <X> T_15_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 527)  (791 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 527)  (793 527)  routing T_15_32.lc_trk_g1_7 <X> T_15_32.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 527)  (794 527)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (797 527)  (797 527)  routing T_15_32.lc_trk_g0_7 <X> T_15_32.input_2_7
 (38 15)  (800 527)  (800 527)  LC_7 Logic Functioning bit
 (39 15)  (801 527)  (801 527)  LC_7 Logic Functioning bit


LogicTile_16_32

 (22 2)  (838 514)  (838 514)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 514)  (840 514)  routing T_16_32.bot_op_7 <X> T_16_32.lc_trk_g0_7
 (26 2)  (842 514)  (842 514)  routing T_16_32.lc_trk_g0_7 <X> T_16_32.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 514)  (843 514)  routing T_16_32.lc_trk_g1_3 <X> T_16_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 514)  (845 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 514)  (847 514)  routing T_16_32.lc_trk_g3_7 <X> T_16_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 514)  (848 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 514)  (849 514)  routing T_16_32.lc_trk_g3_7 <X> T_16_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 514)  (850 514)  routing T_16_32.lc_trk_g3_7 <X> T_16_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 514)  (852 514)  LC_1 Logic Functioning bit
 (38 2)  (854 514)  (854 514)  LC_1 Logic Functioning bit
 (41 2)  (857 514)  (857 514)  LC_1 Logic Functioning bit
 (43 2)  (859 514)  (859 514)  LC_1 Logic Functioning bit
 (48 2)  (864 514)  (864 514)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (52 2)  (868 514)  (868 514)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (869 514)  (869 514)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (842 515)  (842 515)  routing T_16_32.lc_trk_g0_7 <X> T_16_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 515)  (845 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 515)  (846 515)  routing T_16_32.lc_trk_g1_3 <X> T_16_32.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 515)  (847 515)  routing T_16_32.lc_trk_g3_7 <X> T_16_32.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 515)  (853 515)  LC_1 Logic Functioning bit
 (39 3)  (855 515)  (855 515)  LC_1 Logic Functioning bit
 (51 3)  (867 515)  (867 515)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (837 516)  (837 516)  routing T_16_32.sp4_v_b_11 <X> T_16_32.lc_trk_g1_3
 (22 4)  (838 516)  (838 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (839 516)  (839 516)  routing T_16_32.sp4_v_b_11 <X> T_16_32.lc_trk_g1_3
 (21 5)  (837 517)  (837 517)  routing T_16_32.sp4_v_b_11 <X> T_16_32.lc_trk_g1_3
 (5 6)  (821 518)  (821 518)  routing T_16_32.sp4_v_b_3 <X> T_16_32.sp4_h_l_38
 (11 8)  (827 520)  (827 520)  routing T_16_32.sp4_h_l_39 <X> T_16_32.sp4_v_b_8
 (13 8)  (829 520)  (829 520)  routing T_16_32.sp4_h_l_39 <X> T_16_32.sp4_v_b_8
 (12 9)  (828 521)  (828 521)  routing T_16_32.sp4_h_l_39 <X> T_16_32.sp4_v_b_8
 (10 10)  (826 522)  (826 522)  routing T_16_32.sp4_v_b_2 <X> T_16_32.sp4_h_l_42
 (22 14)  (838 526)  (838 526)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 526)  (839 526)  routing T_16_32.sp12_v_t_12 <X> T_16_32.lc_trk_g3_7


LogicTile_1_31

 (21 0)  (39 496)  (39 496)  routing T_1_31.sp4_h_r_19 <X> T_1_31.lc_trk_g0_3
 (22 0)  (40 496)  (40 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (41 496)  (41 496)  routing T_1_31.sp4_h_r_19 <X> T_1_31.lc_trk_g0_3
 (24 0)  (42 496)  (42 496)  routing T_1_31.sp4_h_r_19 <X> T_1_31.lc_trk_g0_3
 (29 0)  (47 496)  (47 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 496)  (49 496)  routing T_1_31.lc_trk_g2_7 <X> T_1_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 496)  (50 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 496)  (51 496)  routing T_1_31.lc_trk_g2_7 <X> T_1_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 496)  (54 496)  LC_0 Logic Functioning bit
 (38 0)  (56 496)  (56 496)  LC_0 Logic Functioning bit
 (45 0)  (63 496)  (63 496)  LC_0 Logic Functioning bit
 (46 0)  (64 496)  (64 496)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (39 497)  (39 497)  routing T_1_31.sp4_h_r_19 <X> T_1_31.lc_trk_g0_3
 (30 1)  (48 497)  (48 497)  routing T_1_31.lc_trk_g0_3 <X> T_1_31.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 497)  (49 497)  routing T_1_31.lc_trk_g2_7 <X> T_1_31.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 497)  (54 497)  LC_0 Logic Functioning bit
 (38 1)  (56 497)  (56 497)  LC_0 Logic Functioning bit
 (44 1)  (62 497)  (62 497)  LC_0 Logic Functioning bit
 (46 1)  (64 497)  (64 497)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (18 498)  (18 498)  routing T_1_31.glb_netwk_3 <X> T_1_31.wire_logic_cluster/lc_7/clk
 (2 2)  (20 498)  (20 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 499)  (18 499)  routing T_1_31.glb_netwk_3 <X> T_1_31.wire_logic_cluster/lc_7/clk
 (21 10)  (39 506)  (39 506)  routing T_1_31.sp12_v_b_7 <X> T_1_31.lc_trk_g2_7
 (22 10)  (40 506)  (40 506)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (42 506)  (42 506)  routing T_1_31.sp12_v_b_7 <X> T_1_31.lc_trk_g2_7
 (21 11)  (39 507)  (39 507)  routing T_1_31.sp12_v_b_7 <X> T_1_31.lc_trk_g2_7
 (0 14)  (18 510)  (18 510)  routing T_1_31.lc_trk_g3_5 <X> T_1_31.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 510)  (19 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (33 510)  (33 510)  routing T_1_31.sp4_h_r_45 <X> T_1_31.lc_trk_g3_5
 (16 14)  (34 510)  (34 510)  routing T_1_31.sp4_h_r_45 <X> T_1_31.lc_trk_g3_5
 (17 14)  (35 510)  (35 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (36 510)  (36 510)  routing T_1_31.sp4_h_r_45 <X> T_1_31.lc_trk_g3_5
 (0 15)  (18 511)  (18 511)  routing T_1_31.lc_trk_g3_5 <X> T_1_31.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 511)  (19 511)  routing T_1_31.lc_trk_g3_5 <X> T_1_31.wire_logic_cluster/lc_7/s_r
 (18 15)  (36 511)  (36 511)  routing T_1_31.sp4_h_r_45 <X> T_1_31.lc_trk_g3_5


LogicTile_2_31

 (14 0)  (86 496)  (86 496)  routing T_2_31.wire_logic_cluster/lc_0/out <X> T_2_31.lc_trk_g0_0
 (26 0)  (98 496)  (98 496)  routing T_2_31.lc_trk_g2_6 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 496)  (99 496)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 496)  (100 496)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 496)  (101 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 496)  (102 496)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 496)  (103 496)  routing T_2_31.lc_trk_g1_4 <X> T_2_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 496)  (104 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 496)  (106 496)  routing T_2_31.lc_trk_g1_4 <X> T_2_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 496)  (108 496)  LC_0 Logic Functioning bit
 (43 0)  (115 496)  (115 496)  LC_0 Logic Functioning bit
 (45 0)  (117 496)  (117 496)  LC_0 Logic Functioning bit
 (48 0)  (120 496)  (120 496)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (89 497)  (89 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (98 497)  (98 497)  routing T_2_31.lc_trk_g2_6 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 497)  (100 497)  routing T_2_31.lc_trk_g2_6 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 497)  (101 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 497)  (102 497)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 497)  (104 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 497)  (108 497)  LC_0 Logic Functioning bit
 (37 1)  (109 497)  (109 497)  LC_0 Logic Functioning bit
 (43 1)  (115 497)  (115 497)  LC_0 Logic Functioning bit
 (44 1)  (116 497)  (116 497)  LC_0 Logic Functioning bit
 (0 2)  (72 498)  (72 498)  routing T_2_31.glb_netwk_3 <X> T_2_31.wire_logic_cluster/lc_7/clk
 (2 2)  (74 498)  (74 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 499)  (72 499)  routing T_2_31.glb_netwk_3 <X> T_2_31.wire_logic_cluster/lc_7/clk
 (14 7)  (86 503)  (86 503)  routing T_2_31.sp4_r_v_b_28 <X> T_2_31.lc_trk_g1_4
 (17 7)  (89 503)  (89 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (11 11)  (83 507)  (83 507)  routing T_2_31.sp4_h_r_8 <X> T_2_31.sp4_h_l_45
 (22 11)  (94 507)  (94 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (97 507)  (97 507)  routing T_2_31.sp4_r_v_b_38 <X> T_2_31.lc_trk_g2_6
 (0 14)  (72 510)  (72 510)  routing T_2_31.lc_trk_g3_5 <X> T_2_31.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 510)  (73 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (89 510)  (89 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (72 511)  (72 511)  routing T_2_31.lc_trk_g3_5 <X> T_2_31.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 511)  (73 511)  routing T_2_31.lc_trk_g3_5 <X> T_2_31.wire_logic_cluster/lc_7/s_r
 (18 15)  (90 511)  (90 511)  routing T_2_31.sp4_r_v_b_45 <X> T_2_31.lc_trk_g3_5
 (22 15)  (94 511)  (94 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_h_r_0 <X> T_3_31.sp12_v_b_0
 (27 0)  (153 496)  (153 496)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 496)  (155 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 496)  (156 496)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 496)  (158 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 496)  (159 496)  routing T_3_31.lc_trk_g3_0 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 496)  (160 496)  routing T_3_31.lc_trk_g3_0 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 496)  (162 496)  LC_0 Logic Functioning bit
 (38 0)  (164 496)  (164 496)  LC_0 Logic Functioning bit
 (45 0)  (171 496)  (171 496)  LC_0 Logic Functioning bit
 (47 0)  (173 496)  (173 496)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (129 497)  (129 497)  routing T_3_31.sp12_h_r_0 <X> T_3_31.sp12_v_b_0
 (30 1)  (156 497)  (156 497)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 497)  (162 497)  LC_0 Logic Functioning bit
 (38 1)  (164 497)  (164 497)  LC_0 Logic Functioning bit
 (44 1)  (170 497)  (170 497)  LC_0 Logic Functioning bit
 (46 1)  (172 497)  (172 497)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (179 497)  (179 497)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (126 498)  (126 498)  routing T_3_31.glb_netwk_3 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (2 2)  (128 498)  (128 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (126 499)  (126 499)  routing T_3_31.glb_netwk_3 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (15 6)  (141 502)  (141 502)  routing T_3_31.sp4_h_r_13 <X> T_3_31.lc_trk_g1_5
 (16 6)  (142 502)  (142 502)  routing T_3_31.sp4_h_r_13 <X> T_3_31.lc_trk_g1_5
 (17 6)  (143 502)  (143 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (144 502)  (144 502)  routing T_3_31.sp4_h_r_13 <X> T_3_31.lc_trk_g1_5
 (25 6)  (151 502)  (151 502)  routing T_3_31.bnr_op_6 <X> T_3_31.lc_trk_g1_6
 (22 7)  (148 503)  (148 503)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (151 503)  (151 503)  routing T_3_31.bnr_op_6 <X> T_3_31.lc_trk_g1_6
 (14 12)  (140 508)  (140 508)  routing T_3_31.sp4_v_b_24 <X> T_3_31.lc_trk_g3_0
 (16 13)  (142 509)  (142 509)  routing T_3_31.sp4_v_b_24 <X> T_3_31.lc_trk_g3_0
 (17 13)  (143 509)  (143 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (1 14)  (127 510)  (127 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (126 511)  (126 511)  routing T_3_31.lc_trk_g1_5 <X> T_3_31.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 511)  (127 511)  routing T_3_31.lc_trk_g1_5 <X> T_3_31.wire_logic_cluster/lc_7/s_r


LogicTile_4_31

 (14 0)  (194 496)  (194 496)  routing T_4_31.wire_logic_cluster/lc_0/out <X> T_4_31.lc_trk_g0_0
 (22 0)  (202 496)  (202 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (208 496)  (208 496)  routing T_4_31.lc_trk_g2_7 <X> T_4_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 496)  (209 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 496)  (210 496)  routing T_4_31.lc_trk_g2_7 <X> T_4_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 496)  (212 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 496)  (213 496)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 496)  (214 496)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 496)  (216 496)  LC_0 Logic Functioning bit
 (37 0)  (217 496)  (217 496)  LC_0 Logic Functioning bit
 (38 0)  (218 496)  (218 496)  LC_0 Logic Functioning bit
 (39 0)  (219 496)  (219 496)  LC_0 Logic Functioning bit
 (45 0)  (225 496)  (225 496)  LC_0 Logic Functioning bit
 (53 0)  (233 496)  (233 496)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (184 497)  (184 497)  routing T_4_31.sp4_v_t_42 <X> T_4_31.sp4_h_r_0
 (17 1)  (197 497)  (197 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (209 497)  (209 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 497)  (210 497)  routing T_4_31.lc_trk_g2_7 <X> T_4_31.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 497)  (211 497)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_0/in_3
 (0 2)  (180 498)  (180 498)  routing T_4_31.glb_netwk_3 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (2 2)  (182 498)  (182 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (201 498)  (201 498)  routing T_4_31.wire_logic_cluster/lc_7/out <X> T_4_31.lc_trk_g0_7
 (22 2)  (202 498)  (202 498)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (209 498)  (209 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 498)  (212 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 498)  (214 498)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 498)  (216 498)  LC_1 Logic Functioning bit
 (38 2)  (218 498)  (218 498)  LC_1 Logic Functioning bit
 (0 3)  (180 499)  (180 499)  routing T_4_31.glb_netwk_3 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (14 3)  (194 499)  (194 499)  routing T_4_31.sp4_h_r_4 <X> T_4_31.lc_trk_g0_4
 (15 3)  (195 499)  (195 499)  routing T_4_31.sp4_h_r_4 <X> T_4_31.lc_trk_g0_4
 (16 3)  (196 499)  (196 499)  routing T_4_31.sp4_h_r_4 <X> T_4_31.lc_trk_g0_4
 (17 3)  (197 499)  (197 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (31 3)  (211 499)  (211 499)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 499)  (216 499)  LC_1 Logic Functioning bit
 (38 3)  (218 499)  (218 499)  LC_1 Logic Functioning bit
 (12 4)  (192 500)  (192 500)  routing T_4_31.sp4_v_b_5 <X> T_4_31.sp4_h_r_5
 (21 4)  (201 500)  (201 500)  routing T_4_31.wire_logic_cluster/lc_3/out <X> T_4_31.lc_trk_g1_3
 (22 4)  (202 500)  (202 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (206 500)  (206 500)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_2/in_0
 (29 4)  (209 500)  (209 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 500)  (211 500)  routing T_4_31.lc_trk_g2_7 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 500)  (212 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 500)  (213 500)  routing T_4_31.lc_trk_g2_7 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 500)  (216 500)  LC_2 Logic Functioning bit
 (37 4)  (217 500)  (217 500)  LC_2 Logic Functioning bit
 (38 4)  (218 500)  (218 500)  LC_2 Logic Functioning bit
 (39 4)  (219 500)  (219 500)  LC_2 Logic Functioning bit
 (41 4)  (221 500)  (221 500)  LC_2 Logic Functioning bit
 (50 4)  (230 500)  (230 500)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (191 501)  (191 501)  routing T_4_31.sp4_v_b_5 <X> T_4_31.sp4_h_r_5
 (26 5)  (206 501)  (206 501)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 501)  (208 501)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 501)  (209 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 501)  (210 501)  routing T_4_31.lc_trk_g0_3 <X> T_4_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 501)  (211 501)  routing T_4_31.lc_trk_g2_7 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 501)  (216 501)  LC_2 Logic Functioning bit
 (37 5)  (217 501)  (217 501)  LC_2 Logic Functioning bit
 (38 5)  (218 501)  (218 501)  LC_2 Logic Functioning bit
 (39 5)  (219 501)  (219 501)  LC_2 Logic Functioning bit
 (40 5)  (220 501)  (220 501)  LC_2 Logic Functioning bit
 (42 5)  (222 501)  (222 501)  LC_2 Logic Functioning bit
 (26 6)  (206 502)  (206 502)  routing T_4_31.lc_trk_g2_7 <X> T_4_31.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 502)  (209 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 502)  (212 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 502)  (214 502)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 502)  (216 502)  LC_3 Logic Functioning bit
 (37 6)  (217 502)  (217 502)  LC_3 Logic Functioning bit
 (45 6)  (225 502)  (225 502)  LC_3 Logic Functioning bit
 (50 6)  (230 502)  (230 502)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (231 502)  (231 502)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (194 503)  (194 503)  routing T_4_31.sp4_h_r_4 <X> T_4_31.lc_trk_g1_4
 (15 7)  (195 503)  (195 503)  routing T_4_31.sp4_h_r_4 <X> T_4_31.lc_trk_g1_4
 (16 7)  (196 503)  (196 503)  routing T_4_31.sp4_h_r_4 <X> T_4_31.lc_trk_g1_4
 (17 7)  (197 503)  (197 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (206 503)  (206 503)  routing T_4_31.lc_trk_g2_7 <X> T_4_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 503)  (208 503)  routing T_4_31.lc_trk_g2_7 <X> T_4_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 503)  (209 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 503)  (211 503)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_3/in_3
 (37 7)  (217 503)  (217 503)  LC_3 Logic Functioning bit
 (43 7)  (223 503)  (223 503)  LC_3 Logic Functioning bit
 (12 8)  (192 504)  (192 504)  routing T_4_31.sp4_h_l_40 <X> T_4_31.sp4_h_r_8
 (15 8)  (195 504)  (195 504)  routing T_4_31.tnr_op_1 <X> T_4_31.lc_trk_g2_1
 (17 8)  (197 504)  (197 504)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (32 8)  (212 504)  (212 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 504)  (213 504)  routing T_4_31.lc_trk_g2_1 <X> T_4_31.wire_logic_cluster/lc_4/in_3
 (40 8)  (220 504)  (220 504)  LC_4 Logic Functioning bit
 (41 8)  (221 504)  (221 504)  LC_4 Logic Functioning bit
 (42 8)  (222 504)  (222 504)  LC_4 Logic Functioning bit
 (43 8)  (223 504)  (223 504)  LC_4 Logic Functioning bit
 (52 8)  (232 504)  (232 504)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (13 9)  (193 505)  (193 505)  routing T_4_31.sp4_h_l_40 <X> T_4_31.sp4_h_r_8
 (22 9)  (202 505)  (202 505)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (204 505)  (204 505)  routing T_4_31.tnr_op_2 <X> T_4_31.lc_trk_g2_2
 (40 9)  (220 505)  (220 505)  LC_4 Logic Functioning bit
 (41 9)  (221 505)  (221 505)  LC_4 Logic Functioning bit
 (42 9)  (222 505)  (222 505)  LC_4 Logic Functioning bit
 (43 9)  (223 505)  (223 505)  LC_4 Logic Functioning bit
 (5 10)  (185 506)  (185 506)  routing T_4_31.sp4_v_b_6 <X> T_4_31.sp4_h_l_43
 (22 10)  (202 506)  (202 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (206 506)  (206 506)  routing T_4_31.lc_trk_g0_7 <X> T_4_31.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 506)  (208 506)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 506)  (209 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 506)  (210 506)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 506)  (211 506)  routing T_4_31.lc_trk_g0_4 <X> T_4_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 506)  (212 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 506)  (216 506)  LC_5 Logic Functioning bit
 (37 10)  (217 506)  (217 506)  LC_5 Logic Functioning bit
 (38 10)  (218 506)  (218 506)  LC_5 Logic Functioning bit
 (39 10)  (219 506)  (219 506)  LC_5 Logic Functioning bit
 (40 10)  (220 506)  (220 506)  LC_5 Logic Functioning bit
 (42 10)  (222 506)  (222 506)  LC_5 Logic Functioning bit
 (46 10)  (226 506)  (226 506)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (195 507)  (195 507)  routing T_4_31.sp4_v_t_33 <X> T_4_31.lc_trk_g2_4
 (16 11)  (196 507)  (196 507)  routing T_4_31.sp4_v_t_33 <X> T_4_31.lc_trk_g2_4
 (17 11)  (197 507)  (197 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (201 507)  (201 507)  routing T_4_31.sp4_r_v_b_39 <X> T_4_31.lc_trk_g2_7
 (22 11)  (202 507)  (202 507)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (204 507)  (204 507)  routing T_4_31.tnr_op_6 <X> T_4_31.lc_trk_g2_6
 (26 11)  (206 507)  (206 507)  routing T_4_31.lc_trk_g0_7 <X> T_4_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 507)  (209 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 507)  (210 507)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_5/in_1
 (36 11)  (216 507)  (216 507)  LC_5 Logic Functioning bit
 (37 11)  (217 507)  (217 507)  LC_5 Logic Functioning bit
 (38 11)  (218 507)  (218 507)  LC_5 Logic Functioning bit
 (39 11)  (219 507)  (219 507)  LC_5 Logic Functioning bit
 (40 11)  (220 507)  (220 507)  LC_5 Logic Functioning bit
 (41 11)  (221 507)  (221 507)  LC_5 Logic Functioning bit
 (42 11)  (222 507)  (222 507)  LC_5 Logic Functioning bit
 (43 11)  (223 507)  (223 507)  LC_5 Logic Functioning bit
 (11 12)  (191 508)  (191 508)  routing T_4_31.sp4_h_l_40 <X> T_4_31.sp4_v_b_11
 (12 12)  (192 508)  (192 508)  routing T_4_31.sp4_v_t_46 <X> T_4_31.sp4_h_r_11
 (13 12)  (193 508)  (193 508)  routing T_4_31.sp4_h_l_40 <X> T_4_31.sp4_v_b_11
 (17 12)  (197 508)  (197 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 508)  (198 508)  routing T_4_31.wire_logic_cluster/lc_1/out <X> T_4_31.lc_trk_g3_1
 (25 12)  (205 508)  (205 508)  routing T_4_31.wire_logic_cluster/lc_2/out <X> T_4_31.lc_trk_g3_2
 (29 12)  (209 508)  (209 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 508)  (211 508)  routing T_4_31.lc_trk_g0_7 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 508)  (212 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (215 508)  (215 508)  routing T_4_31.lc_trk_g2_4 <X> T_4_31.input_2_6
 (36 12)  (216 508)  (216 508)  LC_6 Logic Functioning bit
 (37 12)  (217 508)  (217 508)  LC_6 Logic Functioning bit
 (40 12)  (220 508)  (220 508)  LC_6 Logic Functioning bit
 (41 12)  (221 508)  (221 508)  LC_6 Logic Functioning bit
 (42 12)  (222 508)  (222 508)  LC_6 Logic Functioning bit
 (12 13)  (192 509)  (192 509)  routing T_4_31.sp4_h_l_40 <X> T_4_31.sp4_v_b_11
 (22 13)  (202 509)  (202 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (207 509)  (207 509)  routing T_4_31.lc_trk_g3_1 <X> T_4_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 509)  (208 509)  routing T_4_31.lc_trk_g3_1 <X> T_4_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 509)  (209 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 509)  (210 509)  routing T_4_31.lc_trk_g0_3 <X> T_4_31.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 509)  (211 509)  routing T_4_31.lc_trk_g0_7 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 509)  (212 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (213 509)  (213 509)  routing T_4_31.lc_trk_g2_4 <X> T_4_31.input_2_6
 (36 13)  (216 509)  (216 509)  LC_6 Logic Functioning bit
 (37 13)  (217 509)  (217 509)  LC_6 Logic Functioning bit
 (40 13)  (220 509)  (220 509)  LC_6 Logic Functioning bit
 (41 13)  (221 509)  (221 509)  LC_6 Logic Functioning bit
 (42 13)  (222 509)  (222 509)  LC_6 Logic Functioning bit
 (43 13)  (223 509)  (223 509)  LC_6 Logic Functioning bit
 (26 14)  (206 510)  (206 510)  routing T_4_31.lc_trk_g1_4 <X> T_4_31.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 510)  (208 510)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 510)  (209 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 510)  (210 510)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 510)  (212 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 510)  (213 510)  routing T_4_31.lc_trk_g2_2 <X> T_4_31.wire_logic_cluster/lc_7/in_3
 (37 14)  (217 510)  (217 510)  LC_7 Logic Functioning bit
 (39 14)  (219 510)  (219 510)  LC_7 Logic Functioning bit
 (45 14)  (225 510)  (225 510)  LC_7 Logic Functioning bit
 (50 14)  (230 510)  (230 510)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (231 510)  (231 510)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (207 511)  (207 511)  routing T_4_31.lc_trk_g1_4 <X> T_4_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 511)  (209 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 511)  (210 511)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 511)  (211 511)  routing T_4_31.lc_trk_g2_2 <X> T_4_31.wire_logic_cluster/lc_7/in_3
 (38 15)  (218 511)  (218 511)  LC_7 Logic Functioning bit
 (41 15)  (221 511)  (221 511)  LC_7 Logic Functioning bit
 (48 15)  (228 511)  (228 511)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_31

 (4 0)  (238 496)  (238 496)  routing T_5_31.sp4_h_l_37 <X> T_5_31.sp4_v_b_0
 (5 1)  (239 497)  (239 497)  routing T_5_31.sp4_h_l_37 <X> T_5_31.sp4_v_b_0
 (0 2)  (234 498)  (234 498)  routing T_5_31.glb_netwk_3 <X> T_5_31.wire_logic_cluster/lc_7/clk
 (2 2)  (236 498)  (236 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 498)  (248 498)  routing T_5_31.sp4_h_l_9 <X> T_5_31.lc_trk_g0_4
 (0 3)  (234 499)  (234 499)  routing T_5_31.glb_netwk_3 <X> T_5_31.wire_logic_cluster/lc_7/clk
 (8 3)  (242 499)  (242 499)  routing T_5_31.sp4_h_r_1 <X> T_5_31.sp4_v_t_36
 (9 3)  (243 499)  (243 499)  routing T_5_31.sp4_h_r_1 <X> T_5_31.sp4_v_t_36
 (14 3)  (248 499)  (248 499)  routing T_5_31.sp4_h_l_9 <X> T_5_31.lc_trk_g0_4
 (15 3)  (249 499)  (249 499)  routing T_5_31.sp4_h_l_9 <X> T_5_31.lc_trk_g0_4
 (16 3)  (250 499)  (250 499)  routing T_5_31.sp4_h_l_9 <X> T_5_31.lc_trk_g0_4
 (17 3)  (251 499)  (251 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (28 6)  (262 502)  (262 502)  routing T_5_31.lc_trk_g2_2 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 502)  (263 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 502)  (265 502)  routing T_5_31.lc_trk_g3_7 <X> T_5_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 502)  (266 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 502)  (267 502)  routing T_5_31.lc_trk_g3_7 <X> T_5_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 502)  (268 502)  routing T_5_31.lc_trk_g3_7 <X> T_5_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 502)  (270 502)  LC_3 Logic Functioning bit
 (38 6)  (272 502)  (272 502)  LC_3 Logic Functioning bit
 (45 6)  (279 502)  (279 502)  LC_3 Logic Functioning bit
 (48 6)  (282 502)  (282 502)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (285 502)  (285 502)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (30 7)  (264 503)  (264 503)  routing T_5_31.lc_trk_g2_2 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 503)  (265 503)  routing T_5_31.lc_trk_g3_7 <X> T_5_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 503)  (270 503)  LC_3 Logic Functioning bit
 (38 7)  (272 503)  (272 503)  LC_3 Logic Functioning bit
 (44 7)  (278 503)  (278 503)  LC_3 Logic Functioning bit
 (51 7)  (285 503)  (285 503)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (246 504)  (246 504)  routing T_5_31.sp4_v_b_2 <X> T_5_31.sp4_h_r_8
 (25 8)  (259 504)  (259 504)  routing T_5_31.bnl_op_2 <X> T_5_31.lc_trk_g2_2
 (11 9)  (245 505)  (245 505)  routing T_5_31.sp4_v_b_2 <X> T_5_31.sp4_h_r_8
 (13 9)  (247 505)  (247 505)  routing T_5_31.sp4_v_b_2 <X> T_5_31.sp4_h_r_8
 (22 9)  (256 505)  (256 505)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (259 505)  (259 505)  routing T_5_31.bnl_op_2 <X> T_5_31.lc_trk_g2_2
 (1 14)  (235 510)  (235 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (256 510)  (256 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 510)  (257 510)  routing T_5_31.sp4_v_b_47 <X> T_5_31.lc_trk_g3_7
 (24 14)  (258 510)  (258 510)  routing T_5_31.sp4_v_b_47 <X> T_5_31.lc_trk_g3_7
 (1 15)  (235 511)  (235 511)  routing T_5_31.lc_trk_g0_4 <X> T_5_31.wire_logic_cluster/lc_7/s_r


LogicTile_6_31

 (17 0)  (305 496)  (305 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (317 496)  (317 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 496)  (320 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 496)  (321 496)  routing T_6_31.lc_trk_g3_2 <X> T_6_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 496)  (322 496)  routing T_6_31.lc_trk_g3_2 <X> T_6_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 496)  (324 496)  LC_0 Logic Functioning bit
 (38 0)  (326 496)  (326 496)  LC_0 Logic Functioning bit
 (45 0)  (333 496)  (333 496)  LC_0 Logic Functioning bit
 (48 0)  (336 496)  (336 496)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (339 496)  (339 496)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (11 1)  (299 497)  (299 497)  routing T_6_31.sp4_h_l_39 <X> T_6_31.sp4_h_r_2
 (18 1)  (306 497)  (306 497)  routing T_6_31.sp4_r_v_b_34 <X> T_6_31.lc_trk_g0_1
 (31 1)  (319 497)  (319 497)  routing T_6_31.lc_trk_g3_2 <X> T_6_31.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 497)  (324 497)  LC_0 Logic Functioning bit
 (38 1)  (326 497)  (326 497)  LC_0 Logic Functioning bit
 (44 1)  (332 497)  (332 497)  LC_0 Logic Functioning bit
 (48 1)  (336 497)  (336 497)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (288 498)  (288 498)  routing T_6_31.glb_netwk_3 <X> T_6_31.wire_logic_cluster/lc_7/clk
 (2 2)  (290 498)  (290 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (288 499)  (288 499)  routing T_6_31.glb_netwk_3 <X> T_6_31.wire_logic_cluster/lc_7/clk
 (4 3)  (292 499)  (292 499)  routing T_6_31.sp4_v_b_7 <X> T_6_31.sp4_h_l_37
 (3 6)  (291 502)  (291 502)  routing T_6_31.sp12_h_r_0 <X> T_6_31.sp12_v_t_23
 (11 6)  (299 502)  (299 502)  routing T_6_31.sp4_v_b_9 <X> T_6_31.sp4_v_t_40
 (13 6)  (301 502)  (301 502)  routing T_6_31.sp4_v_b_9 <X> T_6_31.sp4_v_t_40
 (15 6)  (303 502)  (303 502)  routing T_6_31.sp4_h_r_21 <X> T_6_31.lc_trk_g1_5
 (16 6)  (304 502)  (304 502)  routing T_6_31.sp4_h_r_21 <X> T_6_31.lc_trk_g1_5
 (17 6)  (305 502)  (305 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (306 502)  (306 502)  routing T_6_31.sp4_h_r_21 <X> T_6_31.lc_trk_g1_5
 (3 7)  (291 503)  (291 503)  routing T_6_31.sp12_h_r_0 <X> T_6_31.sp12_v_t_23
 (18 7)  (306 503)  (306 503)  routing T_6_31.sp4_h_r_21 <X> T_6_31.lc_trk_g1_5
 (12 10)  (300 506)  (300 506)  routing T_6_31.sp4_v_b_8 <X> T_6_31.sp4_h_l_45
 (13 12)  (301 508)  (301 508)  routing T_6_31.sp4_v_t_46 <X> T_6_31.sp4_v_b_11
 (19 13)  (307 509)  (307 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (310 509)  (310 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (289 510)  (289 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (292 510)  (292 510)  routing T_6_31.sp4_v_b_1 <X> T_6_31.sp4_v_t_44
 (6 14)  (294 510)  (294 510)  routing T_6_31.sp4_v_b_1 <X> T_6_31.sp4_v_t_44
 (0 15)  (288 511)  (288 511)  routing T_6_31.lc_trk_g1_5 <X> T_6_31.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 511)  (289 511)  routing T_6_31.lc_trk_g1_5 <X> T_6_31.wire_logic_cluster/lc_7/s_r


LogicTile_7_31

 (5 0)  (347 496)  (347 496)  routing T_7_31.sp4_v_t_37 <X> T_7_31.sp4_h_r_0
 (27 0)  (369 496)  (369 496)  routing T_7_31.lc_trk_g3_0 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 496)  (370 496)  routing T_7_31.lc_trk_g3_0 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 496)  (371 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 496)  (374 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 496)  (375 496)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 496)  (376 496)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 496)  (378 496)  LC_0 Logic Functioning bit
 (38 0)  (380 496)  (380 496)  LC_0 Logic Functioning bit
 (45 0)  (387 496)  (387 496)  LC_0 Logic Functioning bit
 (47 0)  (389 496)  (389 496)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (393 496)  (393 496)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (53 0)  (395 496)  (395 496)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (31 1)  (373 497)  (373 497)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 497)  (378 497)  LC_0 Logic Functioning bit
 (38 1)  (380 497)  (380 497)  LC_0 Logic Functioning bit
 (44 1)  (386 497)  (386 497)  LC_0 Logic Functioning bit
 (0 2)  (342 498)  (342 498)  routing T_7_31.glb_netwk_3 <X> T_7_31.wire_logic_cluster/lc_7/clk
 (2 2)  (344 498)  (344 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (342 499)  (342 499)  routing T_7_31.glb_netwk_3 <X> T_7_31.wire_logic_cluster/lc_7/clk
 (4 8)  (346 504)  (346 504)  routing T_7_31.sp4_h_l_37 <X> T_7_31.sp4_v_b_6
 (6 8)  (348 504)  (348 504)  routing T_7_31.sp4_h_l_37 <X> T_7_31.sp4_v_b_6
 (5 9)  (347 505)  (347 505)  routing T_7_31.sp4_h_l_37 <X> T_7_31.sp4_v_b_6
 (15 11)  (357 507)  (357 507)  routing T_7_31.sp4_v_t_33 <X> T_7_31.lc_trk_g2_4
 (16 11)  (358 507)  (358 507)  routing T_7_31.sp4_v_t_33 <X> T_7_31.lc_trk_g2_4
 (17 11)  (359 507)  (359 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (14 12)  (356 508)  (356 508)  routing T_7_31.sp4_h_r_40 <X> T_7_31.lc_trk_g3_0
 (25 12)  (367 508)  (367 508)  routing T_7_31.sp4_v_t_23 <X> T_7_31.lc_trk_g3_2
 (14 13)  (356 509)  (356 509)  routing T_7_31.sp4_h_r_40 <X> T_7_31.lc_trk_g3_0
 (15 13)  (357 509)  (357 509)  routing T_7_31.sp4_h_r_40 <X> T_7_31.lc_trk_g3_0
 (16 13)  (358 509)  (358 509)  routing T_7_31.sp4_h_r_40 <X> T_7_31.lc_trk_g3_0
 (17 13)  (359 509)  (359 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (364 509)  (364 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (365 509)  (365 509)  routing T_7_31.sp4_v_t_23 <X> T_7_31.lc_trk_g3_2
 (25 13)  (367 509)  (367 509)  routing T_7_31.sp4_v_t_23 <X> T_7_31.lc_trk_g3_2
 (0 14)  (342 510)  (342 510)  routing T_7_31.lc_trk_g2_4 <X> T_7_31.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 510)  (343 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 511)  (343 511)  routing T_7_31.lc_trk_g2_4 <X> T_7_31.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_31

 (11 0)  (407 496)  (407 496)  routing T_8_31.sp4_h_l_45 <X> T_8_31.sp4_v_b_2
 (13 0)  (409 496)  (409 496)  routing T_8_31.sp4_h_l_45 <X> T_8_31.sp4_v_b_2
 (6 1)  (402 497)  (402 497)  routing T_8_31.sp4_h_l_37 <X> T_8_31.sp4_h_r_0
 (10 1)  (406 497)  (406 497)  routing T_8_31.sp4_h_r_8 <X> T_8_31.sp4_v_b_1
 (12 1)  (408 497)  (408 497)  routing T_8_31.sp4_h_l_45 <X> T_8_31.sp4_v_b_2
 (8 6)  (404 502)  (404 502)  routing T_8_31.sp4_h_r_8 <X> T_8_31.sp4_h_l_41
 (10 6)  (406 502)  (406 502)  routing T_8_31.sp4_h_r_8 <X> T_8_31.sp4_h_l_41
 (11 13)  (407 509)  (407 509)  routing T_8_31.sp4_h_l_46 <X> T_8_31.sp4_h_r_11
 (4 15)  (400 511)  (400 511)  routing T_8_31.sp4_v_b_4 <X> T_8_31.sp4_h_l_44


LogicTile_9_31

 (27 0)  (465 496)  (465 496)  routing T_9_31.lc_trk_g3_0 <X> T_9_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 496)  (466 496)  routing T_9_31.lc_trk_g3_0 <X> T_9_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 496)  (467 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 496)  (470 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 496)  (474 496)  LC_0 Logic Functioning bit
 (39 0)  (477 496)  (477 496)  LC_0 Logic Functioning bit
 (41 0)  (479 496)  (479 496)  LC_0 Logic Functioning bit
 (42 0)  (480 496)  (480 496)  LC_0 Logic Functioning bit
 (44 0)  (482 496)  (482 496)  LC_0 Logic Functioning bit
 (45 0)  (483 496)  (483 496)  LC_0 Logic Functioning bit
 (36 1)  (474 497)  (474 497)  LC_0 Logic Functioning bit
 (39 1)  (477 497)  (477 497)  LC_0 Logic Functioning bit
 (41 1)  (479 497)  (479 497)  LC_0 Logic Functioning bit
 (42 1)  (480 497)  (480 497)  LC_0 Logic Functioning bit
 (49 1)  (487 497)  (487 497)  Carry_In_Mux bit 

 (0 2)  (438 498)  (438 498)  routing T_9_31.glb_netwk_3 <X> T_9_31.wire_logic_cluster/lc_7/clk
 (2 2)  (440 498)  (440 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 498)  (465 498)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 498)  (466 498)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 498)  (467 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 498)  (470 498)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 498)  (474 498)  LC_1 Logic Functioning bit
 (39 2)  (477 498)  (477 498)  LC_1 Logic Functioning bit
 (41 2)  (479 498)  (479 498)  LC_1 Logic Functioning bit
 (42 2)  (480 498)  (480 498)  LC_1 Logic Functioning bit
 (44 2)  (482 498)  (482 498)  LC_1 Logic Functioning bit
 (45 2)  (483 498)  (483 498)  LC_1 Logic Functioning bit
 (0 3)  (438 499)  (438 499)  routing T_9_31.glb_netwk_3 <X> T_9_31.wire_logic_cluster/lc_7/clk
 (36 3)  (474 499)  (474 499)  LC_1 Logic Functioning bit
 (39 3)  (477 499)  (477 499)  LC_1 Logic Functioning bit
 (41 3)  (479 499)  (479 499)  LC_1 Logic Functioning bit
 (42 3)  (480 499)  (480 499)  LC_1 Logic Functioning bit
 (21 4)  (459 500)  (459 500)  routing T_9_31.wire_logic_cluster/lc_3/out <X> T_9_31.lc_trk_g1_3
 (22 4)  (460 500)  (460 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 500)  (463 500)  routing T_9_31.wire_logic_cluster/lc_2/out <X> T_9_31.lc_trk_g1_2
 (27 4)  (465 500)  (465 500)  routing T_9_31.lc_trk_g1_2 <X> T_9_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 500)  (467 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 500)  (470 500)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 500)  (474 500)  LC_2 Logic Functioning bit
 (39 4)  (477 500)  (477 500)  LC_2 Logic Functioning bit
 (41 4)  (479 500)  (479 500)  LC_2 Logic Functioning bit
 (42 4)  (480 500)  (480 500)  LC_2 Logic Functioning bit
 (44 4)  (482 500)  (482 500)  LC_2 Logic Functioning bit
 (45 4)  (483 500)  (483 500)  LC_2 Logic Functioning bit
 (22 5)  (460 501)  (460 501)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 501)  (468 501)  routing T_9_31.lc_trk_g1_2 <X> T_9_31.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 501)  (474 501)  LC_2 Logic Functioning bit
 (39 5)  (477 501)  (477 501)  LC_2 Logic Functioning bit
 (41 5)  (479 501)  (479 501)  LC_2 Logic Functioning bit
 (42 5)  (480 501)  (480 501)  LC_2 Logic Functioning bit
 (17 6)  (455 502)  (455 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 502)  (456 502)  routing T_9_31.wire_logic_cluster/lc_5/out <X> T_9_31.lc_trk_g1_5
 (25 6)  (463 502)  (463 502)  routing T_9_31.wire_logic_cluster/lc_6/out <X> T_9_31.lc_trk_g1_6
 (27 6)  (465 502)  (465 502)  routing T_9_31.lc_trk_g1_3 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 502)  (467 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 502)  (470 502)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 502)  (474 502)  LC_3 Logic Functioning bit
 (39 6)  (477 502)  (477 502)  LC_3 Logic Functioning bit
 (41 6)  (479 502)  (479 502)  LC_3 Logic Functioning bit
 (42 6)  (480 502)  (480 502)  LC_3 Logic Functioning bit
 (44 6)  (482 502)  (482 502)  LC_3 Logic Functioning bit
 (45 6)  (483 502)  (483 502)  LC_3 Logic Functioning bit
 (22 7)  (460 503)  (460 503)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 503)  (468 503)  routing T_9_31.lc_trk_g1_3 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 503)  (474 503)  LC_3 Logic Functioning bit
 (39 7)  (477 503)  (477 503)  LC_3 Logic Functioning bit
 (41 7)  (479 503)  (479 503)  LC_3 Logic Functioning bit
 (42 7)  (480 503)  (480 503)  LC_3 Logic Functioning bit
 (27 8)  (465 504)  (465 504)  routing T_9_31.lc_trk_g3_4 <X> T_9_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 504)  (466 504)  routing T_9_31.lc_trk_g3_4 <X> T_9_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 504)  (467 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 504)  (468 504)  routing T_9_31.lc_trk_g3_4 <X> T_9_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 504)  (470 504)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 504)  (474 504)  LC_4 Logic Functioning bit
 (39 8)  (477 504)  (477 504)  LC_4 Logic Functioning bit
 (41 8)  (479 504)  (479 504)  LC_4 Logic Functioning bit
 (42 8)  (480 504)  (480 504)  LC_4 Logic Functioning bit
 (44 8)  (482 504)  (482 504)  LC_4 Logic Functioning bit
 (45 8)  (483 504)  (483 504)  LC_4 Logic Functioning bit
 (36 9)  (474 505)  (474 505)  LC_4 Logic Functioning bit
 (39 9)  (477 505)  (477 505)  LC_4 Logic Functioning bit
 (41 9)  (479 505)  (479 505)  LC_4 Logic Functioning bit
 (42 9)  (480 505)  (480 505)  LC_4 Logic Functioning bit
 (27 10)  (465 506)  (465 506)  routing T_9_31.lc_trk_g1_5 <X> T_9_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 506)  (467 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 506)  (468 506)  routing T_9_31.lc_trk_g1_5 <X> T_9_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 506)  (470 506)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 506)  (474 506)  LC_5 Logic Functioning bit
 (39 10)  (477 506)  (477 506)  LC_5 Logic Functioning bit
 (41 10)  (479 506)  (479 506)  LC_5 Logic Functioning bit
 (42 10)  (480 506)  (480 506)  LC_5 Logic Functioning bit
 (44 10)  (482 506)  (482 506)  LC_5 Logic Functioning bit
 (45 10)  (483 506)  (483 506)  LC_5 Logic Functioning bit
 (48 10)  (486 506)  (486 506)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (489 506)  (489 506)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (474 507)  (474 507)  LC_5 Logic Functioning bit
 (39 11)  (477 507)  (477 507)  LC_5 Logic Functioning bit
 (41 11)  (479 507)  (479 507)  LC_5 Logic Functioning bit
 (42 11)  (480 507)  (480 507)  LC_5 Logic Functioning bit
 (14 12)  (452 508)  (452 508)  routing T_9_31.wire_logic_cluster/lc_0/out <X> T_9_31.lc_trk_g3_0
 (17 12)  (455 508)  (455 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 508)  (456 508)  routing T_9_31.wire_logic_cluster/lc_1/out <X> T_9_31.lc_trk_g3_1
 (27 12)  (465 508)  (465 508)  routing T_9_31.lc_trk_g1_6 <X> T_9_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 508)  (467 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 508)  (468 508)  routing T_9_31.lc_trk_g1_6 <X> T_9_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 508)  (470 508)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 508)  (474 508)  LC_6 Logic Functioning bit
 (39 12)  (477 508)  (477 508)  LC_6 Logic Functioning bit
 (41 12)  (479 508)  (479 508)  LC_6 Logic Functioning bit
 (42 12)  (480 508)  (480 508)  LC_6 Logic Functioning bit
 (44 12)  (482 508)  (482 508)  LC_6 Logic Functioning bit
 (45 12)  (483 508)  (483 508)  LC_6 Logic Functioning bit
 (52 12)  (490 508)  (490 508)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (455 509)  (455 509)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (468 509)  (468 509)  routing T_9_31.lc_trk_g1_6 <X> T_9_31.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 509)  (474 509)  LC_6 Logic Functioning bit
 (39 13)  (477 509)  (477 509)  LC_6 Logic Functioning bit
 (41 13)  (479 509)  (479 509)  LC_6 Logic Functioning bit
 (42 13)  (480 509)  (480 509)  LC_6 Logic Functioning bit
 (46 13)  (484 509)  (484 509)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (452 510)  (452 510)  routing T_9_31.wire_logic_cluster/lc_4/out <X> T_9_31.lc_trk_g3_4
 (21 14)  (459 510)  (459 510)  routing T_9_31.wire_logic_cluster/lc_7/out <X> T_9_31.lc_trk_g3_7
 (22 14)  (460 510)  (460 510)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 510)  (465 510)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 510)  (466 510)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 510)  (467 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 510)  (468 510)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 510)  (470 510)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 510)  (474 510)  LC_7 Logic Functioning bit
 (39 14)  (477 510)  (477 510)  LC_7 Logic Functioning bit
 (41 14)  (479 510)  (479 510)  LC_7 Logic Functioning bit
 (42 14)  (480 510)  (480 510)  LC_7 Logic Functioning bit
 (44 14)  (482 510)  (482 510)  LC_7 Logic Functioning bit
 (45 14)  (483 510)  (483 510)  LC_7 Logic Functioning bit
 (51 14)  (489 510)  (489 510)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (455 511)  (455 511)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 511)  (468 511)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 511)  (474 511)  LC_7 Logic Functioning bit
 (39 15)  (477 511)  (477 511)  LC_7 Logic Functioning bit
 (41 15)  (479 511)  (479 511)  LC_7 Logic Functioning bit
 (42 15)  (480 511)  (480 511)  LC_7 Logic Functioning bit
 (46 15)  (484 511)  (484 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_31

 (26 0)  (518 496)  (518 496)  routing T_10_31.lc_trk_g2_4 <X> T_10_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 496)  (519 496)  routing T_10_31.lc_trk_g3_0 <X> T_10_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 496)  (520 496)  routing T_10_31.lc_trk_g3_0 <X> T_10_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 496)  (521 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 496)  (523 496)  routing T_10_31.lc_trk_g2_5 <X> T_10_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 496)  (524 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 496)  (525 496)  routing T_10_31.lc_trk_g2_5 <X> T_10_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 496)  (528 496)  LC_0 Logic Functioning bit
 (37 0)  (529 496)  (529 496)  LC_0 Logic Functioning bit
 (38 0)  (530 496)  (530 496)  LC_0 Logic Functioning bit
 (41 0)  (533 496)  (533 496)  LC_0 Logic Functioning bit
 (42 0)  (534 496)  (534 496)  LC_0 Logic Functioning bit
 (43 0)  (535 496)  (535 496)  LC_0 Logic Functioning bit
 (45 0)  (537 496)  (537 496)  LC_0 Logic Functioning bit
 (47 0)  (539 496)  (539 496)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (520 497)  (520 497)  routing T_10_31.lc_trk_g2_4 <X> T_10_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 497)  (521 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 497)  (524 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (525 497)  (525 497)  routing T_10_31.lc_trk_g3_3 <X> T_10_31.input_2_0
 (34 1)  (526 497)  (526 497)  routing T_10_31.lc_trk_g3_3 <X> T_10_31.input_2_0
 (35 1)  (527 497)  (527 497)  routing T_10_31.lc_trk_g3_3 <X> T_10_31.input_2_0
 (36 1)  (528 497)  (528 497)  LC_0 Logic Functioning bit
 (37 1)  (529 497)  (529 497)  LC_0 Logic Functioning bit
 (38 1)  (530 497)  (530 497)  LC_0 Logic Functioning bit
 (39 1)  (531 497)  (531 497)  LC_0 Logic Functioning bit
 (40 1)  (532 497)  (532 497)  LC_0 Logic Functioning bit
 (42 1)  (534 497)  (534 497)  LC_0 Logic Functioning bit
 (43 1)  (535 497)  (535 497)  LC_0 Logic Functioning bit
 (47 1)  (539 497)  (539 497)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 498)  (492 498)  routing T_10_31.glb_netwk_3 <X> T_10_31.wire_logic_cluster/lc_7/clk
 (2 2)  (494 498)  (494 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (519 498)  (519 498)  routing T_10_31.lc_trk_g3_3 <X> T_10_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 498)  (520 498)  routing T_10_31.lc_trk_g3_3 <X> T_10_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 498)  (521 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 498)  (523 498)  routing T_10_31.lc_trk_g2_4 <X> T_10_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 498)  (524 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 498)  (525 498)  routing T_10_31.lc_trk_g2_4 <X> T_10_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 498)  (528 498)  LC_1 Logic Functioning bit
 (37 2)  (529 498)  (529 498)  LC_1 Logic Functioning bit
 (38 2)  (530 498)  (530 498)  LC_1 Logic Functioning bit
 (39 2)  (531 498)  (531 498)  LC_1 Logic Functioning bit
 (41 2)  (533 498)  (533 498)  LC_1 Logic Functioning bit
 (43 2)  (535 498)  (535 498)  LC_1 Logic Functioning bit
 (0 3)  (492 499)  (492 499)  routing T_10_31.glb_netwk_3 <X> T_10_31.wire_logic_cluster/lc_7/clk
 (30 3)  (522 499)  (522 499)  routing T_10_31.lc_trk_g3_3 <X> T_10_31.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 499)  (528 499)  LC_1 Logic Functioning bit
 (37 3)  (529 499)  (529 499)  LC_1 Logic Functioning bit
 (38 3)  (530 499)  (530 499)  LC_1 Logic Functioning bit
 (39 3)  (531 499)  (531 499)  LC_1 Logic Functioning bit
 (41 3)  (533 499)  (533 499)  LC_1 Logic Functioning bit
 (43 3)  (535 499)  (535 499)  LC_1 Logic Functioning bit
 (48 3)  (540 499)  (540 499)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (504 500)  (504 500)  routing T_10_31.sp4_h_l_39 <X> T_10_31.sp4_h_r_5
 (28 4)  (520 500)  (520 500)  routing T_10_31.lc_trk_g2_7 <X> T_10_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 500)  (521 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 500)  (522 500)  routing T_10_31.lc_trk_g2_7 <X> T_10_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 500)  (524 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 500)  (525 500)  routing T_10_31.lc_trk_g3_2 <X> T_10_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 500)  (526 500)  routing T_10_31.lc_trk_g3_2 <X> T_10_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 500)  (528 500)  LC_2 Logic Functioning bit
 (37 4)  (529 500)  (529 500)  LC_2 Logic Functioning bit
 (38 4)  (530 500)  (530 500)  LC_2 Logic Functioning bit
 (39 4)  (531 500)  (531 500)  LC_2 Logic Functioning bit
 (41 4)  (533 500)  (533 500)  LC_2 Logic Functioning bit
 (43 4)  (535 500)  (535 500)  LC_2 Logic Functioning bit
 (46 4)  (538 500)  (538 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (13 5)  (505 501)  (505 501)  routing T_10_31.sp4_h_l_39 <X> T_10_31.sp4_h_r_5
 (28 5)  (520 501)  (520 501)  routing T_10_31.lc_trk_g2_0 <X> T_10_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 501)  (521 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 501)  (522 501)  routing T_10_31.lc_trk_g2_7 <X> T_10_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 501)  (523 501)  routing T_10_31.lc_trk_g3_2 <X> T_10_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 501)  (528 501)  LC_2 Logic Functioning bit
 (38 5)  (530 501)  (530 501)  LC_2 Logic Functioning bit
 (15 6)  (507 502)  (507 502)  routing T_10_31.sp4_h_r_5 <X> T_10_31.lc_trk_g1_5
 (16 6)  (508 502)  (508 502)  routing T_10_31.sp4_h_r_5 <X> T_10_31.lc_trk_g1_5
 (17 6)  (509 502)  (509 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (510 503)  (510 503)  routing T_10_31.sp4_h_r_5 <X> T_10_31.lc_trk_g1_5
 (14 8)  (506 504)  (506 504)  routing T_10_31.sp4_v_t_21 <X> T_10_31.lc_trk_g2_0
 (14 9)  (506 505)  (506 505)  routing T_10_31.sp4_v_t_21 <X> T_10_31.lc_trk_g2_0
 (16 9)  (508 505)  (508 505)  routing T_10_31.sp4_v_t_21 <X> T_10_31.lc_trk_g2_0
 (17 9)  (509 505)  (509 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (15 10)  (507 506)  (507 506)  routing T_10_31.sp4_h_l_24 <X> T_10_31.lc_trk_g2_5
 (16 10)  (508 506)  (508 506)  routing T_10_31.sp4_h_l_24 <X> T_10_31.lc_trk_g2_5
 (17 10)  (509 506)  (509 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 506)  (510 506)  routing T_10_31.sp4_h_l_24 <X> T_10_31.lc_trk_g2_5
 (22 10)  (514 506)  (514 506)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (516 506)  (516 506)  routing T_10_31.tnr_op_7 <X> T_10_31.lc_trk_g2_7
 (17 11)  (509 507)  (509 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (507 508)  (507 508)  routing T_10_31.tnr_op_1 <X> T_10_31.lc_trk_g3_1
 (17 12)  (509 508)  (509 508)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (513 508)  (513 508)  routing T_10_31.sp4_h_r_35 <X> T_10_31.lc_trk_g3_3
 (22 12)  (514 508)  (514 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 508)  (515 508)  routing T_10_31.sp4_h_r_35 <X> T_10_31.lc_trk_g3_3
 (24 12)  (516 508)  (516 508)  routing T_10_31.sp4_h_r_35 <X> T_10_31.lc_trk_g3_3
 (14 13)  (506 509)  (506 509)  routing T_10_31.sp4_h_r_24 <X> T_10_31.lc_trk_g3_0
 (15 13)  (507 509)  (507 509)  routing T_10_31.sp4_h_r_24 <X> T_10_31.lc_trk_g3_0
 (16 13)  (508 509)  (508 509)  routing T_10_31.sp4_h_r_24 <X> T_10_31.lc_trk_g3_0
 (17 13)  (509 509)  (509 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (514 509)  (514 509)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (516 509)  (516 509)  routing T_10_31.tnr_op_2 <X> T_10_31.lc_trk_g3_2
 (1 14)  (493 510)  (493 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (27 14)  (519 510)  (519 510)  routing T_10_31.lc_trk_g3_1 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 510)  (520 510)  routing T_10_31.lc_trk_g3_1 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 510)  (521 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 510)  (524 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 510)  (525 510)  routing T_10_31.lc_trk_g2_0 <X> T_10_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 510)  (528 510)  LC_7 Logic Functioning bit
 (37 14)  (529 510)  (529 510)  LC_7 Logic Functioning bit
 (38 14)  (530 510)  (530 510)  LC_7 Logic Functioning bit
 (39 14)  (531 510)  (531 510)  LC_7 Logic Functioning bit
 (41 14)  (533 510)  (533 510)  LC_7 Logic Functioning bit
 (43 14)  (535 510)  (535 510)  LC_7 Logic Functioning bit
 (46 14)  (538 510)  (538 510)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (492 511)  (492 511)  routing T_10_31.lc_trk_g1_5 <X> T_10_31.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 511)  (493 511)  routing T_10_31.lc_trk_g1_5 <X> T_10_31.wire_logic_cluster/lc_7/s_r
 (36 15)  (528 511)  (528 511)  LC_7 Logic Functioning bit
 (37 15)  (529 511)  (529 511)  LC_7 Logic Functioning bit
 (38 15)  (530 511)  (530 511)  LC_7 Logic Functioning bit
 (39 15)  (531 511)  (531 511)  LC_7 Logic Functioning bit
 (41 15)  (533 511)  (533 511)  LC_7 Logic Functioning bit
 (43 15)  (535 511)  (535 511)  LC_7 Logic Functioning bit


LogicTile_11_31

 (11 0)  (557 496)  (557 496)  routing T_11_31.sp4_h_r_9 <X> T_11_31.sp4_v_b_2
 (25 0)  (571 496)  (571 496)  routing T_11_31.sp4_v_b_10 <X> T_11_31.lc_trk_g0_2
 (31 0)  (577 496)  (577 496)  routing T_11_31.lc_trk_g2_7 <X> T_11_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 496)  (578 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 496)  (579 496)  routing T_11_31.lc_trk_g2_7 <X> T_11_31.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 496)  (583 496)  LC_0 Logic Functioning bit
 (39 0)  (585 496)  (585 496)  LC_0 Logic Functioning bit
 (3 1)  (549 497)  (549 497)  routing T_11_31.sp12_h_l_23 <X> T_11_31.sp12_v_b_0
 (22 1)  (568 497)  (568 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (569 497)  (569 497)  routing T_11_31.sp4_v_b_10 <X> T_11_31.lc_trk_g0_2
 (25 1)  (571 497)  (571 497)  routing T_11_31.sp4_v_b_10 <X> T_11_31.lc_trk_g0_2
 (28 1)  (574 497)  (574 497)  routing T_11_31.lc_trk_g2_0 <X> T_11_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 497)  (575 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 497)  (577 497)  routing T_11_31.lc_trk_g2_7 <X> T_11_31.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 497)  (582 497)  LC_0 Logic Functioning bit
 (38 1)  (584 497)  (584 497)  LC_0 Logic Functioning bit
 (51 1)  (597 497)  (597 497)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 498)  (546 498)  routing T_11_31.glb_netwk_3 <X> T_11_31.wire_logic_cluster/lc_7/clk
 (2 2)  (548 498)  (548 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (550 498)  (550 498)  routing T_11_31.sp4_h_r_6 <X> T_11_31.sp4_v_t_37
 (6 2)  (552 498)  (552 498)  routing T_11_31.sp4_h_r_6 <X> T_11_31.sp4_v_t_37
 (0 3)  (546 499)  (546 499)  routing T_11_31.glb_netwk_3 <X> T_11_31.wire_logic_cluster/lc_7/clk
 (5 3)  (551 499)  (551 499)  routing T_11_31.sp4_h_r_6 <X> T_11_31.sp4_v_t_37
 (16 3)  (562 499)  (562 499)  routing T_11_31.sp12_h_r_12 <X> T_11_31.lc_trk_g0_4
 (17 3)  (563 499)  (563 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (568 499)  (568 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 499)  (569 499)  routing T_11_31.sp4_h_r_6 <X> T_11_31.lc_trk_g0_6
 (24 3)  (570 499)  (570 499)  routing T_11_31.sp4_h_r_6 <X> T_11_31.lc_trk_g0_6
 (25 3)  (571 499)  (571 499)  routing T_11_31.sp4_h_r_6 <X> T_11_31.lc_trk_g0_6
 (17 5)  (563 501)  (563 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (17 6)  (563 502)  (563 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 502)  (564 502)  routing T_11_31.wire_logic_cluster/lc_5/out <X> T_11_31.lc_trk_g1_5
 (21 6)  (567 502)  (567 502)  routing T_11_31.sp4_h_l_10 <X> T_11_31.lc_trk_g1_7
 (22 6)  (568 502)  (568 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (569 502)  (569 502)  routing T_11_31.sp4_h_l_10 <X> T_11_31.lc_trk_g1_7
 (24 6)  (570 502)  (570 502)  routing T_11_31.sp4_h_l_10 <X> T_11_31.lc_trk_g1_7
 (14 7)  (560 503)  (560 503)  routing T_11_31.sp4_h_r_4 <X> T_11_31.lc_trk_g1_4
 (15 7)  (561 503)  (561 503)  routing T_11_31.sp4_h_r_4 <X> T_11_31.lc_trk_g1_4
 (16 7)  (562 503)  (562 503)  routing T_11_31.sp4_h_r_4 <X> T_11_31.lc_trk_g1_4
 (17 7)  (563 503)  (563 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (567 503)  (567 503)  routing T_11_31.sp4_h_l_10 <X> T_11_31.lc_trk_g1_7
 (15 8)  (561 504)  (561 504)  routing T_11_31.sp12_v_b_1 <X> T_11_31.lc_trk_g2_1
 (17 8)  (563 504)  (563 504)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (564 504)  (564 504)  routing T_11_31.sp12_v_b_1 <X> T_11_31.lc_trk_g2_1
 (28 8)  (574 504)  (574 504)  routing T_11_31.lc_trk_g2_1 <X> T_11_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 504)  (575 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 504)  (578 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 504)  (580 504)  routing T_11_31.lc_trk_g1_0 <X> T_11_31.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 504)  (581 504)  routing T_11_31.lc_trk_g0_4 <X> T_11_31.input_2_4
 (43 8)  (589 504)  (589 504)  LC_4 Logic Functioning bit
 (5 9)  (551 505)  (551 505)  routing T_11_31.sp4_h_r_6 <X> T_11_31.sp4_v_b_6
 (17 9)  (563 505)  (563 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (564 505)  (564 505)  routing T_11_31.sp12_v_b_1 <X> T_11_31.lc_trk_g2_1
 (26 9)  (572 505)  (572 505)  routing T_11_31.lc_trk_g0_2 <X> T_11_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 505)  (575 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 505)  (578 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (583 505)  (583 505)  LC_4 Logic Functioning bit
 (39 9)  (585 505)  (585 505)  LC_4 Logic Functioning bit
 (40 9)  (586 505)  (586 505)  LC_4 Logic Functioning bit
 (42 9)  (588 505)  (588 505)  LC_4 Logic Functioning bit
 (43 9)  (589 505)  (589 505)  LC_4 Logic Functioning bit
 (21 10)  (567 506)  (567 506)  routing T_11_31.wire_logic_cluster/lc_7/out <X> T_11_31.lc_trk_g2_7
 (22 10)  (568 506)  (568 506)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 506)  (572 506)  routing T_11_31.lc_trk_g1_4 <X> T_11_31.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 506)  (573 506)  routing T_11_31.lc_trk_g1_5 <X> T_11_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 506)  (575 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 506)  (576 506)  routing T_11_31.lc_trk_g1_5 <X> T_11_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 506)  (578 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 506)  (579 506)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 506)  (580 506)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_5/in_3
 (43 10)  (589 506)  (589 506)  LC_5 Logic Functioning bit
 (45 10)  (591 506)  (591 506)  LC_5 Logic Functioning bit
 (46 10)  (592 506)  (592 506)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (596 506)  (596 506)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (573 507)  (573 507)  routing T_11_31.lc_trk_g1_4 <X> T_11_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 507)  (575 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 507)  (577 507)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 507)  (582 507)  LC_5 Logic Functioning bit
 (38 11)  (584 507)  (584 507)  LC_5 Logic Functioning bit
 (41 11)  (587 507)  (587 507)  LC_5 Logic Functioning bit
 (42 11)  (588 507)  (588 507)  LC_5 Logic Functioning bit
 (43 11)  (589 507)  (589 507)  LC_5 Logic Functioning bit
 (22 12)  (568 508)  (568 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 14)  (572 510)  (572 510)  routing T_11_31.lc_trk_g2_7 <X> T_11_31.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 510)  (575 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 510)  (576 510)  routing T_11_31.lc_trk_g0_6 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 510)  (577 510)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 510)  (578 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 510)  (580 510)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 510)  (581 510)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.input_2_7
 (41 14)  (587 510)  (587 510)  LC_7 Logic Functioning bit
 (45 14)  (591 510)  (591 510)  LC_7 Logic Functioning bit
 (22 15)  (568 511)  (568 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (572 511)  (572 511)  routing T_11_31.lc_trk_g2_7 <X> T_11_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 511)  (574 511)  routing T_11_31.lc_trk_g2_7 <X> T_11_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 511)  (575 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 511)  (576 511)  routing T_11_31.lc_trk_g0_6 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 511)  (577 511)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 511)  (578 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (579 511)  (579 511)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.input_2_7
 (34 15)  (580 511)  (580 511)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.input_2_7
 (35 15)  (581 511)  (581 511)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.input_2_7
 (37 15)  (583 511)  (583 511)  LC_7 Logic Functioning bit
 (39 15)  (585 511)  (585 511)  LC_7 Logic Functioning bit
 (40 15)  (586 511)  (586 511)  LC_7 Logic Functioning bit
 (41 15)  (587 511)  (587 511)  LC_7 Logic Functioning bit
 (42 15)  (588 511)  (588 511)  LC_7 Logic Functioning bit


LogicTile_12_31

 (21 0)  (621 496)  (621 496)  routing T_12_31.bnr_op_3 <X> T_12_31.lc_trk_g0_3
 (22 0)  (622 496)  (622 496)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (627 496)  (627 496)  routing T_12_31.lc_trk_g1_2 <X> T_12_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 496)  (629 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (635 496)  (635 496)  routing T_12_31.lc_trk_g0_4 <X> T_12_31.input_2_0
 (36 0)  (636 496)  (636 496)  LC_0 Logic Functioning bit
 (39 0)  (639 496)  (639 496)  LC_0 Logic Functioning bit
 (41 0)  (641 496)  (641 496)  LC_0 Logic Functioning bit
 (42 0)  (642 496)  (642 496)  LC_0 Logic Functioning bit
 (44 0)  (644 496)  (644 496)  LC_0 Logic Functioning bit
 (45 0)  (645 496)  (645 496)  LC_0 Logic Functioning bit
 (8 1)  (608 497)  (608 497)  routing T_12_31.sp4_h_l_36 <X> T_12_31.sp4_v_b_1
 (9 1)  (609 497)  (609 497)  routing T_12_31.sp4_h_l_36 <X> T_12_31.sp4_v_b_1
 (21 1)  (621 497)  (621 497)  routing T_12_31.bnr_op_3 <X> T_12_31.lc_trk_g0_3
 (22 1)  (622 497)  (622 497)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 497)  (624 497)  routing T_12_31.bot_op_2 <X> T_12_31.lc_trk_g0_2
 (30 1)  (630 497)  (630 497)  routing T_12_31.lc_trk_g1_2 <X> T_12_31.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 497)  (632 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 497)  (636 497)  LC_0 Logic Functioning bit
 (39 1)  (639 497)  (639 497)  LC_0 Logic Functioning bit
 (41 1)  (641 497)  (641 497)  LC_0 Logic Functioning bit
 (42 1)  (642 497)  (642 497)  LC_0 Logic Functioning bit
 (0 2)  (600 498)  (600 498)  routing T_12_31.glb_netwk_3 <X> T_12_31.wire_logic_cluster/lc_7/clk
 (2 2)  (602 498)  (602 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 498)  (614 498)  routing T_12_31.bnr_op_4 <X> T_12_31.lc_trk_g0_4
 (27 2)  (627 498)  (627 498)  routing T_12_31.lc_trk_g1_3 <X> T_12_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 498)  (629 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 498)  (632 498)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 498)  (636 498)  LC_1 Logic Functioning bit
 (39 2)  (639 498)  (639 498)  LC_1 Logic Functioning bit
 (41 2)  (641 498)  (641 498)  LC_1 Logic Functioning bit
 (42 2)  (642 498)  (642 498)  LC_1 Logic Functioning bit
 (44 2)  (644 498)  (644 498)  LC_1 Logic Functioning bit
 (45 2)  (645 498)  (645 498)  LC_1 Logic Functioning bit
 (46 2)  (646 498)  (646 498)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (600 499)  (600 499)  routing T_12_31.glb_netwk_3 <X> T_12_31.wire_logic_cluster/lc_7/clk
 (14 3)  (614 499)  (614 499)  routing T_12_31.bnr_op_4 <X> T_12_31.lc_trk_g0_4
 (17 3)  (617 499)  (617 499)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (622 499)  (622 499)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 499)  (624 499)  routing T_12_31.bot_op_6 <X> T_12_31.lc_trk_g0_6
 (30 3)  (630 499)  (630 499)  routing T_12_31.lc_trk_g1_3 <X> T_12_31.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 499)  (636 499)  LC_1 Logic Functioning bit
 (39 3)  (639 499)  (639 499)  LC_1 Logic Functioning bit
 (41 3)  (641 499)  (641 499)  LC_1 Logic Functioning bit
 (42 3)  (642 499)  (642 499)  LC_1 Logic Functioning bit
 (0 4)  (600 500)  (600 500)  routing T_12_31.lc_trk_g3_3 <X> T_12_31.wire_logic_cluster/lc_7/cen
 (1 4)  (601 500)  (601 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (611 500)  (611 500)  routing T_12_31.sp4_h_r_0 <X> T_12_31.sp4_v_b_5
 (22 4)  (622 500)  (622 500)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 500)  (624 500)  routing T_12_31.bot_op_3 <X> T_12_31.lc_trk_g1_3
 (25 4)  (625 500)  (625 500)  routing T_12_31.bnr_op_2 <X> T_12_31.lc_trk_g1_2
 (28 4)  (628 500)  (628 500)  routing T_12_31.lc_trk_g2_7 <X> T_12_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 500)  (629 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 500)  (630 500)  routing T_12_31.lc_trk_g2_7 <X> T_12_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 500)  (632 500)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 500)  (636 500)  LC_2 Logic Functioning bit
 (39 4)  (639 500)  (639 500)  LC_2 Logic Functioning bit
 (41 4)  (641 500)  (641 500)  LC_2 Logic Functioning bit
 (42 4)  (642 500)  (642 500)  LC_2 Logic Functioning bit
 (44 4)  (644 500)  (644 500)  LC_2 Logic Functioning bit
 (45 4)  (645 500)  (645 500)  LC_2 Logic Functioning bit
 (0 5)  (600 501)  (600 501)  routing T_12_31.lc_trk_g3_3 <X> T_12_31.wire_logic_cluster/lc_7/cen
 (1 5)  (601 501)  (601 501)  routing T_12_31.lc_trk_g3_3 <X> T_12_31.wire_logic_cluster/lc_7/cen
 (22 5)  (622 501)  (622 501)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 501)  (625 501)  routing T_12_31.bnr_op_2 <X> T_12_31.lc_trk_g1_2
 (30 5)  (630 501)  (630 501)  routing T_12_31.lc_trk_g2_7 <X> T_12_31.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 501)  (636 501)  LC_2 Logic Functioning bit
 (39 5)  (639 501)  (639 501)  LC_2 Logic Functioning bit
 (41 5)  (641 501)  (641 501)  LC_2 Logic Functioning bit
 (42 5)  (642 501)  (642 501)  LC_2 Logic Functioning bit
 (32 6)  (632 502)  (632 502)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (635 502)  (635 502)  routing T_12_31.lc_trk_g1_4 <X> T_12_31.input_2_3
 (36 6)  (636 502)  (636 502)  LC_3 Logic Functioning bit
 (39 6)  (639 502)  (639 502)  LC_3 Logic Functioning bit
 (41 6)  (641 502)  (641 502)  LC_3 Logic Functioning bit
 (42 6)  (642 502)  (642 502)  LC_3 Logic Functioning bit
 (44 6)  (644 502)  (644 502)  LC_3 Logic Functioning bit
 (45 6)  (645 502)  (645 502)  LC_3 Logic Functioning bit
 (15 7)  (615 503)  (615 503)  routing T_12_31.bot_op_4 <X> T_12_31.lc_trk_g1_4
 (17 7)  (617 503)  (617 503)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (32 7)  (632 503)  (632 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (634 503)  (634 503)  routing T_12_31.lc_trk_g1_4 <X> T_12_31.input_2_3
 (36 7)  (636 503)  (636 503)  LC_3 Logic Functioning bit
 (39 7)  (639 503)  (639 503)  LC_3 Logic Functioning bit
 (41 7)  (641 503)  (641 503)  LC_3 Logic Functioning bit
 (42 7)  (642 503)  (642 503)  LC_3 Logic Functioning bit
 (5 8)  (605 504)  (605 504)  routing T_12_31.sp4_v_b_0 <X> T_12_31.sp4_h_r_6
 (28 8)  (628 504)  (628 504)  routing T_12_31.lc_trk_g2_5 <X> T_12_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 504)  (629 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 504)  (630 504)  routing T_12_31.lc_trk_g2_5 <X> T_12_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 504)  (632 504)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 504)  (636 504)  LC_4 Logic Functioning bit
 (39 8)  (639 504)  (639 504)  LC_4 Logic Functioning bit
 (41 8)  (641 504)  (641 504)  LC_4 Logic Functioning bit
 (42 8)  (642 504)  (642 504)  LC_4 Logic Functioning bit
 (44 8)  (644 504)  (644 504)  LC_4 Logic Functioning bit
 (45 8)  (645 504)  (645 504)  LC_4 Logic Functioning bit
 (3 9)  (603 505)  (603 505)  routing T_12_31.sp12_h_l_22 <X> T_12_31.sp12_v_b_1
 (4 9)  (604 505)  (604 505)  routing T_12_31.sp4_v_b_0 <X> T_12_31.sp4_h_r_6
 (6 9)  (606 505)  (606 505)  routing T_12_31.sp4_v_b_0 <X> T_12_31.sp4_h_r_6
 (36 9)  (636 505)  (636 505)  LC_4 Logic Functioning bit
 (39 9)  (639 505)  (639 505)  LC_4 Logic Functioning bit
 (41 9)  (641 505)  (641 505)  LC_4 Logic Functioning bit
 (42 9)  (642 505)  (642 505)  LC_4 Logic Functioning bit
 (15 10)  (615 506)  (615 506)  routing T_12_31.rgt_op_5 <X> T_12_31.lc_trk_g2_5
 (17 10)  (617 506)  (617 506)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 506)  (618 506)  routing T_12_31.rgt_op_5 <X> T_12_31.lc_trk_g2_5
 (21 10)  (621 506)  (621 506)  routing T_12_31.rgt_op_7 <X> T_12_31.lc_trk_g2_7
 (22 10)  (622 506)  (622 506)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 506)  (624 506)  routing T_12_31.rgt_op_7 <X> T_12_31.lc_trk_g2_7
 (32 10)  (632 506)  (632 506)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 506)  (636 506)  LC_5 Logic Functioning bit
 (39 10)  (639 506)  (639 506)  LC_5 Logic Functioning bit
 (41 10)  (641 506)  (641 506)  LC_5 Logic Functioning bit
 (42 10)  (642 506)  (642 506)  LC_5 Logic Functioning bit
 (44 10)  (644 506)  (644 506)  LC_5 Logic Functioning bit
 (45 10)  (645 506)  (645 506)  LC_5 Logic Functioning bit
 (32 11)  (632 507)  (632 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (635 507)  (635 507)  routing T_12_31.lc_trk_g0_3 <X> T_12_31.input_2_5
 (36 11)  (636 507)  (636 507)  LC_5 Logic Functioning bit
 (39 11)  (639 507)  (639 507)  LC_5 Logic Functioning bit
 (41 11)  (641 507)  (641 507)  LC_5 Logic Functioning bit
 (42 11)  (642 507)  (642 507)  LC_5 Logic Functioning bit
 (4 12)  (604 508)  (604 508)  routing T_12_31.sp4_h_l_38 <X> T_12_31.sp4_v_b_9
 (5 12)  (605 508)  (605 508)  routing T_12_31.sp4_h_l_43 <X> T_12_31.sp4_h_r_9
 (6 12)  (606 508)  (606 508)  routing T_12_31.sp4_h_l_38 <X> T_12_31.sp4_v_b_9
 (22 12)  (622 508)  (622 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 508)  (623 508)  routing T_12_31.sp4_v_t_30 <X> T_12_31.lc_trk_g3_3
 (24 12)  (624 508)  (624 508)  routing T_12_31.sp4_v_t_30 <X> T_12_31.lc_trk_g3_3
 (32 12)  (632 508)  (632 508)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 508)  (636 508)  LC_6 Logic Functioning bit
 (39 12)  (639 508)  (639 508)  LC_6 Logic Functioning bit
 (41 12)  (641 508)  (641 508)  LC_6 Logic Functioning bit
 (42 12)  (642 508)  (642 508)  LC_6 Logic Functioning bit
 (44 12)  (644 508)  (644 508)  LC_6 Logic Functioning bit
 (45 12)  (645 508)  (645 508)  LC_6 Logic Functioning bit
 (4 13)  (604 509)  (604 509)  routing T_12_31.sp4_h_l_43 <X> T_12_31.sp4_h_r_9
 (5 13)  (605 509)  (605 509)  routing T_12_31.sp4_h_l_38 <X> T_12_31.sp4_v_b_9
 (32 13)  (632 509)  (632 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 509)  (635 509)  routing T_12_31.lc_trk_g0_2 <X> T_12_31.input_2_6
 (36 13)  (636 509)  (636 509)  LC_6 Logic Functioning bit
 (39 13)  (639 509)  (639 509)  LC_6 Logic Functioning bit
 (41 13)  (641 509)  (641 509)  LC_6 Logic Functioning bit
 (42 13)  (642 509)  (642 509)  LC_6 Logic Functioning bit
 (29 14)  (629 510)  (629 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 510)  (630 510)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 510)  (632 510)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 510)  (636 510)  LC_7 Logic Functioning bit
 (39 14)  (639 510)  (639 510)  LC_7 Logic Functioning bit
 (41 14)  (641 510)  (641 510)  LC_7 Logic Functioning bit
 (42 14)  (642 510)  (642 510)  LC_7 Logic Functioning bit
 (44 14)  (644 510)  (644 510)  LC_7 Logic Functioning bit
 (45 14)  (645 510)  (645 510)  LC_7 Logic Functioning bit
 (30 15)  (630 511)  (630 511)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 511)  (636 511)  LC_7 Logic Functioning bit
 (39 15)  (639 511)  (639 511)  LC_7 Logic Functioning bit
 (41 15)  (641 511)  (641 511)  LC_7 Logic Functioning bit
 (42 15)  (642 511)  (642 511)  LC_7 Logic Functioning bit


LogicTile_13_31

 (13 0)  (667 496)  (667 496)  routing T_13_31.sp4_h_l_39 <X> T_13_31.sp4_v_b_2
 (14 0)  (668 496)  (668 496)  routing T_13_31.sp4_h_l_5 <X> T_13_31.lc_trk_g0_0
 (25 0)  (679 496)  (679 496)  routing T_13_31.bnr_op_2 <X> T_13_31.lc_trk_g0_2
 (29 0)  (683 496)  (683 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 496)  (684 496)  routing T_13_31.lc_trk_g0_5 <X> T_13_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 496)  (686 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 496)  (687 496)  routing T_13_31.lc_trk_g3_0 <X> T_13_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 496)  (688 496)  routing T_13_31.lc_trk_g3_0 <X> T_13_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 496)  (689 496)  routing T_13_31.lc_trk_g0_4 <X> T_13_31.input_2_0
 (36 0)  (690 496)  (690 496)  LC_0 Logic Functioning bit
 (37 0)  (691 496)  (691 496)  LC_0 Logic Functioning bit
 (38 0)  (692 496)  (692 496)  LC_0 Logic Functioning bit
 (39 0)  (693 496)  (693 496)  LC_0 Logic Functioning bit
 (12 1)  (666 497)  (666 497)  routing T_13_31.sp4_h_l_39 <X> T_13_31.sp4_v_b_2
 (14 1)  (668 497)  (668 497)  routing T_13_31.sp4_h_l_5 <X> T_13_31.lc_trk_g0_0
 (15 1)  (669 497)  (669 497)  routing T_13_31.sp4_h_l_5 <X> T_13_31.lc_trk_g0_0
 (16 1)  (670 497)  (670 497)  routing T_13_31.sp4_h_l_5 <X> T_13_31.lc_trk_g0_0
 (17 1)  (671 497)  (671 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (676 497)  (676 497)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (679 497)  (679 497)  routing T_13_31.bnr_op_2 <X> T_13_31.lc_trk_g0_2
 (27 1)  (681 497)  (681 497)  routing T_13_31.lc_trk_g1_1 <X> T_13_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 497)  (683 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 497)  (686 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 497)  (690 497)  LC_0 Logic Functioning bit
 (37 1)  (691 497)  (691 497)  LC_0 Logic Functioning bit
 (38 1)  (692 497)  (692 497)  LC_0 Logic Functioning bit
 (14 2)  (668 498)  (668 498)  routing T_13_31.wire_logic_cluster/lc_4/out <X> T_13_31.lc_trk_g0_4
 (15 2)  (669 498)  (669 498)  routing T_13_31.sp4_h_r_13 <X> T_13_31.lc_trk_g0_5
 (16 2)  (670 498)  (670 498)  routing T_13_31.sp4_h_r_13 <X> T_13_31.lc_trk_g0_5
 (17 2)  (671 498)  (671 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 498)  (672 498)  routing T_13_31.sp4_h_r_13 <X> T_13_31.lc_trk_g0_5
 (22 2)  (676 498)  (676 498)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 498)  (678 498)  routing T_13_31.top_op_7 <X> T_13_31.lc_trk_g0_7
 (28 2)  (682 498)  (682 498)  routing T_13_31.lc_trk_g2_4 <X> T_13_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 498)  (683 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 498)  (684 498)  routing T_13_31.lc_trk_g2_4 <X> T_13_31.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 498)  (685 498)  routing T_13_31.lc_trk_g1_7 <X> T_13_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 498)  (686 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 498)  (688 498)  routing T_13_31.lc_trk_g1_7 <X> T_13_31.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 498)  (689 498)  routing T_13_31.lc_trk_g1_4 <X> T_13_31.input_2_1
 (36 2)  (690 498)  (690 498)  LC_1 Logic Functioning bit
 (37 2)  (691 498)  (691 498)  LC_1 Logic Functioning bit
 (38 2)  (692 498)  (692 498)  LC_1 Logic Functioning bit
 (39 2)  (693 498)  (693 498)  LC_1 Logic Functioning bit
 (41 2)  (695 498)  (695 498)  LC_1 Logic Functioning bit
 (42 2)  (696 498)  (696 498)  LC_1 Logic Functioning bit
 (43 2)  (697 498)  (697 498)  LC_1 Logic Functioning bit
 (17 3)  (671 499)  (671 499)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 499)  (675 499)  routing T_13_31.top_op_7 <X> T_13_31.lc_trk_g0_7
 (26 3)  (680 499)  (680 499)  routing T_13_31.lc_trk_g2_3 <X> T_13_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 499)  (682 499)  routing T_13_31.lc_trk_g2_3 <X> T_13_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 499)  (683 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 499)  (685 499)  routing T_13_31.lc_trk_g1_7 <X> T_13_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 499)  (686 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (688 499)  (688 499)  routing T_13_31.lc_trk_g1_4 <X> T_13_31.input_2_1
 (36 3)  (690 499)  (690 499)  LC_1 Logic Functioning bit
 (37 3)  (691 499)  (691 499)  LC_1 Logic Functioning bit
 (38 3)  (692 499)  (692 499)  LC_1 Logic Functioning bit
 (39 3)  (693 499)  (693 499)  LC_1 Logic Functioning bit
 (40 3)  (694 499)  (694 499)  LC_1 Logic Functioning bit
 (41 3)  (695 499)  (695 499)  LC_1 Logic Functioning bit
 (42 3)  (696 499)  (696 499)  LC_1 Logic Functioning bit
 (43 3)  (697 499)  (697 499)  LC_1 Logic Functioning bit
 (4 4)  (658 500)  (658 500)  routing T_13_31.sp4_h_l_44 <X> T_13_31.sp4_v_b_3
 (6 4)  (660 500)  (660 500)  routing T_13_31.sp4_h_l_44 <X> T_13_31.sp4_v_b_3
 (15 4)  (669 500)  (669 500)  routing T_13_31.bot_op_1 <X> T_13_31.lc_trk_g1_1
 (17 4)  (671 500)  (671 500)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (679 500)  (679 500)  routing T_13_31.lft_op_2 <X> T_13_31.lc_trk_g1_2
 (26 4)  (680 500)  (680 500)  routing T_13_31.lc_trk_g1_5 <X> T_13_31.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 500)  (681 500)  routing T_13_31.lc_trk_g1_2 <X> T_13_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 500)  (683 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 500)  (685 500)  routing T_13_31.lc_trk_g0_7 <X> T_13_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 500)  (686 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 500)  (690 500)  LC_2 Logic Functioning bit
 (37 4)  (691 500)  (691 500)  LC_2 Logic Functioning bit
 (38 4)  (692 500)  (692 500)  LC_2 Logic Functioning bit
 (39 4)  (693 500)  (693 500)  LC_2 Logic Functioning bit
 (41 4)  (695 500)  (695 500)  LC_2 Logic Functioning bit
 (42 4)  (696 500)  (696 500)  LC_2 Logic Functioning bit
 (43 4)  (697 500)  (697 500)  LC_2 Logic Functioning bit
 (50 4)  (704 500)  (704 500)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (659 501)  (659 501)  routing T_13_31.sp4_h_l_44 <X> T_13_31.sp4_v_b_3
 (14 5)  (668 501)  (668 501)  routing T_13_31.top_op_0 <X> T_13_31.lc_trk_g1_0
 (15 5)  (669 501)  (669 501)  routing T_13_31.top_op_0 <X> T_13_31.lc_trk_g1_0
 (17 5)  (671 501)  (671 501)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (676 501)  (676 501)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 501)  (678 501)  routing T_13_31.lft_op_2 <X> T_13_31.lc_trk_g1_2
 (27 5)  (681 501)  (681 501)  routing T_13_31.lc_trk_g1_5 <X> T_13_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 501)  (683 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 501)  (684 501)  routing T_13_31.lc_trk_g1_2 <X> T_13_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 501)  (685 501)  routing T_13_31.lc_trk_g0_7 <X> T_13_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 501)  (690 501)  LC_2 Logic Functioning bit
 (37 5)  (691 501)  (691 501)  LC_2 Logic Functioning bit
 (38 5)  (692 501)  (692 501)  LC_2 Logic Functioning bit
 (39 5)  (693 501)  (693 501)  LC_2 Logic Functioning bit
 (40 5)  (694 501)  (694 501)  LC_2 Logic Functioning bit
 (41 5)  (695 501)  (695 501)  LC_2 Logic Functioning bit
 (42 5)  (696 501)  (696 501)  LC_2 Logic Functioning bit
 (43 5)  (697 501)  (697 501)  LC_2 Logic Functioning bit
 (14 6)  (668 502)  (668 502)  routing T_13_31.lft_op_4 <X> T_13_31.lc_trk_g1_4
 (15 6)  (669 502)  (669 502)  routing T_13_31.lft_op_5 <X> T_13_31.lc_trk_g1_5
 (17 6)  (671 502)  (671 502)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 502)  (672 502)  routing T_13_31.lft_op_5 <X> T_13_31.lc_trk_g1_5
 (21 6)  (675 502)  (675 502)  routing T_13_31.lft_op_7 <X> T_13_31.lc_trk_g1_7
 (22 6)  (676 502)  (676 502)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 502)  (678 502)  routing T_13_31.lft_op_7 <X> T_13_31.lc_trk_g1_7
 (26 6)  (680 502)  (680 502)  routing T_13_31.lc_trk_g2_5 <X> T_13_31.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 502)  (683 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 502)  (685 502)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 502)  (686 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 502)  (687 502)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 502)  (690 502)  LC_3 Logic Functioning bit
 (37 6)  (691 502)  (691 502)  LC_3 Logic Functioning bit
 (38 6)  (692 502)  (692 502)  LC_3 Logic Functioning bit
 (39 6)  (693 502)  (693 502)  LC_3 Logic Functioning bit
 (41 6)  (695 502)  (695 502)  LC_3 Logic Functioning bit
 (43 6)  (697 502)  (697 502)  LC_3 Logic Functioning bit
 (15 7)  (669 503)  (669 503)  routing T_13_31.lft_op_4 <X> T_13_31.lc_trk_g1_4
 (17 7)  (671 503)  (671 503)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (28 7)  (682 503)  (682 503)  routing T_13_31.lc_trk_g2_5 <X> T_13_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 503)  (683 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 503)  (684 503)  routing T_13_31.lc_trk_g0_2 <X> T_13_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 503)  (685 503)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 503)  (690 503)  LC_3 Logic Functioning bit
 (37 7)  (691 503)  (691 503)  LC_3 Logic Functioning bit
 (38 7)  (692 503)  (692 503)  LC_3 Logic Functioning bit
 (39 7)  (693 503)  (693 503)  LC_3 Logic Functioning bit
 (40 7)  (694 503)  (694 503)  LC_3 Logic Functioning bit
 (41 7)  (695 503)  (695 503)  LC_3 Logic Functioning bit
 (42 7)  (696 503)  (696 503)  LC_3 Logic Functioning bit
 (43 7)  (697 503)  (697 503)  LC_3 Logic Functioning bit
 (48 7)  (702 503)  (702 503)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (657 504)  (657 504)  routing T_13_31.sp12_h_r_1 <X> T_13_31.sp12_v_b_1
 (22 8)  (676 504)  (676 504)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 504)  (678 504)  routing T_13_31.tnl_op_3 <X> T_13_31.lc_trk_g2_3
 (26 8)  (680 504)  (680 504)  routing T_13_31.lc_trk_g3_7 <X> T_13_31.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 504)  (681 504)  routing T_13_31.lc_trk_g1_0 <X> T_13_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 504)  (683 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 504)  (686 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 504)  (687 504)  routing T_13_31.lc_trk_g3_2 <X> T_13_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 504)  (688 504)  routing T_13_31.lc_trk_g3_2 <X> T_13_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 504)  (690 504)  LC_4 Logic Functioning bit
 (37 8)  (691 504)  (691 504)  LC_4 Logic Functioning bit
 (38 8)  (692 504)  (692 504)  LC_4 Logic Functioning bit
 (39 8)  (693 504)  (693 504)  LC_4 Logic Functioning bit
 (41 8)  (695 504)  (695 504)  LC_4 Logic Functioning bit
 (42 8)  (696 504)  (696 504)  LC_4 Logic Functioning bit
 (43 8)  (697 504)  (697 504)  LC_4 Logic Functioning bit
 (3 9)  (657 505)  (657 505)  routing T_13_31.sp12_h_r_1 <X> T_13_31.sp12_v_b_1
 (21 9)  (675 505)  (675 505)  routing T_13_31.tnl_op_3 <X> T_13_31.lc_trk_g2_3
 (26 9)  (680 505)  (680 505)  routing T_13_31.lc_trk_g3_7 <X> T_13_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 505)  (681 505)  routing T_13_31.lc_trk_g3_7 <X> T_13_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 505)  (682 505)  routing T_13_31.lc_trk_g3_7 <X> T_13_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 505)  (683 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 505)  (685 505)  routing T_13_31.lc_trk_g3_2 <X> T_13_31.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 505)  (686 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (687 505)  (687 505)  routing T_13_31.lc_trk_g3_1 <X> T_13_31.input_2_4
 (34 9)  (688 505)  (688 505)  routing T_13_31.lc_trk_g3_1 <X> T_13_31.input_2_4
 (36 9)  (690 505)  (690 505)  LC_4 Logic Functioning bit
 (37 9)  (691 505)  (691 505)  LC_4 Logic Functioning bit
 (38 9)  (692 505)  (692 505)  LC_4 Logic Functioning bit
 (39 9)  (693 505)  (693 505)  LC_4 Logic Functioning bit
 (40 9)  (694 505)  (694 505)  LC_4 Logic Functioning bit
 (41 9)  (695 505)  (695 505)  LC_4 Logic Functioning bit
 (42 9)  (696 505)  (696 505)  LC_4 Logic Functioning bit
 (43 9)  (697 505)  (697 505)  LC_4 Logic Functioning bit
 (48 9)  (702 505)  (702 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (705 505)  (705 505)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (670 506)  (670 506)  routing T_13_31.sp4_v_b_37 <X> T_13_31.lc_trk_g2_5
 (17 10)  (671 506)  (671 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 506)  (672 506)  routing T_13_31.sp4_v_b_37 <X> T_13_31.lc_trk_g2_5
 (25 10)  (679 506)  (679 506)  routing T_13_31.rgt_op_6 <X> T_13_31.lc_trk_g2_6
 (26 10)  (680 506)  (680 506)  routing T_13_31.lc_trk_g1_4 <X> T_13_31.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 506)  (683 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 506)  (686 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 506)  (688 506)  routing T_13_31.lc_trk_g1_1 <X> T_13_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 506)  (690 506)  LC_5 Logic Functioning bit
 (38 10)  (692 506)  (692 506)  LC_5 Logic Functioning bit
 (41 10)  (695 506)  (695 506)  LC_5 Logic Functioning bit
 (43 10)  (697 506)  (697 506)  LC_5 Logic Functioning bit
 (50 10)  (704 506)  (704 506)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (668 507)  (668 507)  routing T_13_31.tnl_op_4 <X> T_13_31.lc_trk_g2_4
 (15 11)  (669 507)  (669 507)  routing T_13_31.tnl_op_4 <X> T_13_31.lc_trk_g2_4
 (17 11)  (671 507)  (671 507)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (672 507)  (672 507)  routing T_13_31.sp4_v_b_37 <X> T_13_31.lc_trk_g2_5
 (22 11)  (676 507)  (676 507)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 507)  (678 507)  routing T_13_31.rgt_op_6 <X> T_13_31.lc_trk_g2_6
 (27 11)  (681 507)  (681 507)  routing T_13_31.lc_trk_g1_4 <X> T_13_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 507)  (683 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 507)  (691 507)  LC_5 Logic Functioning bit
 (40 11)  (694 507)  (694 507)  LC_5 Logic Functioning bit
 (42 11)  (696 507)  (696 507)  LC_5 Logic Functioning bit
 (15 12)  (669 508)  (669 508)  routing T_13_31.tnl_op_1 <X> T_13_31.lc_trk_g3_1
 (17 12)  (671 508)  (671 508)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (679 508)  (679 508)  routing T_13_31.wire_logic_cluster/lc_2/out <X> T_13_31.lc_trk_g3_2
 (29 12)  (683 508)  (683 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 508)  (684 508)  routing T_13_31.lc_trk_g0_5 <X> T_13_31.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 508)  (685 508)  routing T_13_31.lc_trk_g3_4 <X> T_13_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 508)  (686 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 508)  (687 508)  routing T_13_31.lc_trk_g3_4 <X> T_13_31.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 508)  (688 508)  routing T_13_31.lc_trk_g3_4 <X> T_13_31.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 508)  (689 508)  routing T_13_31.lc_trk_g0_4 <X> T_13_31.input_2_6
 (36 12)  (690 508)  (690 508)  LC_6 Logic Functioning bit
 (37 12)  (691 508)  (691 508)  LC_6 Logic Functioning bit
 (38 12)  (692 508)  (692 508)  LC_6 Logic Functioning bit
 (39 12)  (693 508)  (693 508)  LC_6 Logic Functioning bit
 (14 13)  (668 509)  (668 509)  routing T_13_31.tnl_op_0 <X> T_13_31.lc_trk_g3_0
 (15 13)  (669 509)  (669 509)  routing T_13_31.tnl_op_0 <X> T_13_31.lc_trk_g3_0
 (17 13)  (671 509)  (671 509)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (672 509)  (672 509)  routing T_13_31.tnl_op_1 <X> T_13_31.lc_trk_g3_1
 (22 13)  (676 509)  (676 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (681 509)  (681 509)  routing T_13_31.lc_trk_g1_1 <X> T_13_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 509)  (683 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 509)  (686 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (690 509)  (690 509)  LC_6 Logic Functioning bit
 (37 13)  (691 509)  (691 509)  LC_6 Logic Functioning bit
 (38 13)  (692 509)  (692 509)  LC_6 Logic Functioning bit
 (22 14)  (676 510)  (676 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 510)  (677 510)  routing T_13_31.sp4_h_r_31 <X> T_13_31.lc_trk_g3_7
 (24 14)  (678 510)  (678 510)  routing T_13_31.sp4_h_r_31 <X> T_13_31.lc_trk_g3_7
 (29 14)  (683 510)  (683 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 510)  (684 510)  routing T_13_31.lc_trk_g0_4 <X> T_13_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 510)  (686 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 510)  (688 510)  routing T_13_31.lc_trk_g1_1 <X> T_13_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 510)  (689 510)  routing T_13_31.lc_trk_g0_5 <X> T_13_31.input_2_7
 (36 14)  (690 510)  (690 510)  LC_7 Logic Functioning bit
 (38 14)  (692 510)  (692 510)  LC_7 Logic Functioning bit
 (41 14)  (695 510)  (695 510)  LC_7 Logic Functioning bit
 (43 14)  (697 510)  (697 510)  LC_7 Logic Functioning bit
 (14 15)  (668 511)  (668 511)  routing T_13_31.tnl_op_4 <X> T_13_31.lc_trk_g3_4
 (15 15)  (669 511)  (669 511)  routing T_13_31.tnl_op_4 <X> T_13_31.lc_trk_g3_4
 (17 15)  (671 511)  (671 511)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (675 511)  (675 511)  routing T_13_31.sp4_h_r_31 <X> T_13_31.lc_trk_g3_7
 (26 15)  (680 511)  (680 511)  routing T_13_31.lc_trk_g1_2 <X> T_13_31.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 511)  (681 511)  routing T_13_31.lc_trk_g1_2 <X> T_13_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 511)  (683 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 511)  (686 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (691 511)  (691 511)  LC_7 Logic Functioning bit
 (40 15)  (694 511)  (694 511)  LC_7 Logic Functioning bit
 (42 15)  (696 511)  (696 511)  LC_7 Logic Functioning bit


LogicTile_14_31

 (15 0)  (723 496)  (723 496)  routing T_14_31.bot_op_1 <X> T_14_31.lc_trk_g0_1
 (17 0)  (725 496)  (725 496)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (736 496)  (736 496)  routing T_14_31.lc_trk_g2_3 <X> T_14_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 496)  (737 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 496)  (739 496)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 496)  (740 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 496)  (741 496)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 496)  (742 496)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 496)  (743 496)  routing T_14_31.lc_trk_g0_4 <X> T_14_31.input_2_0
 (37 0)  (745 496)  (745 496)  LC_0 Logic Functioning bit
 (41 0)  (749 496)  (749 496)  LC_0 Logic Functioning bit
 (42 0)  (750 496)  (750 496)  LC_0 Logic Functioning bit
 (43 0)  (751 496)  (751 496)  LC_0 Logic Functioning bit
 (22 1)  (730 497)  (730 497)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 497)  (732 497)  routing T_14_31.bot_op_2 <X> T_14_31.lc_trk_g0_2
 (26 1)  (734 497)  (734 497)  routing T_14_31.lc_trk_g1_3 <X> T_14_31.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 497)  (735 497)  routing T_14_31.lc_trk_g1_3 <X> T_14_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 497)  (737 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 497)  (738 497)  routing T_14_31.lc_trk_g2_3 <X> T_14_31.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 497)  (739 497)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 497)  (740 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (744 497)  (744 497)  LC_0 Logic Functioning bit
 (41 1)  (749 497)  (749 497)  LC_0 Logic Functioning bit
 (43 1)  (751 497)  (751 497)  LC_0 Logic Functioning bit
 (0 2)  (708 498)  (708 498)  routing T_14_31.glb_netwk_3 <X> T_14_31.wire_logic_cluster/lc_7/clk
 (2 2)  (710 498)  (710 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 498)  (722 498)  routing T_14_31.wire_logic_cluster/lc_4/out <X> T_14_31.lc_trk_g0_4
 (16 2)  (724 498)  (724 498)  routing T_14_31.sp4_v_b_5 <X> T_14_31.lc_trk_g0_5
 (17 2)  (725 498)  (725 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (726 498)  (726 498)  routing T_14_31.sp4_v_b_5 <X> T_14_31.lc_trk_g0_5
 (27 2)  (735 498)  (735 498)  routing T_14_31.lc_trk_g3_5 <X> T_14_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 498)  (736 498)  routing T_14_31.lc_trk_g3_5 <X> T_14_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 498)  (737 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 498)  (738 498)  routing T_14_31.lc_trk_g3_5 <X> T_14_31.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 498)  (739 498)  routing T_14_31.lc_trk_g1_7 <X> T_14_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 498)  (740 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 498)  (742 498)  routing T_14_31.lc_trk_g1_7 <X> T_14_31.wire_logic_cluster/lc_1/in_3
 (42 2)  (750 498)  (750 498)  LC_1 Logic Functioning bit
 (45 2)  (753 498)  (753 498)  LC_1 Logic Functioning bit
 (50 2)  (758 498)  (758 498)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (761 498)  (761 498)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (708 499)  (708 499)  routing T_14_31.glb_netwk_3 <X> T_14_31.wire_logic_cluster/lc_7/clk
 (17 3)  (725 499)  (725 499)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 499)  (730 499)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 499)  (732 499)  routing T_14_31.bot_op_6 <X> T_14_31.lc_trk_g0_6
 (27 3)  (735 499)  (735 499)  routing T_14_31.lc_trk_g3_0 <X> T_14_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 499)  (736 499)  routing T_14_31.lc_trk_g3_0 <X> T_14_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 499)  (737 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 499)  (739 499)  routing T_14_31.lc_trk_g1_7 <X> T_14_31.wire_logic_cluster/lc_1/in_3
 (46 3)  (754 499)  (754 499)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (756 499)  (756 499)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (761 499)  (761 499)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (720 500)  (720 500)  routing T_14_31.sp4_v_b_5 <X> T_14_31.sp4_h_r_5
 (22 4)  (730 500)  (730 500)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 500)  (732 500)  routing T_14_31.bot_op_3 <X> T_14_31.lc_trk_g1_3
 (25 4)  (733 500)  (733 500)  routing T_14_31.sp4_v_b_2 <X> T_14_31.lc_trk_g1_2
 (26 4)  (734 500)  (734 500)  routing T_14_31.lc_trk_g2_6 <X> T_14_31.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 500)  (735 500)  routing T_14_31.lc_trk_g1_2 <X> T_14_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 500)  (737 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 500)  (739 500)  routing T_14_31.lc_trk_g0_5 <X> T_14_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 500)  (740 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 500)  (744 500)  LC_2 Logic Functioning bit
 (38 4)  (746 500)  (746 500)  LC_2 Logic Functioning bit
 (8 5)  (716 501)  (716 501)  routing T_14_31.sp4_v_t_36 <X> T_14_31.sp4_v_b_4
 (10 5)  (718 501)  (718 501)  routing T_14_31.sp4_v_t_36 <X> T_14_31.sp4_v_b_4
 (11 5)  (719 501)  (719 501)  routing T_14_31.sp4_v_b_5 <X> T_14_31.sp4_h_r_5
 (15 5)  (723 501)  (723 501)  routing T_14_31.bot_op_0 <X> T_14_31.lc_trk_g1_0
 (17 5)  (725 501)  (725 501)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (730 501)  (730 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (731 501)  (731 501)  routing T_14_31.sp4_v_b_2 <X> T_14_31.lc_trk_g1_2
 (26 5)  (734 501)  (734 501)  routing T_14_31.lc_trk_g2_6 <X> T_14_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 501)  (736 501)  routing T_14_31.lc_trk_g2_6 <X> T_14_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 501)  (737 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 501)  (738 501)  routing T_14_31.lc_trk_g1_2 <X> T_14_31.wire_logic_cluster/lc_2/in_1
 (51 5)  (759 501)  (759 501)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (721 502)  (721 502)  routing T_14_31.sp4_v_b_5 <X> T_14_31.sp4_v_t_40
 (15 6)  (723 502)  (723 502)  routing T_14_31.bot_op_5 <X> T_14_31.lc_trk_g1_5
 (17 6)  (725 502)  (725 502)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (730 502)  (730 502)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 502)  (732 502)  routing T_14_31.bot_op_7 <X> T_14_31.lc_trk_g1_7
 (26 6)  (734 502)  (734 502)  routing T_14_31.lc_trk_g0_5 <X> T_14_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 502)  (735 502)  routing T_14_31.lc_trk_g1_3 <X> T_14_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 502)  (737 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 502)  (740 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (750 502)  (750 502)  LC_3 Logic Functioning bit
 (15 7)  (723 503)  (723 503)  routing T_14_31.bot_op_4 <X> T_14_31.lc_trk_g1_4
 (17 7)  (725 503)  (725 503)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (29 7)  (737 503)  (737 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 503)  (738 503)  routing T_14_31.lc_trk_g1_3 <X> T_14_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 503)  (739 503)  routing T_14_31.lc_trk_g0_2 <X> T_14_31.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 503)  (740 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (742 503)  (742 503)  routing T_14_31.lc_trk_g1_2 <X> T_14_31.input_2_3
 (35 7)  (743 503)  (743 503)  routing T_14_31.lc_trk_g1_2 <X> T_14_31.input_2_3
 (37 7)  (745 503)  (745 503)  LC_3 Logic Functioning bit
 (39 7)  (747 503)  (747 503)  LC_3 Logic Functioning bit
 (40 7)  (748 503)  (748 503)  LC_3 Logic Functioning bit
 (42 7)  (750 503)  (750 503)  LC_3 Logic Functioning bit
 (43 7)  (751 503)  (751 503)  LC_3 Logic Functioning bit
 (6 8)  (714 504)  (714 504)  routing T_14_31.sp4_h_r_1 <X> T_14_31.sp4_v_b_6
 (12 8)  (720 504)  (720 504)  routing T_14_31.sp4_v_b_2 <X> T_14_31.sp4_h_r_8
 (21 8)  (729 504)  (729 504)  routing T_14_31.wire_logic_cluster/lc_3/out <X> T_14_31.lc_trk_g2_3
 (22 8)  (730 504)  (730 504)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (735 504)  (735 504)  routing T_14_31.lc_trk_g1_2 <X> T_14_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 504)  (737 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 504)  (739 504)  routing T_14_31.lc_trk_g0_5 <X> T_14_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 504)  (740 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 504)  (744 504)  LC_4 Logic Functioning bit
 (37 8)  (745 504)  (745 504)  LC_4 Logic Functioning bit
 (38 8)  (746 504)  (746 504)  LC_4 Logic Functioning bit
 (39 8)  (747 504)  (747 504)  LC_4 Logic Functioning bit
 (41 8)  (749 504)  (749 504)  LC_4 Logic Functioning bit
 (43 8)  (751 504)  (751 504)  LC_4 Logic Functioning bit
 (11 9)  (719 505)  (719 505)  routing T_14_31.sp4_v_b_2 <X> T_14_31.sp4_h_r_8
 (13 9)  (721 505)  (721 505)  routing T_14_31.sp4_v_b_2 <X> T_14_31.sp4_h_r_8
 (26 9)  (734 505)  (734 505)  routing T_14_31.lc_trk_g0_2 <X> T_14_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 505)  (737 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 505)  (738 505)  routing T_14_31.lc_trk_g1_2 <X> T_14_31.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 505)  (744 505)  LC_4 Logic Functioning bit
 (38 9)  (746 505)  (746 505)  LC_4 Logic Functioning bit
 (41 9)  (749 505)  (749 505)  LC_4 Logic Functioning bit
 (43 9)  (751 505)  (751 505)  LC_4 Logic Functioning bit
 (14 10)  (722 506)  (722 506)  routing T_14_31.sp4_v_b_36 <X> T_14_31.lc_trk_g2_4
 (15 10)  (723 506)  (723 506)  routing T_14_31.sp4_h_l_16 <X> T_14_31.lc_trk_g2_5
 (16 10)  (724 506)  (724 506)  routing T_14_31.sp4_h_l_16 <X> T_14_31.lc_trk_g2_5
 (17 10)  (725 506)  (725 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (733 506)  (733 506)  routing T_14_31.bnl_op_6 <X> T_14_31.lc_trk_g2_6
 (26 10)  (734 506)  (734 506)  routing T_14_31.lc_trk_g1_4 <X> T_14_31.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 506)  (735 506)  routing T_14_31.lc_trk_g1_5 <X> T_14_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 506)  (737 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 506)  (738 506)  routing T_14_31.lc_trk_g1_5 <X> T_14_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 506)  (739 506)  routing T_14_31.lc_trk_g0_6 <X> T_14_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 506)  (740 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 506)  (743 506)  routing T_14_31.lc_trk_g2_5 <X> T_14_31.input_2_5
 (36 10)  (744 506)  (744 506)  LC_5 Logic Functioning bit
 (37 10)  (745 506)  (745 506)  LC_5 Logic Functioning bit
 (38 10)  (746 506)  (746 506)  LC_5 Logic Functioning bit
 (39 10)  (747 506)  (747 506)  LC_5 Logic Functioning bit
 (41 10)  (749 506)  (749 506)  LC_5 Logic Functioning bit
 (42 10)  (750 506)  (750 506)  LC_5 Logic Functioning bit
 (43 10)  (751 506)  (751 506)  LC_5 Logic Functioning bit
 (14 11)  (722 507)  (722 507)  routing T_14_31.sp4_v_b_36 <X> T_14_31.lc_trk_g2_4
 (16 11)  (724 507)  (724 507)  routing T_14_31.sp4_v_b_36 <X> T_14_31.lc_trk_g2_4
 (17 11)  (725 507)  (725 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (726 507)  (726 507)  routing T_14_31.sp4_h_l_16 <X> T_14_31.lc_trk_g2_5
 (22 11)  (730 507)  (730 507)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 507)  (733 507)  routing T_14_31.bnl_op_6 <X> T_14_31.lc_trk_g2_6
 (27 11)  (735 507)  (735 507)  routing T_14_31.lc_trk_g1_4 <X> T_14_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 507)  (737 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 507)  (739 507)  routing T_14_31.lc_trk_g0_6 <X> T_14_31.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 507)  (740 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 507)  (741 507)  routing T_14_31.lc_trk_g2_5 <X> T_14_31.input_2_5
 (36 11)  (744 507)  (744 507)  LC_5 Logic Functioning bit
 (37 11)  (745 507)  (745 507)  LC_5 Logic Functioning bit
 (38 11)  (746 507)  (746 507)  LC_5 Logic Functioning bit
 (39 11)  (747 507)  (747 507)  LC_5 Logic Functioning bit
 (40 11)  (748 507)  (748 507)  LC_5 Logic Functioning bit
 (41 11)  (749 507)  (749 507)  LC_5 Logic Functioning bit
 (42 11)  (750 507)  (750 507)  LC_5 Logic Functioning bit
 (43 11)  (751 507)  (751 507)  LC_5 Logic Functioning bit
 (14 12)  (722 508)  (722 508)  routing T_14_31.sp4_v_t_21 <X> T_14_31.lc_trk_g3_0
 (29 12)  (737 508)  (737 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 508)  (740 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 508)  (742 508)  routing T_14_31.lc_trk_g1_0 <X> T_14_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 508)  (744 508)  LC_6 Logic Functioning bit
 (38 12)  (746 508)  (746 508)  LC_6 Logic Functioning bit
 (14 13)  (722 509)  (722 509)  routing T_14_31.sp4_v_t_21 <X> T_14_31.lc_trk_g3_0
 (16 13)  (724 509)  (724 509)  routing T_14_31.sp4_v_t_21 <X> T_14_31.lc_trk_g3_0
 (17 13)  (725 509)  (725 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (36 13)  (744 509)  (744 509)  LC_6 Logic Functioning bit
 (38 13)  (746 509)  (746 509)  LC_6 Logic Functioning bit
 (51 13)  (759 509)  (759 509)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (708 510)  (708 510)  routing T_14_31.lc_trk_g2_4 <X> T_14_31.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 510)  (709 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (718 510)  (718 510)  routing T_14_31.sp4_v_b_5 <X> T_14_31.sp4_h_l_47
 (17 14)  (725 510)  (725 510)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 510)  (726 510)  routing T_14_31.wire_logic_cluster/lc_5/out <X> T_14_31.lc_trk_g3_5
 (25 14)  (733 510)  (733 510)  routing T_14_31.wire_logic_cluster/lc_6/out <X> T_14_31.lc_trk_g3_6
 (32 14)  (740 510)  (740 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 510)  (744 510)  LC_7 Logic Functioning bit
 (37 14)  (745 510)  (745 510)  LC_7 Logic Functioning bit
 (38 14)  (746 510)  (746 510)  LC_7 Logic Functioning bit
 (39 14)  (747 510)  (747 510)  LC_7 Logic Functioning bit
 (42 14)  (750 510)  (750 510)  LC_7 Logic Functioning bit
 (43 14)  (751 510)  (751 510)  LC_7 Logic Functioning bit
 (50 14)  (758 510)  (758 510)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (709 511)  (709 511)  routing T_14_31.lc_trk_g2_4 <X> T_14_31.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 511)  (730 511)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (739 511)  (739 511)  routing T_14_31.lc_trk_g0_2 <X> T_14_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 511)  (744 511)  LC_7 Logic Functioning bit
 (37 15)  (745 511)  (745 511)  LC_7 Logic Functioning bit
 (38 15)  (746 511)  (746 511)  LC_7 Logic Functioning bit
 (39 15)  (747 511)  (747 511)  LC_7 Logic Functioning bit
 (42 15)  (750 511)  (750 511)  LC_7 Logic Functioning bit
 (43 15)  (751 511)  (751 511)  LC_7 Logic Functioning bit
 (48 15)  (756 511)  (756 511)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_31

 (31 0)  (793 496)  (793 496)  routing T_15_31.lc_trk_g2_5 <X> T_15_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 496)  (794 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 496)  (795 496)  routing T_15_31.lc_trk_g2_5 <X> T_15_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 496)  (798 496)  LC_0 Logic Functioning bit
 (38 0)  (800 496)  (800 496)  LC_0 Logic Functioning bit
 (15 1)  (777 497)  (777 497)  routing T_15_31.bot_op_0 <X> T_15_31.lc_trk_g0_0
 (17 1)  (779 497)  (779 497)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (789 497)  (789 497)  routing T_15_31.lc_trk_g3_1 <X> T_15_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 497)  (790 497)  routing T_15_31.lc_trk_g3_1 <X> T_15_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 497)  (791 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 497)  (799 497)  LC_0 Logic Functioning bit
 (39 1)  (801 497)  (801 497)  LC_0 Logic Functioning bit
 (0 2)  (762 498)  (762 498)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (2 2)  (764 498)  (764 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (766 498)  (766 498)  routing T_15_31.sp4_h_r_0 <X> T_15_31.sp4_v_t_37
 (14 2)  (776 498)  (776 498)  routing T_15_31.sp4_h_l_1 <X> T_15_31.lc_trk_g0_4
 (26 2)  (788 498)  (788 498)  routing T_15_31.lc_trk_g3_6 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 498)  (789 498)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 498)  (790 498)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 498)  (791 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 498)  (794 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 498)  (795 498)  routing T_15_31.lc_trk_g2_0 <X> T_15_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 498)  (798 498)  LC_1 Logic Functioning bit
 (37 2)  (799 498)  (799 498)  LC_1 Logic Functioning bit
 (38 2)  (800 498)  (800 498)  LC_1 Logic Functioning bit
 (39 2)  (801 498)  (801 498)  LC_1 Logic Functioning bit
 (43 2)  (805 498)  (805 498)  LC_1 Logic Functioning bit
 (50 2)  (812 498)  (812 498)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 499)  (762 499)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (5 3)  (767 499)  (767 499)  routing T_15_31.sp4_h_r_0 <X> T_15_31.sp4_v_t_37
 (15 3)  (777 499)  (777 499)  routing T_15_31.sp4_h_l_1 <X> T_15_31.lc_trk_g0_4
 (16 3)  (778 499)  (778 499)  routing T_15_31.sp4_h_l_1 <X> T_15_31.lc_trk_g0_4
 (17 3)  (779 499)  (779 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (788 499)  (788 499)  routing T_15_31.lc_trk_g3_6 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 499)  (789 499)  routing T_15_31.lc_trk_g3_6 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 499)  (790 499)  routing T_15_31.lc_trk_g3_6 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 499)  (791 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 499)  (792 499)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.wire_logic_cluster/lc_1/in_1
 (37 3)  (799 499)  (799 499)  LC_1 Logic Functioning bit
 (39 3)  (801 499)  (801 499)  LC_1 Logic Functioning bit
 (43 3)  (805 499)  (805 499)  LC_1 Logic Functioning bit
 (14 4)  (776 500)  (776 500)  routing T_15_31.sp4_h_l_5 <X> T_15_31.lc_trk_g1_0
 (22 4)  (784 500)  (784 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 500)  (785 500)  routing T_15_31.sp4_h_r_3 <X> T_15_31.lc_trk_g1_3
 (24 4)  (786 500)  (786 500)  routing T_15_31.sp4_h_r_3 <X> T_15_31.lc_trk_g1_3
 (5 5)  (767 501)  (767 501)  routing T_15_31.sp4_h_r_3 <X> T_15_31.sp4_v_b_3
 (14 5)  (776 501)  (776 501)  routing T_15_31.sp4_h_l_5 <X> T_15_31.lc_trk_g1_0
 (15 5)  (777 501)  (777 501)  routing T_15_31.sp4_h_l_5 <X> T_15_31.lc_trk_g1_0
 (16 5)  (778 501)  (778 501)  routing T_15_31.sp4_h_l_5 <X> T_15_31.lc_trk_g1_0
 (17 5)  (779 501)  (779 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (783 501)  (783 501)  routing T_15_31.sp4_h_r_3 <X> T_15_31.lc_trk_g1_3
 (4 6)  (766 502)  (766 502)  routing T_15_31.sp4_h_r_3 <X> T_15_31.sp4_v_t_38
 (9 6)  (771 502)  (771 502)  routing T_15_31.sp4_v_b_4 <X> T_15_31.sp4_h_l_41
 (14 6)  (776 502)  (776 502)  routing T_15_31.wire_logic_cluster/lc_4/out <X> T_15_31.lc_trk_g1_4
 (5 7)  (767 503)  (767 503)  routing T_15_31.sp4_h_r_3 <X> T_15_31.sp4_v_t_38
 (17 7)  (779 503)  (779 503)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 503)  (784 503)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 503)  (786 503)  routing T_15_31.bot_op_6 <X> T_15_31.lc_trk_g1_6
 (6 8)  (768 504)  (768 504)  routing T_15_31.sp4_v_t_38 <X> T_15_31.sp4_v_b_6
 (22 8)  (784 504)  (784 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (788 504)  (788 504)  routing T_15_31.lc_trk_g2_4 <X> T_15_31.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 504)  (789 504)  routing T_15_31.lc_trk_g1_0 <X> T_15_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 504)  (791 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 504)  (793 504)  routing T_15_31.lc_trk_g1_4 <X> T_15_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 504)  (794 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 504)  (796 504)  routing T_15_31.lc_trk_g1_4 <X> T_15_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 504)  (798 504)  LC_4 Logic Functioning bit
 (38 8)  (800 504)  (800 504)  LC_4 Logic Functioning bit
 (39 8)  (801 504)  (801 504)  LC_4 Logic Functioning bit
 (43 8)  (805 504)  (805 504)  LC_4 Logic Functioning bit
 (45 8)  (807 504)  (807 504)  LC_4 Logic Functioning bit
 (5 9)  (767 505)  (767 505)  routing T_15_31.sp4_v_t_38 <X> T_15_31.sp4_v_b_6
 (15 9)  (777 505)  (777 505)  routing T_15_31.sp4_v_t_29 <X> T_15_31.lc_trk_g2_0
 (16 9)  (778 505)  (778 505)  routing T_15_31.sp4_v_t_29 <X> T_15_31.lc_trk_g2_0
 (17 9)  (779 505)  (779 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (783 505)  (783 505)  routing T_15_31.sp4_r_v_b_35 <X> T_15_31.lc_trk_g2_3
 (28 9)  (790 505)  (790 505)  routing T_15_31.lc_trk_g2_4 <X> T_15_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 505)  (791 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 505)  (794 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (796 505)  (796 505)  routing T_15_31.lc_trk_g1_3 <X> T_15_31.input_2_4
 (35 9)  (797 505)  (797 505)  routing T_15_31.lc_trk_g1_3 <X> T_15_31.input_2_4
 (38 9)  (800 505)  (800 505)  LC_4 Logic Functioning bit
 (39 9)  (801 505)  (801 505)  LC_4 Logic Functioning bit
 (5 10)  (767 506)  (767 506)  routing T_15_31.sp4_h_r_3 <X> T_15_31.sp4_h_l_43
 (16 10)  (778 506)  (778 506)  routing T_15_31.sp4_v_b_37 <X> T_15_31.lc_trk_g2_5
 (17 10)  (779 506)  (779 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 506)  (780 506)  routing T_15_31.sp4_v_b_37 <X> T_15_31.lc_trk_g2_5
 (28 10)  (790 506)  (790 506)  routing T_15_31.lc_trk_g2_0 <X> T_15_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 506)  (791 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 506)  (794 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 506)  (795 506)  routing T_15_31.lc_trk_g3_1 <X> T_15_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 506)  (796 506)  routing T_15_31.lc_trk_g3_1 <X> T_15_31.wire_logic_cluster/lc_5/in_3
 (43 10)  (805 506)  (805 506)  LC_5 Logic Functioning bit
 (4 11)  (766 507)  (766 507)  routing T_15_31.sp4_h_r_3 <X> T_15_31.sp4_h_l_43
 (14 11)  (776 507)  (776 507)  routing T_15_31.sp4_r_v_b_36 <X> T_15_31.lc_trk_g2_4
 (17 11)  (779 507)  (779 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (780 507)  (780 507)  routing T_15_31.sp4_v_b_37 <X> T_15_31.lc_trk_g2_5
 (27 11)  (789 507)  (789 507)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 507)  (790 507)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 507)  (791 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 507)  (794 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (795 507)  (795 507)  routing T_15_31.lc_trk_g2_3 <X> T_15_31.input_2_5
 (35 11)  (797 507)  (797 507)  routing T_15_31.lc_trk_g2_3 <X> T_15_31.input_2_5
 (37 11)  (799 507)  (799 507)  LC_5 Logic Functioning bit
 (39 11)  (801 507)  (801 507)  LC_5 Logic Functioning bit
 (40 11)  (802 507)  (802 507)  LC_5 Logic Functioning bit
 (42 11)  (804 507)  (804 507)  LC_5 Logic Functioning bit
 (43 11)  (805 507)  (805 507)  LC_5 Logic Functioning bit
 (17 12)  (779 508)  (779 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 508)  (783 508)  routing T_15_31.sp4_h_r_43 <X> T_15_31.lc_trk_g3_3
 (22 12)  (784 508)  (784 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 508)  (785 508)  routing T_15_31.sp4_h_r_43 <X> T_15_31.lc_trk_g3_3
 (24 12)  (786 508)  (786 508)  routing T_15_31.sp4_h_r_43 <X> T_15_31.lc_trk_g3_3
 (27 12)  (789 508)  (789 508)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 508)  (791 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 508)  (792 508)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_6/in_1
 (35 12)  (797 508)  (797 508)  routing T_15_31.lc_trk_g0_4 <X> T_15_31.input_2_6
 (37 12)  (799 508)  (799 508)  LC_6 Logic Functioning bit
 (42 12)  (804 508)  (804 508)  LC_6 Logic Functioning bit
 (45 12)  (807 508)  (807 508)  LC_6 Logic Functioning bit
 (17 13)  (779 509)  (779 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (780 509)  (780 509)  routing T_15_31.sp4_r_v_b_41 <X> T_15_31.lc_trk_g3_1
 (21 13)  (783 509)  (783 509)  routing T_15_31.sp4_h_r_43 <X> T_15_31.lc_trk_g3_3
 (29 13)  (791 509)  (791 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 509)  (792 509)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 509)  (794 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (798 509)  (798 509)  LC_6 Logic Functioning bit
 (37 13)  (799 509)  (799 509)  LC_6 Logic Functioning bit
 (38 13)  (800 509)  (800 509)  LC_6 Logic Functioning bit
 (41 13)  (803 509)  (803 509)  LC_6 Logic Functioning bit
 (42 13)  (804 509)  (804 509)  LC_6 Logic Functioning bit
 (43 13)  (805 509)  (805 509)  LC_6 Logic Functioning bit
 (46 13)  (808 509)  (808 509)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 14)  (767 510)  (767 510)  routing T_15_31.sp4_v_t_38 <X> T_15_31.sp4_h_l_44
 (4 15)  (766 511)  (766 511)  routing T_15_31.sp4_v_t_38 <X> T_15_31.sp4_h_l_44
 (6 15)  (768 511)  (768 511)  routing T_15_31.sp4_v_t_38 <X> T_15_31.sp4_h_l_44
 (22 15)  (784 511)  (784 511)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (785 511)  (785 511)  routing T_15_31.sp12_v_t_21 <X> T_15_31.lc_trk_g3_6
 (25 15)  (787 511)  (787 511)  routing T_15_31.sp12_v_t_21 <X> T_15_31.lc_trk_g3_6


LogicTile_16_31

 (4 0)  (820 496)  (820 496)  routing T_16_31.sp4_h_l_43 <X> T_16_31.sp4_v_b_0
 (6 0)  (822 496)  (822 496)  routing T_16_31.sp4_h_l_43 <X> T_16_31.sp4_v_b_0
 (5 1)  (821 497)  (821 497)  routing T_16_31.sp4_h_l_43 <X> T_16_31.sp4_v_b_0
 (0 2)  (816 498)  (816 498)  routing T_16_31.glb_netwk_3 <X> T_16_31.wire_logic_cluster/lc_7/clk
 (2 2)  (818 498)  (818 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (821 498)  (821 498)  routing T_16_31.sp4_h_r_9 <X> T_16_31.sp4_h_l_37
 (16 2)  (832 498)  (832 498)  routing T_16_31.sp4_v_b_5 <X> T_16_31.lc_trk_g0_5
 (17 2)  (833 498)  (833 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (834 498)  (834 498)  routing T_16_31.sp4_v_b_5 <X> T_16_31.lc_trk_g0_5
 (0 3)  (816 499)  (816 499)  routing T_16_31.glb_netwk_3 <X> T_16_31.wire_logic_cluster/lc_7/clk
 (4 3)  (820 499)  (820 499)  routing T_16_31.sp4_h_r_9 <X> T_16_31.sp4_h_l_37
 (29 4)  (845 500)  (845 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 500)  (846 500)  routing T_16_31.lc_trk_g0_5 <X> T_16_31.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 500)  (847 500)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 500)  (848 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 500)  (849 500)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 500)  (850 500)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 500)  (857 500)  LC_2 Logic Functioning bit
 (43 4)  (859 500)  (859 500)  LC_2 Logic Functioning bit
 (45 4)  (861 500)  (861 500)  LC_2 Logic Functioning bit
 (48 4)  (864 500)  (864 500)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (41 5)  (857 501)  (857 501)  LC_2 Logic Functioning bit
 (43 5)  (859 501)  (859 501)  LC_2 Logic Functioning bit
 (11 7)  (827 503)  (827 503)  routing T_16_31.sp4_h_r_9 <X> T_16_31.sp4_h_l_40
 (13 7)  (829 503)  (829 503)  routing T_16_31.sp4_h_r_9 <X> T_16_31.sp4_h_l_40
 (22 8)  (838 504)  (838 504)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 504)  (839 504)  routing T_16_31.sp12_v_b_11 <X> T_16_31.lc_trk_g2_3
 (14 9)  (830 505)  (830 505)  routing T_16_31.sp12_v_b_16 <X> T_16_31.lc_trk_g2_0
 (16 9)  (832 505)  (832 505)  routing T_16_31.sp12_v_b_16 <X> T_16_31.lc_trk_g2_0
 (17 9)  (833 505)  (833 505)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (14 10)  (830 506)  (830 506)  routing T_16_31.sp4_v_b_36 <X> T_16_31.lc_trk_g2_4
 (5 11)  (821 507)  (821 507)  routing T_16_31.sp4_h_l_43 <X> T_16_31.sp4_v_t_43
 (14 11)  (830 507)  (830 507)  routing T_16_31.sp4_v_b_36 <X> T_16_31.lc_trk_g2_4
 (16 11)  (832 507)  (832 507)  routing T_16_31.sp4_v_b_36 <X> T_16_31.lc_trk_g2_4
 (17 11)  (833 507)  (833 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (14 12)  (830 508)  (830 508)  routing T_16_31.sp4_h_l_21 <X> T_16_31.lc_trk_g3_0
 (28 12)  (844 508)  (844 508)  routing T_16_31.lc_trk_g2_3 <X> T_16_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 508)  (845 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 508)  (847 508)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 508)  (848 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 508)  (849 508)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 508)  (850 508)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 508)  (857 508)  LC_6 Logic Functioning bit
 (43 12)  (859 508)  (859 508)  LC_6 Logic Functioning bit
 (45 12)  (861 508)  (861 508)  LC_6 Logic Functioning bit
 (15 13)  (831 509)  (831 509)  routing T_16_31.sp4_h_l_21 <X> T_16_31.lc_trk_g3_0
 (16 13)  (832 509)  (832 509)  routing T_16_31.sp4_h_l_21 <X> T_16_31.lc_trk_g3_0
 (17 13)  (833 509)  (833 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (30 13)  (846 509)  (846 509)  routing T_16_31.lc_trk_g2_3 <X> T_16_31.wire_logic_cluster/lc_6/in_1
 (41 13)  (857 509)  (857 509)  LC_6 Logic Functioning bit
 (43 13)  (859 509)  (859 509)  LC_6 Logic Functioning bit
 (48 13)  (864 509)  (864 509)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (830 510)  (830 510)  routing T_16_31.bnl_op_4 <X> T_16_31.lc_trk_g3_4
 (28 14)  (844 510)  (844 510)  routing T_16_31.lc_trk_g2_4 <X> T_16_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 510)  (845 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 510)  (846 510)  routing T_16_31.lc_trk_g2_4 <X> T_16_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 510)  (848 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 510)  (849 510)  routing T_16_31.lc_trk_g2_0 <X> T_16_31.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 510)  (857 510)  LC_7 Logic Functioning bit
 (43 14)  (859 510)  (859 510)  LC_7 Logic Functioning bit
 (47 14)  (863 510)  (863 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (53 14)  (869 510)  (869 510)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (5 15)  (821 511)  (821 511)  routing T_16_31.sp4_h_l_44 <X> T_16_31.sp4_v_t_44
 (14 15)  (830 511)  (830 511)  routing T_16_31.bnl_op_4 <X> T_16_31.lc_trk_g3_4
 (17 15)  (833 511)  (833 511)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (843 511)  (843 511)  routing T_16_31.lc_trk_g3_0 <X> T_16_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 511)  (844 511)  routing T_16_31.lc_trk_g3_0 <X> T_16_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 511)  (845 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 511)  (852 511)  LC_7 Logic Functioning bit
 (38 15)  (854 511)  (854 511)  LC_7 Logic Functioning bit
 (41 15)  (857 511)  (857 511)  LC_7 Logic Functioning bit
 (43 15)  (859 511)  (859 511)  LC_7 Logic Functioning bit
 (46 15)  (862 511)  (862 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (864 511)  (864 511)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_31

 (0 2)  (874 498)  (874 498)  routing T_17_31.glb_netwk_3 <X> T_17_31.wire_logic_cluster/lc_7/clk
 (2 2)  (876 498)  (876 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 499)  (874 499)  routing T_17_31.glb_netwk_3 <X> T_17_31.wire_logic_cluster/lc_7/clk
 (3 3)  (877 499)  (877 499)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_l_23
 (28 4)  (902 500)  (902 500)  routing T_17_31.lc_trk_g2_7 <X> T_17_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 500)  (903 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 500)  (904 500)  routing T_17_31.lc_trk_g2_7 <X> T_17_31.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 500)  (905 500)  routing T_17_31.lc_trk_g3_4 <X> T_17_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 500)  (906 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 500)  (907 500)  routing T_17_31.lc_trk_g3_4 <X> T_17_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 500)  (908 500)  routing T_17_31.lc_trk_g3_4 <X> T_17_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 500)  (910 500)  LC_2 Logic Functioning bit
 (37 4)  (911 500)  (911 500)  LC_2 Logic Functioning bit
 (38 4)  (912 500)  (912 500)  LC_2 Logic Functioning bit
 (39 4)  (913 500)  (913 500)  LC_2 Logic Functioning bit
 (41 4)  (915 500)  (915 500)  LC_2 Logic Functioning bit
 (43 4)  (917 500)  (917 500)  LC_2 Logic Functioning bit
 (46 4)  (920 500)  (920 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (926 500)  (926 500)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (30 5)  (904 501)  (904 501)  routing T_17_31.lc_trk_g2_7 <X> T_17_31.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 501)  (910 501)  LC_2 Logic Functioning bit
 (37 5)  (911 501)  (911 501)  LC_2 Logic Functioning bit
 (38 5)  (912 501)  (912 501)  LC_2 Logic Functioning bit
 (39 5)  (913 501)  (913 501)  LC_2 Logic Functioning bit
 (41 5)  (915 501)  (915 501)  LC_2 Logic Functioning bit
 (43 5)  (917 501)  (917 501)  LC_2 Logic Functioning bit
 (51 5)  (925 501)  (925 501)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (888 502)  (888 502)  routing T_17_31.wire_logic_cluster/lc_4/out <X> T_17_31.lc_trk_g1_4
 (21 6)  (895 502)  (895 502)  routing T_17_31.lft_op_7 <X> T_17_31.lc_trk_g1_7
 (22 6)  (896 502)  (896 502)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (898 502)  (898 502)  routing T_17_31.lft_op_7 <X> T_17_31.lc_trk_g1_7
 (17 7)  (891 503)  (891 503)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (900 504)  (900 504)  routing T_17_31.lc_trk_g1_7 <X> T_17_31.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 504)  (901 504)  routing T_17_31.lc_trk_g3_0 <X> T_17_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 504)  (902 504)  routing T_17_31.lc_trk_g3_0 <X> T_17_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 504)  (903 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 504)  (905 504)  routing T_17_31.lc_trk_g1_4 <X> T_17_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 504)  (906 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 504)  (908 504)  routing T_17_31.lc_trk_g1_4 <X> T_17_31.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 504)  (911 504)  LC_4 Logic Functioning bit
 (39 8)  (913 504)  (913 504)  LC_4 Logic Functioning bit
 (45 8)  (919 504)  (919 504)  LC_4 Logic Functioning bit
 (46 8)  (920 504)  (920 504)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (900 505)  (900 505)  routing T_17_31.lc_trk_g1_7 <X> T_17_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 505)  (901 505)  routing T_17_31.lc_trk_g1_7 <X> T_17_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 505)  (903 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 505)  (910 505)  LC_4 Logic Functioning bit
 (37 9)  (911 505)  (911 505)  LC_4 Logic Functioning bit
 (38 9)  (912 505)  (912 505)  LC_4 Logic Functioning bit
 (39 9)  (913 505)  (913 505)  LC_4 Logic Functioning bit
 (40 9)  (914 505)  (914 505)  LC_4 Logic Functioning bit
 (42 9)  (916 505)  (916 505)  LC_4 Logic Functioning bit
 (21 10)  (895 506)  (895 506)  routing T_17_31.sp4_h_r_39 <X> T_17_31.lc_trk_g2_7
 (22 10)  (896 506)  (896 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 506)  (897 506)  routing T_17_31.sp4_h_r_39 <X> T_17_31.lc_trk_g2_7
 (24 10)  (898 506)  (898 506)  routing T_17_31.sp4_h_r_39 <X> T_17_31.lc_trk_g2_7
 (14 12)  (888 508)  (888 508)  routing T_17_31.sp4_h_r_40 <X> T_17_31.lc_trk_g3_0
 (14 13)  (888 509)  (888 509)  routing T_17_31.sp4_h_r_40 <X> T_17_31.lc_trk_g3_0
 (15 13)  (889 509)  (889 509)  routing T_17_31.sp4_h_r_40 <X> T_17_31.lc_trk_g3_0
 (16 13)  (890 509)  (890 509)  routing T_17_31.sp4_h_r_40 <X> T_17_31.lc_trk_g3_0
 (17 13)  (891 509)  (891 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (14 14)  (888 510)  (888 510)  routing T_17_31.sp4_h_r_36 <X> T_17_31.lc_trk_g3_4
 (15 15)  (889 511)  (889 511)  routing T_17_31.sp4_h_r_36 <X> T_17_31.lc_trk_g3_4
 (16 15)  (890 511)  (890 511)  routing T_17_31.sp4_h_r_36 <X> T_17_31.lc_trk_g3_4
 (17 15)  (891 511)  (891 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_18_31

 (11 0)  (939 496)  (939 496)  routing T_18_31.sp4_h_l_45 <X> T_18_31.sp4_v_b_2
 (13 0)  (941 496)  (941 496)  routing T_18_31.sp4_h_l_45 <X> T_18_31.sp4_v_b_2
 (12 1)  (940 497)  (940 497)  routing T_18_31.sp4_h_l_45 <X> T_18_31.sp4_v_b_2


IO_Tile_0_30

 (1 2)  (16 482)  (16 482)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_1_30

 (28 0)  (46 480)  (46 480)  routing T_1_30.lc_trk_g2_1 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 480)  (47 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 480)  (50 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 480)  (51 480)  routing T_1_30.lc_trk_g3_0 <X> T_1_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 480)  (52 480)  routing T_1_30.lc_trk_g3_0 <X> T_1_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 480)  (54 480)  LC_0 Logic Functioning bit
 (38 0)  (56 480)  (56 480)  LC_0 Logic Functioning bit
 (45 0)  (63 480)  (63 480)  LC_0 Logic Functioning bit
 (53 0)  (71 480)  (71 480)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (54 481)  (54 481)  LC_0 Logic Functioning bit
 (38 1)  (56 481)  (56 481)  LC_0 Logic Functioning bit
 (44 1)  (62 481)  (62 481)  LC_0 Logic Functioning bit
 (51 1)  (69 481)  (69 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (18 482)  (18 482)  routing T_1_30.glb_netwk_3 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (2 2)  (20 482)  (20 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 483)  (18 483)  routing T_1_30.glb_netwk_3 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (16 8)  (34 488)  (34 488)  routing T_1_30.sp4_v_b_33 <X> T_1_30.lc_trk_g2_1
 (17 8)  (35 488)  (35 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (36 488)  (36 488)  routing T_1_30.sp4_v_b_33 <X> T_1_30.lc_trk_g2_1
 (18 9)  (36 489)  (36 489)  routing T_1_30.sp4_v_b_33 <X> T_1_30.lc_trk_g2_1
 (6 12)  (24 492)  (24 492)  routing T_1_30.sp4_h_r_4 <X> T_1_30.sp4_v_b_9
 (16 13)  (34 493)  (34 493)  routing T_1_30.sp12_v_b_8 <X> T_1_30.lc_trk_g3_0
 (17 13)  (35 493)  (35 493)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (18 494)  (18 494)  routing T_1_30.lc_trk_g3_5 <X> T_1_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 494)  (19 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (33 494)  (33 494)  routing T_1_30.sp4_h_r_45 <X> T_1_30.lc_trk_g3_5
 (16 14)  (34 494)  (34 494)  routing T_1_30.sp4_h_r_45 <X> T_1_30.lc_trk_g3_5
 (17 14)  (35 494)  (35 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (36 494)  (36 494)  routing T_1_30.sp4_h_r_45 <X> T_1_30.lc_trk_g3_5
 (0 15)  (18 495)  (18 495)  routing T_1_30.lc_trk_g3_5 <X> T_1_30.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 495)  (19 495)  routing T_1_30.lc_trk_g3_5 <X> T_1_30.wire_logic_cluster/lc_7/s_r
 (18 15)  (36 495)  (36 495)  routing T_1_30.sp4_h_r_45 <X> T_1_30.lc_trk_g3_5


LogicTile_2_30

 (27 0)  (99 480)  (99 480)  routing T_2_30.lc_trk_g1_0 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 480)  (101 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 480)  (103 480)  routing T_2_30.lc_trk_g0_5 <X> T_2_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 480)  (104 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 480)  (108 480)  LC_0 Logic Functioning bit
 (38 0)  (110 480)  (110 480)  LC_0 Logic Functioning bit
 (45 0)  (117 480)  (117 480)  LC_0 Logic Functioning bit
 (46 0)  (118 480)  (118 480)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (108 481)  (108 481)  LC_0 Logic Functioning bit
 (38 1)  (110 481)  (110 481)  LC_0 Logic Functioning bit
 (44 1)  (116 481)  (116 481)  LC_0 Logic Functioning bit
 (53 1)  (125 481)  (125 481)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (72 482)  (72 482)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (2 2)  (74 482)  (74 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (85 482)  (85 482)  routing T_2_30.sp4_h_r_2 <X> T_2_30.sp4_v_t_39
 (15 2)  (87 482)  (87 482)  routing T_2_30.sp4_h_r_13 <X> T_2_30.lc_trk_g0_5
 (16 2)  (88 482)  (88 482)  routing T_2_30.sp4_h_r_13 <X> T_2_30.lc_trk_g0_5
 (17 2)  (89 482)  (89 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (90 482)  (90 482)  routing T_2_30.sp4_h_r_13 <X> T_2_30.lc_trk_g0_5
 (0 3)  (72 483)  (72 483)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (12 3)  (84 483)  (84 483)  routing T_2_30.sp4_h_r_2 <X> T_2_30.sp4_v_t_39
 (14 5)  (86 485)  (86 485)  routing T_2_30.sp4_h_r_0 <X> T_2_30.lc_trk_g1_0
 (15 5)  (87 485)  (87 485)  routing T_2_30.sp4_h_r_0 <X> T_2_30.lc_trk_g1_0
 (16 5)  (88 485)  (88 485)  routing T_2_30.sp4_h_r_0 <X> T_2_30.lc_trk_g1_0
 (17 5)  (89 485)  (89 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (15 6)  (87 486)  (87 486)  routing T_2_30.sp4_h_r_5 <X> T_2_30.lc_trk_g1_5
 (16 6)  (88 486)  (88 486)  routing T_2_30.sp4_h_r_5 <X> T_2_30.lc_trk_g1_5
 (17 6)  (89 486)  (89 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (90 487)  (90 487)  routing T_2_30.sp4_h_r_5 <X> T_2_30.lc_trk_g1_5
 (11 11)  (83 491)  (83 491)  routing T_2_30.sp4_h_r_8 <X> T_2_30.sp4_h_l_45
 (1 14)  (73 494)  (73 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (85 494)  (85 494)  routing T_2_30.sp4_h_r_11 <X> T_2_30.sp4_v_t_46
 (0 15)  (72 495)  (72 495)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 495)  (73 495)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_7/s_r
 (12 15)  (84 495)  (84 495)  routing T_2_30.sp4_h_r_11 <X> T_2_30.sp4_v_t_46


LogicTile_3_30

 (28 0)  (154 480)  (154 480)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 480)  (155 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 480)  (156 480)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 480)  (158 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 480)  (159 480)  routing T_3_30.lc_trk_g3_0 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 480)  (160 480)  routing T_3_30.lc_trk_g3_0 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 480)  (162 480)  LC_0 Logic Functioning bit
 (38 0)  (164 480)  (164 480)  LC_0 Logic Functioning bit
 (45 0)  (171 480)  (171 480)  LC_0 Logic Functioning bit
 (48 0)  (174 480)  (174 480)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (30 1)  (156 481)  (156 481)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 481)  (162 481)  LC_0 Logic Functioning bit
 (38 1)  (164 481)  (164 481)  LC_0 Logic Functioning bit
 (44 1)  (170 481)  (170 481)  LC_0 Logic Functioning bit
 (47 1)  (173 481)  (173 481)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (174 481)  (174 481)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (126 482)  (126 482)  routing T_3_30.glb_netwk_3 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (2 2)  (128 482)  (128 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (126 483)  (126 483)  routing T_3_30.glb_netwk_3 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (15 3)  (141 483)  (141 483)  routing T_3_30.sp4_v_t_9 <X> T_3_30.lc_trk_g0_4
 (16 3)  (142 483)  (142 483)  routing T_3_30.sp4_v_t_9 <X> T_3_30.lc_trk_g0_4
 (17 3)  (143 483)  (143 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (2 4)  (128 484)  (128 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 6)  (130 486)  (130 486)  routing T_3_30.sp4_h_r_9 <X> T_3_30.sp4_v_t_38
 (6 6)  (132 486)  (132 486)  routing T_3_30.sp4_h_r_9 <X> T_3_30.sp4_v_t_38
 (5 7)  (131 487)  (131 487)  routing T_3_30.sp4_h_r_9 <X> T_3_30.sp4_v_t_38
 (13 10)  (139 490)  (139 490)  routing T_3_30.sp4_h_r_8 <X> T_3_30.sp4_v_t_45
 (21 10)  (147 490)  (147 490)  routing T_3_30.rgt_op_7 <X> T_3_30.lc_trk_g2_7
 (22 10)  (148 490)  (148 490)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (150 490)  (150 490)  routing T_3_30.rgt_op_7 <X> T_3_30.lc_trk_g2_7
 (8 11)  (134 491)  (134 491)  routing T_3_30.sp4_h_r_1 <X> T_3_30.sp4_v_t_42
 (9 11)  (135 491)  (135 491)  routing T_3_30.sp4_h_r_1 <X> T_3_30.sp4_v_t_42
 (10 11)  (136 491)  (136 491)  routing T_3_30.sp4_h_r_1 <X> T_3_30.sp4_v_t_42
 (12 11)  (138 491)  (138 491)  routing T_3_30.sp4_h_r_8 <X> T_3_30.sp4_v_t_45
 (14 13)  (140 493)  (140 493)  routing T_3_30.sp4_h_r_24 <X> T_3_30.lc_trk_g3_0
 (15 13)  (141 493)  (141 493)  routing T_3_30.sp4_h_r_24 <X> T_3_30.lc_trk_g3_0
 (16 13)  (142 493)  (142 493)  routing T_3_30.sp4_h_r_24 <X> T_3_30.lc_trk_g3_0
 (17 13)  (143 493)  (143 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (1 14)  (127 494)  (127 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (127 495)  (127 495)  routing T_3_30.lc_trk_g0_4 <X> T_3_30.wire_logic_cluster/lc_7/s_r


LogicTile_4_30

 (14 0)  (194 480)  (194 480)  routing T_4_30.sp4_v_b_8 <X> T_4_30.lc_trk_g0_0
 (16 0)  (196 480)  (196 480)  routing T_4_30.sp4_v_b_1 <X> T_4_30.lc_trk_g0_1
 (17 0)  (197 480)  (197 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (198 480)  (198 480)  routing T_4_30.sp4_v_b_1 <X> T_4_30.lc_trk_g0_1
 (21 0)  (201 480)  (201 480)  routing T_4_30.sp4_v_b_11 <X> T_4_30.lc_trk_g0_3
 (22 0)  (202 480)  (202 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (203 480)  (203 480)  routing T_4_30.sp4_v_b_11 <X> T_4_30.lc_trk_g0_3
 (27 0)  (207 480)  (207 480)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 480)  (208 480)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 480)  (209 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 480)  (212 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (215 480)  (215 480)  routing T_4_30.lc_trk_g0_4 <X> T_4_30.input_2_0
 (36 0)  (216 480)  (216 480)  LC_0 Logic Functioning bit
 (39 0)  (219 480)  (219 480)  LC_0 Logic Functioning bit
 (41 0)  (221 480)  (221 480)  LC_0 Logic Functioning bit
 (43 0)  (223 480)  (223 480)  LC_0 Logic Functioning bit
 (44 0)  (224 480)  (224 480)  LC_0 Logic Functioning bit
 (14 1)  (194 481)  (194 481)  routing T_4_30.sp4_v_b_8 <X> T_4_30.lc_trk_g0_0
 (16 1)  (196 481)  (196 481)  routing T_4_30.sp4_v_b_8 <X> T_4_30.lc_trk_g0_0
 (17 1)  (197 481)  (197 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (201 481)  (201 481)  routing T_4_30.sp4_v_b_11 <X> T_4_30.lc_trk_g0_3
 (29 1)  (209 481)  (209 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 481)  (210 481)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 481)  (212 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (217 481)  (217 481)  LC_0 Logic Functioning bit
 (39 1)  (219 481)  (219 481)  LC_0 Logic Functioning bit
 (41 1)  (221 481)  (221 481)  LC_0 Logic Functioning bit
 (42 1)  (222 481)  (222 481)  LC_0 Logic Functioning bit
 (49 1)  (229 481)  (229 481)  Carry_In_Mux bit 

 (51 1)  (231 481)  (231 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 2)  (195 482)  (195 482)  routing T_4_30.sp4_h_r_5 <X> T_4_30.lc_trk_g0_5
 (16 2)  (196 482)  (196 482)  routing T_4_30.sp4_h_r_5 <X> T_4_30.lc_trk_g0_5
 (17 2)  (197 482)  (197 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (201 482)  (201 482)  routing T_4_30.bnr_op_7 <X> T_4_30.lc_trk_g0_7
 (22 2)  (202 482)  (202 482)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (209 482)  (209 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 482)  (210 482)  routing T_4_30.lc_trk_g0_4 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 482)  (212 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (215 482)  (215 482)  routing T_4_30.lc_trk_g0_5 <X> T_4_30.input_2_1
 (36 2)  (216 482)  (216 482)  LC_1 Logic Functioning bit
 (38 2)  (218 482)  (218 482)  LC_1 Logic Functioning bit
 (39 2)  (219 482)  (219 482)  LC_1 Logic Functioning bit
 (41 2)  (221 482)  (221 482)  LC_1 Logic Functioning bit
 (42 2)  (222 482)  (222 482)  LC_1 Logic Functioning bit
 (43 2)  (223 482)  (223 482)  LC_1 Logic Functioning bit
 (44 2)  (224 482)  (224 482)  LC_1 Logic Functioning bit
 (14 3)  (194 483)  (194 483)  routing T_4_30.top_op_4 <X> T_4_30.lc_trk_g0_4
 (15 3)  (195 483)  (195 483)  routing T_4_30.top_op_4 <X> T_4_30.lc_trk_g0_4
 (17 3)  (197 483)  (197 483)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (198 483)  (198 483)  routing T_4_30.sp4_h_r_5 <X> T_4_30.lc_trk_g0_5
 (21 3)  (201 483)  (201 483)  routing T_4_30.bnr_op_7 <X> T_4_30.lc_trk_g0_7
 (29 3)  (209 483)  (209 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 483)  (212 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (39 3)  (219 483)  (219 483)  LC_1 Logic Functioning bit
 (42 3)  (222 483)  (222 483)  LC_1 Logic Functioning bit
 (10 4)  (190 484)  (190 484)  routing T_4_30.sp4_v_t_46 <X> T_4_30.sp4_h_r_4
 (14 4)  (194 484)  (194 484)  routing T_4_30.lft_op_0 <X> T_4_30.lc_trk_g1_0
 (25 4)  (205 484)  (205 484)  routing T_4_30.bnr_op_2 <X> T_4_30.lc_trk_g1_2
 (28 4)  (208 484)  (208 484)  routing T_4_30.lc_trk_g2_3 <X> T_4_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 484)  (209 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 484)  (212 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (215 484)  (215 484)  routing T_4_30.lc_trk_g0_4 <X> T_4_30.input_2_2
 (36 4)  (216 484)  (216 484)  LC_2 Logic Functioning bit
 (39 4)  (219 484)  (219 484)  LC_2 Logic Functioning bit
 (41 4)  (221 484)  (221 484)  LC_2 Logic Functioning bit
 (43 4)  (223 484)  (223 484)  LC_2 Logic Functioning bit
 (44 4)  (224 484)  (224 484)  LC_2 Logic Functioning bit
 (15 5)  (195 485)  (195 485)  routing T_4_30.lft_op_0 <X> T_4_30.lc_trk_g1_0
 (17 5)  (197 485)  (197 485)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (202 485)  (202 485)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (205 485)  (205 485)  routing T_4_30.bnr_op_2 <X> T_4_30.lc_trk_g1_2
 (26 5)  (206 485)  (206 485)  routing T_4_30.lc_trk_g2_2 <X> T_4_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 485)  (208 485)  routing T_4_30.lc_trk_g2_2 <X> T_4_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 485)  (209 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 485)  (210 485)  routing T_4_30.lc_trk_g2_3 <X> T_4_30.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 485)  (212 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (217 485)  (217 485)  LC_2 Logic Functioning bit
 (39 5)  (219 485)  (219 485)  LC_2 Logic Functioning bit
 (41 5)  (221 485)  (221 485)  LC_2 Logic Functioning bit
 (42 5)  (222 485)  (222 485)  LC_2 Logic Functioning bit
 (25 6)  (205 486)  (205 486)  routing T_4_30.sp4_h_r_14 <X> T_4_30.lc_trk_g1_6
 (29 6)  (209 486)  (209 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 486)  (210 486)  routing T_4_30.lc_trk_g0_4 <X> T_4_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 486)  (212 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (215 486)  (215 486)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.input_2_3
 (36 6)  (216 486)  (216 486)  LC_3 Logic Functioning bit
 (38 6)  (218 486)  (218 486)  LC_3 Logic Functioning bit
 (39 6)  (219 486)  (219 486)  LC_3 Logic Functioning bit
 (41 6)  (221 486)  (221 486)  LC_3 Logic Functioning bit
 (42 6)  (222 486)  (222 486)  LC_3 Logic Functioning bit
 (43 6)  (223 486)  (223 486)  LC_3 Logic Functioning bit
 (44 6)  (224 486)  (224 486)  LC_3 Logic Functioning bit
 (46 6)  (226 486)  (226 486)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (202 487)  (202 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (203 487)  (203 487)  routing T_4_30.sp4_h_r_14 <X> T_4_30.lc_trk_g1_6
 (24 7)  (204 487)  (204 487)  routing T_4_30.sp4_h_r_14 <X> T_4_30.lc_trk_g1_6
 (26 7)  (206 487)  (206 487)  routing T_4_30.lc_trk_g1_2 <X> T_4_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 487)  (207 487)  routing T_4_30.lc_trk_g1_2 <X> T_4_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 487)  (209 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 487)  (212 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (214 487)  (214 487)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.input_2_3
 (35 7)  (215 487)  (215 487)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.input_2_3
 (39 7)  (219 487)  (219 487)  LC_3 Logic Functioning bit
 (42 7)  (222 487)  (222 487)  LC_3 Logic Functioning bit
 (5 8)  (185 488)  (185 488)  routing T_4_30.sp4_v_t_43 <X> T_4_30.sp4_h_r_6
 (10 8)  (190 488)  (190 488)  routing T_4_30.sp4_v_t_39 <X> T_4_30.sp4_h_r_7
 (14 8)  (194 488)  (194 488)  routing T_4_30.sp4_v_b_24 <X> T_4_30.lc_trk_g2_0
 (22 8)  (202 488)  (202 488)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (204 488)  (204 488)  routing T_4_30.tnr_op_3 <X> T_4_30.lc_trk_g2_3
 (26 8)  (206 488)  (206 488)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 488)  (207 488)  routing T_4_30.lc_trk_g3_0 <X> T_4_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 488)  (208 488)  routing T_4_30.lc_trk_g3_0 <X> T_4_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 488)  (209 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 488)  (212 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (215 488)  (215 488)  routing T_4_30.lc_trk_g0_4 <X> T_4_30.input_2_4
 (36 8)  (216 488)  (216 488)  LC_4 Logic Functioning bit
 (39 8)  (219 488)  (219 488)  LC_4 Logic Functioning bit
 (41 8)  (221 488)  (221 488)  LC_4 Logic Functioning bit
 (43 8)  (223 488)  (223 488)  LC_4 Logic Functioning bit
 (44 8)  (224 488)  (224 488)  LC_4 Logic Functioning bit
 (46 8)  (226 488)  (226 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (196 489)  (196 489)  routing T_4_30.sp4_v_b_24 <X> T_4_30.lc_trk_g2_0
 (17 9)  (197 489)  (197 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (202 489)  (202 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (206 489)  (206 489)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 489)  (207 489)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 489)  (208 489)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 489)  (209 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 489)  (212 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (217 489)  (217 489)  LC_4 Logic Functioning bit
 (39 9)  (219 489)  (219 489)  LC_4 Logic Functioning bit
 (41 9)  (221 489)  (221 489)  LC_4 Logic Functioning bit
 (42 9)  (222 489)  (222 489)  LC_4 Logic Functioning bit
 (22 10)  (202 490)  (202 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (203 490)  (203 490)  routing T_4_30.sp4_v_b_47 <X> T_4_30.lc_trk_g2_7
 (24 10)  (204 490)  (204 490)  routing T_4_30.sp4_v_b_47 <X> T_4_30.lc_trk_g2_7
 (26 10)  (206 490)  (206 490)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 490)  (209 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 490)  (210 490)  routing T_4_30.lc_trk_g0_4 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 490)  (212 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 490)  (216 490)  LC_5 Logic Functioning bit
 (38 10)  (218 490)  (218 490)  LC_5 Logic Functioning bit
 (39 10)  (219 490)  (219 490)  LC_5 Logic Functioning bit
 (41 10)  (221 490)  (221 490)  LC_5 Logic Functioning bit
 (42 10)  (222 490)  (222 490)  LC_5 Logic Functioning bit
 (43 10)  (223 490)  (223 490)  LC_5 Logic Functioning bit
 (44 10)  (224 490)  (224 490)  LC_5 Logic Functioning bit
 (26 11)  (206 491)  (206 491)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 491)  (208 491)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 491)  (209 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 491)  (212 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (215 491)  (215 491)  routing T_4_30.lc_trk_g0_3 <X> T_4_30.input_2_5
 (39 11)  (219 491)  (219 491)  LC_5 Logic Functioning bit
 (42 11)  (222 491)  (222 491)  LC_5 Logic Functioning bit
 (48 11)  (228 491)  (228 491)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (194 492)  (194 492)  routing T_4_30.sp4_h_r_40 <X> T_4_30.lc_trk_g3_0
 (25 12)  (205 492)  (205 492)  routing T_4_30.sp4_h_r_34 <X> T_4_30.lc_trk_g3_2
 (27 12)  (207 492)  (207 492)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 492)  (208 492)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 492)  (209 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 492)  (210 492)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 492)  (212 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (215 492)  (215 492)  routing T_4_30.lc_trk_g0_4 <X> T_4_30.input_2_6
 (36 12)  (216 492)  (216 492)  LC_6 Logic Functioning bit
 (39 12)  (219 492)  (219 492)  LC_6 Logic Functioning bit
 (41 12)  (221 492)  (221 492)  LC_6 Logic Functioning bit
 (43 12)  (223 492)  (223 492)  LC_6 Logic Functioning bit
 (44 12)  (224 492)  (224 492)  LC_6 Logic Functioning bit
 (14 13)  (194 493)  (194 493)  routing T_4_30.sp4_h_r_40 <X> T_4_30.lc_trk_g3_0
 (15 13)  (195 493)  (195 493)  routing T_4_30.sp4_h_r_40 <X> T_4_30.lc_trk_g3_0
 (16 13)  (196 493)  (196 493)  routing T_4_30.sp4_h_r_40 <X> T_4_30.lc_trk_g3_0
 (17 13)  (197 493)  (197 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (202 493)  (202 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (203 493)  (203 493)  routing T_4_30.sp4_h_r_34 <X> T_4_30.lc_trk_g3_2
 (24 13)  (204 493)  (204 493)  routing T_4_30.sp4_h_r_34 <X> T_4_30.lc_trk_g3_2
 (28 13)  (208 493)  (208 493)  routing T_4_30.lc_trk_g2_0 <X> T_4_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 493)  (209 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (212 493)  (212 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (217 493)  (217 493)  LC_6 Logic Functioning bit
 (39 13)  (219 493)  (219 493)  LC_6 Logic Functioning bit
 (41 13)  (221 493)  (221 493)  LC_6 Logic Functioning bit
 (42 13)  (222 493)  (222 493)  LC_6 Logic Functioning bit
 (4 14)  (184 494)  (184 494)  routing T_4_30.sp4_h_r_9 <X> T_4_30.sp4_v_t_44
 (22 14)  (202 494)  (202 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (203 494)  (203 494)  routing T_4_30.sp4_h_r_31 <X> T_4_30.lc_trk_g3_7
 (24 14)  (204 494)  (204 494)  routing T_4_30.sp4_h_r_31 <X> T_4_30.lc_trk_g3_7
 (29 14)  (209 494)  (209 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 494)  (210 494)  routing T_4_30.lc_trk_g0_4 <X> T_4_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 494)  (212 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (215 494)  (215 494)  routing T_4_30.lc_trk_g0_7 <X> T_4_30.input_2_7
 (36 14)  (216 494)  (216 494)  LC_7 Logic Functioning bit
 (37 14)  (217 494)  (217 494)  LC_7 Logic Functioning bit
 (39 14)  (219 494)  (219 494)  LC_7 Logic Functioning bit
 (43 14)  (223 494)  (223 494)  LC_7 Logic Functioning bit
 (5 15)  (185 495)  (185 495)  routing T_4_30.sp4_h_r_9 <X> T_4_30.sp4_v_t_44
 (15 15)  (195 495)  (195 495)  routing T_4_30.sp4_v_t_33 <X> T_4_30.lc_trk_g3_4
 (16 15)  (196 495)  (196 495)  routing T_4_30.sp4_v_t_33 <X> T_4_30.lc_trk_g3_4
 (17 15)  (197 495)  (197 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (19 15)  (199 495)  (199 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (201 495)  (201 495)  routing T_4_30.sp4_h_r_31 <X> T_4_30.lc_trk_g3_7
 (27 15)  (207 495)  (207 495)  routing T_4_30.lc_trk_g1_0 <X> T_4_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 495)  (209 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 495)  (212 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (215 495)  (215 495)  routing T_4_30.lc_trk_g0_7 <X> T_4_30.input_2_7
 (36 15)  (216 495)  (216 495)  LC_7 Logic Functioning bit
 (40 15)  (220 495)  (220 495)  LC_7 Logic Functioning bit
 (42 15)  (222 495)  (222 495)  LC_7 Logic Functioning bit
 (43 15)  (223 495)  (223 495)  LC_7 Logic Functioning bit


LogicTile_5_30

 (11 0)  (245 480)  (245 480)  routing T_5_30.sp4_h_l_45 <X> T_5_30.sp4_v_b_2
 (13 0)  (247 480)  (247 480)  routing T_5_30.sp4_h_l_45 <X> T_5_30.sp4_v_b_2
 (15 0)  (249 480)  (249 480)  routing T_5_30.lft_op_1 <X> T_5_30.lc_trk_g0_1
 (17 0)  (251 480)  (251 480)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (252 480)  (252 480)  routing T_5_30.lft_op_1 <X> T_5_30.lc_trk_g0_1
 (29 0)  (263 480)  (263 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 480)  (265 480)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 480)  (266 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (270 480)  (270 480)  LC_0 Logic Functioning bit
 (38 0)  (272 480)  (272 480)  LC_0 Logic Functioning bit
 (45 0)  (279 480)  (279 480)  LC_0 Logic Functioning bit
 (46 0)  (280 480)  (280 480)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (282 480)  (282 480)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (12 1)  (246 481)  (246 481)  routing T_5_30.sp4_h_l_45 <X> T_5_30.sp4_v_b_2
 (31 1)  (265 481)  (265 481)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 481)  (270 481)  LC_0 Logic Functioning bit
 (38 1)  (272 481)  (272 481)  LC_0 Logic Functioning bit
 (44 1)  (278 481)  (278 481)  LC_0 Logic Functioning bit
 (51 1)  (285 481)  (285 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 482)  (234 482)  routing T_5_30.glb_netwk_3 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (2 2)  (236 482)  (236 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (238 482)  (238 482)  routing T_5_30.sp4_h_r_0 <X> T_5_30.sp4_v_t_37
 (13 2)  (247 482)  (247 482)  routing T_5_30.sp4_h_r_2 <X> T_5_30.sp4_v_t_39
 (21 2)  (255 482)  (255 482)  routing T_5_30.sp4_v_b_7 <X> T_5_30.lc_trk_g0_7
 (22 2)  (256 482)  (256 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (257 482)  (257 482)  routing T_5_30.sp4_v_b_7 <X> T_5_30.lc_trk_g0_7
 (0 3)  (234 483)  (234 483)  routing T_5_30.glb_netwk_3 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (4 3)  (238 483)  (238 483)  routing T_5_30.sp4_v_b_7 <X> T_5_30.sp4_h_l_37
 (5 3)  (239 483)  (239 483)  routing T_5_30.sp4_h_r_0 <X> T_5_30.sp4_v_t_37
 (12 3)  (246 483)  (246 483)  routing T_5_30.sp4_h_r_2 <X> T_5_30.sp4_v_t_39
 (9 4)  (243 484)  (243 484)  routing T_5_30.sp4_v_t_41 <X> T_5_30.sp4_h_r_4
 (10 6)  (244 486)  (244 486)  routing T_5_30.sp4_v_b_11 <X> T_5_30.sp4_h_l_41
 (6 8)  (240 488)  (240 488)  routing T_5_30.sp4_v_t_38 <X> T_5_30.sp4_v_b_6
 (5 9)  (239 489)  (239 489)  routing T_5_30.sp4_v_t_38 <X> T_5_30.sp4_v_b_6
 (0 14)  (234 494)  (234 494)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 494)  (235 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (250 494)  (250 494)  routing T_5_30.sp4_v_t_16 <X> T_5_30.lc_trk_g3_5
 (17 14)  (251 494)  (251 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (252 494)  (252 494)  routing T_5_30.sp4_v_t_16 <X> T_5_30.lc_trk_g3_5
 (0 15)  (234 495)  (234 495)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_7/s_r
 (1 15)  (235 495)  (235 495)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_7/s_r
 (8 15)  (242 495)  (242 495)  routing T_5_30.sp4_v_b_7 <X> T_5_30.sp4_v_t_47
 (10 15)  (244 495)  (244 495)  routing T_5_30.sp4_v_b_7 <X> T_5_30.sp4_v_t_47


LogicTile_6_30

 (26 0)  (314 480)  (314 480)  routing T_6_30.lc_trk_g3_7 <X> T_6_30.wire_logic_cluster/lc_0/in_0
 (31 0)  (319 480)  (319 480)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 480)  (320 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 480)  (321 480)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 480)  (322 480)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 480)  (324 480)  LC_0 Logic Functioning bit
 (38 0)  (326 480)  (326 480)  LC_0 Logic Functioning bit
 (45 0)  (333 480)  (333 480)  LC_0 Logic Functioning bit
 (47 0)  (335 480)  (335 480)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (19 1)  (307 481)  (307 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (26 1)  (314 481)  (314 481)  routing T_6_30.lc_trk_g3_7 <X> T_6_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 481)  (315 481)  routing T_6_30.lc_trk_g3_7 <X> T_6_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 481)  (316 481)  routing T_6_30.lc_trk_g3_7 <X> T_6_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 481)  (317 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 481)  (319 481)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (37 1)  (325 481)  (325 481)  LC_0 Logic Functioning bit
 (39 1)  (327 481)  (327 481)  LC_0 Logic Functioning bit
 (44 1)  (332 481)  (332 481)  LC_0 Logic Functioning bit
 (52 1)  (340 481)  (340 481)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (288 482)  (288 482)  routing T_6_30.glb_netwk_3 <X> T_6_30.wire_logic_cluster/lc_7/clk
 (2 2)  (290 482)  (290 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (300 482)  (300 482)  routing T_6_30.sp4_h_r_11 <X> T_6_30.sp4_h_l_39
 (0 3)  (288 483)  (288 483)  routing T_6_30.glb_netwk_3 <X> T_6_30.wire_logic_cluster/lc_7/clk
 (13 3)  (301 483)  (301 483)  routing T_6_30.sp4_h_r_11 <X> T_6_30.sp4_h_l_39
 (11 4)  (299 484)  (299 484)  routing T_6_30.sp4_v_t_44 <X> T_6_30.sp4_v_b_5
 (13 4)  (301 484)  (301 484)  routing T_6_30.sp4_v_t_44 <X> T_6_30.sp4_v_b_5
 (16 6)  (304 486)  (304 486)  routing T_6_30.sp4_v_b_5 <X> T_6_30.lc_trk_g1_5
 (17 6)  (305 486)  (305 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (306 486)  (306 486)  routing T_6_30.sp4_v_b_5 <X> T_6_30.lc_trk_g1_5
 (13 7)  (301 487)  (301 487)  routing T_6_30.sp4_v_b_0 <X> T_6_30.sp4_h_l_40
 (12 10)  (300 490)  (300 490)  routing T_6_30.sp4_v_b_8 <X> T_6_30.sp4_h_l_45
 (8 11)  (296 491)  (296 491)  routing T_6_30.sp4_h_r_1 <X> T_6_30.sp4_v_t_42
 (9 11)  (297 491)  (297 491)  routing T_6_30.sp4_h_r_1 <X> T_6_30.sp4_v_t_42
 (10 11)  (298 491)  (298 491)  routing T_6_30.sp4_h_r_1 <X> T_6_30.sp4_v_t_42
 (13 12)  (301 492)  (301 492)  routing T_6_30.sp4_v_t_46 <X> T_6_30.sp4_v_b_11
 (1 14)  (289 494)  (289 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (291 494)  (291 494)  routing T_6_30.sp12_v_b_1 <X> T_6_30.sp12_v_t_22
 (6 14)  (294 494)  (294 494)  routing T_6_30.sp4_v_b_6 <X> T_6_30.sp4_v_t_44
 (9 14)  (297 494)  (297 494)  routing T_6_30.sp4_v_b_10 <X> T_6_30.sp4_h_l_47
 (12 14)  (300 494)  (300 494)  routing T_6_30.sp4_h_r_8 <X> T_6_30.sp4_h_l_46
 (22 14)  (310 494)  (310 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (313 494)  (313 494)  routing T_6_30.sp4_h_r_46 <X> T_6_30.lc_trk_g3_6
 (0 15)  (288 495)  (288 495)  routing T_6_30.lc_trk_g1_5 <X> T_6_30.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 495)  (289 495)  routing T_6_30.lc_trk_g1_5 <X> T_6_30.wire_logic_cluster/lc_7/s_r
 (5 15)  (293 495)  (293 495)  routing T_6_30.sp4_v_b_6 <X> T_6_30.sp4_v_t_44
 (13 15)  (301 495)  (301 495)  routing T_6_30.sp4_h_r_8 <X> T_6_30.sp4_h_l_46
 (21 15)  (309 495)  (309 495)  routing T_6_30.sp4_r_v_b_47 <X> T_6_30.lc_trk_g3_7
 (22 15)  (310 495)  (310 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (311 495)  (311 495)  routing T_6_30.sp4_h_r_46 <X> T_6_30.lc_trk_g3_6
 (24 15)  (312 495)  (312 495)  routing T_6_30.sp4_h_r_46 <X> T_6_30.lc_trk_g3_6
 (25 15)  (313 495)  (313 495)  routing T_6_30.sp4_h_r_46 <X> T_6_30.lc_trk_g3_6


LogicTile_7_30

 (26 0)  (368 480)  (368 480)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 480)  (369 480)  routing T_7_30.lc_trk_g1_0 <X> T_7_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 480)  (371 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 480)  (373 480)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 480)  (374 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 480)  (376 480)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 480)  (377 480)  routing T_7_30.lc_trk_g0_6 <X> T_7_30.input_2_0
 (36 0)  (378 480)  (378 480)  LC_0 Logic Functioning bit
 (38 0)  (380 480)  (380 480)  LC_0 Logic Functioning bit
 (41 0)  (383 480)  (383 480)  LC_0 Logic Functioning bit
 (45 0)  (387 480)  (387 480)  LC_0 Logic Functioning bit
 (27 1)  (369 481)  (369 481)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 481)  (370 481)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 481)  (371 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 481)  (374 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (377 481)  (377 481)  routing T_7_30.lc_trk_g0_6 <X> T_7_30.input_2_0
 (36 1)  (378 481)  (378 481)  LC_0 Logic Functioning bit
 (39 1)  (381 481)  (381 481)  LC_0 Logic Functioning bit
 (40 1)  (382 481)  (382 481)  LC_0 Logic Functioning bit
 (47 1)  (389 481)  (389 481)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (393 481)  (393 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 482)  (342 482)  routing T_7_30.glb_netwk_3 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (2 2)  (344 482)  (344 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (348 482)  (348 482)  routing T_7_30.sp4_v_b_9 <X> T_7_30.sp4_v_t_37
 (8 2)  (350 482)  (350 482)  routing T_7_30.sp4_h_r_1 <X> T_7_30.sp4_h_l_36
 (0 3)  (342 483)  (342 483)  routing T_7_30.glb_netwk_3 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (5 3)  (347 483)  (347 483)  routing T_7_30.sp4_v_b_9 <X> T_7_30.sp4_v_t_37
 (22 3)  (364 483)  (364 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (365 483)  (365 483)  routing T_7_30.sp4_v_b_22 <X> T_7_30.lc_trk_g0_6
 (24 3)  (366 483)  (366 483)  routing T_7_30.sp4_v_b_22 <X> T_7_30.lc_trk_g0_6
 (1 4)  (343 484)  (343 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (364 484)  (364 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (368 484)  (368 484)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_2/in_0
 (32 4)  (374 484)  (374 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 484)  (376 484)  routing T_7_30.lc_trk_g1_0 <X> T_7_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 484)  (378 484)  LC_2 Logic Functioning bit
 (38 4)  (380 484)  (380 484)  LC_2 Logic Functioning bit
 (46 4)  (388 484)  (388 484)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (342 485)  (342 485)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_7/cen
 (1 5)  (343 485)  (343 485)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_7/cen
 (16 5)  (358 485)  (358 485)  routing T_7_30.sp12_h_r_8 <X> T_7_30.lc_trk_g1_0
 (17 5)  (359 485)  (359 485)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (368 485)  (368 485)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 485)  (369 485)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 485)  (370 485)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 485)  (371 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (379 485)  (379 485)  LC_2 Logic Functioning bit
 (39 5)  (381 485)  (381 485)  LC_2 Logic Functioning bit
 (17 7)  (359 487)  (359 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (25 8)  (367 488)  (367 488)  routing T_7_30.sp4_h_r_42 <X> T_7_30.lc_trk_g2_2
 (26 8)  (368 488)  (368 488)  routing T_7_30.lc_trk_g2_4 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 488)  (369 488)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 488)  (370 488)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 488)  (371 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 488)  (372 488)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 488)  (373 488)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 488)  (374 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 488)  (375 488)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 488)  (376 488)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (40 8)  (382 488)  (382 488)  LC_4 Logic Functioning bit
 (41 8)  (383 488)  (383 488)  LC_4 Logic Functioning bit
 (46 8)  (388 488)  (388 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (364 489)  (364 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 489)  (365 489)  routing T_7_30.sp4_h_r_42 <X> T_7_30.lc_trk_g2_2
 (24 9)  (366 489)  (366 489)  routing T_7_30.sp4_h_r_42 <X> T_7_30.lc_trk_g2_2
 (25 9)  (367 489)  (367 489)  routing T_7_30.sp4_h_r_42 <X> T_7_30.lc_trk_g2_2
 (28 9)  (370 489)  (370 489)  routing T_7_30.lc_trk_g2_4 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 489)  (371 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 489)  (372 489)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 489)  (374 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (375 489)  (375 489)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.input_2_4
 (34 9)  (376 489)  (376 489)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.input_2_4
 (36 9)  (378 489)  (378 489)  LC_4 Logic Functioning bit
 (40 9)  (382 489)  (382 489)  LC_4 Logic Functioning bit
 (41 9)  (383 489)  (383 489)  LC_4 Logic Functioning bit
 (15 10)  (357 490)  (357 490)  routing T_7_30.sp4_v_t_32 <X> T_7_30.lc_trk_g2_5
 (16 10)  (358 490)  (358 490)  routing T_7_30.sp4_v_t_32 <X> T_7_30.lc_trk_g2_5
 (17 10)  (359 490)  (359 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (368 490)  (368 490)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 490)  (369 490)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 490)  (370 490)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 490)  (371 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 490)  (373 490)  routing T_7_30.lc_trk_g2_4 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 490)  (374 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 490)  (375 490)  routing T_7_30.lc_trk_g2_4 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 490)  (377 490)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.input_2_5
 (36 10)  (378 490)  (378 490)  LC_5 Logic Functioning bit
 (37 10)  (379 490)  (379 490)  LC_5 Logic Functioning bit
 (38 10)  (380 490)  (380 490)  LC_5 Logic Functioning bit
 (39 10)  (381 490)  (381 490)  LC_5 Logic Functioning bit
 (41 10)  (383 490)  (383 490)  LC_5 Logic Functioning bit
 (43 10)  (385 490)  (385 490)  LC_5 Logic Functioning bit
 (46 10)  (388 490)  (388 490)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (353 491)  (353 491)  routing T_7_30.sp4_h_r_0 <X> T_7_30.sp4_h_l_45
 (13 11)  (355 491)  (355 491)  routing T_7_30.sp4_h_r_0 <X> T_7_30.sp4_h_l_45
 (17 11)  (359 491)  (359 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (369 491)  (369 491)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 491)  (370 491)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 491)  (371 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 491)  (374 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (375 491)  (375 491)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.input_2_5
 (34 11)  (376 491)  (376 491)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.input_2_5
 (35 11)  (377 491)  (377 491)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.input_2_5
 (36 11)  (378 491)  (378 491)  LC_5 Logic Functioning bit
 (37 11)  (379 491)  (379 491)  LC_5 Logic Functioning bit
 (38 11)  (380 491)  (380 491)  LC_5 Logic Functioning bit
 (39 11)  (381 491)  (381 491)  LC_5 Logic Functioning bit
 (40 11)  (382 491)  (382 491)  LC_5 Logic Functioning bit
 (41 11)  (383 491)  (383 491)  LC_5 Logic Functioning bit
 (43 11)  (385 491)  (385 491)  LC_5 Logic Functioning bit
 (15 12)  (357 492)  (357 492)  routing T_7_30.sp4_h_r_41 <X> T_7_30.lc_trk_g3_1
 (16 12)  (358 492)  (358 492)  routing T_7_30.sp4_h_r_41 <X> T_7_30.lc_trk_g3_1
 (17 12)  (359 492)  (359 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (360 492)  (360 492)  routing T_7_30.sp4_h_r_41 <X> T_7_30.lc_trk_g3_1
 (21 12)  (363 492)  (363 492)  routing T_7_30.sp4_h_r_43 <X> T_7_30.lc_trk_g3_3
 (22 12)  (364 492)  (364 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (365 492)  (365 492)  routing T_7_30.sp4_h_r_43 <X> T_7_30.lc_trk_g3_3
 (24 12)  (366 492)  (366 492)  routing T_7_30.sp4_h_r_43 <X> T_7_30.lc_trk_g3_3
 (25 12)  (367 492)  (367 492)  routing T_7_30.sp4_v_b_26 <X> T_7_30.lc_trk_g3_2
 (27 12)  (369 492)  (369 492)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 492)  (370 492)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 492)  (371 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 492)  (373 492)  routing T_7_30.lc_trk_g2_5 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 492)  (374 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 492)  (375 492)  routing T_7_30.lc_trk_g2_5 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 492)  (378 492)  LC_6 Logic Functioning bit
 (37 12)  (379 492)  (379 492)  LC_6 Logic Functioning bit
 (38 12)  (380 492)  (380 492)  LC_6 Logic Functioning bit
 (41 12)  (383 492)  (383 492)  LC_6 Logic Functioning bit
 (43 12)  (385 492)  (385 492)  LC_6 Logic Functioning bit
 (18 13)  (360 493)  (360 493)  routing T_7_30.sp4_h_r_41 <X> T_7_30.lc_trk_g3_1
 (21 13)  (363 493)  (363 493)  routing T_7_30.sp4_h_r_43 <X> T_7_30.lc_trk_g3_3
 (22 13)  (364 493)  (364 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (365 493)  (365 493)  routing T_7_30.sp4_v_b_26 <X> T_7_30.lc_trk_g3_2
 (26 13)  (368 493)  (368 493)  routing T_7_30.lc_trk_g3_3 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 493)  (369 493)  routing T_7_30.lc_trk_g3_3 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 493)  (370 493)  routing T_7_30.lc_trk_g3_3 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 493)  (371 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 493)  (372 493)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 493)  (374 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (375 493)  (375 493)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.input_2_6
 (35 13)  (377 493)  (377 493)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.input_2_6
 (36 13)  (378 493)  (378 493)  LC_6 Logic Functioning bit
 (37 13)  (379 493)  (379 493)  LC_6 Logic Functioning bit
 (38 13)  (380 493)  (380 493)  LC_6 Logic Functioning bit
 (39 13)  (381 493)  (381 493)  LC_6 Logic Functioning bit
 (40 13)  (382 493)  (382 493)  LC_6 Logic Functioning bit
 (41 13)  (383 493)  (383 493)  LC_6 Logic Functioning bit
 (42 13)  (384 493)  (384 493)  LC_6 Logic Functioning bit
 (43 13)  (385 493)  (385 493)  LC_6 Logic Functioning bit
 (46 13)  (388 493)  (388 493)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (389 493)  (389 493)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (347 494)  (347 494)  routing T_7_30.sp4_v_b_9 <X> T_7_30.sp4_h_l_44
 (6 14)  (348 494)  (348 494)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_v_t_44
 (16 14)  (358 494)  (358 494)  routing T_7_30.sp12_v_t_10 <X> T_7_30.lc_trk_g3_5
 (17 14)  (359 494)  (359 494)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (364 494)  (364 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (367 494)  (367 494)  routing T_7_30.wire_logic_cluster/lc_6/out <X> T_7_30.lc_trk_g3_6
 (26 14)  (368 494)  (368 494)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 494)  (370 494)  routing T_7_30.lc_trk_g2_4 <X> T_7_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 494)  (371 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 494)  (372 494)  routing T_7_30.lc_trk_g2_4 <X> T_7_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 494)  (374 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 494)  (375 494)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 494)  (376 494)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 494)  (378 494)  LC_7 Logic Functioning bit
 (37 14)  (379 494)  (379 494)  LC_7 Logic Functioning bit
 (38 14)  (380 494)  (380 494)  LC_7 Logic Functioning bit
 (39 14)  (381 494)  (381 494)  LC_7 Logic Functioning bit
 (40 14)  (382 494)  (382 494)  LC_7 Logic Functioning bit
 (41 14)  (383 494)  (383 494)  LC_7 Logic Functioning bit
 (42 14)  (384 494)  (384 494)  LC_7 Logic Functioning bit
 (43 14)  (385 494)  (385 494)  LC_7 Logic Functioning bit
 (46 14)  (388 494)  (388 494)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (392 494)  (392 494)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (347 495)  (347 495)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_v_t_44
 (14 15)  (356 495)  (356 495)  routing T_7_30.sp4_h_l_17 <X> T_7_30.lc_trk_g3_4
 (15 15)  (357 495)  (357 495)  routing T_7_30.sp4_h_l_17 <X> T_7_30.lc_trk_g3_4
 (16 15)  (358 495)  (358 495)  routing T_7_30.sp4_h_l_17 <X> T_7_30.lc_trk_g3_4
 (17 15)  (359 495)  (359 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (364 495)  (364 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (369 495)  (369 495)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 495)  (370 495)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 495)  (371 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 495)  (378 495)  LC_7 Logic Functioning bit
 (37 15)  (379 495)  (379 495)  LC_7 Logic Functioning bit
 (38 15)  (380 495)  (380 495)  LC_7 Logic Functioning bit
 (39 15)  (381 495)  (381 495)  LC_7 Logic Functioning bit
 (40 15)  (382 495)  (382 495)  LC_7 Logic Functioning bit
 (41 15)  (383 495)  (383 495)  LC_7 Logic Functioning bit
 (43 15)  (385 495)  (385 495)  LC_7 Logic Functioning bit


RAM_Tile_8_30

 (6 4)  (402 484)  (402 484)  routing T_8_30.sp4_h_r_10 <X> T_8_30.sp4_v_b_3


LogicTile_9_30

 (27 0)  (465 480)  (465 480)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 480)  (466 480)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 480)  (467 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 480)  (470 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 480)  (474 480)  LC_0 Logic Functioning bit
 (39 0)  (477 480)  (477 480)  LC_0 Logic Functioning bit
 (41 0)  (479 480)  (479 480)  LC_0 Logic Functioning bit
 (42 0)  (480 480)  (480 480)  LC_0 Logic Functioning bit
 (44 0)  (482 480)  (482 480)  LC_0 Logic Functioning bit
 (45 0)  (483 480)  (483 480)  LC_0 Logic Functioning bit
 (36 1)  (474 481)  (474 481)  LC_0 Logic Functioning bit
 (39 1)  (477 481)  (477 481)  LC_0 Logic Functioning bit
 (41 1)  (479 481)  (479 481)  LC_0 Logic Functioning bit
 (42 1)  (480 481)  (480 481)  LC_0 Logic Functioning bit
 (49 1)  (487 481)  (487 481)  Carry_In_Mux bit 

 (0 2)  (438 482)  (438 482)  routing T_9_30.glb_netwk_3 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (2 2)  (440 482)  (440 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 482)  (465 482)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 482)  (466 482)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 482)  (467 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 482)  (470 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 482)  (474 482)  LC_1 Logic Functioning bit
 (39 2)  (477 482)  (477 482)  LC_1 Logic Functioning bit
 (41 2)  (479 482)  (479 482)  LC_1 Logic Functioning bit
 (42 2)  (480 482)  (480 482)  LC_1 Logic Functioning bit
 (44 2)  (482 482)  (482 482)  LC_1 Logic Functioning bit
 (45 2)  (483 482)  (483 482)  LC_1 Logic Functioning bit
 (0 3)  (438 483)  (438 483)  routing T_9_30.glb_netwk_3 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (3 3)  (441 483)  (441 483)  routing T_9_30.sp12_v_b_0 <X> T_9_30.sp12_h_l_23
 (36 3)  (474 483)  (474 483)  LC_1 Logic Functioning bit
 (39 3)  (477 483)  (477 483)  LC_1 Logic Functioning bit
 (41 3)  (479 483)  (479 483)  LC_1 Logic Functioning bit
 (42 3)  (480 483)  (480 483)  LC_1 Logic Functioning bit
 (21 4)  (459 484)  (459 484)  routing T_9_30.wire_logic_cluster/lc_3/out <X> T_9_30.lc_trk_g1_3
 (22 4)  (460 484)  (460 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 484)  (463 484)  routing T_9_30.wire_logic_cluster/lc_2/out <X> T_9_30.lc_trk_g1_2
 (27 4)  (465 484)  (465 484)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 484)  (467 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 484)  (470 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 484)  (474 484)  LC_2 Logic Functioning bit
 (39 4)  (477 484)  (477 484)  LC_2 Logic Functioning bit
 (41 4)  (479 484)  (479 484)  LC_2 Logic Functioning bit
 (42 4)  (480 484)  (480 484)  LC_2 Logic Functioning bit
 (44 4)  (482 484)  (482 484)  LC_2 Logic Functioning bit
 (45 4)  (483 484)  (483 484)  LC_2 Logic Functioning bit
 (22 5)  (460 485)  (460 485)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 485)  (468 485)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 485)  (474 485)  LC_2 Logic Functioning bit
 (39 5)  (477 485)  (477 485)  LC_2 Logic Functioning bit
 (41 5)  (479 485)  (479 485)  LC_2 Logic Functioning bit
 (42 5)  (480 485)  (480 485)  LC_2 Logic Functioning bit
 (17 6)  (455 486)  (455 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 486)  (456 486)  routing T_9_30.wire_logic_cluster/lc_5/out <X> T_9_30.lc_trk_g1_5
 (25 6)  (463 486)  (463 486)  routing T_9_30.wire_logic_cluster/lc_6/out <X> T_9_30.lc_trk_g1_6
 (27 6)  (465 486)  (465 486)  routing T_9_30.lc_trk_g1_3 <X> T_9_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 486)  (467 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 486)  (470 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 486)  (474 486)  LC_3 Logic Functioning bit
 (39 6)  (477 486)  (477 486)  LC_3 Logic Functioning bit
 (41 6)  (479 486)  (479 486)  LC_3 Logic Functioning bit
 (42 6)  (480 486)  (480 486)  LC_3 Logic Functioning bit
 (44 6)  (482 486)  (482 486)  LC_3 Logic Functioning bit
 (45 6)  (483 486)  (483 486)  LC_3 Logic Functioning bit
 (22 7)  (460 487)  (460 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 487)  (468 487)  routing T_9_30.lc_trk_g1_3 <X> T_9_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 487)  (474 487)  LC_3 Logic Functioning bit
 (39 7)  (477 487)  (477 487)  LC_3 Logic Functioning bit
 (41 7)  (479 487)  (479 487)  LC_3 Logic Functioning bit
 (42 7)  (480 487)  (480 487)  LC_3 Logic Functioning bit
 (4 8)  (442 488)  (442 488)  routing T_9_30.sp4_h_l_43 <X> T_9_30.sp4_v_b_6
 (13 8)  (451 488)  (451 488)  routing T_9_30.sp4_v_t_45 <X> T_9_30.sp4_v_b_8
 (27 8)  (465 488)  (465 488)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 488)  (466 488)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 488)  (467 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 488)  (468 488)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 488)  (470 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 488)  (474 488)  LC_4 Logic Functioning bit
 (39 8)  (477 488)  (477 488)  LC_4 Logic Functioning bit
 (41 8)  (479 488)  (479 488)  LC_4 Logic Functioning bit
 (42 8)  (480 488)  (480 488)  LC_4 Logic Functioning bit
 (44 8)  (482 488)  (482 488)  LC_4 Logic Functioning bit
 (45 8)  (483 488)  (483 488)  LC_4 Logic Functioning bit
 (5 9)  (443 489)  (443 489)  routing T_9_30.sp4_h_l_43 <X> T_9_30.sp4_v_b_6
 (9 9)  (447 489)  (447 489)  routing T_9_30.sp4_v_t_46 <X> T_9_30.sp4_v_b_7
 (10 9)  (448 489)  (448 489)  routing T_9_30.sp4_v_t_46 <X> T_9_30.sp4_v_b_7
 (11 9)  (449 489)  (449 489)  routing T_9_30.sp4_h_l_45 <X> T_9_30.sp4_h_r_8
 (36 9)  (474 489)  (474 489)  LC_4 Logic Functioning bit
 (39 9)  (477 489)  (477 489)  LC_4 Logic Functioning bit
 (41 9)  (479 489)  (479 489)  LC_4 Logic Functioning bit
 (42 9)  (480 489)  (480 489)  LC_4 Logic Functioning bit
 (27 10)  (465 490)  (465 490)  routing T_9_30.lc_trk_g1_5 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 490)  (467 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 490)  (468 490)  routing T_9_30.lc_trk_g1_5 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 490)  (470 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 490)  (474 490)  LC_5 Logic Functioning bit
 (39 10)  (477 490)  (477 490)  LC_5 Logic Functioning bit
 (41 10)  (479 490)  (479 490)  LC_5 Logic Functioning bit
 (42 10)  (480 490)  (480 490)  LC_5 Logic Functioning bit
 (44 10)  (482 490)  (482 490)  LC_5 Logic Functioning bit
 (45 10)  (483 490)  (483 490)  LC_5 Logic Functioning bit
 (36 11)  (474 491)  (474 491)  LC_5 Logic Functioning bit
 (39 11)  (477 491)  (477 491)  LC_5 Logic Functioning bit
 (41 11)  (479 491)  (479 491)  LC_5 Logic Functioning bit
 (42 11)  (480 491)  (480 491)  LC_5 Logic Functioning bit
 (14 12)  (452 492)  (452 492)  routing T_9_30.wire_logic_cluster/lc_0/out <X> T_9_30.lc_trk_g3_0
 (17 12)  (455 492)  (455 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 492)  (456 492)  routing T_9_30.wire_logic_cluster/lc_1/out <X> T_9_30.lc_trk_g3_1
 (27 12)  (465 492)  (465 492)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 492)  (467 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 492)  (468 492)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 492)  (470 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 492)  (474 492)  LC_6 Logic Functioning bit
 (39 12)  (477 492)  (477 492)  LC_6 Logic Functioning bit
 (41 12)  (479 492)  (479 492)  LC_6 Logic Functioning bit
 (42 12)  (480 492)  (480 492)  LC_6 Logic Functioning bit
 (44 12)  (482 492)  (482 492)  LC_6 Logic Functioning bit
 (45 12)  (483 492)  (483 492)  LC_6 Logic Functioning bit
 (8 13)  (446 493)  (446 493)  routing T_9_30.sp4_v_t_42 <X> T_9_30.sp4_v_b_10
 (10 13)  (448 493)  (448 493)  routing T_9_30.sp4_v_t_42 <X> T_9_30.sp4_v_b_10
 (17 13)  (455 493)  (455 493)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (468 493)  (468 493)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 493)  (474 493)  LC_6 Logic Functioning bit
 (39 13)  (477 493)  (477 493)  LC_6 Logic Functioning bit
 (41 13)  (479 493)  (479 493)  LC_6 Logic Functioning bit
 (42 13)  (480 493)  (480 493)  LC_6 Logic Functioning bit
 (14 14)  (452 494)  (452 494)  routing T_9_30.wire_logic_cluster/lc_4/out <X> T_9_30.lc_trk_g3_4
 (21 14)  (459 494)  (459 494)  routing T_9_30.wire_logic_cluster/lc_7/out <X> T_9_30.lc_trk_g3_7
 (22 14)  (460 494)  (460 494)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 494)  (465 494)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 494)  (466 494)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 494)  (467 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 494)  (468 494)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 494)  (470 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 494)  (474 494)  LC_7 Logic Functioning bit
 (39 14)  (477 494)  (477 494)  LC_7 Logic Functioning bit
 (41 14)  (479 494)  (479 494)  LC_7 Logic Functioning bit
 (42 14)  (480 494)  (480 494)  LC_7 Logic Functioning bit
 (44 14)  (482 494)  (482 494)  LC_7 Logic Functioning bit
 (45 14)  (483 494)  (483 494)  LC_7 Logic Functioning bit
 (17 15)  (455 495)  (455 495)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 495)  (468 495)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 495)  (474 495)  LC_7 Logic Functioning bit
 (39 15)  (477 495)  (477 495)  LC_7 Logic Functioning bit
 (41 15)  (479 495)  (479 495)  LC_7 Logic Functioning bit
 (42 15)  (480 495)  (480 495)  LC_7 Logic Functioning bit


LogicTile_10_30

 (0 2)  (492 482)  (492 482)  routing T_10_30.glb_netwk_3 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (2 2)  (494 482)  (494 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (514 482)  (514 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 482)  (515 482)  routing T_10_30.sp4_h_r_7 <X> T_10_30.lc_trk_g0_7
 (24 2)  (516 482)  (516 482)  routing T_10_30.sp4_h_r_7 <X> T_10_30.lc_trk_g0_7
 (26 2)  (518 482)  (518 482)  routing T_10_30.lc_trk_g3_4 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 482)  (520 482)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 482)  (521 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 482)  (522 482)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 482)  (523 482)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 482)  (524 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 482)  (525 482)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 482)  (526 482)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 482)  (528 482)  LC_1 Logic Functioning bit
 (38 2)  (530 482)  (530 482)  LC_1 Logic Functioning bit
 (41 2)  (533 482)  (533 482)  LC_1 Logic Functioning bit
 (43 2)  (535 482)  (535 482)  LC_1 Logic Functioning bit
 (0 3)  (492 483)  (492 483)  routing T_10_30.glb_netwk_3 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (21 3)  (513 483)  (513 483)  routing T_10_30.sp4_h_r_7 <X> T_10_30.lc_trk_g0_7
 (27 3)  (519 483)  (519 483)  routing T_10_30.lc_trk_g3_4 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 483)  (520 483)  routing T_10_30.lc_trk_g3_4 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 483)  (521 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 483)  (529 483)  LC_1 Logic Functioning bit
 (39 3)  (531 483)  (531 483)  LC_1 Logic Functioning bit
 (41 3)  (533 483)  (533 483)  LC_1 Logic Functioning bit
 (43 3)  (535 483)  (535 483)  LC_1 Logic Functioning bit
 (0 4)  (492 484)  (492 484)  routing T_10_30.lc_trk_g2_2 <X> T_10_30.wire_logic_cluster/lc_7/cen
 (1 4)  (493 484)  (493 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (507 484)  (507 484)  routing T_10_30.sp4_h_l_4 <X> T_10_30.lc_trk_g1_1
 (16 4)  (508 484)  (508 484)  routing T_10_30.sp4_h_l_4 <X> T_10_30.lc_trk_g1_1
 (17 4)  (509 484)  (509 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 484)  (510 484)  routing T_10_30.sp4_h_l_4 <X> T_10_30.lc_trk_g1_1
 (27 4)  (519 484)  (519 484)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 484)  (520 484)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 484)  (521 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 484)  (522 484)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 484)  (524 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 484)  (525 484)  routing T_10_30.lc_trk_g2_1 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 484)  (528 484)  LC_2 Logic Functioning bit
 (38 4)  (530 484)  (530 484)  LC_2 Logic Functioning bit
 (1 5)  (493 485)  (493 485)  routing T_10_30.lc_trk_g2_2 <X> T_10_30.wire_logic_cluster/lc_7/cen
 (18 5)  (510 485)  (510 485)  routing T_10_30.sp4_h_l_4 <X> T_10_30.lc_trk_g1_1
 (30 5)  (522 485)  (522 485)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 485)  (528 485)  LC_2 Logic Functioning bit
 (38 5)  (530 485)  (530 485)  LC_2 Logic Functioning bit
 (47 5)  (539 485)  (539 485)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 8)  (507 488)  (507 488)  routing T_10_30.sp4_h_r_25 <X> T_10_30.lc_trk_g2_1
 (16 8)  (508 488)  (508 488)  routing T_10_30.sp4_h_r_25 <X> T_10_30.lc_trk_g2_1
 (17 8)  (509 488)  (509 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (513 488)  (513 488)  routing T_10_30.sp4_v_t_14 <X> T_10_30.lc_trk_g2_3
 (22 8)  (514 488)  (514 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (515 488)  (515 488)  routing T_10_30.sp4_v_t_14 <X> T_10_30.lc_trk_g2_3
 (25 8)  (517 488)  (517 488)  routing T_10_30.sp4_h_r_34 <X> T_10_30.lc_trk_g2_2
 (18 9)  (510 489)  (510 489)  routing T_10_30.sp4_h_r_25 <X> T_10_30.lc_trk_g2_1
 (22 9)  (514 489)  (514 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (515 489)  (515 489)  routing T_10_30.sp4_h_r_34 <X> T_10_30.lc_trk_g2_2
 (24 9)  (516 489)  (516 489)  routing T_10_30.sp4_h_r_34 <X> T_10_30.lc_trk_g2_2
 (12 10)  (504 490)  (504 490)  routing T_10_30.sp4_v_b_8 <X> T_10_30.sp4_h_l_45
 (32 10)  (524 490)  (524 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 490)  (525 490)  routing T_10_30.lc_trk_g3_1 <X> T_10_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 490)  (526 490)  routing T_10_30.lc_trk_g3_1 <X> T_10_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 490)  (528 490)  LC_5 Logic Functioning bit
 (38 10)  (530 490)  (530 490)  LC_5 Logic Functioning bit
 (14 11)  (506 491)  (506 491)  routing T_10_30.sp4_h_l_17 <X> T_10_30.lc_trk_g2_4
 (15 11)  (507 491)  (507 491)  routing T_10_30.sp4_h_l_17 <X> T_10_30.lc_trk_g2_4
 (16 11)  (508 491)  (508 491)  routing T_10_30.sp4_h_l_17 <X> T_10_30.lc_trk_g2_4
 (17 11)  (509 491)  (509 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (520 491)  (520 491)  routing T_10_30.lc_trk_g2_1 <X> T_10_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 491)  (521 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 491)  (529 491)  LC_5 Logic Functioning bit
 (39 11)  (531 491)  (531 491)  LC_5 Logic Functioning bit
 (15 12)  (507 492)  (507 492)  routing T_10_30.sp4_v_t_28 <X> T_10_30.lc_trk_g3_1
 (16 12)  (508 492)  (508 492)  routing T_10_30.sp4_v_t_28 <X> T_10_30.lc_trk_g3_1
 (17 12)  (509 492)  (509 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (513 492)  (513 492)  routing T_10_30.sp4_v_t_14 <X> T_10_30.lc_trk_g3_3
 (22 12)  (514 492)  (514 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 492)  (515 492)  routing T_10_30.sp4_v_t_14 <X> T_10_30.lc_trk_g3_3
 (28 12)  (520 492)  (520 492)  routing T_10_30.lc_trk_g2_3 <X> T_10_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 492)  (521 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 492)  (523 492)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 492)  (524 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 492)  (528 492)  LC_6 Logic Functioning bit
 (43 12)  (535 492)  (535 492)  LC_6 Logic Functioning bit
 (45 12)  (537 492)  (537 492)  LC_6 Logic Functioning bit
 (48 12)  (540 492)  (540 492)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (542 492)  (542 492)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (545 492)  (545 492)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (6 13)  (498 493)  (498 493)  routing T_10_30.sp4_h_l_44 <X> T_10_30.sp4_h_r_9
 (27 13)  (519 493)  (519 493)  routing T_10_30.lc_trk_g1_1 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 493)  (521 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 493)  (522 493)  routing T_10_30.lc_trk_g2_3 <X> T_10_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 493)  (523 493)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 493)  (529 493)  LC_6 Logic Functioning bit
 (41 13)  (533 493)  (533 493)  LC_6 Logic Functioning bit
 (42 13)  (534 493)  (534 493)  LC_6 Logic Functioning bit
 (43 13)  (535 493)  (535 493)  LC_6 Logic Functioning bit
 (51 13)  (543 493)  (543 493)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (506 494)  (506 494)  routing T_10_30.sp12_v_t_3 <X> T_10_30.lc_trk_g3_4
 (15 14)  (507 494)  (507 494)  routing T_10_30.sp4_v_t_32 <X> T_10_30.lc_trk_g3_5
 (16 14)  (508 494)  (508 494)  routing T_10_30.sp4_v_t_32 <X> T_10_30.lc_trk_g3_5
 (17 14)  (509 494)  (509 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (519 494)  (519 494)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 494)  (520 494)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 494)  (521 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 494)  (524 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 494)  (526 494)  routing T_10_30.lc_trk_g1_1 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 494)  (529 494)  LC_7 Logic Functioning bit
 (39 14)  (531 494)  (531 494)  LC_7 Logic Functioning bit
 (46 14)  (538 494)  (538 494)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (53 14)  (545 494)  (545 494)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (13 15)  (505 495)  (505 495)  routing T_10_30.sp4_v_b_6 <X> T_10_30.sp4_h_l_46
 (14 15)  (506 495)  (506 495)  routing T_10_30.sp12_v_t_3 <X> T_10_30.lc_trk_g3_4
 (15 15)  (507 495)  (507 495)  routing T_10_30.sp12_v_t_3 <X> T_10_30.lc_trk_g3_4
 (17 15)  (509 495)  (509 495)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (514 495)  (514 495)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (515 495)  (515 495)  routing T_10_30.sp12_v_t_21 <X> T_10_30.lc_trk_g3_6
 (25 15)  (517 495)  (517 495)  routing T_10_30.sp12_v_t_21 <X> T_10_30.lc_trk_g3_6
 (28 15)  (520 495)  (520 495)  routing T_10_30.lc_trk_g2_1 <X> T_10_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 495)  (521 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 495)  (522 495)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_7/in_1


LogicTile_11_30

 (5 0)  (551 480)  (551 480)  routing T_11_30.sp4_v_b_6 <X> T_11_30.sp4_h_r_0
 (14 0)  (560 480)  (560 480)  routing T_11_30.bnr_op_0 <X> T_11_30.lc_trk_g0_0
 (25 0)  (571 480)  (571 480)  routing T_11_30.sp4_v_b_2 <X> T_11_30.lc_trk_g0_2
 (26 0)  (572 480)  (572 480)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 480)  (573 480)  routing T_11_30.lc_trk_g1_4 <X> T_11_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 480)  (575 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 480)  (576 480)  routing T_11_30.lc_trk_g1_4 <X> T_11_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 480)  (578 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 480)  (579 480)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 480)  (580 480)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 480)  (582 480)  LC_0 Logic Functioning bit
 (37 0)  (583 480)  (583 480)  LC_0 Logic Functioning bit
 (39 0)  (585 480)  (585 480)  LC_0 Logic Functioning bit
 (41 0)  (587 480)  (587 480)  LC_0 Logic Functioning bit
 (43 0)  (589 480)  (589 480)  LC_0 Logic Functioning bit
 (4 1)  (550 481)  (550 481)  routing T_11_30.sp4_v_b_6 <X> T_11_30.sp4_h_r_0
 (6 1)  (552 481)  (552 481)  routing T_11_30.sp4_v_b_6 <X> T_11_30.sp4_h_r_0
 (14 1)  (560 481)  (560 481)  routing T_11_30.bnr_op_0 <X> T_11_30.lc_trk_g0_0
 (17 1)  (563 481)  (563 481)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (568 481)  (568 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (569 481)  (569 481)  routing T_11_30.sp4_v_b_2 <X> T_11_30.lc_trk_g0_2
 (27 1)  (573 481)  (573 481)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 481)  (575 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 481)  (577 481)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 481)  (578 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 481)  (580 481)  routing T_11_30.lc_trk_g1_1 <X> T_11_30.input_2_0
 (36 1)  (582 481)  (582 481)  LC_0 Logic Functioning bit
 (37 1)  (583 481)  (583 481)  LC_0 Logic Functioning bit
 (39 1)  (585 481)  (585 481)  LC_0 Logic Functioning bit
 (0 2)  (546 482)  (546 482)  routing T_11_30.glb_netwk_3 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (2 2)  (548 482)  (548 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 482)  (560 482)  routing T_11_30.wire_logic_cluster/lc_4/out <X> T_11_30.lc_trk_g0_4
 (25 2)  (571 482)  (571 482)  routing T_11_30.sp4_v_t_3 <X> T_11_30.lc_trk_g0_6
 (26 2)  (572 482)  (572 482)  routing T_11_30.lc_trk_g1_4 <X> T_11_30.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 482)  (575 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 482)  (576 482)  routing T_11_30.lc_trk_g0_6 <X> T_11_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 482)  (577 482)  routing T_11_30.lc_trk_g3_5 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 482)  (578 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 482)  (579 482)  routing T_11_30.lc_trk_g3_5 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 482)  (580 482)  routing T_11_30.lc_trk_g3_5 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 482)  (582 482)  LC_1 Logic Functioning bit
 (37 2)  (583 482)  (583 482)  LC_1 Logic Functioning bit
 (43 2)  (589 482)  (589 482)  LC_1 Logic Functioning bit
 (50 2)  (596 482)  (596 482)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 483)  (546 483)  routing T_11_30.glb_netwk_3 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (4 3)  (550 483)  (550 483)  routing T_11_30.sp4_v_b_7 <X> T_11_30.sp4_h_l_37
 (17 3)  (563 483)  (563 483)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 483)  (568 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 483)  (569 483)  routing T_11_30.sp4_v_t_3 <X> T_11_30.lc_trk_g0_6
 (25 3)  (571 483)  (571 483)  routing T_11_30.sp4_v_t_3 <X> T_11_30.lc_trk_g0_6
 (27 3)  (573 483)  (573 483)  routing T_11_30.lc_trk_g1_4 <X> T_11_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 483)  (575 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 483)  (576 483)  routing T_11_30.lc_trk_g0_6 <X> T_11_30.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 483)  (582 483)  LC_1 Logic Functioning bit
 (37 3)  (583 483)  (583 483)  LC_1 Logic Functioning bit
 (38 3)  (584 483)  (584 483)  LC_1 Logic Functioning bit
 (41 3)  (587 483)  (587 483)  LC_1 Logic Functioning bit
 (42 3)  (588 483)  (588 483)  LC_1 Logic Functioning bit
 (52 3)  (598 483)  (598 483)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (561 484)  (561 484)  routing T_11_30.lft_op_1 <X> T_11_30.lc_trk_g1_1
 (17 4)  (563 484)  (563 484)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 484)  (564 484)  routing T_11_30.lft_op_1 <X> T_11_30.lc_trk_g1_1
 (22 4)  (568 484)  (568 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 484)  (569 484)  routing T_11_30.sp4_v_b_19 <X> T_11_30.lc_trk_g1_3
 (24 4)  (570 484)  (570 484)  routing T_11_30.sp4_v_b_19 <X> T_11_30.lc_trk_g1_3
 (31 4)  (577 484)  (577 484)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 484)  (578 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 484)  (579 484)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 484)  (580 484)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 484)  (582 484)  LC_2 Logic Functioning bit
 (38 4)  (584 484)  (584 484)  LC_2 Logic Functioning bit
 (14 5)  (560 485)  (560 485)  routing T_11_30.sp4_r_v_b_24 <X> T_11_30.lc_trk_g1_0
 (17 5)  (563 485)  (563 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (29 5)  (575 485)  (575 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 485)  (583 485)  LC_2 Logic Functioning bit
 (39 5)  (585 485)  (585 485)  LC_2 Logic Functioning bit
 (14 6)  (560 486)  (560 486)  routing T_11_30.bnr_op_4 <X> T_11_30.lc_trk_g1_4
 (17 6)  (563 486)  (563 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 486)  (564 486)  routing T_11_30.wire_logic_cluster/lc_5/out <X> T_11_30.lc_trk_g1_5
 (25 6)  (571 486)  (571 486)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g1_6
 (29 6)  (575 486)  (575 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 486)  (578 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 486)  (579 486)  routing T_11_30.lc_trk_g2_0 <X> T_11_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 486)  (582 486)  LC_3 Logic Functioning bit
 (38 6)  (584 486)  (584 486)  LC_3 Logic Functioning bit
 (14 7)  (560 487)  (560 487)  routing T_11_30.bnr_op_4 <X> T_11_30.lc_trk_g1_4
 (17 7)  (563 487)  (563 487)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (568 487)  (568 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (569 487)  (569 487)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g1_6
 (24 7)  (570 487)  (570 487)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g1_6
 (25 7)  (571 487)  (571 487)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g1_6
 (36 7)  (582 487)  (582 487)  LC_3 Logic Functioning bit
 (38 7)  (584 487)  (584 487)  LC_3 Logic Functioning bit
 (14 8)  (560 488)  (560 488)  routing T_11_30.sp4_v_t_21 <X> T_11_30.lc_trk_g2_0
 (15 8)  (561 488)  (561 488)  routing T_11_30.sp4_h_r_33 <X> T_11_30.lc_trk_g2_1
 (16 8)  (562 488)  (562 488)  routing T_11_30.sp4_h_r_33 <X> T_11_30.lc_trk_g2_1
 (17 8)  (563 488)  (563 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 488)  (564 488)  routing T_11_30.sp4_h_r_33 <X> T_11_30.lc_trk_g2_1
 (22 8)  (568 488)  (568 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (572 488)  (572 488)  routing T_11_30.lc_trk_g0_4 <X> T_11_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 488)  (573 488)  routing T_11_30.lc_trk_g1_6 <X> T_11_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 488)  (575 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 488)  (576 488)  routing T_11_30.lc_trk_g1_6 <X> T_11_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 488)  (578 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 488)  (580 488)  routing T_11_30.lc_trk_g1_0 <X> T_11_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 488)  (582 488)  LC_4 Logic Functioning bit
 (41 8)  (587 488)  (587 488)  LC_4 Logic Functioning bit
 (43 8)  (589 488)  (589 488)  LC_4 Logic Functioning bit
 (45 8)  (591 488)  (591 488)  LC_4 Logic Functioning bit
 (14 9)  (560 489)  (560 489)  routing T_11_30.sp4_v_t_21 <X> T_11_30.lc_trk_g2_0
 (16 9)  (562 489)  (562 489)  routing T_11_30.sp4_v_t_21 <X> T_11_30.lc_trk_g2_0
 (17 9)  (563 489)  (563 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (567 489)  (567 489)  routing T_11_30.sp4_r_v_b_35 <X> T_11_30.lc_trk_g2_3
 (29 9)  (575 489)  (575 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 489)  (576 489)  routing T_11_30.lc_trk_g1_6 <X> T_11_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 489)  (578 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (581 489)  (581 489)  routing T_11_30.lc_trk_g0_2 <X> T_11_30.input_2_4
 (36 9)  (582 489)  (582 489)  LC_4 Logic Functioning bit
 (40 9)  (586 489)  (586 489)  LC_4 Logic Functioning bit
 (42 9)  (588 489)  (588 489)  LC_4 Logic Functioning bit
 (46 9)  (592 489)  (592 489)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (597 489)  (597 489)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (571 490)  (571 490)  routing T_11_30.wire_logic_cluster/lc_6/out <X> T_11_30.lc_trk_g2_6
 (29 10)  (575 490)  (575 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 490)  (578 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 490)  (579 490)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 490)  (580 490)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 490)  (582 490)  LC_5 Logic Functioning bit
 (38 10)  (584 490)  (584 490)  LC_5 Logic Functioning bit
 (22 11)  (568 491)  (568 491)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (577 491)  (577 491)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 491)  (582 491)  LC_5 Logic Functioning bit
 (38 11)  (584 491)  (584 491)  LC_5 Logic Functioning bit
 (21 12)  (567 492)  (567 492)  routing T_11_30.bnl_op_3 <X> T_11_30.lc_trk_g3_3
 (22 12)  (568 492)  (568 492)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (572 492)  (572 492)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 492)  (574 492)  routing T_11_30.lc_trk_g2_3 <X> T_11_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 492)  (575 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 492)  (578 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 492)  (579 492)  routing T_11_30.lc_trk_g2_1 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 492)  (584 492)  LC_6 Logic Functioning bit
 (41 12)  (587 492)  (587 492)  LC_6 Logic Functioning bit
 (42 12)  (588 492)  (588 492)  LC_6 Logic Functioning bit
 (45 12)  (591 492)  (591 492)  LC_6 Logic Functioning bit
 (21 13)  (567 493)  (567 493)  routing T_11_30.bnl_op_3 <X> T_11_30.lc_trk_g3_3
 (22 13)  (568 493)  (568 493)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (569 493)  (569 493)  routing T_11_30.sp12_v_t_9 <X> T_11_30.lc_trk_g3_2
 (26 13)  (572 493)  (572 493)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 493)  (574 493)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 493)  (575 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 493)  (576 493)  routing T_11_30.lc_trk_g2_3 <X> T_11_30.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 493)  (578 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (580 493)  (580 493)  routing T_11_30.lc_trk_g1_3 <X> T_11_30.input_2_6
 (35 13)  (581 493)  (581 493)  routing T_11_30.lc_trk_g1_3 <X> T_11_30.input_2_6
 (39 13)  (585 493)  (585 493)  LC_6 Logic Functioning bit
 (40 13)  (586 493)  (586 493)  LC_6 Logic Functioning bit
 (42 13)  (588 493)  (588 493)  LC_6 Logic Functioning bit
 (14 14)  (560 494)  (560 494)  routing T_11_30.bnl_op_4 <X> T_11_30.lc_trk_g3_4
 (15 14)  (561 494)  (561 494)  routing T_11_30.sp4_v_t_32 <X> T_11_30.lc_trk_g3_5
 (16 14)  (562 494)  (562 494)  routing T_11_30.sp4_v_t_32 <X> T_11_30.lc_trk_g3_5
 (17 14)  (563 494)  (563 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (29 14)  (575 494)  (575 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 494)  (577 494)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 494)  (578 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 494)  (579 494)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 494)  (582 494)  LC_7 Logic Functioning bit
 (37 14)  (583 494)  (583 494)  LC_7 Logic Functioning bit
 (38 14)  (584 494)  (584 494)  LC_7 Logic Functioning bit
 (39 14)  (585 494)  (585 494)  LC_7 Logic Functioning bit
 (40 14)  (586 494)  (586 494)  LC_7 Logic Functioning bit
 (42 14)  (588 494)  (588 494)  LC_7 Logic Functioning bit
 (14 15)  (560 495)  (560 495)  routing T_11_30.bnl_op_4 <X> T_11_30.lc_trk_g3_4
 (17 15)  (563 495)  (563 495)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (31 15)  (577 495)  (577 495)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 495)  (582 495)  LC_7 Logic Functioning bit
 (37 15)  (583 495)  (583 495)  LC_7 Logic Functioning bit
 (38 15)  (584 495)  (584 495)  LC_7 Logic Functioning bit
 (39 15)  (585 495)  (585 495)  LC_7 Logic Functioning bit
 (40 15)  (586 495)  (586 495)  LC_7 Logic Functioning bit
 (42 15)  (588 495)  (588 495)  LC_7 Logic Functioning bit


LogicTile_12_30

 (15 0)  (615 480)  (615 480)  routing T_12_30.top_op_1 <X> T_12_30.lc_trk_g0_1
 (17 0)  (617 480)  (617 480)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (622 480)  (622 480)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 480)  (624 480)  routing T_12_30.top_op_3 <X> T_12_30.lc_trk_g0_3
 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0
 (15 1)  (615 481)  (615 481)  routing T_12_30.bot_op_0 <X> T_12_30.lc_trk_g0_0
 (17 1)  (617 481)  (617 481)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (618 481)  (618 481)  routing T_12_30.top_op_1 <X> T_12_30.lc_trk_g0_1
 (21 1)  (621 481)  (621 481)  routing T_12_30.top_op_3 <X> T_12_30.lc_trk_g0_3
 (0 2)  (600 482)  (600 482)  routing T_12_30.glb_netwk_3 <X> T_12_30.wire_logic_cluster/lc_7/clk
 (2 2)  (602 482)  (602 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (608 482)  (608 482)  routing T_12_30.sp4_h_r_1 <X> T_12_30.sp4_h_l_36
 (22 2)  (622 482)  (622 482)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 482)  (624 482)  routing T_12_30.top_op_7 <X> T_12_30.lc_trk_g0_7
 (26 2)  (626 482)  (626 482)  routing T_12_30.lc_trk_g1_4 <X> T_12_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 482)  (627 482)  routing T_12_30.lc_trk_g1_1 <X> T_12_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 482)  (629 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 482)  (631 482)  routing T_12_30.lc_trk_g0_4 <X> T_12_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 482)  (632 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 482)  (635 482)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.input_2_1
 (45 2)  (645 482)  (645 482)  LC_1 Logic Functioning bit
 (53 2)  (653 482)  (653 482)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (600 483)  (600 483)  routing T_12_30.glb_netwk_3 <X> T_12_30.wire_logic_cluster/lc_7/clk
 (8 3)  (608 483)  (608 483)  routing T_12_30.sp4_h_r_1 <X> T_12_30.sp4_v_t_36
 (9 3)  (609 483)  (609 483)  routing T_12_30.sp4_h_r_1 <X> T_12_30.sp4_v_t_36
 (14 3)  (614 483)  (614 483)  routing T_12_30.sp4_r_v_b_28 <X> T_12_30.lc_trk_g0_4
 (17 3)  (617 483)  (617 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (621 483)  (621 483)  routing T_12_30.top_op_7 <X> T_12_30.lc_trk_g0_7
 (27 3)  (627 483)  (627 483)  routing T_12_30.lc_trk_g1_4 <X> T_12_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 483)  (629 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 483)  (632 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (633 483)  (633 483)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.input_2_1
 (34 3)  (634 483)  (634 483)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.input_2_1
 (35 3)  (635 483)  (635 483)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.input_2_1
 (37 3)  (637 483)  (637 483)  LC_1 Logic Functioning bit
 (46 3)  (646 483)  (646 483)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (17 4)  (617 484)  (617 484)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 484)  (618 484)  routing T_12_30.wire_logic_cluster/lc_1/out <X> T_12_30.lc_trk_g1_1
 (22 4)  (622 484)  (622 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 484)  (623 484)  routing T_12_30.sp4_v_b_19 <X> T_12_30.lc_trk_g1_3
 (24 4)  (624 484)  (624 484)  routing T_12_30.sp4_v_b_19 <X> T_12_30.lc_trk_g1_3
 (27 4)  (627 484)  (627 484)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 484)  (629 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 484)  (630 484)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 484)  (631 484)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 484)  (632 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 484)  (633 484)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 484)  (634 484)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 484)  (635 484)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_2
 (36 4)  (636 484)  (636 484)  LC_2 Logic Functioning bit
 (38 4)  (638 484)  (638 484)  LC_2 Logic Functioning bit
 (43 4)  (643 484)  (643 484)  LC_2 Logic Functioning bit
 (15 5)  (615 485)  (615 485)  routing T_12_30.sp4_v_t_5 <X> T_12_30.lc_trk_g1_0
 (16 5)  (616 485)  (616 485)  routing T_12_30.sp4_v_t_5 <X> T_12_30.lc_trk_g1_0
 (17 5)  (617 485)  (617 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (627 485)  (627 485)  routing T_12_30.lc_trk_g3_1 <X> T_12_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 485)  (628 485)  routing T_12_30.lc_trk_g3_1 <X> T_12_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 485)  (629 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 485)  (630 485)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 485)  (632 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (633 485)  (633 485)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_2
 (34 5)  (634 485)  (634 485)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_2
 (35 5)  (635 485)  (635 485)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_2
 (36 5)  (636 485)  (636 485)  LC_2 Logic Functioning bit
 (38 5)  (638 485)  (638 485)  LC_2 Logic Functioning bit
 (41 5)  (641 485)  (641 485)  LC_2 Logic Functioning bit
 (43 5)  (643 485)  (643 485)  LC_2 Logic Functioning bit
 (10 6)  (610 486)  (610 486)  routing T_12_30.sp4_v_b_11 <X> T_12_30.sp4_h_l_41
 (14 6)  (614 486)  (614 486)  routing T_12_30.sp4_h_l_9 <X> T_12_30.lc_trk_g1_4
 (28 6)  (628 486)  (628 486)  routing T_12_30.lc_trk_g2_4 <X> T_12_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 486)  (629 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 486)  (630 486)  routing T_12_30.lc_trk_g2_4 <X> T_12_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 486)  (632 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 486)  (633 486)  routing T_12_30.lc_trk_g3_1 <X> T_12_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 486)  (634 486)  routing T_12_30.lc_trk_g3_1 <X> T_12_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 486)  (636 486)  LC_3 Logic Functioning bit
 (42 6)  (642 486)  (642 486)  LC_3 Logic Functioning bit
 (43 6)  (643 486)  (643 486)  LC_3 Logic Functioning bit
 (14 7)  (614 487)  (614 487)  routing T_12_30.sp4_h_l_9 <X> T_12_30.lc_trk_g1_4
 (15 7)  (615 487)  (615 487)  routing T_12_30.sp4_h_l_9 <X> T_12_30.lc_trk_g1_4
 (16 7)  (616 487)  (616 487)  routing T_12_30.sp4_h_l_9 <X> T_12_30.lc_trk_g1_4
 (17 7)  (617 487)  (617 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 487)  (622 487)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 487)  (624 487)  routing T_12_30.top_op_6 <X> T_12_30.lc_trk_g1_6
 (25 7)  (625 487)  (625 487)  routing T_12_30.top_op_6 <X> T_12_30.lc_trk_g1_6
 (27 7)  (627 487)  (627 487)  routing T_12_30.lc_trk_g1_0 <X> T_12_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 487)  (629 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 487)  (632 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (636 487)  (636 487)  LC_3 Logic Functioning bit
 (37 7)  (637 487)  (637 487)  LC_3 Logic Functioning bit
 (42 7)  (642 487)  (642 487)  LC_3 Logic Functioning bit
 (43 7)  (643 487)  (643 487)  LC_3 Logic Functioning bit
 (6 8)  (606 488)  (606 488)  routing T_12_30.sp4_h_r_1 <X> T_12_30.sp4_v_b_6
 (16 8)  (616 488)  (616 488)  routing T_12_30.sp12_v_t_14 <X> T_12_30.lc_trk_g2_1
 (17 8)  (617 488)  (617 488)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (29 8)  (629 488)  (629 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 488)  (631 488)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 488)  (632 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 488)  (633 488)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 488)  (634 488)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 488)  (635 488)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_4
 (36 8)  (636 488)  (636 488)  LC_4 Logic Functioning bit
 (38 8)  (638 488)  (638 488)  LC_4 Logic Functioning bit
 (43 8)  (643 488)  (643 488)  LC_4 Logic Functioning bit
 (18 9)  (618 489)  (618 489)  routing T_12_30.sp12_v_t_14 <X> T_12_30.lc_trk_g2_1
 (27 9)  (627 489)  (627 489)  routing T_12_30.lc_trk_g3_1 <X> T_12_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 489)  (628 489)  routing T_12_30.lc_trk_g3_1 <X> T_12_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 489)  (629 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 489)  (630 489)  routing T_12_30.lc_trk_g0_3 <X> T_12_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 489)  (632 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (633 489)  (633 489)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_4
 (34 9)  (634 489)  (634 489)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_4
 (35 9)  (635 489)  (635 489)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_4
 (36 9)  (636 489)  (636 489)  LC_4 Logic Functioning bit
 (38 9)  (638 489)  (638 489)  LC_4 Logic Functioning bit
 (41 9)  (641 489)  (641 489)  LC_4 Logic Functioning bit
 (43 9)  (643 489)  (643 489)  LC_4 Logic Functioning bit
 (29 10)  (629 490)  (629 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 490)  (632 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 490)  (634 490)  routing T_12_30.lc_trk_g1_3 <X> T_12_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 490)  (636 490)  LC_5 Logic Functioning bit
 (37 10)  (637 490)  (637 490)  LC_5 Logic Functioning bit
 (38 10)  (638 490)  (638 490)  LC_5 Logic Functioning bit
 (39 10)  (639 490)  (639 490)  LC_5 Logic Functioning bit
 (41 10)  (641 490)  (641 490)  LC_5 Logic Functioning bit
 (43 10)  (643 490)  (643 490)  LC_5 Logic Functioning bit
 (48 10)  (648 490)  (648 490)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (605 491)  (605 491)  routing T_12_30.sp4_h_l_43 <X> T_12_30.sp4_v_t_43
 (15 11)  (615 491)  (615 491)  routing T_12_30.tnr_op_4 <X> T_12_30.lc_trk_g2_4
 (17 11)  (617 491)  (617 491)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (28 11)  (628 491)  (628 491)  routing T_12_30.lc_trk_g2_1 <X> T_12_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 491)  (629 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 491)  (631 491)  routing T_12_30.lc_trk_g1_3 <X> T_12_30.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 491)  (637 491)  LC_5 Logic Functioning bit
 (39 11)  (639 491)  (639 491)  LC_5 Logic Functioning bit
 (12 12)  (612 492)  (612 492)  routing T_12_30.sp4_v_b_5 <X> T_12_30.sp4_h_r_11
 (15 12)  (615 492)  (615 492)  routing T_12_30.rgt_op_1 <X> T_12_30.lc_trk_g3_1
 (17 12)  (617 492)  (617 492)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 492)  (618 492)  routing T_12_30.rgt_op_1 <X> T_12_30.lc_trk_g3_1
 (29 12)  (629 492)  (629 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 492)  (630 492)  routing T_12_30.lc_trk_g0_7 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 492)  (631 492)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 492)  (632 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 492)  (633 492)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 492)  (634 492)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 492)  (635 492)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_6
 (36 12)  (636 492)  (636 492)  LC_6 Logic Functioning bit
 (38 12)  (638 492)  (638 492)  LC_6 Logic Functioning bit
 (43 12)  (643 492)  (643 492)  LC_6 Logic Functioning bit
 (8 13)  (608 493)  (608 493)  routing T_12_30.sp4_h_r_10 <X> T_12_30.sp4_v_b_10
 (11 13)  (611 493)  (611 493)  routing T_12_30.sp4_v_b_5 <X> T_12_30.sp4_h_r_11
 (13 13)  (613 493)  (613 493)  routing T_12_30.sp4_v_b_5 <X> T_12_30.sp4_h_r_11
 (27 13)  (627 493)  (627 493)  routing T_12_30.lc_trk_g3_1 <X> T_12_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 493)  (628 493)  routing T_12_30.lc_trk_g3_1 <X> T_12_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 493)  (629 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 493)  (630 493)  routing T_12_30.lc_trk_g0_7 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 493)  (632 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (633 493)  (633 493)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_6
 (34 13)  (634 493)  (634 493)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_6
 (35 13)  (635 493)  (635 493)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.input_2_6
 (36 13)  (636 493)  (636 493)  LC_6 Logic Functioning bit
 (38 13)  (638 493)  (638 493)  LC_6 Logic Functioning bit
 (41 13)  (641 493)  (641 493)  LC_6 Logic Functioning bit
 (43 13)  (643 493)  (643 493)  LC_6 Logic Functioning bit
 (8 14)  (608 494)  (608 494)  routing T_12_30.sp4_h_r_10 <X> T_12_30.sp4_h_l_47
 (21 14)  (621 494)  (621 494)  routing T_12_30.sp4_h_l_34 <X> T_12_30.lc_trk_g3_7
 (22 14)  (622 494)  (622 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 494)  (623 494)  routing T_12_30.sp4_h_l_34 <X> T_12_30.lc_trk_g3_7
 (24 14)  (624 494)  (624 494)  routing T_12_30.sp4_h_l_34 <X> T_12_30.lc_trk_g3_7
 (25 14)  (625 494)  (625 494)  routing T_12_30.sp4_h_r_46 <X> T_12_30.lc_trk_g3_6
 (15 15)  (615 495)  (615 495)  routing T_12_30.tnr_op_4 <X> T_12_30.lc_trk_g3_4
 (17 15)  (617 495)  (617 495)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (621 495)  (621 495)  routing T_12_30.sp4_h_l_34 <X> T_12_30.lc_trk_g3_7
 (22 15)  (622 495)  (622 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 495)  (623 495)  routing T_12_30.sp4_h_r_46 <X> T_12_30.lc_trk_g3_6
 (24 15)  (624 495)  (624 495)  routing T_12_30.sp4_h_r_46 <X> T_12_30.lc_trk_g3_6
 (25 15)  (625 495)  (625 495)  routing T_12_30.sp4_h_r_46 <X> T_12_30.lc_trk_g3_6


LogicTile_13_30

 (6 0)  (660 480)  (660 480)  routing T_13_30.sp4_h_r_7 <X> T_13_30.sp4_v_b_0
 (25 0)  (679 480)  (679 480)  routing T_13_30.sp4_h_r_10 <X> T_13_30.lc_trk_g0_2
 (26 0)  (680 480)  (680 480)  routing T_13_30.lc_trk_g3_5 <X> T_13_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 480)  (681 480)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 480)  (682 480)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 480)  (683 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 480)  (684 480)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 480)  (685 480)  routing T_13_30.lc_trk_g2_7 <X> T_13_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 480)  (686 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 480)  (687 480)  routing T_13_30.lc_trk_g2_7 <X> T_13_30.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 480)  (689 480)  routing T_13_30.lc_trk_g2_4 <X> T_13_30.input_2_0
 (36 0)  (690 480)  (690 480)  LC_0 Logic Functioning bit
 (37 0)  (691 480)  (691 480)  LC_0 Logic Functioning bit
 (38 0)  (692 480)  (692 480)  LC_0 Logic Functioning bit
 (39 0)  (693 480)  (693 480)  LC_0 Logic Functioning bit
 (41 0)  (695 480)  (695 480)  LC_0 Logic Functioning bit
 (42 0)  (696 480)  (696 480)  LC_0 Logic Functioning bit
 (43 0)  (697 480)  (697 480)  LC_0 Logic Functioning bit
 (10 1)  (664 481)  (664 481)  routing T_13_30.sp4_h_r_8 <X> T_13_30.sp4_v_b_1
 (22 1)  (676 481)  (676 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 481)  (677 481)  routing T_13_30.sp4_h_r_10 <X> T_13_30.lc_trk_g0_2
 (24 1)  (678 481)  (678 481)  routing T_13_30.sp4_h_r_10 <X> T_13_30.lc_trk_g0_2
 (27 1)  (681 481)  (681 481)  routing T_13_30.lc_trk_g3_5 <X> T_13_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 481)  (682 481)  routing T_13_30.lc_trk_g3_5 <X> T_13_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 481)  (683 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 481)  (684 481)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 481)  (685 481)  routing T_13_30.lc_trk_g2_7 <X> T_13_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 481)  (686 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 481)  (687 481)  routing T_13_30.lc_trk_g2_4 <X> T_13_30.input_2_0
 (36 1)  (690 481)  (690 481)  LC_0 Logic Functioning bit
 (37 1)  (691 481)  (691 481)  LC_0 Logic Functioning bit
 (38 1)  (692 481)  (692 481)  LC_0 Logic Functioning bit
 (39 1)  (693 481)  (693 481)  LC_0 Logic Functioning bit
 (40 1)  (694 481)  (694 481)  LC_0 Logic Functioning bit
 (41 1)  (695 481)  (695 481)  LC_0 Logic Functioning bit
 (42 1)  (696 481)  (696 481)  LC_0 Logic Functioning bit
 (43 1)  (697 481)  (697 481)  LC_0 Logic Functioning bit
 (0 2)  (654 482)  (654 482)  routing T_13_30.glb_netwk_3 <X> T_13_30.wire_logic_cluster/lc_7/clk
 (2 2)  (656 482)  (656 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (658 482)  (658 482)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_v_t_37
 (6 2)  (660 482)  (660 482)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_v_t_37
 (22 2)  (676 482)  (676 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (679 482)  (679 482)  routing T_13_30.wire_logic_cluster/lc_6/out <X> T_13_30.lc_trk_g0_6
 (28 2)  (682 482)  (682 482)  routing T_13_30.lc_trk_g2_2 <X> T_13_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 482)  (683 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 482)  (686 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 482)  (687 482)  routing T_13_30.lc_trk_g3_1 <X> T_13_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 482)  (688 482)  routing T_13_30.lc_trk_g3_1 <X> T_13_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 482)  (690 482)  LC_1 Logic Functioning bit
 (37 2)  (691 482)  (691 482)  LC_1 Logic Functioning bit
 (38 2)  (692 482)  (692 482)  LC_1 Logic Functioning bit
 (41 2)  (695 482)  (695 482)  LC_1 Logic Functioning bit
 (42 2)  (696 482)  (696 482)  LC_1 Logic Functioning bit
 (43 2)  (697 482)  (697 482)  LC_1 Logic Functioning bit
 (50 2)  (704 482)  (704 482)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 483)  (654 483)  routing T_13_30.glb_netwk_3 <X> T_13_30.wire_logic_cluster/lc_7/clk
 (8 3)  (662 483)  (662 483)  routing T_13_30.sp4_h_r_7 <X> T_13_30.sp4_v_t_36
 (9 3)  (663 483)  (663 483)  routing T_13_30.sp4_h_r_7 <X> T_13_30.sp4_v_t_36
 (10 3)  (664 483)  (664 483)  routing T_13_30.sp4_h_r_7 <X> T_13_30.sp4_v_t_36
 (14 3)  (668 483)  (668 483)  routing T_13_30.top_op_4 <X> T_13_30.lc_trk_g0_4
 (15 3)  (669 483)  (669 483)  routing T_13_30.top_op_4 <X> T_13_30.lc_trk_g0_4
 (17 3)  (671 483)  (671 483)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (675 483)  (675 483)  routing T_13_30.sp4_r_v_b_31 <X> T_13_30.lc_trk_g0_7
 (22 3)  (676 483)  (676 483)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 483)  (680 483)  routing T_13_30.lc_trk_g2_3 <X> T_13_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 483)  (682 483)  routing T_13_30.lc_trk_g2_3 <X> T_13_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 483)  (683 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 483)  (684 483)  routing T_13_30.lc_trk_g2_2 <X> T_13_30.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 483)  (690 483)  LC_1 Logic Functioning bit
 (37 3)  (691 483)  (691 483)  LC_1 Logic Functioning bit
 (38 3)  (692 483)  (692 483)  LC_1 Logic Functioning bit
 (39 3)  (693 483)  (693 483)  LC_1 Logic Functioning bit
 (40 3)  (694 483)  (694 483)  LC_1 Logic Functioning bit
 (42 3)  (696 483)  (696 483)  LC_1 Logic Functioning bit
 (43 3)  (697 483)  (697 483)  LC_1 Logic Functioning bit
 (51 3)  (705 483)  (705 483)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (659 484)  (659 484)  routing T_13_30.sp4_v_b_3 <X> T_13_30.sp4_h_r_3
 (8 4)  (662 484)  (662 484)  routing T_13_30.sp4_h_l_45 <X> T_13_30.sp4_h_r_4
 (10 4)  (664 484)  (664 484)  routing T_13_30.sp4_h_l_45 <X> T_13_30.sp4_h_r_4
 (31 4)  (685 484)  (685 484)  routing T_13_30.lc_trk_g0_7 <X> T_13_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 484)  (686 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (42 4)  (696 484)  (696 484)  LC_2 Logic Functioning bit
 (50 4)  (704 484)  (704 484)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (660 485)  (660 485)  routing T_13_30.sp4_v_b_3 <X> T_13_30.sp4_h_r_3
 (12 5)  (666 485)  (666 485)  routing T_13_30.sp4_h_r_5 <X> T_13_30.sp4_v_b_5
 (26 5)  (680 485)  (680 485)  routing T_13_30.lc_trk_g3_3 <X> T_13_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 485)  (681 485)  routing T_13_30.lc_trk_g3_3 <X> T_13_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 485)  (682 485)  routing T_13_30.lc_trk_g3_3 <X> T_13_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 485)  (683 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 485)  (685 485)  routing T_13_30.lc_trk_g0_7 <X> T_13_30.wire_logic_cluster/lc_2/in_3
 (43 5)  (697 485)  (697 485)  LC_2 Logic Functioning bit
 (9 6)  (663 486)  (663 486)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_h_l_41
 (22 6)  (676 486)  (676 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 486)  (677 486)  routing T_13_30.sp4_h_r_7 <X> T_13_30.lc_trk_g1_7
 (24 6)  (678 486)  (678 486)  routing T_13_30.sp4_h_r_7 <X> T_13_30.lc_trk_g1_7
 (25 6)  (679 486)  (679 486)  routing T_13_30.wire_logic_cluster/lc_6/out <X> T_13_30.lc_trk_g1_6
 (27 6)  (681 486)  (681 486)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 486)  (683 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 486)  (684 486)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 486)  (685 486)  routing T_13_30.lc_trk_g0_4 <X> T_13_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 486)  (686 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 486)  (689 486)  routing T_13_30.lc_trk_g2_5 <X> T_13_30.input_2_3
 (36 6)  (690 486)  (690 486)  LC_3 Logic Functioning bit
 (37 6)  (691 486)  (691 486)  LC_3 Logic Functioning bit
 (42 6)  (696 486)  (696 486)  LC_3 Logic Functioning bit
 (43 6)  (697 486)  (697 486)  LC_3 Logic Functioning bit
 (15 7)  (669 487)  (669 487)  routing T_13_30.bot_op_4 <X> T_13_30.lc_trk_g1_4
 (17 7)  (671 487)  (671 487)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (675 487)  (675 487)  routing T_13_30.sp4_h_r_7 <X> T_13_30.lc_trk_g1_7
 (22 7)  (676 487)  (676 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (682 487)  (682 487)  routing T_13_30.lc_trk_g2_1 <X> T_13_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 487)  (683 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 487)  (684 487)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 487)  (686 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 487)  (687 487)  routing T_13_30.lc_trk_g2_5 <X> T_13_30.input_2_3
 (36 7)  (690 487)  (690 487)  LC_3 Logic Functioning bit
 (37 7)  (691 487)  (691 487)  LC_3 Logic Functioning bit
 (43 7)  (697 487)  (697 487)  LC_3 Logic Functioning bit
 (6 8)  (660 488)  (660 488)  routing T_13_30.sp4_h_r_1 <X> T_13_30.sp4_v_b_6
 (17 8)  (671 488)  (671 488)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 488)  (672 488)  routing T_13_30.wire_logic_cluster/lc_1/out <X> T_13_30.lc_trk_g2_1
 (21 8)  (675 488)  (675 488)  routing T_13_30.rgt_op_3 <X> T_13_30.lc_trk_g2_3
 (22 8)  (676 488)  (676 488)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 488)  (678 488)  routing T_13_30.rgt_op_3 <X> T_13_30.lc_trk_g2_3
 (25 8)  (679 488)  (679 488)  routing T_13_30.rgt_op_2 <X> T_13_30.lc_trk_g2_2
 (26 8)  (680 488)  (680 488)  routing T_13_30.lc_trk_g0_4 <X> T_13_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 488)  (681 488)  routing T_13_30.lc_trk_g3_0 <X> T_13_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 488)  (682 488)  routing T_13_30.lc_trk_g3_0 <X> T_13_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 488)  (683 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 488)  (686 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 488)  (687 488)  routing T_13_30.lc_trk_g2_1 <X> T_13_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 488)  (689 488)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.input_2_4
 (36 8)  (690 488)  (690 488)  LC_4 Logic Functioning bit
 (38 8)  (692 488)  (692 488)  LC_4 Logic Functioning bit
 (41 8)  (695 488)  (695 488)  LC_4 Logic Functioning bit
 (43 8)  (697 488)  (697 488)  LC_4 Logic Functioning bit
 (22 9)  (676 489)  (676 489)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 489)  (678 489)  routing T_13_30.rgt_op_2 <X> T_13_30.lc_trk_g2_2
 (29 9)  (683 489)  (683 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 489)  (686 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (688 489)  (688 489)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.input_2_4
 (35 9)  (689 489)  (689 489)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.input_2_4
 (36 9)  (690 489)  (690 489)  LC_4 Logic Functioning bit
 (41 9)  (695 489)  (695 489)  LC_4 Logic Functioning bit
 (43 9)  (697 489)  (697 489)  LC_4 Logic Functioning bit
 (14 10)  (668 490)  (668 490)  routing T_13_30.rgt_op_4 <X> T_13_30.lc_trk_g2_4
 (15 10)  (669 490)  (669 490)  routing T_13_30.tnl_op_5 <X> T_13_30.lc_trk_g2_5
 (17 10)  (671 490)  (671 490)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (675 490)  (675 490)  routing T_13_30.rgt_op_7 <X> T_13_30.lc_trk_g2_7
 (22 10)  (676 490)  (676 490)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 490)  (678 490)  routing T_13_30.rgt_op_7 <X> T_13_30.lc_trk_g2_7
 (25 10)  (679 490)  (679 490)  routing T_13_30.bnl_op_6 <X> T_13_30.lc_trk_g2_6
 (27 10)  (681 490)  (681 490)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 490)  (683 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 490)  (684 490)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 490)  (685 490)  routing T_13_30.lc_trk_g0_4 <X> T_13_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 490)  (686 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 490)  (690 490)  LC_5 Logic Functioning bit
 (37 10)  (691 490)  (691 490)  LC_5 Logic Functioning bit
 (38 10)  (692 490)  (692 490)  LC_5 Logic Functioning bit
 (39 10)  (693 490)  (693 490)  LC_5 Logic Functioning bit
 (40 10)  (694 490)  (694 490)  LC_5 Logic Functioning bit
 (41 10)  (695 490)  (695 490)  LC_5 Logic Functioning bit
 (42 10)  (696 490)  (696 490)  LC_5 Logic Functioning bit
 (43 10)  (697 490)  (697 490)  LC_5 Logic Functioning bit
 (15 11)  (669 491)  (669 491)  routing T_13_30.rgt_op_4 <X> T_13_30.lc_trk_g2_4
 (17 11)  (671 491)  (671 491)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (672 491)  (672 491)  routing T_13_30.tnl_op_5 <X> T_13_30.lc_trk_g2_5
 (22 11)  (676 491)  (676 491)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 491)  (679 491)  routing T_13_30.bnl_op_6 <X> T_13_30.lc_trk_g2_6
 (28 11)  (682 491)  (682 491)  routing T_13_30.lc_trk_g2_1 <X> T_13_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 491)  (683 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 491)  (684 491)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 491)  (686 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 491)  (687 491)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.input_2_5
 (34 11)  (688 491)  (688 491)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.input_2_5
 (35 11)  (689 491)  (689 491)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.input_2_5
 (36 11)  (690 491)  (690 491)  LC_5 Logic Functioning bit
 (37 11)  (691 491)  (691 491)  LC_5 Logic Functioning bit
 (38 11)  (692 491)  (692 491)  LC_5 Logic Functioning bit
 (39 11)  (693 491)  (693 491)  LC_5 Logic Functioning bit
 (41 11)  (695 491)  (695 491)  LC_5 Logic Functioning bit
 (42 11)  (696 491)  (696 491)  LC_5 Logic Functioning bit
 (43 11)  (697 491)  (697 491)  LC_5 Logic Functioning bit
 (8 12)  (662 492)  (662 492)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_h_r_10
 (9 12)  (663 492)  (663 492)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_h_r_10
 (10 12)  (664 492)  (664 492)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_h_r_10
 (17 12)  (671 492)  (671 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (676 492)  (676 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (680 492)  (680 492)  routing T_13_30.lc_trk_g2_6 <X> T_13_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 492)  (681 492)  routing T_13_30.lc_trk_g1_6 <X> T_13_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 492)  (683 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 492)  (684 492)  routing T_13_30.lc_trk_g1_6 <X> T_13_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 492)  (685 492)  routing T_13_30.lc_trk_g1_4 <X> T_13_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 492)  (686 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 492)  (688 492)  routing T_13_30.lc_trk_g1_4 <X> T_13_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 492)  (690 492)  LC_6 Logic Functioning bit
 (38 12)  (692 492)  (692 492)  LC_6 Logic Functioning bit
 (39 12)  (693 492)  (693 492)  LC_6 Logic Functioning bit
 (40 12)  (694 492)  (694 492)  LC_6 Logic Functioning bit
 (41 12)  (695 492)  (695 492)  LC_6 Logic Functioning bit
 (42 12)  (696 492)  (696 492)  LC_6 Logic Functioning bit
 (43 12)  (697 492)  (697 492)  LC_6 Logic Functioning bit
 (45 12)  (699 492)  (699 492)  LC_6 Logic Functioning bit
 (48 12)  (702 492)  (702 492)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (704 492)  (704 492)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (705 492)  (705 492)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (706 492)  (706 492)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (668 493)  (668 493)  routing T_13_30.tnl_op_0 <X> T_13_30.lc_trk_g3_0
 (15 13)  (669 493)  (669 493)  routing T_13_30.tnl_op_0 <X> T_13_30.lc_trk_g3_0
 (17 13)  (671 493)  (671 493)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (672 493)  (672 493)  routing T_13_30.sp4_r_v_b_41 <X> T_13_30.lc_trk_g3_1
 (22 13)  (676 493)  (676 493)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (677 493)  (677 493)  routing T_13_30.sp12_v_b_18 <X> T_13_30.lc_trk_g3_2
 (25 13)  (679 493)  (679 493)  routing T_13_30.sp12_v_b_18 <X> T_13_30.lc_trk_g3_2
 (26 13)  (680 493)  (680 493)  routing T_13_30.lc_trk_g2_6 <X> T_13_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 493)  (682 493)  routing T_13_30.lc_trk_g2_6 <X> T_13_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 493)  (683 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 493)  (684 493)  routing T_13_30.lc_trk_g1_6 <X> T_13_30.wire_logic_cluster/lc_6/in_1
 (39 13)  (693 493)  (693 493)  LC_6 Logic Functioning bit
 (40 13)  (694 493)  (694 493)  LC_6 Logic Functioning bit
 (42 13)  (696 493)  (696 493)  LC_6 Logic Functioning bit
 (46 13)  (700 493)  (700 493)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (702 493)  (702 493)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (707 493)  (707 493)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (9 14)  (663 494)  (663 494)  routing T_13_30.sp4_h_r_7 <X> T_13_30.sp4_h_l_47
 (10 14)  (664 494)  (664 494)  routing T_13_30.sp4_h_r_7 <X> T_13_30.sp4_h_l_47
 (12 14)  (666 494)  (666 494)  routing T_13_30.sp4_h_r_8 <X> T_13_30.sp4_h_l_46
 (15 14)  (669 494)  (669 494)  routing T_13_30.rgt_op_5 <X> T_13_30.lc_trk_g3_5
 (17 14)  (671 494)  (671 494)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 494)  (672 494)  routing T_13_30.rgt_op_5 <X> T_13_30.lc_trk_g3_5
 (25 14)  (679 494)  (679 494)  routing T_13_30.rgt_op_6 <X> T_13_30.lc_trk_g3_6
 (29 14)  (683 494)  (683 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 494)  (684 494)  routing T_13_30.lc_trk_g0_6 <X> T_13_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 494)  (686 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 494)  (690 494)  LC_7 Logic Functioning bit
 (38 14)  (692 494)  (692 494)  LC_7 Logic Functioning bit
 (51 14)  (705 494)  (705 494)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (658 495)  (658 495)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_h_l_44
 (13 15)  (667 495)  (667 495)  routing T_13_30.sp4_h_r_8 <X> T_13_30.sp4_h_l_46
 (22 15)  (676 495)  (676 495)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 495)  (678 495)  routing T_13_30.rgt_op_6 <X> T_13_30.lc_trk_g3_6
 (30 15)  (684 495)  (684 495)  routing T_13_30.lc_trk_g0_6 <X> T_13_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 495)  (685 495)  routing T_13_30.lc_trk_g0_2 <X> T_13_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 495)  (690 495)  LC_7 Logic Functioning bit
 (38 15)  (692 495)  (692 495)  LC_7 Logic Functioning bit
 (47 15)  (701 495)  (701 495)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (705 495)  (705 495)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_30

 (14 0)  (722 480)  (722 480)  routing T_14_30.sp4_v_b_0 <X> T_14_30.lc_trk_g0_0
 (21 0)  (729 480)  (729 480)  routing T_14_30.sp4_v_b_11 <X> T_14_30.lc_trk_g0_3
 (22 0)  (730 480)  (730 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 480)  (731 480)  routing T_14_30.sp4_v_b_11 <X> T_14_30.lc_trk_g0_3
 (28 0)  (736 480)  (736 480)  routing T_14_30.lc_trk_g2_1 <X> T_14_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 480)  (737 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (744 480)  (744 480)  LC_0 Logic Functioning bit
 (39 0)  (747 480)  (747 480)  LC_0 Logic Functioning bit
 (41 0)  (749 480)  (749 480)  LC_0 Logic Functioning bit
 (42 0)  (750 480)  (750 480)  LC_0 Logic Functioning bit
 (44 0)  (752 480)  (752 480)  LC_0 Logic Functioning bit
 (46 0)  (754 480)  (754 480)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (16 1)  (724 481)  (724 481)  routing T_14_30.sp4_v_b_0 <X> T_14_30.lc_trk_g0_0
 (17 1)  (725 481)  (725 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (729 481)  (729 481)  routing T_14_30.sp4_v_b_11 <X> T_14_30.lc_trk_g0_3
 (32 1)  (740 481)  (740 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 481)  (741 481)  routing T_14_30.lc_trk_g3_3 <X> T_14_30.input_2_0
 (34 1)  (742 481)  (742 481)  routing T_14_30.lc_trk_g3_3 <X> T_14_30.input_2_0
 (35 1)  (743 481)  (743 481)  routing T_14_30.lc_trk_g3_3 <X> T_14_30.input_2_0
 (36 1)  (744 481)  (744 481)  LC_0 Logic Functioning bit
 (39 1)  (747 481)  (747 481)  LC_0 Logic Functioning bit
 (41 1)  (749 481)  (749 481)  LC_0 Logic Functioning bit
 (42 1)  (750 481)  (750 481)  LC_0 Logic Functioning bit
 (29 2)  (737 482)  (737 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 482)  (740 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 482)  (744 482)  LC_1 Logic Functioning bit
 (39 2)  (747 482)  (747 482)  LC_1 Logic Functioning bit
 (41 2)  (749 482)  (749 482)  LC_1 Logic Functioning bit
 (42 2)  (750 482)  (750 482)  LC_1 Logic Functioning bit
 (44 2)  (752 482)  (752 482)  LC_1 Logic Functioning bit
 (36 3)  (744 483)  (744 483)  LC_1 Logic Functioning bit
 (39 3)  (747 483)  (747 483)  LC_1 Logic Functioning bit
 (41 3)  (749 483)  (749 483)  LC_1 Logic Functioning bit
 (42 3)  (750 483)  (750 483)  LC_1 Logic Functioning bit
 (52 3)  (760 483)  (760 483)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (11 4)  (719 484)  (719 484)  routing T_14_30.sp4_h_l_46 <X> T_14_30.sp4_v_b_5
 (13 4)  (721 484)  (721 484)  routing T_14_30.sp4_h_l_46 <X> T_14_30.sp4_v_b_5
 (27 4)  (735 484)  (735 484)  routing T_14_30.lc_trk_g3_0 <X> T_14_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 484)  (736 484)  routing T_14_30.lc_trk_g3_0 <X> T_14_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 484)  (737 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 484)  (740 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 484)  (744 484)  LC_2 Logic Functioning bit
 (39 4)  (747 484)  (747 484)  LC_2 Logic Functioning bit
 (41 4)  (749 484)  (749 484)  LC_2 Logic Functioning bit
 (42 4)  (750 484)  (750 484)  LC_2 Logic Functioning bit
 (44 4)  (752 484)  (752 484)  LC_2 Logic Functioning bit
 (12 5)  (720 485)  (720 485)  routing T_14_30.sp4_h_l_46 <X> T_14_30.sp4_v_b_5
 (36 5)  (744 485)  (744 485)  LC_2 Logic Functioning bit
 (39 5)  (747 485)  (747 485)  LC_2 Logic Functioning bit
 (41 5)  (749 485)  (749 485)  LC_2 Logic Functioning bit
 (42 5)  (750 485)  (750 485)  LC_2 Logic Functioning bit
 (51 5)  (759 485)  (759 485)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 486)  (722 486)  routing T_14_30.sp4_v_b_4 <X> T_14_30.lc_trk_g1_4
 (22 6)  (730 486)  (730 486)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 486)  (732 486)  routing T_14_30.bot_op_7 <X> T_14_30.lc_trk_g1_7
 (28 6)  (736 486)  (736 486)  routing T_14_30.lc_trk_g2_2 <X> T_14_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 486)  (737 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 486)  (740 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 486)  (744 486)  LC_3 Logic Functioning bit
 (39 6)  (747 486)  (747 486)  LC_3 Logic Functioning bit
 (41 6)  (749 486)  (749 486)  LC_3 Logic Functioning bit
 (42 6)  (750 486)  (750 486)  LC_3 Logic Functioning bit
 (44 6)  (752 486)  (752 486)  LC_3 Logic Functioning bit
 (48 6)  (756 486)  (756 486)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (16 7)  (724 487)  (724 487)  routing T_14_30.sp4_v_b_4 <X> T_14_30.lc_trk_g1_4
 (17 7)  (725 487)  (725 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (30 7)  (738 487)  (738 487)  routing T_14_30.lc_trk_g2_2 <X> T_14_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 487)  (744 487)  LC_3 Logic Functioning bit
 (39 7)  (747 487)  (747 487)  LC_3 Logic Functioning bit
 (41 7)  (749 487)  (749 487)  LC_3 Logic Functioning bit
 (42 7)  (750 487)  (750 487)  LC_3 Logic Functioning bit
 (15 8)  (723 488)  (723 488)  routing T_14_30.rgt_op_1 <X> T_14_30.lc_trk_g2_1
 (17 8)  (725 488)  (725 488)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 488)  (726 488)  routing T_14_30.rgt_op_1 <X> T_14_30.lc_trk_g2_1
 (29 8)  (737 488)  (737 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 488)  (740 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 488)  (744 488)  LC_4 Logic Functioning bit
 (39 8)  (747 488)  (747 488)  LC_4 Logic Functioning bit
 (41 8)  (749 488)  (749 488)  LC_4 Logic Functioning bit
 (42 8)  (750 488)  (750 488)  LC_4 Logic Functioning bit
 (44 8)  (752 488)  (752 488)  LC_4 Logic Functioning bit
 (22 9)  (730 489)  (730 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (738 489)  (738 489)  routing T_14_30.lc_trk_g0_3 <X> T_14_30.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 489)  (744 489)  LC_4 Logic Functioning bit
 (39 9)  (747 489)  (747 489)  LC_4 Logic Functioning bit
 (41 9)  (749 489)  (749 489)  LC_4 Logic Functioning bit
 (42 9)  (750 489)  (750 489)  LC_4 Logic Functioning bit
 (48 9)  (756 489)  (756 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (9 10)  (717 490)  (717 490)  routing T_14_30.sp4_v_b_7 <X> T_14_30.sp4_h_l_42
 (27 10)  (735 490)  (735 490)  routing T_14_30.lc_trk_g1_7 <X> T_14_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 490)  (737 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 490)  (738 490)  routing T_14_30.lc_trk_g1_7 <X> T_14_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 490)  (740 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 490)  (744 490)  LC_5 Logic Functioning bit
 (39 10)  (747 490)  (747 490)  LC_5 Logic Functioning bit
 (41 10)  (749 490)  (749 490)  LC_5 Logic Functioning bit
 (42 10)  (750 490)  (750 490)  LC_5 Logic Functioning bit
 (44 10)  (752 490)  (752 490)  LC_5 Logic Functioning bit
 (9 11)  (717 491)  (717 491)  routing T_14_30.sp4_v_b_11 <X> T_14_30.sp4_v_t_42
 (10 11)  (718 491)  (718 491)  routing T_14_30.sp4_v_b_11 <X> T_14_30.sp4_v_t_42
 (30 11)  (738 491)  (738 491)  routing T_14_30.lc_trk_g1_7 <X> T_14_30.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 491)  (744 491)  LC_5 Logic Functioning bit
 (39 11)  (747 491)  (747 491)  LC_5 Logic Functioning bit
 (41 11)  (749 491)  (749 491)  LC_5 Logic Functioning bit
 (42 11)  (750 491)  (750 491)  LC_5 Logic Functioning bit
 (4 12)  (712 492)  (712 492)  routing T_14_30.sp4_h_l_44 <X> T_14_30.sp4_v_b_9
 (21 12)  (729 492)  (729 492)  routing T_14_30.sp4_h_r_35 <X> T_14_30.lc_trk_g3_3
 (22 12)  (730 492)  (730 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 492)  (731 492)  routing T_14_30.sp4_h_r_35 <X> T_14_30.lc_trk_g3_3
 (24 12)  (732 492)  (732 492)  routing T_14_30.sp4_h_r_35 <X> T_14_30.lc_trk_g3_3
 (27 12)  (735 492)  (735 492)  routing T_14_30.lc_trk_g1_4 <X> T_14_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 492)  (737 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 492)  (738 492)  routing T_14_30.lc_trk_g1_4 <X> T_14_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 492)  (740 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 492)  (744 492)  LC_6 Logic Functioning bit
 (39 12)  (747 492)  (747 492)  LC_6 Logic Functioning bit
 (41 12)  (749 492)  (749 492)  LC_6 Logic Functioning bit
 (42 12)  (750 492)  (750 492)  LC_6 Logic Functioning bit
 (44 12)  (752 492)  (752 492)  LC_6 Logic Functioning bit
 (5 13)  (713 493)  (713 493)  routing T_14_30.sp4_h_l_44 <X> T_14_30.sp4_v_b_9
 (15 13)  (723 493)  (723 493)  routing T_14_30.sp4_v_t_29 <X> T_14_30.lc_trk_g3_0
 (16 13)  (724 493)  (724 493)  routing T_14_30.sp4_v_t_29 <X> T_14_30.lc_trk_g3_0
 (17 13)  (725 493)  (725 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (36 13)  (744 493)  (744 493)  LC_6 Logic Functioning bit
 (39 13)  (747 493)  (747 493)  LC_6 Logic Functioning bit
 (41 13)  (749 493)  (749 493)  LC_6 Logic Functioning bit
 (42 13)  (750 493)  (750 493)  LC_6 Logic Functioning bit
 (46 13)  (754 493)  (754 493)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (17 14)  (725 494)  (725 494)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 494)  (726 494)  routing T_14_30.bnl_op_5 <X> T_14_30.lc_trk_g3_5
 (27 14)  (735 494)  (735 494)  routing T_14_30.lc_trk_g3_5 <X> T_14_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 494)  (736 494)  routing T_14_30.lc_trk_g3_5 <X> T_14_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 494)  (737 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 494)  (738 494)  routing T_14_30.lc_trk_g3_5 <X> T_14_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 494)  (740 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 494)  (744 494)  LC_7 Logic Functioning bit
 (39 14)  (747 494)  (747 494)  LC_7 Logic Functioning bit
 (41 14)  (749 494)  (749 494)  LC_7 Logic Functioning bit
 (42 14)  (750 494)  (750 494)  LC_7 Logic Functioning bit
 (18 15)  (726 495)  (726 495)  routing T_14_30.bnl_op_5 <X> T_14_30.lc_trk_g3_5
 (36 15)  (744 495)  (744 495)  LC_7 Logic Functioning bit
 (39 15)  (747 495)  (747 495)  LC_7 Logic Functioning bit
 (41 15)  (749 495)  (749 495)  LC_7 Logic Functioning bit
 (42 15)  (750 495)  (750 495)  LC_7 Logic Functioning bit


LogicTile_15_30

 (14 0)  (776 480)  (776 480)  routing T_15_30.bnr_op_0 <X> T_15_30.lc_trk_g0_0
 (15 0)  (777 480)  (777 480)  routing T_15_30.bot_op_1 <X> T_15_30.lc_trk_g0_1
 (17 0)  (779 480)  (779 480)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (790 480)  (790 480)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 480)  (791 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 480)  (792 480)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 480)  (793 480)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 480)  (794 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 480)  (795 480)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 480)  (796 480)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 480)  (799 480)  LC_0 Logic Functioning bit
 (42 0)  (804 480)  (804 480)  LC_0 Logic Functioning bit
 (45 0)  (807 480)  (807 480)  LC_0 Logic Functioning bit
 (9 1)  (771 481)  (771 481)  routing T_15_30.sp4_v_t_36 <X> T_15_30.sp4_v_b_1
 (14 1)  (776 481)  (776 481)  routing T_15_30.bnr_op_0 <X> T_15_30.lc_trk_g0_0
 (17 1)  (779 481)  (779 481)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (784 481)  (784 481)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 481)  (786 481)  routing T_15_30.bot_op_2 <X> T_15_30.lc_trk_g0_2
 (26 1)  (788 481)  (788 481)  routing T_15_30.lc_trk_g0_2 <X> T_15_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 481)  (791 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 481)  (792 481)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 481)  (793 481)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 481)  (794 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 481)  (795 481)  routing T_15_30.lc_trk_g2_0 <X> T_15_30.input_2_0
 (39 1)  (801 481)  (801 481)  LC_0 Logic Functioning bit
 (42 1)  (804 481)  (804 481)  LC_0 Logic Functioning bit
 (47 1)  (809 481)  (809 481)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (813 481)  (813 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 482)  (762 482)  routing T_15_30.glb_netwk_3 <X> T_15_30.wire_logic_cluster/lc_7/clk
 (2 2)  (764 482)  (764 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 482)  (789 482)  routing T_15_30.lc_trk_g1_7 <X> T_15_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 482)  (791 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 482)  (792 482)  routing T_15_30.lc_trk_g1_7 <X> T_15_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 482)  (793 482)  routing T_15_30.lc_trk_g0_6 <X> T_15_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 482)  (794 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (803 482)  (803 482)  LC_1 Logic Functioning bit
 (43 2)  (805 482)  (805 482)  LC_1 Logic Functioning bit
 (0 3)  (762 483)  (762 483)  routing T_15_30.glb_netwk_3 <X> T_15_30.wire_logic_cluster/lc_7/clk
 (5 3)  (767 483)  (767 483)  routing T_15_30.sp4_h_l_37 <X> T_15_30.sp4_v_t_37
 (10 3)  (772 483)  (772 483)  routing T_15_30.sp4_h_l_45 <X> T_15_30.sp4_v_t_36
 (22 3)  (784 483)  (784 483)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 483)  (786 483)  routing T_15_30.top_op_6 <X> T_15_30.lc_trk_g0_6
 (25 3)  (787 483)  (787 483)  routing T_15_30.top_op_6 <X> T_15_30.lc_trk_g0_6
 (30 3)  (792 483)  (792 483)  routing T_15_30.lc_trk_g1_7 <X> T_15_30.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 483)  (793 483)  routing T_15_30.lc_trk_g0_6 <X> T_15_30.wire_logic_cluster/lc_1/in_3
 (41 3)  (803 483)  (803 483)  LC_1 Logic Functioning bit
 (43 3)  (805 483)  (805 483)  LC_1 Logic Functioning bit
 (11 6)  (773 486)  (773 486)  routing T_15_30.sp4_v_b_2 <X> T_15_30.sp4_v_t_40
 (21 6)  (783 486)  (783 486)  routing T_15_30.wire_logic_cluster/lc_7/out <X> T_15_30.lc_trk_g1_7
 (22 6)  (784 486)  (784 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (12 7)  (774 487)  (774 487)  routing T_15_30.sp4_v_b_2 <X> T_15_30.sp4_v_t_40
 (14 8)  (776 488)  (776 488)  routing T_15_30.wire_logic_cluster/lc_0/out <X> T_15_30.lc_trk_g2_0
 (28 8)  (790 488)  (790 488)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 488)  (791 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 488)  (792 488)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 488)  (793 488)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 488)  (794 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 488)  (795 488)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 488)  (796 488)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 488)  (799 488)  LC_4 Logic Functioning bit
 (39 8)  (801 488)  (801 488)  LC_4 Logic Functioning bit
 (40 8)  (802 488)  (802 488)  LC_4 Logic Functioning bit
 (17 9)  (779 489)  (779 489)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (788 489)  (788 489)  routing T_15_30.lc_trk_g0_2 <X> T_15_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 489)  (791 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 489)  (792 489)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 489)  (793 489)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 489)  (794 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (795 489)  (795 489)  routing T_15_30.lc_trk_g2_0 <X> T_15_30.input_2_4
 (37 9)  (799 489)  (799 489)  LC_4 Logic Functioning bit
 (39 9)  (801 489)  (801 489)  LC_4 Logic Functioning bit
 (48 9)  (810 489)  (810 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (766 490)  (766 490)  routing T_15_30.sp4_v_b_10 <X> T_15_30.sp4_v_t_43
 (6 10)  (768 490)  (768 490)  routing T_15_30.sp4_v_b_10 <X> T_15_30.sp4_v_t_43
 (21 10)  (783 490)  (783 490)  routing T_15_30.sp4_h_r_39 <X> T_15_30.lc_trk_g2_7
 (22 10)  (784 490)  (784 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 490)  (785 490)  routing T_15_30.sp4_h_r_39 <X> T_15_30.lc_trk_g2_7
 (24 10)  (786 490)  (786 490)  routing T_15_30.sp4_h_r_39 <X> T_15_30.lc_trk_g2_7
 (29 10)  (791 490)  (791 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (38 10)  (800 490)  (800 490)  LC_5 Logic Functioning bit
 (41 10)  (803 490)  (803 490)  LC_5 Logic Functioning bit
 (45 10)  (807 490)  (807 490)  LC_5 Logic Functioning bit
 (50 10)  (812 490)  (812 490)  Cascade bit: LH_LC05_inmux02_5

 (38 11)  (800 491)  (800 491)  LC_5 Logic Functioning bit
 (41 11)  (803 491)  (803 491)  LC_5 Logic Functioning bit
 (51 11)  (813 491)  (813 491)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (783 492)  (783 492)  routing T_15_30.sp4_v_t_22 <X> T_15_30.lc_trk_g3_3
 (22 12)  (784 492)  (784 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 492)  (785 492)  routing T_15_30.sp4_v_t_22 <X> T_15_30.lc_trk_g3_3
 (29 12)  (791 492)  (791 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 492)  (793 492)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 492)  (794 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 492)  (795 492)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 492)  (803 492)  LC_6 Logic Functioning bit
 (43 12)  (805 492)  (805 492)  LC_6 Logic Functioning bit
 (21 13)  (783 493)  (783 493)  routing T_15_30.sp4_v_t_22 <X> T_15_30.lc_trk_g3_3
 (26 13)  (788 493)  (788 493)  routing T_15_30.lc_trk_g3_3 <X> T_15_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 493)  (789 493)  routing T_15_30.lc_trk_g3_3 <X> T_15_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 493)  (790 493)  routing T_15_30.lc_trk_g3_3 <X> T_15_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 493)  (791 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 493)  (793 493)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 493)  (794 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (795 493)  (795 493)  routing T_15_30.lc_trk_g2_0 <X> T_15_30.input_2_6
 (40 13)  (802 493)  (802 493)  LC_6 Logic Functioning bit
 (43 13)  (805 493)  (805 493)  LC_6 Logic Functioning bit
 (5 14)  (767 494)  (767 494)  routing T_15_30.sp4_v_b_9 <X> T_15_30.sp4_h_l_44
 (31 14)  (793 494)  (793 494)  routing T_15_30.lc_trk_g0_6 <X> T_15_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 494)  (794 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 494)  (798 494)  LC_7 Logic Functioning bit
 (37 14)  (799 494)  (799 494)  LC_7 Logic Functioning bit
 (38 14)  (800 494)  (800 494)  LC_7 Logic Functioning bit
 (39 14)  (801 494)  (801 494)  LC_7 Logic Functioning bit
 (45 14)  (807 494)  (807 494)  LC_7 Logic Functioning bit
 (3 15)  (765 495)  (765 495)  routing T_15_30.sp12_h_l_22 <X> T_15_30.sp12_v_t_22
 (22 15)  (784 495)  (784 495)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (785 495)  (785 495)  routing T_15_30.sp12_v_b_14 <X> T_15_30.lc_trk_g3_6
 (31 15)  (793 495)  (793 495)  routing T_15_30.lc_trk_g0_6 <X> T_15_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 495)  (798 495)  LC_7 Logic Functioning bit
 (37 15)  (799 495)  (799 495)  LC_7 Logic Functioning bit
 (38 15)  (800 495)  (800 495)  LC_7 Logic Functioning bit
 (39 15)  (801 495)  (801 495)  LC_7 Logic Functioning bit


LogicTile_16_30

 (13 0)  (829 480)  (829 480)  routing T_16_30.sp4_h_l_39 <X> T_16_30.sp4_v_b_2
 (14 0)  (830 480)  (830 480)  routing T_16_30.wire_logic_cluster/lc_0/out <X> T_16_30.lc_trk_g0_0
 (27 0)  (843 480)  (843 480)  routing T_16_30.lc_trk_g3_4 <X> T_16_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 480)  (844 480)  routing T_16_30.lc_trk_g3_4 <X> T_16_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 480)  (845 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 480)  (846 480)  routing T_16_30.lc_trk_g3_4 <X> T_16_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 480)  (848 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 480)  (849 480)  routing T_16_30.lc_trk_g2_1 <X> T_16_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 480)  (852 480)  LC_0 Logic Functioning bit
 (37 0)  (853 480)  (853 480)  LC_0 Logic Functioning bit
 (38 0)  (854 480)  (854 480)  LC_0 Logic Functioning bit
 (39 0)  (855 480)  (855 480)  LC_0 Logic Functioning bit
 (41 0)  (857 480)  (857 480)  LC_0 Logic Functioning bit
 (43 0)  (859 480)  (859 480)  LC_0 Logic Functioning bit
 (12 1)  (828 481)  (828 481)  routing T_16_30.sp4_h_l_39 <X> T_16_30.sp4_v_b_2
 (17 1)  (833 481)  (833 481)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (842 481)  (842 481)  routing T_16_30.lc_trk_g1_3 <X> T_16_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 481)  (843 481)  routing T_16_30.lc_trk_g1_3 <X> T_16_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 481)  (845 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 481)  (852 481)  LC_0 Logic Functioning bit
 (38 1)  (854 481)  (854 481)  LC_0 Logic Functioning bit
 (0 2)  (816 482)  (816 482)  routing T_16_30.glb_netwk_3 <X> T_16_30.wire_logic_cluster/lc_7/clk
 (2 2)  (818 482)  (818 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (832 482)  (832 482)  routing T_16_30.sp4_v_b_13 <X> T_16_30.lc_trk_g0_5
 (17 2)  (833 482)  (833 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 482)  (834 482)  routing T_16_30.sp4_v_b_13 <X> T_16_30.lc_trk_g0_5
 (22 2)  (838 482)  (838 482)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 482)  (840 482)  routing T_16_30.top_op_7 <X> T_16_30.lc_trk_g0_7
 (32 2)  (848 482)  (848 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 482)  (849 482)  routing T_16_30.lc_trk_g3_3 <X> T_16_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 482)  (850 482)  routing T_16_30.lc_trk_g3_3 <X> T_16_30.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 482)  (851 482)  routing T_16_30.lc_trk_g0_7 <X> T_16_30.input_2_1
 (38 2)  (854 482)  (854 482)  LC_1 Logic Functioning bit
 (41 2)  (857 482)  (857 482)  LC_1 Logic Functioning bit
 (42 2)  (858 482)  (858 482)  LC_1 Logic Functioning bit
 (43 2)  (859 482)  (859 482)  LC_1 Logic Functioning bit
 (45 2)  (861 482)  (861 482)  LC_1 Logic Functioning bit
 (0 3)  (816 483)  (816 483)  routing T_16_30.glb_netwk_3 <X> T_16_30.wire_logic_cluster/lc_7/clk
 (8 3)  (824 483)  (824 483)  routing T_16_30.sp4_h_l_36 <X> T_16_30.sp4_v_t_36
 (18 3)  (834 483)  (834 483)  routing T_16_30.sp4_v_b_13 <X> T_16_30.lc_trk_g0_5
 (21 3)  (837 483)  (837 483)  routing T_16_30.top_op_7 <X> T_16_30.lc_trk_g0_7
 (28 3)  (844 483)  (844 483)  routing T_16_30.lc_trk_g2_1 <X> T_16_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 483)  (845 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 483)  (847 483)  routing T_16_30.lc_trk_g3_3 <X> T_16_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 483)  (848 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 483)  (851 483)  routing T_16_30.lc_trk_g0_7 <X> T_16_30.input_2_1
 (39 3)  (855 483)  (855 483)  LC_1 Logic Functioning bit
 (40 3)  (856 483)  (856 483)  LC_1 Logic Functioning bit
 (42 3)  (858 483)  (858 483)  LC_1 Logic Functioning bit
 (43 3)  (859 483)  (859 483)  LC_1 Logic Functioning bit
 (21 4)  (837 484)  (837 484)  routing T_16_30.sp4_h_r_11 <X> T_16_30.lc_trk_g1_3
 (22 4)  (838 484)  (838 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 484)  (839 484)  routing T_16_30.sp4_h_r_11 <X> T_16_30.lc_trk_g1_3
 (24 4)  (840 484)  (840 484)  routing T_16_30.sp4_h_r_11 <X> T_16_30.lc_trk_g1_3
 (22 6)  (838 486)  (838 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 486)  (839 486)  routing T_16_30.sp4_v_b_23 <X> T_16_30.lc_trk_g1_7
 (24 6)  (840 486)  (840 486)  routing T_16_30.sp4_v_b_23 <X> T_16_30.lc_trk_g1_7
 (28 6)  (844 486)  (844 486)  routing T_16_30.lc_trk_g2_0 <X> T_16_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 486)  (845 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 486)  (848 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 486)  (850 486)  routing T_16_30.lc_trk_g1_3 <X> T_16_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 486)  (852 486)  LC_3 Logic Functioning bit
 (38 6)  (854 486)  (854 486)  LC_3 Logic Functioning bit
 (10 7)  (826 487)  (826 487)  routing T_16_30.sp4_h_l_46 <X> T_16_30.sp4_v_t_41
 (31 7)  (847 487)  (847 487)  routing T_16_30.lc_trk_g1_3 <X> T_16_30.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 487)  (852 487)  LC_3 Logic Functioning bit
 (38 7)  (854 487)  (854 487)  LC_3 Logic Functioning bit
 (11 8)  (827 488)  (827 488)  routing T_16_30.sp4_h_l_39 <X> T_16_30.sp4_v_b_8
 (13 8)  (829 488)  (829 488)  routing T_16_30.sp4_h_l_39 <X> T_16_30.sp4_v_b_8
 (14 8)  (830 488)  (830 488)  routing T_16_30.sp4_v_t_21 <X> T_16_30.lc_trk_g2_0
 (17 8)  (833 488)  (833 488)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 488)  (834 488)  routing T_16_30.wire_logic_cluster/lc_1/out <X> T_16_30.lc_trk_g2_1
 (26 8)  (842 488)  (842 488)  routing T_16_30.lc_trk_g1_7 <X> T_16_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 488)  (845 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 488)  (846 488)  routing T_16_30.lc_trk_g0_5 <X> T_16_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 488)  (847 488)  routing T_16_30.lc_trk_g3_6 <X> T_16_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 488)  (848 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 488)  (849 488)  routing T_16_30.lc_trk_g3_6 <X> T_16_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 488)  (850 488)  routing T_16_30.lc_trk_g3_6 <X> T_16_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 488)  (852 488)  LC_4 Logic Functioning bit
 (37 8)  (853 488)  (853 488)  LC_4 Logic Functioning bit
 (38 8)  (854 488)  (854 488)  LC_4 Logic Functioning bit
 (39 8)  (855 488)  (855 488)  LC_4 Logic Functioning bit
 (43 8)  (859 488)  (859 488)  LC_4 Logic Functioning bit
 (50 8)  (866 488)  (866 488)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (828 489)  (828 489)  routing T_16_30.sp4_h_l_39 <X> T_16_30.sp4_v_b_8
 (14 9)  (830 489)  (830 489)  routing T_16_30.sp4_v_t_21 <X> T_16_30.lc_trk_g2_0
 (16 9)  (832 489)  (832 489)  routing T_16_30.sp4_v_t_21 <X> T_16_30.lc_trk_g2_0
 (17 9)  (833 489)  (833 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (838 489)  (838 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (842 489)  (842 489)  routing T_16_30.lc_trk_g1_7 <X> T_16_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 489)  (843 489)  routing T_16_30.lc_trk_g1_7 <X> T_16_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 489)  (845 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 489)  (847 489)  routing T_16_30.lc_trk_g3_6 <X> T_16_30.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 489)  (853 489)  LC_4 Logic Functioning bit
 (39 9)  (855 489)  (855 489)  LC_4 Logic Functioning bit
 (43 9)  (859 489)  (859 489)  LC_4 Logic Functioning bit
 (17 10)  (833 490)  (833 490)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 490)  (834 490)  routing T_16_30.bnl_op_5 <X> T_16_30.lc_trk_g2_5
 (26 10)  (842 490)  (842 490)  routing T_16_30.lc_trk_g0_5 <X> T_16_30.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 490)  (845 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 490)  (847 490)  routing T_16_30.lc_trk_g3_5 <X> T_16_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 490)  (848 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 490)  (849 490)  routing T_16_30.lc_trk_g3_5 <X> T_16_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 490)  (850 490)  routing T_16_30.lc_trk_g3_5 <X> T_16_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 490)  (852 490)  LC_5 Logic Functioning bit
 (39 10)  (855 490)  (855 490)  LC_5 Logic Functioning bit
 (43 10)  (859 490)  (859 490)  LC_5 Logic Functioning bit
 (50 10)  (866 490)  (866 490)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (834 491)  (834 491)  routing T_16_30.bnl_op_5 <X> T_16_30.lc_trk_g2_5
 (29 11)  (845 491)  (845 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 491)  (852 491)  LC_5 Logic Functioning bit
 (37 11)  (853 491)  (853 491)  LC_5 Logic Functioning bit
 (38 11)  (854 491)  (854 491)  LC_5 Logic Functioning bit
 (42 11)  (858 491)  (858 491)  LC_5 Logic Functioning bit
 (43 11)  (859 491)  (859 491)  LC_5 Logic Functioning bit
 (13 12)  (829 492)  (829 492)  routing T_16_30.sp4_h_l_46 <X> T_16_30.sp4_v_b_11
 (22 12)  (838 492)  (838 492)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 492)  (839 492)  routing T_16_30.sp12_v_b_19 <X> T_16_30.lc_trk_g3_3
 (28 12)  (844 492)  (844 492)  routing T_16_30.lc_trk_g2_5 <X> T_16_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 492)  (845 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 492)  (846 492)  routing T_16_30.lc_trk_g2_5 <X> T_16_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 492)  (847 492)  routing T_16_30.lc_trk_g0_5 <X> T_16_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 492)  (848 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (853 492)  (853 492)  LC_6 Logic Functioning bit
 (41 12)  (857 492)  (857 492)  LC_6 Logic Functioning bit
 (42 12)  (858 492)  (858 492)  LC_6 Logic Functioning bit
 (43 12)  (859 492)  (859 492)  LC_6 Logic Functioning bit
 (50 12)  (866 492)  (866 492)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (820 493)  (820 493)  routing T_16_30.sp4_h_l_36 <X> T_16_30.sp4_h_r_9
 (6 13)  (822 493)  (822 493)  routing T_16_30.sp4_h_l_36 <X> T_16_30.sp4_h_r_9
 (11 13)  (827 493)  (827 493)  routing T_16_30.sp4_h_l_46 <X> T_16_30.sp4_h_r_11
 (12 13)  (828 493)  (828 493)  routing T_16_30.sp4_h_l_46 <X> T_16_30.sp4_v_b_11
 (21 13)  (837 493)  (837 493)  routing T_16_30.sp12_v_b_19 <X> T_16_30.lc_trk_g3_3
 (26 13)  (842 493)  (842 493)  routing T_16_30.lc_trk_g2_2 <X> T_16_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 493)  (844 493)  routing T_16_30.lc_trk_g2_2 <X> T_16_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 493)  (845 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 493)  (852 493)  LC_6 Logic Functioning bit
 (43 13)  (859 493)  (859 493)  LC_6 Logic Functioning bit
 (48 13)  (864 493)  (864 493)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (8 14)  (824 494)  (824 494)  routing T_16_30.sp4_v_t_47 <X> T_16_30.sp4_h_l_47
 (9 14)  (825 494)  (825 494)  routing T_16_30.sp4_v_t_47 <X> T_16_30.sp4_h_l_47
 (16 14)  (832 494)  (832 494)  routing T_16_30.sp12_v_t_10 <X> T_16_30.lc_trk_g3_5
 (17 14)  (833 494)  (833 494)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (841 494)  (841 494)  routing T_16_30.sp4_h_r_38 <X> T_16_30.lc_trk_g3_6
 (14 15)  (830 495)  (830 495)  routing T_16_30.tnl_op_4 <X> T_16_30.lc_trk_g3_4
 (15 15)  (831 495)  (831 495)  routing T_16_30.tnl_op_4 <X> T_16_30.lc_trk_g3_4
 (17 15)  (833 495)  (833 495)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (838 495)  (838 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 495)  (839 495)  routing T_16_30.sp4_h_r_38 <X> T_16_30.lc_trk_g3_6
 (24 15)  (840 495)  (840 495)  routing T_16_30.sp4_h_r_38 <X> T_16_30.lc_trk_g3_6


LogicTile_17_30

 (0 2)  (874 482)  (874 482)  routing T_17_30.glb_netwk_3 <X> T_17_30.wire_logic_cluster/lc_7/clk
 (2 2)  (876 482)  (876 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 482)  (888 482)  routing T_17_30.sp4_h_l_9 <X> T_17_30.lc_trk_g0_4
 (26 2)  (900 482)  (900 482)  routing T_17_30.lc_trk_g2_7 <X> T_17_30.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 482)  (903 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 482)  (904 482)  routing T_17_30.lc_trk_g0_4 <X> T_17_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 482)  (905 482)  routing T_17_30.lc_trk_g3_5 <X> T_17_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 482)  (906 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 482)  (907 482)  routing T_17_30.lc_trk_g3_5 <X> T_17_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 482)  (908 482)  routing T_17_30.lc_trk_g3_5 <X> T_17_30.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 482)  (909 482)  routing T_17_30.lc_trk_g2_5 <X> T_17_30.input_2_1
 (36 2)  (910 482)  (910 482)  LC_1 Logic Functioning bit
 (41 2)  (915 482)  (915 482)  LC_1 Logic Functioning bit
 (43 2)  (917 482)  (917 482)  LC_1 Logic Functioning bit
 (45 2)  (919 482)  (919 482)  LC_1 Logic Functioning bit
 (0 3)  (874 483)  (874 483)  routing T_17_30.glb_netwk_3 <X> T_17_30.wire_logic_cluster/lc_7/clk
 (14 3)  (888 483)  (888 483)  routing T_17_30.sp4_h_l_9 <X> T_17_30.lc_trk_g0_4
 (15 3)  (889 483)  (889 483)  routing T_17_30.sp4_h_l_9 <X> T_17_30.lc_trk_g0_4
 (16 3)  (890 483)  (890 483)  routing T_17_30.sp4_h_l_9 <X> T_17_30.lc_trk_g0_4
 (17 3)  (891 483)  (891 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (900 483)  (900 483)  routing T_17_30.lc_trk_g2_7 <X> T_17_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 483)  (902 483)  routing T_17_30.lc_trk_g2_7 <X> T_17_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 483)  (903 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 483)  (906 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (907 483)  (907 483)  routing T_17_30.lc_trk_g2_5 <X> T_17_30.input_2_1
 (36 3)  (910 483)  (910 483)  LC_1 Logic Functioning bit
 (40 3)  (914 483)  (914 483)  LC_1 Logic Functioning bit
 (42 3)  (916 483)  (916 483)  LC_1 Logic Functioning bit
 (51 3)  (925 483)  (925 483)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (874 484)  (874 484)  routing T_17_30.lc_trk_g2_2 <X> T_17_30.wire_logic_cluster/lc_7/cen
 (1 4)  (875 484)  (875 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (878 484)  (878 484)  routing T_17_30.sp4_h_l_38 <X> T_17_30.sp4_v_b_3
 (1 5)  (875 485)  (875 485)  routing T_17_30.lc_trk_g2_2 <X> T_17_30.wire_logic_cluster/lc_7/cen
 (5 5)  (879 485)  (879 485)  routing T_17_30.sp4_h_l_38 <X> T_17_30.sp4_v_b_3
 (8 5)  (882 485)  (882 485)  routing T_17_30.sp4_h_l_41 <X> T_17_30.sp4_v_b_4
 (9 5)  (883 485)  (883 485)  routing T_17_30.sp4_h_l_41 <X> T_17_30.sp4_v_b_4
 (22 9)  (896 489)  (896 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 489)  (897 489)  routing T_17_30.sp4_v_b_42 <X> T_17_30.lc_trk_g2_2
 (24 9)  (898 489)  (898 489)  routing T_17_30.sp4_v_b_42 <X> T_17_30.lc_trk_g2_2
 (8 10)  (882 490)  (882 490)  routing T_17_30.sp4_v_t_36 <X> T_17_30.sp4_h_l_42
 (9 10)  (883 490)  (883 490)  routing T_17_30.sp4_v_t_36 <X> T_17_30.sp4_h_l_42
 (10 10)  (884 490)  (884 490)  routing T_17_30.sp4_v_t_36 <X> T_17_30.sp4_h_l_42
 (16 10)  (890 490)  (890 490)  routing T_17_30.sp12_v_b_21 <X> T_17_30.lc_trk_g2_5
 (17 10)  (891 490)  (891 490)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (896 490)  (896 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (18 11)  (892 491)  (892 491)  routing T_17_30.sp12_v_b_21 <X> T_17_30.lc_trk_g2_5
 (16 14)  (890 494)  (890 494)  routing T_17_30.sp4_v_b_37 <X> T_17_30.lc_trk_g3_5
 (17 14)  (891 494)  (891 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 494)  (892 494)  routing T_17_30.sp4_v_b_37 <X> T_17_30.lc_trk_g3_5
 (18 15)  (892 495)  (892 495)  routing T_17_30.sp4_v_b_37 <X> T_17_30.lc_trk_g3_5


LogicTile_1_29

 (27 0)  (45 464)  (45 464)  routing T_1_29.lc_trk_g1_0 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 464)  (47 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 464)  (50 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 464)  (51 464)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 464)  (54 464)  LC_0 Logic Functioning bit
 (38 0)  (56 464)  (56 464)  LC_0 Logic Functioning bit
 (45 0)  (63 464)  (63 464)  LC_0 Logic Functioning bit
 (31 1)  (49 465)  (49 465)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 465)  (54 465)  LC_0 Logic Functioning bit
 (38 1)  (56 465)  (56 465)  LC_0 Logic Functioning bit
 (44 1)  (62 465)  (62 465)  LC_0 Logic Functioning bit
 (48 1)  (66 465)  (66 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (69 465)  (69 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (18 466)  (18 466)  routing T_1_29.glb_netwk_3 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (2 2)  (20 466)  (20 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 467)  (18 467)  routing T_1_29.glb_netwk_3 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (14 4)  (32 468)  (32 468)  routing T_1_29.sp4_h_l_5 <X> T_1_29.lc_trk_g1_0
 (14 5)  (32 469)  (32 469)  routing T_1_29.sp4_h_l_5 <X> T_1_29.lc_trk_g1_0
 (15 5)  (33 469)  (33 469)  routing T_1_29.sp4_h_l_5 <X> T_1_29.lc_trk_g1_0
 (16 5)  (34 469)  (34 469)  routing T_1_29.sp4_h_l_5 <X> T_1_29.lc_trk_g1_0
 (17 5)  (35 469)  (35 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (15 6)  (33 470)  (33 470)  routing T_1_29.sp4_h_r_13 <X> T_1_29.lc_trk_g1_5
 (16 6)  (34 470)  (34 470)  routing T_1_29.sp4_h_r_13 <X> T_1_29.lc_trk_g1_5
 (17 6)  (35 470)  (35 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (36 470)  (36 470)  routing T_1_29.sp4_h_r_13 <X> T_1_29.lc_trk_g1_5
 (22 8)  (40 472)  (40 472)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (41 472)  (41 472)  routing T_1_29.sp12_v_b_11 <X> T_1_29.lc_trk_g2_3
 (1 14)  (19 478)  (19 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 479)  (18 479)  routing T_1_29.lc_trk_g1_5 <X> T_1_29.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 479)  (19 479)  routing T_1_29.lc_trk_g1_5 <X> T_1_29.wire_logic_cluster/lc_7/s_r


LogicTile_2_29

 (12 0)  (84 464)  (84 464)  routing T_2_29.sp4_v_b_8 <X> T_2_29.sp4_h_r_2
 (15 0)  (87 464)  (87 464)  routing T_2_29.sp4_h_l_4 <X> T_2_29.lc_trk_g0_1
 (16 0)  (88 464)  (88 464)  routing T_2_29.sp4_h_l_4 <X> T_2_29.lc_trk_g0_1
 (17 0)  (89 464)  (89 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (90 464)  (90 464)  routing T_2_29.sp4_h_l_4 <X> T_2_29.lc_trk_g0_1
 (29 0)  (101 464)  (101 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 464)  (103 464)  routing T_2_29.lc_trk_g1_4 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 464)  (104 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 464)  (106 464)  routing T_2_29.lc_trk_g1_4 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 464)  (108 464)  LC_0 Logic Functioning bit
 (38 0)  (110 464)  (110 464)  LC_0 Logic Functioning bit
 (45 0)  (117 464)  (117 464)  LC_0 Logic Functioning bit
 (11 1)  (83 465)  (83 465)  routing T_2_29.sp4_v_b_8 <X> T_2_29.sp4_h_r_2
 (13 1)  (85 465)  (85 465)  routing T_2_29.sp4_v_b_8 <X> T_2_29.sp4_h_r_2
 (18 1)  (90 465)  (90 465)  routing T_2_29.sp4_h_l_4 <X> T_2_29.lc_trk_g0_1
 (36 1)  (108 465)  (108 465)  LC_0 Logic Functioning bit
 (38 1)  (110 465)  (110 465)  LC_0 Logic Functioning bit
 (44 1)  (116 465)  (116 465)  LC_0 Logic Functioning bit
 (47 1)  (119 465)  (119 465)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (120 465)  (120 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (72 466)  (72 466)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (2 2)  (74 466)  (74 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 467)  (72 467)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (11 4)  (83 468)  (83 468)  routing T_2_29.sp4_h_r_0 <X> T_2_29.sp4_v_b_5
 (17 7)  (89 471)  (89 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (0 14)  (72 478)  (72 478)  routing T_2_29.lc_trk_g3_5 <X> T_2_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 478)  (73 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (88 478)  (88 478)  routing T_2_29.sp4_v_t_16 <X> T_2_29.lc_trk_g3_5
 (17 14)  (89 478)  (89 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (90 478)  (90 478)  routing T_2_29.sp4_v_t_16 <X> T_2_29.lc_trk_g3_5
 (0 15)  (72 479)  (72 479)  routing T_2_29.lc_trk_g3_5 <X> T_2_29.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 479)  (73 479)  routing T_2_29.lc_trk_g3_5 <X> T_2_29.wire_logic_cluster/lc_7/s_r


LogicTile_3_29

 (27 0)  (153 464)  (153 464)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 464)  (154 464)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 464)  (155 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 464)  (156 464)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 464)  (157 464)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 464)  (158 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 464)  (160 464)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 464)  (162 464)  LC_0 Logic Functioning bit
 (38 0)  (164 464)  (164 464)  LC_0 Logic Functioning bit
 (45 0)  (171 464)  (171 464)  LC_0 Logic Functioning bit
 (30 1)  (156 465)  (156 465)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 465)  (162 465)  LC_0 Logic Functioning bit
 (38 1)  (164 465)  (164 465)  LC_0 Logic Functioning bit
 (44 1)  (170 465)  (170 465)  LC_0 Logic Functioning bit
 (48 1)  (174 465)  (174 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (126 466)  (126 466)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (2 2)  (128 466)  (128 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (130 466)  (130 466)  routing T_3_29.sp4_v_b_4 <X> T_3_29.sp4_v_t_37
 (6 2)  (132 466)  (132 466)  routing T_3_29.sp4_v_b_4 <X> T_3_29.sp4_v_t_37
 (14 2)  (140 466)  (140 466)  routing T_3_29.sp4_v_t_1 <X> T_3_29.lc_trk_g0_4
 (0 3)  (126 467)  (126 467)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (14 3)  (140 467)  (140 467)  routing T_3_29.sp4_v_t_1 <X> T_3_29.lc_trk_g0_4
 (16 3)  (142 467)  (142 467)  routing T_3_29.sp4_v_t_1 <X> T_3_29.lc_trk_g0_4
 (17 3)  (143 467)  (143 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (14 6)  (140 470)  (140 470)  routing T_3_29.sp4_v_b_4 <X> T_3_29.lc_trk_g1_4
 (8 7)  (134 471)  (134 471)  routing T_3_29.sp4_h_r_4 <X> T_3_29.sp4_v_t_41
 (9 7)  (135 471)  (135 471)  routing T_3_29.sp4_h_r_4 <X> T_3_29.sp4_v_t_41
 (16 7)  (142 471)  (142 471)  routing T_3_29.sp4_v_b_4 <X> T_3_29.lc_trk_g1_4
 (17 7)  (143 471)  (143 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (12 13)  (138 477)  (138 477)  routing T_3_29.sp4_h_r_11 <X> T_3_29.sp4_v_b_11
 (1 14)  (127 478)  (127 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (151 478)  (151 478)  routing T_3_29.rgt_op_6 <X> T_3_29.lc_trk_g3_6
 (1 15)  (127 479)  (127 479)  routing T_3_29.lc_trk_g0_4 <X> T_3_29.wire_logic_cluster/lc_7/s_r
 (22 15)  (148 479)  (148 479)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (150 479)  (150 479)  routing T_3_29.rgt_op_6 <X> T_3_29.lc_trk_g3_6


LogicTile_4_29

 (11 0)  (191 464)  (191 464)  routing T_4_29.sp4_h_l_45 <X> T_4_29.sp4_v_b_2
 (13 0)  (193 464)  (193 464)  routing T_4_29.sp4_h_l_45 <X> T_4_29.sp4_v_b_2
 (15 0)  (195 464)  (195 464)  routing T_4_29.sp4_h_r_9 <X> T_4_29.lc_trk_g0_1
 (16 0)  (196 464)  (196 464)  routing T_4_29.sp4_h_r_9 <X> T_4_29.lc_trk_g0_1
 (17 0)  (197 464)  (197 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (198 464)  (198 464)  routing T_4_29.sp4_h_r_9 <X> T_4_29.lc_trk_g0_1
 (21 0)  (201 464)  (201 464)  routing T_4_29.sp4_h_r_19 <X> T_4_29.lc_trk_g0_3
 (22 0)  (202 464)  (202 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (203 464)  (203 464)  routing T_4_29.sp4_h_r_19 <X> T_4_29.lc_trk_g0_3
 (24 0)  (204 464)  (204 464)  routing T_4_29.sp4_h_r_19 <X> T_4_29.lc_trk_g0_3
 (28 0)  (208 464)  (208 464)  routing T_4_29.lc_trk_g2_5 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 464)  (209 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 464)  (210 464)  routing T_4_29.lc_trk_g2_5 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 464)  (212 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (215 464)  (215 464)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.input_2_0
 (36 0)  (216 464)  (216 464)  LC_0 Logic Functioning bit
 (39 0)  (219 464)  (219 464)  LC_0 Logic Functioning bit
 (41 0)  (221 464)  (221 464)  LC_0 Logic Functioning bit
 (43 0)  (223 464)  (223 464)  LC_0 Logic Functioning bit
 (44 0)  (224 464)  (224 464)  LC_0 Logic Functioning bit
 (12 1)  (192 465)  (192 465)  routing T_4_29.sp4_h_l_45 <X> T_4_29.sp4_v_b_2
 (21 1)  (201 465)  (201 465)  routing T_4_29.sp4_h_r_19 <X> T_4_29.lc_trk_g0_3
 (26 1)  (206 465)  (206 465)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 465)  (208 465)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 465)  (209 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 465)  (212 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (213 465)  (213 465)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.input_2_0
 (37 1)  (217 465)  (217 465)  LC_0 Logic Functioning bit
 (39 1)  (219 465)  (219 465)  LC_0 Logic Functioning bit
 (41 1)  (221 465)  (221 465)  LC_0 Logic Functioning bit
 (42 1)  (222 465)  (222 465)  LC_0 Logic Functioning bit
 (49 1)  (229 465)  (229 465)  Carry_In_Mux bit 

 (51 1)  (231 465)  (231 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (21 2)  (201 466)  (201 466)  routing T_4_29.bnr_op_7 <X> T_4_29.lc_trk_g0_7
 (22 2)  (202 466)  (202 466)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (206 466)  (206 466)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 466)  (207 466)  routing T_4_29.lc_trk_g1_1 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 466)  (209 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 466)  (212 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (215 466)  (215 466)  routing T_4_29.lc_trk_g3_4 <X> T_4_29.input_2_1
 (36 2)  (216 466)  (216 466)  LC_1 Logic Functioning bit
 (39 2)  (219 466)  (219 466)  LC_1 Logic Functioning bit
 (41 2)  (221 466)  (221 466)  LC_1 Logic Functioning bit
 (43 2)  (223 466)  (223 466)  LC_1 Logic Functioning bit
 (44 2)  (224 466)  (224 466)  LC_1 Logic Functioning bit
 (1 3)  (181 467)  (181 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (4 3)  (184 467)  (184 467)  routing T_4_29.sp4_v_b_7 <X> T_4_29.sp4_h_l_37
 (21 3)  (201 467)  (201 467)  routing T_4_29.bnr_op_7 <X> T_4_29.lc_trk_g0_7
 (26 3)  (206 467)  (206 467)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 467)  (207 467)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 467)  (208 467)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 467)  (209 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 467)  (212 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (213 467)  (213 467)  routing T_4_29.lc_trk_g3_4 <X> T_4_29.input_2_1
 (34 3)  (214 467)  (214 467)  routing T_4_29.lc_trk_g3_4 <X> T_4_29.input_2_1
 (37 3)  (217 467)  (217 467)  LC_1 Logic Functioning bit
 (39 3)  (219 467)  (219 467)  LC_1 Logic Functioning bit
 (41 3)  (221 467)  (221 467)  LC_1 Logic Functioning bit
 (42 3)  (222 467)  (222 467)  LC_1 Logic Functioning bit
 (14 4)  (194 468)  (194 468)  routing T_4_29.lft_op_0 <X> T_4_29.lc_trk_g1_0
 (17 4)  (197 468)  (197 468)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (198 468)  (198 468)  routing T_4_29.bnr_op_1 <X> T_4_29.lc_trk_g1_1
 (25 4)  (205 468)  (205 468)  routing T_4_29.sp4_h_l_7 <X> T_4_29.lc_trk_g1_2
 (26 4)  (206 468)  (206 468)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 468)  (207 468)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 468)  (209 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 468)  (210 468)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 468)  (212 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (215 468)  (215 468)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.input_2_2
 (36 4)  (216 468)  (216 468)  LC_2 Logic Functioning bit
 (39 4)  (219 468)  (219 468)  LC_2 Logic Functioning bit
 (41 4)  (221 468)  (221 468)  LC_2 Logic Functioning bit
 (43 4)  (223 468)  (223 468)  LC_2 Logic Functioning bit
 (44 4)  (224 468)  (224 468)  LC_2 Logic Functioning bit
 (15 5)  (195 469)  (195 469)  routing T_4_29.lft_op_0 <X> T_4_29.lc_trk_g1_0
 (17 5)  (197 469)  (197 469)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (198 469)  (198 469)  routing T_4_29.bnr_op_1 <X> T_4_29.lc_trk_g1_1
 (22 5)  (202 469)  (202 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (203 469)  (203 469)  routing T_4_29.sp4_h_l_7 <X> T_4_29.lc_trk_g1_2
 (24 5)  (204 469)  (204 469)  routing T_4_29.sp4_h_l_7 <X> T_4_29.lc_trk_g1_2
 (25 5)  (205 469)  (205 469)  routing T_4_29.sp4_h_l_7 <X> T_4_29.lc_trk_g1_2
 (26 5)  (206 469)  (206 469)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 469)  (207 469)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 469)  (208 469)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 469)  (209 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (212 469)  (212 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (213 469)  (213 469)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.input_2_2
 (37 5)  (217 469)  (217 469)  LC_2 Logic Functioning bit
 (39 5)  (219 469)  (219 469)  LC_2 Logic Functioning bit
 (41 5)  (221 469)  (221 469)  LC_2 Logic Functioning bit
 (42 5)  (222 469)  (222 469)  LC_2 Logic Functioning bit
 (46 5)  (226 469)  (226 469)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (4 6)  (184 470)  (184 470)  routing T_4_29.sp4_h_r_3 <X> T_4_29.sp4_v_t_38
 (14 6)  (194 470)  (194 470)  routing T_4_29.sp12_h_l_3 <X> T_4_29.lc_trk_g1_4
 (15 6)  (195 470)  (195 470)  routing T_4_29.sp4_h_r_13 <X> T_4_29.lc_trk_g1_5
 (16 6)  (196 470)  (196 470)  routing T_4_29.sp4_h_r_13 <X> T_4_29.lc_trk_g1_5
 (17 6)  (197 470)  (197 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (198 470)  (198 470)  routing T_4_29.sp4_h_r_13 <X> T_4_29.lc_trk_g1_5
 (28 6)  (208 470)  (208 470)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 470)  (209 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 470)  (210 470)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 470)  (212 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 470)  (216 470)  LC_3 Logic Functioning bit
 (38 6)  (218 470)  (218 470)  LC_3 Logic Functioning bit
 (39 6)  (219 470)  (219 470)  LC_3 Logic Functioning bit
 (41 6)  (221 470)  (221 470)  LC_3 Logic Functioning bit
 (42 6)  (222 470)  (222 470)  LC_3 Logic Functioning bit
 (43 6)  (223 470)  (223 470)  LC_3 Logic Functioning bit
 (44 6)  (224 470)  (224 470)  LC_3 Logic Functioning bit
 (46 6)  (226 470)  (226 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (185 471)  (185 471)  routing T_4_29.sp4_h_r_3 <X> T_4_29.sp4_v_t_38
 (13 7)  (193 471)  (193 471)  routing T_4_29.sp4_v_b_0 <X> T_4_29.sp4_h_l_40
 (14 7)  (194 471)  (194 471)  routing T_4_29.sp12_h_l_3 <X> T_4_29.lc_trk_g1_4
 (15 7)  (195 471)  (195 471)  routing T_4_29.sp12_h_l_3 <X> T_4_29.lc_trk_g1_4
 (17 7)  (197 471)  (197 471)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (206 471)  (206 471)  routing T_4_29.lc_trk_g0_3 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 471)  (209 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 471)  (212 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (213 471)  (213 471)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.input_2_3
 (34 7)  (214 471)  (214 471)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.input_2_3
 (35 7)  (215 471)  (215 471)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.input_2_3
 (39 7)  (219 471)  (219 471)  LC_3 Logic Functioning bit
 (42 7)  (222 471)  (222 471)  LC_3 Logic Functioning bit
 (21 8)  (201 472)  (201 472)  routing T_4_29.sp4_v_t_22 <X> T_4_29.lc_trk_g2_3
 (22 8)  (202 472)  (202 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (203 472)  (203 472)  routing T_4_29.sp4_v_t_22 <X> T_4_29.lc_trk_g2_3
 (26 8)  (206 472)  (206 472)  routing T_4_29.lc_trk_g1_5 <X> T_4_29.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 472)  (208 472)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 472)  (209 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 472)  (210 472)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 472)  (212 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (215 472)  (215 472)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.input_2_4
 (36 8)  (216 472)  (216 472)  LC_4 Logic Functioning bit
 (39 8)  (219 472)  (219 472)  LC_4 Logic Functioning bit
 (41 8)  (221 472)  (221 472)  LC_4 Logic Functioning bit
 (43 8)  (223 472)  (223 472)  LC_4 Logic Functioning bit
 (44 8)  (224 472)  (224 472)  LC_4 Logic Functioning bit
 (46 8)  (226 472)  (226 472)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (201 473)  (201 473)  routing T_4_29.sp4_v_t_22 <X> T_4_29.lc_trk_g2_3
 (22 9)  (202 473)  (202 473)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (203 473)  (203 473)  routing T_4_29.sp12_v_b_18 <X> T_4_29.lc_trk_g2_2
 (25 9)  (205 473)  (205 473)  routing T_4_29.sp12_v_b_18 <X> T_4_29.lc_trk_g2_2
 (27 9)  (207 473)  (207 473)  routing T_4_29.lc_trk_g1_5 <X> T_4_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 473)  (209 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 473)  (210 473)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 473)  (212 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (213 473)  (213 473)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.input_2_4
 (37 9)  (217 473)  (217 473)  LC_4 Logic Functioning bit
 (39 9)  (219 473)  (219 473)  LC_4 Logic Functioning bit
 (41 9)  (221 473)  (221 473)  LC_4 Logic Functioning bit
 (42 9)  (222 473)  (222 473)  LC_4 Logic Functioning bit
 (15 10)  (195 474)  (195 474)  routing T_4_29.sp4_h_r_45 <X> T_4_29.lc_trk_g2_5
 (16 10)  (196 474)  (196 474)  routing T_4_29.sp4_h_r_45 <X> T_4_29.lc_trk_g2_5
 (17 10)  (197 474)  (197 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (198 474)  (198 474)  routing T_4_29.sp4_h_r_45 <X> T_4_29.lc_trk_g2_5
 (22 10)  (202 474)  (202 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (206 474)  (206 474)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 474)  (208 474)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 474)  (209 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 474)  (210 474)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 474)  (212 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 474)  (216 474)  LC_5 Logic Functioning bit
 (38 10)  (218 474)  (218 474)  LC_5 Logic Functioning bit
 (39 10)  (219 474)  (219 474)  LC_5 Logic Functioning bit
 (41 10)  (221 474)  (221 474)  LC_5 Logic Functioning bit
 (42 10)  (222 474)  (222 474)  LC_5 Logic Functioning bit
 (43 10)  (223 474)  (223 474)  LC_5 Logic Functioning bit
 (44 10)  (224 474)  (224 474)  LC_5 Logic Functioning bit
 (51 10)  (231 474)  (231 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (16 11)  (196 475)  (196 475)  routing T_4_29.sp12_v_b_12 <X> T_4_29.lc_trk_g2_4
 (17 11)  (197 475)  (197 475)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (198 475)  (198 475)  routing T_4_29.sp4_h_r_45 <X> T_4_29.lc_trk_g2_5
 (21 11)  (201 475)  (201 475)  routing T_4_29.sp4_r_v_b_39 <X> T_4_29.lc_trk_g2_7
 (26 11)  (206 475)  (206 475)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 475)  (209 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 475)  (212 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (39 11)  (219 475)  (219 475)  LC_5 Logic Functioning bit
 (42 11)  (222 475)  (222 475)  LC_5 Logic Functioning bit
 (12 12)  (192 476)  (192 476)  routing T_4_29.sp4_h_l_45 <X> T_4_29.sp4_h_r_11
 (16 12)  (196 476)  (196 476)  routing T_4_29.sp4_v_b_33 <X> T_4_29.lc_trk_g3_1
 (17 12)  (197 476)  (197 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (198 476)  (198 476)  routing T_4_29.sp4_v_b_33 <X> T_4_29.lc_trk_g3_1
 (27 12)  (207 476)  (207 476)  routing T_4_29.lc_trk_g1_0 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 476)  (209 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 476)  (212 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (215 476)  (215 476)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.input_2_6
 (36 12)  (216 476)  (216 476)  LC_6 Logic Functioning bit
 (39 12)  (219 476)  (219 476)  LC_6 Logic Functioning bit
 (41 12)  (221 476)  (221 476)  LC_6 Logic Functioning bit
 (43 12)  (223 476)  (223 476)  LC_6 Logic Functioning bit
 (44 12)  (224 476)  (224 476)  LC_6 Logic Functioning bit
 (4 13)  (184 477)  (184 477)  routing T_4_29.sp4_v_t_41 <X> T_4_29.sp4_h_r_9
 (13 13)  (193 477)  (193 477)  routing T_4_29.sp4_h_l_45 <X> T_4_29.sp4_h_r_11
 (18 13)  (198 477)  (198 477)  routing T_4_29.sp4_v_b_33 <X> T_4_29.lc_trk_g3_1
 (22 13)  (202 477)  (202 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 477)  (203 477)  routing T_4_29.sp4_h_l_15 <X> T_4_29.lc_trk_g3_2
 (24 13)  (204 477)  (204 477)  routing T_4_29.sp4_h_l_15 <X> T_4_29.lc_trk_g3_2
 (25 13)  (205 477)  (205 477)  routing T_4_29.sp4_h_l_15 <X> T_4_29.lc_trk_g3_2
 (27 13)  (207 477)  (207 477)  routing T_4_29.lc_trk_g3_1 <X> T_4_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 477)  (208 477)  routing T_4_29.lc_trk_g3_1 <X> T_4_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 477)  (209 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (212 477)  (212 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (213 477)  (213 477)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.input_2_6
 (37 13)  (217 477)  (217 477)  LC_6 Logic Functioning bit
 (39 13)  (219 477)  (219 477)  LC_6 Logic Functioning bit
 (41 13)  (221 477)  (221 477)  LC_6 Logic Functioning bit
 (42 13)  (222 477)  (222 477)  LC_6 Logic Functioning bit
 (21 14)  (201 478)  (201 478)  routing T_4_29.sp4_v_t_18 <X> T_4_29.lc_trk_g3_7
 (22 14)  (202 478)  (202 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (203 478)  (203 478)  routing T_4_29.sp4_v_t_18 <X> T_4_29.lc_trk_g3_7
 (28 14)  (208 478)  (208 478)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 478)  (209 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 478)  (210 478)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 478)  (212 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (216 478)  (216 478)  LC_7 Logic Functioning bit
 (38 14)  (218 478)  (218 478)  LC_7 Logic Functioning bit
 (39 14)  (219 478)  (219 478)  LC_7 Logic Functioning bit
 (41 14)  (221 478)  (221 478)  LC_7 Logic Functioning bit
 (42 14)  (222 478)  (222 478)  LC_7 Logic Functioning bit
 (43 14)  (223 478)  (223 478)  LC_7 Logic Functioning bit
 (44 14)  (224 478)  (224 478)  LC_7 Logic Functioning bit
 (9 15)  (189 479)  (189 479)  routing T_4_29.sp4_v_b_10 <X> T_4_29.sp4_v_t_47
 (16 15)  (196 479)  (196 479)  routing T_4_29.sp12_v_b_12 <X> T_4_29.lc_trk_g3_4
 (17 15)  (197 479)  (197 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (202 479)  (202 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (203 479)  (203 479)  routing T_4_29.sp4_v_b_46 <X> T_4_29.lc_trk_g3_6
 (24 15)  (204 479)  (204 479)  routing T_4_29.sp4_v_b_46 <X> T_4_29.lc_trk_g3_6
 (26 15)  (206 479)  (206 479)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 479)  (207 479)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 479)  (209 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 479)  (212 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (213 479)  (213 479)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.input_2_7
 (35 15)  (215 479)  (215 479)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.input_2_7
 (39 15)  (219 479)  (219 479)  LC_7 Logic Functioning bit
 (42 15)  (222 479)  (222 479)  LC_7 Logic Functioning bit
 (51 15)  (231 479)  (231 479)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_29

 (27 0)  (261 464)  (261 464)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 464)  (262 464)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 464)  (263 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 464)  (265 464)  routing T_5_29.lc_trk_g0_5 <X> T_5_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 464)  (266 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (270 464)  (270 464)  LC_0 Logic Functioning bit
 (43 0)  (277 464)  (277 464)  LC_0 Logic Functioning bit
 (45 0)  (279 464)  (279 464)  LC_0 Logic Functioning bit
 (48 0)  (282 464)  (282 464)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (251 465)  (251 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (28 1)  (262 465)  (262 465)  routing T_5_29.lc_trk_g2_0 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 465)  (263 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 465)  (264 465)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 465)  (266 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (268 465)  (268 465)  routing T_5_29.lc_trk_g1_1 <X> T_5_29.input_2_0
 (36 1)  (270 465)  (270 465)  LC_0 Logic Functioning bit
 (37 1)  (271 465)  (271 465)  LC_0 Logic Functioning bit
 (43 1)  (277 465)  (277 465)  LC_0 Logic Functioning bit
 (44 1)  (278 465)  (278 465)  LC_0 Logic Functioning bit
 (52 1)  (286 465)  (286 465)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (234 466)  (234 466)  routing T_5_29.glb_netwk_3 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (2 2)  (236 466)  (236 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (250 466)  (250 466)  routing T_5_29.sp12_h_r_13 <X> T_5_29.lc_trk_g0_5
 (17 2)  (251 466)  (251 466)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (259 466)  (259 466)  routing T_5_29.bnr_op_6 <X> T_5_29.lc_trk_g0_6
 (26 2)  (260 466)  (260 466)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (31 2)  (265 466)  (265 466)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 466)  (266 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (43 2)  (277 466)  (277 466)  LC_1 Logic Functioning bit
 (53 2)  (287 466)  (287 466)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 467)  (234 467)  routing T_5_29.glb_netwk_3 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (22 3)  (256 467)  (256 467)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (259 467)  (259 467)  routing T_5_29.bnr_op_6 <X> T_5_29.lc_trk_g0_6
 (27 3)  (261 467)  (261 467)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 467)  (262 467)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 467)  (263 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 467)  (265 467)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 467)  (266 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (267 467)  (267 467)  routing T_5_29.lc_trk_g3_0 <X> T_5_29.input_2_1
 (34 3)  (268 467)  (268 467)  routing T_5_29.lc_trk_g3_0 <X> T_5_29.input_2_1
 (42 3)  (276 467)  (276 467)  LC_1 Logic Functioning bit
 (17 4)  (251 468)  (251 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (261 468)  (261 468)  routing T_5_29.lc_trk_g3_0 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 468)  (262 468)  routing T_5_29.lc_trk_g3_0 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 468)  (263 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 468)  (265 468)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 468)  (266 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 468)  (267 468)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 468)  (268 468)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 468)  (270 468)  LC_2 Logic Functioning bit
 (38 4)  (272 468)  (272 468)  LC_2 Logic Functioning bit
 (36 5)  (270 469)  (270 469)  LC_2 Logic Functioning bit
 (38 5)  (272 469)  (272 469)  LC_2 Logic Functioning bit
 (10 6)  (244 470)  (244 470)  routing T_5_29.sp4_v_b_11 <X> T_5_29.sp4_h_l_41
 (17 6)  (251 470)  (251 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (255 470)  (255 470)  routing T_5_29.sp4_v_b_15 <X> T_5_29.lc_trk_g1_7
 (22 6)  (256 470)  (256 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (257 470)  (257 470)  routing T_5_29.sp4_v_b_15 <X> T_5_29.lc_trk_g1_7
 (26 6)  (260 470)  (260 470)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 470)  (263 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 470)  (264 470)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 470)  (266 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 470)  (267 470)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 470)  (268 470)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_3/in_3
 (21 7)  (255 471)  (255 471)  routing T_5_29.sp4_v_b_15 <X> T_5_29.lc_trk_g1_7
 (27 7)  (261 471)  (261 471)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 471)  (262 471)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 471)  (263 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 471)  (264 471)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 471)  (265 471)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 471)  (271 471)  LC_3 Logic Functioning bit
 (39 7)  (273 471)  (273 471)  LC_3 Logic Functioning bit
 (48 7)  (282 471)  (282 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (256 472)  (256 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (257 472)  (257 472)  routing T_5_29.sp4_v_t_30 <X> T_5_29.lc_trk_g2_3
 (24 8)  (258 472)  (258 472)  routing T_5_29.sp4_v_t_30 <X> T_5_29.lc_trk_g2_3
 (28 8)  (262 472)  (262 472)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 472)  (263 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 472)  (265 472)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 472)  (266 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 472)  (267 472)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 472)  (268 472)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 472)  (270 472)  LC_4 Logic Functioning bit
 (38 8)  (272 472)  (272 472)  LC_4 Logic Functioning bit
 (17 9)  (251 473)  (251 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (30 9)  (264 473)  (264 473)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (36 9)  (270 473)  (270 473)  LC_4 Logic Functioning bit
 (38 9)  (272 473)  (272 473)  LC_4 Logic Functioning bit
 (26 10)  (260 474)  (260 474)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 474)  (263 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 474)  (265 474)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 474)  (266 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (275 474)  (275 474)  LC_5 Logic Functioning bit
 (43 10)  (277 474)  (277 474)  LC_5 Logic Functioning bit
 (11 11)  (245 475)  (245 475)  routing T_5_29.sp4_h_r_8 <X> T_5_29.sp4_h_l_45
 (27 11)  (261 475)  (261 475)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 475)  (262 475)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 475)  (263 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 475)  (265 475)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (51 11)  (285 475)  (285 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (256 476)  (256 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 476)  (257 476)  routing T_5_29.sp4_v_t_30 <X> T_5_29.lc_trk_g3_3
 (24 12)  (258 476)  (258 476)  routing T_5_29.sp4_v_t_30 <X> T_5_29.lc_trk_g3_3
 (31 12)  (265 476)  (265 476)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 476)  (266 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 476)  (267 476)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 476)  (268 476)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 476)  (270 476)  LC_6 Logic Functioning bit
 (38 12)  (272 476)  (272 476)  LC_6 Logic Functioning bit
 (15 13)  (249 477)  (249 477)  routing T_5_29.tnr_op_0 <X> T_5_29.lc_trk_g3_0
 (17 13)  (251 477)  (251 477)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (256 477)  (256 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (263 477)  (263 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (271 477)  (271 477)  LC_6 Logic Functioning bit
 (39 13)  (273 477)  (273 477)  LC_6 Logic Functioning bit
 (1 14)  (235 478)  (235 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (245 478)  (245 478)  routing T_5_29.sp4_v_b_3 <X> T_5_29.sp4_v_t_46
 (13 14)  (247 478)  (247 478)  routing T_5_29.sp4_v_b_3 <X> T_5_29.sp4_v_t_46
 (26 14)  (260 478)  (260 478)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_7/in_0
 (31 14)  (265 478)  (265 478)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 478)  (266 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 478)  (268 478)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 478)  (270 478)  LC_7 Logic Functioning bit
 (38 14)  (272 478)  (272 478)  LC_7 Logic Functioning bit
 (0 15)  (234 479)  (234 479)  routing T_5_29.lc_trk_g1_5 <X> T_5_29.wire_logic_cluster/lc_7/s_r
 (1 15)  (235 479)  (235 479)  routing T_5_29.lc_trk_g1_5 <X> T_5_29.wire_logic_cluster/lc_7/s_r
 (17 15)  (251 479)  (251 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (261 479)  (261 479)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 479)  (262 479)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 479)  (263 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 479)  (265 479)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 479)  (271 479)  LC_7 Logic Functioning bit
 (39 15)  (273 479)  (273 479)  LC_7 Logic Functioning bit


LogicTile_6_29

 (27 0)  (315 464)  (315 464)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 464)  (316 464)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 464)  (317 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 464)  (318 464)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 464)  (320 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 464)  (322 464)  routing T_6_29.lc_trk_g1_2 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 464)  (324 464)  LC_0 Logic Functioning bit
 (38 0)  (326 464)  (326 464)  LC_0 Logic Functioning bit
 (45 0)  (333 464)  (333 464)  LC_0 Logic Functioning bit
 (47 0)  (335 464)  (335 464)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (336 464)  (336 464)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (341 464)  (341 464)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (31 1)  (319 465)  (319 465)  routing T_6_29.lc_trk_g1_2 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 465)  (324 465)  LC_0 Logic Functioning bit
 (38 1)  (326 465)  (326 465)  LC_0 Logic Functioning bit
 (44 1)  (332 465)  (332 465)  LC_0 Logic Functioning bit
 (0 2)  (288 466)  (288 466)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (2 2)  (290 466)  (290 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (288 467)  (288 467)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (22 5)  (310 469)  (310 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (17 6)  (305 470)  (305 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (306 471)  (306 471)  routing T_6_29.sp4_r_v_b_29 <X> T_6_29.lc_trk_g1_5
 (1 14)  (289 478)  (289 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 479)  (288 479)  routing T_6_29.lc_trk_g1_5 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 479)  (289 479)  routing T_6_29.lc_trk_g1_5 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (14 15)  (302 479)  (302 479)  routing T_6_29.sp4_h_l_17 <X> T_6_29.lc_trk_g3_4
 (15 15)  (303 479)  (303 479)  routing T_6_29.sp4_h_l_17 <X> T_6_29.lc_trk_g3_4
 (16 15)  (304 479)  (304 479)  routing T_6_29.sp4_h_l_17 <X> T_6_29.lc_trk_g3_4
 (17 15)  (305 479)  (305 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_7_29

 (12 0)  (354 464)  (354 464)  routing T_7_29.sp4_v_t_39 <X> T_7_29.sp4_h_r_2
 (14 0)  (356 464)  (356 464)  routing T_7_29.wire_logic_cluster/lc_0/out <X> T_7_29.lc_trk_g0_0
 (26 0)  (368 464)  (368 464)  routing T_7_29.lc_trk_g0_4 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 464)  (369 464)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 464)  (370 464)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 464)  (371 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 464)  (372 464)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 464)  (374 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 464)  (376 464)  routing T_7_29.lc_trk_g1_0 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 464)  (378 464)  LC_0 Logic Functioning bit
 (43 0)  (385 464)  (385 464)  LC_0 Logic Functioning bit
 (45 0)  (387 464)  (387 464)  LC_0 Logic Functioning bit
 (48 0)  (390 464)  (390 464)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (346 465)  (346 465)  routing T_7_29.sp4_h_l_41 <X> T_7_29.sp4_h_r_0
 (6 1)  (348 465)  (348 465)  routing T_7_29.sp4_h_l_41 <X> T_7_29.sp4_h_r_0
 (17 1)  (359 465)  (359 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (371 465)  (371 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 465)  (372 465)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 465)  (374 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (378 465)  (378 465)  LC_0 Logic Functioning bit
 (37 1)  (379 465)  (379 465)  LC_0 Logic Functioning bit
 (43 1)  (385 465)  (385 465)  LC_0 Logic Functioning bit
 (44 1)  (386 465)  (386 465)  LC_0 Logic Functioning bit
 (0 2)  (342 466)  (342 466)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (2 2)  (344 466)  (344 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (342 467)  (342 467)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (4 3)  (346 467)  (346 467)  routing T_7_29.sp4_v_b_7 <X> T_7_29.sp4_h_l_37
 (15 3)  (357 467)  (357 467)  routing T_7_29.sp4_v_t_9 <X> T_7_29.lc_trk_g0_4
 (16 3)  (358 467)  (358 467)  routing T_7_29.sp4_v_t_9 <X> T_7_29.lc_trk_g0_4
 (17 3)  (359 467)  (359 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (5 4)  (347 468)  (347 468)  routing T_7_29.sp4_v_b_9 <X> T_7_29.sp4_h_r_3
 (28 4)  (370 468)  (370 468)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 468)  (371 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 468)  (372 468)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 468)  (374 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 468)  (375 468)  routing T_7_29.lc_trk_g2_3 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 468)  (378 468)  LC_2 Logic Functioning bit
 (38 4)  (380 468)  (380 468)  LC_2 Logic Functioning bit
 (52 4)  (394 468)  (394 468)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (346 469)  (346 469)  routing T_7_29.sp4_v_b_9 <X> T_7_29.sp4_h_r_3
 (6 5)  (348 469)  (348 469)  routing T_7_29.sp4_v_b_9 <X> T_7_29.sp4_h_r_3
 (14 5)  (356 469)  (356 469)  routing T_7_29.sp4_h_r_0 <X> T_7_29.lc_trk_g1_0
 (15 5)  (357 469)  (357 469)  routing T_7_29.sp4_h_r_0 <X> T_7_29.lc_trk_g1_0
 (16 5)  (358 469)  (358 469)  routing T_7_29.sp4_h_r_0 <X> T_7_29.lc_trk_g1_0
 (17 5)  (359 469)  (359 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (30 5)  (372 469)  (372 469)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 469)  (373 469)  routing T_7_29.lc_trk_g2_3 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 469)  (378 469)  LC_2 Logic Functioning bit
 (38 5)  (380 469)  (380 469)  LC_2 Logic Functioning bit
 (26 6)  (368 470)  (368 470)  routing T_7_29.lc_trk_g1_4 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (37 6)  (379 470)  (379 470)  LC_3 Logic Functioning bit
 (39 6)  (381 470)  (381 470)  LC_3 Logic Functioning bit
 (40 6)  (382 470)  (382 470)  LC_3 Logic Functioning bit
 (42 6)  (384 470)  (384 470)  LC_3 Logic Functioning bit
 (8 7)  (350 471)  (350 471)  routing T_7_29.sp4_h_l_41 <X> T_7_29.sp4_v_t_41
 (14 7)  (356 471)  (356 471)  routing T_7_29.sp4_h_r_4 <X> T_7_29.lc_trk_g1_4
 (15 7)  (357 471)  (357 471)  routing T_7_29.sp4_h_r_4 <X> T_7_29.lc_trk_g1_4
 (16 7)  (358 471)  (358 471)  routing T_7_29.sp4_h_r_4 <X> T_7_29.lc_trk_g1_4
 (17 7)  (359 471)  (359 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (369 471)  (369 471)  routing T_7_29.lc_trk_g1_4 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 471)  (371 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (378 471)  (378 471)  LC_3 Logic Functioning bit
 (38 7)  (380 471)  (380 471)  LC_3 Logic Functioning bit
 (41 7)  (383 471)  (383 471)  LC_3 Logic Functioning bit
 (43 7)  (385 471)  (385 471)  LC_3 Logic Functioning bit
 (47 7)  (389 471)  (389 471)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (357 472)  (357 472)  routing T_7_29.sp4_h_r_33 <X> T_7_29.lc_trk_g2_1
 (16 8)  (358 472)  (358 472)  routing T_7_29.sp4_h_r_33 <X> T_7_29.lc_trk_g2_1
 (17 8)  (359 472)  (359 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 472)  (360 472)  routing T_7_29.sp4_h_r_33 <X> T_7_29.lc_trk_g2_1
 (22 8)  (364 472)  (364 472)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (365 472)  (365 472)  routing T_7_29.sp12_v_b_19 <X> T_7_29.lc_trk_g2_3
 (32 8)  (374 472)  (374 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 472)  (375 472)  routing T_7_29.lc_trk_g2_1 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (40 8)  (382 472)  (382 472)  LC_4 Logic Functioning bit
 (41 8)  (383 472)  (383 472)  LC_4 Logic Functioning bit
 (42 8)  (384 472)  (384 472)  LC_4 Logic Functioning bit
 (43 8)  (385 472)  (385 472)  LC_4 Logic Functioning bit
 (52 8)  (394 472)  (394 472)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (363 473)  (363 473)  routing T_7_29.sp12_v_b_19 <X> T_7_29.lc_trk_g2_3
 (40 9)  (382 473)  (382 473)  LC_4 Logic Functioning bit
 (41 9)  (383 473)  (383 473)  LC_4 Logic Functioning bit
 (42 9)  (384 473)  (384 473)  LC_4 Logic Functioning bit
 (43 9)  (385 473)  (385 473)  LC_4 Logic Functioning bit
 (5 10)  (347 474)  (347 474)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_h_l_43
 (8 10)  (350 474)  (350 474)  routing T_7_29.sp4_h_r_11 <X> T_7_29.sp4_h_l_42
 (10 10)  (352 474)  (352 474)  routing T_7_29.sp4_h_r_11 <X> T_7_29.sp4_h_l_42
 (22 10)  (364 474)  (364 474)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (365 474)  (365 474)  routing T_7_29.sp12_v_b_23 <X> T_7_29.lc_trk_g2_7
 (4 11)  (346 475)  (346 475)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_h_l_43
 (8 11)  (350 475)  (350 475)  routing T_7_29.sp4_h_r_7 <X> T_7_29.sp4_v_t_42
 (9 11)  (351 475)  (351 475)  routing T_7_29.sp4_h_r_7 <X> T_7_29.sp4_v_t_42
 (21 11)  (363 475)  (363 475)  routing T_7_29.sp12_v_b_23 <X> T_7_29.lc_trk_g2_7
 (12 12)  (354 476)  (354 476)  routing T_7_29.sp4_v_b_5 <X> T_7_29.sp4_h_r_11
 (9 13)  (351 477)  (351 477)  routing T_7_29.sp4_v_t_39 <X> T_7_29.sp4_v_b_10
 (10 13)  (352 477)  (352 477)  routing T_7_29.sp4_v_t_39 <X> T_7_29.sp4_v_b_10
 (11 13)  (353 477)  (353 477)  routing T_7_29.sp4_v_b_5 <X> T_7_29.sp4_h_r_11
 (13 13)  (355 477)  (355 477)  routing T_7_29.sp4_v_b_5 <X> T_7_29.sp4_h_r_11
 (0 14)  (342 478)  (342 478)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 478)  (343 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (357 478)  (357 478)  routing T_7_29.sp4_h_r_45 <X> T_7_29.lc_trk_g3_5
 (16 14)  (358 478)  (358 478)  routing T_7_29.sp4_h_r_45 <X> T_7_29.lc_trk_g3_5
 (17 14)  (359 478)  (359 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 478)  (360 478)  routing T_7_29.sp4_h_r_45 <X> T_7_29.lc_trk_g3_5
 (0 15)  (342 479)  (342 479)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 479)  (343 479)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_7/s_r
 (9 15)  (351 479)  (351 479)  routing T_7_29.sp4_v_b_2 <X> T_7_29.sp4_v_t_47
 (10 15)  (352 479)  (352 479)  routing T_7_29.sp4_v_b_2 <X> T_7_29.sp4_v_t_47
 (18 15)  (360 479)  (360 479)  routing T_7_29.sp4_h_r_45 <X> T_7_29.lc_trk_g3_5
 (22 15)  (364 479)  (364 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (365 479)  (365 479)  routing T_7_29.sp4_v_b_46 <X> T_7_29.lc_trk_g3_6
 (24 15)  (366 479)  (366 479)  routing T_7_29.sp4_v_b_46 <X> T_7_29.lc_trk_g3_6


RAM_Tile_8_29

 (13 11)  (409 475)  (409 475)  routing T_8_29.sp4_v_b_3 <X> T_8_29.sp4_h_l_45
 (13 12)  (409 476)  (409 476)  routing T_8_29.sp4_h_l_46 <X> T_8_29.sp4_v_b_11
 (12 13)  (408 477)  (408 477)  routing T_8_29.sp4_h_l_46 <X> T_8_29.sp4_v_b_11


LogicTile_9_29

 (27 0)  (465 464)  (465 464)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 464)  (466 464)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 464)  (467 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 464)  (470 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 464)  (474 464)  LC_0 Logic Functioning bit
 (39 0)  (477 464)  (477 464)  LC_0 Logic Functioning bit
 (41 0)  (479 464)  (479 464)  LC_0 Logic Functioning bit
 (42 0)  (480 464)  (480 464)  LC_0 Logic Functioning bit
 (44 0)  (482 464)  (482 464)  LC_0 Logic Functioning bit
 (45 0)  (483 464)  (483 464)  LC_0 Logic Functioning bit
 (36 1)  (474 465)  (474 465)  LC_0 Logic Functioning bit
 (39 1)  (477 465)  (477 465)  LC_0 Logic Functioning bit
 (41 1)  (479 465)  (479 465)  LC_0 Logic Functioning bit
 (42 1)  (480 465)  (480 465)  LC_0 Logic Functioning bit
 (50 1)  (488 465)  (488 465)  Carry_In_Mux bit 

 (0 2)  (438 466)  (438 466)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (2 2)  (440 466)  (440 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 466)  (465 466)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 466)  (466 466)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 466)  (467 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 466)  (470 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 466)  (474 466)  LC_1 Logic Functioning bit
 (39 2)  (477 466)  (477 466)  LC_1 Logic Functioning bit
 (41 2)  (479 466)  (479 466)  LC_1 Logic Functioning bit
 (42 2)  (480 466)  (480 466)  LC_1 Logic Functioning bit
 (44 2)  (482 466)  (482 466)  LC_1 Logic Functioning bit
 (45 2)  (483 466)  (483 466)  LC_1 Logic Functioning bit
 (0 3)  (438 467)  (438 467)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (36 3)  (474 467)  (474 467)  LC_1 Logic Functioning bit
 (39 3)  (477 467)  (477 467)  LC_1 Logic Functioning bit
 (41 3)  (479 467)  (479 467)  LC_1 Logic Functioning bit
 (42 3)  (480 467)  (480 467)  LC_1 Logic Functioning bit
 (21 4)  (459 468)  (459 468)  routing T_9_29.wire_logic_cluster/lc_3/out <X> T_9_29.lc_trk_g1_3
 (22 4)  (460 468)  (460 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 468)  (463 468)  routing T_9_29.wire_logic_cluster/lc_2/out <X> T_9_29.lc_trk_g1_2
 (27 4)  (465 468)  (465 468)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 468)  (467 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 468)  (470 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 468)  (474 468)  LC_2 Logic Functioning bit
 (39 4)  (477 468)  (477 468)  LC_2 Logic Functioning bit
 (41 4)  (479 468)  (479 468)  LC_2 Logic Functioning bit
 (42 4)  (480 468)  (480 468)  LC_2 Logic Functioning bit
 (44 4)  (482 468)  (482 468)  LC_2 Logic Functioning bit
 (45 4)  (483 468)  (483 468)  LC_2 Logic Functioning bit
 (22 5)  (460 469)  (460 469)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 469)  (468 469)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 469)  (474 469)  LC_2 Logic Functioning bit
 (39 5)  (477 469)  (477 469)  LC_2 Logic Functioning bit
 (41 5)  (479 469)  (479 469)  LC_2 Logic Functioning bit
 (42 5)  (480 469)  (480 469)  LC_2 Logic Functioning bit
 (17 6)  (455 470)  (455 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 470)  (456 470)  routing T_9_29.wire_logic_cluster/lc_5/out <X> T_9_29.lc_trk_g1_5
 (25 6)  (463 470)  (463 470)  routing T_9_29.wire_logic_cluster/lc_6/out <X> T_9_29.lc_trk_g1_6
 (27 6)  (465 470)  (465 470)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 470)  (467 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 470)  (470 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 470)  (474 470)  LC_3 Logic Functioning bit
 (39 6)  (477 470)  (477 470)  LC_3 Logic Functioning bit
 (41 6)  (479 470)  (479 470)  LC_3 Logic Functioning bit
 (42 6)  (480 470)  (480 470)  LC_3 Logic Functioning bit
 (44 6)  (482 470)  (482 470)  LC_3 Logic Functioning bit
 (45 6)  (483 470)  (483 470)  LC_3 Logic Functioning bit
 (22 7)  (460 471)  (460 471)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 471)  (468 471)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 471)  (474 471)  LC_3 Logic Functioning bit
 (39 7)  (477 471)  (477 471)  LC_3 Logic Functioning bit
 (41 7)  (479 471)  (479 471)  LC_3 Logic Functioning bit
 (42 7)  (480 471)  (480 471)  LC_3 Logic Functioning bit
 (27 8)  (465 472)  (465 472)  routing T_9_29.lc_trk_g3_4 <X> T_9_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 472)  (466 472)  routing T_9_29.lc_trk_g3_4 <X> T_9_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 472)  (467 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 472)  (468 472)  routing T_9_29.lc_trk_g3_4 <X> T_9_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 472)  (470 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 472)  (474 472)  LC_4 Logic Functioning bit
 (39 8)  (477 472)  (477 472)  LC_4 Logic Functioning bit
 (41 8)  (479 472)  (479 472)  LC_4 Logic Functioning bit
 (42 8)  (480 472)  (480 472)  LC_4 Logic Functioning bit
 (44 8)  (482 472)  (482 472)  LC_4 Logic Functioning bit
 (45 8)  (483 472)  (483 472)  LC_4 Logic Functioning bit
 (36 9)  (474 473)  (474 473)  LC_4 Logic Functioning bit
 (39 9)  (477 473)  (477 473)  LC_4 Logic Functioning bit
 (41 9)  (479 473)  (479 473)  LC_4 Logic Functioning bit
 (42 9)  (480 473)  (480 473)  LC_4 Logic Functioning bit
 (12 10)  (450 474)  (450 474)  routing T_9_29.sp4_v_b_8 <X> T_9_29.sp4_h_l_45
 (27 10)  (465 474)  (465 474)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 474)  (467 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 474)  (468 474)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 474)  (470 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 474)  (474 474)  LC_5 Logic Functioning bit
 (39 10)  (477 474)  (477 474)  LC_5 Logic Functioning bit
 (41 10)  (479 474)  (479 474)  LC_5 Logic Functioning bit
 (42 10)  (480 474)  (480 474)  LC_5 Logic Functioning bit
 (44 10)  (482 474)  (482 474)  LC_5 Logic Functioning bit
 (45 10)  (483 474)  (483 474)  LC_5 Logic Functioning bit
 (36 11)  (474 475)  (474 475)  LC_5 Logic Functioning bit
 (39 11)  (477 475)  (477 475)  LC_5 Logic Functioning bit
 (41 11)  (479 475)  (479 475)  LC_5 Logic Functioning bit
 (42 11)  (480 475)  (480 475)  LC_5 Logic Functioning bit
 (14 12)  (452 476)  (452 476)  routing T_9_29.wire_logic_cluster/lc_0/out <X> T_9_29.lc_trk_g3_0
 (17 12)  (455 476)  (455 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 476)  (456 476)  routing T_9_29.wire_logic_cluster/lc_1/out <X> T_9_29.lc_trk_g3_1
 (27 12)  (465 476)  (465 476)  routing T_9_29.lc_trk_g1_6 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 476)  (467 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 476)  (468 476)  routing T_9_29.lc_trk_g1_6 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 476)  (470 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 476)  (474 476)  LC_6 Logic Functioning bit
 (39 12)  (477 476)  (477 476)  LC_6 Logic Functioning bit
 (41 12)  (479 476)  (479 476)  LC_6 Logic Functioning bit
 (42 12)  (480 476)  (480 476)  LC_6 Logic Functioning bit
 (44 12)  (482 476)  (482 476)  LC_6 Logic Functioning bit
 (45 12)  (483 476)  (483 476)  LC_6 Logic Functioning bit
 (17 13)  (455 477)  (455 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (468 477)  (468 477)  routing T_9_29.lc_trk_g1_6 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 477)  (474 477)  LC_6 Logic Functioning bit
 (39 13)  (477 477)  (477 477)  LC_6 Logic Functioning bit
 (41 13)  (479 477)  (479 477)  LC_6 Logic Functioning bit
 (42 13)  (480 477)  (480 477)  LC_6 Logic Functioning bit
 (14 14)  (452 478)  (452 478)  routing T_9_29.wire_logic_cluster/lc_4/out <X> T_9_29.lc_trk_g3_4
 (21 14)  (459 478)  (459 478)  routing T_9_29.wire_logic_cluster/lc_7/out <X> T_9_29.lc_trk_g3_7
 (22 14)  (460 478)  (460 478)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 478)  (465 478)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 478)  (466 478)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 478)  (467 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 478)  (468 478)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 478)  (470 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 478)  (474 478)  LC_7 Logic Functioning bit
 (39 14)  (477 478)  (477 478)  LC_7 Logic Functioning bit
 (41 14)  (479 478)  (479 478)  LC_7 Logic Functioning bit
 (42 14)  (480 478)  (480 478)  LC_7 Logic Functioning bit
 (44 14)  (482 478)  (482 478)  LC_7 Logic Functioning bit
 (45 14)  (483 478)  (483 478)  LC_7 Logic Functioning bit
 (4 15)  (442 479)  (442 479)  routing T_9_29.sp4_v_b_4 <X> T_9_29.sp4_h_l_44
 (17 15)  (455 479)  (455 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 479)  (468 479)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 479)  (474 479)  LC_7 Logic Functioning bit
 (39 15)  (477 479)  (477 479)  LC_7 Logic Functioning bit
 (41 15)  (479 479)  (479 479)  LC_7 Logic Functioning bit
 (42 15)  (480 479)  (480 479)  LC_7 Logic Functioning bit


LogicTile_10_29

 (26 0)  (518 464)  (518 464)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 464)  (520 464)  routing T_10_29.lc_trk_g2_1 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 464)  (521 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (528 464)  (528 464)  LC_0 Logic Functioning bit
 (38 0)  (530 464)  (530 464)  LC_0 Logic Functioning bit
 (41 0)  (533 464)  (533 464)  LC_0 Logic Functioning bit
 (43 0)  (535 464)  (535 464)  LC_0 Logic Functioning bit
 (45 0)  (537 464)  (537 464)  LC_0 Logic Functioning bit
 (52 0)  (544 464)  (544 464)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (545 464)  (545 464)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (514 465)  (514 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (518 465)  (518 465)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 465)  (521 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (44 1)  (536 465)  (536 465)  LC_0 Logic Functioning bit
 (51 1)  (543 465)  (543 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 466)  (492 466)  routing T_10_29.glb_netwk_3 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (2 2)  (494 466)  (494 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (517 466)  (517 466)  routing T_10_29.sp4_h_r_14 <X> T_10_29.lc_trk_g0_6
 (29 2)  (521 466)  (521 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 466)  (522 466)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 466)  (523 466)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 466)  (524 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 466)  (526 466)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 466)  (528 466)  LC_1 Logic Functioning bit
 (38 2)  (530 466)  (530 466)  LC_1 Logic Functioning bit
 (45 2)  (537 466)  (537 466)  LC_1 Logic Functioning bit
 (48 2)  (540 466)  (540 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (545 466)  (545 466)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 467)  (492 467)  routing T_10_29.glb_netwk_3 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (22 3)  (514 467)  (514 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 467)  (515 467)  routing T_10_29.sp4_h_r_14 <X> T_10_29.lc_trk_g0_6
 (24 3)  (516 467)  (516 467)  routing T_10_29.sp4_h_r_14 <X> T_10_29.lc_trk_g0_6
 (30 3)  (522 467)  (522 467)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 467)  (528 467)  LC_1 Logic Functioning bit
 (38 3)  (530 467)  (530 467)  LC_1 Logic Functioning bit
 (44 3)  (536 467)  (536 467)  LC_1 Logic Functioning bit
 (51 3)  (543 467)  (543 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (493 468)  (493 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (514 468)  (514 468)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 468)  (516 468)  routing T_10_29.bot_op_3 <X> T_10_29.lc_trk_g1_3
 (1 5)  (493 469)  (493 469)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.wire_logic_cluster/lc_7/cen
 (15 6)  (507 470)  (507 470)  routing T_10_29.bot_op_5 <X> T_10_29.lc_trk_g1_5
 (17 6)  (509 470)  (509 470)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (521 470)  (521 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 470)  (522 470)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 470)  (524 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 470)  (526 470)  routing T_10_29.lc_trk_g1_3 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 470)  (528 470)  LC_3 Logic Functioning bit
 (38 6)  (530 470)  (530 470)  LC_3 Logic Functioning bit
 (45 6)  (537 470)  (537 470)  LC_3 Logic Functioning bit
 (47 6)  (539 470)  (539 470)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (545 470)  (545 470)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (500 471)  (500 471)  routing T_10_29.sp4_v_b_1 <X> T_10_29.sp4_v_t_41
 (10 7)  (502 471)  (502 471)  routing T_10_29.sp4_v_b_1 <X> T_10_29.sp4_v_t_41
 (15 7)  (507 471)  (507 471)  routing T_10_29.bot_op_4 <X> T_10_29.lc_trk_g1_4
 (17 7)  (509 471)  (509 471)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (30 7)  (522 471)  (522 471)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 471)  (523 471)  routing T_10_29.lc_trk_g1_3 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 471)  (528 471)  LC_3 Logic Functioning bit
 (38 7)  (530 471)  (530 471)  LC_3 Logic Functioning bit
 (44 7)  (536 471)  (536 471)  LC_3 Logic Functioning bit
 (52 7)  (544 471)  (544 471)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (16 8)  (508 472)  (508 472)  routing T_10_29.sp4_v_t_12 <X> T_10_29.lc_trk_g2_1
 (17 8)  (509 472)  (509 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (510 472)  (510 472)  routing T_10_29.sp4_v_t_12 <X> T_10_29.lc_trk_g2_1
 (26 8)  (518 472)  (518 472)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 472)  (519 472)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 472)  (521 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 472)  (522 472)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (36 8)  (528 472)  (528 472)  LC_4 Logic Functioning bit
 (38 8)  (530 472)  (530 472)  LC_4 Logic Functioning bit
 (41 8)  (533 472)  (533 472)  LC_4 Logic Functioning bit
 (43 8)  (535 472)  (535 472)  LC_4 Logic Functioning bit
 (45 8)  (537 472)  (537 472)  LC_4 Logic Functioning bit
 (47 8)  (539 472)  (539 472)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (518 473)  (518 473)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 473)  (521 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (44 9)  (536 473)  (536 473)  LC_4 Logic Functioning bit
 (52 9)  (544 473)  (544 473)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (13 10)  (505 474)  (505 474)  routing T_10_29.sp4_h_r_8 <X> T_10_29.sp4_v_t_45
 (12 11)  (504 475)  (504 475)  routing T_10_29.sp4_h_r_8 <X> T_10_29.sp4_v_t_45
 (0 14)  (492 478)  (492 478)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 478)  (493 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (495 478)  (495 478)  routing T_10_29.sp12_v_b_1 <X> T_10_29.sp12_v_t_22
 (15 14)  (507 478)  (507 478)  routing T_10_29.sp4_h_r_45 <X> T_10_29.lc_trk_g3_5
 (16 14)  (508 478)  (508 478)  routing T_10_29.sp4_h_r_45 <X> T_10_29.lc_trk_g3_5
 (17 14)  (509 478)  (509 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 478)  (510 478)  routing T_10_29.sp4_h_r_45 <X> T_10_29.lc_trk_g3_5
 (0 15)  (492 479)  (492 479)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 479)  (493 479)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_7/s_r
 (18 15)  (510 479)  (510 479)  routing T_10_29.sp4_h_r_45 <X> T_10_29.lc_trk_g3_5


LogicTile_11_29

 (13 0)  (559 464)  (559 464)  routing T_11_29.sp4_h_l_39 <X> T_11_29.sp4_v_b_2
 (21 0)  (567 464)  (567 464)  routing T_11_29.bnr_op_3 <X> T_11_29.lc_trk_g0_3
 (22 0)  (568 464)  (568 464)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (573 464)  (573 464)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 464)  (574 464)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 464)  (575 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 464)  (576 464)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 464)  (577 464)  routing T_11_29.lc_trk_g2_5 <X> T_11_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 464)  (578 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 464)  (579 464)  routing T_11_29.lc_trk_g2_5 <X> T_11_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 464)  (581 464)  routing T_11_29.lc_trk_g0_4 <X> T_11_29.input_2_0
 (36 0)  (582 464)  (582 464)  LC_0 Logic Functioning bit
 (37 0)  (583 464)  (583 464)  LC_0 Logic Functioning bit
 (39 0)  (585 464)  (585 464)  LC_0 Logic Functioning bit
 (41 0)  (587 464)  (587 464)  LC_0 Logic Functioning bit
 (43 0)  (589 464)  (589 464)  LC_0 Logic Functioning bit
 (12 1)  (558 465)  (558 465)  routing T_11_29.sp4_h_l_39 <X> T_11_29.sp4_v_b_2
 (14 1)  (560 465)  (560 465)  routing T_11_29.sp4_r_v_b_35 <X> T_11_29.lc_trk_g0_0
 (17 1)  (563 465)  (563 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (567 465)  (567 465)  routing T_11_29.bnr_op_3 <X> T_11_29.lc_trk_g0_3
 (22 1)  (568 465)  (568 465)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 465)  (570 465)  routing T_11_29.top_op_2 <X> T_11_29.lc_trk_g0_2
 (25 1)  (571 465)  (571 465)  routing T_11_29.top_op_2 <X> T_11_29.lc_trk_g0_2
 (26 1)  (572 465)  (572 465)  routing T_11_29.lc_trk_g0_2 <X> T_11_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 465)  (575 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 465)  (578 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (582 465)  (582 465)  LC_0 Logic Functioning bit
 (37 1)  (583 465)  (583 465)  LC_0 Logic Functioning bit
 (39 1)  (585 465)  (585 465)  LC_0 Logic Functioning bit
 (0 2)  (546 466)  (546 466)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (2 2)  (548 466)  (548 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 466)  (560 466)  routing T_11_29.wire_logic_cluster/lc_4/out <X> T_11_29.lc_trk_g0_4
 (26 2)  (572 466)  (572 466)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 466)  (573 466)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 466)  (575 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 466)  (576 466)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 466)  (578 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 466)  (580 466)  routing T_11_29.lc_trk_g1_3 <X> T_11_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 466)  (582 466)  LC_1 Logic Functioning bit
 (37 2)  (583 466)  (583 466)  LC_1 Logic Functioning bit
 (43 2)  (589 466)  (589 466)  LC_1 Logic Functioning bit
 (50 2)  (596 466)  (596 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 467)  (546 467)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (17 3)  (563 467)  (563 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (573 467)  (573 467)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 467)  (574 467)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 467)  (575 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 467)  (576 467)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 467)  (577 467)  routing T_11_29.lc_trk_g1_3 <X> T_11_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 467)  (582 467)  LC_1 Logic Functioning bit
 (37 3)  (583 467)  (583 467)  LC_1 Logic Functioning bit
 (38 3)  (584 467)  (584 467)  LC_1 Logic Functioning bit
 (41 3)  (587 467)  (587 467)  LC_1 Logic Functioning bit
 (42 3)  (588 467)  (588 467)  LC_1 Logic Functioning bit
 (51 3)  (597 467)  (597 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (558 468)  (558 468)  routing T_11_29.sp4_v_b_5 <X> T_11_29.sp4_h_r_5
 (15 4)  (561 468)  (561 468)  routing T_11_29.sp4_h_r_1 <X> T_11_29.lc_trk_g1_1
 (16 4)  (562 468)  (562 468)  routing T_11_29.sp4_h_r_1 <X> T_11_29.lc_trk_g1_1
 (17 4)  (563 468)  (563 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (568 468)  (568 468)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 468)  (570 468)  routing T_11_29.top_op_3 <X> T_11_29.lc_trk_g1_3
 (25 4)  (571 468)  (571 468)  routing T_11_29.bnr_op_2 <X> T_11_29.lc_trk_g1_2
 (29 4)  (575 468)  (575 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 468)  (578 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 468)  (580 468)  routing T_11_29.lc_trk_g1_2 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 468)  (582 468)  LC_2 Logic Functioning bit
 (38 4)  (584 468)  (584 468)  LC_2 Logic Functioning bit
 (11 5)  (557 469)  (557 469)  routing T_11_29.sp4_v_b_5 <X> T_11_29.sp4_h_r_5
 (15 5)  (561 469)  (561 469)  routing T_11_29.sp4_v_t_5 <X> T_11_29.lc_trk_g1_0
 (16 5)  (562 469)  (562 469)  routing T_11_29.sp4_v_t_5 <X> T_11_29.lc_trk_g1_0
 (17 5)  (563 469)  (563 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (564 469)  (564 469)  routing T_11_29.sp4_h_r_1 <X> T_11_29.lc_trk_g1_1
 (21 5)  (567 469)  (567 469)  routing T_11_29.top_op_3 <X> T_11_29.lc_trk_g1_3
 (22 5)  (568 469)  (568 469)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 469)  (571 469)  routing T_11_29.bnr_op_2 <X> T_11_29.lc_trk_g1_2
 (29 5)  (575 469)  (575 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 469)  (576 469)  routing T_11_29.lc_trk_g0_3 <X> T_11_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 469)  (577 469)  routing T_11_29.lc_trk_g1_2 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (8 6)  (554 470)  (554 470)  routing T_11_29.sp4_h_r_4 <X> T_11_29.sp4_h_l_41
 (14 6)  (560 470)  (560 470)  routing T_11_29.sp4_v_b_4 <X> T_11_29.lc_trk_g1_4
 (17 6)  (563 470)  (563 470)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 470)  (564 470)  routing T_11_29.bnr_op_5 <X> T_11_29.lc_trk_g1_5
 (22 6)  (568 470)  (568 470)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 470)  (570 470)  routing T_11_29.top_op_7 <X> T_11_29.lc_trk_g1_7
 (27 6)  (573 470)  (573 470)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 470)  (574 470)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 470)  (575 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 470)  (576 470)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 470)  (578 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 470)  (579 470)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 470)  (580 470)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 470)  (583 470)  LC_3 Logic Functioning bit
 (38 6)  (584 470)  (584 470)  LC_3 Logic Functioning bit
 (39 6)  (585 470)  (585 470)  LC_3 Logic Functioning bit
 (43 6)  (589 470)  (589 470)  LC_3 Logic Functioning bit
 (45 6)  (591 470)  (591 470)  LC_3 Logic Functioning bit
 (50 6)  (596 470)  (596 470)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (562 471)  (562 471)  routing T_11_29.sp4_v_b_4 <X> T_11_29.lc_trk_g1_4
 (17 7)  (563 471)  (563 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (564 471)  (564 471)  routing T_11_29.bnr_op_5 <X> T_11_29.lc_trk_g1_5
 (21 7)  (567 471)  (567 471)  routing T_11_29.top_op_7 <X> T_11_29.lc_trk_g1_7
 (22 7)  (568 471)  (568 471)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (569 471)  (569 471)  routing T_11_29.sp12_h_r_14 <X> T_11_29.lc_trk_g1_6
 (26 7)  (572 471)  (572 471)  routing T_11_29.lc_trk_g1_2 <X> T_11_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 471)  (573 471)  routing T_11_29.lc_trk_g1_2 <X> T_11_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 471)  (575 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 471)  (576 471)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 471)  (577 471)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (38 7)  (584 471)  (584 471)  LC_3 Logic Functioning bit
 (43 7)  (589 471)  (589 471)  LC_3 Logic Functioning bit
 (46 7)  (592 471)  (592 471)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (597 471)  (597 471)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (554 472)  (554 472)  routing T_11_29.sp4_v_b_1 <X> T_11_29.sp4_h_r_7
 (9 8)  (555 472)  (555 472)  routing T_11_29.sp4_v_b_1 <X> T_11_29.sp4_h_r_7
 (10 8)  (556 472)  (556 472)  routing T_11_29.sp4_v_b_1 <X> T_11_29.sp4_h_r_7
 (12 8)  (558 472)  (558 472)  routing T_11_29.sp4_v_b_8 <X> T_11_29.sp4_h_r_8
 (26 8)  (572 472)  (572 472)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 472)  (573 472)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 472)  (575 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 472)  (578 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 472)  (579 472)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 472)  (580 472)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 472)  (582 472)  LC_4 Logic Functioning bit
 (38 8)  (584 472)  (584 472)  LC_4 Logic Functioning bit
 (41 8)  (587 472)  (587 472)  LC_4 Logic Functioning bit
 (43 8)  (589 472)  (589 472)  LC_4 Logic Functioning bit
 (11 9)  (557 473)  (557 473)  routing T_11_29.sp4_v_b_8 <X> T_11_29.sp4_h_r_8
 (26 9)  (572 473)  (572 473)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 473)  (574 473)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 473)  (575 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 473)  (583 473)  LC_4 Logic Functioning bit
 (39 9)  (585 473)  (585 473)  LC_4 Logic Functioning bit
 (41 9)  (587 473)  (587 473)  LC_4 Logic Functioning bit
 (43 9)  (589 473)  (589 473)  LC_4 Logic Functioning bit
 (9 10)  (555 474)  (555 474)  routing T_11_29.sp4_h_r_4 <X> T_11_29.sp4_h_l_42
 (10 10)  (556 474)  (556 474)  routing T_11_29.sp4_h_r_4 <X> T_11_29.sp4_h_l_42
 (16 10)  (562 474)  (562 474)  routing T_11_29.sp12_v_t_10 <X> T_11_29.lc_trk_g2_5
 (17 10)  (563 474)  (563 474)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (571 474)  (571 474)  routing T_11_29.wire_logic_cluster/lc_6/out <X> T_11_29.lc_trk_g2_6
 (27 10)  (573 474)  (573 474)  routing T_11_29.lc_trk_g1_1 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 474)  (575 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 474)  (577 474)  routing T_11_29.lc_trk_g1_5 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 474)  (578 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 474)  (580 474)  routing T_11_29.lc_trk_g1_5 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 474)  (582 474)  LC_5 Logic Functioning bit
 (37 10)  (583 474)  (583 474)  LC_5 Logic Functioning bit
 (38 10)  (584 474)  (584 474)  LC_5 Logic Functioning bit
 (39 10)  (585 474)  (585 474)  LC_5 Logic Functioning bit
 (41 10)  (587 474)  (587 474)  LC_5 Logic Functioning bit
 (43 10)  (589 474)  (589 474)  LC_5 Logic Functioning bit
 (3 11)  (549 475)  (549 475)  routing T_11_29.sp12_v_b_1 <X> T_11_29.sp12_h_l_22
 (11 11)  (557 475)  (557 475)  routing T_11_29.sp4_h_r_0 <X> T_11_29.sp4_h_l_45
 (13 11)  (559 475)  (559 475)  routing T_11_29.sp4_h_r_0 <X> T_11_29.sp4_h_l_45
 (22 11)  (568 475)  (568 475)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 475)  (573 475)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 475)  (574 475)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 475)  (575 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 475)  (582 475)  LC_5 Logic Functioning bit
 (38 11)  (584 475)  (584 475)  LC_5 Logic Functioning bit
 (14 12)  (560 476)  (560 476)  routing T_11_29.rgt_op_0 <X> T_11_29.lc_trk_g3_0
 (21 12)  (567 476)  (567 476)  routing T_11_29.wire_logic_cluster/lc_3/out <X> T_11_29.lc_trk_g3_3
 (22 12)  (568 476)  (568 476)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (572 476)  (572 476)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 476)  (573 476)  routing T_11_29.lc_trk_g1_4 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 476)  (575 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 476)  (576 476)  routing T_11_29.lc_trk_g1_4 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 476)  (577 476)  routing T_11_29.lc_trk_g1_6 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 476)  (578 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 476)  (580 476)  routing T_11_29.lc_trk_g1_6 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 476)  (581 476)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.input_2_6
 (36 12)  (582 476)  (582 476)  LC_6 Logic Functioning bit
 (41 12)  (587 476)  (587 476)  LC_6 Logic Functioning bit
 (43 12)  (589 476)  (589 476)  LC_6 Logic Functioning bit
 (45 12)  (591 476)  (591 476)  LC_6 Logic Functioning bit
 (47 12)  (593 476)  (593 476)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (561 477)  (561 477)  routing T_11_29.rgt_op_0 <X> T_11_29.lc_trk_g3_0
 (17 13)  (563 477)  (563 477)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (572 477)  (572 477)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 477)  (574 477)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 477)  (575 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 477)  (577 477)  routing T_11_29.lc_trk_g1_6 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 477)  (578 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (579 477)  (579 477)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.input_2_6
 (34 13)  (580 477)  (580 477)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.input_2_6
 (36 13)  (582 477)  (582 477)  LC_6 Logic Functioning bit
 (40 13)  (586 477)  (586 477)  LC_6 Logic Functioning bit
 (42 13)  (588 477)  (588 477)  LC_6 Logic Functioning bit
 (14 14)  (560 478)  (560 478)  routing T_11_29.rgt_op_4 <X> T_11_29.lc_trk_g3_4
 (15 14)  (561 478)  (561 478)  routing T_11_29.sp4_h_l_16 <X> T_11_29.lc_trk_g3_5
 (16 14)  (562 478)  (562 478)  routing T_11_29.sp4_h_l_16 <X> T_11_29.lc_trk_g3_5
 (17 14)  (563 478)  (563 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (567 478)  (567 478)  routing T_11_29.sp4_v_t_26 <X> T_11_29.lc_trk_g3_7
 (22 14)  (568 478)  (568 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 478)  (569 478)  routing T_11_29.sp4_v_t_26 <X> T_11_29.lc_trk_g3_7
 (15 15)  (561 479)  (561 479)  routing T_11_29.rgt_op_4 <X> T_11_29.lc_trk_g3_4
 (17 15)  (563 479)  (563 479)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (564 479)  (564 479)  routing T_11_29.sp4_h_l_16 <X> T_11_29.lc_trk_g3_5
 (21 15)  (567 479)  (567 479)  routing T_11_29.sp4_v_t_26 <X> T_11_29.lc_trk_g3_7


LogicTile_12_29

 (21 0)  (621 464)  (621 464)  routing T_12_29.wire_logic_cluster/lc_3/out <X> T_12_29.lc_trk_g0_3
 (22 0)  (622 464)  (622 464)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (627 464)  (627 464)  routing T_12_29.lc_trk_g3_0 <X> T_12_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 464)  (628 464)  routing T_12_29.lc_trk_g3_0 <X> T_12_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 464)  (629 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 464)  (632 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (635 464)  (635 464)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.input_2_0
 (36 0)  (636 464)  (636 464)  LC_0 Logic Functioning bit
 (38 0)  (638 464)  (638 464)  LC_0 Logic Functioning bit
 (41 0)  (641 464)  (641 464)  LC_0 Logic Functioning bit
 (45 0)  (645 464)  (645 464)  LC_0 Logic Functioning bit
 (28 1)  (628 465)  (628 465)  routing T_12_29.lc_trk_g2_0 <X> T_12_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 465)  (629 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 465)  (631 465)  routing T_12_29.lc_trk_g0_3 <X> T_12_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 465)  (632 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 465)  (633 465)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.input_2_0
 (34 1)  (634 465)  (634 465)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.input_2_0
 (35 1)  (635 465)  (635 465)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.input_2_0
 (36 1)  (636 465)  (636 465)  LC_0 Logic Functioning bit
 (39 1)  (639 465)  (639 465)  LC_0 Logic Functioning bit
 (40 1)  (640 465)  (640 465)  LC_0 Logic Functioning bit
 (47 1)  (647 465)  (647 465)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (648 465)  (648 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (651 465)  (651 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (653 465)  (653 465)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 466)  (600 466)  routing T_12_29.glb_netwk_3 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (2 2)  (602 466)  (602 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (615 466)  (615 466)  routing T_12_29.lft_op_5 <X> T_12_29.lc_trk_g0_5
 (17 2)  (617 466)  (617 466)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 466)  (618 466)  routing T_12_29.lft_op_5 <X> T_12_29.lc_trk_g0_5
 (26 2)  (626 466)  (626 466)  routing T_12_29.lc_trk_g2_5 <X> T_12_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 466)  (627 466)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 466)  (628 466)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 466)  (629 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 466)  (630 466)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 466)  (632 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 466)  (633 466)  routing T_12_29.lc_trk_g3_1 <X> T_12_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 466)  (634 466)  routing T_12_29.lc_trk_g3_1 <X> T_12_29.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 466)  (635 466)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.input_2_1
 (38 2)  (638 466)  (638 466)  LC_1 Logic Functioning bit
 (40 2)  (640 466)  (640 466)  LC_1 Logic Functioning bit
 (41 2)  (641 466)  (641 466)  LC_1 Logic Functioning bit
 (0 3)  (600 467)  (600 467)  routing T_12_29.glb_netwk_3 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (28 3)  (628 467)  (628 467)  routing T_12_29.lc_trk_g2_5 <X> T_12_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 467)  (629 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 467)  (632 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (633 467)  (633 467)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.input_2_1
 (34 3)  (634 467)  (634 467)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.input_2_1
 (35 3)  (635 467)  (635 467)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.input_2_1
 (38 3)  (638 467)  (638 467)  LC_1 Logic Functioning bit
 (39 3)  (639 467)  (639 467)  LC_1 Logic Functioning bit
 (40 3)  (640 467)  (640 467)  LC_1 Logic Functioning bit
 (41 3)  (641 467)  (641 467)  LC_1 Logic Functioning bit
 (17 4)  (617 468)  (617 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (621 468)  (621 468)  routing T_12_29.bnr_op_3 <X> T_12_29.lc_trk_g1_3
 (22 4)  (622 468)  (622 468)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (625 468)  (625 468)  routing T_12_29.bnr_op_2 <X> T_12_29.lc_trk_g1_2
 (36 4)  (636 468)  (636 468)  LC_2 Logic Functioning bit
 (43 4)  (643 468)  (643 468)  LC_2 Logic Functioning bit
 (50 4)  (650 468)  (650 468)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (621 469)  (621 469)  routing T_12_29.bnr_op_3 <X> T_12_29.lc_trk_g1_3
 (22 5)  (622 469)  (622 469)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 469)  (625 469)  routing T_12_29.bnr_op_2 <X> T_12_29.lc_trk_g1_2
 (27 5)  (627 469)  (627 469)  routing T_12_29.lc_trk_g1_1 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 469)  (629 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (637 469)  (637 469)  LC_2 Logic Functioning bit
 (42 5)  (642 469)  (642 469)  LC_2 Logic Functioning bit
 (14 6)  (614 470)  (614 470)  routing T_12_29.wire_logic_cluster/lc_4/out <X> T_12_29.lc_trk_g1_4
 (22 6)  (622 470)  (622 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 470)  (623 470)  routing T_12_29.sp4_h_r_7 <X> T_12_29.lc_trk_g1_7
 (24 6)  (624 470)  (624 470)  routing T_12_29.sp4_h_r_7 <X> T_12_29.lc_trk_g1_7
 (26 6)  (626 470)  (626 470)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 470)  (627 470)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 470)  (629 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 470)  (631 470)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 470)  (632 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 470)  (634 470)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 470)  (637 470)  LC_3 Logic Functioning bit
 (42 6)  (642 470)  (642 470)  LC_3 Logic Functioning bit
 (46 6)  (646 470)  (646 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (648 470)  (648 470)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (650 470)  (650 470)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (617 471)  (617 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (621 471)  (621 471)  routing T_12_29.sp4_h_r_7 <X> T_12_29.lc_trk_g1_7
 (26 7)  (626 471)  (626 471)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 471)  (627 471)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 471)  (628 471)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 471)  (629 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 471)  (630 471)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 471)  (631 471)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 471)  (636 471)  LC_3 Logic Functioning bit
 (37 7)  (637 471)  (637 471)  LC_3 Logic Functioning bit
 (38 7)  (638 471)  (638 471)  LC_3 Logic Functioning bit
 (42 7)  (642 471)  (642 471)  LC_3 Logic Functioning bit
 (14 8)  (614 472)  (614 472)  routing T_12_29.wire_logic_cluster/lc_0/out <X> T_12_29.lc_trk_g2_0
 (17 8)  (617 472)  (617 472)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 472)  (618 472)  routing T_12_29.wire_logic_cluster/lc_1/out <X> T_12_29.lc_trk_g2_1
 (26 8)  (626 472)  (626 472)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 472)  (628 472)  routing T_12_29.lc_trk_g2_7 <X> T_12_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 472)  (629 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 472)  (630 472)  routing T_12_29.lc_trk_g2_7 <X> T_12_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 472)  (631 472)  routing T_12_29.lc_trk_g1_4 <X> T_12_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 472)  (632 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 472)  (634 472)  routing T_12_29.lc_trk_g1_4 <X> T_12_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 472)  (636 472)  LC_4 Logic Functioning bit
 (37 8)  (637 472)  (637 472)  LC_4 Logic Functioning bit
 (39 8)  (639 472)  (639 472)  LC_4 Logic Functioning bit
 (43 8)  (643 472)  (643 472)  LC_4 Logic Functioning bit
 (45 8)  (645 472)  (645 472)  LC_4 Logic Functioning bit
 (46 8)  (646 472)  (646 472)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (650 472)  (650 472)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (617 473)  (617 473)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (626 473)  (626 473)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 473)  (627 473)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 473)  (628 473)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 473)  (629 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 473)  (630 473)  routing T_12_29.lc_trk_g2_7 <X> T_12_29.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 473)  (636 473)  LC_4 Logic Functioning bit
 (38 9)  (638 473)  (638 473)  LC_4 Logic Functioning bit
 (48 9)  (648 473)  (648 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (651 473)  (651 473)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (616 474)  (616 474)  routing T_12_29.sp4_v_t_16 <X> T_12_29.lc_trk_g2_5
 (17 10)  (617 474)  (617 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 474)  (618 474)  routing T_12_29.sp4_v_t_16 <X> T_12_29.lc_trk_g2_5
 (22 10)  (622 474)  (622 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (623 474)  (623 474)  routing T_12_29.sp4_h_r_31 <X> T_12_29.lc_trk_g2_7
 (24 10)  (624 474)  (624 474)  routing T_12_29.sp4_h_r_31 <X> T_12_29.lc_trk_g2_7
 (26 10)  (626 474)  (626 474)  routing T_12_29.lc_trk_g0_5 <X> T_12_29.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 474)  (628 474)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 474)  (629 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 474)  (630 474)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 474)  (632 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 474)  (633 474)  routing T_12_29.lc_trk_g2_0 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (43 10)  (643 474)  (643 474)  LC_5 Logic Functioning bit
 (51 10)  (651 474)  (651 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (621 475)  (621 475)  routing T_12_29.sp4_h_r_31 <X> T_12_29.lc_trk_g2_7
 (22 11)  (622 475)  (622 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (629 475)  (629 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 475)  (630 475)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 475)  (632 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (633 475)  (633 475)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.input_2_5
 (34 11)  (634 475)  (634 475)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.input_2_5
 (35 11)  (635 475)  (635 475)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.input_2_5
 (37 11)  (637 475)  (637 475)  LC_5 Logic Functioning bit
 (39 11)  (639 475)  (639 475)  LC_5 Logic Functioning bit
 (40 11)  (640 475)  (640 475)  LC_5 Logic Functioning bit
 (42 11)  (642 475)  (642 475)  LC_5 Logic Functioning bit
 (43 11)  (643 475)  (643 475)  LC_5 Logic Functioning bit
 (5 12)  (605 476)  (605 476)  routing T_12_29.sp4_v_b_3 <X> T_12_29.sp4_h_r_9
 (15 12)  (615 476)  (615 476)  routing T_12_29.tnr_op_1 <X> T_12_29.lc_trk_g3_1
 (17 12)  (617 476)  (617 476)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (28 12)  (628 476)  (628 476)  routing T_12_29.lc_trk_g2_1 <X> T_12_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 476)  (629 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 476)  (632 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 476)  (634 476)  routing T_12_29.lc_trk_g1_2 <X> T_12_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 476)  (636 476)  LC_6 Logic Functioning bit
 (37 12)  (637 476)  (637 476)  LC_6 Logic Functioning bit
 (38 12)  (638 476)  (638 476)  LC_6 Logic Functioning bit
 (41 12)  (641 476)  (641 476)  LC_6 Logic Functioning bit
 (43 12)  (643 476)  (643 476)  LC_6 Logic Functioning bit
 (4 13)  (604 477)  (604 477)  routing T_12_29.sp4_v_b_3 <X> T_12_29.sp4_h_r_9
 (6 13)  (606 477)  (606 477)  routing T_12_29.sp4_v_b_3 <X> T_12_29.sp4_h_r_9
 (17 13)  (617 477)  (617 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (622 477)  (622 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 477)  (625 477)  routing T_12_29.sp4_r_v_b_42 <X> T_12_29.lc_trk_g3_2
 (27 13)  (627 477)  (627 477)  routing T_12_29.lc_trk_g1_1 <X> T_12_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 477)  (629 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 477)  (631 477)  routing T_12_29.lc_trk_g1_2 <X> T_12_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 477)  (632 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (634 477)  (634 477)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.input_2_6
 (35 13)  (635 477)  (635 477)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.input_2_6
 (36 13)  (636 477)  (636 477)  LC_6 Logic Functioning bit
 (37 13)  (637 477)  (637 477)  LC_6 Logic Functioning bit
 (42 13)  (642 477)  (642 477)  LC_6 Logic Functioning bit
 (15 14)  (615 478)  (615 478)  routing T_12_29.sp4_h_l_24 <X> T_12_29.lc_trk_g3_5
 (16 14)  (616 478)  (616 478)  routing T_12_29.sp4_h_l_24 <X> T_12_29.lc_trk_g3_5
 (17 14)  (617 478)  (617 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 478)  (618 478)  routing T_12_29.sp4_h_l_24 <X> T_12_29.lc_trk_g3_5
 (22 14)  (622 478)  (622 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (19 15)  (619 479)  (619 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (622 479)  (622 479)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 479)  (624 479)  routing T_12_29.tnr_op_6 <X> T_12_29.lc_trk_g3_6


LogicTile_13_29

 (15 0)  (669 464)  (669 464)  routing T_13_29.top_op_1 <X> T_13_29.lc_trk_g0_1
 (17 0)  (671 464)  (671 464)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (680 464)  (680 464)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 464)  (681 464)  routing T_13_29.lc_trk_g1_2 <X> T_13_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 464)  (683 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 464)  (686 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 464)  (687 464)  routing T_13_29.lc_trk_g2_1 <X> T_13_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 464)  (689 464)  routing T_13_29.lc_trk_g0_6 <X> T_13_29.input_2_0
 (39 0)  (693 464)  (693 464)  LC_0 Logic Functioning bit
 (5 1)  (659 465)  (659 465)  routing T_13_29.sp4_h_r_0 <X> T_13_29.sp4_v_b_0
 (14 1)  (668 465)  (668 465)  routing T_13_29.top_op_0 <X> T_13_29.lc_trk_g0_0
 (15 1)  (669 465)  (669 465)  routing T_13_29.top_op_0 <X> T_13_29.lc_trk_g0_0
 (17 1)  (671 465)  (671 465)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (672 465)  (672 465)  routing T_13_29.top_op_1 <X> T_13_29.lc_trk_g0_1
 (22 1)  (676 465)  (676 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 465)  (679 465)  routing T_13_29.sp4_r_v_b_33 <X> T_13_29.lc_trk_g0_2
 (26 1)  (680 465)  (680 465)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 465)  (681 465)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 465)  (683 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 465)  (684 465)  routing T_13_29.lc_trk_g1_2 <X> T_13_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 465)  (686 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (689 465)  (689 465)  routing T_13_29.lc_trk_g0_6 <X> T_13_29.input_2_0
 (39 1)  (693 465)  (693 465)  LC_0 Logic Functioning bit
 (40 1)  (694 465)  (694 465)  LC_0 Logic Functioning bit
 (0 2)  (654 466)  (654 466)  routing T_13_29.glb_netwk_3 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (2 2)  (656 466)  (656 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (659 466)  (659 466)  routing T_13_29.sp4_v_t_37 <X> T_13_29.sp4_h_l_37
 (22 2)  (676 466)  (676 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 466)  (677 466)  routing T_13_29.sp4_v_b_23 <X> T_13_29.lc_trk_g0_7
 (24 2)  (678 466)  (678 466)  routing T_13_29.sp4_v_b_23 <X> T_13_29.lc_trk_g0_7
 (26 2)  (680 466)  (680 466)  routing T_13_29.lc_trk_g3_6 <X> T_13_29.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 466)  (683 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 466)  (686 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 466)  (687 466)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 466)  (688 466)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 466)  (690 466)  LC_1 Logic Functioning bit
 (37 2)  (691 466)  (691 466)  LC_1 Logic Functioning bit
 (39 2)  (693 466)  (693 466)  LC_1 Logic Functioning bit
 (40 2)  (694 466)  (694 466)  LC_1 Logic Functioning bit
 (42 2)  (696 466)  (696 466)  LC_1 Logic Functioning bit
 (43 2)  (697 466)  (697 466)  LC_1 Logic Functioning bit
 (46 2)  (700 466)  (700 466)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 467)  (654 467)  routing T_13_29.glb_netwk_3 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (6 3)  (660 467)  (660 467)  routing T_13_29.sp4_v_t_37 <X> T_13_29.sp4_h_l_37
 (22 3)  (676 467)  (676 467)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 467)  (678 467)  routing T_13_29.top_op_6 <X> T_13_29.lc_trk_g0_6
 (25 3)  (679 467)  (679 467)  routing T_13_29.top_op_6 <X> T_13_29.lc_trk_g0_6
 (26 3)  (680 467)  (680 467)  routing T_13_29.lc_trk_g3_6 <X> T_13_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 467)  (681 467)  routing T_13_29.lc_trk_g3_6 <X> T_13_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 467)  (682 467)  routing T_13_29.lc_trk_g3_6 <X> T_13_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 467)  (683 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 467)  (685 467)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 467)  (686 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (688 467)  (688 467)  routing T_13_29.lc_trk_g1_0 <X> T_13_29.input_2_1
 (36 3)  (690 467)  (690 467)  LC_1 Logic Functioning bit
 (37 3)  (691 467)  (691 467)  LC_1 Logic Functioning bit
 (40 3)  (694 467)  (694 467)  LC_1 Logic Functioning bit
 (42 3)  (696 467)  (696 467)  LC_1 Logic Functioning bit
 (43 3)  (697 467)  (697 467)  LC_1 Logic Functioning bit
 (8 4)  (662 468)  (662 468)  routing T_13_29.sp4_v_b_10 <X> T_13_29.sp4_h_r_4
 (9 4)  (663 468)  (663 468)  routing T_13_29.sp4_v_b_10 <X> T_13_29.sp4_h_r_4
 (10 4)  (664 468)  (664 468)  routing T_13_29.sp4_v_b_10 <X> T_13_29.sp4_h_r_4
 (12 4)  (666 468)  (666 468)  routing T_13_29.sp4_v_b_5 <X> T_13_29.sp4_h_r_5
 (16 4)  (670 468)  (670 468)  routing T_13_29.sp4_v_b_9 <X> T_13_29.lc_trk_g1_1
 (17 4)  (671 468)  (671 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 468)  (672 468)  routing T_13_29.sp4_v_b_9 <X> T_13_29.lc_trk_g1_1
 (21 4)  (675 468)  (675 468)  routing T_13_29.lft_op_3 <X> T_13_29.lc_trk_g1_3
 (22 4)  (676 468)  (676 468)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 468)  (678 468)  routing T_13_29.lft_op_3 <X> T_13_29.lc_trk_g1_3
 (28 4)  (682 468)  (682 468)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 468)  (683 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 468)  (685 468)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 468)  (686 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 468)  (688 468)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 468)  (690 468)  LC_2 Logic Functioning bit
 (38 4)  (692 468)  (692 468)  LC_2 Logic Functioning bit
 (41 4)  (695 468)  (695 468)  LC_2 Logic Functioning bit
 (42 4)  (696 468)  (696 468)  LC_2 Logic Functioning bit
 (43 4)  (697 468)  (697 468)  LC_2 Logic Functioning bit
 (11 5)  (665 469)  (665 469)  routing T_13_29.sp4_v_b_5 <X> T_13_29.sp4_h_r_5
 (14 5)  (668 469)  (668 469)  routing T_13_29.sp12_h_r_16 <X> T_13_29.lc_trk_g1_0
 (16 5)  (670 469)  (670 469)  routing T_13_29.sp12_h_r_16 <X> T_13_29.lc_trk_g1_0
 (17 5)  (671 469)  (671 469)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (672 469)  (672 469)  routing T_13_29.sp4_v_b_9 <X> T_13_29.lc_trk_g1_1
 (22 5)  (676 469)  (676 469)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 469)  (678 469)  routing T_13_29.bot_op_2 <X> T_13_29.lc_trk_g1_2
 (27 5)  (681 469)  (681 469)  routing T_13_29.lc_trk_g1_1 <X> T_13_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 469)  (683 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 469)  (684 469)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 469)  (686 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 469)  (689 469)  routing T_13_29.lc_trk_g0_2 <X> T_13_29.input_2_2
 (37 5)  (691 469)  (691 469)  LC_2 Logic Functioning bit
 (39 5)  (693 469)  (693 469)  LC_2 Logic Functioning bit
 (43 5)  (697 469)  (697 469)  LC_2 Logic Functioning bit
 (48 5)  (702 469)  (702 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (659 470)  (659 470)  routing T_13_29.sp4_v_t_44 <X> T_13_29.sp4_h_l_38
 (12 6)  (666 470)  (666 470)  routing T_13_29.sp4_v_t_46 <X> T_13_29.sp4_h_l_40
 (14 6)  (668 470)  (668 470)  routing T_13_29.lft_op_4 <X> T_13_29.lc_trk_g1_4
 (16 6)  (670 470)  (670 470)  routing T_13_29.sp4_v_b_13 <X> T_13_29.lc_trk_g1_5
 (17 6)  (671 470)  (671 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 470)  (672 470)  routing T_13_29.sp4_v_b_13 <X> T_13_29.lc_trk_g1_5
 (22 6)  (676 470)  (676 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 470)  (677 470)  routing T_13_29.sp4_h_r_7 <X> T_13_29.lc_trk_g1_7
 (24 6)  (678 470)  (678 470)  routing T_13_29.sp4_h_r_7 <X> T_13_29.lc_trk_g1_7
 (29 6)  (683 470)  (683 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 470)  (686 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 470)  (687 470)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 470)  (688 470)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 470)  (690 470)  LC_3 Logic Functioning bit
 (38 6)  (692 470)  (692 470)  LC_3 Logic Functioning bit
 (40 6)  (694 470)  (694 470)  LC_3 Logic Functioning bit
 (41 6)  (695 470)  (695 470)  LC_3 Logic Functioning bit
 (42 6)  (696 470)  (696 470)  LC_3 Logic Functioning bit
 (43 6)  (697 470)  (697 470)  LC_3 Logic Functioning bit
 (4 7)  (658 471)  (658 471)  routing T_13_29.sp4_v_t_44 <X> T_13_29.sp4_h_l_38
 (6 7)  (660 471)  (660 471)  routing T_13_29.sp4_v_t_44 <X> T_13_29.sp4_h_l_38
 (11 7)  (665 471)  (665 471)  routing T_13_29.sp4_v_t_46 <X> T_13_29.sp4_h_l_40
 (13 7)  (667 471)  (667 471)  routing T_13_29.sp4_v_t_46 <X> T_13_29.sp4_h_l_40
 (15 7)  (669 471)  (669 471)  routing T_13_29.lft_op_4 <X> T_13_29.lc_trk_g1_4
 (17 7)  (671 471)  (671 471)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (672 471)  (672 471)  routing T_13_29.sp4_v_b_13 <X> T_13_29.lc_trk_g1_5
 (21 7)  (675 471)  (675 471)  routing T_13_29.sp4_h_r_7 <X> T_13_29.lc_trk_g1_7
 (27 7)  (681 471)  (681 471)  routing T_13_29.lc_trk_g1_0 <X> T_13_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 471)  (683 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 471)  (685 471)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 471)  (691 471)  LC_3 Logic Functioning bit
 (39 7)  (693 471)  (693 471)  LC_3 Logic Functioning bit
 (40 7)  (694 471)  (694 471)  LC_3 Logic Functioning bit
 (42 7)  (696 471)  (696 471)  LC_3 Logic Functioning bit
 (8 8)  (662 472)  (662 472)  routing T_13_29.sp4_v_b_1 <X> T_13_29.sp4_h_r_7
 (9 8)  (663 472)  (663 472)  routing T_13_29.sp4_v_b_1 <X> T_13_29.sp4_h_r_7
 (10 8)  (664 472)  (664 472)  routing T_13_29.sp4_v_b_1 <X> T_13_29.sp4_h_r_7
 (15 8)  (669 472)  (669 472)  routing T_13_29.rgt_op_1 <X> T_13_29.lc_trk_g2_1
 (17 8)  (671 472)  (671 472)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 472)  (672 472)  routing T_13_29.rgt_op_1 <X> T_13_29.lc_trk_g2_1
 (21 8)  (675 472)  (675 472)  routing T_13_29.sp4_v_t_14 <X> T_13_29.lc_trk_g2_3
 (22 8)  (676 472)  (676 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 472)  (677 472)  routing T_13_29.sp4_v_t_14 <X> T_13_29.lc_trk_g2_3
 (26 8)  (680 472)  (680 472)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 472)  (681 472)  routing T_13_29.lc_trk_g1_2 <X> T_13_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 472)  (683 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 472)  (686 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 472)  (687 472)  routing T_13_29.lc_trk_g2_1 <X> T_13_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 472)  (689 472)  routing T_13_29.lc_trk_g3_5 <X> T_13_29.input_2_4
 (36 8)  (690 472)  (690 472)  LC_4 Logic Functioning bit
 (37 8)  (691 472)  (691 472)  LC_4 Logic Functioning bit
 (38 8)  (692 472)  (692 472)  LC_4 Logic Functioning bit
 (41 8)  (695 472)  (695 472)  LC_4 Logic Functioning bit
 (43 8)  (697 472)  (697 472)  LC_4 Logic Functioning bit
 (26 9)  (680 473)  (680 473)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 473)  (681 473)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 473)  (683 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 473)  (684 473)  routing T_13_29.lc_trk_g1_2 <X> T_13_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 473)  (686 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (687 473)  (687 473)  routing T_13_29.lc_trk_g3_5 <X> T_13_29.input_2_4
 (34 9)  (688 473)  (688 473)  routing T_13_29.lc_trk_g3_5 <X> T_13_29.input_2_4
 (36 9)  (690 473)  (690 473)  LC_4 Logic Functioning bit
 (37 9)  (691 473)  (691 473)  LC_4 Logic Functioning bit
 (39 9)  (693 473)  (693 473)  LC_4 Logic Functioning bit
 (40 9)  (694 473)  (694 473)  LC_4 Logic Functioning bit
 (42 9)  (696 473)  (696 473)  LC_4 Logic Functioning bit
 (43 9)  (697 473)  (697 473)  LC_4 Logic Functioning bit
 (17 10)  (671 474)  (671 474)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 474)  (672 474)  routing T_13_29.wire_logic_cluster/lc_5/out <X> T_13_29.lc_trk_g2_5
 (25 10)  (679 474)  (679 474)  routing T_13_29.sp4_v_b_38 <X> T_13_29.lc_trk_g2_6
 (26 10)  (680 474)  (680 474)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 474)  (681 474)  routing T_13_29.lc_trk_g1_3 <X> T_13_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 474)  (683 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 474)  (685 474)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 474)  (686 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 474)  (687 474)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 474)  (688 474)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 474)  (689 474)  routing T_13_29.lc_trk_g0_7 <X> T_13_29.input_2_5
 (36 10)  (690 474)  (690 474)  LC_5 Logic Functioning bit
 (38 10)  (692 474)  (692 474)  LC_5 Logic Functioning bit
 (41 10)  (695 474)  (695 474)  LC_5 Logic Functioning bit
 (45 10)  (699 474)  (699 474)  LC_5 Logic Functioning bit
 (22 11)  (676 475)  (676 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 475)  (677 475)  routing T_13_29.sp4_v_b_38 <X> T_13_29.lc_trk_g2_6
 (25 11)  (679 475)  (679 475)  routing T_13_29.sp4_v_b_38 <X> T_13_29.lc_trk_g2_6
 (28 11)  (682 475)  (682 475)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 475)  (683 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 475)  (684 475)  routing T_13_29.lc_trk_g1_3 <X> T_13_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 475)  (685 475)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 475)  (686 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 475)  (689 475)  routing T_13_29.lc_trk_g0_7 <X> T_13_29.input_2_5
 (36 11)  (690 475)  (690 475)  LC_5 Logic Functioning bit
 (39 11)  (693 475)  (693 475)  LC_5 Logic Functioning bit
 (40 11)  (694 475)  (694 475)  LC_5 Logic Functioning bit
 (14 12)  (668 476)  (668 476)  routing T_13_29.sp4_v_t_21 <X> T_13_29.lc_trk_g3_0
 (22 12)  (676 476)  (676 476)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 476)  (678 476)  routing T_13_29.tnr_op_3 <X> T_13_29.lc_trk_g3_3
 (26 12)  (680 476)  (680 476)  routing T_13_29.lc_trk_g1_5 <X> T_13_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 476)  (683 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 476)  (686 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 476)  (687 476)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 476)  (688 476)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 476)  (689 476)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.input_2_6
 (36 12)  (690 476)  (690 476)  LC_6 Logic Functioning bit
 (37 12)  (691 476)  (691 476)  LC_6 Logic Functioning bit
 (42 12)  (696 476)  (696 476)  LC_6 Logic Functioning bit
 (43 12)  (697 476)  (697 476)  LC_6 Logic Functioning bit
 (51 12)  (705 476)  (705 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (668 477)  (668 477)  routing T_13_29.sp4_v_t_21 <X> T_13_29.lc_trk_g3_0
 (16 13)  (670 477)  (670 477)  routing T_13_29.sp4_v_t_21 <X> T_13_29.lc_trk_g3_0
 (17 13)  (671 477)  (671 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (27 13)  (681 477)  (681 477)  routing T_13_29.lc_trk_g1_5 <X> T_13_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 477)  (683 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 477)  (686 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 477)  (687 477)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.input_2_6
 (35 13)  (689 477)  (689 477)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.input_2_6
 (36 13)  (690 477)  (690 477)  LC_6 Logic Functioning bit
 (37 13)  (691 477)  (691 477)  LC_6 Logic Functioning bit
 (42 13)  (696 477)  (696 477)  LC_6 Logic Functioning bit
 (16 14)  (670 478)  (670 478)  routing T_13_29.sp12_v_b_21 <X> T_13_29.lc_trk_g3_5
 (17 14)  (671 478)  (671 478)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (676 478)  (676 478)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (678 478)  (678 478)  routing T_13_29.tnr_op_7 <X> T_13_29.lc_trk_g3_7
 (18 15)  (672 479)  (672 479)  routing T_13_29.sp12_v_b_21 <X> T_13_29.lc_trk_g3_5
 (22 15)  (676 479)  (676 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 479)  (677 479)  routing T_13_29.sp4_v_b_46 <X> T_13_29.lc_trk_g3_6
 (24 15)  (678 479)  (678 479)  routing T_13_29.sp4_v_b_46 <X> T_13_29.lc_trk_g3_6


LogicTile_14_29

 (17 0)  (725 464)  (725 464)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 464)  (726 464)  routing T_14_29.bnr_op_1 <X> T_14_29.lc_trk_g0_1
 (22 0)  (730 464)  (730 464)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (731 464)  (731 464)  routing T_14_29.sp12_h_l_16 <X> T_14_29.lc_trk_g0_3
 (16 1)  (724 465)  (724 465)  routing T_14_29.sp12_h_r_8 <X> T_14_29.lc_trk_g0_0
 (17 1)  (725 465)  (725 465)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (726 465)  (726 465)  routing T_14_29.bnr_op_1 <X> T_14_29.lc_trk_g0_1
 (21 1)  (729 465)  (729 465)  routing T_14_29.sp12_h_l_16 <X> T_14_29.lc_trk_g0_3
 (22 1)  (730 465)  (730 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 465)  (731 465)  routing T_14_29.sp4_v_b_18 <X> T_14_29.lc_trk_g0_2
 (24 1)  (732 465)  (732 465)  routing T_14_29.sp4_v_b_18 <X> T_14_29.lc_trk_g0_2
 (0 2)  (708 466)  (708 466)  routing T_14_29.glb_netwk_3 <X> T_14_29.wire_logic_cluster/lc_7/clk
 (2 2)  (710 466)  (710 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (723 466)  (723 466)  routing T_14_29.top_op_5 <X> T_14_29.lc_trk_g0_5
 (17 2)  (725 466)  (725 466)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (734 466)  (734 466)  routing T_14_29.lc_trk_g3_6 <X> T_14_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 466)  (735 466)  routing T_14_29.lc_trk_g1_3 <X> T_14_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 466)  (737 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 466)  (740 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 466)  (741 466)  routing T_14_29.lc_trk_g2_0 <X> T_14_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 466)  (744 466)  LC_1 Logic Functioning bit
 (37 2)  (745 466)  (745 466)  LC_1 Logic Functioning bit
 (40 2)  (748 466)  (748 466)  LC_1 Logic Functioning bit
 (42 2)  (750 466)  (750 466)  LC_1 Logic Functioning bit
 (43 2)  (751 466)  (751 466)  LC_1 Logic Functioning bit
 (0 3)  (708 467)  (708 467)  routing T_14_29.glb_netwk_3 <X> T_14_29.wire_logic_cluster/lc_7/clk
 (18 3)  (726 467)  (726 467)  routing T_14_29.top_op_5 <X> T_14_29.lc_trk_g0_5
 (26 3)  (734 467)  (734 467)  routing T_14_29.lc_trk_g3_6 <X> T_14_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 467)  (735 467)  routing T_14_29.lc_trk_g3_6 <X> T_14_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 467)  (736 467)  routing T_14_29.lc_trk_g3_6 <X> T_14_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 467)  (737 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 467)  (738 467)  routing T_14_29.lc_trk_g1_3 <X> T_14_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 467)  (740 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 467)  (743 467)  routing T_14_29.lc_trk_g0_3 <X> T_14_29.input_2_1
 (36 3)  (744 467)  (744 467)  LC_1 Logic Functioning bit
 (37 3)  (745 467)  (745 467)  LC_1 Logic Functioning bit
 (40 3)  (748 467)  (748 467)  LC_1 Logic Functioning bit
 (41 3)  (749 467)  (749 467)  LC_1 Logic Functioning bit
 (42 3)  (750 467)  (750 467)  LC_1 Logic Functioning bit
 (43 3)  (751 467)  (751 467)  LC_1 Logic Functioning bit
 (12 4)  (720 468)  (720 468)  routing T_14_29.sp4_v_b_5 <X> T_14_29.sp4_h_r_5
 (15 4)  (723 468)  (723 468)  routing T_14_29.sp4_h_l_4 <X> T_14_29.lc_trk_g1_1
 (16 4)  (724 468)  (724 468)  routing T_14_29.sp4_h_l_4 <X> T_14_29.lc_trk_g1_1
 (17 4)  (725 468)  (725 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 468)  (726 468)  routing T_14_29.sp4_h_l_4 <X> T_14_29.lc_trk_g1_1
 (22 4)  (730 468)  (730 468)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 468)  (732 468)  routing T_14_29.top_op_3 <X> T_14_29.lc_trk_g1_3
 (29 4)  (737 468)  (737 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 468)  (740 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 468)  (741 468)  routing T_14_29.lc_trk_g2_3 <X> T_14_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 468)  (744 468)  LC_2 Logic Functioning bit
 (11 5)  (719 469)  (719 469)  routing T_14_29.sp4_v_b_5 <X> T_14_29.sp4_h_r_5
 (18 5)  (726 469)  (726 469)  routing T_14_29.sp4_h_l_4 <X> T_14_29.lc_trk_g1_1
 (21 5)  (729 469)  (729 469)  routing T_14_29.top_op_3 <X> T_14_29.lc_trk_g1_3
 (27 5)  (735 469)  (735 469)  routing T_14_29.lc_trk_g3_1 <X> T_14_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 469)  (736 469)  routing T_14_29.lc_trk_g3_1 <X> T_14_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 469)  (737 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 469)  (739 469)  routing T_14_29.lc_trk_g2_3 <X> T_14_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 469)  (740 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 469)  (742 469)  routing T_14_29.lc_trk_g1_1 <X> T_14_29.input_2_2
 (11 6)  (719 470)  (719 470)  routing T_14_29.sp4_h_l_37 <X> T_14_29.sp4_v_t_40
 (22 6)  (730 470)  (730 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (31 6)  (739 470)  (739 470)  routing T_14_29.lc_trk_g1_7 <X> T_14_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 470)  (740 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 470)  (742 470)  routing T_14_29.lc_trk_g1_7 <X> T_14_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 470)  (744 470)  LC_3 Logic Functioning bit
 (37 6)  (745 470)  (745 470)  LC_3 Logic Functioning bit
 (39 6)  (747 470)  (747 470)  LC_3 Logic Functioning bit
 (43 6)  (751 470)  (751 470)  LC_3 Logic Functioning bit
 (50 6)  (758 470)  (758 470)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 471)  (730 471)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (731 471)  (731 471)  routing T_14_29.sp12_h_l_21 <X> T_14_29.lc_trk_g1_6
 (25 7)  (733 471)  (733 471)  routing T_14_29.sp12_h_l_21 <X> T_14_29.lc_trk_g1_6
 (27 7)  (735 471)  (735 471)  routing T_14_29.lc_trk_g3_0 <X> T_14_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 471)  (736 471)  routing T_14_29.lc_trk_g3_0 <X> T_14_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 471)  (737 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 471)  (739 471)  routing T_14_29.lc_trk_g1_7 <X> T_14_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 471)  (744 471)  LC_3 Logic Functioning bit
 (37 7)  (745 471)  (745 471)  LC_3 Logic Functioning bit
 (38 7)  (746 471)  (746 471)  LC_3 Logic Functioning bit
 (42 7)  (750 471)  (750 471)  LC_3 Logic Functioning bit
 (4 8)  (712 472)  (712 472)  routing T_14_29.sp4_h_l_37 <X> T_14_29.sp4_v_b_6
 (6 8)  (714 472)  (714 472)  routing T_14_29.sp4_h_l_37 <X> T_14_29.sp4_v_b_6
 (12 8)  (720 472)  (720 472)  routing T_14_29.sp4_v_b_2 <X> T_14_29.sp4_h_r_8
 (13 8)  (721 472)  (721 472)  routing T_14_29.sp4_h_l_45 <X> T_14_29.sp4_v_b_8
 (21 8)  (729 472)  (729 472)  routing T_14_29.sp4_h_r_43 <X> T_14_29.lc_trk_g2_3
 (22 8)  (730 472)  (730 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 472)  (731 472)  routing T_14_29.sp4_h_r_43 <X> T_14_29.lc_trk_g2_3
 (24 8)  (732 472)  (732 472)  routing T_14_29.sp4_h_r_43 <X> T_14_29.lc_trk_g2_3
 (25 8)  (733 472)  (733 472)  routing T_14_29.sp4_v_b_26 <X> T_14_29.lc_trk_g2_2
 (5 9)  (713 473)  (713 473)  routing T_14_29.sp4_h_l_37 <X> T_14_29.sp4_v_b_6
 (11 9)  (719 473)  (719 473)  routing T_14_29.sp4_v_b_2 <X> T_14_29.sp4_h_r_8
 (12 9)  (720 473)  (720 473)  routing T_14_29.sp4_h_l_45 <X> T_14_29.sp4_v_b_8
 (13 9)  (721 473)  (721 473)  routing T_14_29.sp4_v_b_2 <X> T_14_29.sp4_h_r_8
 (14 9)  (722 473)  (722 473)  routing T_14_29.tnl_op_0 <X> T_14_29.lc_trk_g2_0
 (15 9)  (723 473)  (723 473)  routing T_14_29.tnl_op_0 <X> T_14_29.lc_trk_g2_0
 (17 9)  (725 473)  (725 473)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (729 473)  (729 473)  routing T_14_29.sp4_h_r_43 <X> T_14_29.lc_trk_g2_3
 (22 9)  (730 473)  (730 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (731 473)  (731 473)  routing T_14_29.sp4_v_b_26 <X> T_14_29.lc_trk_g2_2
 (8 10)  (716 474)  (716 474)  routing T_14_29.sp4_v_t_36 <X> T_14_29.sp4_h_l_42
 (9 10)  (717 474)  (717 474)  routing T_14_29.sp4_v_t_36 <X> T_14_29.sp4_h_l_42
 (10 10)  (718 474)  (718 474)  routing T_14_29.sp4_v_t_36 <X> T_14_29.sp4_h_l_42
 (16 10)  (724 474)  (724 474)  routing T_14_29.sp4_v_b_37 <X> T_14_29.lc_trk_g2_5
 (17 10)  (725 474)  (725 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 474)  (726 474)  routing T_14_29.sp4_v_b_37 <X> T_14_29.lc_trk_g2_5
 (21 10)  (729 474)  (729 474)  routing T_14_29.wire_logic_cluster/lc_7/out <X> T_14_29.lc_trk_g2_7
 (22 10)  (730 474)  (730 474)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 474)  (733 474)  routing T_14_29.sp4_h_r_46 <X> T_14_29.lc_trk_g2_6
 (26 10)  (734 474)  (734 474)  routing T_14_29.lc_trk_g1_6 <X> T_14_29.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 474)  (737 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 474)  (740 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (746 474)  (746 474)  LC_5 Logic Functioning bit
 (39 10)  (747 474)  (747 474)  LC_5 Logic Functioning bit
 (42 10)  (750 474)  (750 474)  LC_5 Logic Functioning bit
 (43 10)  (751 474)  (751 474)  LC_5 Logic Functioning bit
 (18 11)  (726 475)  (726 475)  routing T_14_29.sp4_v_b_37 <X> T_14_29.lc_trk_g2_5
 (22 11)  (730 475)  (730 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 475)  (731 475)  routing T_14_29.sp4_h_r_46 <X> T_14_29.lc_trk_g2_6
 (24 11)  (732 475)  (732 475)  routing T_14_29.sp4_h_r_46 <X> T_14_29.lc_trk_g2_6
 (25 11)  (733 475)  (733 475)  routing T_14_29.sp4_h_r_46 <X> T_14_29.lc_trk_g2_6
 (26 11)  (734 475)  (734 475)  routing T_14_29.lc_trk_g1_6 <X> T_14_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 475)  (735 475)  routing T_14_29.lc_trk_g1_6 <X> T_14_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 475)  (737 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 475)  (739 475)  routing T_14_29.lc_trk_g0_2 <X> T_14_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 475)  (740 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 475)  (741 475)  routing T_14_29.lc_trk_g3_2 <X> T_14_29.input_2_5
 (34 11)  (742 475)  (742 475)  routing T_14_29.lc_trk_g3_2 <X> T_14_29.input_2_5
 (35 11)  (743 475)  (743 475)  routing T_14_29.lc_trk_g3_2 <X> T_14_29.input_2_5
 (36 11)  (744 475)  (744 475)  LC_5 Logic Functioning bit
 (37 11)  (745 475)  (745 475)  LC_5 Logic Functioning bit
 (40 11)  (748 475)  (748 475)  LC_5 Logic Functioning bit
 (41 11)  (749 475)  (749 475)  LC_5 Logic Functioning bit
 (48 11)  (756 475)  (756 475)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (723 476)  (723 476)  routing T_14_29.sp4_h_r_33 <X> T_14_29.lc_trk_g3_1
 (16 12)  (724 476)  (724 476)  routing T_14_29.sp4_h_r_33 <X> T_14_29.lc_trk_g3_1
 (17 12)  (725 476)  (725 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 476)  (726 476)  routing T_14_29.sp4_h_r_33 <X> T_14_29.lc_trk_g3_1
 (25 12)  (733 476)  (733 476)  routing T_14_29.sp4_h_r_42 <X> T_14_29.lc_trk_g3_2
 (31 12)  (739 476)  (739 476)  routing T_14_29.lc_trk_g2_5 <X> T_14_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 476)  (740 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 476)  (741 476)  routing T_14_29.lc_trk_g2_5 <X> T_14_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 476)  (744 476)  LC_6 Logic Functioning bit
 (41 12)  (749 476)  (749 476)  LC_6 Logic Functioning bit
 (50 12)  (758 476)  (758 476)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (761 476)  (761 476)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (723 477)  (723 477)  routing T_14_29.tnr_op_0 <X> T_14_29.lc_trk_g3_0
 (17 13)  (725 477)  (725 477)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (730 477)  (730 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 477)  (731 477)  routing T_14_29.sp4_h_r_42 <X> T_14_29.lc_trk_g3_2
 (24 13)  (732 477)  (732 477)  routing T_14_29.sp4_h_r_42 <X> T_14_29.lc_trk_g3_2
 (25 13)  (733 477)  (733 477)  routing T_14_29.sp4_h_r_42 <X> T_14_29.lc_trk_g3_2
 (26 13)  (734 477)  (734 477)  routing T_14_29.lc_trk_g2_2 <X> T_14_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 477)  (736 477)  routing T_14_29.lc_trk_g2_2 <X> T_14_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 477)  (737 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 477)  (745 477)  LC_6 Logic Functioning bit
 (40 13)  (748 477)  (748 477)  LC_6 Logic Functioning bit
 (2 14)  (710 478)  (710 478)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (22 14)  (730 478)  (730 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 478)  (733 478)  routing T_14_29.sp4_v_b_38 <X> T_14_29.lc_trk_g3_6
 (26 14)  (734 478)  (734 478)  routing T_14_29.lc_trk_g2_7 <X> T_14_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 478)  (735 478)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 478)  (736 478)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 478)  (737 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 478)  (738 478)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 478)  (739 478)  routing T_14_29.lc_trk_g2_6 <X> T_14_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 478)  (740 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 478)  (741 478)  routing T_14_29.lc_trk_g2_6 <X> T_14_29.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 478)  (743 478)  routing T_14_29.lc_trk_g0_5 <X> T_14_29.input_2_7
 (36 14)  (744 478)  (744 478)  LC_7 Logic Functioning bit
 (45 14)  (753 478)  (753 478)  LC_7 Logic Functioning bit
 (21 15)  (729 479)  (729 479)  routing T_14_29.sp4_r_v_b_47 <X> T_14_29.lc_trk_g3_7
 (22 15)  (730 479)  (730 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 479)  (731 479)  routing T_14_29.sp4_v_b_38 <X> T_14_29.lc_trk_g3_6
 (25 15)  (733 479)  (733 479)  routing T_14_29.sp4_v_b_38 <X> T_14_29.lc_trk_g3_6
 (26 15)  (734 479)  (734 479)  routing T_14_29.lc_trk_g2_7 <X> T_14_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 479)  (736 479)  routing T_14_29.lc_trk_g2_7 <X> T_14_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 479)  (737 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 479)  (738 479)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 479)  (739 479)  routing T_14_29.lc_trk_g2_6 <X> T_14_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 479)  (740 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (744 479)  (744 479)  LC_7 Logic Functioning bit
 (37 15)  (745 479)  (745 479)  LC_7 Logic Functioning bit
 (39 15)  (747 479)  (747 479)  LC_7 Logic Functioning bit
 (40 15)  (748 479)  (748 479)  LC_7 Logic Functioning bit
 (42 15)  (750 479)  (750 479)  LC_7 Logic Functioning bit


LogicTile_15_29

 (8 0)  (770 464)  (770 464)  routing T_15_29.sp4_v_b_1 <X> T_15_29.sp4_h_r_1
 (9 0)  (771 464)  (771 464)  routing T_15_29.sp4_v_b_1 <X> T_15_29.sp4_h_r_1
 (21 0)  (783 464)  (783 464)  routing T_15_29.lft_op_3 <X> T_15_29.lc_trk_g0_3
 (22 0)  (784 464)  (784 464)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 464)  (786 464)  routing T_15_29.lft_op_3 <X> T_15_29.lc_trk_g0_3
 (25 0)  (787 464)  (787 464)  routing T_15_29.bnr_op_2 <X> T_15_29.lc_trk_g0_2
 (22 1)  (784 465)  (784 465)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (787 465)  (787 465)  routing T_15_29.bnr_op_2 <X> T_15_29.lc_trk_g0_2
 (0 2)  (762 466)  (762 466)  routing T_15_29.glb_netwk_3 <X> T_15_29.wire_logic_cluster/lc_7/clk
 (2 2)  (764 466)  (764 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (767 466)  (767 466)  routing T_15_29.sp4_v_t_43 <X> T_15_29.sp4_h_l_37
 (9 2)  (771 466)  (771 466)  routing T_15_29.sp4_h_r_10 <X> T_15_29.sp4_h_l_36
 (10 2)  (772 466)  (772 466)  routing T_15_29.sp4_h_r_10 <X> T_15_29.sp4_h_l_36
 (28 2)  (790 466)  (790 466)  routing T_15_29.lc_trk_g2_2 <X> T_15_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 466)  (791 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 466)  (794 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 466)  (796 466)  routing T_15_29.lc_trk_g1_1 <X> T_15_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 466)  (798 466)  LC_1 Logic Functioning bit
 (38 2)  (800 466)  (800 466)  LC_1 Logic Functioning bit
 (0 3)  (762 467)  (762 467)  routing T_15_29.glb_netwk_3 <X> T_15_29.wire_logic_cluster/lc_7/clk
 (4 3)  (766 467)  (766 467)  routing T_15_29.sp4_v_t_43 <X> T_15_29.sp4_h_l_37
 (6 3)  (768 467)  (768 467)  routing T_15_29.sp4_v_t_43 <X> T_15_29.sp4_h_l_37
 (14 3)  (776 467)  (776 467)  routing T_15_29.top_op_4 <X> T_15_29.lc_trk_g0_4
 (15 3)  (777 467)  (777 467)  routing T_15_29.top_op_4 <X> T_15_29.lc_trk_g0_4
 (17 3)  (779 467)  (779 467)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (784 467)  (784 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (785 467)  (785 467)  routing T_15_29.sp4_h_r_6 <X> T_15_29.lc_trk_g0_6
 (24 3)  (786 467)  (786 467)  routing T_15_29.sp4_h_r_6 <X> T_15_29.lc_trk_g0_6
 (25 3)  (787 467)  (787 467)  routing T_15_29.sp4_h_r_6 <X> T_15_29.lc_trk_g0_6
 (30 3)  (792 467)  (792 467)  routing T_15_29.lc_trk_g2_2 <X> T_15_29.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 467)  (798 467)  LC_1 Logic Functioning bit
 (38 3)  (800 467)  (800 467)  LC_1 Logic Functioning bit
 (2 4)  (764 468)  (764 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 4)  (770 468)  (770 468)  routing T_15_29.sp4_h_l_45 <X> T_15_29.sp4_h_r_4
 (10 4)  (772 468)  (772 468)  routing T_15_29.sp4_h_l_45 <X> T_15_29.sp4_h_r_4
 (15 4)  (777 468)  (777 468)  routing T_15_29.bot_op_1 <X> T_15_29.lc_trk_g1_1
 (17 4)  (779 468)  (779 468)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (790 468)  (790 468)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 468)  (791 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 468)  (792 468)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 468)  (794 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (799 468)  (799 468)  LC_2 Logic Functioning bit
 (39 4)  (801 468)  (801 468)  LC_2 Logic Functioning bit
 (42 4)  (804 468)  (804 468)  LC_2 Logic Functioning bit
 (45 4)  (807 468)  (807 468)  LC_2 Logic Functioning bit
 (11 5)  (773 469)  (773 469)  routing T_15_29.sp4_h_l_40 <X> T_15_29.sp4_h_r_5
 (14 5)  (776 469)  (776 469)  routing T_15_29.top_op_0 <X> T_15_29.lc_trk_g1_0
 (15 5)  (777 469)  (777 469)  routing T_15_29.top_op_0 <X> T_15_29.lc_trk_g1_0
 (17 5)  (779 469)  (779 469)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 5)  (789 469)  (789 469)  routing T_15_29.lc_trk_g1_1 <X> T_15_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 469)  (791 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 469)  (792 469)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 469)  (793 469)  routing T_15_29.lc_trk_g0_3 <X> T_15_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 469)  (794 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 469)  (795 469)  routing T_15_29.lc_trk_g2_2 <X> T_15_29.input_2_2
 (35 5)  (797 469)  (797 469)  routing T_15_29.lc_trk_g2_2 <X> T_15_29.input_2_2
 (39 5)  (801 469)  (801 469)  LC_2 Logic Functioning bit
 (48 5)  (810 469)  (810 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (813 469)  (813 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (772 470)  (772 470)  routing T_15_29.sp4_v_b_11 <X> T_15_29.sp4_h_l_41
 (21 6)  (783 470)  (783 470)  routing T_15_29.sp4_v_b_15 <X> T_15_29.lc_trk_g1_7
 (22 6)  (784 470)  (784 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 470)  (785 470)  routing T_15_29.sp4_v_b_15 <X> T_15_29.lc_trk_g1_7
 (29 6)  (791 470)  (791 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 470)  (793 470)  routing T_15_29.lc_trk_g0_4 <X> T_15_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 470)  (794 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (803 470)  (803 470)  LC_3 Logic Functioning bit
 (43 6)  (805 470)  (805 470)  LC_3 Logic Functioning bit
 (45 6)  (807 470)  (807 470)  LC_3 Logic Functioning bit
 (21 7)  (783 471)  (783 471)  routing T_15_29.sp4_v_b_15 <X> T_15_29.lc_trk_g1_7
 (30 7)  (792 471)  (792 471)  routing T_15_29.lc_trk_g0_2 <X> T_15_29.wire_logic_cluster/lc_3/in_1
 (41 7)  (803 471)  (803 471)  LC_3 Logic Functioning bit
 (43 7)  (805 471)  (805 471)  LC_3 Logic Functioning bit
 (11 8)  (773 472)  (773 472)  routing T_15_29.sp4_v_t_37 <X> T_15_29.sp4_v_b_8
 (13 8)  (775 472)  (775 472)  routing T_15_29.sp4_v_t_37 <X> T_15_29.sp4_v_b_8
 (25 8)  (787 472)  (787 472)  routing T_15_29.wire_logic_cluster/lc_2/out <X> T_15_29.lc_trk_g2_2
 (26 8)  (788 472)  (788 472)  routing T_15_29.lc_trk_g2_6 <X> T_15_29.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 472)  (790 472)  routing T_15_29.lc_trk_g2_5 <X> T_15_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 472)  (791 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 472)  (792 472)  routing T_15_29.lc_trk_g2_5 <X> T_15_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 472)  (793 472)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 472)  (794 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 472)  (795 472)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 472)  (796 472)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 472)  (798 472)  LC_4 Logic Functioning bit
 (38 8)  (800 472)  (800 472)  LC_4 Logic Functioning bit
 (41 8)  (803 472)  (803 472)  LC_4 Logic Functioning bit
 (43 8)  (805 472)  (805 472)  LC_4 Logic Functioning bit
 (9 9)  (771 473)  (771 473)  routing T_15_29.sp4_v_t_46 <X> T_15_29.sp4_v_b_7
 (10 9)  (772 473)  (772 473)  routing T_15_29.sp4_v_t_46 <X> T_15_29.sp4_v_b_7
 (22 9)  (784 473)  (784 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 473)  (788 473)  routing T_15_29.lc_trk_g2_6 <X> T_15_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 473)  (790 473)  routing T_15_29.lc_trk_g2_6 <X> T_15_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 473)  (791 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 473)  (793 473)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 473)  (799 473)  LC_4 Logic Functioning bit
 (39 9)  (801 473)  (801 473)  LC_4 Logic Functioning bit
 (41 9)  (803 473)  (803 473)  LC_4 Logic Functioning bit
 (43 9)  (805 473)  (805 473)  LC_4 Logic Functioning bit
 (15 10)  (777 474)  (777 474)  routing T_15_29.sp4_h_l_16 <X> T_15_29.lc_trk_g2_5
 (16 10)  (778 474)  (778 474)  routing T_15_29.sp4_h_l_16 <X> T_15_29.lc_trk_g2_5
 (17 10)  (779 474)  (779 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (784 474)  (784 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (788 474)  (788 474)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 474)  (791 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 474)  (792 474)  routing T_15_29.lc_trk_g0_6 <X> T_15_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 474)  (793 474)  routing T_15_29.lc_trk_g1_7 <X> T_15_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 474)  (794 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 474)  (796 474)  routing T_15_29.lc_trk_g1_7 <X> T_15_29.wire_logic_cluster/lc_5/in_3
 (42 10)  (804 474)  (804 474)  LC_5 Logic Functioning bit
 (43 10)  (805 474)  (805 474)  LC_5 Logic Functioning bit
 (50 10)  (812 474)  (812 474)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (780 475)  (780 475)  routing T_15_29.sp4_h_l_16 <X> T_15_29.lc_trk_g2_5
 (22 11)  (784 475)  (784 475)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (785 475)  (785 475)  routing T_15_29.sp12_v_b_14 <X> T_15_29.lc_trk_g2_6
 (26 11)  (788 475)  (788 475)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 475)  (789 475)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 475)  (790 475)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 475)  (791 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 475)  (792 475)  routing T_15_29.lc_trk_g0_6 <X> T_15_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 475)  (793 475)  routing T_15_29.lc_trk_g1_7 <X> T_15_29.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 475)  (798 475)  LC_5 Logic Functioning bit
 (38 11)  (800 475)  (800 475)  LC_5 Logic Functioning bit
 (42 11)  (804 475)  (804 475)  LC_5 Logic Functioning bit
 (43 11)  (805 475)  (805 475)  LC_5 Logic Functioning bit
 (4 12)  (766 476)  (766 476)  routing T_15_29.sp4_h_l_38 <X> T_15_29.sp4_v_b_9
 (6 12)  (768 476)  (768 476)  routing T_15_29.sp4_h_l_38 <X> T_15_29.sp4_v_b_9
 (22 12)  (784 476)  (784 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 476)  (785 476)  routing T_15_29.sp4_v_t_30 <X> T_15_29.lc_trk_g3_3
 (24 12)  (786 476)  (786 476)  routing T_15_29.sp4_v_t_30 <X> T_15_29.lc_trk_g3_3
 (27 12)  (789 476)  (789 476)  routing T_15_29.lc_trk_g1_0 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 476)  (791 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 476)  (793 476)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 476)  (794 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 476)  (795 476)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_6/in_3
 (51 12)  (813 476)  (813 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (814 476)  (814 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (767 477)  (767 477)  routing T_15_29.sp4_h_l_38 <X> T_15_29.sp4_v_b_9
 (26 13)  (788 477)  (788 477)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 477)  (789 477)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 477)  (790 477)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 477)  (791 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 477)  (793 477)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 477)  (794 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (795 477)  (795 477)  routing T_15_29.lc_trk_g2_2 <X> T_15_29.input_2_6
 (35 13)  (797 477)  (797 477)  routing T_15_29.lc_trk_g2_2 <X> T_15_29.input_2_6
 (40 13)  (802 477)  (802 477)  LC_6 Logic Functioning bit
 (51 13)  (813 477)  (813 477)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (814 477)  (814 477)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (28 14)  (790 478)  (790 478)  routing T_15_29.lc_trk_g2_2 <X> T_15_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 478)  (791 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 478)  (794 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 478)  (795 478)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 478)  (796 478)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 478)  (799 478)  LC_7 Logic Functioning bit
 (39 14)  (801 478)  (801 478)  LC_7 Logic Functioning bit
 (51 14)  (813 478)  (813 478)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (784 479)  (784 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (30 15)  (792 479)  (792 479)  routing T_15_29.lc_trk_g2_2 <X> T_15_29.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 479)  (793 479)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 479)  (799 479)  LC_7 Logic Functioning bit
 (39 15)  (801 479)  (801 479)  LC_7 Logic Functioning bit


LogicTile_16_29

 (15 0)  (831 464)  (831 464)  routing T_16_29.bot_op_1 <X> T_16_29.lc_trk_g0_1
 (17 0)  (833 464)  (833 464)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (842 464)  (842 464)  routing T_16_29.lc_trk_g3_5 <X> T_16_29.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 464)  (844 464)  routing T_16_29.lc_trk_g2_5 <X> T_16_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 464)  (845 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 464)  (846 464)  routing T_16_29.lc_trk_g2_5 <X> T_16_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 464)  (848 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (851 464)  (851 464)  routing T_16_29.lc_trk_g1_7 <X> T_16_29.input_2_0
 (36 0)  (852 464)  (852 464)  LC_0 Logic Functioning bit
 (39 0)  (855 464)  (855 464)  LC_0 Logic Functioning bit
 (41 0)  (857 464)  (857 464)  LC_0 Logic Functioning bit
 (43 0)  (859 464)  (859 464)  LC_0 Logic Functioning bit
 (17 1)  (833 465)  (833 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 1)  (843 465)  (843 465)  routing T_16_29.lc_trk_g3_5 <X> T_16_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 465)  (844 465)  routing T_16_29.lc_trk_g3_5 <X> T_16_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 465)  (845 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 465)  (848 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 465)  (850 465)  routing T_16_29.lc_trk_g1_7 <X> T_16_29.input_2_0
 (35 1)  (851 465)  (851 465)  routing T_16_29.lc_trk_g1_7 <X> T_16_29.input_2_0
 (37 1)  (853 465)  (853 465)  LC_0 Logic Functioning bit
 (39 1)  (855 465)  (855 465)  LC_0 Logic Functioning bit
 (41 1)  (857 465)  (857 465)  LC_0 Logic Functioning bit
 (42 1)  (858 465)  (858 465)  LC_0 Logic Functioning bit
 (49 1)  (865 465)  (865 465)  Carry_In_Mux bit 

 (0 2)  (816 466)  (816 466)  routing T_16_29.glb_netwk_3 <X> T_16_29.wire_logic_cluster/lc_7/clk
 (2 2)  (818 466)  (818 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (838 466)  (838 466)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (839 466)  (839 466)  routing T_16_29.sp12_h_l_12 <X> T_16_29.lc_trk_g0_7
 (0 3)  (816 467)  (816 467)  routing T_16_29.glb_netwk_3 <X> T_16_29.wire_logic_cluster/lc_7/clk
 (2 4)  (818 468)  (818 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (837 468)  (837 468)  routing T_16_29.sp4_h_r_11 <X> T_16_29.lc_trk_g1_3
 (22 4)  (838 468)  (838 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 468)  (839 468)  routing T_16_29.sp4_h_r_11 <X> T_16_29.lc_trk_g1_3
 (24 4)  (840 468)  (840 468)  routing T_16_29.sp4_h_r_11 <X> T_16_29.lc_trk_g1_3
 (29 4)  (845 468)  (845 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 468)  (846 468)  routing T_16_29.lc_trk_g0_7 <X> T_16_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 468)  (848 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 468)  (849 468)  routing T_16_29.lc_trk_g3_0 <X> T_16_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 468)  (850 468)  routing T_16_29.lc_trk_g3_0 <X> T_16_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 468)  (852 468)  LC_2 Logic Functioning bit
 (37 4)  (853 468)  (853 468)  LC_2 Logic Functioning bit
 (38 4)  (854 468)  (854 468)  LC_2 Logic Functioning bit
 (39 4)  (855 468)  (855 468)  LC_2 Logic Functioning bit
 (48 4)  (864 468)  (864 468)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (29 5)  (845 469)  (845 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 469)  (846 469)  routing T_16_29.lc_trk_g0_7 <X> T_16_29.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 469)  (856 469)  LC_2 Logic Functioning bit
 (41 5)  (857 469)  (857 469)  LC_2 Logic Functioning bit
 (42 5)  (858 469)  (858 469)  LC_2 Logic Functioning bit
 (43 5)  (859 469)  (859 469)  LC_2 Logic Functioning bit
 (21 6)  (837 470)  (837 470)  routing T_16_29.sp4_v_b_15 <X> T_16_29.lc_trk_g1_7
 (22 6)  (838 470)  (838 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 470)  (839 470)  routing T_16_29.sp4_v_b_15 <X> T_16_29.lc_trk_g1_7
 (27 6)  (843 470)  (843 470)  routing T_16_29.lc_trk_g1_3 <X> T_16_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 470)  (845 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 470)  (848 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 470)  (849 470)  routing T_16_29.lc_trk_g2_0 <X> T_16_29.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 470)  (853 470)  LC_3 Logic Functioning bit
 (39 6)  (855 470)  (855 470)  LC_3 Logic Functioning bit
 (41 6)  (857 470)  (857 470)  LC_3 Logic Functioning bit
 (43 6)  (859 470)  (859 470)  LC_3 Logic Functioning bit
 (46 6)  (862 470)  (862 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (837 471)  (837 471)  routing T_16_29.sp4_v_b_15 <X> T_16_29.lc_trk_g1_7
 (30 7)  (846 471)  (846 471)  routing T_16_29.lc_trk_g1_3 <X> T_16_29.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 471)  (853 471)  LC_3 Logic Functioning bit
 (39 7)  (855 471)  (855 471)  LC_3 Logic Functioning bit
 (41 7)  (857 471)  (857 471)  LC_3 Logic Functioning bit
 (43 7)  (859 471)  (859 471)  LC_3 Logic Functioning bit
 (14 8)  (830 472)  (830 472)  routing T_16_29.sp4_h_r_40 <X> T_16_29.lc_trk_g2_0
 (14 9)  (830 473)  (830 473)  routing T_16_29.sp4_h_r_40 <X> T_16_29.lc_trk_g2_0
 (15 9)  (831 473)  (831 473)  routing T_16_29.sp4_h_r_40 <X> T_16_29.lc_trk_g2_0
 (16 9)  (832 473)  (832 473)  routing T_16_29.sp4_h_r_40 <X> T_16_29.lc_trk_g2_0
 (17 9)  (833 473)  (833 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (3 10)  (819 474)  (819 474)  routing T_16_29.sp12_v_t_22 <X> T_16_29.sp12_h_l_22
 (15 10)  (831 474)  (831 474)  routing T_16_29.tnl_op_5 <X> T_16_29.lc_trk_g2_5
 (17 10)  (833 474)  (833 474)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (834 475)  (834 475)  routing T_16_29.tnl_op_5 <X> T_16_29.lc_trk_g2_5
 (14 12)  (830 476)  (830 476)  routing T_16_29.sp4_h_l_21 <X> T_16_29.lc_trk_g3_0
 (21 12)  (837 476)  (837 476)  routing T_16_29.sp4_v_t_22 <X> T_16_29.lc_trk_g3_3
 (22 12)  (838 476)  (838 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 476)  (839 476)  routing T_16_29.sp4_v_t_22 <X> T_16_29.lc_trk_g3_3
 (29 12)  (845 476)  (845 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 476)  (847 476)  routing T_16_29.lc_trk_g3_4 <X> T_16_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 476)  (848 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 476)  (849 476)  routing T_16_29.lc_trk_g3_4 <X> T_16_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 476)  (850 476)  routing T_16_29.lc_trk_g3_4 <X> T_16_29.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 476)  (857 476)  LC_6 Logic Functioning bit
 (43 12)  (859 476)  (859 476)  LC_6 Logic Functioning bit
 (45 12)  (861 476)  (861 476)  LC_6 Logic Functioning bit
 (15 13)  (831 477)  (831 477)  routing T_16_29.sp4_h_l_21 <X> T_16_29.lc_trk_g3_0
 (16 13)  (832 477)  (832 477)  routing T_16_29.sp4_h_l_21 <X> T_16_29.lc_trk_g3_0
 (17 13)  (833 477)  (833 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (837 477)  (837 477)  routing T_16_29.sp4_v_t_22 <X> T_16_29.lc_trk_g3_3
 (41 13)  (857 477)  (857 477)  LC_6 Logic Functioning bit
 (43 13)  (859 477)  (859 477)  LC_6 Logic Functioning bit
 (13 14)  (829 478)  (829 478)  routing T_16_29.sp4_h_r_11 <X> T_16_29.sp4_v_t_46
 (15 14)  (831 478)  (831 478)  routing T_16_29.tnl_op_5 <X> T_16_29.lc_trk_g3_5
 (17 14)  (833 478)  (833 478)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (842 478)  (842 478)  routing T_16_29.lc_trk_g3_4 <X> T_16_29.wire_logic_cluster/lc_7/in_0
 (32 14)  (848 478)  (848 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 478)  (849 478)  routing T_16_29.lc_trk_g3_3 <X> T_16_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 478)  (850 478)  routing T_16_29.lc_trk_g3_3 <X> T_16_29.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 478)  (853 478)  LC_7 Logic Functioning bit
 (39 14)  (855 478)  (855 478)  LC_7 Logic Functioning bit
 (45 14)  (861 478)  (861 478)  LC_7 Logic Functioning bit
 (53 14)  (869 478)  (869 478)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (12 15)  (828 479)  (828 479)  routing T_16_29.sp4_h_r_11 <X> T_16_29.sp4_v_t_46
 (14 15)  (830 479)  (830 479)  routing T_16_29.tnl_op_4 <X> T_16_29.lc_trk_g3_4
 (15 15)  (831 479)  (831 479)  routing T_16_29.tnl_op_4 <X> T_16_29.lc_trk_g3_4
 (17 15)  (833 479)  (833 479)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (834 479)  (834 479)  routing T_16_29.tnl_op_5 <X> T_16_29.lc_trk_g3_5
 (27 15)  (843 479)  (843 479)  routing T_16_29.lc_trk_g3_4 <X> T_16_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 479)  (844 479)  routing T_16_29.lc_trk_g3_4 <X> T_16_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 479)  (845 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 479)  (847 479)  routing T_16_29.lc_trk_g3_3 <X> T_16_29.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 479)  (852 479)  LC_7 Logic Functioning bit
 (38 15)  (854 479)  (854 479)  LC_7 Logic Functioning bit


LogicTile_17_29

 (15 0)  (889 464)  (889 464)  routing T_17_29.sp4_v_b_17 <X> T_17_29.lc_trk_g0_1
 (16 0)  (890 464)  (890 464)  routing T_17_29.sp4_v_b_17 <X> T_17_29.lc_trk_g0_1
 (17 0)  (891 464)  (891 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (895 464)  (895 464)  routing T_17_29.wire_logic_cluster/lc_3/out <X> T_17_29.lc_trk_g0_3
 (22 0)  (896 464)  (896 464)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (899 464)  (899 464)  routing T_17_29.wire_logic_cluster/lc_2/out <X> T_17_29.lc_trk_g0_2
 (26 0)  (900 464)  (900 464)  routing T_17_29.lc_trk_g2_4 <X> T_17_29.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 464)  (902 464)  routing T_17_29.lc_trk_g2_1 <X> T_17_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 464)  (903 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 464)  (906 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 464)  (907 464)  routing T_17_29.lc_trk_g3_0 <X> T_17_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 464)  (908 464)  routing T_17_29.lc_trk_g3_0 <X> T_17_29.wire_logic_cluster/lc_0/in_3
 (38 0)  (912 464)  (912 464)  LC_0 Logic Functioning bit
 (39 0)  (913 464)  (913 464)  LC_0 Logic Functioning bit
 (42 0)  (916 464)  (916 464)  LC_0 Logic Functioning bit
 (43 0)  (917 464)  (917 464)  LC_0 Logic Functioning bit
 (22 1)  (896 465)  (896 465)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (902 465)  (902 465)  routing T_17_29.lc_trk_g2_4 <X> T_17_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 465)  (903 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 465)  (906 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (909 465)  (909 465)  routing T_17_29.lc_trk_g0_2 <X> T_17_29.input_2_0
 (36 1)  (910 465)  (910 465)  LC_0 Logic Functioning bit
 (37 1)  (911 465)  (911 465)  LC_0 Logic Functioning bit
 (40 1)  (914 465)  (914 465)  LC_0 Logic Functioning bit
 (41 1)  (915 465)  (915 465)  LC_0 Logic Functioning bit
 (0 2)  (874 466)  (874 466)  routing T_17_29.glb_netwk_3 <X> T_17_29.wire_logic_cluster/lc_7/clk
 (2 2)  (876 466)  (876 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (877 466)  (877 466)  routing T_17_29.sp12_v_t_23 <X> T_17_29.sp12_h_l_23
 (5 2)  (879 466)  (879 466)  routing T_17_29.sp4_v_t_43 <X> T_17_29.sp4_h_l_37
 (6 2)  (880 466)  (880 466)  routing T_17_29.sp4_h_l_42 <X> T_17_29.sp4_v_t_37
 (15 2)  (889 466)  (889 466)  routing T_17_29.sp4_v_b_21 <X> T_17_29.lc_trk_g0_5
 (16 2)  (890 466)  (890 466)  routing T_17_29.sp4_v_b_21 <X> T_17_29.lc_trk_g0_5
 (17 2)  (891 466)  (891 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (900 466)  (900 466)  routing T_17_29.lc_trk_g3_6 <X> T_17_29.wire_logic_cluster/lc_1/in_0
 (32 2)  (906 466)  (906 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 466)  (907 466)  routing T_17_29.lc_trk_g2_2 <X> T_17_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 466)  (910 466)  LC_1 Logic Functioning bit
 (39 2)  (913 466)  (913 466)  LC_1 Logic Functioning bit
 (41 2)  (915 466)  (915 466)  LC_1 Logic Functioning bit
 (42 2)  (916 466)  (916 466)  LC_1 Logic Functioning bit
 (45 2)  (919 466)  (919 466)  LC_1 Logic Functioning bit
 (48 2)  (922 466)  (922 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (924 466)  (924 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 467)  (874 467)  routing T_17_29.glb_netwk_3 <X> T_17_29.wire_logic_cluster/lc_7/clk
 (4 3)  (878 467)  (878 467)  routing T_17_29.sp4_v_t_43 <X> T_17_29.sp4_h_l_37
 (6 3)  (880 467)  (880 467)  routing T_17_29.sp4_v_t_43 <X> T_17_29.sp4_h_l_37
 (26 3)  (900 467)  (900 467)  routing T_17_29.lc_trk_g3_6 <X> T_17_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 467)  (901 467)  routing T_17_29.lc_trk_g3_6 <X> T_17_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 467)  (902 467)  routing T_17_29.lc_trk_g3_6 <X> T_17_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 467)  (903 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 467)  (905 467)  routing T_17_29.lc_trk_g2_2 <X> T_17_29.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 467)  (911 467)  LC_1 Logic Functioning bit
 (38 3)  (912 467)  (912 467)  LC_1 Logic Functioning bit
 (40 3)  (914 467)  (914 467)  LC_1 Logic Functioning bit
 (43 3)  (917 467)  (917 467)  LC_1 Logic Functioning bit
 (47 3)  (921 467)  (921 467)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (922 467)  (922 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (874 468)  (874 468)  routing T_17_29.lc_trk_g3_3 <X> T_17_29.wire_logic_cluster/lc_7/cen
 (1 4)  (875 468)  (875 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (896 468)  (896 468)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 468)  (898 468)  routing T_17_29.bot_op_3 <X> T_17_29.lc_trk_g1_3
 (26 4)  (900 468)  (900 468)  routing T_17_29.lc_trk_g1_5 <X> T_17_29.wire_logic_cluster/lc_2/in_0
 (32 4)  (906 468)  (906 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (911 468)  (911 468)  LC_2 Logic Functioning bit
 (39 4)  (913 468)  (913 468)  LC_2 Logic Functioning bit
 (41 4)  (915 468)  (915 468)  LC_2 Logic Functioning bit
 (43 4)  (917 468)  (917 468)  LC_2 Logic Functioning bit
 (0 5)  (874 469)  (874 469)  routing T_17_29.lc_trk_g3_3 <X> T_17_29.wire_logic_cluster/lc_7/cen
 (1 5)  (875 469)  (875 469)  routing T_17_29.lc_trk_g3_3 <X> T_17_29.wire_logic_cluster/lc_7/cen
 (27 5)  (901 469)  (901 469)  routing T_17_29.lc_trk_g1_5 <X> T_17_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 469)  (903 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 469)  (905 469)  routing T_17_29.lc_trk_g0_3 <X> T_17_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 469)  (910 469)  LC_2 Logic Functioning bit
 (38 5)  (912 469)  (912 469)  LC_2 Logic Functioning bit
 (40 5)  (914 469)  (914 469)  LC_2 Logic Functioning bit
 (42 5)  (916 469)  (916 469)  LC_2 Logic Functioning bit
 (48 5)  (922 469)  (922 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (889 470)  (889 470)  routing T_17_29.bot_op_5 <X> T_17_29.lc_trk_g1_5
 (17 6)  (891 470)  (891 470)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (900 470)  (900 470)  routing T_17_29.lc_trk_g3_4 <X> T_17_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 470)  (901 470)  routing T_17_29.lc_trk_g1_5 <X> T_17_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 470)  (903 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 470)  (904 470)  routing T_17_29.lc_trk_g1_5 <X> T_17_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 470)  (905 470)  routing T_17_29.lc_trk_g3_5 <X> T_17_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 470)  (906 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 470)  (907 470)  routing T_17_29.lc_trk_g3_5 <X> T_17_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 470)  (908 470)  routing T_17_29.lc_trk_g3_5 <X> T_17_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 470)  (910 470)  LC_3 Logic Functioning bit
 (37 6)  (911 470)  (911 470)  LC_3 Logic Functioning bit
 (38 6)  (912 470)  (912 470)  LC_3 Logic Functioning bit
 (39 6)  (913 470)  (913 470)  LC_3 Logic Functioning bit
 (45 6)  (919 470)  (919 470)  LC_3 Logic Functioning bit
 (46 6)  (920 470)  (920 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (901 471)  (901 471)  routing T_17_29.lc_trk_g3_4 <X> T_17_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 471)  (902 471)  routing T_17_29.lc_trk_g3_4 <X> T_17_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 471)  (903 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (40 7)  (914 471)  (914 471)  LC_3 Logic Functioning bit
 (41 7)  (915 471)  (915 471)  LC_3 Logic Functioning bit
 (42 7)  (916 471)  (916 471)  LC_3 Logic Functioning bit
 (43 7)  (917 471)  (917 471)  LC_3 Logic Functioning bit
 (14 8)  (888 472)  (888 472)  routing T_17_29.sp4_h_r_40 <X> T_17_29.lc_trk_g2_0
 (15 8)  (889 472)  (889 472)  routing T_17_29.sp4_h_r_25 <X> T_17_29.lc_trk_g2_1
 (16 8)  (890 472)  (890 472)  routing T_17_29.sp4_h_r_25 <X> T_17_29.lc_trk_g2_1
 (17 8)  (891 472)  (891 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (895 472)  (895 472)  routing T_17_29.sp4_h_r_35 <X> T_17_29.lc_trk_g2_3
 (22 8)  (896 472)  (896 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 472)  (897 472)  routing T_17_29.sp4_h_r_35 <X> T_17_29.lc_trk_g2_3
 (24 8)  (898 472)  (898 472)  routing T_17_29.sp4_h_r_35 <X> T_17_29.lc_trk_g2_3
 (29 8)  (903 472)  (903 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 472)  (905 472)  routing T_17_29.lc_trk_g0_5 <X> T_17_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 472)  (906 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (911 472)  (911 472)  LC_4 Logic Functioning bit
 (39 8)  (913 472)  (913 472)  LC_4 Logic Functioning bit
 (41 8)  (915 472)  (915 472)  LC_4 Logic Functioning bit
 (43 8)  (917 472)  (917 472)  LC_4 Logic Functioning bit
 (14 9)  (888 473)  (888 473)  routing T_17_29.sp4_h_r_40 <X> T_17_29.lc_trk_g2_0
 (15 9)  (889 473)  (889 473)  routing T_17_29.sp4_h_r_40 <X> T_17_29.lc_trk_g2_0
 (16 9)  (890 473)  (890 473)  routing T_17_29.sp4_h_r_40 <X> T_17_29.lc_trk_g2_0
 (17 9)  (891 473)  (891 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (892 473)  (892 473)  routing T_17_29.sp4_h_r_25 <X> T_17_29.lc_trk_g2_1
 (22 9)  (896 473)  (896 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (37 9)  (911 473)  (911 473)  LC_4 Logic Functioning bit
 (39 9)  (913 473)  (913 473)  LC_4 Logic Functioning bit
 (41 9)  (915 473)  (915 473)  LC_4 Logic Functioning bit
 (43 9)  (917 473)  (917 473)  LC_4 Logic Functioning bit
 (27 10)  (901 474)  (901 474)  routing T_17_29.lc_trk_g1_3 <X> T_17_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 474)  (903 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 474)  (906 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 474)  (907 474)  routing T_17_29.lc_trk_g3_1 <X> T_17_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 474)  (908 474)  routing T_17_29.lc_trk_g3_1 <X> T_17_29.wire_logic_cluster/lc_5/in_3
 (38 10)  (912 474)  (912 474)  LC_5 Logic Functioning bit
 (39 10)  (913 474)  (913 474)  LC_5 Logic Functioning bit
 (42 10)  (916 474)  (916 474)  LC_5 Logic Functioning bit
 (43 10)  (917 474)  (917 474)  LC_5 Logic Functioning bit
 (45 10)  (919 474)  (919 474)  LC_5 Logic Functioning bit
 (50 10)  (924 474)  (924 474)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (888 475)  (888 475)  routing T_17_29.sp4_h_l_17 <X> T_17_29.lc_trk_g2_4
 (15 11)  (889 475)  (889 475)  routing T_17_29.sp4_h_l_17 <X> T_17_29.lc_trk_g2_4
 (16 11)  (890 475)  (890 475)  routing T_17_29.sp4_h_l_17 <X> T_17_29.lc_trk_g2_4
 (17 11)  (891 475)  (891 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (900 475)  (900 475)  routing T_17_29.lc_trk_g2_3 <X> T_17_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 475)  (902 475)  routing T_17_29.lc_trk_g2_3 <X> T_17_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 475)  (903 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 475)  (904 475)  routing T_17_29.lc_trk_g1_3 <X> T_17_29.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 475)  (910 475)  LC_5 Logic Functioning bit
 (37 11)  (911 475)  (911 475)  LC_5 Logic Functioning bit
 (40 11)  (914 475)  (914 475)  LC_5 Logic Functioning bit
 (41 11)  (915 475)  (915 475)  LC_5 Logic Functioning bit
 (52 11)  (926 475)  (926 475)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (891 476)  (891 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 476)  (892 476)  routing T_17_29.wire_logic_cluster/lc_1/out <X> T_17_29.lc_trk_g3_1
 (22 12)  (896 476)  (896 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 476)  (897 476)  routing T_17_29.sp4_v_t_30 <X> T_17_29.lc_trk_g3_3
 (24 12)  (898 476)  (898 476)  routing T_17_29.sp4_v_t_30 <X> T_17_29.lc_trk_g3_3
 (5 13)  (879 477)  (879 477)  routing T_17_29.sp4_h_r_9 <X> T_17_29.sp4_v_b_9
 (8 13)  (882 477)  (882 477)  routing T_17_29.sp4_h_l_47 <X> T_17_29.sp4_v_b_10
 (9 13)  (883 477)  (883 477)  routing T_17_29.sp4_h_l_47 <X> T_17_29.sp4_v_b_10
 (15 13)  (889 477)  (889 477)  routing T_17_29.sp4_v_t_29 <X> T_17_29.lc_trk_g3_0
 (16 13)  (890 477)  (890 477)  routing T_17_29.sp4_v_t_29 <X> T_17_29.lc_trk_g3_0
 (17 13)  (891 477)  (891 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (15 14)  (889 478)  (889 478)  routing T_17_29.sp4_h_l_16 <X> T_17_29.lc_trk_g3_5
 (16 14)  (890 478)  (890 478)  routing T_17_29.sp4_h_l_16 <X> T_17_29.lc_trk_g3_5
 (17 14)  (891 478)  (891 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (28 14)  (902 478)  (902 478)  routing T_17_29.lc_trk_g2_0 <X> T_17_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 478)  (903 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 478)  (906 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 478)  (907 478)  routing T_17_29.lc_trk_g2_2 <X> T_17_29.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 478)  (911 478)  LC_7 Logic Functioning bit
 (39 14)  (913 478)  (913 478)  LC_7 Logic Functioning bit
 (41 14)  (915 478)  (915 478)  LC_7 Logic Functioning bit
 (43 14)  (917 478)  (917 478)  LC_7 Logic Functioning bit
 (45 14)  (919 478)  (919 478)  LC_7 Logic Functioning bit
 (46 14)  (920 478)  (920 478)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (16 15)  (890 479)  (890 479)  routing T_17_29.sp12_v_b_12 <X> T_17_29.lc_trk_g3_4
 (17 15)  (891 479)  (891 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (892 479)  (892 479)  routing T_17_29.sp4_h_l_16 <X> T_17_29.lc_trk_g3_5
 (22 15)  (896 479)  (896 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (905 479)  (905 479)  routing T_17_29.lc_trk_g2_2 <X> T_17_29.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 479)  (911 479)  LC_7 Logic Functioning bit
 (39 15)  (913 479)  (913 479)  LC_7 Logic Functioning bit
 (41 15)  (915 479)  (915 479)  LC_7 Logic Functioning bit
 (43 15)  (917 479)  (917 479)  LC_7 Logic Functioning bit
 (51 15)  (925 479)  (925 479)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_29

 (2 8)  (930 472)  (930 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 9)  (936 473)  (936 473)  routing T_18_29.sp4_h_l_42 <X> T_18_29.sp4_v_b_7
 (9 9)  (937 473)  (937 473)  routing T_18_29.sp4_h_l_42 <X> T_18_29.sp4_v_b_7


LogicTile_19_29

 (8 1)  (990 465)  (990 465)  routing T_19_29.sp4_h_l_42 <X> T_19_29.sp4_v_b_1
 (9 1)  (991 465)  (991 465)  routing T_19_29.sp4_h_l_42 <X> T_19_29.sp4_v_b_1
 (10 1)  (992 465)  (992 465)  routing T_19_29.sp4_h_l_42 <X> T_19_29.sp4_v_b_1


IO_Tile_0_28

 (14 1)  (3 449)  (3 449)  routing T_0_28.span4_vert_t_12 <X> T_0_28.span4_vert_b_0
 (5 5)  (12 453)  (12 453)  routing T_0_28.span4_horz_20 <X> T_0_28.lc_trk_g0_4
 (6 5)  (11 453)  (11 453)  routing T_0_28.span4_horz_20 <X> T_0_28.lc_trk_g0_4
 (7 5)  (10 453)  (10 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (5 6)  (12 454)  (12 454)  routing T_0_28.span4_vert_b_15 <X> T_0_28.lc_trk_g0_7
 (7 6)  (10 454)  (10 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 454)  (9 454)  routing T_0_28.span4_vert_b_15 <X> T_0_28.lc_trk_g0_7
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g0_4 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_1_28

 (12 0)  (30 448)  (30 448)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_2
 (15 0)  (33 448)  (33 448)  routing T_1_28.sp4_h_r_9 <X> T_1_28.lc_trk_g0_1
 (16 0)  (34 448)  (34 448)  routing T_1_28.sp4_h_r_9 <X> T_1_28.lc_trk_g0_1
 (17 0)  (35 448)  (35 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (36 448)  (36 448)  routing T_1_28.sp4_h_r_9 <X> T_1_28.lc_trk_g0_1
 (29 0)  (47 448)  (47 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 448)  (49 448)  routing T_1_28.lc_trk_g3_4 <X> T_1_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 448)  (50 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 448)  (51 448)  routing T_1_28.lc_trk_g3_4 <X> T_1_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 448)  (52 448)  routing T_1_28.lc_trk_g3_4 <X> T_1_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 448)  (54 448)  LC_0 Logic Functioning bit
 (38 0)  (56 448)  (56 448)  LC_0 Logic Functioning bit
 (45 0)  (63 448)  (63 448)  LC_0 Logic Functioning bit
 (11 1)  (29 449)  (29 449)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_2
 (13 1)  (31 449)  (31 449)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_2
 (36 1)  (54 449)  (54 449)  LC_0 Logic Functioning bit
 (38 1)  (56 449)  (56 449)  LC_0 Logic Functioning bit
 (44 1)  (62 449)  (62 449)  LC_0 Logic Functioning bit
 (51 1)  (69 449)  (69 449)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (18 450)  (18 450)  routing T_1_28.glb_netwk_3 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (2 2)  (20 450)  (20 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (30 450)  (30 450)  routing T_1_28.sp4_v_t_45 <X> T_1_28.sp4_h_l_39
 (0 3)  (18 451)  (18 451)  routing T_1_28.glb_netwk_3 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (11 3)  (29 451)  (29 451)  routing T_1_28.sp4_v_t_45 <X> T_1_28.sp4_h_l_39
 (13 3)  (31 451)  (31 451)  routing T_1_28.sp4_v_t_45 <X> T_1_28.sp4_h_l_39
 (4 9)  (22 457)  (22 457)  routing T_1_28.sp4_h_l_47 <X> T_1_28.sp4_h_r_6
 (6 9)  (24 457)  (24 457)  routing T_1_28.sp4_h_l_47 <X> T_1_28.sp4_h_r_6
 (14 10)  (32 458)  (32 458)  routing T_1_28.sp4_h_r_36 <X> T_1_28.lc_trk_g2_4
 (15 11)  (33 459)  (33 459)  routing T_1_28.sp4_h_r_36 <X> T_1_28.lc_trk_g2_4
 (16 11)  (34 459)  (34 459)  routing T_1_28.sp4_h_r_36 <X> T_1_28.lc_trk_g2_4
 (17 11)  (35 459)  (35 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (8 12)  (26 460)  (26 460)  routing T_1_28.sp4_h_l_39 <X> T_1_28.sp4_h_r_10
 (10 12)  (28 460)  (28 460)  routing T_1_28.sp4_h_l_39 <X> T_1_28.sp4_h_r_10
 (0 14)  (18 462)  (18 462)  routing T_1_28.lc_trk_g2_4 <X> T_1_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 462)  (19 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (22 462)  (22 462)  routing T_1_28.sp4_h_r_3 <X> T_1_28.sp4_v_t_44
 (6 14)  (24 462)  (24 462)  routing T_1_28.sp4_h_r_3 <X> T_1_28.sp4_v_t_44
 (10 14)  (28 462)  (28 462)  routing T_1_28.sp4_v_b_5 <X> T_1_28.sp4_h_l_47
 (1 15)  (19 463)  (19 463)  routing T_1_28.lc_trk_g2_4 <X> T_1_28.wire_logic_cluster/lc_7/s_r
 (5 15)  (23 463)  (23 463)  routing T_1_28.sp4_h_r_3 <X> T_1_28.sp4_v_t_44
 (16 15)  (34 463)  (34 463)  routing T_1_28.sp12_v_b_12 <X> T_1_28.lc_trk_g3_4
 (17 15)  (35 463)  (35 463)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_2_28

 (32 0)  (104 448)  (104 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 448)  (106 448)  routing T_2_28.lc_trk_g1_2 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 448)  (108 448)  LC_0 Logic Functioning bit
 (38 0)  (110 448)  (110 448)  LC_0 Logic Functioning bit
 (45 0)  (117 448)  (117 448)  LC_0 Logic Functioning bit
 (27 1)  (99 449)  (99 449)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 449)  (100 449)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 449)  (101 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 449)  (103 449)  routing T_2_28.lc_trk_g1_2 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (37 1)  (109 449)  (109 449)  LC_0 Logic Functioning bit
 (39 1)  (111 449)  (111 449)  LC_0 Logic Functioning bit
 (44 1)  (116 449)  (116 449)  LC_0 Logic Functioning bit
 (46 1)  (118 449)  (118 449)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (72 450)  (72 450)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (2 2)  (74 450)  (74 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (81 450)  (81 450)  routing T_2_28.sp4_h_r_10 <X> T_2_28.sp4_h_l_36
 (10 2)  (82 450)  (82 450)  routing T_2_28.sp4_h_r_10 <X> T_2_28.sp4_h_l_36
 (0 3)  (72 451)  (72 451)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (14 3)  (86 451)  (86 451)  routing T_2_28.sp4_r_v_b_28 <X> T_2_28.lc_trk_g0_4
 (17 3)  (89 451)  (89 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (3 4)  (75 452)  (75 452)  routing T_2_28.sp12_v_t_23 <X> T_2_28.sp12_h_r_0
 (5 4)  (77 452)  (77 452)  routing T_2_28.sp4_v_b_9 <X> T_2_28.sp4_h_r_3
 (4 5)  (76 453)  (76 453)  routing T_2_28.sp4_v_b_9 <X> T_2_28.sp4_h_r_3
 (6 5)  (78 453)  (78 453)  routing T_2_28.sp4_v_b_9 <X> T_2_28.sp4_h_r_3
 (22 5)  (94 453)  (94 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (95 453)  (95 453)  routing T_2_28.sp4_h_r_2 <X> T_2_28.lc_trk_g1_2
 (24 5)  (96 453)  (96 453)  routing T_2_28.sp4_h_r_2 <X> T_2_28.lc_trk_g1_2
 (25 5)  (97 453)  (97 453)  routing T_2_28.sp4_h_r_2 <X> T_2_28.lc_trk_g1_2
 (12 9)  (84 457)  (84 457)  routing T_2_28.sp4_h_r_8 <X> T_2_28.sp4_v_b_8
 (17 12)  (89 460)  (89 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (1 14)  (73 462)  (73 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (73 463)  (73 463)  routing T_2_28.lc_trk_g0_4 <X> T_2_28.wire_logic_cluster/lc_7/s_r


LogicTile_3_28

 (28 0)  (154 448)  (154 448)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 448)  (155 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 448)  (156 448)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 448)  (158 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 448)  (159 448)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 448)  (161 448)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.input_2_0
 (36 0)  (162 448)  (162 448)  LC_0 Logic Functioning bit
 (37 0)  (163 448)  (163 448)  LC_0 Logic Functioning bit
 (38 0)  (164 448)  (164 448)  LC_0 Logic Functioning bit
 (39 0)  (165 448)  (165 448)  LC_0 Logic Functioning bit
 (41 0)  (167 448)  (167 448)  LC_0 Logic Functioning bit
 (42 0)  (168 448)  (168 448)  LC_0 Logic Functioning bit
 (43 0)  (169 448)  (169 448)  LC_0 Logic Functioning bit
 (15 1)  (141 449)  (141 449)  routing T_3_28.bot_op_0 <X> T_3_28.lc_trk_g0_0
 (17 1)  (143 449)  (143 449)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (155 449)  (155 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 449)  (156 449)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 449)  (158 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (160 449)  (160 449)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.input_2_0
 (36 1)  (162 449)  (162 449)  LC_0 Logic Functioning bit
 (37 1)  (163 449)  (163 449)  LC_0 Logic Functioning bit
 (38 1)  (164 449)  (164 449)  LC_0 Logic Functioning bit
 (39 1)  (165 449)  (165 449)  LC_0 Logic Functioning bit
 (40 1)  (166 449)  (166 449)  LC_0 Logic Functioning bit
 (41 1)  (167 449)  (167 449)  LC_0 Logic Functioning bit
 (42 1)  (168 449)  (168 449)  LC_0 Logic Functioning bit
 (43 1)  (169 449)  (169 449)  LC_0 Logic Functioning bit
 (51 1)  (177 449)  (177 449)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (126 450)  (126 450)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (2 2)  (128 450)  (128 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 450)  (140 450)  routing T_3_28.sp4_h_l_9 <X> T_3_28.lc_trk_g0_4
 (22 2)  (148 450)  (148 450)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (149 450)  (149 450)  routing T_3_28.sp12_h_r_23 <X> T_3_28.lc_trk_g0_7
 (28 2)  (154 450)  (154 450)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 450)  (155 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 450)  (158 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 450)  (160 450)  routing T_3_28.lc_trk_g1_1 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 450)  (162 450)  LC_1 Logic Functioning bit
 (38 2)  (164 450)  (164 450)  LC_1 Logic Functioning bit
 (45 2)  (171 450)  (171 450)  LC_1 Logic Functioning bit
 (0 3)  (126 451)  (126 451)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (14 3)  (140 451)  (140 451)  routing T_3_28.sp4_h_l_9 <X> T_3_28.lc_trk_g0_4
 (15 3)  (141 451)  (141 451)  routing T_3_28.sp4_h_l_9 <X> T_3_28.lc_trk_g0_4
 (16 3)  (142 451)  (142 451)  routing T_3_28.sp4_h_l_9 <X> T_3_28.lc_trk_g0_4
 (17 3)  (143 451)  (143 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (147 451)  (147 451)  routing T_3_28.sp12_h_r_23 <X> T_3_28.lc_trk_g0_7
 (30 3)  (156 451)  (156 451)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (36 3)  (162 451)  (162 451)  LC_1 Logic Functioning bit
 (38 3)  (164 451)  (164 451)  LC_1 Logic Functioning bit
 (44 3)  (170 451)  (170 451)  LC_1 Logic Functioning bit
 (53 3)  (179 451)  (179 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (129 452)  (129 452)  routing T_3_28.sp12_v_t_23 <X> T_3_28.sp12_h_r_0
 (14 4)  (140 452)  (140 452)  routing T_3_28.lft_op_0 <X> T_3_28.lc_trk_g1_0
 (15 4)  (141 452)  (141 452)  routing T_3_28.sp4_v_b_17 <X> T_3_28.lc_trk_g1_1
 (16 4)  (142 452)  (142 452)  routing T_3_28.sp4_v_b_17 <X> T_3_28.lc_trk_g1_1
 (17 4)  (143 452)  (143 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (152 452)  (152 452)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 452)  (155 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 452)  (156 452)  routing T_3_28.lc_trk_g0_7 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 452)  (158 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 452)  (159 452)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (46 4)  (172 452)  (172 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (141 453)  (141 453)  routing T_3_28.lft_op_0 <X> T_3_28.lc_trk_g1_0
 (17 5)  (143 453)  (143 453)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (152 453)  (152 453)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 453)  (153 453)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 453)  (154 453)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 453)  (155 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 453)  (156 453)  routing T_3_28.lc_trk_g0_7 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (37 5)  (163 453)  (163 453)  LC_2 Logic Functioning bit
 (39 5)  (165 453)  (165 453)  LC_2 Logic Functioning bit
 (15 6)  (141 454)  (141 454)  routing T_3_28.sp4_h_r_13 <X> T_3_28.lc_trk_g1_5
 (16 6)  (142 454)  (142 454)  routing T_3_28.sp4_h_r_13 <X> T_3_28.lc_trk_g1_5
 (17 6)  (143 454)  (143 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (144 454)  (144 454)  routing T_3_28.sp4_h_r_13 <X> T_3_28.lc_trk_g1_5
 (31 6)  (157 454)  (157 454)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 454)  (158 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 454)  (159 454)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 454)  (160 454)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 454)  (162 454)  LC_3 Logic Functioning bit
 (38 6)  (164 454)  (164 454)  LC_3 Logic Functioning bit
 (53 6)  (179 454)  (179 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (154 455)  (154 455)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 455)  (155 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 455)  (157 455)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_3/in_3
 (37 7)  (163 455)  (163 455)  LC_3 Logic Functioning bit
 (39 7)  (165 455)  (165 455)  LC_3 Logic Functioning bit
 (17 8)  (143 456)  (143 456)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 456)  (144 456)  routing T_3_28.wire_logic_cluster/lc_1/out <X> T_3_28.lc_trk_g2_1
 (22 9)  (148 457)  (148 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (151 457)  (151 457)  routing T_3_28.sp4_r_v_b_34 <X> T_3_28.lc_trk_g2_2
 (21 10)  (147 458)  (147 458)  routing T_3_28.sp12_v_b_7 <X> T_3_28.lc_trk_g2_7
 (22 10)  (148 458)  (148 458)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (150 458)  (150 458)  routing T_3_28.sp12_v_b_7 <X> T_3_28.lc_trk_g2_7
 (26 10)  (152 458)  (152 458)  routing T_3_28.lc_trk_g0_7 <X> T_3_28.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 458)  (155 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 458)  (157 458)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 458)  (158 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 458)  (159 458)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 458)  (160 458)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (21 11)  (147 459)  (147 459)  routing T_3_28.sp12_v_b_7 <X> T_3_28.lc_trk_g2_7
 (26 11)  (152 459)  (152 459)  routing T_3_28.lc_trk_g0_7 <X> T_3_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 459)  (155 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 459)  (157 459)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 459)  (162 459)  LC_5 Logic Functioning bit
 (38 11)  (164 459)  (164 459)  LC_5 Logic Functioning bit
 (5 12)  (131 460)  (131 460)  routing T_3_28.sp4_v_t_44 <X> T_3_28.sp4_h_r_9
 (26 12)  (152 460)  (152 460)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 460)  (153 460)  routing T_3_28.lc_trk_g1_0 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 460)  (155 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 460)  (157 460)  routing T_3_28.lc_trk_g0_7 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 460)  (158 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (167 460)  (167 460)  LC_6 Logic Functioning bit
 (43 12)  (169 460)  (169 460)  LC_6 Logic Functioning bit
 (26 13)  (152 461)  (152 461)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 461)  (153 461)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 461)  (154 461)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 461)  (155 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 461)  (157 461)  routing T_3_28.lc_trk_g0_7 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (51 13)  (177 461)  (177 461)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (127 462)  (127 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (131 462)  (131 462)  routing T_3_28.sp4_v_b_9 <X> T_3_28.sp4_h_l_44
 (13 14)  (139 462)  (139 462)  routing T_3_28.sp4_h_r_11 <X> T_3_28.sp4_v_t_46
 (22 14)  (148 462)  (148 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (152 462)  (152 462)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (31 14)  (157 462)  (157 462)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 462)  (158 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 462)  (159 462)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 462)  (160 462)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 462)  (162 462)  LC_7 Logic Functioning bit
 (38 14)  (164 462)  (164 462)  LC_7 Logic Functioning bit
 (1 15)  (127 463)  (127 463)  routing T_3_28.lc_trk_g0_4 <X> T_3_28.wire_logic_cluster/lc_7/s_r
 (12 15)  (138 463)  (138 463)  routing T_3_28.sp4_h_r_11 <X> T_3_28.sp4_v_t_46
 (21 15)  (147 463)  (147 463)  routing T_3_28.sp4_r_v_b_47 <X> T_3_28.lc_trk_g3_7
 (26 15)  (152 463)  (152 463)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 463)  (154 463)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 463)  (155 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 463)  (157 463)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (37 15)  (163 463)  (163 463)  LC_7 Logic Functioning bit
 (39 15)  (165 463)  (165 463)  LC_7 Logic Functioning bit


LogicTile_4_28

 (25 0)  (205 448)  (205 448)  routing T_4_28.sp4_h_r_10 <X> T_4_28.lc_trk_g0_2
 (26 0)  (206 448)  (206 448)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 448)  (208 448)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 448)  (209 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 448)  (210 448)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 448)  (212 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 448)  (216 448)  LC_0 Logic Functioning bit
 (38 0)  (218 448)  (218 448)  LC_0 Logic Functioning bit
 (39 0)  (219 448)  (219 448)  LC_0 Logic Functioning bit
 (41 0)  (221 448)  (221 448)  LC_0 Logic Functioning bit
 (42 0)  (222 448)  (222 448)  LC_0 Logic Functioning bit
 (43 0)  (223 448)  (223 448)  LC_0 Logic Functioning bit
 (44 0)  (224 448)  (224 448)  LC_0 Logic Functioning bit
 (15 1)  (195 449)  (195 449)  routing T_4_28.sp4_v_t_5 <X> T_4_28.lc_trk_g0_0
 (16 1)  (196 449)  (196 449)  routing T_4_28.sp4_v_t_5 <X> T_4_28.lc_trk_g0_0
 (17 1)  (197 449)  (197 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (202 449)  (202 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (203 449)  (203 449)  routing T_4_28.sp4_h_r_10 <X> T_4_28.lc_trk_g0_2
 (24 1)  (204 449)  (204 449)  routing T_4_28.sp4_h_r_10 <X> T_4_28.lc_trk_g0_2
 (28 1)  (208 449)  (208 449)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 449)  (209 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 449)  (210 449)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 449)  (212 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (213 449)  (213 449)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.input_2_0
 (34 1)  (214 449)  (214 449)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.input_2_0
 (35 1)  (215 449)  (215 449)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.input_2_0
 (39 1)  (219 449)  (219 449)  LC_0 Logic Functioning bit
 (42 1)  (222 449)  (222 449)  LC_0 Logic Functioning bit
 (47 1)  (227 449)  (227 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (229 449)  (229 449)  Carry_In_Mux bit 

 (3 2)  (183 450)  (183 450)  routing T_4_28.sp12_h_r_0 <X> T_4_28.sp12_h_l_23
 (4 2)  (184 450)  (184 450)  routing T_4_28.sp4_h_r_6 <X> T_4_28.sp4_v_t_37
 (6 2)  (186 450)  (186 450)  routing T_4_28.sp4_h_r_6 <X> T_4_28.sp4_v_t_37
 (15 2)  (195 450)  (195 450)  routing T_4_28.sp4_h_r_5 <X> T_4_28.lc_trk_g0_5
 (16 2)  (196 450)  (196 450)  routing T_4_28.sp4_h_r_5 <X> T_4_28.lc_trk_g0_5
 (17 2)  (197 450)  (197 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (205 450)  (205 450)  routing T_4_28.sp4_h_r_14 <X> T_4_28.lc_trk_g0_6
 (26 2)  (206 450)  (206 450)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 450)  (207 450)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 450)  (208 450)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 450)  (209 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 450)  (210 450)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 450)  (212 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (215 450)  (215 450)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_1
 (36 2)  (216 450)  (216 450)  LC_1 Logic Functioning bit
 (39 2)  (219 450)  (219 450)  LC_1 Logic Functioning bit
 (41 2)  (221 450)  (221 450)  LC_1 Logic Functioning bit
 (43 2)  (223 450)  (223 450)  LC_1 Logic Functioning bit
 (44 2)  (224 450)  (224 450)  LC_1 Logic Functioning bit
 (46 2)  (226 450)  (226 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (3 3)  (183 451)  (183 451)  routing T_4_28.sp12_h_r_0 <X> T_4_28.sp12_h_l_23
 (5 3)  (185 451)  (185 451)  routing T_4_28.sp4_h_r_6 <X> T_4_28.sp4_v_t_37
 (18 3)  (198 451)  (198 451)  routing T_4_28.sp4_h_r_5 <X> T_4_28.lc_trk_g0_5
 (22 3)  (202 451)  (202 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (203 451)  (203 451)  routing T_4_28.sp4_h_r_14 <X> T_4_28.lc_trk_g0_6
 (24 3)  (204 451)  (204 451)  routing T_4_28.sp4_h_r_14 <X> T_4_28.lc_trk_g0_6
 (26 3)  (206 451)  (206 451)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 451)  (207 451)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 451)  (208 451)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 451)  (209 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 451)  (212 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (213 451)  (213 451)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_1
 (35 3)  (215 451)  (215 451)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_1
 (37 3)  (217 451)  (217 451)  LC_1 Logic Functioning bit
 (39 3)  (219 451)  (219 451)  LC_1 Logic Functioning bit
 (41 3)  (221 451)  (221 451)  LC_1 Logic Functioning bit
 (42 3)  (222 451)  (222 451)  LC_1 Logic Functioning bit
 (17 4)  (197 452)  (197 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (202 452)  (202 452)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (203 452)  (203 452)  routing T_4_28.sp12_h_r_11 <X> T_4_28.lc_trk_g1_3
 (26 4)  (206 452)  (206 452)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_2/in_0
 (28 4)  (208 452)  (208 452)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 452)  (209 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 452)  (210 452)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 452)  (212 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (215 452)  (215 452)  routing T_4_28.lc_trk_g1_5 <X> T_4_28.input_2_2
 (36 4)  (216 452)  (216 452)  LC_2 Logic Functioning bit
 (38 4)  (218 452)  (218 452)  LC_2 Logic Functioning bit
 (39 4)  (219 452)  (219 452)  LC_2 Logic Functioning bit
 (41 4)  (221 452)  (221 452)  LC_2 Logic Functioning bit
 (42 4)  (222 452)  (222 452)  LC_2 Logic Functioning bit
 (43 4)  (223 452)  (223 452)  LC_2 Logic Functioning bit
 (44 4)  (224 452)  (224 452)  LC_2 Logic Functioning bit
 (18 5)  (198 453)  (198 453)  routing T_4_28.sp4_r_v_b_25 <X> T_4_28.lc_trk_g1_1
 (26 5)  (206 453)  (206 453)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 453)  (209 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 453)  (210 453)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 453)  (212 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (214 453)  (214 453)  routing T_4_28.lc_trk_g1_5 <X> T_4_28.input_2_2
 (39 5)  (219 453)  (219 453)  LC_2 Logic Functioning bit
 (42 5)  (222 453)  (222 453)  LC_2 Logic Functioning bit
 (46 5)  (226 453)  (226 453)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (195 454)  (195 454)  routing T_4_28.sp4_h_r_13 <X> T_4_28.lc_trk_g1_5
 (16 6)  (196 454)  (196 454)  routing T_4_28.sp4_h_r_13 <X> T_4_28.lc_trk_g1_5
 (17 6)  (197 454)  (197 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (198 454)  (198 454)  routing T_4_28.sp4_h_r_13 <X> T_4_28.lc_trk_g1_5
 (21 6)  (201 454)  (201 454)  routing T_4_28.lft_op_7 <X> T_4_28.lc_trk_g1_7
 (22 6)  (202 454)  (202 454)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (204 454)  (204 454)  routing T_4_28.lft_op_7 <X> T_4_28.lc_trk_g1_7
 (26 6)  (206 454)  (206 454)  routing T_4_28.lc_trk_g0_5 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 454)  (207 454)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 454)  (208 454)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 454)  (209 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 454)  (210 454)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 454)  (212 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (215 454)  (215 454)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_3
 (36 6)  (216 454)  (216 454)  LC_3 Logic Functioning bit
 (39 6)  (219 454)  (219 454)  LC_3 Logic Functioning bit
 (41 6)  (221 454)  (221 454)  LC_3 Logic Functioning bit
 (43 6)  (223 454)  (223 454)  LC_3 Logic Functioning bit
 (44 6)  (224 454)  (224 454)  LC_3 Logic Functioning bit
 (29 7)  (209 455)  (209 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 455)  (210 455)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 455)  (212 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (213 455)  (213 455)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_3
 (35 7)  (215 455)  (215 455)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_3
 (37 7)  (217 455)  (217 455)  LC_3 Logic Functioning bit
 (39 7)  (219 455)  (219 455)  LC_3 Logic Functioning bit
 (41 7)  (221 455)  (221 455)  LC_3 Logic Functioning bit
 (42 7)  (222 455)  (222 455)  LC_3 Logic Functioning bit
 (47 7)  (227 455)  (227 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (192 456)  (192 456)  routing T_4_28.sp4_v_t_45 <X> T_4_28.sp4_h_r_8
 (16 8)  (196 456)  (196 456)  routing T_4_28.sp12_v_t_14 <X> T_4_28.lc_trk_g2_1
 (17 8)  (197 456)  (197 456)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (206 456)  (206 456)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 456)  (208 456)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 456)  (209 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 456)  (210 456)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 456)  (212 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (216 456)  (216 456)  LC_4 Logic Functioning bit
 (38 8)  (218 456)  (218 456)  LC_4 Logic Functioning bit
 (39 8)  (219 456)  (219 456)  LC_4 Logic Functioning bit
 (41 8)  (221 456)  (221 456)  LC_4 Logic Functioning bit
 (42 8)  (222 456)  (222 456)  LC_4 Logic Functioning bit
 (43 8)  (223 456)  (223 456)  LC_4 Logic Functioning bit
 (44 8)  (224 456)  (224 456)  LC_4 Logic Functioning bit
 (51 8)  (231 456)  (231 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (194 457)  (194 457)  routing T_4_28.sp4_h_r_24 <X> T_4_28.lc_trk_g2_0
 (15 9)  (195 457)  (195 457)  routing T_4_28.sp4_h_r_24 <X> T_4_28.lc_trk_g2_0
 (16 9)  (196 457)  (196 457)  routing T_4_28.sp4_h_r_24 <X> T_4_28.lc_trk_g2_0
 (17 9)  (197 457)  (197 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (198 457)  (198 457)  routing T_4_28.sp12_v_t_14 <X> T_4_28.lc_trk_g2_1
 (26 9)  (206 457)  (206 457)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 457)  (207 457)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 457)  (209 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 457)  (210 457)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 457)  (212 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (215 457)  (215 457)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.input_2_4
 (39 9)  (219 457)  (219 457)  LC_4 Logic Functioning bit
 (42 9)  (222 457)  (222 457)  LC_4 Logic Functioning bit
 (22 10)  (202 458)  (202 458)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (203 458)  (203 458)  routing T_4_28.sp12_v_t_12 <X> T_4_28.lc_trk_g2_7
 (28 10)  (208 458)  (208 458)  routing T_4_28.lc_trk_g2_0 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 458)  (209 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 458)  (212 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (215 458)  (215 458)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_5
 (36 10)  (216 458)  (216 458)  LC_5 Logic Functioning bit
 (39 10)  (219 458)  (219 458)  LC_5 Logic Functioning bit
 (41 10)  (221 458)  (221 458)  LC_5 Logic Functioning bit
 (43 10)  (223 458)  (223 458)  LC_5 Logic Functioning bit
 (44 10)  (224 458)  (224 458)  LC_5 Logic Functioning bit
 (46 10)  (226 458)  (226 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (195 459)  (195 459)  routing T_4_28.tnr_op_4 <X> T_4_28.lc_trk_g2_4
 (17 11)  (197 459)  (197 459)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (206 459)  (206 459)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 459)  (207 459)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 459)  (208 459)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 459)  (209 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 459)  (212 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (213 459)  (213 459)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_5
 (35 11)  (215 459)  (215 459)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_5
 (37 11)  (217 459)  (217 459)  LC_5 Logic Functioning bit
 (39 11)  (219 459)  (219 459)  LC_5 Logic Functioning bit
 (41 11)  (221 459)  (221 459)  LC_5 Logic Functioning bit
 (42 11)  (222 459)  (222 459)  LC_5 Logic Functioning bit
 (21 12)  (201 460)  (201 460)  routing T_4_28.sp4_h_r_43 <X> T_4_28.lc_trk_g3_3
 (22 12)  (202 460)  (202 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (203 460)  (203 460)  routing T_4_28.sp4_h_r_43 <X> T_4_28.lc_trk_g3_3
 (24 12)  (204 460)  (204 460)  routing T_4_28.sp4_h_r_43 <X> T_4_28.lc_trk_g3_3
 (28 12)  (208 460)  (208 460)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 460)  (209 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 460)  (210 460)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 460)  (212 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (216 460)  (216 460)  LC_6 Logic Functioning bit
 (38 12)  (218 460)  (218 460)  LC_6 Logic Functioning bit
 (39 12)  (219 460)  (219 460)  LC_6 Logic Functioning bit
 (41 12)  (221 460)  (221 460)  LC_6 Logic Functioning bit
 (42 12)  (222 460)  (222 460)  LC_6 Logic Functioning bit
 (43 12)  (223 460)  (223 460)  LC_6 Logic Functioning bit
 (44 12)  (224 460)  (224 460)  LC_6 Logic Functioning bit
 (21 13)  (201 461)  (201 461)  routing T_4_28.sp4_h_r_43 <X> T_4_28.lc_trk_g3_3
 (22 13)  (202 461)  (202 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (205 461)  (205 461)  routing T_4_28.sp4_r_v_b_42 <X> T_4_28.lc_trk_g3_2
 (26 13)  (206 461)  (206 461)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 461)  (207 461)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 461)  (209 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 461)  (210 461)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 461)  (212 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (214 461)  (214 461)  routing T_4_28.lc_trk_g1_1 <X> T_4_28.input_2_6
 (39 13)  (219 461)  (219 461)  LC_6 Logic Functioning bit
 (42 13)  (222 461)  (222 461)  LC_6 Logic Functioning bit
 (47 13)  (227 461)  (227 461)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (13 14)  (193 462)  (193 462)  routing T_4_28.sp4_h_r_11 <X> T_4_28.sp4_v_t_46
 (15 14)  (195 462)  (195 462)  routing T_4_28.sp4_h_l_16 <X> T_4_28.lc_trk_g3_5
 (16 14)  (196 462)  (196 462)  routing T_4_28.sp4_h_l_16 <X> T_4_28.lc_trk_g3_5
 (17 14)  (197 462)  (197 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (201 462)  (201 462)  routing T_4_28.sp4_h_l_34 <X> T_4_28.lc_trk_g3_7
 (22 14)  (202 462)  (202 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (203 462)  (203 462)  routing T_4_28.sp4_h_l_34 <X> T_4_28.lc_trk_g3_7
 (24 14)  (204 462)  (204 462)  routing T_4_28.sp4_h_l_34 <X> T_4_28.lc_trk_g3_7
 (29 14)  (209 462)  (209 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 462)  (212 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (215 462)  (215 462)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_7
 (36 14)  (216 462)  (216 462)  LC_7 Logic Functioning bit
 (39 14)  (219 462)  (219 462)  LC_7 Logic Functioning bit
 (41 14)  (221 462)  (221 462)  LC_7 Logic Functioning bit
 (43 14)  (223 462)  (223 462)  LC_7 Logic Functioning bit
 (44 14)  (224 462)  (224 462)  LC_7 Logic Functioning bit
 (12 15)  (192 463)  (192 463)  routing T_4_28.sp4_h_r_11 <X> T_4_28.sp4_v_t_46
 (18 15)  (198 463)  (198 463)  routing T_4_28.sp4_h_l_16 <X> T_4_28.lc_trk_g3_5
 (21 15)  (201 463)  (201 463)  routing T_4_28.sp4_h_l_34 <X> T_4_28.lc_trk_g3_7
 (22 15)  (202 463)  (202 463)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (204 463)  (204 463)  routing T_4_28.tnr_op_6 <X> T_4_28.lc_trk_g3_6
 (28 15)  (208 463)  (208 463)  routing T_4_28.lc_trk_g2_1 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 463)  (209 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 463)  (212 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (213 463)  (213 463)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_7
 (35 15)  (215 463)  (215 463)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_7
 (37 15)  (217 463)  (217 463)  LC_7 Logic Functioning bit
 (39 15)  (219 463)  (219 463)  LC_7 Logic Functioning bit
 (41 15)  (221 463)  (221 463)  LC_7 Logic Functioning bit
 (42 15)  (222 463)  (222 463)  LC_7 Logic Functioning bit
 (48 15)  (228 463)  (228 463)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_28

 (5 0)  (239 448)  (239 448)  routing T_5_28.sp4_v_b_6 <X> T_5_28.sp4_h_r_0
 (12 0)  (246 448)  (246 448)  routing T_5_28.sp4_v_b_2 <X> T_5_28.sp4_h_r_2
 (26 0)  (260 448)  (260 448)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 448)  (261 448)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 448)  (263 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 448)  (264 448)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 448)  (266 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 448)  (267 448)  routing T_5_28.lc_trk_g2_1 <X> T_5_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 448)  (269 448)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.input_2_0
 (36 0)  (270 448)  (270 448)  LC_0 Logic Functioning bit
 (37 0)  (271 448)  (271 448)  LC_0 Logic Functioning bit
 (38 0)  (272 448)  (272 448)  LC_0 Logic Functioning bit
 (39 0)  (273 448)  (273 448)  LC_0 Logic Functioning bit
 (41 0)  (275 448)  (275 448)  LC_0 Logic Functioning bit
 (42 0)  (276 448)  (276 448)  LC_0 Logic Functioning bit
 (43 0)  (277 448)  (277 448)  LC_0 Logic Functioning bit
 (53 0)  (287 448)  (287 448)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (238 449)  (238 449)  routing T_5_28.sp4_v_b_6 <X> T_5_28.sp4_h_r_0
 (6 1)  (240 449)  (240 449)  routing T_5_28.sp4_v_b_6 <X> T_5_28.sp4_h_r_0
 (11 1)  (245 449)  (245 449)  routing T_5_28.sp4_v_b_2 <X> T_5_28.sp4_h_r_2
 (22 1)  (256 449)  (256 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (259 449)  (259 449)  routing T_5_28.sp4_r_v_b_33 <X> T_5_28.lc_trk_g0_2
 (26 1)  (260 449)  (260 449)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 449)  (262 449)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 449)  (263 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 449)  (266 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (267 449)  (267 449)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.input_2_0
 (34 1)  (268 449)  (268 449)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.input_2_0
 (36 1)  (270 449)  (270 449)  LC_0 Logic Functioning bit
 (37 1)  (271 449)  (271 449)  LC_0 Logic Functioning bit
 (38 1)  (272 449)  (272 449)  LC_0 Logic Functioning bit
 (39 1)  (273 449)  (273 449)  LC_0 Logic Functioning bit
 (40 1)  (274 449)  (274 449)  LC_0 Logic Functioning bit
 (41 1)  (275 449)  (275 449)  LC_0 Logic Functioning bit
 (42 1)  (276 449)  (276 449)  LC_0 Logic Functioning bit
 (43 1)  (277 449)  (277 449)  LC_0 Logic Functioning bit
 (0 2)  (234 450)  (234 450)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (2 2)  (236 450)  (236 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 450)  (248 450)  routing T_5_28.sp4_h_l_9 <X> T_5_28.lc_trk_g0_4
 (27 2)  (261 450)  (261 450)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 450)  (262 450)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 450)  (263 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 450)  (265 450)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 450)  (266 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 450)  (267 450)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 450)  (268 450)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 450)  (270 450)  LC_1 Logic Functioning bit
 (38 2)  (272 450)  (272 450)  LC_1 Logic Functioning bit
 (45 2)  (279 450)  (279 450)  LC_1 Logic Functioning bit
 (0 3)  (234 451)  (234 451)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (12 3)  (246 451)  (246 451)  routing T_5_28.sp4_h_l_39 <X> T_5_28.sp4_v_t_39
 (14 3)  (248 451)  (248 451)  routing T_5_28.sp4_h_l_9 <X> T_5_28.lc_trk_g0_4
 (15 3)  (249 451)  (249 451)  routing T_5_28.sp4_h_l_9 <X> T_5_28.lc_trk_g0_4
 (16 3)  (250 451)  (250 451)  routing T_5_28.sp4_h_l_9 <X> T_5_28.lc_trk_g0_4
 (17 3)  (251 451)  (251 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (31 3)  (265 451)  (265 451)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 451)  (270 451)  LC_1 Logic Functioning bit
 (38 3)  (272 451)  (272 451)  LC_1 Logic Functioning bit
 (44 3)  (278 451)  (278 451)  LC_1 Logic Functioning bit
 (9 4)  (243 452)  (243 452)  routing T_5_28.sp4_v_t_41 <X> T_5_28.sp4_h_r_4
 (27 4)  (261 452)  (261 452)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 452)  (262 452)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 452)  (263 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 452)  (264 452)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 452)  (266 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 452)  (267 452)  routing T_5_28.lc_trk_g2_1 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (46 4)  (280 452)  (280 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (260 453)  (260 453)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 453)  (263 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 453)  (264 453)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (37 5)  (271 453)  (271 453)  LC_2 Logic Functioning bit
 (39 5)  (273 453)  (273 453)  LC_2 Logic Functioning bit
 (11 6)  (245 454)  (245 454)  routing T_5_28.sp4_h_r_11 <X> T_5_28.sp4_v_t_40
 (13 6)  (247 454)  (247 454)  routing T_5_28.sp4_h_r_11 <X> T_5_28.sp4_v_t_40
 (14 6)  (248 454)  (248 454)  routing T_5_28.sp12_h_l_3 <X> T_5_28.lc_trk_g1_4
 (32 6)  (266 454)  (266 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 454)  (270 454)  LC_3 Logic Functioning bit
 (38 6)  (272 454)  (272 454)  LC_3 Logic Functioning bit
 (46 6)  (280 454)  (280 454)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (246 455)  (246 455)  routing T_5_28.sp4_h_r_11 <X> T_5_28.sp4_v_t_40
 (14 7)  (248 455)  (248 455)  routing T_5_28.sp12_h_l_3 <X> T_5_28.lc_trk_g1_4
 (15 7)  (249 455)  (249 455)  routing T_5_28.sp12_h_l_3 <X> T_5_28.lc_trk_g1_4
 (17 7)  (251 455)  (251 455)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (28 7)  (262 455)  (262 455)  routing T_5_28.lc_trk_g2_1 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 455)  (263 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 455)  (265 455)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 455)  (271 455)  LC_3 Logic Functioning bit
 (39 7)  (273 455)  (273 455)  LC_3 Logic Functioning bit
 (11 8)  (245 456)  (245 456)  routing T_5_28.sp4_h_r_3 <X> T_5_28.sp4_v_b_8
 (12 8)  (246 456)  (246 456)  routing T_5_28.sp4_v_t_45 <X> T_5_28.sp4_h_r_8
 (17 8)  (251 456)  (251 456)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 456)  (252 456)  routing T_5_28.wire_logic_cluster/lc_1/out <X> T_5_28.lc_trk_g2_1
 (27 8)  (261 456)  (261 456)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 456)  (262 456)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 456)  (263 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 456)  (264 456)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 456)  (265 456)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 456)  (266 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 456)  (268 456)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (52 8)  (286 456)  (286 456)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (260 457)  (260 457)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 457)  (263 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 457)  (264 457)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (37 9)  (271 457)  (271 457)  LC_4 Logic Functioning bit
 (39 9)  (273 457)  (273 457)  LC_4 Logic Functioning bit
 (25 10)  (259 458)  (259 458)  routing T_5_28.sp4_h_r_38 <X> T_5_28.lc_trk_g2_6
 (26 10)  (260 458)  (260 458)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 458)  (262 458)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 458)  (263 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 458)  (264 458)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 458)  (266 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (53 10)  (287 458)  (287 458)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (239 459)  (239 459)  routing T_5_28.sp4_h_l_43 <X> T_5_28.sp4_v_t_43
 (22 11)  (256 459)  (256 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (257 459)  (257 459)  routing T_5_28.sp4_h_r_38 <X> T_5_28.lc_trk_g2_6
 (24 11)  (258 459)  (258 459)  routing T_5_28.sp4_h_r_38 <X> T_5_28.lc_trk_g2_6
 (26 11)  (260 459)  (260 459)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 459)  (261 459)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 459)  (262 459)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 459)  (263 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 459)  (264 459)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 459)  (265 459)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 459)  (270 459)  LC_5 Logic Functioning bit
 (38 11)  (272 459)  (272 459)  LC_5 Logic Functioning bit
 (8 12)  (242 460)  (242 460)  routing T_5_28.sp4_v_b_10 <X> T_5_28.sp4_h_r_10
 (9 12)  (243 460)  (243 460)  routing T_5_28.sp4_v_b_10 <X> T_5_28.sp4_h_r_10
 (15 12)  (249 460)  (249 460)  routing T_5_28.tnl_op_1 <X> T_5_28.lc_trk_g3_1
 (17 12)  (251 460)  (251 460)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (31 12)  (265 460)  (265 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 460)  (266 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 460)  (267 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 460)  (268 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 460)  (269 460)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.input_2_6
 (43 12)  (277 460)  (277 460)  LC_6 Logic Functioning bit
 (18 13)  (252 461)  (252 461)  routing T_5_28.tnl_op_1 <X> T_5_28.lc_trk_g3_1
 (26 13)  (260 461)  (260 461)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 461)  (263 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 461)  (265 461)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 461)  (266 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (267 461)  (267 461)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.input_2_6
 (34 13)  (268 461)  (268 461)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.input_2_6
 (42 13)  (276 461)  (276 461)  LC_6 Logic Functioning bit
 (53 13)  (287 461)  (287 461)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (235 462)  (235 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (250 462)  (250 462)  routing T_5_28.sp4_v_b_37 <X> T_5_28.lc_trk_g3_5
 (17 14)  (251 462)  (251 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (252 462)  (252 462)  routing T_5_28.sp4_v_b_37 <X> T_5_28.lc_trk_g3_5
 (21 14)  (255 462)  (255 462)  routing T_5_28.sp4_v_t_18 <X> T_5_28.lc_trk_g3_7
 (22 14)  (256 462)  (256 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 462)  (257 462)  routing T_5_28.sp4_v_t_18 <X> T_5_28.lc_trk_g3_7
 (25 14)  (259 462)  (259 462)  routing T_5_28.rgt_op_6 <X> T_5_28.lc_trk_g3_6
 (26 14)  (260 462)  (260 462)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (32 14)  (266 462)  (266 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (270 462)  (270 462)  LC_7 Logic Functioning bit
 (38 14)  (272 462)  (272 462)  LC_7 Logic Functioning bit
 (1 15)  (235 463)  (235 463)  routing T_5_28.lc_trk_g0_4 <X> T_5_28.wire_logic_cluster/lc_7/s_r
 (18 15)  (252 463)  (252 463)  routing T_5_28.sp4_v_b_37 <X> T_5_28.lc_trk_g3_5
 (22 15)  (256 463)  (256 463)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (258 463)  (258 463)  routing T_5_28.rgt_op_6 <X> T_5_28.lc_trk_g3_6
 (27 15)  (261 463)  (261 463)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 463)  (263 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 463)  (265 463)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 463)  (271 463)  LC_7 Logic Functioning bit
 (39 15)  (273 463)  (273 463)  LC_7 Logic Functioning bit


LogicTile_6_28

 (4 0)  (292 448)  (292 448)  routing T_6_28.sp4_h_l_37 <X> T_6_28.sp4_v_b_0
 (8 0)  (296 448)  (296 448)  routing T_6_28.sp4_v_b_1 <X> T_6_28.sp4_h_r_1
 (9 0)  (297 448)  (297 448)  routing T_6_28.sp4_v_b_1 <X> T_6_28.sp4_h_r_1
 (26 0)  (314 448)  (314 448)  routing T_6_28.lc_trk_g1_5 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 448)  (315 448)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 448)  (316 448)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 448)  (317 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 448)  (318 448)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 448)  (320 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 448)  (321 448)  routing T_6_28.lc_trk_g2_1 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 448)  (324 448)  LC_0 Logic Functioning bit
 (37 0)  (325 448)  (325 448)  LC_0 Logic Functioning bit
 (38 0)  (326 448)  (326 448)  LC_0 Logic Functioning bit
 (39 0)  (327 448)  (327 448)  LC_0 Logic Functioning bit
 (41 0)  (329 448)  (329 448)  LC_0 Logic Functioning bit
 (42 0)  (330 448)  (330 448)  LC_0 Logic Functioning bit
 (43 0)  (331 448)  (331 448)  LC_0 Logic Functioning bit
 (53 0)  (341 448)  (341 448)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (293 449)  (293 449)  routing T_6_28.sp4_h_l_37 <X> T_6_28.sp4_v_b_0
 (27 1)  (315 449)  (315 449)  routing T_6_28.lc_trk_g1_5 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 449)  (317 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 449)  (320 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (321 449)  (321 449)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.input_2_0
 (34 1)  (322 449)  (322 449)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.input_2_0
 (35 1)  (323 449)  (323 449)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.input_2_0
 (36 1)  (324 449)  (324 449)  LC_0 Logic Functioning bit
 (37 1)  (325 449)  (325 449)  LC_0 Logic Functioning bit
 (38 1)  (326 449)  (326 449)  LC_0 Logic Functioning bit
 (39 1)  (327 449)  (327 449)  LC_0 Logic Functioning bit
 (40 1)  (328 449)  (328 449)  LC_0 Logic Functioning bit
 (41 1)  (329 449)  (329 449)  LC_0 Logic Functioning bit
 (42 1)  (330 449)  (330 449)  LC_0 Logic Functioning bit
 (43 1)  (331 449)  (331 449)  LC_0 Logic Functioning bit
 (0 2)  (288 450)  (288 450)  routing T_6_28.glb_netwk_3 <X> T_6_28.wire_logic_cluster/lc_7/clk
 (2 2)  (290 450)  (290 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 450)  (302 450)  routing T_6_28.sp4_h_l_9 <X> T_6_28.lc_trk_g0_4
 (16 2)  (304 450)  (304 450)  routing T_6_28.sp12_h_r_13 <X> T_6_28.lc_trk_g0_5
 (17 2)  (305 450)  (305 450)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (26 2)  (314 450)  (314 450)  routing T_6_28.lc_trk_g2_7 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (32 2)  (320 450)  (320 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 450)  (321 450)  routing T_6_28.lc_trk_g2_0 <X> T_6_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 450)  (324 450)  LC_1 Logic Functioning bit
 (38 2)  (326 450)  (326 450)  LC_1 Logic Functioning bit
 (45 2)  (333 450)  (333 450)  LC_1 Logic Functioning bit
 (53 2)  (341 450)  (341 450)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (288 451)  (288 451)  routing T_6_28.glb_netwk_3 <X> T_6_28.wire_logic_cluster/lc_7/clk
 (14 3)  (302 451)  (302 451)  routing T_6_28.sp4_h_l_9 <X> T_6_28.lc_trk_g0_4
 (15 3)  (303 451)  (303 451)  routing T_6_28.sp4_h_l_9 <X> T_6_28.lc_trk_g0_4
 (16 3)  (304 451)  (304 451)  routing T_6_28.sp4_h_l_9 <X> T_6_28.lc_trk_g0_4
 (17 3)  (305 451)  (305 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (310 451)  (310 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (311 451)  (311 451)  routing T_6_28.sp4_h_r_6 <X> T_6_28.lc_trk_g0_6
 (24 3)  (312 451)  (312 451)  routing T_6_28.sp4_h_r_6 <X> T_6_28.lc_trk_g0_6
 (25 3)  (313 451)  (313 451)  routing T_6_28.sp4_h_r_6 <X> T_6_28.lc_trk_g0_6
 (26 3)  (314 451)  (314 451)  routing T_6_28.lc_trk_g2_7 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 451)  (316 451)  routing T_6_28.lc_trk_g2_7 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 451)  (317 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (325 451)  (325 451)  LC_1 Logic Functioning bit
 (39 3)  (327 451)  (327 451)  LC_1 Logic Functioning bit
 (44 3)  (332 451)  (332 451)  LC_1 Logic Functioning bit
 (51 3)  (339 451)  (339 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (315 452)  (315 452)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 452)  (316 452)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 452)  (317 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 452)  (318 452)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 452)  (320 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 452)  (321 452)  routing T_6_28.lc_trk_g2_1 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (46 4)  (334 452)  (334 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (315 453)  (315 453)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 453)  (316 453)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 453)  (317 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 453)  (318 453)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_2/in_1
 (37 5)  (325 453)  (325 453)  LC_2 Logic Functioning bit
 (39 5)  (327 453)  (327 453)  LC_2 Logic Functioning bit
 (12 6)  (300 454)  (300 454)  routing T_6_28.sp4_v_t_40 <X> T_6_28.sp4_h_l_40
 (15 6)  (303 454)  (303 454)  routing T_6_28.sp4_h_r_21 <X> T_6_28.lc_trk_g1_5
 (16 6)  (304 454)  (304 454)  routing T_6_28.sp4_h_r_21 <X> T_6_28.lc_trk_g1_5
 (17 6)  (305 454)  (305 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (306 454)  (306 454)  routing T_6_28.sp4_h_r_21 <X> T_6_28.lc_trk_g1_5
 (26 6)  (314 454)  (314 454)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 454)  (315 454)  routing T_6_28.lc_trk_g1_5 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 454)  (317 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 454)  (318 454)  routing T_6_28.lc_trk_g1_5 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 454)  (320 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 454)  (321 454)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 454)  (322 454)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (46 6)  (334 454)  (334 454)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (299 455)  (299 455)  routing T_6_28.sp4_v_t_40 <X> T_6_28.sp4_h_l_40
 (17 7)  (305 455)  (305 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (306 455)  (306 455)  routing T_6_28.sp4_h_r_21 <X> T_6_28.lc_trk_g1_5
 (22 7)  (310 455)  (310 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (311 455)  (311 455)  routing T_6_28.sp4_v_b_22 <X> T_6_28.lc_trk_g1_6
 (24 7)  (312 455)  (312 455)  routing T_6_28.sp4_v_b_22 <X> T_6_28.lc_trk_g1_6
 (26 7)  (314 455)  (314 455)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 455)  (315 455)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 455)  (316 455)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 455)  (317 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (324 455)  (324 455)  LC_3 Logic Functioning bit
 (38 7)  (326 455)  (326 455)  LC_3 Logic Functioning bit
 (14 8)  (302 456)  (302 456)  routing T_6_28.sp4_h_l_21 <X> T_6_28.lc_trk_g2_0
 (17 8)  (305 456)  (305 456)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 456)  (306 456)  routing T_6_28.wire_logic_cluster/lc_1/out <X> T_6_28.lc_trk_g2_1
 (27 8)  (315 456)  (315 456)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 456)  (316 456)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 456)  (317 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 456)  (318 456)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 456)  (319 456)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 456)  (320 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 456)  (321 456)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 456)  (322 456)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (15 9)  (303 457)  (303 457)  routing T_6_28.sp4_h_l_21 <X> T_6_28.lc_trk_g2_0
 (16 9)  (304 457)  (304 457)  routing T_6_28.sp4_h_l_21 <X> T_6_28.lc_trk_g2_0
 (17 9)  (305 457)  (305 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (315 457)  (315 457)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 457)  (316 457)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 457)  (317 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 457)  (318 457)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (37 9)  (325 457)  (325 457)  LC_4 Logic Functioning bit
 (39 9)  (327 457)  (327 457)  LC_4 Logic Functioning bit
 (51 9)  (339 457)  (339 457)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (310 458)  (310 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (314 458)  (314 458)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 458)  (315 458)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 458)  (316 458)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 458)  (317 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 458)  (320 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 458)  (321 458)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 458)  (322 458)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (51 10)  (339 458)  (339 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (305 459)  (305 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (314 459)  (314 459)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 459)  (315 459)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 459)  (316 459)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 459)  (317 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 459)  (318 459)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (36 11)  (324 459)  (324 459)  LC_5 Logic Functioning bit
 (38 11)  (326 459)  (326 459)  LC_5 Logic Functioning bit
 (5 12)  (293 460)  (293 460)  routing T_6_28.sp4_v_b_9 <X> T_6_28.sp4_h_r_9
 (16 12)  (304 460)  (304 460)  routing T_6_28.sp4_v_b_33 <X> T_6_28.lc_trk_g3_1
 (17 12)  (305 460)  (305 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (306 460)  (306 460)  routing T_6_28.sp4_v_b_33 <X> T_6_28.lc_trk_g3_1
 (22 12)  (310 460)  (310 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (314 460)  (314 460)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 460)  (315 460)  routing T_6_28.lc_trk_g1_4 <X> T_6_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 460)  (317 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 460)  (318 460)  routing T_6_28.lc_trk_g1_4 <X> T_6_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 460)  (319 460)  routing T_6_28.lc_trk_g0_5 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 460)  (320 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (323 460)  (323 460)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.input_2_6
 (36 12)  (324 460)  (324 460)  LC_6 Logic Functioning bit
 (38 12)  (326 460)  (326 460)  LC_6 Logic Functioning bit
 (39 12)  (327 460)  (327 460)  LC_6 Logic Functioning bit
 (40 12)  (328 460)  (328 460)  LC_6 Logic Functioning bit
 (41 12)  (329 460)  (329 460)  LC_6 Logic Functioning bit
 (42 12)  (330 460)  (330 460)  LC_6 Logic Functioning bit
 (43 12)  (331 460)  (331 460)  LC_6 Logic Functioning bit
 (47 12)  (335 460)  (335 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (53 12)  (341 460)  (341 460)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (6 13)  (294 461)  (294 461)  routing T_6_28.sp4_v_b_9 <X> T_6_28.sp4_h_r_9
 (18 13)  (306 461)  (306 461)  routing T_6_28.sp4_v_b_33 <X> T_6_28.lc_trk_g3_1
 (21 13)  (309 461)  (309 461)  routing T_6_28.sp4_r_v_b_43 <X> T_6_28.lc_trk_g3_3
 (28 13)  (316 461)  (316 461)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 461)  (317 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 461)  (320 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (323 461)  (323 461)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.input_2_6
 (37 13)  (325 461)  (325 461)  LC_6 Logic Functioning bit
 (39 13)  (327 461)  (327 461)  LC_6 Logic Functioning bit
 (40 13)  (328 461)  (328 461)  LC_6 Logic Functioning bit
 (42 13)  (330 461)  (330 461)  LC_6 Logic Functioning bit
 (43 13)  (331 461)  (331 461)  LC_6 Logic Functioning bit
 (1 14)  (289 462)  (289 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (297 462)  (297 462)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_h_l_47
 (10 14)  (298 462)  (298 462)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_h_l_47
 (14 14)  (302 462)  (302 462)  routing T_6_28.sp4_h_r_44 <X> T_6_28.lc_trk_g3_4
 (25 14)  (313 462)  (313 462)  routing T_6_28.wire_logic_cluster/lc_6/out <X> T_6_28.lc_trk_g3_6
 (26 14)  (314 462)  (314 462)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_7/in_0
 (32 14)  (320 462)  (320 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 462)  (321 462)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 462)  (322 462)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_7/in_3
 (38 14)  (326 462)  (326 462)  LC_7 Logic Functioning bit
 (50 14)  (338 462)  (338 462)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (289 463)  (289 463)  routing T_6_28.lc_trk_g0_4 <X> T_6_28.wire_logic_cluster/lc_7/s_r
 (14 15)  (302 463)  (302 463)  routing T_6_28.sp4_h_r_44 <X> T_6_28.lc_trk_g3_4
 (15 15)  (303 463)  (303 463)  routing T_6_28.sp4_h_r_44 <X> T_6_28.lc_trk_g3_4
 (16 15)  (304 463)  (304 463)  routing T_6_28.sp4_h_r_44 <X> T_6_28.lc_trk_g3_4
 (17 15)  (305 463)  (305 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (310 463)  (310 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (314 463)  (314 463)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 463)  (315 463)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 463)  (317 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (39 15)  (327 463)  (327 463)  LC_7 Logic Functioning bit
 (46 15)  (334 463)  (334 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_28

 (10 0)  (352 448)  (352 448)  routing T_7_28.sp4_v_t_45 <X> T_7_28.sp4_h_r_1
 (28 0)  (370 448)  (370 448)  routing T_7_28.lc_trk_g2_1 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 448)  (371 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 448)  (373 448)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 448)  (374 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (378 448)  (378 448)  LC_0 Logic Functioning bit
 (38 0)  (380 448)  (380 448)  LC_0 Logic Functioning bit
 (45 0)  (387 448)  (387 448)  LC_0 Logic Functioning bit
 (46 0)  (388 448)  (388 448)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (390 448)  (390 448)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (31 1)  (373 449)  (373 449)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 449)  (378 449)  LC_0 Logic Functioning bit
 (38 1)  (380 449)  (380 449)  LC_0 Logic Functioning bit
 (44 1)  (386 449)  (386 449)  LC_0 Logic Functioning bit
 (0 2)  (342 450)  (342 450)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (344 450)  (344 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (347 450)  (347 450)  routing T_7_28.sp4_v_b_0 <X> T_7_28.sp4_h_l_37
 (21 2)  (363 450)  (363 450)  routing T_7_28.sp4_v_b_15 <X> T_7_28.lc_trk_g0_7
 (22 2)  (364 450)  (364 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (365 450)  (365 450)  routing T_7_28.sp4_v_b_15 <X> T_7_28.lc_trk_g0_7
 (0 3)  (342 451)  (342 451)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (21 3)  (363 451)  (363 451)  routing T_7_28.sp4_v_b_15 <X> T_7_28.lc_trk_g0_7
 (3 6)  (345 454)  (345 454)  routing T_7_28.sp12_v_b_0 <X> T_7_28.sp12_v_t_23
 (5 6)  (347 454)  (347 454)  routing T_7_28.sp4_h_r_0 <X> T_7_28.sp4_h_l_38
 (15 6)  (357 454)  (357 454)  routing T_7_28.sp4_h_r_13 <X> T_7_28.lc_trk_g1_5
 (16 6)  (358 454)  (358 454)  routing T_7_28.sp4_h_r_13 <X> T_7_28.lc_trk_g1_5
 (17 6)  (359 454)  (359 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (360 454)  (360 454)  routing T_7_28.sp4_h_r_13 <X> T_7_28.lc_trk_g1_5
 (4 7)  (346 455)  (346 455)  routing T_7_28.sp4_h_r_0 <X> T_7_28.sp4_h_l_38
 (8 7)  (350 455)  (350 455)  routing T_7_28.sp4_v_b_1 <X> T_7_28.sp4_v_t_41
 (10 7)  (352 455)  (352 455)  routing T_7_28.sp4_v_b_1 <X> T_7_28.sp4_v_t_41
 (15 8)  (357 456)  (357 456)  routing T_7_28.sp4_h_r_41 <X> T_7_28.lc_trk_g2_1
 (16 8)  (358 456)  (358 456)  routing T_7_28.sp4_h_r_41 <X> T_7_28.lc_trk_g2_1
 (17 8)  (359 456)  (359 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (360 456)  (360 456)  routing T_7_28.sp4_h_r_41 <X> T_7_28.lc_trk_g2_1
 (18 9)  (360 457)  (360 457)  routing T_7_28.sp4_h_r_41 <X> T_7_28.lc_trk_g2_1
 (8 11)  (350 459)  (350 459)  routing T_7_28.sp4_h_l_42 <X> T_7_28.sp4_v_t_42
 (4 12)  (346 460)  (346 460)  routing T_7_28.sp4_h_l_44 <X> T_7_28.sp4_v_b_9
 (5 13)  (347 461)  (347 461)  routing T_7_28.sp4_h_l_44 <X> T_7_28.sp4_v_b_9
 (1 14)  (343 462)  (343 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (354 462)  (354 462)  routing T_7_28.sp4_v_b_11 <X> T_7_28.sp4_h_l_46
 (13 14)  (355 462)  (355 462)  routing T_7_28.sp4_v_b_11 <X> T_7_28.sp4_v_t_46
 (0 15)  (342 463)  (342 463)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 463)  (343 463)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_28

 (9 1)  (405 449)  (405 449)  routing T_8_28.sp4_v_t_36 <X> T_8_28.sp4_v_b_1
 (12 6)  (408 454)  (408 454)  routing T_8_28.sp4_v_b_5 <X> T_8_28.sp4_h_l_40
 (5 10)  (401 458)  (401 458)  routing T_8_28.sp4_h_r_3 <X> T_8_28.sp4_h_l_43
 (4 11)  (400 459)  (400 459)  routing T_8_28.sp4_h_r_3 <X> T_8_28.sp4_h_l_43
 (8 14)  (404 462)  (404 462)  routing T_8_28.sp4_v_t_41 <X> T_8_28.sp4_h_l_47
 (9 14)  (405 462)  (405 462)  routing T_8_28.sp4_v_t_41 <X> T_8_28.sp4_h_l_47
 (10 14)  (406 462)  (406 462)  routing T_8_28.sp4_v_t_41 <X> T_8_28.sp4_h_l_47


LogicTile_9_28

 (26 0)  (464 448)  (464 448)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 448)  (466 448)  routing T_9_28.lc_trk_g2_5 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 448)  (467 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 448)  (468 448)  routing T_9_28.lc_trk_g2_5 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 448)  (470 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 448)  (472 448)  routing T_9_28.lc_trk_g1_0 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 448)  (474 448)  LC_0 Logic Functioning bit
 (38 0)  (476 448)  (476 448)  LC_0 Logic Functioning bit
 (45 0)  (483 448)  (483 448)  LC_0 Logic Functioning bit
 (48 0)  (486 448)  (486 448)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (453 449)  (453 449)  routing T_9_28.bot_op_0 <X> T_9_28.lc_trk_g0_0
 (17 1)  (455 449)  (455 449)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (464 449)  (464 449)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 449)  (466 449)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 449)  (467 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 449)  (470 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (471 449)  (471 449)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.input_2_0
 (34 1)  (472 449)  (472 449)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.input_2_0
 (35 1)  (473 449)  (473 449)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.input_2_0
 (36 1)  (474 449)  (474 449)  LC_0 Logic Functioning bit
 (37 1)  (475 449)  (475 449)  LC_0 Logic Functioning bit
 (38 1)  (476 449)  (476 449)  LC_0 Logic Functioning bit
 (44 1)  (482 449)  (482 449)  LC_0 Logic Functioning bit
 (0 2)  (438 450)  (438 450)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (440 450)  (440 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (464 450)  (464 450)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 450)  (465 450)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 450)  (467 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 450)  (468 450)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 450)  (470 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 450)  (471 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 450)  (472 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 450)  (474 450)  LC_1 Logic Functioning bit
 (38 2)  (476 450)  (476 450)  LC_1 Logic Functioning bit
 (40 2)  (478 450)  (478 450)  LC_1 Logic Functioning bit
 (41 2)  (479 450)  (479 450)  LC_1 Logic Functioning bit
 (42 2)  (480 450)  (480 450)  LC_1 Logic Functioning bit
 (43 2)  (481 450)  (481 450)  LC_1 Logic Functioning bit
 (53 2)  (491 450)  (491 450)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (438 451)  (438 451)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (26 3)  (464 451)  (464 451)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 451)  (465 451)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 451)  (466 451)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 451)  (467 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 451)  (474 451)  LC_1 Logic Functioning bit
 (37 3)  (475 451)  (475 451)  LC_1 Logic Functioning bit
 (38 3)  (476 451)  (476 451)  LC_1 Logic Functioning bit
 (39 3)  (477 451)  (477 451)  LC_1 Logic Functioning bit
 (40 3)  (478 451)  (478 451)  LC_1 Logic Functioning bit
 (41 3)  (479 451)  (479 451)  LC_1 Logic Functioning bit
 (42 3)  (480 451)  (480 451)  LC_1 Logic Functioning bit
 (43 3)  (481 451)  (481 451)  LC_1 Logic Functioning bit
 (5 4)  (443 452)  (443 452)  routing T_9_28.sp4_h_l_37 <X> T_9_28.sp4_h_r_3
 (14 4)  (452 452)  (452 452)  routing T_9_28.wire_logic_cluster/lc_0/out <X> T_9_28.lc_trk_g1_0
 (22 4)  (460 452)  (460 452)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 452)  (461 452)  routing T_9_28.sp12_h_r_11 <X> T_9_28.lc_trk_g1_3
 (26 4)  (464 452)  (464 452)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (31 4)  (469 452)  (469 452)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 452)  (470 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 452)  (471 452)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 452)  (472 452)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 452)  (474 452)  LC_2 Logic Functioning bit
 (38 4)  (476 452)  (476 452)  LC_2 Logic Functioning bit
 (4 5)  (442 453)  (442 453)  routing T_9_28.sp4_h_l_37 <X> T_9_28.sp4_h_r_3
 (8 5)  (446 453)  (446 453)  routing T_9_28.sp4_h_l_41 <X> T_9_28.sp4_v_b_4
 (9 5)  (447 453)  (447 453)  routing T_9_28.sp4_h_l_41 <X> T_9_28.sp4_v_b_4
 (17 5)  (455 453)  (455 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (465 453)  (465 453)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 453)  (467 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 453)  (469 453)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (37 5)  (475 453)  (475 453)  LC_2 Logic Functioning bit
 (39 5)  (477 453)  (477 453)  LC_2 Logic Functioning bit
 (48 5)  (486 453)  (486 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (453 454)  (453 454)  routing T_9_28.sp4_h_r_5 <X> T_9_28.lc_trk_g1_5
 (16 6)  (454 454)  (454 454)  routing T_9_28.sp4_h_r_5 <X> T_9_28.lc_trk_g1_5
 (17 6)  (455 454)  (455 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (465 454)  (465 454)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 454)  (467 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 454)  (470 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 454)  (471 454)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (18 7)  (456 455)  (456 455)  routing T_9_28.sp4_h_r_5 <X> T_9_28.lc_trk_g1_5
 (28 7)  (466 455)  (466 455)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 455)  (467 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 455)  (468 455)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 455)  (475 455)  LC_3 Logic Functioning bit
 (39 7)  (477 455)  (477 455)  LC_3 Logic Functioning bit
 (52 7)  (490 455)  (490 455)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (452 456)  (452 456)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g2_0
 (17 8)  (455 456)  (455 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (465 456)  (465 456)  routing T_9_28.lc_trk_g3_0 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 456)  (466 456)  routing T_9_28.lc_trk_g3_0 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 456)  (467 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 456)  (470 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 456)  (471 456)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 456)  (474 456)  LC_4 Logic Functioning bit
 (38 8)  (476 456)  (476 456)  LC_4 Logic Functioning bit
 (46 8)  (484 456)  (484 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (442 457)  (442 457)  routing T_9_28.sp4_h_l_47 <X> T_9_28.sp4_h_r_6
 (6 9)  (444 457)  (444 457)  routing T_9_28.sp4_h_l_47 <X> T_9_28.sp4_h_r_6
 (14 9)  (452 457)  (452 457)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g2_0
 (15 9)  (453 457)  (453 457)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g2_0
 (16 9)  (454 457)  (454 457)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g2_0
 (17 9)  (455 457)  (455 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (456 457)  (456 457)  routing T_9_28.sp4_r_v_b_33 <X> T_9_28.lc_trk_g2_1
 (36 9)  (474 457)  (474 457)  LC_4 Logic Functioning bit
 (38 9)  (476 457)  (476 457)  LC_4 Logic Functioning bit
 (15 10)  (453 458)  (453 458)  routing T_9_28.sp4_h_l_16 <X> T_9_28.lc_trk_g2_5
 (16 10)  (454 458)  (454 458)  routing T_9_28.sp4_h_l_16 <X> T_9_28.lc_trk_g2_5
 (17 10)  (455 458)  (455 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (32 10)  (470 458)  (470 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 458)  (472 458)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 458)  (473 458)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.input_2_5
 (43 10)  (481 458)  (481 458)  LC_5 Logic Functioning bit
 (16 11)  (454 459)  (454 459)  routing T_9_28.sp12_v_b_12 <X> T_9_28.lc_trk_g2_4
 (17 11)  (455 459)  (455 459)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (456 459)  (456 459)  routing T_9_28.sp4_h_l_16 <X> T_9_28.lc_trk_g2_5
 (22 11)  (460 459)  (460 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (466 459)  (466 459)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 459)  (467 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 459)  (469 459)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 459)  (470 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (471 459)  (471 459)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.input_2_5
 (34 11)  (472 459)  (472 459)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.input_2_5
 (42 11)  (480 459)  (480 459)  LC_5 Logic Functioning bit
 (47 11)  (485 459)  (485 459)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (8 12)  (446 460)  (446 460)  routing T_9_28.sp4_h_l_39 <X> T_9_28.sp4_h_r_10
 (10 12)  (448 460)  (448 460)  routing T_9_28.sp4_h_l_39 <X> T_9_28.sp4_h_r_10
 (14 12)  (452 460)  (452 460)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g3_0
 (16 12)  (454 460)  (454 460)  routing T_9_28.sp4_v_b_33 <X> T_9_28.lc_trk_g3_1
 (17 12)  (455 460)  (455 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 460)  (456 460)  routing T_9_28.sp4_v_b_33 <X> T_9_28.lc_trk_g3_1
 (22 12)  (460 460)  (460 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 460)  (461 460)  routing T_9_28.sp4_h_r_27 <X> T_9_28.lc_trk_g3_3
 (24 12)  (462 460)  (462 460)  routing T_9_28.sp4_h_r_27 <X> T_9_28.lc_trk_g3_3
 (27 12)  (465 460)  (465 460)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 460)  (466 460)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 460)  (467 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 460)  (468 460)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 460)  (470 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 460)  (471 460)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 460)  (474 460)  LC_6 Logic Functioning bit
 (38 12)  (476 460)  (476 460)  LC_6 Logic Functioning bit
 (48 12)  (486 460)  (486 460)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (452 461)  (452 461)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g3_0
 (15 13)  (453 461)  (453 461)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g3_0
 (16 13)  (454 461)  (454 461)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g3_0
 (17 13)  (455 461)  (455 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (456 461)  (456 461)  routing T_9_28.sp4_v_b_33 <X> T_9_28.lc_trk_g3_1
 (21 13)  (459 461)  (459 461)  routing T_9_28.sp4_h_r_27 <X> T_9_28.lc_trk_g3_3
 (36 13)  (474 461)  (474 461)  LC_6 Logic Functioning bit
 (38 13)  (476 461)  (476 461)  LC_6 Logic Functioning bit
 (0 14)  (438 462)  (438 462)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 462)  (439 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 462)  (452 462)  routing T_9_28.sp4_v_t_17 <X> T_9_28.lc_trk_g3_4
 (29 14)  (467 462)  (467 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 462)  (470 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 462)  (472 462)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (41 14)  (479 462)  (479 462)  LC_7 Logic Functioning bit
 (43 14)  (481 462)  (481 462)  LC_7 Logic Functioning bit
 (51 14)  (489 462)  (489 462)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (439 463)  (439 463)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_7/s_r
 (16 15)  (454 463)  (454 463)  routing T_9_28.sp4_v_t_17 <X> T_9_28.lc_trk_g3_4
 (17 15)  (455 463)  (455 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (460 463)  (460 463)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (461 463)  (461 463)  routing T_9_28.sp12_v_t_21 <X> T_9_28.lc_trk_g3_6
 (25 15)  (463 463)  (463 463)  routing T_9_28.sp12_v_t_21 <X> T_9_28.lc_trk_g3_6
 (28 15)  (466 463)  (466 463)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 463)  (467 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 463)  (469 463)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_7/in_3


LogicTile_10_28

 (5 0)  (497 448)  (497 448)  routing T_10_28.sp4_h_l_44 <X> T_10_28.sp4_h_r_0
 (8 0)  (500 448)  (500 448)  routing T_10_28.sp4_h_l_36 <X> T_10_28.sp4_h_r_1
 (14 0)  (506 448)  (506 448)  routing T_10_28.wire_logic_cluster/lc_0/out <X> T_10_28.lc_trk_g0_0
 (15 0)  (507 448)  (507 448)  routing T_10_28.sp4_h_r_1 <X> T_10_28.lc_trk_g0_1
 (16 0)  (508 448)  (508 448)  routing T_10_28.sp4_h_r_1 <X> T_10_28.lc_trk_g0_1
 (17 0)  (509 448)  (509 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (513 448)  (513 448)  routing T_10_28.wire_logic_cluster/lc_3/out <X> T_10_28.lc_trk_g0_3
 (22 0)  (514 448)  (514 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (517 448)  (517 448)  routing T_10_28.wire_logic_cluster/lc_2/out <X> T_10_28.lc_trk_g0_2
 (27 0)  (519 448)  (519 448)  routing T_10_28.lc_trk_g1_0 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 448)  (521 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 448)  (524 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 448)  (528 448)  LC_0 Logic Functioning bit
 (39 0)  (531 448)  (531 448)  LC_0 Logic Functioning bit
 (41 0)  (533 448)  (533 448)  LC_0 Logic Functioning bit
 (42 0)  (534 448)  (534 448)  LC_0 Logic Functioning bit
 (44 0)  (536 448)  (536 448)  LC_0 Logic Functioning bit
 (45 0)  (537 448)  (537 448)  LC_0 Logic Functioning bit
 (4 1)  (496 449)  (496 449)  routing T_10_28.sp4_h_l_44 <X> T_10_28.sp4_h_r_0
 (17 1)  (509 449)  (509 449)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (510 449)  (510 449)  routing T_10_28.sp4_h_r_1 <X> T_10_28.lc_trk_g0_1
 (22 1)  (514 449)  (514 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (524 449)  (524 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 449)  (528 449)  LC_0 Logic Functioning bit
 (39 1)  (531 449)  (531 449)  LC_0 Logic Functioning bit
 (41 1)  (533 449)  (533 449)  LC_0 Logic Functioning bit
 (42 1)  (534 449)  (534 449)  LC_0 Logic Functioning bit
 (49 1)  (541 449)  (541 449)  Carry_In_Mux bit 

 (51 1)  (543 449)  (543 449)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 450)  (492 450)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (2 2)  (494 450)  (494 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (509 450)  (509 450)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 450)  (510 450)  routing T_10_28.wire_logic_cluster/lc_5/out <X> T_10_28.lc_trk_g0_5
 (27 2)  (519 450)  (519 450)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 450)  (521 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 450)  (524 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 450)  (528 450)  LC_1 Logic Functioning bit
 (39 2)  (531 450)  (531 450)  LC_1 Logic Functioning bit
 (41 2)  (533 450)  (533 450)  LC_1 Logic Functioning bit
 (42 2)  (534 450)  (534 450)  LC_1 Logic Functioning bit
 (44 2)  (536 450)  (536 450)  LC_1 Logic Functioning bit
 (45 2)  (537 450)  (537 450)  LC_1 Logic Functioning bit
 (47 2)  (539 450)  (539 450)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (492 451)  (492 451)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (4 3)  (496 451)  (496 451)  routing T_10_28.sp4_v_b_7 <X> T_10_28.sp4_h_l_37
 (30 3)  (522 451)  (522 451)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 451)  (524 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 451)  (525 451)  routing T_10_28.lc_trk_g2_1 <X> T_10_28.input_2_1
 (36 3)  (528 451)  (528 451)  LC_1 Logic Functioning bit
 (39 3)  (531 451)  (531 451)  LC_1 Logic Functioning bit
 (41 3)  (533 451)  (533 451)  LC_1 Logic Functioning bit
 (42 3)  (534 451)  (534 451)  LC_1 Logic Functioning bit
 (21 4)  (513 452)  (513 452)  routing T_10_28.sp4_h_r_19 <X> T_10_28.lc_trk_g1_3
 (22 4)  (514 452)  (514 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 452)  (515 452)  routing T_10_28.sp4_h_r_19 <X> T_10_28.lc_trk_g1_3
 (24 4)  (516 452)  (516 452)  routing T_10_28.sp4_h_r_19 <X> T_10_28.lc_trk_g1_3
 (28 4)  (520 452)  (520 452)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 452)  (521 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 452)  (522 452)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 452)  (524 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 452)  (528 452)  LC_2 Logic Functioning bit
 (39 4)  (531 452)  (531 452)  LC_2 Logic Functioning bit
 (41 4)  (533 452)  (533 452)  LC_2 Logic Functioning bit
 (42 4)  (534 452)  (534 452)  LC_2 Logic Functioning bit
 (44 4)  (536 452)  (536 452)  LC_2 Logic Functioning bit
 (45 4)  (537 452)  (537 452)  LC_2 Logic Functioning bit
 (14 5)  (506 453)  (506 453)  routing T_10_28.sp4_h_r_0 <X> T_10_28.lc_trk_g1_0
 (15 5)  (507 453)  (507 453)  routing T_10_28.sp4_h_r_0 <X> T_10_28.lc_trk_g1_0
 (16 5)  (508 453)  (508 453)  routing T_10_28.sp4_h_r_0 <X> T_10_28.lc_trk_g1_0
 (17 5)  (509 453)  (509 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (513 453)  (513 453)  routing T_10_28.sp4_h_r_19 <X> T_10_28.lc_trk_g1_3
 (30 5)  (522 453)  (522 453)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 453)  (524 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 453)  (527 453)  routing T_10_28.lc_trk_g0_2 <X> T_10_28.input_2_2
 (36 5)  (528 453)  (528 453)  LC_2 Logic Functioning bit
 (39 5)  (531 453)  (531 453)  LC_2 Logic Functioning bit
 (41 5)  (533 453)  (533 453)  LC_2 Logic Functioning bit
 (42 5)  (534 453)  (534 453)  LC_2 Logic Functioning bit
 (51 5)  (543 453)  (543 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (496 454)  (496 454)  routing T_10_28.sp4_h_r_3 <X> T_10_28.sp4_v_t_38
 (21 6)  (513 454)  (513 454)  routing T_10_28.sp4_h_l_10 <X> T_10_28.lc_trk_g1_7
 (22 6)  (514 454)  (514 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 454)  (515 454)  routing T_10_28.sp4_h_l_10 <X> T_10_28.lc_trk_g1_7
 (24 6)  (516 454)  (516 454)  routing T_10_28.sp4_h_l_10 <X> T_10_28.lc_trk_g1_7
 (25 6)  (517 454)  (517 454)  routing T_10_28.sp4_h_r_14 <X> T_10_28.lc_trk_g1_6
 (27 6)  (519 454)  (519 454)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 454)  (520 454)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 454)  (521 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 454)  (522 454)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 454)  (524 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 454)  (528 454)  LC_3 Logic Functioning bit
 (39 6)  (531 454)  (531 454)  LC_3 Logic Functioning bit
 (41 6)  (533 454)  (533 454)  LC_3 Logic Functioning bit
 (42 6)  (534 454)  (534 454)  LC_3 Logic Functioning bit
 (44 6)  (536 454)  (536 454)  LC_3 Logic Functioning bit
 (45 6)  (537 454)  (537 454)  LC_3 Logic Functioning bit
 (5 7)  (497 455)  (497 455)  routing T_10_28.sp4_h_r_3 <X> T_10_28.sp4_v_t_38
 (21 7)  (513 455)  (513 455)  routing T_10_28.sp4_h_l_10 <X> T_10_28.lc_trk_g1_7
 (22 7)  (514 455)  (514 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 455)  (515 455)  routing T_10_28.sp4_h_r_14 <X> T_10_28.lc_trk_g1_6
 (24 7)  (516 455)  (516 455)  routing T_10_28.sp4_h_r_14 <X> T_10_28.lc_trk_g1_6
 (32 7)  (524 455)  (524 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 455)  (527 455)  routing T_10_28.lc_trk_g0_3 <X> T_10_28.input_2_3
 (36 7)  (528 455)  (528 455)  LC_3 Logic Functioning bit
 (39 7)  (531 455)  (531 455)  LC_3 Logic Functioning bit
 (41 7)  (533 455)  (533 455)  LC_3 Logic Functioning bit
 (42 7)  (534 455)  (534 455)  LC_3 Logic Functioning bit
 (17 8)  (509 456)  (509 456)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 456)  (510 456)  routing T_10_28.wire_logic_cluster/lc_1/out <X> T_10_28.lc_trk_g2_1
 (29 8)  (521 456)  (521 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 456)  (524 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (527 456)  (527 456)  routing T_10_28.lc_trk_g2_4 <X> T_10_28.input_2_4
 (36 8)  (528 456)  (528 456)  LC_4 Logic Functioning bit
 (39 8)  (531 456)  (531 456)  LC_4 Logic Functioning bit
 (41 8)  (533 456)  (533 456)  LC_4 Logic Functioning bit
 (42 8)  (534 456)  (534 456)  LC_4 Logic Functioning bit
 (44 8)  (536 456)  (536 456)  LC_4 Logic Functioning bit
 (45 8)  (537 456)  (537 456)  LC_4 Logic Functioning bit
 (32 9)  (524 457)  (524 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 457)  (525 457)  routing T_10_28.lc_trk_g2_4 <X> T_10_28.input_2_4
 (36 9)  (528 457)  (528 457)  LC_4 Logic Functioning bit
 (39 9)  (531 457)  (531 457)  LC_4 Logic Functioning bit
 (41 9)  (533 457)  (533 457)  LC_4 Logic Functioning bit
 (42 9)  (534 457)  (534 457)  LC_4 Logic Functioning bit
 (14 10)  (506 458)  (506 458)  routing T_10_28.wire_logic_cluster/lc_4/out <X> T_10_28.lc_trk_g2_4
 (21 10)  (513 458)  (513 458)  routing T_10_28.sp4_v_t_26 <X> T_10_28.lc_trk_g2_7
 (22 10)  (514 458)  (514 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 458)  (515 458)  routing T_10_28.sp4_v_t_26 <X> T_10_28.lc_trk_g2_7
 (25 10)  (517 458)  (517 458)  routing T_10_28.wire_logic_cluster/lc_6/out <X> T_10_28.lc_trk_g2_6
 (27 10)  (519 458)  (519 458)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 458)  (521 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 458)  (522 458)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 458)  (524 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (527 458)  (527 458)  routing T_10_28.lc_trk_g0_5 <X> T_10_28.input_2_5
 (36 10)  (528 458)  (528 458)  LC_5 Logic Functioning bit
 (39 10)  (531 458)  (531 458)  LC_5 Logic Functioning bit
 (41 10)  (533 458)  (533 458)  LC_5 Logic Functioning bit
 (42 10)  (534 458)  (534 458)  LC_5 Logic Functioning bit
 (44 10)  (536 458)  (536 458)  LC_5 Logic Functioning bit
 (45 10)  (537 458)  (537 458)  LC_5 Logic Functioning bit
 (4 11)  (496 459)  (496 459)  routing T_10_28.sp4_v_b_1 <X> T_10_28.sp4_h_l_43
 (17 11)  (509 459)  (509 459)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (513 459)  (513 459)  routing T_10_28.sp4_v_t_26 <X> T_10_28.lc_trk_g2_7
 (22 11)  (514 459)  (514 459)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (522 459)  (522 459)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 459)  (524 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 459)  (528 459)  LC_5 Logic Functioning bit
 (39 11)  (531 459)  (531 459)  LC_5 Logic Functioning bit
 (41 11)  (533 459)  (533 459)  LC_5 Logic Functioning bit
 (42 11)  (534 459)  (534 459)  LC_5 Logic Functioning bit
 (27 12)  (519 460)  (519 460)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 460)  (520 460)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 460)  (521 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 460)  (522 460)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 460)  (524 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (527 460)  (527 460)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.input_2_6
 (36 12)  (528 460)  (528 460)  LC_6 Logic Functioning bit
 (39 12)  (531 460)  (531 460)  LC_6 Logic Functioning bit
 (41 12)  (533 460)  (533 460)  LC_6 Logic Functioning bit
 (42 12)  (534 460)  (534 460)  LC_6 Logic Functioning bit
 (44 12)  (536 460)  (536 460)  LC_6 Logic Functioning bit
 (45 12)  (537 460)  (537 460)  LC_6 Logic Functioning bit
 (51 12)  (543 460)  (543 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (496 461)  (496 461)  routing T_10_28.sp4_v_t_41 <X> T_10_28.sp4_h_r_9
 (30 13)  (522 461)  (522 461)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 461)  (524 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 461)  (525 461)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.input_2_6
 (35 13)  (527 461)  (527 461)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.input_2_6
 (36 13)  (528 461)  (528 461)  LC_6 Logic Functioning bit
 (39 13)  (531 461)  (531 461)  LC_6 Logic Functioning bit
 (41 13)  (533 461)  (533 461)  LC_6 Logic Functioning bit
 (42 13)  (534 461)  (534 461)  LC_6 Logic Functioning bit
 (16 14)  (508 462)  (508 462)  routing T_10_28.sp12_v_b_21 <X> T_10_28.lc_trk_g3_5
 (17 14)  (509 462)  (509 462)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (513 462)  (513 462)  routing T_10_28.wire_logic_cluster/lc_7/out <X> T_10_28.lc_trk_g3_7
 (22 14)  (514 462)  (514 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (518 462)  (518 462)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 462)  (519 462)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 462)  (520 462)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 462)  (521 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 462)  (522 462)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 462)  (524 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 462)  (528 462)  LC_7 Logic Functioning bit
 (37 14)  (529 462)  (529 462)  LC_7 Logic Functioning bit
 (38 14)  (530 462)  (530 462)  LC_7 Logic Functioning bit
 (39 14)  (531 462)  (531 462)  LC_7 Logic Functioning bit
 (45 14)  (537 462)  (537 462)  LC_7 Logic Functioning bit
 (18 15)  (510 463)  (510 463)  routing T_10_28.sp12_v_b_21 <X> T_10_28.lc_trk_g3_5
 (22 15)  (514 463)  (514 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 463)  (515 463)  routing T_10_28.sp4_v_b_46 <X> T_10_28.lc_trk_g3_6
 (24 15)  (516 463)  (516 463)  routing T_10_28.sp4_v_b_46 <X> T_10_28.lc_trk_g3_6
 (26 15)  (518 463)  (518 463)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 463)  (519 463)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 463)  (521 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 463)  (522 463)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (40 15)  (532 463)  (532 463)  LC_7 Logic Functioning bit
 (41 15)  (533 463)  (533 463)  LC_7 Logic Functioning bit
 (42 15)  (534 463)  (534 463)  LC_7 Logic Functioning bit
 (43 15)  (535 463)  (535 463)  LC_7 Logic Functioning bit
 (51 15)  (543 463)  (543 463)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_28

 (5 0)  (551 448)  (551 448)  routing T_11_28.sp4_v_t_37 <X> T_11_28.sp4_h_r_0
 (22 0)  (568 448)  (568 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 448)  (569 448)  routing T_11_28.sp4_v_b_19 <X> T_11_28.lc_trk_g0_3
 (24 0)  (570 448)  (570 448)  routing T_11_28.sp4_v_b_19 <X> T_11_28.lc_trk_g0_3
 (31 0)  (577 448)  (577 448)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 448)  (578 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 448)  (579 448)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 448)  (580 448)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 448)  (581 448)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.input_2_0
 (37 0)  (583 448)  (583 448)  LC_0 Logic Functioning bit
 (43 0)  (589 448)  (589 448)  LC_0 Logic Functioning bit
 (28 1)  (574 449)  (574 449)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 449)  (575 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 449)  (578 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 449)  (579 449)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.input_2_0
 (34 1)  (580 449)  (580 449)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.input_2_0
 (35 1)  (581 449)  (581 449)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.input_2_0
 (36 1)  (582 449)  (582 449)  LC_0 Logic Functioning bit
 (42 1)  (588 449)  (588 449)  LC_0 Logic Functioning bit
 (0 2)  (546 450)  (546 450)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (548 450)  (548 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (559 450)  (559 450)  routing T_11_28.sp4_h_r_2 <X> T_11_28.sp4_v_t_39
 (14 2)  (560 450)  (560 450)  routing T_11_28.bnr_op_4 <X> T_11_28.lc_trk_g0_4
 (29 2)  (575 450)  (575 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 450)  (576 450)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 450)  (577 450)  routing T_11_28.lc_trk_g0_4 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 450)  (578 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 450)  (582 450)  LC_1 Logic Functioning bit
 (38 2)  (584 450)  (584 450)  LC_1 Logic Functioning bit
 (42 2)  (588 450)  (588 450)  LC_1 Logic Functioning bit
 (43 2)  (589 450)  (589 450)  LC_1 Logic Functioning bit
 (45 2)  (591 450)  (591 450)  LC_1 Logic Functioning bit
 (46 2)  (592 450)  (592 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (596 450)  (596 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 451)  (546 451)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (12 3)  (558 451)  (558 451)  routing T_11_28.sp4_h_r_2 <X> T_11_28.sp4_v_t_39
 (14 3)  (560 451)  (560 451)  routing T_11_28.bnr_op_4 <X> T_11_28.lc_trk_g0_4
 (17 3)  (563 451)  (563 451)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (568 451)  (568 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 451)  (571 451)  routing T_11_28.sp4_r_v_b_30 <X> T_11_28.lc_trk_g0_6
 (26 3)  (572 451)  (572 451)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 451)  (574 451)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 451)  (575 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 451)  (576 451)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (42 3)  (588 451)  (588 451)  LC_1 Logic Functioning bit
 (43 3)  (589 451)  (589 451)  LC_1 Logic Functioning bit
 (53 3)  (599 451)  (599 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (546 452)  (546 452)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (1 4)  (547 452)  (547 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (551 452)  (551 452)  routing T_11_28.sp4_v_t_38 <X> T_11_28.sp4_h_r_3
 (9 4)  (555 452)  (555 452)  routing T_11_28.sp4_h_l_36 <X> T_11_28.sp4_h_r_4
 (10 4)  (556 452)  (556 452)  routing T_11_28.sp4_h_l_36 <X> T_11_28.sp4_h_r_4
 (26 4)  (572 452)  (572 452)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 452)  (575 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 452)  (577 452)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 452)  (578 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 452)  (579 452)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 452)  (580 452)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (41 4)  (587 452)  (587 452)  LC_2 Logic Functioning bit
 (43 4)  (589 452)  (589 452)  LC_2 Logic Functioning bit
 (0 5)  (546 453)  (546 453)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (1 5)  (547 453)  (547 453)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (26 5)  (572 453)  (572 453)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 453)  (573 453)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 453)  (574 453)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 453)  (575 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 453)  (576 453)  routing T_11_28.lc_trk_g0_3 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (37 5)  (583 453)  (583 453)  LC_2 Logic Functioning bit
 (39 5)  (585 453)  (585 453)  LC_2 Logic Functioning bit
 (5 6)  (551 454)  (551 454)  routing T_11_28.sp4_v_b_3 <X> T_11_28.sp4_h_l_38
 (12 6)  (558 454)  (558 454)  routing T_11_28.sp4_v_b_5 <X> T_11_28.sp4_h_l_40
 (29 6)  (575 454)  (575 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 454)  (576 454)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 454)  (577 454)  routing T_11_28.lc_trk_g0_4 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 454)  (578 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 454)  (582 454)  LC_3 Logic Functioning bit
 (38 6)  (584 454)  (584 454)  LC_3 Logic Functioning bit
 (42 6)  (588 454)  (588 454)  LC_3 Logic Functioning bit
 (43 6)  (589 454)  (589 454)  LC_3 Logic Functioning bit
 (45 6)  (591 454)  (591 454)  LC_3 Logic Functioning bit
 (46 6)  (592 454)  (592 454)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (593 454)  (593 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (596 454)  (596 454)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (572 455)  (572 455)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 455)  (573 455)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 455)  (574 455)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 455)  (575 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 455)  (576 455)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_3/in_1
 (42 7)  (588 455)  (588 455)  LC_3 Logic Functioning bit
 (43 7)  (589 455)  (589 455)  LC_3 Logic Functioning bit
 (46 7)  (592 455)  (592 455)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (567 456)  (567 456)  routing T_11_28.bnl_op_3 <X> T_11_28.lc_trk_g2_3
 (22 8)  (568 456)  (568 456)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (14 9)  (560 457)  (560 457)  routing T_11_28.tnl_op_0 <X> T_11_28.lc_trk_g2_0
 (15 9)  (561 457)  (561 457)  routing T_11_28.tnl_op_0 <X> T_11_28.lc_trk_g2_0
 (17 9)  (563 457)  (563 457)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (567 457)  (567 457)  routing T_11_28.bnl_op_3 <X> T_11_28.lc_trk_g2_3
 (17 10)  (563 458)  (563 458)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 458)  (564 458)  routing T_11_28.bnl_op_5 <X> T_11_28.lc_trk_g2_5
 (26 10)  (572 458)  (572 458)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 458)  (575 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 458)  (576 458)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 458)  (577 458)  routing T_11_28.lc_trk_g0_4 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 458)  (578 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 458)  (582 458)  LC_5 Logic Functioning bit
 (38 10)  (584 458)  (584 458)  LC_5 Logic Functioning bit
 (42 10)  (588 458)  (588 458)  LC_5 Logic Functioning bit
 (43 10)  (589 458)  (589 458)  LC_5 Logic Functioning bit
 (45 10)  (591 458)  (591 458)  LC_5 Logic Functioning bit
 (46 10)  (592 458)  (592 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (597 458)  (597 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (564 459)  (564 459)  routing T_11_28.bnl_op_5 <X> T_11_28.lc_trk_g2_5
 (28 11)  (574 459)  (574 459)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 459)  (575 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 459)  (576 459)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 459)  (578 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 459)  (579 459)  routing T_11_28.lc_trk_g3_0 <X> T_11_28.input_2_5
 (34 11)  (580 459)  (580 459)  routing T_11_28.lc_trk_g3_0 <X> T_11_28.input_2_5
 (42 11)  (588 459)  (588 459)  LC_5 Logic Functioning bit
 (43 11)  (589 459)  (589 459)  LC_5 Logic Functioning bit
 (53 11)  (599 459)  (599 459)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 12)  (556 460)  (556 460)  routing T_11_28.sp4_v_t_40 <X> T_11_28.sp4_h_r_10
 (22 12)  (568 460)  (568 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 460)  (569 460)  routing T_11_28.sp4_v_t_30 <X> T_11_28.lc_trk_g3_3
 (24 12)  (570 460)  (570 460)  routing T_11_28.sp4_v_t_30 <X> T_11_28.lc_trk_g3_3
 (25 12)  (571 460)  (571 460)  routing T_11_28.bnl_op_2 <X> T_11_28.lc_trk_g3_2
 (29 12)  (575 460)  (575 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 460)  (577 460)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 460)  (578 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 460)  (579 460)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 460)  (580 460)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 460)  (582 460)  LC_6 Logic Functioning bit
 (37 12)  (583 460)  (583 460)  LC_6 Logic Functioning bit
 (38 12)  (584 460)  (584 460)  LC_6 Logic Functioning bit
 (39 12)  (585 460)  (585 460)  LC_6 Logic Functioning bit
 (51 12)  (597 460)  (597 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (563 461)  (563 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (568 461)  (568 461)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (571 461)  (571 461)  routing T_11_28.bnl_op_2 <X> T_11_28.lc_trk_g3_2
 (28 13)  (574 461)  (574 461)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 461)  (575 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 461)  (576 461)  routing T_11_28.lc_trk_g0_3 <X> T_11_28.wire_logic_cluster/lc_6/in_1
 (40 13)  (586 461)  (586 461)  LC_6 Logic Functioning bit
 (41 13)  (587 461)  (587 461)  LC_6 Logic Functioning bit
 (42 13)  (588 461)  (588 461)  LC_6 Logic Functioning bit
 (43 13)  (589 461)  (589 461)  LC_6 Logic Functioning bit
 (48 13)  (594 461)  (594 461)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (567 462)  (567 462)  routing T_11_28.sp4_h_r_39 <X> T_11_28.lc_trk_g3_7
 (22 14)  (568 462)  (568 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (569 462)  (569 462)  routing T_11_28.sp4_h_r_39 <X> T_11_28.lc_trk_g3_7
 (24 14)  (570 462)  (570 462)  routing T_11_28.sp4_h_r_39 <X> T_11_28.lc_trk_g3_7
 (14 15)  (560 463)  (560 463)  routing T_11_28.sp4_h_l_17 <X> T_11_28.lc_trk_g3_4
 (15 15)  (561 463)  (561 463)  routing T_11_28.sp4_h_l_17 <X> T_11_28.lc_trk_g3_4
 (16 15)  (562 463)  (562 463)  routing T_11_28.sp4_h_l_17 <X> T_11_28.lc_trk_g3_4
 (17 15)  (563 463)  (563 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_12_28

 (14 0)  (614 448)  (614 448)  routing T_12_28.sp4_h_l_5 <X> T_12_28.lc_trk_g0_0
 (15 0)  (615 448)  (615 448)  routing T_12_28.bot_op_1 <X> T_12_28.lc_trk_g0_1
 (17 0)  (617 448)  (617 448)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (621 448)  (621 448)  routing T_12_28.wire_logic_cluster/lc_3/out <X> T_12_28.lc_trk_g0_3
 (22 0)  (622 448)  (622 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 448)  (625 448)  routing T_12_28.wire_logic_cluster/lc_2/out <X> T_12_28.lc_trk_g0_2
 (26 0)  (626 448)  (626 448)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 448)  (628 448)  routing T_12_28.lc_trk_g2_5 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 448)  (629 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 448)  (630 448)  routing T_12_28.lc_trk_g2_5 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 448)  (631 448)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 448)  (632 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 448)  (633 448)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 448)  (634 448)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 448)  (635 448)  routing T_12_28.lc_trk_g0_4 <X> T_12_28.input_2_0
 (36 0)  (636 448)  (636 448)  LC_0 Logic Functioning bit
 (38 0)  (638 448)  (638 448)  LC_0 Logic Functioning bit
 (42 0)  (642 448)  (642 448)  LC_0 Logic Functioning bit
 (14 1)  (614 449)  (614 449)  routing T_12_28.sp4_h_l_5 <X> T_12_28.lc_trk_g0_0
 (15 1)  (615 449)  (615 449)  routing T_12_28.sp4_h_l_5 <X> T_12_28.lc_trk_g0_0
 (16 1)  (616 449)  (616 449)  routing T_12_28.sp4_h_l_5 <X> T_12_28.lc_trk_g0_0
 (17 1)  (617 449)  (617 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (622 449)  (622 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (626 449)  (626 449)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 449)  (627 449)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 449)  (628 449)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 449)  (629 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 449)  (631 449)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 449)  (632 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 449)  (636 449)  LC_0 Logic Functioning bit
 (37 1)  (637 449)  (637 449)  LC_0 Logic Functioning bit
 (38 1)  (638 449)  (638 449)  LC_0 Logic Functioning bit
 (39 1)  (639 449)  (639 449)  LC_0 Logic Functioning bit
 (43 1)  (643 449)  (643 449)  LC_0 Logic Functioning bit
 (0 2)  (600 450)  (600 450)  routing T_12_28.glb_netwk_3 <X> T_12_28.wire_logic_cluster/lc_7/clk
 (2 2)  (602 450)  (602 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (612 450)  (612 450)  routing T_12_28.sp4_h_r_11 <X> T_12_28.sp4_h_l_39
 (14 2)  (614 450)  (614 450)  routing T_12_28.wire_logic_cluster/lc_4/out <X> T_12_28.lc_trk_g0_4
 (15 2)  (615 450)  (615 450)  routing T_12_28.sp12_h_r_5 <X> T_12_28.lc_trk_g0_5
 (17 2)  (617 450)  (617 450)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (618 450)  (618 450)  routing T_12_28.sp12_h_r_5 <X> T_12_28.lc_trk_g0_5
 (21 2)  (621 450)  (621 450)  routing T_12_28.wire_logic_cluster/lc_7/out <X> T_12_28.lc_trk_g0_7
 (22 2)  (622 450)  (622 450)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (625 450)  (625 450)  routing T_12_28.sp4_v_b_6 <X> T_12_28.lc_trk_g0_6
 (27 2)  (627 450)  (627 450)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 450)  (629 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 450)  (631 450)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 450)  (632 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 450)  (633 450)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 450)  (636 450)  LC_1 Logic Functioning bit
 (37 2)  (637 450)  (637 450)  LC_1 Logic Functioning bit
 (39 2)  (639 450)  (639 450)  LC_1 Logic Functioning bit
 (43 2)  (643 450)  (643 450)  LC_1 Logic Functioning bit
 (50 2)  (650 450)  (650 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 451)  (600 451)  routing T_12_28.glb_netwk_3 <X> T_12_28.wire_logic_cluster/lc_7/clk
 (13 3)  (613 451)  (613 451)  routing T_12_28.sp4_h_r_11 <X> T_12_28.sp4_h_l_39
 (17 3)  (617 451)  (617 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 451)  (618 451)  routing T_12_28.sp12_h_r_5 <X> T_12_28.lc_trk_g0_5
 (22 3)  (622 451)  (622 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (623 451)  (623 451)  routing T_12_28.sp4_v_b_6 <X> T_12_28.lc_trk_g0_6
 (30 3)  (630 451)  (630 451)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 451)  (631 451)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 451)  (636 451)  LC_1 Logic Functioning bit
 (37 3)  (637 451)  (637 451)  LC_1 Logic Functioning bit
 (39 3)  (639 451)  (639 451)  LC_1 Logic Functioning bit
 (43 3)  (643 451)  (643 451)  LC_1 Logic Functioning bit
 (17 4)  (617 452)  (617 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (621 452)  (621 452)  routing T_12_28.wire_logic_cluster/lc_3/out <X> T_12_28.lc_trk_g1_3
 (22 4)  (622 452)  (622 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 452)  (625 452)  routing T_12_28.sp4_h_l_7 <X> T_12_28.lc_trk_g1_2
 (27 4)  (627 452)  (627 452)  routing T_12_28.lc_trk_g1_2 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 452)  (629 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 452)  (631 452)  routing T_12_28.lc_trk_g0_5 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 452)  (632 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (637 452)  (637 452)  LC_2 Logic Functioning bit
 (39 4)  (639 452)  (639 452)  LC_2 Logic Functioning bit
 (40 4)  (640 452)  (640 452)  LC_2 Logic Functioning bit
 (8 5)  (608 453)  (608 453)  routing T_12_28.sp4_v_t_36 <X> T_12_28.sp4_v_b_4
 (10 5)  (610 453)  (610 453)  routing T_12_28.sp4_v_t_36 <X> T_12_28.sp4_v_b_4
 (14 5)  (614 453)  (614 453)  routing T_12_28.sp4_h_r_0 <X> T_12_28.lc_trk_g1_0
 (15 5)  (615 453)  (615 453)  routing T_12_28.sp4_h_r_0 <X> T_12_28.lc_trk_g1_0
 (16 5)  (616 453)  (616 453)  routing T_12_28.sp4_h_r_0 <X> T_12_28.lc_trk_g1_0
 (17 5)  (617 453)  (617 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (618 453)  (618 453)  routing T_12_28.sp4_r_v_b_25 <X> T_12_28.lc_trk_g1_1
 (22 5)  (622 453)  (622 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 453)  (623 453)  routing T_12_28.sp4_h_l_7 <X> T_12_28.lc_trk_g1_2
 (24 5)  (624 453)  (624 453)  routing T_12_28.sp4_h_l_7 <X> T_12_28.lc_trk_g1_2
 (25 5)  (625 453)  (625 453)  routing T_12_28.sp4_h_l_7 <X> T_12_28.lc_trk_g1_2
 (26 5)  (626 453)  (626 453)  routing T_12_28.lc_trk_g3_3 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 453)  (627 453)  routing T_12_28.lc_trk_g3_3 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 453)  (628 453)  routing T_12_28.lc_trk_g3_3 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 453)  (629 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 453)  (630 453)  routing T_12_28.lc_trk_g1_2 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 453)  (632 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (634 453)  (634 453)  routing T_12_28.lc_trk_g1_1 <X> T_12_28.input_2_2
 (14 6)  (614 454)  (614 454)  routing T_12_28.sp4_h_l_9 <X> T_12_28.lc_trk_g1_4
 (17 6)  (617 454)  (617 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 454)  (618 454)  routing T_12_28.wire_logic_cluster/lc_5/out <X> T_12_28.lc_trk_g1_5
 (27 6)  (627 454)  (627 454)  routing T_12_28.lc_trk_g1_1 <X> T_12_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 454)  (629 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 454)  (632 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 454)  (634 454)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 454)  (638 454)  LC_3 Logic Functioning bit
 (39 6)  (639 454)  (639 454)  LC_3 Logic Functioning bit
 (43 6)  (643 454)  (643 454)  LC_3 Logic Functioning bit
 (45 6)  (645 454)  (645 454)  LC_3 Logic Functioning bit
 (50 6)  (650 454)  (650 454)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (653 454)  (653 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (604 455)  (604 455)  routing T_12_28.sp4_v_b_10 <X> T_12_28.sp4_h_l_38
 (14 7)  (614 455)  (614 455)  routing T_12_28.sp4_h_l_9 <X> T_12_28.lc_trk_g1_4
 (15 7)  (615 455)  (615 455)  routing T_12_28.sp4_h_l_9 <X> T_12_28.lc_trk_g1_4
 (16 7)  (616 455)  (616 455)  routing T_12_28.sp4_h_l_9 <X> T_12_28.lc_trk_g1_4
 (17 7)  (617 455)  (617 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (31 7)  (631 455)  (631 455)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.wire_logic_cluster/lc_3/in_3
 (38 7)  (638 455)  (638 455)  LC_3 Logic Functioning bit
 (39 7)  (639 455)  (639 455)  LC_3 Logic Functioning bit
 (43 7)  (643 455)  (643 455)  LC_3 Logic Functioning bit
 (5 8)  (605 456)  (605 456)  routing T_12_28.sp4_v_b_6 <X> T_12_28.sp4_h_r_6
 (9 8)  (609 456)  (609 456)  routing T_12_28.sp4_v_t_42 <X> T_12_28.sp4_h_r_7
 (22 8)  (622 456)  (622 456)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 456)  (624 456)  routing T_12_28.tnl_op_3 <X> T_12_28.lc_trk_g2_3
 (26 8)  (626 456)  (626 456)  routing T_12_28.lc_trk_g0_4 <X> T_12_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 456)  (627 456)  routing T_12_28.lc_trk_g1_0 <X> T_12_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 456)  (629 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 456)  (631 456)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 456)  (632 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 456)  (634 456)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 456)  (635 456)  routing T_12_28.lc_trk_g0_6 <X> T_12_28.input_2_4
 (38 8)  (638 456)  (638 456)  LC_4 Logic Functioning bit
 (41 8)  (641 456)  (641 456)  LC_4 Logic Functioning bit
 (43 8)  (643 456)  (643 456)  LC_4 Logic Functioning bit
 (45 8)  (645 456)  (645 456)  LC_4 Logic Functioning bit
 (6 9)  (606 457)  (606 457)  routing T_12_28.sp4_v_b_6 <X> T_12_28.sp4_h_r_6
 (21 9)  (621 457)  (621 457)  routing T_12_28.tnl_op_3 <X> T_12_28.lc_trk_g2_3
 (29 9)  (629 457)  (629 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 457)  (632 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (635 457)  (635 457)  routing T_12_28.lc_trk_g0_6 <X> T_12_28.input_2_4
 (38 9)  (638 457)  (638 457)  LC_4 Logic Functioning bit
 (40 9)  (640 457)  (640 457)  LC_4 Logic Functioning bit
 (42 9)  (642 457)  (642 457)  LC_4 Logic Functioning bit
 (4 10)  (604 458)  (604 458)  routing T_12_28.sp4_v_b_6 <X> T_12_28.sp4_v_t_43
 (15 10)  (615 458)  (615 458)  routing T_12_28.sp4_h_l_16 <X> T_12_28.lc_trk_g2_5
 (16 10)  (616 458)  (616 458)  routing T_12_28.sp4_h_l_16 <X> T_12_28.lc_trk_g2_5
 (17 10)  (617 458)  (617 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (622 458)  (622 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (625 458)  (625 458)  routing T_12_28.rgt_op_6 <X> T_12_28.lc_trk_g2_6
 (31 10)  (631 458)  (631 458)  routing T_12_28.lc_trk_g1_5 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 458)  (632 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 458)  (634 458)  routing T_12_28.lc_trk_g1_5 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 458)  (636 458)  LC_5 Logic Functioning bit
 (38 10)  (638 458)  (638 458)  LC_5 Logic Functioning bit
 (39 10)  (639 458)  (639 458)  LC_5 Logic Functioning bit
 (43 10)  (643 458)  (643 458)  LC_5 Logic Functioning bit
 (45 10)  (645 458)  (645 458)  LC_5 Logic Functioning bit
 (51 10)  (651 458)  (651 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (603 459)  (603 459)  routing T_12_28.sp12_v_b_1 <X> T_12_28.sp12_h_l_22
 (18 11)  (618 459)  (618 459)  routing T_12_28.sp4_h_l_16 <X> T_12_28.lc_trk_g2_5
 (22 11)  (622 459)  (622 459)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 459)  (624 459)  routing T_12_28.rgt_op_6 <X> T_12_28.lc_trk_g2_6
 (26 11)  (626 459)  (626 459)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 459)  (627 459)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 459)  (628 459)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 459)  (629 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 459)  (632 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (637 459)  (637 459)  LC_5 Logic Functioning bit
 (38 11)  (638 459)  (638 459)  LC_5 Logic Functioning bit
 (39 11)  (639 459)  (639 459)  LC_5 Logic Functioning bit
 (42 11)  (642 459)  (642 459)  LC_5 Logic Functioning bit
 (51 11)  (651 459)  (651 459)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (622 460)  (622 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (626 460)  (626 460)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 460)  (628 460)  routing T_12_28.lc_trk_g2_7 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 460)  (629 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 460)  (630 460)  routing T_12_28.lc_trk_g2_7 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 460)  (632 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 460)  (633 460)  routing T_12_28.lc_trk_g2_3 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 460)  (636 460)  LC_6 Logic Functioning bit
 (37 12)  (637 460)  (637 460)  LC_6 Logic Functioning bit
 (39 12)  (639 460)  (639 460)  LC_6 Logic Functioning bit
 (41 12)  (641 460)  (641 460)  LC_6 Logic Functioning bit
 (43 12)  (643 460)  (643 460)  LC_6 Logic Functioning bit
 (21 13)  (621 461)  (621 461)  routing T_12_28.sp4_r_v_b_43 <X> T_12_28.lc_trk_g3_3
 (22 13)  (622 461)  (622 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (626 461)  (626 461)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 461)  (627 461)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 461)  (628 461)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 461)  (629 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 461)  (630 461)  routing T_12_28.lc_trk_g2_7 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 461)  (631 461)  routing T_12_28.lc_trk_g2_3 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 461)  (632 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (636 461)  (636 461)  LC_6 Logic Functioning bit
 (37 13)  (637 461)  (637 461)  LC_6 Logic Functioning bit
 (38 13)  (638 461)  (638 461)  LC_6 Logic Functioning bit
 (13 14)  (613 462)  (613 462)  routing T_12_28.sp4_h_r_11 <X> T_12_28.sp4_v_t_46
 (21 14)  (621 462)  (621 462)  routing T_12_28.wire_logic_cluster/lc_7/out <X> T_12_28.lc_trk_g3_7
 (22 14)  (622 462)  (622 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (625 462)  (625 462)  routing T_12_28.wire_logic_cluster/lc_6/out <X> T_12_28.lc_trk_g3_6
 (27 14)  (627 462)  (627 462)  routing T_12_28.lc_trk_g1_1 <X> T_12_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 462)  (629 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 462)  (632 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 462)  (635 462)  routing T_12_28.lc_trk_g0_7 <X> T_12_28.input_2_7
 (38 14)  (638 462)  (638 462)  LC_7 Logic Functioning bit
 (42 14)  (642 462)  (642 462)  LC_7 Logic Functioning bit
 (43 14)  (643 462)  (643 462)  LC_7 Logic Functioning bit
 (45 14)  (645 462)  (645 462)  LC_7 Logic Functioning bit
 (51 14)  (651 462)  (651 462)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (612 463)  (612 463)  routing T_12_28.sp4_h_r_11 <X> T_12_28.sp4_v_t_46
 (22 15)  (622 463)  (622 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 463)  (626 463)  routing T_12_28.lc_trk_g0_3 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 463)  (629 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 463)  (631 463)  routing T_12_28.lc_trk_g0_2 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 463)  (632 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 463)  (635 463)  routing T_12_28.lc_trk_g0_7 <X> T_12_28.input_2_7
 (36 15)  (636 463)  (636 463)  LC_7 Logic Functioning bit
 (42 15)  (642 463)  (642 463)  LC_7 Logic Functioning bit
 (43 15)  (643 463)  (643 463)  LC_7 Logic Functioning bit
 (48 15)  (648 463)  (648 463)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_28

 (5 0)  (659 448)  (659 448)  routing T_13_28.sp4_v_b_6 <X> T_13_28.sp4_h_r_0
 (22 0)  (676 448)  (676 448)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 448)  (678 448)  routing T_13_28.top_op_3 <X> T_13_28.lc_trk_g0_3
 (4 1)  (658 449)  (658 449)  routing T_13_28.sp4_v_b_6 <X> T_13_28.sp4_h_r_0
 (6 1)  (660 449)  (660 449)  routing T_13_28.sp4_v_b_6 <X> T_13_28.sp4_h_r_0
 (14 1)  (668 449)  (668 449)  routing T_13_28.top_op_0 <X> T_13_28.lc_trk_g0_0
 (15 1)  (669 449)  (669 449)  routing T_13_28.top_op_0 <X> T_13_28.lc_trk_g0_0
 (17 1)  (671 449)  (671 449)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (675 449)  (675 449)  routing T_13_28.top_op_3 <X> T_13_28.lc_trk_g0_3
 (0 2)  (654 450)  (654 450)  routing T_13_28.glb_netwk_3 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (2 2)  (656 450)  (656 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 450)  (668 450)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g0_4
 (17 2)  (671 450)  (671 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (675 450)  (675 450)  routing T_13_28.lft_op_7 <X> T_13_28.lc_trk_g0_7
 (22 2)  (676 450)  (676 450)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 450)  (678 450)  routing T_13_28.lft_op_7 <X> T_13_28.lc_trk_g0_7
 (0 3)  (654 451)  (654 451)  routing T_13_28.glb_netwk_3 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (14 3)  (668 451)  (668 451)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g0_4
 (16 3)  (670 451)  (670 451)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g0_4
 (17 3)  (671 451)  (671 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (672 451)  (672 451)  routing T_13_28.sp4_r_v_b_29 <X> T_13_28.lc_trk_g0_5
 (12 4)  (666 452)  (666 452)  routing T_13_28.sp4_h_l_39 <X> T_13_28.sp4_h_r_5
 (15 4)  (669 452)  (669 452)  routing T_13_28.lft_op_1 <X> T_13_28.lc_trk_g1_1
 (17 4)  (671 452)  (671 452)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 452)  (672 452)  routing T_13_28.lft_op_1 <X> T_13_28.lc_trk_g1_1
 (22 4)  (676 452)  (676 452)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 452)  (678 452)  routing T_13_28.bot_op_3 <X> T_13_28.lc_trk_g1_3
 (26 4)  (680 452)  (680 452)  routing T_13_28.lc_trk_g0_4 <X> T_13_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 452)  (683 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 452)  (686 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 452)  (687 452)  routing T_13_28.lc_trk_g2_1 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 452)  (690 452)  LC_2 Logic Functioning bit
 (38 4)  (692 452)  (692 452)  LC_2 Logic Functioning bit
 (39 4)  (693 452)  (693 452)  LC_2 Logic Functioning bit
 (41 4)  (695 452)  (695 452)  LC_2 Logic Functioning bit
 (43 4)  (697 452)  (697 452)  LC_2 Logic Functioning bit
 (13 5)  (667 453)  (667 453)  routing T_13_28.sp4_h_l_39 <X> T_13_28.sp4_h_r_5
 (29 5)  (683 453)  (683 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 453)  (684 453)  routing T_13_28.lc_trk_g0_3 <X> T_13_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 453)  (686 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (687 453)  (687 453)  routing T_13_28.lc_trk_g2_0 <X> T_13_28.input_2_2
 (38 5)  (692 453)  (692 453)  LC_2 Logic Functioning bit
 (8 6)  (662 454)  (662 454)  routing T_13_28.sp4_h_r_4 <X> T_13_28.sp4_h_l_41
 (14 6)  (668 454)  (668 454)  routing T_13_28.sp4_h_l_9 <X> T_13_28.lc_trk_g1_4
 (29 6)  (683 454)  (683 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 454)  (686 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 454)  (687 454)  routing T_13_28.lc_trk_g2_2 <X> T_13_28.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 454)  (689 454)  routing T_13_28.lc_trk_g0_5 <X> T_13_28.input_2_3
 (42 6)  (696 454)  (696 454)  LC_3 Logic Functioning bit
 (45 6)  (699 454)  (699 454)  LC_3 Logic Functioning bit
 (46 6)  (700 454)  (700 454)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (706 454)  (706 454)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (662 455)  (662 455)  routing T_13_28.sp4_h_r_10 <X> T_13_28.sp4_v_t_41
 (9 7)  (663 455)  (663 455)  routing T_13_28.sp4_h_r_10 <X> T_13_28.sp4_v_t_41
 (10 7)  (664 455)  (664 455)  routing T_13_28.sp4_h_r_10 <X> T_13_28.sp4_v_t_41
 (13 7)  (667 455)  (667 455)  routing T_13_28.sp4_v_b_0 <X> T_13_28.sp4_h_l_40
 (14 7)  (668 455)  (668 455)  routing T_13_28.sp4_h_l_9 <X> T_13_28.lc_trk_g1_4
 (15 7)  (669 455)  (669 455)  routing T_13_28.sp4_h_l_9 <X> T_13_28.lc_trk_g1_4
 (16 7)  (670 455)  (670 455)  routing T_13_28.sp4_h_l_9 <X> T_13_28.lc_trk_g1_4
 (17 7)  (671 455)  (671 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (680 455)  (680 455)  routing T_13_28.lc_trk_g2_3 <X> T_13_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 455)  (682 455)  routing T_13_28.lc_trk_g2_3 <X> T_13_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 455)  (683 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 455)  (685 455)  routing T_13_28.lc_trk_g2_2 <X> T_13_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 455)  (686 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (691 455)  (691 455)  LC_3 Logic Functioning bit
 (39 7)  (693 455)  (693 455)  LC_3 Logic Functioning bit
 (40 7)  (694 455)  (694 455)  LC_3 Logic Functioning bit
 (42 7)  (696 455)  (696 455)  LC_3 Logic Functioning bit
 (43 7)  (697 455)  (697 455)  LC_3 Logic Functioning bit
 (47 7)  (701 455)  (701 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (702 455)  (702 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (707 455)  (707 455)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (669 456)  (669 456)  routing T_13_28.tnr_op_1 <X> T_13_28.lc_trk_g2_1
 (17 8)  (671 456)  (671 456)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (675 456)  (675 456)  routing T_13_28.wire_logic_cluster/lc_3/out <X> T_13_28.lc_trk_g2_3
 (22 8)  (676 456)  (676 456)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (680 456)  (680 456)  routing T_13_28.lc_trk_g2_4 <X> T_13_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 456)  (681 456)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 456)  (682 456)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 456)  (683 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 456)  (684 456)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 456)  (686 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 456)  (687 456)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 456)  (688 456)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 456)  (690 456)  LC_4 Logic Functioning bit
 (38 8)  (692 456)  (692 456)  LC_4 Logic Functioning bit
 (41 8)  (695 456)  (695 456)  LC_4 Logic Functioning bit
 (43 8)  (697 456)  (697 456)  LC_4 Logic Functioning bit
 (14 9)  (668 457)  (668 457)  routing T_13_28.sp12_v_b_16 <X> T_13_28.lc_trk_g2_0
 (16 9)  (670 457)  (670 457)  routing T_13_28.sp12_v_b_16 <X> T_13_28.lc_trk_g2_0
 (17 9)  (671 457)  (671 457)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (676 457)  (676 457)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 457)  (678 457)  routing T_13_28.tnl_op_2 <X> T_13_28.lc_trk_g2_2
 (25 9)  (679 457)  (679 457)  routing T_13_28.tnl_op_2 <X> T_13_28.lc_trk_g2_2
 (28 9)  (682 457)  (682 457)  routing T_13_28.lc_trk_g2_4 <X> T_13_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 457)  (683 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 457)  (684 457)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (37 9)  (691 457)  (691 457)  LC_4 Logic Functioning bit
 (39 9)  (693 457)  (693 457)  LC_4 Logic Functioning bit
 (41 9)  (695 457)  (695 457)  LC_4 Logic Functioning bit
 (43 9)  (697 457)  (697 457)  LC_4 Logic Functioning bit
 (14 10)  (668 458)  (668 458)  routing T_13_28.sp4_h_r_44 <X> T_13_28.lc_trk_g2_4
 (21 10)  (675 458)  (675 458)  routing T_13_28.sp4_v_t_26 <X> T_13_28.lc_trk_g2_7
 (22 10)  (676 458)  (676 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 458)  (677 458)  routing T_13_28.sp4_v_t_26 <X> T_13_28.lc_trk_g2_7
 (26 10)  (680 458)  (680 458)  routing T_13_28.lc_trk_g1_4 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 458)  (681 458)  routing T_13_28.lc_trk_g1_3 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 458)  (683 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 458)  (686 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 458)  (687 458)  routing T_13_28.lc_trk_g3_3 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 458)  (688 458)  routing T_13_28.lc_trk_g3_3 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 458)  (689 458)  routing T_13_28.lc_trk_g0_7 <X> T_13_28.input_2_5
 (36 10)  (690 458)  (690 458)  LC_5 Logic Functioning bit
 (38 10)  (692 458)  (692 458)  LC_5 Logic Functioning bit
 (39 10)  (693 458)  (693 458)  LC_5 Logic Functioning bit
 (43 10)  (697 458)  (697 458)  LC_5 Logic Functioning bit
 (8 11)  (662 459)  (662 459)  routing T_13_28.sp4_h_r_1 <X> T_13_28.sp4_v_t_42
 (9 11)  (663 459)  (663 459)  routing T_13_28.sp4_h_r_1 <X> T_13_28.sp4_v_t_42
 (10 11)  (664 459)  (664 459)  routing T_13_28.sp4_h_r_1 <X> T_13_28.sp4_v_t_42
 (14 11)  (668 459)  (668 459)  routing T_13_28.sp4_h_r_44 <X> T_13_28.lc_trk_g2_4
 (15 11)  (669 459)  (669 459)  routing T_13_28.sp4_h_r_44 <X> T_13_28.lc_trk_g2_4
 (16 11)  (670 459)  (670 459)  routing T_13_28.sp4_h_r_44 <X> T_13_28.lc_trk_g2_4
 (17 11)  (671 459)  (671 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (675 459)  (675 459)  routing T_13_28.sp4_v_t_26 <X> T_13_28.lc_trk_g2_7
 (27 11)  (681 459)  (681 459)  routing T_13_28.lc_trk_g1_4 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 459)  (683 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 459)  (684 459)  routing T_13_28.lc_trk_g1_3 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 459)  (685 459)  routing T_13_28.lc_trk_g3_3 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 459)  (686 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 459)  (689 459)  routing T_13_28.lc_trk_g0_7 <X> T_13_28.input_2_5
 (37 11)  (691 459)  (691 459)  LC_5 Logic Functioning bit
 (38 11)  (692 459)  (692 459)  LC_5 Logic Functioning bit
 (39 11)  (693 459)  (693 459)  LC_5 Logic Functioning bit
 (43 11)  (697 459)  (697 459)  LC_5 Logic Functioning bit
 (6 12)  (660 460)  (660 460)  routing T_13_28.sp4_v_t_43 <X> T_13_28.sp4_v_b_9
 (15 12)  (669 460)  (669 460)  routing T_13_28.sp4_h_r_25 <X> T_13_28.lc_trk_g3_1
 (16 12)  (670 460)  (670 460)  routing T_13_28.sp4_h_r_25 <X> T_13_28.lc_trk_g3_1
 (17 12)  (671 460)  (671 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (676 460)  (676 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 460)  (677 460)  routing T_13_28.sp4_h_r_27 <X> T_13_28.lc_trk_g3_3
 (24 12)  (678 460)  (678 460)  routing T_13_28.sp4_h_r_27 <X> T_13_28.lc_trk_g3_3
 (28 12)  (682 460)  (682 460)  routing T_13_28.lc_trk_g2_7 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 460)  (683 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 460)  (684 460)  routing T_13_28.lc_trk_g2_7 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 460)  (685 460)  routing T_13_28.lc_trk_g0_7 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 460)  (686 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 460)  (690 460)  LC_6 Logic Functioning bit
 (37 12)  (691 460)  (691 460)  LC_6 Logic Functioning bit
 (41 12)  (695 460)  (695 460)  LC_6 Logic Functioning bit
 (43 12)  (697 460)  (697 460)  LC_6 Logic Functioning bit
 (50 12)  (704 460)  (704 460)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (659 461)  (659 461)  routing T_13_28.sp4_v_t_43 <X> T_13_28.sp4_v_b_9
 (9 13)  (663 461)  (663 461)  routing T_13_28.sp4_v_t_39 <X> T_13_28.sp4_v_b_10
 (10 13)  (664 461)  (664 461)  routing T_13_28.sp4_v_t_39 <X> T_13_28.sp4_v_b_10
 (14 13)  (668 461)  (668 461)  routing T_13_28.tnl_op_0 <X> T_13_28.lc_trk_g3_0
 (15 13)  (669 461)  (669 461)  routing T_13_28.tnl_op_0 <X> T_13_28.lc_trk_g3_0
 (17 13)  (671 461)  (671 461)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (672 461)  (672 461)  routing T_13_28.sp4_h_r_25 <X> T_13_28.lc_trk_g3_1
 (21 13)  (675 461)  (675 461)  routing T_13_28.sp4_h_r_27 <X> T_13_28.lc_trk_g3_3
 (22 13)  (676 461)  (676 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 461)  (677 461)  routing T_13_28.sp4_h_l_15 <X> T_13_28.lc_trk_g3_2
 (24 13)  (678 461)  (678 461)  routing T_13_28.sp4_h_l_15 <X> T_13_28.lc_trk_g3_2
 (25 13)  (679 461)  (679 461)  routing T_13_28.sp4_h_l_15 <X> T_13_28.lc_trk_g3_2
 (27 13)  (681 461)  (681 461)  routing T_13_28.lc_trk_g3_1 <X> T_13_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 461)  (682 461)  routing T_13_28.lc_trk_g3_1 <X> T_13_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 461)  (683 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 461)  (684 461)  routing T_13_28.lc_trk_g2_7 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 461)  (685 461)  routing T_13_28.lc_trk_g0_7 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 461)  (690 461)  LC_6 Logic Functioning bit
 (37 13)  (691 461)  (691 461)  LC_6 Logic Functioning bit
 (40 13)  (694 461)  (694 461)  LC_6 Logic Functioning bit
 (43 13)  (697 461)  (697 461)  LC_6 Logic Functioning bit
 (22 14)  (676 462)  (676 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 462)  (677 462)  routing T_13_28.sp4_h_r_31 <X> T_13_28.lc_trk_g3_7
 (24 14)  (678 462)  (678 462)  routing T_13_28.sp4_h_r_31 <X> T_13_28.lc_trk_g3_7
 (25 14)  (679 462)  (679 462)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g3_6
 (27 14)  (681 462)  (681 462)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 462)  (682 462)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 462)  (683 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 462)  (684 462)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 462)  (686 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 462)  (688 462)  routing T_13_28.lc_trk_g1_1 <X> T_13_28.wire_logic_cluster/lc_7/in_3
 (21 15)  (675 463)  (675 463)  routing T_13_28.sp4_h_r_31 <X> T_13_28.lc_trk_g3_7
 (22 15)  (676 463)  (676 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 463)  (677 463)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g3_6
 (24 15)  (678 463)  (678 463)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g3_6
 (25 15)  (679 463)  (679 463)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g3_6
 (26 15)  (680 463)  (680 463)  routing T_13_28.lc_trk_g3_2 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 463)  (681 463)  routing T_13_28.lc_trk_g3_2 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 463)  (682 463)  routing T_13_28.lc_trk_g3_2 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 463)  (683 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 463)  (684 463)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 463)  (690 463)  LC_7 Logic Functioning bit
 (38 15)  (692 463)  (692 463)  LC_7 Logic Functioning bit
 (40 15)  (694 463)  (694 463)  LC_7 Logic Functioning bit
 (41 15)  (695 463)  (695 463)  LC_7 Logic Functioning bit
 (42 15)  (696 463)  (696 463)  LC_7 Logic Functioning bit
 (43 15)  (697 463)  (697 463)  LC_7 Logic Functioning bit
 (46 15)  (700 463)  (700 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_28

 (12 0)  (720 448)  (720 448)  routing T_14_28.sp4_h_l_46 <X> T_14_28.sp4_h_r_2
 (17 0)  (725 448)  (725 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (729 448)  (729 448)  routing T_14_28.lft_op_3 <X> T_14_28.lc_trk_g0_3
 (22 0)  (730 448)  (730 448)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 448)  (732 448)  routing T_14_28.lft_op_3 <X> T_14_28.lc_trk_g0_3
 (25 0)  (733 448)  (733 448)  routing T_14_28.wire_logic_cluster/lc_2/out <X> T_14_28.lc_trk_g0_2
 (13 1)  (721 449)  (721 449)  routing T_14_28.sp4_h_l_46 <X> T_14_28.sp4_h_r_2
 (18 1)  (726 449)  (726 449)  routing T_14_28.sp4_r_v_b_34 <X> T_14_28.lc_trk_g0_1
 (22 1)  (730 449)  (730 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (708 450)  (708 450)  routing T_14_28.glb_netwk_3 <X> T_14_28.wire_logic_cluster/lc_7/clk
 (2 2)  (710 450)  (710 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (723 450)  (723 450)  routing T_14_28.sp4_v_b_21 <X> T_14_28.lc_trk_g0_5
 (16 2)  (724 450)  (724 450)  routing T_14_28.sp4_v_b_21 <X> T_14_28.lc_trk_g0_5
 (17 2)  (725 450)  (725 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (735 450)  (735 450)  routing T_14_28.lc_trk_g1_7 <X> T_14_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 450)  (737 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 450)  (738 450)  routing T_14_28.lc_trk_g1_7 <X> T_14_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 450)  (740 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 450)  (742 450)  routing T_14_28.lc_trk_g1_1 <X> T_14_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 450)  (745 450)  LC_1 Logic Functioning bit
 (39 2)  (747 450)  (747 450)  LC_1 Logic Functioning bit
 (41 2)  (749 450)  (749 450)  LC_1 Logic Functioning bit
 (43 2)  (751 450)  (751 450)  LC_1 Logic Functioning bit
 (48 2)  (756 450)  (756 450)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (708 451)  (708 451)  routing T_14_28.glb_netwk_3 <X> T_14_28.wire_logic_cluster/lc_7/clk
 (30 3)  (738 451)  (738 451)  routing T_14_28.lc_trk_g1_7 <X> T_14_28.wire_logic_cluster/lc_1/in_1
 (37 3)  (745 451)  (745 451)  LC_1 Logic Functioning bit
 (39 3)  (747 451)  (747 451)  LC_1 Logic Functioning bit
 (41 3)  (749 451)  (749 451)  LC_1 Logic Functioning bit
 (43 3)  (751 451)  (751 451)  LC_1 Logic Functioning bit
 (0 4)  (708 452)  (708 452)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_7/cen
 (1 4)  (709 452)  (709 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (723 452)  (723 452)  routing T_14_28.sp4_h_l_4 <X> T_14_28.lc_trk_g1_1
 (16 4)  (724 452)  (724 452)  routing T_14_28.sp4_h_l_4 <X> T_14_28.lc_trk_g1_1
 (17 4)  (725 452)  (725 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 452)  (726 452)  routing T_14_28.sp4_h_l_4 <X> T_14_28.lc_trk_g1_1
 (22 4)  (730 452)  (730 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 452)  (731 452)  routing T_14_28.sp4_v_b_19 <X> T_14_28.lc_trk_g1_3
 (24 4)  (732 452)  (732 452)  routing T_14_28.sp4_v_b_19 <X> T_14_28.lc_trk_g1_3
 (25 4)  (733 452)  (733 452)  routing T_14_28.bnr_op_2 <X> T_14_28.lc_trk_g1_2
 (26 4)  (734 452)  (734 452)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 452)  (737 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 452)  (739 452)  routing T_14_28.lc_trk_g2_5 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 452)  (740 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 452)  (741 452)  routing T_14_28.lc_trk_g2_5 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 452)  (744 452)  LC_2 Logic Functioning bit
 (37 4)  (745 452)  (745 452)  LC_2 Logic Functioning bit
 (40 4)  (748 452)  (748 452)  LC_2 Logic Functioning bit
 (41 4)  (749 452)  (749 452)  LC_2 Logic Functioning bit
 (42 4)  (750 452)  (750 452)  LC_2 Logic Functioning bit
 (43 4)  (751 452)  (751 452)  LC_2 Logic Functioning bit
 (45 4)  (753 452)  (753 452)  LC_2 Logic Functioning bit
 (48 4)  (756 452)  (756 452)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (708 453)  (708 453)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_7/cen
 (1 5)  (709 453)  (709 453)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_7/cen
 (3 5)  (711 453)  (711 453)  routing T_14_28.sp12_h_l_23 <X> T_14_28.sp12_h_r_0
 (18 5)  (726 453)  (726 453)  routing T_14_28.sp4_h_l_4 <X> T_14_28.lc_trk_g1_1
 (22 5)  (730 453)  (730 453)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 453)  (733 453)  routing T_14_28.bnr_op_2 <X> T_14_28.lc_trk_g1_2
 (26 5)  (734 453)  (734 453)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 453)  (736 453)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 453)  (737 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 453)  (738 453)  routing T_14_28.lc_trk_g0_3 <X> T_14_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 453)  (740 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 453)  (741 453)  routing T_14_28.lc_trk_g3_1 <X> T_14_28.input_2_2
 (34 5)  (742 453)  (742 453)  routing T_14_28.lc_trk_g3_1 <X> T_14_28.input_2_2
 (36 5)  (744 453)  (744 453)  LC_2 Logic Functioning bit
 (37 5)  (745 453)  (745 453)  LC_2 Logic Functioning bit
 (40 5)  (748 453)  (748 453)  LC_2 Logic Functioning bit
 (42 5)  (750 453)  (750 453)  LC_2 Logic Functioning bit
 (48 5)  (756 453)  (756 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (720 454)  (720 454)  routing T_14_28.sp4_v_t_46 <X> T_14_28.sp4_h_l_40
 (15 6)  (723 454)  (723 454)  routing T_14_28.sp4_v_b_21 <X> T_14_28.lc_trk_g1_5
 (16 6)  (724 454)  (724 454)  routing T_14_28.sp4_v_b_21 <X> T_14_28.lc_trk_g1_5
 (17 6)  (725 454)  (725 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (730 454)  (730 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 454)  (731 454)  routing T_14_28.sp4_h_r_7 <X> T_14_28.lc_trk_g1_7
 (24 6)  (732 454)  (732 454)  routing T_14_28.sp4_h_r_7 <X> T_14_28.lc_trk_g1_7
 (11 7)  (719 455)  (719 455)  routing T_14_28.sp4_v_t_46 <X> T_14_28.sp4_h_l_40
 (13 7)  (721 455)  (721 455)  routing T_14_28.sp4_v_t_46 <X> T_14_28.sp4_h_l_40
 (21 7)  (729 455)  (729 455)  routing T_14_28.sp4_h_r_7 <X> T_14_28.lc_trk_g1_7
 (8 8)  (716 456)  (716 456)  routing T_14_28.sp4_v_b_1 <X> T_14_28.sp4_h_r_7
 (9 8)  (717 456)  (717 456)  routing T_14_28.sp4_v_b_1 <X> T_14_28.sp4_h_r_7
 (10 8)  (718 456)  (718 456)  routing T_14_28.sp4_v_b_1 <X> T_14_28.sp4_h_r_7
 (14 8)  (722 456)  (722 456)  routing T_14_28.sp4_v_b_24 <X> T_14_28.lc_trk_g2_0
 (15 8)  (723 456)  (723 456)  routing T_14_28.sp4_h_r_41 <X> T_14_28.lc_trk_g2_1
 (16 8)  (724 456)  (724 456)  routing T_14_28.sp4_h_r_41 <X> T_14_28.lc_trk_g2_1
 (17 8)  (725 456)  (725 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 456)  (726 456)  routing T_14_28.sp4_h_r_41 <X> T_14_28.lc_trk_g2_1
 (29 8)  (737 456)  (737 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 456)  (739 456)  routing T_14_28.lc_trk_g2_7 <X> T_14_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 456)  (740 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 456)  (741 456)  routing T_14_28.lc_trk_g2_7 <X> T_14_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 456)  (743 456)  routing T_14_28.lc_trk_g3_7 <X> T_14_28.input_2_4
 (37 8)  (745 456)  (745 456)  LC_4 Logic Functioning bit
 (39 8)  (747 456)  (747 456)  LC_4 Logic Functioning bit
 (46 8)  (754 456)  (754 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (716 457)  (716 457)  routing T_14_28.sp4_h_l_42 <X> T_14_28.sp4_v_b_7
 (9 9)  (717 457)  (717 457)  routing T_14_28.sp4_h_l_42 <X> T_14_28.sp4_v_b_7
 (16 9)  (724 457)  (724 457)  routing T_14_28.sp4_v_b_24 <X> T_14_28.lc_trk_g2_0
 (17 9)  (725 457)  (725 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (726 457)  (726 457)  routing T_14_28.sp4_h_r_41 <X> T_14_28.lc_trk_g2_1
 (26 9)  (734 457)  (734 457)  routing T_14_28.lc_trk_g1_3 <X> T_14_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 457)  (735 457)  routing T_14_28.lc_trk_g1_3 <X> T_14_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 457)  (737 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 457)  (739 457)  routing T_14_28.lc_trk_g2_7 <X> T_14_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 457)  (740 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 457)  (741 457)  routing T_14_28.lc_trk_g3_7 <X> T_14_28.input_2_4
 (34 9)  (742 457)  (742 457)  routing T_14_28.lc_trk_g3_7 <X> T_14_28.input_2_4
 (35 9)  (743 457)  (743 457)  routing T_14_28.lc_trk_g3_7 <X> T_14_28.input_2_4
 (36 9)  (744 457)  (744 457)  LC_4 Logic Functioning bit
 (37 9)  (745 457)  (745 457)  LC_4 Logic Functioning bit
 (39 9)  (747 457)  (747 457)  LC_4 Logic Functioning bit
 (43 9)  (751 457)  (751 457)  LC_4 Logic Functioning bit
 (16 10)  (724 458)  (724 458)  routing T_14_28.sp4_v_b_37 <X> T_14_28.lc_trk_g2_5
 (17 10)  (725 458)  (725 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 458)  (726 458)  routing T_14_28.sp4_v_b_37 <X> T_14_28.lc_trk_g2_5
 (21 10)  (729 458)  (729 458)  routing T_14_28.wire_logic_cluster/lc_7/out <X> T_14_28.lc_trk_g2_7
 (22 10)  (730 458)  (730 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (737 458)  (737 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 458)  (739 458)  routing T_14_28.lc_trk_g1_5 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 458)  (740 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 458)  (742 458)  routing T_14_28.lc_trk_g1_5 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 458)  (744 458)  LC_5 Logic Functioning bit
 (38 10)  (746 458)  (746 458)  LC_5 Logic Functioning bit
 (41 10)  (749 458)  (749 458)  LC_5 Logic Functioning bit
 (43 10)  (751 458)  (751 458)  LC_5 Logic Functioning bit
 (18 11)  (726 459)  (726 459)  routing T_14_28.sp4_v_b_37 <X> T_14_28.lc_trk_g2_5
 (22 11)  (730 459)  (730 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (736 459)  (736 459)  routing T_14_28.lc_trk_g2_1 <X> T_14_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 459)  (737 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 459)  (738 459)  routing T_14_28.lc_trk_g0_2 <X> T_14_28.wire_logic_cluster/lc_5/in_1
 (37 11)  (745 459)  (745 459)  LC_5 Logic Functioning bit
 (39 11)  (747 459)  (747 459)  LC_5 Logic Functioning bit
 (41 11)  (749 459)  (749 459)  LC_5 Logic Functioning bit
 (43 11)  (751 459)  (751 459)  LC_5 Logic Functioning bit
 (9 12)  (717 460)  (717 460)  routing T_14_28.sp4_h_l_42 <X> T_14_28.sp4_h_r_10
 (10 12)  (718 460)  (718 460)  routing T_14_28.sp4_h_l_42 <X> T_14_28.sp4_h_r_10
 (14 12)  (722 460)  (722 460)  routing T_14_28.sp4_v_b_24 <X> T_14_28.lc_trk_g3_0
 (16 12)  (724 460)  (724 460)  routing T_14_28.sp4_v_b_33 <X> T_14_28.lc_trk_g3_1
 (17 12)  (725 460)  (725 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 460)  (726 460)  routing T_14_28.sp4_v_b_33 <X> T_14_28.lc_trk_g3_1
 (22 12)  (730 460)  (730 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (737 460)  (737 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 460)  (738 460)  routing T_14_28.lc_trk_g0_5 <X> T_14_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 460)  (740 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 460)  (741 460)  routing T_14_28.lc_trk_g3_0 <X> T_14_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 460)  (742 460)  routing T_14_28.lc_trk_g3_0 <X> T_14_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 460)  (744 460)  LC_6 Logic Functioning bit
 (37 12)  (745 460)  (745 460)  LC_6 Logic Functioning bit
 (41 12)  (749 460)  (749 460)  LC_6 Logic Functioning bit
 (43 12)  (751 460)  (751 460)  LC_6 Logic Functioning bit
 (50 12)  (758 460)  (758 460)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (724 461)  (724 461)  routing T_14_28.sp4_v_b_24 <X> T_14_28.lc_trk_g3_0
 (17 13)  (725 461)  (725 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (726 461)  (726 461)  routing T_14_28.sp4_v_b_33 <X> T_14_28.lc_trk_g3_1
 (21 13)  (729 461)  (729 461)  routing T_14_28.sp4_r_v_b_43 <X> T_14_28.lc_trk_g3_3
 (27 13)  (735 461)  (735 461)  routing T_14_28.lc_trk_g1_1 <X> T_14_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 461)  (737 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 461)  (744 461)  LC_6 Logic Functioning bit
 (37 13)  (745 461)  (745 461)  LC_6 Logic Functioning bit
 (22 14)  (730 462)  (730 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 462)  (731 462)  routing T_14_28.sp4_h_r_31 <X> T_14_28.lc_trk_g3_7
 (24 14)  (732 462)  (732 462)  routing T_14_28.sp4_h_r_31 <X> T_14_28.lc_trk_g3_7
 (28 14)  (736 462)  (736 462)  routing T_14_28.lc_trk_g2_0 <X> T_14_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 462)  (737 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 462)  (740 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 462)  (742 462)  routing T_14_28.lc_trk_g1_3 <X> T_14_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 462)  (744 462)  LC_7 Logic Functioning bit
 (37 14)  (745 462)  (745 462)  LC_7 Logic Functioning bit
 (50 14)  (758 462)  (758 462)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (729 463)  (729 463)  routing T_14_28.sp4_h_r_31 <X> T_14_28.lc_trk_g3_7
 (26 15)  (734 463)  (734 463)  routing T_14_28.lc_trk_g1_2 <X> T_14_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 463)  (735 463)  routing T_14_28.lc_trk_g1_2 <X> T_14_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 463)  (737 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 463)  (739 463)  routing T_14_28.lc_trk_g1_3 <X> T_14_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 463)  (744 463)  LC_7 Logic Functioning bit
 (37 15)  (745 463)  (745 463)  LC_7 Logic Functioning bit
 (40 15)  (748 463)  (748 463)  LC_7 Logic Functioning bit
 (42 15)  (750 463)  (750 463)  LC_7 Logic Functioning bit


LogicTile_15_28

 (4 0)  (766 448)  (766 448)  routing T_15_28.sp4_h_l_43 <X> T_15_28.sp4_v_b_0
 (6 0)  (768 448)  (768 448)  routing T_15_28.sp4_h_l_43 <X> T_15_28.sp4_v_b_0
 (22 0)  (784 448)  (784 448)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 448)  (786 448)  routing T_15_28.top_op_3 <X> T_15_28.lc_trk_g0_3
 (25 0)  (787 448)  (787 448)  routing T_15_28.wire_logic_cluster/lc_2/out <X> T_15_28.lc_trk_g0_2
 (26 0)  (788 448)  (788 448)  routing T_15_28.lc_trk_g1_7 <X> T_15_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 448)  (789 448)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 448)  (790 448)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 448)  (791 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 448)  (792 448)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 448)  (793 448)  routing T_15_28.lc_trk_g1_4 <X> T_15_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 448)  (794 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 448)  (796 448)  routing T_15_28.lc_trk_g1_4 <X> T_15_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 448)  (798 448)  LC_0 Logic Functioning bit
 (38 0)  (800 448)  (800 448)  LC_0 Logic Functioning bit
 (5 1)  (767 449)  (767 449)  routing T_15_28.sp4_h_l_43 <X> T_15_28.sp4_v_b_0
 (21 1)  (783 449)  (783 449)  routing T_15_28.top_op_3 <X> T_15_28.lc_trk_g0_3
 (22 1)  (784 449)  (784 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 449)  (788 449)  routing T_15_28.lc_trk_g1_7 <X> T_15_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 449)  (789 449)  routing T_15_28.lc_trk_g1_7 <X> T_15_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 449)  (791 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 449)  (792 449)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_0/in_1
 (0 2)  (762 450)  (762 450)  routing T_15_28.glb_netwk_3 <X> T_15_28.wire_logic_cluster/lc_7/clk
 (2 2)  (764 450)  (764 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (771 450)  (771 450)  routing T_15_28.sp4_v_b_1 <X> T_15_28.sp4_h_l_36
 (12 2)  (774 450)  (774 450)  routing T_15_28.sp4_v_t_45 <X> T_15_28.sp4_h_l_39
 (22 2)  (784 450)  (784 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 450)  (785 450)  routing T_15_28.sp4_h_r_7 <X> T_15_28.lc_trk_g0_7
 (24 2)  (786 450)  (786 450)  routing T_15_28.sp4_h_r_7 <X> T_15_28.lc_trk_g0_7
 (26 2)  (788 450)  (788 450)  routing T_15_28.lc_trk_g0_7 <X> T_15_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 450)  (789 450)  routing T_15_28.lc_trk_g1_5 <X> T_15_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 450)  (791 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 450)  (792 450)  routing T_15_28.lc_trk_g1_5 <X> T_15_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 450)  (793 450)  routing T_15_28.lc_trk_g3_7 <X> T_15_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 450)  (794 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 450)  (795 450)  routing T_15_28.lc_trk_g3_7 <X> T_15_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 450)  (796 450)  routing T_15_28.lc_trk_g3_7 <X> T_15_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 450)  (798 450)  LC_1 Logic Functioning bit
 (37 2)  (799 450)  (799 450)  LC_1 Logic Functioning bit
 (38 2)  (800 450)  (800 450)  LC_1 Logic Functioning bit
 (39 2)  (801 450)  (801 450)  LC_1 Logic Functioning bit
 (41 2)  (803 450)  (803 450)  LC_1 Logic Functioning bit
 (42 2)  (804 450)  (804 450)  LC_1 Logic Functioning bit
 (43 2)  (805 450)  (805 450)  LC_1 Logic Functioning bit
 (47 2)  (809 450)  (809 450)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (812 450)  (812 450)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (814 450)  (814 450)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 451)  (762 451)  routing T_15_28.glb_netwk_3 <X> T_15_28.wire_logic_cluster/lc_7/clk
 (11 3)  (773 451)  (773 451)  routing T_15_28.sp4_v_t_45 <X> T_15_28.sp4_h_l_39
 (13 3)  (775 451)  (775 451)  routing T_15_28.sp4_v_t_45 <X> T_15_28.sp4_h_l_39
 (21 3)  (783 451)  (783 451)  routing T_15_28.sp4_h_r_7 <X> T_15_28.lc_trk_g0_7
 (22 3)  (784 451)  (784 451)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 451)  (786 451)  routing T_15_28.top_op_6 <X> T_15_28.lc_trk_g0_6
 (25 3)  (787 451)  (787 451)  routing T_15_28.top_op_6 <X> T_15_28.lc_trk_g0_6
 (26 3)  (788 451)  (788 451)  routing T_15_28.lc_trk_g0_7 <X> T_15_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 451)  (791 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 451)  (793 451)  routing T_15_28.lc_trk_g3_7 <X> T_15_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 451)  (798 451)  LC_1 Logic Functioning bit
 (37 3)  (799 451)  (799 451)  LC_1 Logic Functioning bit
 (38 3)  (800 451)  (800 451)  LC_1 Logic Functioning bit
 (39 3)  (801 451)  (801 451)  LC_1 Logic Functioning bit
 (40 3)  (802 451)  (802 451)  LC_1 Logic Functioning bit
 (41 3)  (803 451)  (803 451)  LC_1 Logic Functioning bit
 (42 3)  (804 451)  (804 451)  LC_1 Logic Functioning bit
 (43 3)  (805 451)  (805 451)  LC_1 Logic Functioning bit
 (47 3)  (809 451)  (809 451)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (767 452)  (767 452)  routing T_15_28.sp4_h_l_37 <X> T_15_28.sp4_h_r_3
 (15 4)  (777 452)  (777 452)  routing T_15_28.sp4_h_r_1 <X> T_15_28.lc_trk_g1_1
 (16 4)  (778 452)  (778 452)  routing T_15_28.sp4_h_r_1 <X> T_15_28.lc_trk_g1_1
 (17 4)  (779 452)  (779 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (783 452)  (783 452)  routing T_15_28.wire_logic_cluster/lc_3/out <X> T_15_28.lc_trk_g1_3
 (22 4)  (784 452)  (784 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (790 452)  (790 452)  routing T_15_28.lc_trk_g2_3 <X> T_15_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 452)  (791 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 452)  (794 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 452)  (795 452)  routing T_15_28.lc_trk_g3_0 <X> T_15_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 452)  (796 452)  routing T_15_28.lc_trk_g3_0 <X> T_15_28.wire_logic_cluster/lc_2/in_3
 (41 4)  (803 452)  (803 452)  LC_2 Logic Functioning bit
 (43 4)  (805 452)  (805 452)  LC_2 Logic Functioning bit
 (45 4)  (807 452)  (807 452)  LC_2 Logic Functioning bit
 (4 5)  (766 453)  (766 453)  routing T_15_28.sp4_h_l_37 <X> T_15_28.sp4_h_r_3
 (18 5)  (780 453)  (780 453)  routing T_15_28.sp4_h_r_1 <X> T_15_28.lc_trk_g1_1
 (22 5)  (784 453)  (784 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (787 453)  (787 453)  routing T_15_28.sp4_r_v_b_26 <X> T_15_28.lc_trk_g1_2
 (30 5)  (792 453)  (792 453)  routing T_15_28.lc_trk_g2_3 <X> T_15_28.wire_logic_cluster/lc_2/in_1
 (41 5)  (803 453)  (803 453)  LC_2 Logic Functioning bit
 (43 5)  (805 453)  (805 453)  LC_2 Logic Functioning bit
 (12 6)  (774 454)  (774 454)  routing T_15_28.sp4_v_b_5 <X> T_15_28.sp4_h_l_40
 (14 6)  (776 454)  (776 454)  routing T_15_28.wire_logic_cluster/lc_4/out <X> T_15_28.lc_trk_g1_4
 (17 6)  (779 454)  (779 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 454)  (780 454)  routing T_15_28.wire_logic_cluster/lc_5/out <X> T_15_28.lc_trk_g1_5
 (21 6)  (783 454)  (783 454)  routing T_15_28.wire_logic_cluster/lc_7/out <X> T_15_28.lc_trk_g1_7
 (22 6)  (784 454)  (784 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 454)  (787 454)  routing T_15_28.wire_logic_cluster/lc_6/out <X> T_15_28.lc_trk_g1_6
 (27 6)  (789 454)  (789 454)  routing T_15_28.lc_trk_g1_3 <X> T_15_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 454)  (791 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 454)  (793 454)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 454)  (794 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 454)  (795 454)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 454)  (798 454)  LC_3 Logic Functioning bit
 (38 6)  (800 454)  (800 454)  LC_3 Logic Functioning bit
 (40 6)  (802 454)  (802 454)  LC_3 Logic Functioning bit
 (41 6)  (803 454)  (803 454)  LC_3 Logic Functioning bit
 (42 6)  (804 454)  (804 454)  LC_3 Logic Functioning bit
 (43 6)  (805 454)  (805 454)  LC_3 Logic Functioning bit
 (45 6)  (807 454)  (807 454)  LC_3 Logic Functioning bit
 (17 7)  (779 455)  (779 455)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 455)  (784 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 455)  (788 455)  routing T_15_28.lc_trk_g1_2 <X> T_15_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 455)  (789 455)  routing T_15_28.lc_trk_g1_2 <X> T_15_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 455)  (791 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 455)  (792 455)  routing T_15_28.lc_trk_g1_3 <X> T_15_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 455)  (793 455)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (41 7)  (803 455)  (803 455)  LC_3 Logic Functioning bit
 (43 7)  (805 455)  (805 455)  LC_3 Logic Functioning bit
 (48 7)  (810 455)  (810 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (10 8)  (772 456)  (772 456)  routing T_15_28.sp4_v_t_39 <X> T_15_28.sp4_h_r_7
 (21 8)  (783 456)  (783 456)  routing T_15_28.rgt_op_3 <X> T_15_28.lc_trk_g2_3
 (22 8)  (784 456)  (784 456)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 456)  (786 456)  routing T_15_28.rgt_op_3 <X> T_15_28.lc_trk_g2_3
 (27 8)  (789 456)  (789 456)  routing T_15_28.lc_trk_g3_4 <X> T_15_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 456)  (790 456)  routing T_15_28.lc_trk_g3_4 <X> T_15_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 456)  (791 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 456)  (792 456)  routing T_15_28.lc_trk_g3_4 <X> T_15_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 456)  (794 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 456)  (798 456)  LC_4 Logic Functioning bit
 (27 9)  (789 457)  (789 457)  routing T_15_28.lc_trk_g3_1 <X> T_15_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 457)  (790 457)  routing T_15_28.lc_trk_g3_1 <X> T_15_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 457)  (791 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 457)  (793 457)  routing T_15_28.lc_trk_g0_3 <X> T_15_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 457)  (794 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (797 457)  (797 457)  routing T_15_28.lc_trk_g0_2 <X> T_15_28.input_2_4
 (8 10)  (770 458)  (770 458)  routing T_15_28.sp4_v_t_36 <X> T_15_28.sp4_h_l_42
 (9 10)  (771 458)  (771 458)  routing T_15_28.sp4_v_t_36 <X> T_15_28.sp4_h_l_42
 (10 10)  (772 458)  (772 458)  routing T_15_28.sp4_v_t_36 <X> T_15_28.sp4_h_l_42
 (15 10)  (777 458)  (777 458)  routing T_15_28.rgt_op_5 <X> T_15_28.lc_trk_g2_5
 (17 10)  (779 458)  (779 458)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 458)  (780 458)  routing T_15_28.rgt_op_5 <X> T_15_28.lc_trk_g2_5
 (25 10)  (787 458)  (787 458)  routing T_15_28.sp4_h_r_38 <X> T_15_28.lc_trk_g2_6
 (32 10)  (794 458)  (794 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 458)  (796 458)  routing T_15_28.lc_trk_g1_1 <X> T_15_28.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 458)  (799 458)  LC_5 Logic Functioning bit
 (39 10)  (801 458)  (801 458)  LC_5 Logic Functioning bit
 (45 10)  (807 458)  (807 458)  LC_5 Logic Functioning bit
 (22 11)  (784 459)  (784 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 459)  (785 459)  routing T_15_28.sp4_h_r_38 <X> T_15_28.lc_trk_g2_6
 (24 11)  (786 459)  (786 459)  routing T_15_28.sp4_h_r_38 <X> T_15_28.lc_trk_g2_6
 (27 11)  (789 459)  (789 459)  routing T_15_28.lc_trk_g3_0 <X> T_15_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 459)  (790 459)  routing T_15_28.lc_trk_g3_0 <X> T_15_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 459)  (791 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 459)  (798 459)  LC_5 Logic Functioning bit
 (38 11)  (800 459)  (800 459)  LC_5 Logic Functioning bit
 (5 12)  (767 460)  (767 460)  routing T_15_28.sp4_v_b_9 <X> T_15_28.sp4_h_r_9
 (14 12)  (776 460)  (776 460)  routing T_15_28.sp4_v_t_21 <X> T_15_28.lc_trk_g3_0
 (17 12)  (779 460)  (779 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 460)  (783 460)  routing T_15_28.sp4_h_r_43 <X> T_15_28.lc_trk_g3_3
 (22 12)  (784 460)  (784 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 460)  (785 460)  routing T_15_28.sp4_h_r_43 <X> T_15_28.lc_trk_g3_3
 (24 12)  (786 460)  (786 460)  routing T_15_28.sp4_h_r_43 <X> T_15_28.lc_trk_g3_3
 (25 12)  (787 460)  (787 460)  routing T_15_28.bnl_op_2 <X> T_15_28.lc_trk_g3_2
 (27 12)  (789 460)  (789 460)  routing T_15_28.lc_trk_g3_2 <X> T_15_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 460)  (790 460)  routing T_15_28.lc_trk_g3_2 <X> T_15_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 460)  (791 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 460)  (793 460)  routing T_15_28.lc_trk_g1_6 <X> T_15_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 460)  (794 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 460)  (796 460)  routing T_15_28.lc_trk_g1_6 <X> T_15_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 460)  (797 460)  routing T_15_28.lc_trk_g0_6 <X> T_15_28.input_2_6
 (38 12)  (800 460)  (800 460)  LC_6 Logic Functioning bit
 (39 12)  (801 460)  (801 460)  LC_6 Logic Functioning bit
 (45 12)  (807 460)  (807 460)  LC_6 Logic Functioning bit
 (6 13)  (768 461)  (768 461)  routing T_15_28.sp4_v_b_9 <X> T_15_28.sp4_h_r_9
 (8 13)  (770 461)  (770 461)  routing T_15_28.sp4_h_l_47 <X> T_15_28.sp4_v_b_10
 (9 13)  (771 461)  (771 461)  routing T_15_28.sp4_h_l_47 <X> T_15_28.sp4_v_b_10
 (14 13)  (776 461)  (776 461)  routing T_15_28.sp4_v_t_21 <X> T_15_28.lc_trk_g3_0
 (16 13)  (778 461)  (778 461)  routing T_15_28.sp4_v_t_21 <X> T_15_28.lc_trk_g3_0
 (17 13)  (779 461)  (779 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (780 461)  (780 461)  routing T_15_28.sp4_r_v_b_41 <X> T_15_28.lc_trk_g3_1
 (21 13)  (783 461)  (783 461)  routing T_15_28.sp4_h_r_43 <X> T_15_28.lc_trk_g3_3
 (22 13)  (784 461)  (784 461)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 461)  (787 461)  routing T_15_28.bnl_op_2 <X> T_15_28.lc_trk_g3_2
 (26 13)  (788 461)  (788 461)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 461)  (789 461)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 461)  (790 461)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 461)  (791 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 461)  (792 461)  routing T_15_28.lc_trk_g3_2 <X> T_15_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 461)  (793 461)  routing T_15_28.lc_trk_g1_6 <X> T_15_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 461)  (794 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 461)  (797 461)  routing T_15_28.lc_trk_g0_6 <X> T_15_28.input_2_6
 (36 13)  (798 461)  (798 461)  LC_6 Logic Functioning bit
 (38 13)  (800 461)  (800 461)  LC_6 Logic Functioning bit
 (39 13)  (801 461)  (801 461)  LC_6 Logic Functioning bit
 (43 13)  (805 461)  (805 461)  LC_6 Logic Functioning bit
 (47 13)  (809 461)  (809 461)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (767 462)  (767 462)  routing T_15_28.sp4_v_t_44 <X> T_15_28.sp4_h_l_44
 (14 14)  (776 462)  (776 462)  routing T_15_28.sp4_h_r_36 <X> T_15_28.lc_trk_g3_4
 (22 14)  (784 462)  (784 462)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 462)  (786 462)  routing T_15_28.tnr_op_7 <X> T_15_28.lc_trk_g3_7
 (35 14)  (797 462)  (797 462)  routing T_15_28.lc_trk_g2_5 <X> T_15_28.input_2_7
 (37 14)  (799 462)  (799 462)  LC_7 Logic Functioning bit
 (42 14)  (804 462)  (804 462)  LC_7 Logic Functioning bit
 (45 14)  (807 462)  (807 462)  LC_7 Logic Functioning bit
 (53 14)  (815 462)  (815 462)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (6 15)  (768 463)  (768 463)  routing T_15_28.sp4_v_t_44 <X> T_15_28.sp4_h_l_44
 (8 15)  (770 463)  (770 463)  routing T_15_28.sp4_v_b_7 <X> T_15_28.sp4_v_t_47
 (10 15)  (772 463)  (772 463)  routing T_15_28.sp4_v_b_7 <X> T_15_28.sp4_v_t_47
 (15 15)  (777 463)  (777 463)  routing T_15_28.sp4_h_r_36 <X> T_15_28.lc_trk_g3_4
 (16 15)  (778 463)  (778 463)  routing T_15_28.sp4_h_r_36 <X> T_15_28.lc_trk_g3_4
 (17 15)  (779 463)  (779 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (784 463)  (784 463)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (786 463)  (786 463)  routing T_15_28.tnr_op_6 <X> T_15_28.lc_trk_g3_6
 (27 15)  (789 463)  (789 463)  routing T_15_28.lc_trk_g3_0 <X> T_15_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 463)  (790 463)  routing T_15_28.lc_trk_g3_0 <X> T_15_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 463)  (791 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 463)  (794 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (795 463)  (795 463)  routing T_15_28.lc_trk_g2_5 <X> T_15_28.input_2_7
 (36 15)  (798 463)  (798 463)  LC_7 Logic Functioning bit
 (43 15)  (805 463)  (805 463)  LC_7 Logic Functioning bit


LogicTile_16_28

 (9 0)  (825 448)  (825 448)  routing T_16_28.sp4_v_t_36 <X> T_16_28.sp4_h_r_1
 (15 0)  (831 448)  (831 448)  routing T_16_28.sp4_h_r_1 <X> T_16_28.lc_trk_g0_1
 (16 0)  (832 448)  (832 448)  routing T_16_28.sp4_h_r_1 <X> T_16_28.lc_trk_g0_1
 (17 0)  (833 448)  (833 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (841 448)  (841 448)  routing T_16_28.lft_op_2 <X> T_16_28.lc_trk_g0_2
 (29 0)  (845 448)  (845 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 448)  (848 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 448)  (852 448)  LC_0 Logic Functioning bit
 (39 0)  (855 448)  (855 448)  LC_0 Logic Functioning bit
 (41 0)  (857 448)  (857 448)  LC_0 Logic Functioning bit
 (43 0)  (859 448)  (859 448)  LC_0 Logic Functioning bit
 (44 0)  (860 448)  (860 448)  LC_0 Logic Functioning bit
 (52 0)  (868 448)  (868 448)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (834 449)  (834 449)  routing T_16_28.sp4_h_r_1 <X> T_16_28.lc_trk_g0_1
 (22 1)  (838 449)  (838 449)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 449)  (840 449)  routing T_16_28.lft_op_2 <X> T_16_28.lc_trk_g0_2
 (27 1)  (843 449)  (843 449)  routing T_16_28.lc_trk_g1_1 <X> T_16_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 449)  (845 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 449)  (848 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 449)  (849 449)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.input_2_0
 (35 1)  (851 449)  (851 449)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.input_2_0
 (37 1)  (853 449)  (853 449)  LC_0 Logic Functioning bit
 (39 1)  (855 449)  (855 449)  LC_0 Logic Functioning bit
 (41 1)  (857 449)  (857 449)  LC_0 Logic Functioning bit
 (42 1)  (858 449)  (858 449)  LC_0 Logic Functioning bit
 (50 1)  (866 449)  (866 449)  Carry_In_Mux bit 

 (8 2)  (824 450)  (824 450)  routing T_16_28.sp4_v_t_36 <X> T_16_28.sp4_h_l_36
 (9 2)  (825 450)  (825 450)  routing T_16_28.sp4_v_t_36 <X> T_16_28.sp4_h_l_36
 (15 2)  (831 450)  (831 450)  routing T_16_28.lft_op_5 <X> T_16_28.lc_trk_g0_5
 (17 2)  (833 450)  (833 450)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 450)  (834 450)  routing T_16_28.lft_op_5 <X> T_16_28.lc_trk_g0_5
 (21 2)  (837 450)  (837 450)  routing T_16_28.lft_op_7 <X> T_16_28.lc_trk_g0_7
 (22 2)  (838 450)  (838 450)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 450)  (840 450)  routing T_16_28.lft_op_7 <X> T_16_28.lc_trk_g0_7
 (26 2)  (842 450)  (842 450)  routing T_16_28.lc_trk_g1_6 <X> T_16_28.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 450)  (845 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 450)  (846 450)  routing T_16_28.lc_trk_g0_6 <X> T_16_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 450)  (848 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 450)  (852 450)  LC_1 Logic Functioning bit
 (39 2)  (855 450)  (855 450)  LC_1 Logic Functioning bit
 (41 2)  (857 450)  (857 450)  LC_1 Logic Functioning bit
 (43 2)  (859 450)  (859 450)  LC_1 Logic Functioning bit
 (44 2)  (860 450)  (860 450)  LC_1 Logic Functioning bit
 (22 3)  (838 451)  (838 451)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 451)  (840 451)  routing T_16_28.top_op_6 <X> T_16_28.lc_trk_g0_6
 (25 3)  (841 451)  (841 451)  routing T_16_28.top_op_6 <X> T_16_28.lc_trk_g0_6
 (26 3)  (842 451)  (842 451)  routing T_16_28.lc_trk_g1_6 <X> T_16_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 451)  (843 451)  routing T_16_28.lc_trk_g1_6 <X> T_16_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 451)  (845 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 451)  (846 451)  routing T_16_28.lc_trk_g0_6 <X> T_16_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 451)  (848 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (849 451)  (849 451)  routing T_16_28.lc_trk_g3_0 <X> T_16_28.input_2_1
 (34 3)  (850 451)  (850 451)  routing T_16_28.lc_trk_g3_0 <X> T_16_28.input_2_1
 (37 3)  (853 451)  (853 451)  LC_1 Logic Functioning bit
 (39 3)  (855 451)  (855 451)  LC_1 Logic Functioning bit
 (41 3)  (857 451)  (857 451)  LC_1 Logic Functioning bit
 (42 3)  (858 451)  (858 451)  LC_1 Logic Functioning bit
 (4 4)  (820 452)  (820 452)  routing T_16_28.sp4_v_t_38 <X> T_16_28.sp4_v_b_3
 (15 4)  (831 452)  (831 452)  routing T_16_28.sp4_h_r_1 <X> T_16_28.lc_trk_g1_1
 (16 4)  (832 452)  (832 452)  routing T_16_28.sp4_h_r_1 <X> T_16_28.lc_trk_g1_1
 (17 4)  (833 452)  (833 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (841 452)  (841 452)  routing T_16_28.lft_op_2 <X> T_16_28.lc_trk_g1_2
 (28 4)  (844 452)  (844 452)  routing T_16_28.lc_trk_g2_3 <X> T_16_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 452)  (845 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 452)  (848 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 452)  (852 452)  LC_2 Logic Functioning bit
 (39 4)  (855 452)  (855 452)  LC_2 Logic Functioning bit
 (41 4)  (857 452)  (857 452)  LC_2 Logic Functioning bit
 (43 4)  (859 452)  (859 452)  LC_2 Logic Functioning bit
 (44 4)  (860 452)  (860 452)  LC_2 Logic Functioning bit
 (18 5)  (834 453)  (834 453)  routing T_16_28.sp4_h_r_1 <X> T_16_28.lc_trk_g1_1
 (22 5)  (838 453)  (838 453)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 453)  (840 453)  routing T_16_28.lft_op_2 <X> T_16_28.lc_trk_g1_2
 (26 5)  (842 453)  (842 453)  routing T_16_28.lc_trk_g3_3 <X> T_16_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 453)  (843 453)  routing T_16_28.lc_trk_g3_3 <X> T_16_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 453)  (844 453)  routing T_16_28.lc_trk_g3_3 <X> T_16_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 453)  (845 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 453)  (846 453)  routing T_16_28.lc_trk_g2_3 <X> T_16_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 453)  (848 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (849 453)  (849 453)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.input_2_2
 (35 5)  (851 453)  (851 453)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.input_2_2
 (37 5)  (853 453)  (853 453)  LC_2 Logic Functioning bit
 (39 5)  (855 453)  (855 453)  LC_2 Logic Functioning bit
 (41 5)  (857 453)  (857 453)  LC_2 Logic Functioning bit
 (42 5)  (858 453)  (858 453)  LC_2 Logic Functioning bit
 (13 6)  (829 454)  (829 454)  routing T_16_28.sp4_v_b_5 <X> T_16_28.sp4_v_t_40
 (15 6)  (831 454)  (831 454)  routing T_16_28.lft_op_5 <X> T_16_28.lc_trk_g1_5
 (17 6)  (833 454)  (833 454)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 454)  (834 454)  routing T_16_28.lft_op_5 <X> T_16_28.lc_trk_g1_5
 (22 6)  (838 454)  (838 454)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 454)  (840 454)  routing T_16_28.top_op_7 <X> T_16_28.lc_trk_g1_7
 (29 6)  (845 454)  (845 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 454)  (848 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 454)  (852 454)  LC_3 Logic Functioning bit
 (39 6)  (855 454)  (855 454)  LC_3 Logic Functioning bit
 (41 6)  (857 454)  (857 454)  LC_3 Logic Functioning bit
 (43 6)  (859 454)  (859 454)  LC_3 Logic Functioning bit
 (44 6)  (860 454)  (860 454)  LC_3 Logic Functioning bit
 (21 7)  (837 455)  (837 455)  routing T_16_28.top_op_7 <X> T_16_28.lc_trk_g1_7
 (22 7)  (838 455)  (838 455)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 455)  (840 455)  routing T_16_28.top_op_6 <X> T_16_28.lc_trk_g1_6
 (25 7)  (841 455)  (841 455)  routing T_16_28.top_op_6 <X> T_16_28.lc_trk_g1_6
 (26 7)  (842 455)  (842 455)  routing T_16_28.lc_trk_g1_2 <X> T_16_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 455)  (843 455)  routing T_16_28.lc_trk_g1_2 <X> T_16_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 455)  (845 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 455)  (846 455)  routing T_16_28.lc_trk_g0_2 <X> T_16_28.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 455)  (848 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 455)  (849 455)  routing T_16_28.lc_trk_g3_0 <X> T_16_28.input_2_3
 (34 7)  (850 455)  (850 455)  routing T_16_28.lc_trk_g3_0 <X> T_16_28.input_2_3
 (37 7)  (853 455)  (853 455)  LC_3 Logic Functioning bit
 (39 7)  (855 455)  (855 455)  LC_3 Logic Functioning bit
 (41 7)  (857 455)  (857 455)  LC_3 Logic Functioning bit
 (42 7)  (858 455)  (858 455)  LC_3 Logic Functioning bit
 (6 8)  (822 456)  (822 456)  routing T_16_28.sp4_v_t_38 <X> T_16_28.sp4_v_b_6
 (15 8)  (831 456)  (831 456)  routing T_16_28.sp4_v_t_28 <X> T_16_28.lc_trk_g2_1
 (16 8)  (832 456)  (832 456)  routing T_16_28.sp4_v_t_28 <X> T_16_28.lc_trk_g2_1
 (17 8)  (833 456)  (833 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (838 456)  (838 456)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 456)  (840 456)  routing T_16_28.tnl_op_3 <X> T_16_28.lc_trk_g2_3
 (25 8)  (841 456)  (841 456)  routing T_16_28.sp4_v_b_26 <X> T_16_28.lc_trk_g2_2
 (28 8)  (844 456)  (844 456)  routing T_16_28.lc_trk_g2_1 <X> T_16_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 456)  (845 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 456)  (848 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 456)  (852 456)  LC_4 Logic Functioning bit
 (39 8)  (855 456)  (855 456)  LC_4 Logic Functioning bit
 (41 8)  (857 456)  (857 456)  LC_4 Logic Functioning bit
 (43 8)  (859 456)  (859 456)  LC_4 Logic Functioning bit
 (44 8)  (860 456)  (860 456)  LC_4 Logic Functioning bit
 (51 8)  (867 456)  (867 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (819 457)  (819 457)  routing T_16_28.sp12_h_l_22 <X> T_16_28.sp12_v_b_1
 (5 9)  (821 457)  (821 457)  routing T_16_28.sp4_v_t_38 <X> T_16_28.sp4_v_b_6
 (8 9)  (824 457)  (824 457)  routing T_16_28.sp4_h_r_7 <X> T_16_28.sp4_v_b_7
 (21 9)  (837 457)  (837 457)  routing T_16_28.tnl_op_3 <X> T_16_28.lc_trk_g2_3
 (22 9)  (838 457)  (838 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 457)  (839 457)  routing T_16_28.sp4_v_b_26 <X> T_16_28.lc_trk_g2_2
 (27 9)  (843 457)  (843 457)  routing T_16_28.lc_trk_g3_1 <X> T_16_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 457)  (844 457)  routing T_16_28.lc_trk_g3_1 <X> T_16_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 457)  (845 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 457)  (848 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (849 457)  (849 457)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.input_2_4
 (35 9)  (851 457)  (851 457)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.input_2_4
 (37 9)  (853 457)  (853 457)  LC_4 Logic Functioning bit
 (39 9)  (855 457)  (855 457)  LC_4 Logic Functioning bit
 (41 9)  (857 457)  (857 457)  LC_4 Logic Functioning bit
 (42 9)  (858 457)  (858 457)  LC_4 Logic Functioning bit
 (26 10)  (842 458)  (842 458)  routing T_16_28.lc_trk_g0_7 <X> T_16_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 458)  (843 458)  routing T_16_28.lc_trk_g3_7 <X> T_16_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 458)  (844 458)  routing T_16_28.lc_trk_g3_7 <X> T_16_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 458)  (845 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 458)  (846 458)  routing T_16_28.lc_trk_g3_7 <X> T_16_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 458)  (848 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 458)  (852 458)  LC_5 Logic Functioning bit
 (39 10)  (855 458)  (855 458)  LC_5 Logic Functioning bit
 (41 10)  (857 458)  (857 458)  LC_5 Logic Functioning bit
 (43 10)  (859 458)  (859 458)  LC_5 Logic Functioning bit
 (44 10)  (860 458)  (860 458)  LC_5 Logic Functioning bit
 (26 11)  (842 459)  (842 459)  routing T_16_28.lc_trk_g0_7 <X> T_16_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 459)  (845 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 459)  (846 459)  routing T_16_28.lc_trk_g3_7 <X> T_16_28.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 459)  (848 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 459)  (849 459)  routing T_16_28.lc_trk_g3_0 <X> T_16_28.input_2_5
 (34 11)  (850 459)  (850 459)  routing T_16_28.lc_trk_g3_0 <X> T_16_28.input_2_5
 (37 11)  (853 459)  (853 459)  LC_5 Logic Functioning bit
 (39 11)  (855 459)  (855 459)  LC_5 Logic Functioning bit
 (41 11)  (857 459)  (857 459)  LC_5 Logic Functioning bit
 (42 11)  (858 459)  (858 459)  LC_5 Logic Functioning bit
 (14 12)  (830 460)  (830 460)  routing T_16_28.sp4_v_t_21 <X> T_16_28.lc_trk_g3_0
 (15 12)  (831 460)  (831 460)  routing T_16_28.sp4_v_t_28 <X> T_16_28.lc_trk_g3_1
 (16 12)  (832 460)  (832 460)  routing T_16_28.sp4_v_t_28 <X> T_16_28.lc_trk_g3_1
 (17 12)  (833 460)  (833 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (838 460)  (838 460)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 460)  (840 460)  routing T_16_28.tnl_op_3 <X> T_16_28.lc_trk_g3_3
 (26 12)  (842 460)  (842 460)  routing T_16_28.lc_trk_g1_5 <X> T_16_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 460)  (845 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 460)  (846 460)  routing T_16_28.lc_trk_g0_5 <X> T_16_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 460)  (848 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 460)  (852 460)  LC_6 Logic Functioning bit
 (39 12)  (855 460)  (855 460)  LC_6 Logic Functioning bit
 (41 12)  (857 460)  (857 460)  LC_6 Logic Functioning bit
 (43 12)  (859 460)  (859 460)  LC_6 Logic Functioning bit
 (44 12)  (860 460)  (860 460)  LC_6 Logic Functioning bit
 (9 13)  (825 461)  (825 461)  routing T_16_28.sp4_v_t_39 <X> T_16_28.sp4_v_b_10
 (10 13)  (826 461)  (826 461)  routing T_16_28.sp4_v_t_39 <X> T_16_28.sp4_v_b_10
 (14 13)  (830 461)  (830 461)  routing T_16_28.sp4_v_t_21 <X> T_16_28.lc_trk_g3_0
 (16 13)  (832 461)  (832 461)  routing T_16_28.sp4_v_t_21 <X> T_16_28.lc_trk_g3_0
 (17 13)  (833 461)  (833 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (837 461)  (837 461)  routing T_16_28.tnl_op_3 <X> T_16_28.lc_trk_g3_3
 (22 13)  (838 461)  (838 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 461)  (841 461)  routing T_16_28.sp4_r_v_b_42 <X> T_16_28.lc_trk_g3_2
 (27 13)  (843 461)  (843 461)  routing T_16_28.lc_trk_g1_5 <X> T_16_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 461)  (845 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 461)  (848 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (849 461)  (849 461)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.input_2_6
 (35 13)  (851 461)  (851 461)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.input_2_6
 (37 13)  (853 461)  (853 461)  LC_6 Logic Functioning bit
 (39 13)  (855 461)  (855 461)  LC_6 Logic Functioning bit
 (41 13)  (857 461)  (857 461)  LC_6 Logic Functioning bit
 (42 13)  (858 461)  (858 461)  LC_6 Logic Functioning bit
 (46 13)  (862 461)  (862 461)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (837 462)  (837 462)  routing T_16_28.sp4_v_t_18 <X> T_16_28.lc_trk_g3_7
 (22 14)  (838 462)  (838 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 462)  (839 462)  routing T_16_28.sp4_v_t_18 <X> T_16_28.lc_trk_g3_7
 (27 14)  (843 462)  (843 462)  routing T_16_28.lc_trk_g1_7 <X> T_16_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 462)  (845 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 462)  (846 462)  routing T_16_28.lc_trk_g1_7 <X> T_16_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 462)  (848 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 462)  (852 462)  LC_7 Logic Functioning bit
 (39 14)  (855 462)  (855 462)  LC_7 Logic Functioning bit
 (41 14)  (857 462)  (857 462)  LC_7 Logic Functioning bit
 (43 14)  (859 462)  (859 462)  LC_7 Logic Functioning bit
 (44 14)  (860 462)  (860 462)  LC_7 Logic Functioning bit
 (51 14)  (867 462)  (867 462)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (828 463)  (828 463)  routing T_16_28.sp4_h_l_46 <X> T_16_28.sp4_v_t_46
 (26 15)  (842 463)  (842 463)  routing T_16_28.lc_trk_g3_2 <X> T_16_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 463)  (843 463)  routing T_16_28.lc_trk_g3_2 <X> T_16_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 463)  (844 463)  routing T_16_28.lc_trk_g3_2 <X> T_16_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 463)  (845 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 463)  (846 463)  routing T_16_28.lc_trk_g1_7 <X> T_16_28.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 463)  (848 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 463)  (849 463)  routing T_16_28.lc_trk_g3_0 <X> T_16_28.input_2_7
 (34 15)  (850 463)  (850 463)  routing T_16_28.lc_trk_g3_0 <X> T_16_28.input_2_7
 (37 15)  (853 463)  (853 463)  LC_7 Logic Functioning bit
 (39 15)  (855 463)  (855 463)  LC_7 Logic Functioning bit
 (41 15)  (857 463)  (857 463)  LC_7 Logic Functioning bit
 (42 15)  (858 463)  (858 463)  LC_7 Logic Functioning bit


LogicTile_17_28

 (11 0)  (885 448)  (885 448)  routing T_17_28.sp4_h_r_9 <X> T_17_28.sp4_v_b_2
 (17 0)  (891 448)  (891 448)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (892 448)  (892 448)  routing T_17_28.bnr_op_1 <X> T_17_28.lc_trk_g0_1
 (6 1)  (880 449)  (880 449)  routing T_17_28.sp4_h_l_37 <X> T_17_28.sp4_h_r_0
 (18 1)  (892 449)  (892 449)  routing T_17_28.bnr_op_1 <X> T_17_28.lc_trk_g0_1
 (22 1)  (896 449)  (896 449)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 449)  (898 449)  routing T_17_28.bot_op_2 <X> T_17_28.lc_trk_g0_2
 (0 2)  (874 450)  (874 450)  routing T_17_28.glb_netwk_3 <X> T_17_28.wire_logic_cluster/lc_7/clk
 (2 2)  (876 450)  (876 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (883 450)  (883 450)  routing T_17_28.sp4_h_r_10 <X> T_17_28.sp4_h_l_36
 (10 2)  (884 450)  (884 450)  routing T_17_28.sp4_h_r_10 <X> T_17_28.sp4_h_l_36
 (21 2)  (895 450)  (895 450)  routing T_17_28.sp12_h_l_4 <X> T_17_28.lc_trk_g0_7
 (22 2)  (896 450)  (896 450)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (898 450)  (898 450)  routing T_17_28.sp12_h_l_4 <X> T_17_28.lc_trk_g0_7
 (25 2)  (899 450)  (899 450)  routing T_17_28.sp4_v_t_3 <X> T_17_28.lc_trk_g0_6
 (26 2)  (900 450)  (900 450)  routing T_17_28.lc_trk_g0_7 <X> T_17_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 450)  (901 450)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 450)  (902 450)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 450)  (903 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 450)  (906 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (909 450)  (909 450)  routing T_17_28.lc_trk_g1_4 <X> T_17_28.input_2_1
 (38 2)  (912 450)  (912 450)  LC_1 Logic Functioning bit
 (39 2)  (913 450)  (913 450)  LC_1 Logic Functioning bit
 (42 2)  (916 450)  (916 450)  LC_1 Logic Functioning bit
 (43 2)  (917 450)  (917 450)  LC_1 Logic Functioning bit
 (45 2)  (919 450)  (919 450)  LC_1 Logic Functioning bit
 (46 2)  (920 450)  (920 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (874 451)  (874 451)  routing T_17_28.glb_netwk_3 <X> T_17_28.wire_logic_cluster/lc_7/clk
 (15 3)  (889 451)  (889 451)  routing T_17_28.sp4_v_t_9 <X> T_17_28.lc_trk_g0_4
 (16 3)  (890 451)  (890 451)  routing T_17_28.sp4_v_t_9 <X> T_17_28.lc_trk_g0_4
 (17 3)  (891 451)  (891 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (895 451)  (895 451)  routing T_17_28.sp12_h_l_4 <X> T_17_28.lc_trk_g0_7
 (22 3)  (896 451)  (896 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 451)  (897 451)  routing T_17_28.sp4_v_t_3 <X> T_17_28.lc_trk_g0_6
 (25 3)  (899 451)  (899 451)  routing T_17_28.sp4_v_t_3 <X> T_17_28.lc_trk_g0_6
 (26 3)  (900 451)  (900 451)  routing T_17_28.lc_trk_g0_7 <X> T_17_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 451)  (903 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 451)  (904 451)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 451)  (905 451)  routing T_17_28.lc_trk_g0_2 <X> T_17_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 451)  (906 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (908 451)  (908 451)  routing T_17_28.lc_trk_g1_4 <X> T_17_28.input_2_1
 (36 3)  (910 451)  (910 451)  LC_1 Logic Functioning bit
 (37 3)  (911 451)  (911 451)  LC_1 Logic Functioning bit
 (40 3)  (914 451)  (914 451)  LC_1 Logic Functioning bit
 (41 3)  (915 451)  (915 451)  LC_1 Logic Functioning bit
 (48 3)  (922 451)  (922 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (875 452)  (875 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (879 452)  (879 452)  routing T_17_28.sp4_h_l_37 <X> T_17_28.sp4_h_r_3
 (22 4)  (896 452)  (896 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 452)  (897 452)  routing T_17_28.sp4_h_r_3 <X> T_17_28.lc_trk_g1_3
 (24 4)  (898 452)  (898 452)  routing T_17_28.sp4_h_r_3 <X> T_17_28.lc_trk_g1_3
 (0 5)  (874 453)  (874 453)  routing T_17_28.lc_trk_g1_3 <X> T_17_28.wire_logic_cluster/lc_7/cen
 (1 5)  (875 453)  (875 453)  routing T_17_28.lc_trk_g1_3 <X> T_17_28.wire_logic_cluster/lc_7/cen
 (4 5)  (878 453)  (878 453)  routing T_17_28.sp4_h_l_37 <X> T_17_28.sp4_h_r_3
 (21 5)  (895 453)  (895 453)  routing T_17_28.sp4_h_r_3 <X> T_17_28.lc_trk_g1_3
 (8 6)  (882 454)  (882 454)  routing T_17_28.sp4_v_t_47 <X> T_17_28.sp4_h_l_41
 (9 6)  (883 454)  (883 454)  routing T_17_28.sp4_v_t_47 <X> T_17_28.sp4_h_l_41
 (10 6)  (884 454)  (884 454)  routing T_17_28.sp4_v_t_47 <X> T_17_28.sp4_h_l_41
 (14 6)  (888 454)  (888 454)  routing T_17_28.sp4_v_t_1 <X> T_17_28.lc_trk_g1_4
 (22 6)  (896 454)  (896 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (897 454)  (897 454)  routing T_17_28.sp4_v_b_23 <X> T_17_28.lc_trk_g1_7
 (24 6)  (898 454)  (898 454)  routing T_17_28.sp4_v_b_23 <X> T_17_28.lc_trk_g1_7
 (26 6)  (900 454)  (900 454)  routing T_17_28.lc_trk_g0_7 <X> T_17_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 454)  (901 454)  routing T_17_28.lc_trk_g1_7 <X> T_17_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 454)  (903 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 454)  (904 454)  routing T_17_28.lc_trk_g1_7 <X> T_17_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 454)  (905 454)  routing T_17_28.lc_trk_g0_4 <X> T_17_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 454)  (906 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (912 454)  (912 454)  LC_3 Logic Functioning bit
 (39 6)  (913 454)  (913 454)  LC_3 Logic Functioning bit
 (42 6)  (916 454)  (916 454)  LC_3 Logic Functioning bit
 (43 6)  (917 454)  (917 454)  LC_3 Logic Functioning bit
 (12 7)  (886 455)  (886 455)  routing T_17_28.sp4_h_l_40 <X> T_17_28.sp4_v_t_40
 (14 7)  (888 455)  (888 455)  routing T_17_28.sp4_v_t_1 <X> T_17_28.lc_trk_g1_4
 (16 7)  (890 455)  (890 455)  routing T_17_28.sp4_v_t_1 <X> T_17_28.lc_trk_g1_4
 (17 7)  (891 455)  (891 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (900 455)  (900 455)  routing T_17_28.lc_trk_g0_7 <X> T_17_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 455)  (903 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 455)  (904 455)  routing T_17_28.lc_trk_g1_7 <X> T_17_28.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 455)  (906 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (910 455)  (910 455)  LC_3 Logic Functioning bit
 (37 7)  (911 455)  (911 455)  LC_3 Logic Functioning bit
 (40 7)  (914 455)  (914 455)  LC_3 Logic Functioning bit
 (41 7)  (915 455)  (915 455)  LC_3 Logic Functioning bit
 (15 8)  (889 456)  (889 456)  routing T_17_28.sp4_h_r_33 <X> T_17_28.lc_trk_g2_1
 (16 8)  (890 456)  (890 456)  routing T_17_28.sp4_h_r_33 <X> T_17_28.lc_trk_g2_1
 (17 8)  (891 456)  (891 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 456)  (892 456)  routing T_17_28.sp4_h_r_33 <X> T_17_28.lc_trk_g2_1
 (26 8)  (900 456)  (900 456)  routing T_17_28.lc_trk_g0_6 <X> T_17_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 456)  (902 456)  routing T_17_28.lc_trk_g2_1 <X> T_17_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 456)  (903 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 456)  (905 456)  routing T_17_28.lc_trk_g2_7 <X> T_17_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 456)  (906 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 456)  (907 456)  routing T_17_28.lc_trk_g2_7 <X> T_17_28.wire_logic_cluster/lc_4/in_3
 (38 8)  (912 456)  (912 456)  LC_4 Logic Functioning bit
 (39 8)  (913 456)  (913 456)  LC_4 Logic Functioning bit
 (42 8)  (916 456)  (916 456)  LC_4 Logic Functioning bit
 (43 8)  (917 456)  (917 456)  LC_4 Logic Functioning bit
 (50 8)  (924 456)  (924 456)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (896 457)  (896 457)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 457)  (898 457)  routing T_17_28.tnl_op_2 <X> T_17_28.lc_trk_g2_2
 (25 9)  (899 457)  (899 457)  routing T_17_28.tnl_op_2 <X> T_17_28.lc_trk_g2_2
 (26 9)  (900 457)  (900 457)  routing T_17_28.lc_trk_g0_6 <X> T_17_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 457)  (903 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 457)  (905 457)  routing T_17_28.lc_trk_g2_7 <X> T_17_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 457)  (910 457)  LC_4 Logic Functioning bit
 (37 9)  (911 457)  (911 457)  LC_4 Logic Functioning bit
 (40 9)  (914 457)  (914 457)  LC_4 Logic Functioning bit
 (41 9)  (915 457)  (915 457)  LC_4 Logic Functioning bit
 (4 10)  (878 458)  (878 458)  routing T_17_28.sp4_h_r_0 <X> T_17_28.sp4_v_t_43
 (6 10)  (880 458)  (880 458)  routing T_17_28.sp4_h_r_0 <X> T_17_28.sp4_v_t_43
 (21 10)  (895 458)  (895 458)  routing T_17_28.sp4_h_r_39 <X> T_17_28.lc_trk_g2_7
 (22 10)  (896 458)  (896 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 458)  (897 458)  routing T_17_28.sp4_h_r_39 <X> T_17_28.lc_trk_g2_7
 (24 10)  (898 458)  (898 458)  routing T_17_28.sp4_h_r_39 <X> T_17_28.lc_trk_g2_7
 (28 10)  (902 458)  (902 458)  routing T_17_28.lc_trk_g2_2 <X> T_17_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 458)  (903 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 458)  (906 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 458)  (910 458)  LC_5 Logic Functioning bit
 (39 10)  (913 458)  (913 458)  LC_5 Logic Functioning bit
 (41 10)  (915 458)  (915 458)  LC_5 Logic Functioning bit
 (42 10)  (916 458)  (916 458)  LC_5 Logic Functioning bit
 (45 10)  (919 458)  (919 458)  LC_5 Logic Functioning bit
 (50 10)  (924 458)  (924 458)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (879 459)  (879 459)  routing T_17_28.sp4_h_r_0 <X> T_17_28.sp4_v_t_43
 (30 11)  (904 459)  (904 459)  routing T_17_28.lc_trk_g2_2 <X> T_17_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 459)  (905 459)  routing T_17_28.lc_trk_g0_2 <X> T_17_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 459)  (910 459)  LC_5 Logic Functioning bit
 (39 11)  (913 459)  (913 459)  LC_5 Logic Functioning bit
 (41 11)  (915 459)  (915 459)  LC_5 Logic Functioning bit
 (42 11)  (916 459)  (916 459)  LC_5 Logic Functioning bit
 (46 11)  (920 459)  (920 459)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (896 460)  (896 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 460)  (897 460)  routing T_17_28.sp4_h_r_27 <X> T_17_28.lc_trk_g3_3
 (24 12)  (898 460)  (898 460)  routing T_17_28.sp4_h_r_27 <X> T_17_28.lc_trk_g3_3
 (21 13)  (895 461)  (895 461)  routing T_17_28.sp4_h_r_27 <X> T_17_28.lc_trk_g3_3
 (3 15)  (877 463)  (877 463)  routing T_17_28.sp12_h_l_22 <X> T_17_28.sp12_v_t_22


LogicTile_18_28

 (13 0)  (941 448)  (941 448)  routing T_18_28.sp4_h_l_39 <X> T_18_28.sp4_v_b_2
 (12 1)  (940 449)  (940 449)  routing T_18_28.sp4_h_l_39 <X> T_18_28.sp4_v_b_2
 (22 1)  (950 449)  (950 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 449)  (953 449)  routing T_18_28.sp4_r_v_b_33 <X> T_18_28.lc_trk_g0_2
 (16 2)  (944 450)  (944 450)  routing T_18_28.sp4_v_b_13 <X> T_18_28.lc_trk_g0_5
 (17 2)  (945 450)  (945 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (946 450)  (946 450)  routing T_18_28.sp4_v_b_13 <X> T_18_28.lc_trk_g0_5
 (27 2)  (955 450)  (955 450)  routing T_18_28.lc_trk_g1_1 <X> T_18_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 450)  (957 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 450)  (959 450)  routing T_18_28.lc_trk_g2_4 <X> T_18_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 450)  (960 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 450)  (961 450)  routing T_18_28.lc_trk_g2_4 <X> T_18_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 450)  (965 450)  LC_1 Logic Functioning bit
 (39 2)  (967 450)  (967 450)  LC_1 Logic Functioning bit
 (41 2)  (969 450)  (969 450)  LC_1 Logic Functioning bit
 (43 2)  (971 450)  (971 450)  LC_1 Logic Functioning bit
 (18 3)  (946 451)  (946 451)  routing T_18_28.sp4_v_b_13 <X> T_18_28.lc_trk_g0_5
 (37 3)  (965 451)  (965 451)  LC_1 Logic Functioning bit
 (39 3)  (967 451)  (967 451)  LC_1 Logic Functioning bit
 (41 3)  (969 451)  (969 451)  LC_1 Logic Functioning bit
 (43 3)  (971 451)  (971 451)  LC_1 Logic Functioning bit
 (15 4)  (943 452)  (943 452)  routing T_18_28.bot_op_1 <X> T_18_28.lc_trk_g1_1
 (17 4)  (945 452)  (945 452)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (957 452)  (957 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 452)  (958 452)  routing T_18_28.lc_trk_g0_5 <X> T_18_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 452)  (960 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 452)  (962 452)  routing T_18_28.lc_trk_g1_2 <X> T_18_28.wire_logic_cluster/lc_2/in_3
 (38 4)  (966 452)  (966 452)  LC_2 Logic Functioning bit
 (39 4)  (967 452)  (967 452)  LC_2 Logic Functioning bit
 (42 4)  (970 452)  (970 452)  LC_2 Logic Functioning bit
 (43 4)  (971 452)  (971 452)  LC_2 Logic Functioning bit
 (46 4)  (974 452)  (974 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (978 452)  (978 452)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (950 453)  (950 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 453)  (951 453)  routing T_18_28.sp4_v_b_18 <X> T_18_28.lc_trk_g1_2
 (24 5)  (952 453)  (952 453)  routing T_18_28.sp4_v_b_18 <X> T_18_28.lc_trk_g1_2
 (26 5)  (954 453)  (954 453)  routing T_18_28.lc_trk_g0_2 <X> T_18_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 453)  (957 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 453)  (959 453)  routing T_18_28.lc_trk_g1_2 <X> T_18_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 453)  (964 453)  LC_2 Logic Functioning bit
 (37 5)  (965 453)  (965 453)  LC_2 Logic Functioning bit
 (40 5)  (968 453)  (968 453)  LC_2 Logic Functioning bit
 (41 5)  (969 453)  (969 453)  LC_2 Logic Functioning bit
 (19 10)  (947 458)  (947 458)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (17 11)  (945 459)  (945 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (8 13)  (936 461)  (936 461)  routing T_18_28.sp4_h_l_47 <X> T_18_28.sp4_v_b_10
 (9 13)  (937 461)  (937 461)  routing T_18_28.sp4_h_l_47 <X> T_18_28.sp4_v_b_10


IO_Tile_0_27

 (11 12)  (6 444)  (6 444)  routing T_0_27.span4_horz_19 <X> T_0_27.span4_vert_t_15
 (12 12)  (5 444)  (5 444)  routing T_0_27.span4_horz_19 <X> T_0_27.span4_vert_t_15


LogicTile_1_27

 (26 0)  (44 432)  (44 432)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (31 0)  (49 432)  (49 432)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 432)  (50 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 432)  (51 432)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 432)  (54 432)  LC_0 Logic Functioning bit
 (38 0)  (56 432)  (56 432)  LC_0 Logic Functioning bit
 (45 0)  (63 432)  (63 432)  LC_0 Logic Functioning bit
 (27 1)  (45 433)  (45 433)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 433)  (46 433)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 433)  (47 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 433)  (49 433)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (37 1)  (55 433)  (55 433)  LC_0 Logic Functioning bit
 (39 1)  (57 433)  (57 433)  LC_0 Logic Functioning bit
 (44 1)  (62 433)  (62 433)  LC_0 Logic Functioning bit
 (47 1)  (65 433)  (65 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (66 433)  (66 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (18 434)  (18 434)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (2 2)  (20 434)  (20 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 435)  (18 435)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (12 8)  (30 440)  (30 440)  routing T_1_27.sp4_v_t_45 <X> T_1_27.sp4_h_r_8
 (22 10)  (40 442)  (40 442)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (41 442)  (41 442)  routing T_1_27.sp12_v_t_12 <X> T_1_27.lc_trk_g2_7
 (15 11)  (33 443)  (33 443)  routing T_1_27.sp4_v_t_33 <X> T_1_27.lc_trk_g2_4
 (16 11)  (34 443)  (34 443)  routing T_1_27.sp4_v_t_33 <X> T_1_27.lc_trk_g2_4
 (17 11)  (35 443)  (35 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (18 446)  (18 446)  routing T_1_27.lc_trk_g2_4 <X> T_1_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 446)  (19 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (35 446)  (35 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (1 15)  (19 447)  (19 447)  routing T_1_27.lc_trk_g2_4 <X> T_1_27.wire_logic_cluster/lc_7/s_r


LogicTile_2_27

 (28 0)  (100 432)  (100 432)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 432)  (101 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 432)  (103 432)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 432)  (104 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 432)  (106 432)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 432)  (108 432)  LC_0 Logic Functioning bit
 (38 0)  (110 432)  (110 432)  LC_0 Logic Functioning bit
 (45 0)  (117 432)  (117 432)  LC_0 Logic Functioning bit
 (47 0)  (119 432)  (119 432)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (102 433)  (102 433)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (36 1)  (108 433)  (108 433)  LC_0 Logic Functioning bit
 (38 1)  (110 433)  (110 433)  LC_0 Logic Functioning bit
 (44 1)  (116 433)  (116 433)  LC_0 Logic Functioning bit
 (51 1)  (123 433)  (123 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (72 434)  (72 434)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (2 2)  (74 434)  (74 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 435)  (72 435)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (3 4)  (75 436)  (75 436)  routing T_2_27.sp12_v_t_23 <X> T_2_27.sp12_h_r_0
 (9 4)  (81 436)  (81 436)  routing T_2_27.sp4_v_t_41 <X> T_2_27.sp4_h_r_4
 (13 5)  (85 437)  (85 437)  routing T_2_27.sp4_v_t_37 <X> T_2_27.sp4_h_r_5
 (11 6)  (83 438)  (83 438)  routing T_2_27.sp4_h_r_11 <X> T_2_27.sp4_v_t_40
 (13 6)  (85 438)  (85 438)  routing T_2_27.sp4_h_r_11 <X> T_2_27.sp4_v_t_40
 (12 7)  (84 439)  (84 439)  routing T_2_27.sp4_h_r_11 <X> T_2_27.sp4_v_t_40
 (14 7)  (86 439)  (86 439)  routing T_2_27.sp4_r_v_b_28 <X> T_2_27.lc_trk_g1_4
 (17 7)  (89 439)  (89 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 8)  (94 440)  (94 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (93 441)  (93 441)  routing T_2_27.sp4_r_v_b_35 <X> T_2_27.lc_trk_g2_3
 (14 10)  (86 442)  (86 442)  routing T_2_27.sp4_h_r_44 <X> T_2_27.lc_trk_g2_4
 (14 11)  (86 443)  (86 443)  routing T_2_27.sp4_h_r_44 <X> T_2_27.lc_trk_g2_4
 (15 11)  (87 443)  (87 443)  routing T_2_27.sp4_h_r_44 <X> T_2_27.lc_trk_g2_4
 (16 11)  (88 443)  (88 443)  routing T_2_27.sp4_h_r_44 <X> T_2_27.lc_trk_g2_4
 (17 11)  (89 443)  (89 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (72 446)  (72 446)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 446)  (73 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (73 447)  (73 447)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_7/s_r


LogicTile_3_27

 (28 0)  (154 432)  (154 432)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 432)  (155 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 432)  (156 432)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 432)  (158 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 432)  (160 432)  routing T_3_27.lc_trk_g1_2 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 432)  (162 432)  LC_0 Logic Functioning bit
 (38 0)  (164 432)  (164 432)  LC_0 Logic Functioning bit
 (45 0)  (171 432)  (171 432)  LC_0 Logic Functioning bit
 (30 1)  (156 433)  (156 433)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 433)  (157 433)  routing T_3_27.lc_trk_g1_2 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 433)  (162 433)  LC_0 Logic Functioning bit
 (38 1)  (164 433)  (164 433)  LC_0 Logic Functioning bit
 (44 1)  (170 433)  (170 433)  LC_0 Logic Functioning bit
 (46 1)  (172 433)  (172 433)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (174 433)  (174 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (126 434)  (126 434)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (2 2)  (128 434)  (128 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (126 435)  (126 435)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (12 4)  (138 436)  (138 436)  routing T_3_27.sp4_v_t_40 <X> T_3_27.sp4_h_r_5
 (22 5)  (148 437)  (148 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (149 437)  (149 437)  routing T_3_27.sp4_h_r_2 <X> T_3_27.lc_trk_g1_2
 (24 5)  (150 437)  (150 437)  routing T_3_27.sp4_h_r_2 <X> T_3_27.lc_trk_g1_2
 (25 5)  (151 437)  (151 437)  routing T_3_27.sp4_h_r_2 <X> T_3_27.lc_trk_g1_2
 (15 6)  (141 438)  (141 438)  routing T_3_27.top_op_5 <X> T_3_27.lc_trk_g1_5
 (17 6)  (143 438)  (143 438)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (144 439)  (144 439)  routing T_3_27.top_op_5 <X> T_3_27.lc_trk_g1_5
 (5 10)  (131 442)  (131 442)  routing T_3_27.sp4_v_t_43 <X> T_3_27.sp4_h_l_43
 (6 10)  (132 442)  (132 442)  routing T_3_27.sp4_v_b_3 <X> T_3_27.sp4_v_t_43
 (21 10)  (147 442)  (147 442)  routing T_3_27.rgt_op_7 <X> T_3_27.lc_trk_g2_7
 (22 10)  (148 442)  (148 442)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (150 442)  (150 442)  routing T_3_27.rgt_op_7 <X> T_3_27.lc_trk_g2_7
 (5 11)  (131 443)  (131 443)  routing T_3_27.sp4_v_b_3 <X> T_3_27.sp4_v_t_43
 (6 11)  (132 443)  (132 443)  routing T_3_27.sp4_v_t_43 <X> T_3_27.sp4_h_l_43
 (12 12)  (138 444)  (138 444)  routing T_3_27.sp4_h_l_45 <X> T_3_27.sp4_h_r_11
 (13 13)  (139 445)  (139 445)  routing T_3_27.sp4_h_l_45 <X> T_3_27.sp4_h_r_11
 (1 14)  (127 446)  (127 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (130 446)  (130 446)  routing T_3_27.sp4_h_r_3 <X> T_3_27.sp4_v_t_44
 (5 14)  (131 446)  (131 446)  routing T_3_27.sp4_h_r_6 <X> T_3_27.sp4_h_l_44
 (6 14)  (132 446)  (132 446)  routing T_3_27.sp4_h_r_3 <X> T_3_27.sp4_v_t_44
 (0 15)  (126 447)  (126 447)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 447)  (127 447)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_7/s_r
 (4 15)  (130 447)  (130 447)  routing T_3_27.sp4_h_r_6 <X> T_3_27.sp4_h_l_44
 (5 15)  (131 447)  (131 447)  routing T_3_27.sp4_h_r_3 <X> T_3_27.sp4_v_t_44


LogicTile_4_27

 (12 0)  (192 432)  (192 432)  routing T_4_27.sp4_v_b_8 <X> T_4_27.sp4_h_r_2
 (15 0)  (195 432)  (195 432)  routing T_4_27.bot_op_1 <X> T_4_27.lc_trk_g0_1
 (17 0)  (197 432)  (197 432)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (202 432)  (202 432)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (204 432)  (204 432)  routing T_4_27.bot_op_3 <X> T_4_27.lc_trk_g0_3
 (28 0)  (208 432)  (208 432)  routing T_4_27.lc_trk_g2_1 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 432)  (209 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 432)  (212 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 432)  (216 432)  LC_0 Logic Functioning bit
 (39 0)  (219 432)  (219 432)  LC_0 Logic Functioning bit
 (41 0)  (221 432)  (221 432)  LC_0 Logic Functioning bit
 (43 0)  (223 432)  (223 432)  LC_0 Logic Functioning bit
 (44 0)  (224 432)  (224 432)  LC_0 Logic Functioning bit
 (11 1)  (191 433)  (191 433)  routing T_4_27.sp4_v_b_8 <X> T_4_27.sp4_h_r_2
 (13 1)  (193 433)  (193 433)  routing T_4_27.sp4_v_b_8 <X> T_4_27.sp4_h_r_2
 (14 1)  (194 433)  (194 433)  routing T_4_27.sp4_h_r_0 <X> T_4_27.lc_trk_g0_0
 (15 1)  (195 433)  (195 433)  routing T_4_27.sp4_h_r_0 <X> T_4_27.lc_trk_g0_0
 (16 1)  (196 433)  (196 433)  routing T_4_27.sp4_h_r_0 <X> T_4_27.lc_trk_g0_0
 (17 1)  (197 433)  (197 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (206 433)  (206 433)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 433)  (208 433)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 433)  (209 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 433)  (212 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (213 433)  (213 433)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.input_2_0
 (37 1)  (217 433)  (217 433)  LC_0 Logic Functioning bit
 (39 1)  (219 433)  (219 433)  LC_0 Logic Functioning bit
 (41 1)  (221 433)  (221 433)  LC_0 Logic Functioning bit
 (42 1)  (222 433)  (222 433)  LC_0 Logic Functioning bit
 (48 1)  (228 433)  (228 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (230 433)  (230 433)  Carry_In_Mux bit 

 (15 2)  (195 434)  (195 434)  routing T_4_27.sp4_h_r_13 <X> T_4_27.lc_trk_g0_5
 (16 2)  (196 434)  (196 434)  routing T_4_27.sp4_h_r_13 <X> T_4_27.lc_trk_g0_5
 (17 2)  (197 434)  (197 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (198 434)  (198 434)  routing T_4_27.sp4_h_r_13 <X> T_4_27.lc_trk_g0_5
 (22 2)  (202 434)  (202 434)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (204 434)  (204 434)  routing T_4_27.bot_op_7 <X> T_4_27.lc_trk_g0_7
 (26 2)  (206 434)  (206 434)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (28 2)  (208 434)  (208 434)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 434)  (209 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 434)  (212 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 434)  (216 434)  LC_1 Logic Functioning bit
 (38 2)  (218 434)  (218 434)  LC_1 Logic Functioning bit
 (39 2)  (219 434)  (219 434)  LC_1 Logic Functioning bit
 (41 2)  (221 434)  (221 434)  LC_1 Logic Functioning bit
 (42 2)  (222 434)  (222 434)  LC_1 Logic Functioning bit
 (43 2)  (223 434)  (223 434)  LC_1 Logic Functioning bit
 (44 2)  (224 434)  (224 434)  LC_1 Logic Functioning bit
 (22 3)  (202 435)  (202 435)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (204 435)  (204 435)  routing T_4_27.bot_op_6 <X> T_4_27.lc_trk_g0_6
 (26 3)  (206 435)  (206 435)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 435)  (207 435)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 435)  (209 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 435)  (212 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (213 435)  (213 435)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.input_2_1
 (34 3)  (214 435)  (214 435)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.input_2_1
 (35 3)  (215 435)  (215 435)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.input_2_1
 (39 3)  (219 435)  (219 435)  LC_1 Logic Functioning bit
 (42 3)  (222 435)  (222 435)  LC_1 Logic Functioning bit
 (53 3)  (233 435)  (233 435)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (2 4)  (182 436)  (182 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (25 4)  (205 436)  (205 436)  routing T_4_27.sp4_h_r_10 <X> T_4_27.lc_trk_g1_2
 (27 4)  (207 436)  (207 436)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 436)  (209 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 436)  (212 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 436)  (216 436)  LC_2 Logic Functioning bit
 (39 4)  (219 436)  (219 436)  LC_2 Logic Functioning bit
 (41 4)  (221 436)  (221 436)  LC_2 Logic Functioning bit
 (43 4)  (223 436)  (223 436)  LC_2 Logic Functioning bit
 (44 4)  (224 436)  (224 436)  LC_2 Logic Functioning bit
 (46 4)  (226 436)  (226 436)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (202 437)  (202 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (203 437)  (203 437)  routing T_4_27.sp4_h_r_10 <X> T_4_27.lc_trk_g1_2
 (24 5)  (204 437)  (204 437)  routing T_4_27.sp4_h_r_10 <X> T_4_27.lc_trk_g1_2
 (29 5)  (209 437)  (209 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 437)  (210 437)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 437)  (212 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (213 437)  (213 437)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.input_2_2
 (37 5)  (217 437)  (217 437)  LC_2 Logic Functioning bit
 (39 5)  (219 437)  (219 437)  LC_2 Logic Functioning bit
 (41 5)  (221 437)  (221 437)  LC_2 Logic Functioning bit
 (42 5)  (222 437)  (222 437)  LC_2 Logic Functioning bit
 (26 6)  (206 438)  (206 438)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (28 6)  (208 438)  (208 438)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 438)  (209 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 438)  (212 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (215 438)  (215 438)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.input_2_3
 (36 6)  (216 438)  (216 438)  LC_3 Logic Functioning bit
 (38 6)  (218 438)  (218 438)  LC_3 Logic Functioning bit
 (39 6)  (219 438)  (219 438)  LC_3 Logic Functioning bit
 (41 6)  (221 438)  (221 438)  LC_3 Logic Functioning bit
 (42 6)  (222 438)  (222 438)  LC_3 Logic Functioning bit
 (43 6)  (223 438)  (223 438)  LC_3 Logic Functioning bit
 (44 6)  (224 438)  (224 438)  LC_3 Logic Functioning bit
 (15 7)  (195 439)  (195 439)  routing T_4_27.sp4_v_t_9 <X> T_4_27.lc_trk_g1_4
 (16 7)  (196 439)  (196 439)  routing T_4_27.sp4_v_t_9 <X> T_4_27.lc_trk_g1_4
 (17 7)  (197 439)  (197 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (202 439)  (202 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (203 439)  (203 439)  routing T_4_27.sp4_h_r_6 <X> T_4_27.lc_trk_g1_6
 (24 7)  (204 439)  (204 439)  routing T_4_27.sp4_h_r_6 <X> T_4_27.lc_trk_g1_6
 (25 7)  (205 439)  (205 439)  routing T_4_27.sp4_h_r_6 <X> T_4_27.lc_trk_g1_6
 (26 7)  (206 439)  (206 439)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 439)  (209 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 439)  (212 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (214 439)  (214 439)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.input_2_3
 (39 7)  (219 439)  (219 439)  LC_3 Logic Functioning bit
 (42 7)  (222 439)  (222 439)  LC_3 Logic Functioning bit
 (12 8)  (192 440)  (192 440)  routing T_4_27.sp4_v_t_45 <X> T_4_27.sp4_h_r_8
 (17 8)  (197 440)  (197 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (205 440)  (205 440)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (26 8)  (206 440)  (206 440)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 440)  (208 440)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 440)  (209 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 440)  (210 440)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 440)  (212 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (216 440)  (216 440)  LC_4 Logic Functioning bit
 (39 8)  (219 440)  (219 440)  LC_4 Logic Functioning bit
 (41 8)  (221 440)  (221 440)  LC_4 Logic Functioning bit
 (43 8)  (223 440)  (223 440)  LC_4 Logic Functioning bit
 (44 8)  (224 440)  (224 440)  LC_4 Logic Functioning bit
 (14 9)  (194 441)  (194 441)  routing T_4_27.sp12_v_b_16 <X> T_4_27.lc_trk_g2_0
 (16 9)  (196 441)  (196 441)  routing T_4_27.sp12_v_b_16 <X> T_4_27.lc_trk_g2_0
 (17 9)  (197 441)  (197 441)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (202 441)  (202 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (203 441)  (203 441)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (24 9)  (204 441)  (204 441)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (25 9)  (205 441)  (205 441)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (26 9)  (206 441)  (206 441)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 441)  (209 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 441)  (212 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (213 441)  (213 441)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.input_2_4
 (37 9)  (217 441)  (217 441)  LC_4 Logic Functioning bit
 (39 9)  (219 441)  (219 441)  LC_4 Logic Functioning bit
 (41 9)  (221 441)  (221 441)  LC_4 Logic Functioning bit
 (42 9)  (222 441)  (222 441)  LC_4 Logic Functioning bit
 (51 9)  (231 441)  (231 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (194 442)  (194 442)  routing T_4_27.rgt_op_4 <X> T_4_27.lc_trk_g2_4
 (15 10)  (195 442)  (195 442)  routing T_4_27.sp4_h_r_45 <X> T_4_27.lc_trk_g2_5
 (16 10)  (196 442)  (196 442)  routing T_4_27.sp4_h_r_45 <X> T_4_27.lc_trk_g2_5
 (17 10)  (197 442)  (197 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (198 442)  (198 442)  routing T_4_27.sp4_h_r_45 <X> T_4_27.lc_trk_g2_5
 (28 10)  (208 442)  (208 442)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 442)  (209 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 442)  (212 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 442)  (216 442)  LC_5 Logic Functioning bit
 (38 10)  (218 442)  (218 442)  LC_5 Logic Functioning bit
 (39 10)  (219 442)  (219 442)  LC_5 Logic Functioning bit
 (41 10)  (221 442)  (221 442)  LC_5 Logic Functioning bit
 (42 10)  (222 442)  (222 442)  LC_5 Logic Functioning bit
 (43 10)  (223 442)  (223 442)  LC_5 Logic Functioning bit
 (44 10)  (224 442)  (224 442)  LC_5 Logic Functioning bit
 (8 11)  (188 443)  (188 443)  routing T_4_27.sp4_h_r_1 <X> T_4_27.sp4_v_t_42
 (9 11)  (189 443)  (189 443)  routing T_4_27.sp4_h_r_1 <X> T_4_27.sp4_v_t_42
 (10 11)  (190 443)  (190 443)  routing T_4_27.sp4_h_r_1 <X> T_4_27.sp4_v_t_42
 (15 11)  (195 443)  (195 443)  routing T_4_27.rgt_op_4 <X> T_4_27.lc_trk_g2_4
 (17 11)  (197 443)  (197 443)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (198 443)  (198 443)  routing T_4_27.sp4_h_r_45 <X> T_4_27.lc_trk_g2_5
 (26 11)  (206 443)  (206 443)  routing T_4_27.lc_trk_g0_3 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 443)  (209 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 443)  (212 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (39 11)  (219 443)  (219 443)  LC_5 Logic Functioning bit
 (42 11)  (222 443)  (222 443)  LC_5 Logic Functioning bit
 (14 12)  (194 444)  (194 444)  routing T_4_27.rgt_op_0 <X> T_4_27.lc_trk_g3_0
 (25 12)  (205 444)  (205 444)  routing T_4_27.sp4_v_b_26 <X> T_4_27.lc_trk_g3_2
 (26 12)  (206 444)  (206 444)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 444)  (207 444)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 444)  (208 444)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 444)  (209 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 444)  (212 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (216 444)  (216 444)  LC_6 Logic Functioning bit
 (39 12)  (219 444)  (219 444)  LC_6 Logic Functioning bit
 (41 12)  (221 444)  (221 444)  LC_6 Logic Functioning bit
 (43 12)  (223 444)  (223 444)  LC_6 Logic Functioning bit
 (44 12)  (224 444)  (224 444)  LC_6 Logic Functioning bit
 (15 13)  (195 445)  (195 445)  routing T_4_27.rgt_op_0 <X> T_4_27.lc_trk_g3_0
 (17 13)  (197 445)  (197 445)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (202 445)  (202 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (203 445)  (203 445)  routing T_4_27.sp4_v_b_26 <X> T_4_27.lc_trk_g3_2
 (28 13)  (208 445)  (208 445)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 445)  (209 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (212 445)  (212 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (213 445)  (213 445)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.input_2_6
 (37 13)  (217 445)  (217 445)  LC_6 Logic Functioning bit
 (39 13)  (219 445)  (219 445)  LC_6 Logic Functioning bit
 (41 13)  (221 445)  (221 445)  LC_6 Logic Functioning bit
 (42 13)  (222 445)  (222 445)  LC_6 Logic Functioning bit
 (4 14)  (184 446)  (184 446)  routing T_4_27.sp4_h_r_9 <X> T_4_27.sp4_v_t_44
 (14 14)  (194 446)  (194 446)  routing T_4_27.sp4_h_r_36 <X> T_4_27.lc_trk_g3_4
 (26 14)  (206 446)  (206 446)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 446)  (208 446)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 446)  (209 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 446)  (212 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (215 446)  (215 446)  routing T_4_27.lc_trk_g0_5 <X> T_4_27.input_2_7
 (36 14)  (216 446)  (216 446)  LC_7 Logic Functioning bit
 (38 14)  (218 446)  (218 446)  LC_7 Logic Functioning bit
 (39 14)  (219 446)  (219 446)  LC_7 Logic Functioning bit
 (41 14)  (221 446)  (221 446)  LC_7 Logic Functioning bit
 (42 14)  (222 446)  (222 446)  LC_7 Logic Functioning bit
 (43 14)  (223 446)  (223 446)  LC_7 Logic Functioning bit
 (44 14)  (224 446)  (224 446)  LC_7 Logic Functioning bit
 (5 15)  (185 447)  (185 447)  routing T_4_27.sp4_h_r_9 <X> T_4_27.sp4_v_t_44
 (8 15)  (188 447)  (188 447)  routing T_4_27.sp4_h_r_4 <X> T_4_27.sp4_v_t_47
 (9 15)  (189 447)  (189 447)  routing T_4_27.sp4_h_r_4 <X> T_4_27.sp4_v_t_47
 (10 15)  (190 447)  (190 447)  routing T_4_27.sp4_h_r_4 <X> T_4_27.sp4_v_t_47
 (15 15)  (195 447)  (195 447)  routing T_4_27.sp4_h_r_36 <X> T_4_27.lc_trk_g3_4
 (16 15)  (196 447)  (196 447)  routing T_4_27.sp4_h_r_36 <X> T_4_27.lc_trk_g3_4
 (17 15)  (197 447)  (197 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (207 447)  (207 447)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 447)  (208 447)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 447)  (209 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 447)  (212 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (39 15)  (219 447)  (219 447)  LC_7 Logic Functioning bit
 (42 15)  (222 447)  (222 447)  LC_7 Logic Functioning bit


LogicTile_5_27

 (5 0)  (239 432)  (239 432)  routing T_5_27.sp4_v_b_6 <X> T_5_27.sp4_h_r_0
 (12 0)  (246 432)  (246 432)  routing T_5_27.sp4_v_b_2 <X> T_5_27.sp4_h_r_2
 (27 0)  (261 432)  (261 432)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 432)  (263 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 432)  (264 432)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 432)  (266 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 432)  (267 432)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 432)  (268 432)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 432)  (270 432)  LC_0 Logic Functioning bit
 (38 0)  (272 432)  (272 432)  LC_0 Logic Functioning bit
 (45 0)  (279 432)  (279 432)  LC_0 Logic Functioning bit
 (4 1)  (238 433)  (238 433)  routing T_5_27.sp4_v_b_6 <X> T_5_27.sp4_h_r_0
 (6 1)  (240 433)  (240 433)  routing T_5_27.sp4_v_b_6 <X> T_5_27.sp4_h_r_0
 (11 1)  (245 433)  (245 433)  routing T_5_27.sp4_v_b_2 <X> T_5_27.sp4_h_r_2
 (30 1)  (264 433)  (264 433)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 433)  (265 433)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 433)  (270 433)  LC_0 Logic Functioning bit
 (38 1)  (272 433)  (272 433)  LC_0 Logic Functioning bit
 (44 1)  (278 433)  (278 433)  LC_0 Logic Functioning bit
 (0 2)  (234 434)  (234 434)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (2 2)  (236 434)  (236 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (242 434)  (242 434)  routing T_5_27.sp4_h_r_5 <X> T_5_27.sp4_h_l_36
 (10 2)  (244 434)  (244 434)  routing T_5_27.sp4_h_r_5 <X> T_5_27.sp4_h_l_36
 (28 2)  (262 434)  (262 434)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 434)  (263 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 434)  (264 434)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 434)  (266 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 434)  (267 434)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 434)  (270 434)  LC_1 Logic Functioning bit
 (37 2)  (271 434)  (271 434)  LC_1 Logic Functioning bit
 (38 2)  (272 434)  (272 434)  LC_1 Logic Functioning bit
 (39 2)  (273 434)  (273 434)  LC_1 Logic Functioning bit
 (41 2)  (275 434)  (275 434)  LC_1 Logic Functioning bit
 (43 2)  (277 434)  (277 434)  LC_1 Logic Functioning bit
 (0 3)  (234 435)  (234 435)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (30 3)  (264 435)  (264 435)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 435)  (270 435)  LC_1 Logic Functioning bit
 (37 3)  (271 435)  (271 435)  LC_1 Logic Functioning bit
 (38 3)  (272 435)  (272 435)  LC_1 Logic Functioning bit
 (39 3)  (273 435)  (273 435)  LC_1 Logic Functioning bit
 (41 3)  (275 435)  (275 435)  LC_1 Logic Functioning bit
 (43 3)  (277 435)  (277 435)  LC_1 Logic Functioning bit
 (8 4)  (242 436)  (242 436)  routing T_5_27.sp4_v_b_4 <X> T_5_27.sp4_h_r_4
 (9 4)  (243 436)  (243 436)  routing T_5_27.sp4_v_b_4 <X> T_5_27.sp4_h_r_4
 (26 4)  (260 436)  (260 436)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 436)  (262 436)  routing T_5_27.lc_trk_g2_1 <X> T_5_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 436)  (263 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 436)  (265 436)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 436)  (266 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 436)  (267 436)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 436)  (270 436)  LC_2 Logic Functioning bit
 (37 4)  (271 436)  (271 436)  LC_2 Logic Functioning bit
 (38 4)  (272 436)  (272 436)  LC_2 Logic Functioning bit
 (39 4)  (273 436)  (273 436)  LC_2 Logic Functioning bit
 (41 4)  (275 436)  (275 436)  LC_2 Logic Functioning bit
 (42 4)  (276 436)  (276 436)  LC_2 Logic Functioning bit
 (43 4)  (277 436)  (277 436)  LC_2 Logic Functioning bit
 (50 4)  (284 436)  (284 436)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (260 437)  (260 437)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 437)  (261 437)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 437)  (263 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (270 437)  (270 437)  LC_2 Logic Functioning bit
 (37 5)  (271 437)  (271 437)  LC_2 Logic Functioning bit
 (38 5)  (272 437)  (272 437)  LC_2 Logic Functioning bit
 (39 5)  (273 437)  (273 437)  LC_2 Logic Functioning bit
 (40 5)  (274 437)  (274 437)  LC_2 Logic Functioning bit
 (41 5)  (275 437)  (275 437)  LC_2 Logic Functioning bit
 (42 5)  (276 437)  (276 437)  LC_2 Logic Functioning bit
 (43 5)  (277 437)  (277 437)  LC_2 Logic Functioning bit
 (16 6)  (250 438)  (250 438)  routing T_5_27.sp4_v_b_5 <X> T_5_27.lc_trk_g1_5
 (17 6)  (251 438)  (251 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (252 438)  (252 438)  routing T_5_27.sp4_v_b_5 <X> T_5_27.lc_trk_g1_5
 (22 6)  (256 438)  (256 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 438)  (257 438)  routing T_5_27.sp12_h_l_12 <X> T_5_27.lc_trk_g1_7
 (25 6)  (259 438)  (259 438)  routing T_5_27.lft_op_6 <X> T_5_27.lc_trk_g1_6
 (26 6)  (260 438)  (260 438)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (32 6)  (266 438)  (266 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 438)  (267 438)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 438)  (269 438)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (38 6)  (272 438)  (272 438)  LC_3 Logic Functioning bit
 (51 6)  (285 438)  (285 438)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (256 439)  (256 439)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (258 439)  (258 439)  routing T_5_27.lft_op_6 <X> T_5_27.lc_trk_g1_6
 (27 7)  (261 439)  (261 439)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 439)  (262 439)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 439)  (263 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 439)  (266 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (267 439)  (267 439)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (34 7)  (268 439)  (268 439)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (35 7)  (269 439)  (269 439)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (39 7)  (273 439)  (273 439)  LC_3 Logic Functioning bit
 (5 8)  (239 440)  (239 440)  routing T_5_27.sp4_v_t_43 <X> T_5_27.sp4_h_r_6
 (12 8)  (246 440)  (246 440)  routing T_5_27.sp4_v_b_8 <X> T_5_27.sp4_h_r_8
 (14 8)  (248 440)  (248 440)  routing T_5_27.wire_logic_cluster/lc_0/out <X> T_5_27.lc_trk_g2_0
 (15 8)  (249 440)  (249 440)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g2_1
 (16 8)  (250 440)  (250 440)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g2_1
 (17 8)  (251 440)  (251 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (252 440)  (252 440)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g2_1
 (31 8)  (265 440)  (265 440)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 440)  (266 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 440)  (267 440)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 440)  (268 440)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 440)  (270 440)  LC_4 Logic Functioning bit
 (38 8)  (272 440)  (272 440)  LC_4 Logic Functioning bit
 (11 9)  (245 441)  (245 441)  routing T_5_27.sp4_v_b_8 <X> T_5_27.sp4_h_r_8
 (17 9)  (251 441)  (251 441)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (252 441)  (252 441)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g2_1
 (28 9)  (262 441)  (262 441)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 441)  (263 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (271 441)  (271 441)  LC_4 Logic Functioning bit
 (39 9)  (273 441)  (273 441)  LC_4 Logic Functioning bit
 (8 10)  (242 442)  (242 442)  routing T_5_27.sp4_h_r_7 <X> T_5_27.sp4_h_l_42
 (16 10)  (250 442)  (250 442)  routing T_5_27.sp4_v_t_16 <X> T_5_27.lc_trk_g2_5
 (17 10)  (251 442)  (251 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (252 442)  (252 442)  routing T_5_27.sp4_v_t_16 <X> T_5_27.lc_trk_g2_5
 (26 10)  (260 442)  (260 442)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (31 10)  (265 442)  (265 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 442)  (266 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 442)  (267 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 442)  (268 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 442)  (269 442)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_5
 (38 10)  (272 442)  (272 442)  LC_5 Logic Functioning bit
 (53 10)  (287 442)  (287 442)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (8 11)  (242 443)  (242 443)  routing T_5_27.sp4_h_r_1 <X> T_5_27.sp4_v_t_42
 (9 11)  (243 443)  (243 443)  routing T_5_27.sp4_h_r_1 <X> T_5_27.sp4_v_t_42
 (10 11)  (244 443)  (244 443)  routing T_5_27.sp4_h_r_1 <X> T_5_27.sp4_v_t_42
 (22 11)  (256 443)  (256 443)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (257 443)  (257 443)  routing T_5_27.sp12_v_b_14 <X> T_5_27.lc_trk_g2_6
 (27 11)  (261 443)  (261 443)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 443)  (262 443)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 443)  (263 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 443)  (266 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (267 443)  (267 443)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_5
 (34 11)  (268 443)  (268 443)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_5
 (35 11)  (269 443)  (269 443)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_5
 (39 11)  (273 443)  (273 443)  LC_5 Logic Functioning bit
 (8 12)  (242 444)  (242 444)  routing T_5_27.sp4_v_b_10 <X> T_5_27.sp4_h_r_10
 (9 12)  (243 444)  (243 444)  routing T_5_27.sp4_v_b_10 <X> T_5_27.sp4_h_r_10
 (15 12)  (249 444)  (249 444)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g3_1
 (16 12)  (250 444)  (250 444)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g3_1
 (17 12)  (251 444)  (251 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (252 444)  (252 444)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g3_1
 (27 12)  (261 444)  (261 444)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 444)  (262 444)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 444)  (263 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 444)  (264 444)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 444)  (265 444)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 444)  (266 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 444)  (267 444)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 444)  (268 444)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (18 13)  (252 445)  (252 445)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g3_1
 (22 13)  (256 445)  (256 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (257 445)  (257 445)  routing T_5_27.sp4_h_l_15 <X> T_5_27.lc_trk_g3_2
 (24 13)  (258 445)  (258 445)  routing T_5_27.sp4_h_l_15 <X> T_5_27.lc_trk_g3_2
 (25 13)  (259 445)  (259 445)  routing T_5_27.sp4_h_l_15 <X> T_5_27.lc_trk_g3_2
 (27 13)  (261 445)  (261 445)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 445)  (262 445)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 445)  (263 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 445)  (264 445)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (37 13)  (271 445)  (271 445)  LC_6 Logic Functioning bit
 (39 13)  (273 445)  (273 445)  LC_6 Logic Functioning bit
 (53 13)  (287 445)  (287 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (235 446)  (235 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (250 446)  (250 446)  routing T_5_27.sp4_v_t_16 <X> T_5_27.lc_trk_g3_5
 (17 14)  (251 446)  (251 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (252 446)  (252 446)  routing T_5_27.sp4_v_t_16 <X> T_5_27.lc_trk_g3_5
 (26 14)  (260 446)  (260 446)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (31 14)  (265 446)  (265 446)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 446)  (266 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 446)  (268 446)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 446)  (269 446)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_7
 (38 14)  (272 446)  (272 446)  LC_7 Logic Functioning bit
 (46 14)  (280 446)  (280 446)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (234 447)  (234 447)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_7/s_r
 (1 15)  (235 447)  (235 447)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_7/s_r
 (14 15)  (248 447)  (248 447)  routing T_5_27.sp4_r_v_b_44 <X> T_5_27.lc_trk_g3_4
 (17 15)  (251 447)  (251 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (256 447)  (256 447)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (258 447)  (258 447)  routing T_5_27.tnr_op_6 <X> T_5_27.lc_trk_g3_6
 (27 15)  (261 447)  (261 447)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 447)  (262 447)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 447)  (263 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 447)  (265 447)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 447)  (266 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (267 447)  (267 447)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_7
 (34 15)  (268 447)  (268 447)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_7
 (35 15)  (269 447)  (269 447)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_7
 (39 15)  (273 447)  (273 447)  LC_7 Logic Functioning bit


LogicTile_6_27

 (11 0)  (299 432)  (299 432)  routing T_6_27.sp4_v_t_46 <X> T_6_27.sp4_v_b_2
 (12 0)  (300 432)  (300 432)  routing T_6_27.sp4_v_b_8 <X> T_6_27.sp4_h_r_2
 (27 0)  (315 432)  (315 432)  routing T_6_27.lc_trk_g3_0 <X> T_6_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 432)  (316 432)  routing T_6_27.lc_trk_g3_0 <X> T_6_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 432)  (317 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 432)  (319 432)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 432)  (320 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 432)  (322 432)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 432)  (325 432)  LC_0 Logic Functioning bit
 (39 0)  (327 432)  (327 432)  LC_0 Logic Functioning bit
 (52 0)  (340 432)  (340 432)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (299 433)  (299 433)  routing T_6_27.sp4_v_b_8 <X> T_6_27.sp4_h_r_2
 (12 1)  (300 433)  (300 433)  routing T_6_27.sp4_v_t_46 <X> T_6_27.sp4_v_b_2
 (13 1)  (301 433)  (301 433)  routing T_6_27.sp4_v_b_8 <X> T_6_27.sp4_h_r_2
 (22 1)  (310 433)  (310 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (315 433)  (315 433)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 433)  (316 433)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 433)  (317 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (325 433)  (325 433)  LC_0 Logic Functioning bit
 (39 1)  (327 433)  (327 433)  LC_0 Logic Functioning bit
 (40 1)  (328 433)  (328 433)  LC_0 Logic Functioning bit
 (42 1)  (330 433)  (330 433)  LC_0 Logic Functioning bit
 (48 1)  (336 433)  (336 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (288 434)  (288 434)  routing T_6_27.glb_netwk_3 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (2 2)  (290 434)  (290 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 434)  (302 434)  routing T_6_27.sp4_h_l_9 <X> T_6_27.lc_trk_g0_4
 (28 2)  (316 434)  (316 434)  routing T_6_27.lc_trk_g2_4 <X> T_6_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 434)  (317 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 434)  (318 434)  routing T_6_27.lc_trk_g2_4 <X> T_6_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 434)  (320 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 434)  (324 434)  LC_1 Logic Functioning bit
 (38 2)  (326 434)  (326 434)  LC_1 Logic Functioning bit
 (45 2)  (333 434)  (333 434)  LC_1 Logic Functioning bit
 (0 3)  (288 435)  (288 435)  routing T_6_27.glb_netwk_3 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (14 3)  (302 435)  (302 435)  routing T_6_27.sp4_h_l_9 <X> T_6_27.lc_trk_g0_4
 (15 3)  (303 435)  (303 435)  routing T_6_27.sp4_h_l_9 <X> T_6_27.lc_trk_g0_4
 (16 3)  (304 435)  (304 435)  routing T_6_27.sp4_h_l_9 <X> T_6_27.lc_trk_g0_4
 (17 3)  (305 435)  (305 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (310 435)  (310 435)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (312 435)  (312 435)  routing T_6_27.top_op_6 <X> T_6_27.lc_trk_g0_6
 (25 3)  (313 435)  (313 435)  routing T_6_27.top_op_6 <X> T_6_27.lc_trk_g0_6
 (31 3)  (319 435)  (319 435)  routing T_6_27.lc_trk_g0_2 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 435)  (324 435)  LC_1 Logic Functioning bit
 (38 3)  (326 435)  (326 435)  LC_1 Logic Functioning bit
 (44 3)  (332 435)  (332 435)  LC_1 Logic Functioning bit
 (47 3)  (335 435)  (335 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (52 3)  (340 435)  (340 435)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (8 4)  (296 436)  (296 436)  routing T_6_27.sp4_h_l_41 <X> T_6_27.sp4_h_r_4
 (31 4)  (319 436)  (319 436)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 436)  (320 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 436)  (321 436)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 436)  (322 436)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 436)  (323 436)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.input_2_2
 (38 4)  (326 436)  (326 436)  LC_2 Logic Functioning bit
 (46 4)  (334 436)  (334 436)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (315 437)  (315 437)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 437)  (316 437)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 437)  (317 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 437)  (320 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (323 437)  (323 437)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.input_2_2
 (39 5)  (327 437)  (327 437)  LC_2 Logic Functioning bit
 (26 6)  (314 438)  (314 438)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 438)  (317 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 438)  (318 438)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 438)  (320 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 438)  (321 438)  routing T_6_27.lc_trk_g2_0 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (15 7)  (303 439)  (303 439)  routing T_6_27.bot_op_4 <X> T_6_27.lc_trk_g1_4
 (17 7)  (305 439)  (305 439)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (315 439)  (315 439)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 439)  (316 439)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 439)  (317 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 439)  (318 439)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (37 7)  (325 439)  (325 439)  LC_3 Logic Functioning bit
 (39 7)  (327 439)  (327 439)  LC_3 Logic Functioning bit
 (47 7)  (335 439)  (335 439)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (293 440)  (293 440)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_h_r_6
 (14 8)  (302 440)  (302 440)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g2_0
 (31 8)  (319 440)  (319 440)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 440)  (320 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 440)  (321 440)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 440)  (322 440)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 440)  (324 440)  LC_4 Logic Functioning bit
 (38 8)  (326 440)  (326 440)  LC_4 Logic Functioning bit
 (46 8)  (334 440)  (334 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (292 441)  (292 441)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_h_r_6
 (6 9)  (294 441)  (294 441)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_h_r_6
 (14 9)  (302 441)  (302 441)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g2_0
 (15 9)  (303 441)  (303 441)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g2_0
 (16 9)  (304 441)  (304 441)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g2_0
 (17 9)  (305 441)  (305 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (310 441)  (310 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (311 441)  (311 441)  routing T_6_27.sp4_h_l_15 <X> T_6_27.lc_trk_g2_2
 (24 9)  (312 441)  (312 441)  routing T_6_27.sp4_h_l_15 <X> T_6_27.lc_trk_g2_2
 (25 9)  (313 441)  (313 441)  routing T_6_27.sp4_h_l_15 <X> T_6_27.lc_trk_g2_2
 (27 9)  (315 441)  (315 441)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 441)  (316 441)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 441)  (317 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 441)  (325 441)  LC_4 Logic Functioning bit
 (39 9)  (327 441)  (327 441)  LC_4 Logic Functioning bit
 (14 10)  (302 442)  (302 442)  routing T_6_27.sp4_h_r_44 <X> T_6_27.lc_trk_g2_4
 (28 10)  (316 442)  (316 442)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 442)  (317 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 442)  (320 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 442)  (321 442)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 442)  (322 442)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 442)  (324 442)  LC_5 Logic Functioning bit
 (38 10)  (326 442)  (326 442)  LC_5 Logic Functioning bit
 (52 10)  (340 442)  (340 442)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (341 442)  (341 442)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (302 443)  (302 443)  routing T_6_27.sp4_h_r_44 <X> T_6_27.lc_trk_g2_4
 (15 11)  (303 443)  (303 443)  routing T_6_27.sp4_h_r_44 <X> T_6_27.lc_trk_g2_4
 (16 11)  (304 443)  (304 443)  routing T_6_27.sp4_h_r_44 <X> T_6_27.lc_trk_g2_4
 (17 11)  (305 443)  (305 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (30 11)  (318 443)  (318 443)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (324 443)  (324 443)  LC_5 Logic Functioning bit
 (38 11)  (326 443)  (326 443)  LC_5 Logic Functioning bit
 (51 11)  (339 443)  (339 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (299 444)  (299 444)  routing T_6_27.sp4_h_l_40 <X> T_6_27.sp4_v_b_11
 (13 12)  (301 444)  (301 444)  routing T_6_27.sp4_h_l_40 <X> T_6_27.sp4_v_b_11
 (14 12)  (302 444)  (302 444)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g3_0
 (17 12)  (305 444)  (305 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 444)  (306 444)  routing T_6_27.wire_logic_cluster/lc_1/out <X> T_6_27.lc_trk_g3_1
 (12 13)  (300 445)  (300 445)  routing T_6_27.sp4_h_l_40 <X> T_6_27.sp4_v_b_11
 (14 13)  (302 445)  (302 445)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g3_0
 (15 13)  (303 445)  (303 445)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g3_0
 (16 13)  (304 445)  (304 445)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g3_0
 (17 13)  (305 445)  (305 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (1 14)  (289 446)  (289 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (292 446)  (292 446)  routing T_6_27.sp4_v_b_1 <X> T_6_27.sp4_v_t_44
 (6 14)  (294 446)  (294 446)  routing T_6_27.sp4_v_b_1 <X> T_6_27.sp4_v_t_44
 (1 15)  (289 447)  (289 447)  routing T_6_27.lc_trk_g0_4 <X> T_6_27.wire_logic_cluster/lc_7/s_r
 (11 15)  (299 447)  (299 447)  routing T_6_27.sp4_h_r_11 <X> T_6_27.sp4_h_l_46
 (15 15)  (303 447)  (303 447)  routing T_6_27.sp4_v_t_33 <X> T_6_27.lc_trk_g3_4
 (16 15)  (304 447)  (304 447)  routing T_6_27.sp4_v_t_33 <X> T_6_27.lc_trk_g3_4
 (17 15)  (305 447)  (305 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0
 (14 0)  (356 432)  (356 432)  routing T_7_27.wire_logic_cluster/lc_0/out <X> T_7_27.lc_trk_g0_0
 (26 0)  (368 432)  (368 432)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 432)  (369 432)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 432)  (371 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 432)  (372 432)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 432)  (373 432)  routing T_7_27.lc_trk_g0_5 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 432)  (374 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (378 432)  (378 432)  LC_0 Logic Functioning bit
 (43 0)  (385 432)  (385 432)  LC_0 Logic Functioning bit
 (45 0)  (387 432)  (387 432)  LC_0 Logic Functioning bit
 (53 0)  (395 432)  (395 432)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (10 1)  (352 433)  (352 433)  routing T_7_27.sp4_h_r_8 <X> T_7_27.sp4_v_b_1
 (17 1)  (359 433)  (359 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (370 433)  (370 433)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 433)  (371 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 433)  (372 433)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 433)  (374 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (378 433)  (378 433)  LC_0 Logic Functioning bit
 (37 1)  (379 433)  (379 433)  LC_0 Logic Functioning bit
 (43 1)  (385 433)  (385 433)  LC_0 Logic Functioning bit
 (44 1)  (386 433)  (386 433)  LC_0 Logic Functioning bit
 (0 2)  (342 434)  (342 434)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (344 434)  (344 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (358 434)  (358 434)  routing T_7_27.sp4_v_b_5 <X> T_7_27.lc_trk_g0_5
 (17 2)  (359 434)  (359 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (360 434)  (360 434)  routing T_7_27.sp4_v_b_5 <X> T_7_27.lc_trk_g0_5
 (26 2)  (368 434)  (368 434)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (32 2)  (374 434)  (374 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 434)  (375 434)  routing T_7_27.lc_trk_g2_0 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (43 2)  (385 434)  (385 434)  LC_1 Logic Functioning bit
 (48 2)  (390 434)  (390 434)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (342 435)  (342 435)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (11 3)  (353 435)  (353 435)  routing T_7_27.sp4_h_r_6 <X> T_7_27.sp4_h_l_39
 (13 3)  (355 435)  (355 435)  routing T_7_27.sp4_h_r_6 <X> T_7_27.sp4_h_l_39
 (27 3)  (369 435)  (369 435)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 435)  (371 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 435)  (374 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (375 435)  (375 435)  routing T_7_27.lc_trk_g2_1 <X> T_7_27.input_2_1
 (42 3)  (384 435)  (384 435)  LC_1 Logic Functioning bit
 (28 4)  (370 436)  (370 436)  routing T_7_27.lc_trk_g2_1 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 436)  (371 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 436)  (373 436)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 436)  (374 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 436)  (376 436)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 436)  (378 436)  LC_2 Logic Functioning bit
 (38 4)  (380 436)  (380 436)  LC_2 Logic Functioning bit
 (36 5)  (378 437)  (378 437)  LC_2 Logic Functioning bit
 (38 5)  (380 437)  (380 437)  LC_2 Logic Functioning bit
 (47 5)  (389 437)  (389 437)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (11 6)  (353 438)  (353 438)  routing T_7_27.sp4_v_b_2 <X> T_7_27.sp4_v_t_40
 (15 6)  (357 438)  (357 438)  routing T_7_27.sp4_h_r_21 <X> T_7_27.lc_trk_g1_5
 (16 6)  (358 438)  (358 438)  routing T_7_27.sp4_h_r_21 <X> T_7_27.lc_trk_g1_5
 (17 6)  (359 438)  (359 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (360 438)  (360 438)  routing T_7_27.sp4_h_r_21 <X> T_7_27.lc_trk_g1_5
 (26 6)  (368 438)  (368 438)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (32 6)  (374 438)  (374 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 438)  (375 438)  routing T_7_27.lc_trk_g2_0 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (43 6)  (385 438)  (385 438)  LC_3 Logic Functioning bit
 (46 6)  (388 438)  (388 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (354 439)  (354 439)  routing T_7_27.sp4_v_b_2 <X> T_7_27.sp4_v_t_40
 (17 7)  (359 439)  (359 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (360 439)  (360 439)  routing T_7_27.sp4_h_r_21 <X> T_7_27.lc_trk_g1_5
 (22 7)  (364 439)  (364 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (365 439)  (365 439)  routing T_7_27.sp4_v_b_22 <X> T_7_27.lc_trk_g1_6
 (24 7)  (366 439)  (366 439)  routing T_7_27.sp4_v_b_22 <X> T_7_27.lc_trk_g1_6
 (27 7)  (369 439)  (369 439)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 439)  (371 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 439)  (374 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (375 439)  (375 439)  routing T_7_27.lc_trk_g2_3 <X> T_7_27.input_2_3
 (35 7)  (377 439)  (377 439)  routing T_7_27.lc_trk_g2_3 <X> T_7_27.input_2_3
 (42 7)  (384 439)  (384 439)  LC_3 Logic Functioning bit
 (15 8)  (357 440)  (357 440)  routing T_7_27.sp4_v_t_28 <X> T_7_27.lc_trk_g2_1
 (16 8)  (358 440)  (358 440)  routing T_7_27.sp4_v_t_28 <X> T_7_27.lc_trk_g2_1
 (17 8)  (359 440)  (359 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (364 440)  (364 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (370 440)  (370 440)  routing T_7_27.lc_trk_g2_3 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 440)  (371 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 440)  (373 440)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 440)  (374 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 440)  (376 440)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 440)  (378 440)  LC_4 Logic Functioning bit
 (38 8)  (380 440)  (380 440)  LC_4 Logic Functioning bit
 (8 9)  (350 441)  (350 441)  routing T_7_27.sp4_h_l_42 <X> T_7_27.sp4_v_b_7
 (9 9)  (351 441)  (351 441)  routing T_7_27.sp4_h_l_42 <X> T_7_27.sp4_v_b_7
 (15 9)  (357 441)  (357 441)  routing T_7_27.sp4_v_t_29 <X> T_7_27.lc_trk_g2_0
 (16 9)  (358 441)  (358 441)  routing T_7_27.sp4_v_t_29 <X> T_7_27.lc_trk_g2_0
 (17 9)  (359 441)  (359 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (363 441)  (363 441)  routing T_7_27.sp4_r_v_b_35 <X> T_7_27.lc_trk_g2_3
 (30 9)  (372 441)  (372 441)  routing T_7_27.lc_trk_g2_3 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (36 9)  (378 441)  (378 441)  LC_4 Logic Functioning bit
 (38 9)  (380 441)  (380 441)  LC_4 Logic Functioning bit
 (52 9)  (394 441)  (394 441)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (26 10)  (368 442)  (368 442)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (32 10)  (374 442)  (374 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 442)  (375 442)  routing T_7_27.lc_trk_g2_0 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 442)  (377 442)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.input_2_5
 (43 10)  (385 442)  (385 442)  LC_5 Logic Functioning bit
 (51 10)  (393 442)  (393 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (357 443)  (357 443)  routing T_7_27.sp4_v_t_33 <X> T_7_27.lc_trk_g2_4
 (16 11)  (358 443)  (358 443)  routing T_7_27.sp4_v_t_33 <X> T_7_27.lc_trk_g2_4
 (17 11)  (359 443)  (359 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (364 443)  (364 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 443)  (365 443)  routing T_7_27.sp4_h_r_30 <X> T_7_27.lc_trk_g2_6
 (24 11)  (366 443)  (366 443)  routing T_7_27.sp4_h_r_30 <X> T_7_27.lc_trk_g2_6
 (25 11)  (367 443)  (367 443)  routing T_7_27.sp4_h_r_30 <X> T_7_27.lc_trk_g2_6
 (27 11)  (369 443)  (369 443)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 443)  (371 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 443)  (374 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (375 443)  (375 443)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.input_2_5
 (34 11)  (376 443)  (376 443)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.input_2_5
 (35 11)  (377 443)  (377 443)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.input_2_5
 (42 11)  (384 443)  (384 443)  LC_5 Logic Functioning bit
 (13 12)  (355 444)  (355 444)  routing T_7_27.sp4_h_l_46 <X> T_7_27.sp4_v_b_11
 (27 12)  (369 444)  (369 444)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 444)  (370 444)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 444)  (371 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 444)  (372 444)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 444)  (373 444)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 444)  (374 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 444)  (376 444)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 444)  (378 444)  LC_6 Logic Functioning bit
 (38 12)  (380 444)  (380 444)  LC_6 Logic Functioning bit
 (12 13)  (354 445)  (354 445)  routing T_7_27.sp4_h_l_46 <X> T_7_27.sp4_v_b_11
 (30 13)  (372 445)  (372 445)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 445)  (378 445)  LC_6 Logic Functioning bit
 (38 13)  (380 445)  (380 445)  LC_6 Logic Functioning bit
 (47 13)  (389 445)  (389 445)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (343 446)  (343 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (353 446)  (353 446)  routing T_7_27.sp4_h_r_5 <X> T_7_27.sp4_v_t_46
 (13 14)  (355 446)  (355 446)  routing T_7_27.sp4_h_r_5 <X> T_7_27.sp4_v_t_46
 (25 14)  (367 446)  (367 446)  routing T_7_27.sp4_v_b_38 <X> T_7_27.lc_trk_g3_6
 (26 14)  (368 446)  (368 446)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 446)  (370 446)  routing T_7_27.lc_trk_g2_0 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 446)  (371 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 446)  (373 446)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 446)  (374 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 446)  (375 446)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (0 15)  (342 447)  (342 447)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 447)  (343 447)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_7/s_r
 (12 15)  (354 447)  (354 447)  routing T_7_27.sp4_h_r_5 <X> T_7_27.sp4_v_t_46
 (22 15)  (364 447)  (364 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 447)  (365 447)  routing T_7_27.sp4_v_b_38 <X> T_7_27.lc_trk_g3_6
 (25 15)  (367 447)  (367 447)  routing T_7_27.sp4_v_b_38 <X> T_7_27.lc_trk_g3_6
 (27 15)  (369 447)  (369 447)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 447)  (371 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 447)  (373 447)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 447)  (379 447)  LC_7 Logic Functioning bit
 (39 15)  (381 447)  (381 447)  LC_7 Logic Functioning bit
 (47 15)  (389 447)  (389 447)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_8_27

 (2 0)  (398 432)  (398 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (13 0)  (409 432)  (409 432)  routing T_8_27.sp4_v_t_39 <X> T_8_27.sp4_v_b_2
 (5 4)  (401 436)  (401 436)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_h_r_3
 (4 5)  (400 437)  (400 437)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_h_r_3
 (6 5)  (402 437)  (402 437)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_h_r_3
 (9 6)  (405 438)  (405 438)  routing T_8_27.sp4_v_b_4 <X> T_8_27.sp4_h_l_41
 (10 7)  (406 439)  (406 439)  routing T_8_27.sp4_h_l_46 <X> T_8_27.sp4_v_t_41
 (8 8)  (404 440)  (404 440)  routing T_8_27.sp4_v_b_7 <X> T_8_27.sp4_h_r_7
 (9 8)  (405 440)  (405 440)  routing T_8_27.sp4_v_b_7 <X> T_8_27.sp4_h_r_7
 (11 9)  (407 441)  (407 441)  routing T_8_27.sp4_h_l_45 <X> T_8_27.sp4_h_r_8
 (5 10)  (401 442)  (401 442)  routing T_8_27.sp4_h_r_3 <X> T_8_27.sp4_h_l_43
 (4 11)  (400 443)  (400 443)  routing T_8_27.sp4_h_r_3 <X> T_8_27.sp4_h_l_43
 (10 13)  (406 445)  (406 445)  routing T_8_27.sp4_h_r_5 <X> T_8_27.sp4_v_b_10
 (8 15)  (404 447)  (404 447)  routing T_8_27.sp4_h_r_10 <X> T_8_27.sp4_v_t_47
 (9 15)  (405 447)  (405 447)  routing T_8_27.sp4_h_r_10 <X> T_8_27.sp4_v_t_47


LogicTile_9_27

 (11 0)  (449 432)  (449 432)  routing T_9_27.sp4_h_r_9 <X> T_9_27.sp4_v_b_2
 (29 0)  (467 432)  (467 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 432)  (468 432)  routing T_9_27.lc_trk_g0_5 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 432)  (469 432)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 432)  (470 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 432)  (471 432)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 432)  (472 432)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 432)  (474 432)  LC_0 Logic Functioning bit
 (38 0)  (476 432)  (476 432)  LC_0 Logic Functioning bit
 (45 0)  (483 432)  (483 432)  LC_0 Logic Functioning bit
 (46 0)  (484 432)  (484 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (469 433)  (469 433)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 433)  (474 433)  LC_0 Logic Functioning bit
 (38 1)  (476 433)  (476 433)  LC_0 Logic Functioning bit
 (44 1)  (482 433)  (482 433)  LC_0 Logic Functioning bit
 (47 1)  (485 433)  (485 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (489 433)  (489 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 434)  (438 434)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (2 2)  (440 434)  (440 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (447 434)  (447 434)  routing T_9_27.sp4_v_b_1 <X> T_9_27.sp4_h_l_36
 (15 2)  (453 434)  (453 434)  routing T_9_27.sp4_h_r_21 <X> T_9_27.lc_trk_g0_5
 (16 2)  (454 434)  (454 434)  routing T_9_27.sp4_h_r_21 <X> T_9_27.lc_trk_g0_5
 (17 2)  (455 434)  (455 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (456 434)  (456 434)  routing T_9_27.sp4_h_r_21 <X> T_9_27.lc_trk_g0_5
 (0 3)  (438 435)  (438 435)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (14 3)  (452 435)  (452 435)  routing T_9_27.sp4_h_r_4 <X> T_9_27.lc_trk_g0_4
 (15 3)  (453 435)  (453 435)  routing T_9_27.sp4_h_r_4 <X> T_9_27.lc_trk_g0_4
 (16 3)  (454 435)  (454 435)  routing T_9_27.sp4_h_r_4 <X> T_9_27.lc_trk_g0_4
 (17 3)  (455 435)  (455 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (456 435)  (456 435)  routing T_9_27.sp4_h_r_21 <X> T_9_27.lc_trk_g0_5
 (5 4)  (443 436)  (443 436)  routing T_9_27.sp4_h_l_37 <X> T_9_27.sp4_h_r_3
 (10 4)  (448 436)  (448 436)  routing T_9_27.sp4_v_t_46 <X> T_9_27.sp4_h_r_4
 (4 5)  (442 437)  (442 437)  routing T_9_27.sp4_h_l_37 <X> T_9_27.sp4_h_r_3
 (12 6)  (450 438)  (450 438)  routing T_9_27.sp4_v_b_5 <X> T_9_27.sp4_h_l_40
 (9 8)  (447 440)  (447 440)  routing T_9_27.sp4_h_l_41 <X> T_9_27.sp4_h_r_7
 (10 8)  (448 440)  (448 440)  routing T_9_27.sp4_h_l_41 <X> T_9_27.sp4_h_r_7
 (4 9)  (442 441)  (442 441)  routing T_9_27.sp4_h_l_47 <X> T_9_27.sp4_h_r_6
 (6 9)  (444 441)  (444 441)  routing T_9_27.sp4_h_l_47 <X> T_9_27.sp4_h_r_6
 (11 9)  (449 441)  (449 441)  routing T_9_27.sp4_h_l_45 <X> T_9_27.sp4_h_r_8
 (9 10)  (447 442)  (447 442)  routing T_9_27.sp4_v_b_7 <X> T_9_27.sp4_h_l_42
 (8 12)  (446 444)  (446 444)  routing T_9_27.sp4_h_l_39 <X> T_9_27.sp4_h_r_10
 (10 12)  (448 444)  (448 444)  routing T_9_27.sp4_h_l_39 <X> T_9_27.sp4_h_r_10
 (8 13)  (446 445)  (446 445)  routing T_9_27.sp4_h_l_47 <X> T_9_27.sp4_v_b_10
 (9 13)  (447 445)  (447 445)  routing T_9_27.sp4_h_l_47 <X> T_9_27.sp4_v_b_10
 (1 14)  (439 446)  (439 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 446)  (441 446)  routing T_9_27.sp12_v_b_1 <X> T_9_27.sp12_v_t_22
 (1 15)  (439 447)  (439 447)  routing T_9_27.lc_trk_g0_4 <X> T_9_27.wire_logic_cluster/lc_7/s_r
 (22 15)  (460 447)  (460 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 447)  (461 447)  routing T_9_27.sp4_h_r_30 <X> T_9_27.lc_trk_g3_6
 (24 15)  (462 447)  (462 447)  routing T_9_27.sp4_h_r_30 <X> T_9_27.lc_trk_g3_6
 (25 15)  (463 447)  (463 447)  routing T_9_27.sp4_h_r_30 <X> T_9_27.lc_trk_g3_6


LogicTile_10_27

 (10 0)  (502 432)  (502 432)  routing T_10_27.sp4_v_t_45 <X> T_10_27.sp4_h_r_1
 (14 0)  (506 432)  (506 432)  routing T_10_27.wire_logic_cluster/lc_0/out <X> T_10_27.lc_trk_g0_0
 (21 0)  (513 432)  (513 432)  routing T_10_27.wire_logic_cluster/lc_3/out <X> T_10_27.lc_trk_g0_3
 (22 0)  (514 432)  (514 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (517 432)  (517 432)  routing T_10_27.wire_logic_cluster/lc_2/out <X> T_10_27.lc_trk_g0_2
 (29 0)  (521 432)  (521 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 432)  (522 432)  routing T_10_27.lc_trk_g0_5 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 432)  (524 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 432)  (528 432)  LC_0 Logic Functioning bit
 (39 0)  (531 432)  (531 432)  LC_0 Logic Functioning bit
 (41 0)  (533 432)  (533 432)  LC_0 Logic Functioning bit
 (42 0)  (534 432)  (534 432)  LC_0 Logic Functioning bit
 (44 0)  (536 432)  (536 432)  LC_0 Logic Functioning bit
 (45 0)  (537 432)  (537 432)  LC_0 Logic Functioning bit
 (46 0)  (538 432)  (538 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (509 433)  (509 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (514 433)  (514 433)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (524 433)  (524 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 433)  (528 433)  LC_0 Logic Functioning bit
 (39 1)  (531 433)  (531 433)  LC_0 Logic Functioning bit
 (41 1)  (533 433)  (533 433)  LC_0 Logic Functioning bit
 (42 1)  (534 433)  (534 433)  LC_0 Logic Functioning bit
 (49 1)  (541 433)  (541 433)  Carry_In_Mux bit 

 (0 2)  (492 434)  (492 434)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (494 434)  (494 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (507 434)  (507 434)  routing T_10_27.sp4_h_r_21 <X> T_10_27.lc_trk_g0_5
 (16 2)  (508 434)  (508 434)  routing T_10_27.sp4_h_r_21 <X> T_10_27.lc_trk_g0_5
 (17 2)  (509 434)  (509 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (510 434)  (510 434)  routing T_10_27.sp4_h_r_21 <X> T_10_27.lc_trk_g0_5
 (25 2)  (517 434)  (517 434)  routing T_10_27.sp4_h_r_14 <X> T_10_27.lc_trk_g0_6
 (27 2)  (519 434)  (519 434)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 434)  (521 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 434)  (524 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 434)  (528 434)  LC_1 Logic Functioning bit
 (39 2)  (531 434)  (531 434)  LC_1 Logic Functioning bit
 (41 2)  (533 434)  (533 434)  LC_1 Logic Functioning bit
 (42 2)  (534 434)  (534 434)  LC_1 Logic Functioning bit
 (44 2)  (536 434)  (536 434)  LC_1 Logic Functioning bit
 (45 2)  (537 434)  (537 434)  LC_1 Logic Functioning bit
 (0 3)  (492 435)  (492 435)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (12 3)  (504 435)  (504 435)  routing T_10_27.sp4_h_l_39 <X> T_10_27.sp4_v_t_39
 (18 3)  (510 435)  (510 435)  routing T_10_27.sp4_h_r_21 <X> T_10_27.lc_trk_g0_5
 (22 3)  (514 435)  (514 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 435)  (515 435)  routing T_10_27.sp4_h_r_14 <X> T_10_27.lc_trk_g0_6
 (24 3)  (516 435)  (516 435)  routing T_10_27.sp4_h_r_14 <X> T_10_27.lc_trk_g0_6
 (30 3)  (522 435)  (522 435)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 435)  (524 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 435)  (525 435)  routing T_10_27.lc_trk_g2_1 <X> T_10_27.input_2_1
 (36 3)  (528 435)  (528 435)  LC_1 Logic Functioning bit
 (39 3)  (531 435)  (531 435)  LC_1 Logic Functioning bit
 (41 3)  (533 435)  (533 435)  LC_1 Logic Functioning bit
 (42 3)  (534 435)  (534 435)  LC_1 Logic Functioning bit
 (47 3)  (539 435)  (539 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (500 436)  (500 436)  routing T_10_27.sp4_v_b_10 <X> T_10_27.sp4_h_r_4
 (9 4)  (501 436)  (501 436)  routing T_10_27.sp4_v_b_10 <X> T_10_27.sp4_h_r_4
 (10 4)  (502 436)  (502 436)  routing T_10_27.sp4_v_b_10 <X> T_10_27.sp4_h_r_4
 (12 4)  (504 436)  (504 436)  routing T_10_27.sp4_v_b_11 <X> T_10_27.sp4_h_r_5
 (21 4)  (513 436)  (513 436)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g1_3
 (22 4)  (514 436)  (514 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 436)  (515 436)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g1_3
 (24 4)  (516 436)  (516 436)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g1_3
 (25 4)  (517 436)  (517 436)  routing T_10_27.sp4_h_l_7 <X> T_10_27.lc_trk_g1_2
 (27 4)  (519 436)  (519 436)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 436)  (520 436)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 436)  (521 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 436)  (522 436)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 436)  (524 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 436)  (528 436)  LC_2 Logic Functioning bit
 (39 4)  (531 436)  (531 436)  LC_2 Logic Functioning bit
 (41 4)  (533 436)  (533 436)  LC_2 Logic Functioning bit
 (42 4)  (534 436)  (534 436)  LC_2 Logic Functioning bit
 (44 4)  (536 436)  (536 436)  LC_2 Logic Functioning bit
 (45 4)  (537 436)  (537 436)  LC_2 Logic Functioning bit
 (4 5)  (496 437)  (496 437)  routing T_10_27.sp4_v_t_47 <X> T_10_27.sp4_h_r_3
 (8 5)  (500 437)  (500 437)  routing T_10_27.sp4_h_l_41 <X> T_10_27.sp4_v_b_4
 (9 5)  (501 437)  (501 437)  routing T_10_27.sp4_h_l_41 <X> T_10_27.sp4_v_b_4
 (11 5)  (503 437)  (503 437)  routing T_10_27.sp4_v_b_11 <X> T_10_27.sp4_h_r_5
 (13 5)  (505 437)  (505 437)  routing T_10_27.sp4_v_b_11 <X> T_10_27.sp4_h_r_5
 (21 5)  (513 437)  (513 437)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g1_3
 (22 5)  (514 437)  (514 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (515 437)  (515 437)  routing T_10_27.sp4_h_l_7 <X> T_10_27.lc_trk_g1_2
 (24 5)  (516 437)  (516 437)  routing T_10_27.sp4_h_l_7 <X> T_10_27.lc_trk_g1_2
 (25 5)  (517 437)  (517 437)  routing T_10_27.sp4_h_l_7 <X> T_10_27.lc_trk_g1_2
 (32 5)  (524 437)  (524 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 437)  (527 437)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.input_2_2
 (36 5)  (528 437)  (528 437)  LC_2 Logic Functioning bit
 (39 5)  (531 437)  (531 437)  LC_2 Logic Functioning bit
 (41 5)  (533 437)  (533 437)  LC_2 Logic Functioning bit
 (42 5)  (534 437)  (534 437)  LC_2 Logic Functioning bit
 (21 6)  (513 438)  (513 438)  routing T_10_27.sp4_h_l_10 <X> T_10_27.lc_trk_g1_7
 (22 6)  (514 438)  (514 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 438)  (515 438)  routing T_10_27.sp4_h_l_10 <X> T_10_27.lc_trk_g1_7
 (24 6)  (516 438)  (516 438)  routing T_10_27.sp4_h_l_10 <X> T_10_27.lc_trk_g1_7
 (27 6)  (519 438)  (519 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 438)  (520 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 438)  (521 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 438)  (522 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 438)  (524 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 438)  (528 438)  LC_3 Logic Functioning bit
 (39 6)  (531 438)  (531 438)  LC_3 Logic Functioning bit
 (41 6)  (533 438)  (533 438)  LC_3 Logic Functioning bit
 (42 6)  (534 438)  (534 438)  LC_3 Logic Functioning bit
 (44 6)  (536 438)  (536 438)  LC_3 Logic Functioning bit
 (45 6)  (537 438)  (537 438)  LC_3 Logic Functioning bit
 (15 7)  (507 439)  (507 439)  routing T_10_27.sp4_v_t_9 <X> T_10_27.lc_trk_g1_4
 (16 7)  (508 439)  (508 439)  routing T_10_27.sp4_v_t_9 <X> T_10_27.lc_trk_g1_4
 (17 7)  (509 439)  (509 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (513 439)  (513 439)  routing T_10_27.sp4_h_l_10 <X> T_10_27.lc_trk_g1_7
 (32 7)  (524 439)  (524 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 439)  (527 439)  routing T_10_27.lc_trk_g0_3 <X> T_10_27.input_2_3
 (36 7)  (528 439)  (528 439)  LC_3 Logic Functioning bit
 (39 7)  (531 439)  (531 439)  LC_3 Logic Functioning bit
 (41 7)  (533 439)  (533 439)  LC_3 Logic Functioning bit
 (42 7)  (534 439)  (534 439)  LC_3 Logic Functioning bit
 (12 8)  (504 440)  (504 440)  routing T_10_27.sp4_v_b_2 <X> T_10_27.sp4_h_r_8
 (17 8)  (509 440)  (509 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 440)  (510 440)  routing T_10_27.wire_logic_cluster/lc_1/out <X> T_10_27.lc_trk_g2_1
 (27 8)  (519 440)  (519 440)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 440)  (521 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 440)  (522 440)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 440)  (524 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (527 440)  (527 440)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.input_2_4
 (36 8)  (528 440)  (528 440)  LC_4 Logic Functioning bit
 (39 8)  (531 440)  (531 440)  LC_4 Logic Functioning bit
 (41 8)  (533 440)  (533 440)  LC_4 Logic Functioning bit
 (42 8)  (534 440)  (534 440)  LC_4 Logic Functioning bit
 (44 8)  (536 440)  (536 440)  LC_4 Logic Functioning bit
 (45 8)  (537 440)  (537 440)  LC_4 Logic Functioning bit
 (11 9)  (503 441)  (503 441)  routing T_10_27.sp4_v_b_2 <X> T_10_27.sp4_h_r_8
 (13 9)  (505 441)  (505 441)  routing T_10_27.sp4_v_b_2 <X> T_10_27.sp4_h_r_8
 (32 9)  (524 441)  (524 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 441)  (525 441)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.input_2_4
 (36 9)  (528 441)  (528 441)  LC_4 Logic Functioning bit
 (39 9)  (531 441)  (531 441)  LC_4 Logic Functioning bit
 (41 9)  (533 441)  (533 441)  LC_4 Logic Functioning bit
 (42 9)  (534 441)  (534 441)  LC_4 Logic Functioning bit
 (12 10)  (504 442)  (504 442)  routing T_10_27.sp4_h_r_5 <X> T_10_27.sp4_h_l_45
 (14 10)  (506 442)  (506 442)  routing T_10_27.wire_logic_cluster/lc_4/out <X> T_10_27.lc_trk_g2_4
 (17 10)  (509 442)  (509 442)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 442)  (510 442)  routing T_10_27.wire_logic_cluster/lc_5/out <X> T_10_27.lc_trk_g2_5
 (21 10)  (513 442)  (513 442)  routing T_10_27.wire_logic_cluster/lc_7/out <X> T_10_27.lc_trk_g2_7
 (22 10)  (514 442)  (514 442)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 442)  (517 442)  routing T_10_27.wire_logic_cluster/lc_6/out <X> T_10_27.lc_trk_g2_6
 (27 10)  (519 442)  (519 442)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 442)  (521 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 442)  (522 442)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (527 442)  (527 442)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.input_2_5
 (36 10)  (528 442)  (528 442)  LC_5 Logic Functioning bit
 (39 10)  (531 442)  (531 442)  LC_5 Logic Functioning bit
 (41 10)  (533 442)  (533 442)  LC_5 Logic Functioning bit
 (42 10)  (534 442)  (534 442)  LC_5 Logic Functioning bit
 (44 10)  (536 442)  (536 442)  LC_5 Logic Functioning bit
 (45 10)  (537 442)  (537 442)  LC_5 Logic Functioning bit
 (13 11)  (505 443)  (505 443)  routing T_10_27.sp4_h_r_5 <X> T_10_27.sp4_h_l_45
 (17 11)  (509 443)  (509 443)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (514 443)  (514 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (522 443)  (522 443)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 443)  (524 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 443)  (525 443)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.input_2_5
 (36 11)  (528 443)  (528 443)  LC_5 Logic Functioning bit
 (39 11)  (531 443)  (531 443)  LC_5 Logic Functioning bit
 (41 11)  (533 443)  (533 443)  LC_5 Logic Functioning bit
 (42 11)  (534 443)  (534 443)  LC_5 Logic Functioning bit
 (5 12)  (497 444)  (497 444)  routing T_10_27.sp4_v_t_44 <X> T_10_27.sp4_h_r_9
 (27 12)  (519 444)  (519 444)  routing T_10_27.lc_trk_g1_2 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 444)  (521 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 444)  (524 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (527 444)  (527 444)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.input_2_6
 (36 12)  (528 444)  (528 444)  LC_6 Logic Functioning bit
 (39 12)  (531 444)  (531 444)  LC_6 Logic Functioning bit
 (41 12)  (533 444)  (533 444)  LC_6 Logic Functioning bit
 (42 12)  (534 444)  (534 444)  LC_6 Logic Functioning bit
 (44 12)  (536 444)  (536 444)  LC_6 Logic Functioning bit
 (45 12)  (537 444)  (537 444)  LC_6 Logic Functioning bit
 (30 13)  (522 445)  (522 445)  routing T_10_27.lc_trk_g1_2 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 445)  (524 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 445)  (525 445)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.input_2_6
 (35 13)  (527 445)  (527 445)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.input_2_6
 (36 13)  (528 445)  (528 445)  LC_6 Logic Functioning bit
 (39 13)  (531 445)  (531 445)  LC_6 Logic Functioning bit
 (41 13)  (533 445)  (533 445)  LC_6 Logic Functioning bit
 (42 13)  (534 445)  (534 445)  LC_6 Logic Functioning bit
 (11 14)  (503 446)  (503 446)  routing T_10_27.sp4_h_l_43 <X> T_10_27.sp4_v_t_46
 (14 14)  (506 446)  (506 446)  routing T_10_27.sp4_v_t_17 <X> T_10_27.lc_trk_g3_4
 (16 14)  (508 446)  (508 446)  routing T_10_27.sp12_v_b_21 <X> T_10_27.lc_trk_g3_5
 (17 14)  (509 446)  (509 446)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (29 14)  (521 446)  (521 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 446)  (522 446)  routing T_10_27.lc_trk_g0_6 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 446)  (524 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (527 446)  (527 446)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.input_2_7
 (36 14)  (528 446)  (528 446)  LC_7 Logic Functioning bit
 (39 14)  (531 446)  (531 446)  LC_7 Logic Functioning bit
 (41 14)  (533 446)  (533 446)  LC_7 Logic Functioning bit
 (42 14)  (534 446)  (534 446)  LC_7 Logic Functioning bit
 (44 14)  (536 446)  (536 446)  LC_7 Logic Functioning bit
 (45 14)  (537 446)  (537 446)  LC_7 Logic Functioning bit
 (46 14)  (538 446)  (538 446)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (16 15)  (508 447)  (508 447)  routing T_10_27.sp4_v_t_17 <X> T_10_27.lc_trk_g3_4
 (17 15)  (509 447)  (509 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (510 447)  (510 447)  routing T_10_27.sp12_v_b_21 <X> T_10_27.lc_trk_g3_5
 (30 15)  (522 447)  (522 447)  routing T_10_27.lc_trk_g0_6 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 447)  (524 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 447)  (525 447)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.input_2_7
 (35 15)  (527 447)  (527 447)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.input_2_7
 (36 15)  (528 447)  (528 447)  LC_7 Logic Functioning bit
 (39 15)  (531 447)  (531 447)  LC_7 Logic Functioning bit
 (41 15)  (533 447)  (533 447)  LC_7 Logic Functioning bit
 (42 15)  (534 447)  (534 447)  LC_7 Logic Functioning bit


LogicTile_11_27

 (21 0)  (567 432)  (567 432)  routing T_11_27.sp4_h_r_11 <X> T_11_27.lc_trk_g0_3
 (22 0)  (568 432)  (568 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 432)  (569 432)  routing T_11_27.sp4_h_r_11 <X> T_11_27.lc_trk_g0_3
 (24 0)  (570 432)  (570 432)  routing T_11_27.sp4_h_r_11 <X> T_11_27.lc_trk_g0_3
 (26 0)  (572 432)  (572 432)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 432)  (574 432)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 432)  (575 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 432)  (578 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 432)  (582 432)  LC_0 Logic Functioning bit
 (37 0)  (583 432)  (583 432)  LC_0 Logic Functioning bit
 (39 0)  (585 432)  (585 432)  LC_0 Logic Functioning bit
 (43 0)  (589 432)  (589 432)  LC_0 Logic Functioning bit
 (45 0)  (591 432)  (591 432)  LC_0 Logic Functioning bit
 (47 0)  (593 432)  (593 432)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (550 433)  (550 433)  routing T_11_27.sp4_v_t_42 <X> T_11_27.sp4_h_r_0
 (28 1)  (574 433)  (574 433)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 433)  (575 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 433)  (576 433)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 433)  (577 433)  routing T_11_27.lc_trk_g0_3 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 433)  (578 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 433)  (579 433)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.input_2_0
 (34 1)  (580 433)  (580 433)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.input_2_0
 (35 1)  (581 433)  (581 433)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.input_2_0
 (36 1)  (582 433)  (582 433)  LC_0 Logic Functioning bit
 (38 1)  (584 433)  (584 433)  LC_0 Logic Functioning bit
 (51 1)  (597 433)  (597 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 434)  (546 434)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (2 2)  (548 434)  (548 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (567 434)  (567 434)  routing T_11_27.sp4_h_l_2 <X> T_11_27.lc_trk_g0_7
 (22 2)  (568 434)  (568 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (569 434)  (569 434)  routing T_11_27.sp4_h_l_2 <X> T_11_27.lc_trk_g0_7
 (24 2)  (570 434)  (570 434)  routing T_11_27.sp4_h_l_2 <X> T_11_27.lc_trk_g0_7
 (26 2)  (572 434)  (572 434)  routing T_11_27.lc_trk_g0_7 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 434)  (573 434)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 434)  (574 434)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 434)  (575 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 434)  (577 434)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 434)  (578 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 434)  (579 434)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 434)  (582 434)  LC_1 Logic Functioning bit
 (38 2)  (584 434)  (584 434)  LC_1 Logic Functioning bit
 (40 2)  (586 434)  (586 434)  LC_1 Logic Functioning bit
 (42 2)  (588 434)  (588 434)  LC_1 Logic Functioning bit
 (45 2)  (591 434)  (591 434)  LC_1 Logic Functioning bit
 (46 2)  (592 434)  (592 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (546 435)  (546 435)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (19 3)  (565 435)  (565 435)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (572 435)  (572 435)  routing T_11_27.lc_trk_g0_7 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 435)  (575 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 435)  (576 435)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 435)  (582 435)  LC_1 Logic Functioning bit
 (38 3)  (584 435)  (584 435)  LC_1 Logic Functioning bit
 (41 3)  (587 435)  (587 435)  LC_1 Logic Functioning bit
 (43 3)  (589 435)  (589 435)  LC_1 Logic Functioning bit
 (1 4)  (547 436)  (547 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (12 4)  (558 436)  (558 436)  routing T_11_27.sp4_v_b_5 <X> T_11_27.sp4_h_r_5
 (21 4)  (567 436)  (567 436)  routing T_11_27.sp4_v_b_11 <X> T_11_27.lc_trk_g1_3
 (22 4)  (568 436)  (568 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (569 436)  (569 436)  routing T_11_27.sp4_v_b_11 <X> T_11_27.lc_trk_g1_3
 (0 5)  (546 437)  (546 437)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_7/cen
 (1 5)  (547 437)  (547 437)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_7/cen
 (11 5)  (557 437)  (557 437)  routing T_11_27.sp4_v_b_5 <X> T_11_27.sp4_h_r_5
 (21 5)  (567 437)  (567 437)  routing T_11_27.sp4_v_b_11 <X> T_11_27.lc_trk_g1_3
 (4 6)  (550 438)  (550 438)  routing T_11_27.sp4_h_r_3 <X> T_11_27.sp4_v_t_38
 (14 6)  (560 438)  (560 438)  routing T_11_27.lft_op_4 <X> T_11_27.lc_trk_g1_4
 (21 6)  (567 438)  (567 438)  routing T_11_27.sp4_h_l_2 <X> T_11_27.lc_trk_g1_7
 (22 6)  (568 438)  (568 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (569 438)  (569 438)  routing T_11_27.sp4_h_l_2 <X> T_11_27.lc_trk_g1_7
 (24 6)  (570 438)  (570 438)  routing T_11_27.sp4_h_l_2 <X> T_11_27.lc_trk_g1_7
 (25 6)  (571 438)  (571 438)  routing T_11_27.lft_op_6 <X> T_11_27.lc_trk_g1_6
 (27 6)  (573 438)  (573 438)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 438)  (575 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 438)  (576 438)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 438)  (577 438)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 438)  (578 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 438)  (579 438)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 438)  (580 438)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (41 6)  (587 438)  (587 438)  LC_3 Logic Functioning bit
 (43 6)  (589 438)  (589 438)  LC_3 Logic Functioning bit
 (5 7)  (551 439)  (551 439)  routing T_11_27.sp4_h_r_3 <X> T_11_27.sp4_v_t_38
 (15 7)  (561 439)  (561 439)  routing T_11_27.lft_op_4 <X> T_11_27.lc_trk_g1_4
 (17 7)  (563 439)  (563 439)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (568 439)  (568 439)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 439)  (570 439)  routing T_11_27.lft_op_6 <X> T_11_27.lc_trk_g1_6
 (28 7)  (574 439)  (574 439)  routing T_11_27.lc_trk_g2_1 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 439)  (575 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 439)  (576 439)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 439)  (577 439)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 439)  (582 439)  LC_3 Logic Functioning bit
 (38 7)  (584 439)  (584 439)  LC_3 Logic Functioning bit
 (5 8)  (551 440)  (551 440)  routing T_11_27.sp4_v_t_43 <X> T_11_27.sp4_h_r_6
 (15 8)  (561 440)  (561 440)  routing T_11_27.sp4_v_t_28 <X> T_11_27.lc_trk_g2_1
 (16 8)  (562 440)  (562 440)  routing T_11_27.sp4_v_t_28 <X> T_11_27.lc_trk_g2_1
 (17 8)  (563 440)  (563 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (567 440)  (567 440)  routing T_11_27.sp4_h_r_43 <X> T_11_27.lc_trk_g2_3
 (22 8)  (568 440)  (568 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (569 440)  (569 440)  routing T_11_27.sp4_h_r_43 <X> T_11_27.lc_trk_g2_3
 (24 8)  (570 440)  (570 440)  routing T_11_27.sp4_h_r_43 <X> T_11_27.lc_trk_g2_3
 (27 8)  (573 440)  (573 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 440)  (574 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 440)  (575 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 440)  (576 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 440)  (577 440)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 440)  (578 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 440)  (580 440)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 440)  (582 440)  LC_4 Logic Functioning bit
 (37 8)  (583 440)  (583 440)  LC_4 Logic Functioning bit
 (38 8)  (584 440)  (584 440)  LC_4 Logic Functioning bit
 (42 8)  (588 440)  (588 440)  LC_4 Logic Functioning bit
 (45 8)  (591 440)  (591 440)  LC_4 Logic Functioning bit
 (46 8)  (592 440)  (592 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (596 440)  (596 440)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 440)  (597 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (555 441)  (555 441)  routing T_11_27.sp4_v_t_42 <X> T_11_27.sp4_v_b_7
 (21 9)  (567 441)  (567 441)  routing T_11_27.sp4_h_r_43 <X> T_11_27.lc_trk_g2_3
 (26 9)  (572 441)  (572 441)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 441)  (573 441)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 441)  (574 441)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 441)  (575 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 441)  (583 441)  LC_4 Logic Functioning bit
 (42 9)  (588 441)  (588 441)  LC_4 Logic Functioning bit
 (14 10)  (560 442)  (560 442)  routing T_11_27.rgt_op_4 <X> T_11_27.lc_trk_g2_4
 (26 10)  (572 442)  (572 442)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 442)  (573 442)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 442)  (574 442)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 442)  (575 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 442)  (577 442)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 442)  (578 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 442)  (579 442)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 442)  (582 442)  LC_5 Logic Functioning bit
 (38 10)  (584 442)  (584 442)  LC_5 Logic Functioning bit
 (42 10)  (588 442)  (588 442)  LC_5 Logic Functioning bit
 (43 10)  (589 442)  (589 442)  LC_5 Logic Functioning bit
 (45 10)  (591 442)  (591 442)  LC_5 Logic Functioning bit
 (4 11)  (550 443)  (550 443)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_h_l_43
 (15 11)  (561 443)  (561 443)  routing T_11_27.rgt_op_4 <X> T_11_27.lc_trk_g2_4
 (17 11)  (563 443)  (563 443)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (572 443)  (572 443)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 443)  (573 443)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 443)  (575 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 443)  (576 443)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 443)  (578 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (579 443)  (579 443)  routing T_11_27.lc_trk_g3_2 <X> T_11_27.input_2_5
 (34 11)  (580 443)  (580 443)  routing T_11_27.lc_trk_g3_2 <X> T_11_27.input_2_5
 (35 11)  (581 443)  (581 443)  routing T_11_27.lc_trk_g3_2 <X> T_11_27.input_2_5
 (42 11)  (588 443)  (588 443)  LC_5 Logic Functioning bit
 (43 11)  (589 443)  (589 443)  LC_5 Logic Functioning bit
 (46 11)  (592 443)  (592 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (551 444)  (551 444)  routing T_11_27.sp4_v_t_44 <X> T_11_27.sp4_h_r_9
 (11 12)  (557 444)  (557 444)  routing T_11_27.sp4_h_r_6 <X> T_11_27.sp4_v_b_11
 (22 12)  (568 444)  (568 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (571 444)  (571 444)  routing T_11_27.sp4_h_r_42 <X> T_11_27.lc_trk_g3_2
 (28 12)  (574 444)  (574 444)  routing T_11_27.lc_trk_g2_1 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 444)  (575 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 444)  (578 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 444)  (579 444)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 444)  (580 444)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 444)  (582 444)  LC_6 Logic Functioning bit
 (38 12)  (584 444)  (584 444)  LC_6 Logic Functioning bit
 (14 13)  (560 445)  (560 445)  routing T_11_27.sp4_r_v_b_40 <X> T_11_27.lc_trk_g3_0
 (17 13)  (563 445)  (563 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (567 445)  (567 445)  routing T_11_27.sp4_r_v_b_43 <X> T_11_27.lc_trk_g3_3
 (22 13)  (568 445)  (568 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 445)  (569 445)  routing T_11_27.sp4_h_r_42 <X> T_11_27.lc_trk_g3_2
 (24 13)  (570 445)  (570 445)  routing T_11_27.sp4_h_r_42 <X> T_11_27.lc_trk_g3_2
 (25 13)  (571 445)  (571 445)  routing T_11_27.sp4_h_r_42 <X> T_11_27.lc_trk_g3_2
 (36 13)  (582 445)  (582 445)  LC_6 Logic Functioning bit
 (38 13)  (584 445)  (584 445)  LC_6 Logic Functioning bit
 (14 14)  (560 446)  (560 446)  routing T_11_27.rgt_op_4 <X> T_11_27.lc_trk_g3_4
 (22 14)  (568 446)  (568 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 446)  (569 446)  routing T_11_27.sp4_v_b_47 <X> T_11_27.lc_trk_g3_7
 (24 14)  (570 446)  (570 446)  routing T_11_27.sp4_v_b_47 <X> T_11_27.lc_trk_g3_7
 (15 15)  (561 447)  (561 447)  routing T_11_27.rgt_op_4 <X> T_11_27.lc_trk_g3_4
 (17 15)  (563 447)  (563 447)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_12_27

 (6 0)  (606 432)  (606 432)  routing T_12_27.sp4_v_t_44 <X> T_12_27.sp4_v_b_0
 (14 0)  (614 432)  (614 432)  routing T_12_27.sp4_h_l_5 <X> T_12_27.lc_trk_g0_0
 (17 0)  (617 432)  (617 432)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 432)  (618 432)  routing T_12_27.wire_logic_cluster/lc_1/out <X> T_12_27.lc_trk_g0_1
 (26 0)  (626 432)  (626 432)  routing T_12_27.lc_trk_g0_6 <X> T_12_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 432)  (627 432)  routing T_12_27.lc_trk_g3_0 <X> T_12_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 432)  (628 432)  routing T_12_27.lc_trk_g3_0 <X> T_12_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 432)  (629 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 432)  (632 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 432)  (633 432)  routing T_12_27.lc_trk_g2_1 <X> T_12_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 432)  (635 432)  routing T_12_27.lc_trk_g2_4 <X> T_12_27.input_2_0
 (36 0)  (636 432)  (636 432)  LC_0 Logic Functioning bit
 (37 0)  (637 432)  (637 432)  LC_0 Logic Functioning bit
 (39 0)  (639 432)  (639 432)  LC_0 Logic Functioning bit
 (41 0)  (641 432)  (641 432)  LC_0 Logic Functioning bit
 (43 0)  (643 432)  (643 432)  LC_0 Logic Functioning bit
 (5 1)  (605 433)  (605 433)  routing T_12_27.sp4_v_t_44 <X> T_12_27.sp4_v_b_0
 (14 1)  (614 433)  (614 433)  routing T_12_27.sp4_h_l_5 <X> T_12_27.lc_trk_g0_0
 (15 1)  (615 433)  (615 433)  routing T_12_27.sp4_h_l_5 <X> T_12_27.lc_trk_g0_0
 (16 1)  (616 433)  (616 433)  routing T_12_27.sp4_h_l_5 <X> T_12_27.lc_trk_g0_0
 (17 1)  (617 433)  (617 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (626 433)  (626 433)  routing T_12_27.lc_trk_g0_6 <X> T_12_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 433)  (629 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 433)  (632 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 433)  (633 433)  routing T_12_27.lc_trk_g2_4 <X> T_12_27.input_2_0
 (36 1)  (636 433)  (636 433)  LC_0 Logic Functioning bit
 (37 1)  (637 433)  (637 433)  LC_0 Logic Functioning bit
 (39 1)  (639 433)  (639 433)  LC_0 Logic Functioning bit
 (53 1)  (653 433)  (653 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 434)  (600 434)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (2 2)  (602 434)  (602 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 434)  (614 434)  routing T_12_27.wire_logic_cluster/lc_4/out <X> T_12_27.lc_trk_g0_4
 (25 2)  (625 434)  (625 434)  routing T_12_27.lft_op_6 <X> T_12_27.lc_trk_g0_6
 (27 2)  (627 434)  (627 434)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 434)  (628 434)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 434)  (629 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 434)  (631 434)  routing T_12_27.lc_trk_g0_4 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 434)  (632 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (46 2)  (646 434)  (646 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (653 434)  (653 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (600 435)  (600 435)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (17 3)  (617 435)  (617 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 435)  (622 435)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 435)  (624 435)  routing T_12_27.lft_op_6 <X> T_12_27.lc_trk_g0_6
 (26 3)  (626 435)  (626 435)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 435)  (628 435)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 435)  (629 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 435)  (630 435)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 435)  (636 435)  LC_1 Logic Functioning bit
 (38 3)  (638 435)  (638 435)  LC_1 Logic Functioning bit
 (51 3)  (651 435)  (651 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (605 436)  (605 436)  routing T_12_27.sp4_v_b_3 <X> T_12_27.sp4_h_r_3
 (14 4)  (614 436)  (614 436)  routing T_12_27.sp4_h_r_8 <X> T_12_27.lc_trk_g1_0
 (21 4)  (621 436)  (621 436)  routing T_12_27.sp4_h_r_19 <X> T_12_27.lc_trk_g1_3
 (22 4)  (622 436)  (622 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 436)  (623 436)  routing T_12_27.sp4_h_r_19 <X> T_12_27.lc_trk_g1_3
 (24 4)  (624 436)  (624 436)  routing T_12_27.sp4_h_r_19 <X> T_12_27.lc_trk_g1_3
 (25 4)  (625 436)  (625 436)  routing T_12_27.wire_logic_cluster/lc_2/out <X> T_12_27.lc_trk_g1_2
 (32 4)  (632 436)  (632 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 436)  (634 436)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 436)  (636 436)  LC_2 Logic Functioning bit
 (38 4)  (638 436)  (638 436)  LC_2 Logic Functioning bit
 (39 4)  (639 436)  (639 436)  LC_2 Logic Functioning bit
 (43 4)  (643 436)  (643 436)  LC_2 Logic Functioning bit
 (45 4)  (645 436)  (645 436)  LC_2 Logic Functioning bit
 (47 4)  (647 436)  (647 436)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (650 436)  (650 436)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (606 437)  (606 437)  routing T_12_27.sp4_v_b_3 <X> T_12_27.sp4_h_r_3
 (8 5)  (608 437)  (608 437)  routing T_12_27.sp4_v_t_36 <X> T_12_27.sp4_v_b_4
 (10 5)  (610 437)  (610 437)  routing T_12_27.sp4_v_t_36 <X> T_12_27.sp4_v_b_4
 (15 5)  (615 437)  (615 437)  routing T_12_27.sp4_h_r_8 <X> T_12_27.lc_trk_g1_0
 (16 5)  (616 437)  (616 437)  routing T_12_27.sp4_h_r_8 <X> T_12_27.lc_trk_g1_0
 (17 5)  (617 437)  (617 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (621 437)  (621 437)  routing T_12_27.sp4_h_r_19 <X> T_12_27.lc_trk_g1_3
 (22 5)  (622 437)  (622 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (628 437)  (628 437)  routing T_12_27.lc_trk_g2_0 <X> T_12_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 437)  (629 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 437)  (631 437)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 437)  (637 437)  LC_2 Logic Functioning bit
 (38 5)  (638 437)  (638 437)  LC_2 Logic Functioning bit
 (39 5)  (639 437)  (639 437)  LC_2 Logic Functioning bit
 (42 5)  (642 437)  (642 437)  LC_2 Logic Functioning bit
 (17 6)  (617 438)  (617 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 438)  (618 438)  routing T_12_27.wire_logic_cluster/lc_5/out <X> T_12_27.lc_trk_g1_5
 (12 8)  (612 440)  (612 440)  routing T_12_27.sp4_v_t_45 <X> T_12_27.sp4_h_r_8
 (14 8)  (614 440)  (614 440)  routing T_12_27.sp4_h_l_21 <X> T_12_27.lc_trk_g2_0
 (17 8)  (617 440)  (617 440)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 440)  (618 440)  routing T_12_27.bnl_op_1 <X> T_12_27.lc_trk_g2_1
 (22 8)  (622 440)  (622 440)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 440)  (624 440)  routing T_12_27.tnr_op_3 <X> T_12_27.lc_trk_g2_3
 (25 8)  (625 440)  (625 440)  routing T_12_27.sp4_h_r_34 <X> T_12_27.lc_trk_g2_2
 (26 8)  (626 440)  (626 440)  routing T_12_27.lc_trk_g0_4 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 440)  (628 440)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 440)  (629 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 440)  (632 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 440)  (633 440)  routing T_12_27.lc_trk_g3_2 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 440)  (634 440)  routing T_12_27.lc_trk_g3_2 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 440)  (636 440)  LC_4 Logic Functioning bit
 (37 8)  (637 440)  (637 440)  LC_4 Logic Functioning bit
 (38 8)  (638 440)  (638 440)  LC_4 Logic Functioning bit
 (42 8)  (642 440)  (642 440)  LC_4 Logic Functioning bit
 (43 8)  (643 440)  (643 440)  LC_4 Logic Functioning bit
 (45 8)  (645 440)  (645 440)  LC_4 Logic Functioning bit
 (46 8)  (646 440)  (646 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (648 440)  (648 440)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (53 8)  (653 440)  (653 440)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (9 9)  (609 441)  (609 441)  routing T_12_27.sp4_v_t_42 <X> T_12_27.sp4_v_b_7
 (15 9)  (615 441)  (615 441)  routing T_12_27.sp4_h_l_21 <X> T_12_27.lc_trk_g2_0
 (16 9)  (616 441)  (616 441)  routing T_12_27.sp4_h_l_21 <X> T_12_27.lc_trk_g2_0
 (17 9)  (617 441)  (617 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (618 441)  (618 441)  routing T_12_27.bnl_op_1 <X> T_12_27.lc_trk_g2_1
 (22 9)  (622 441)  (622 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 441)  (623 441)  routing T_12_27.sp4_h_r_34 <X> T_12_27.lc_trk_g2_2
 (24 9)  (624 441)  (624 441)  routing T_12_27.sp4_h_r_34 <X> T_12_27.lc_trk_g2_2
 (29 9)  (629 441)  (629 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 441)  (630 441)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 441)  (631 441)  routing T_12_27.lc_trk_g3_2 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 441)  (632 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (633 441)  (633 441)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.input_2_4
 (34 9)  (634 441)  (634 441)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.input_2_4
 (35 9)  (635 441)  (635 441)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.input_2_4
 (39 9)  (639 441)  (639 441)  LC_4 Logic Functioning bit
 (40 9)  (640 441)  (640 441)  LC_4 Logic Functioning bit
 (43 9)  (643 441)  (643 441)  LC_4 Logic Functioning bit
 (52 9)  (652 441)  (652 441)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (653 441)  (653 441)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (29 10)  (629 442)  (629 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 442)  (631 442)  routing T_12_27.lc_trk_g1_5 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 442)  (632 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 442)  (634 442)  routing T_12_27.lc_trk_g1_5 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 442)  (636 442)  LC_5 Logic Functioning bit
 (37 10)  (637 442)  (637 442)  LC_5 Logic Functioning bit
 (38 10)  (638 442)  (638 442)  LC_5 Logic Functioning bit
 (39 10)  (639 442)  (639 442)  LC_5 Logic Functioning bit
 (41 10)  (641 442)  (641 442)  LC_5 Logic Functioning bit
 (43 10)  (643 442)  (643 442)  LC_5 Logic Functioning bit
 (45 10)  (645 442)  (645 442)  LC_5 Logic Functioning bit
 (51 10)  (651 442)  (651 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (615 443)  (615 443)  routing T_12_27.tnr_op_4 <X> T_12_27.lc_trk_g2_4
 (17 11)  (617 443)  (617 443)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (29 11)  (629 443)  (629 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 443)  (636 443)  LC_5 Logic Functioning bit
 (38 11)  (638 443)  (638 443)  LC_5 Logic Functioning bit
 (51 11)  (651 443)  (651 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (611 444)  (611 444)  routing T_12_27.sp4_h_r_6 <X> T_12_27.sp4_v_b_11
 (12 12)  (612 444)  (612 444)  routing T_12_27.sp4_v_b_5 <X> T_12_27.sp4_h_r_11
 (14 12)  (614 444)  (614 444)  routing T_12_27.sp4_v_t_21 <X> T_12_27.lc_trk_g3_0
 (22 12)  (622 444)  (622 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 444)  (623 444)  routing T_12_27.sp4_v_t_30 <X> T_12_27.lc_trk_g3_3
 (24 12)  (624 444)  (624 444)  routing T_12_27.sp4_v_t_30 <X> T_12_27.lc_trk_g3_3
 (26 12)  (626 444)  (626 444)  routing T_12_27.lc_trk_g0_4 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 444)  (628 444)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 444)  (629 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 444)  (631 444)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 444)  (632 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 444)  (633 444)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 444)  (634 444)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 444)  (638 444)  LC_6 Logic Functioning bit
 (39 12)  (639 444)  (639 444)  LC_6 Logic Functioning bit
 (45 12)  (645 444)  (645 444)  LC_6 Logic Functioning bit
 (8 13)  (608 445)  (608 445)  routing T_12_27.sp4_h_r_10 <X> T_12_27.sp4_v_b_10
 (11 13)  (611 445)  (611 445)  routing T_12_27.sp4_v_b_5 <X> T_12_27.sp4_h_r_11
 (13 13)  (613 445)  (613 445)  routing T_12_27.sp4_v_b_5 <X> T_12_27.sp4_h_r_11
 (14 13)  (614 445)  (614 445)  routing T_12_27.sp4_v_t_21 <X> T_12_27.lc_trk_g3_0
 (16 13)  (616 445)  (616 445)  routing T_12_27.sp4_v_t_21 <X> T_12_27.lc_trk_g3_0
 (17 13)  (617 445)  (617 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (622 445)  (622 445)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 445)  (624 445)  routing T_12_27.tnr_op_2 <X> T_12_27.lc_trk_g3_2
 (29 13)  (629 445)  (629 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 445)  (630 445)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 445)  (631 445)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 445)  (632 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (634 445)  (634 445)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.input_2_6
 (35 13)  (635 445)  (635 445)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.input_2_6
 (36 13)  (636 445)  (636 445)  LC_6 Logic Functioning bit
 (38 13)  (638 445)  (638 445)  LC_6 Logic Functioning bit
 (39 13)  (639 445)  (639 445)  LC_6 Logic Functioning bit
 (43 13)  (643 445)  (643 445)  LC_6 Logic Functioning bit
 (48 13)  (648 445)  (648 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (625 446)  (625 446)  routing T_12_27.wire_logic_cluster/lc_6/out <X> T_12_27.lc_trk_g3_6
 (28 14)  (628 446)  (628 446)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 446)  (629 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (36 14)  (636 446)  (636 446)  LC_7 Logic Functioning bit
 (38 14)  (638 446)  (638 446)  LC_7 Logic Functioning bit
 (41 14)  (641 446)  (641 446)  LC_7 Logic Functioning bit
 (43 14)  (643 446)  (643 446)  LC_7 Logic Functioning bit
 (22 15)  (622 447)  (622 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (627 447)  (627 447)  routing T_12_27.lc_trk_g1_0 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 447)  (629 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 447)  (630 447)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 447)  (636 447)  LC_7 Logic Functioning bit
 (37 15)  (637 447)  (637 447)  LC_7 Logic Functioning bit
 (38 15)  (638 447)  (638 447)  LC_7 Logic Functioning bit
 (39 15)  (639 447)  (639 447)  LC_7 Logic Functioning bit
 (40 15)  (640 447)  (640 447)  LC_7 Logic Functioning bit
 (41 15)  (641 447)  (641 447)  LC_7 Logic Functioning bit
 (42 15)  (642 447)  (642 447)  LC_7 Logic Functioning bit
 (43 15)  (643 447)  (643 447)  LC_7 Logic Functioning bit
 (46 15)  (646 447)  (646 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_27

 (8 0)  (662 432)  (662 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (9 0)  (663 432)  (663 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (10 0)  (664 432)  (664 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (17 0)  (671 432)  (671 432)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 432)  (672 432)  routing T_13_27.wire_logic_cluster/lc_1/out <X> T_13_27.lc_trk_g0_1
 (25 0)  (679 432)  (679 432)  routing T_13_27.lft_op_2 <X> T_13_27.lc_trk_g0_2
 (26 0)  (680 432)  (680 432)  routing T_13_27.lc_trk_g1_5 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 432)  (683 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 432)  (685 432)  routing T_13_27.lc_trk_g1_4 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 432)  (686 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 432)  (688 432)  routing T_13_27.lc_trk_g1_4 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 432)  (690 432)  LC_0 Logic Functioning bit
 (37 0)  (691 432)  (691 432)  LC_0 Logic Functioning bit
 (38 0)  (692 432)  (692 432)  LC_0 Logic Functioning bit
 (39 0)  (693 432)  (693 432)  LC_0 Logic Functioning bit
 (41 0)  (695 432)  (695 432)  LC_0 Logic Functioning bit
 (43 0)  (697 432)  (697 432)  LC_0 Logic Functioning bit
 (46 0)  (700 432)  (700 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (676 433)  (676 433)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 433)  (678 433)  routing T_13_27.lft_op_2 <X> T_13_27.lc_trk_g0_2
 (27 1)  (681 433)  (681 433)  routing T_13_27.lc_trk_g1_5 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 433)  (683 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 433)  (690 433)  LC_0 Logic Functioning bit
 (38 1)  (692 433)  (692 433)  LC_0 Logic Functioning bit
 (0 2)  (654 434)  (654 434)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (2 2)  (656 434)  (656 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 434)  (668 434)  routing T_13_27.bnr_op_4 <X> T_13_27.lc_trk_g0_4
 (27 2)  (681 434)  (681 434)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 434)  (682 434)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 434)  (683 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 434)  (684 434)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 434)  (686 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 434)  (687 434)  routing T_13_27.lc_trk_g2_0 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 434)  (690 434)  LC_1 Logic Functioning bit
 (41 2)  (695 434)  (695 434)  LC_1 Logic Functioning bit
 (43 2)  (697 434)  (697 434)  LC_1 Logic Functioning bit
 (45 2)  (699 434)  (699 434)  LC_1 Logic Functioning bit
 (47 2)  (701 434)  (701 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (654 435)  (654 435)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (1 3)  (655 435)  (655 435)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (14 3)  (668 435)  (668 435)  routing T_13_27.bnr_op_4 <X> T_13_27.lc_trk_g0_4
 (17 3)  (671 435)  (671 435)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (29 3)  (683 435)  (683 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 435)  (686 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (687 435)  (687 435)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.input_2_1
 (34 3)  (688 435)  (688 435)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.input_2_1
 (36 3)  (690 435)  (690 435)  LC_1 Logic Functioning bit
 (40 3)  (694 435)  (694 435)  LC_1 Logic Functioning bit
 (42 3)  (696 435)  (696 435)  LC_1 Logic Functioning bit
 (8 4)  (662 436)  (662 436)  routing T_13_27.sp4_v_b_4 <X> T_13_27.sp4_h_r_4
 (9 4)  (663 436)  (663 436)  routing T_13_27.sp4_v_b_4 <X> T_13_27.sp4_h_r_4
 (12 4)  (666 436)  (666 436)  routing T_13_27.sp4_v_t_40 <X> T_13_27.sp4_h_r_5
 (21 4)  (675 436)  (675 436)  routing T_13_27.wire_logic_cluster/lc_3/out <X> T_13_27.lc_trk_g1_3
 (22 4)  (676 436)  (676 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 436)  (680 436)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 436)  (682 436)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 436)  (683 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 436)  (684 436)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 436)  (685 436)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 436)  (686 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 436)  (688 436)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 436)  (689 436)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.input_2_2
 (43 4)  (697 436)  (697 436)  LC_2 Logic Functioning bit
 (8 5)  (662 437)  (662 437)  routing T_13_27.sp4_v_t_36 <X> T_13_27.sp4_v_b_4
 (10 5)  (664 437)  (664 437)  routing T_13_27.sp4_v_t_36 <X> T_13_27.sp4_v_b_4
 (28 5)  (682 437)  (682 437)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 437)  (683 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 437)  (684 437)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 437)  (685 437)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 437)  (686 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 437)  (687 437)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.input_2_2
 (35 5)  (689 437)  (689 437)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.input_2_2
 (37 5)  (691 437)  (691 437)  LC_2 Logic Functioning bit
 (39 5)  (693 437)  (693 437)  LC_2 Logic Functioning bit
 (40 5)  (694 437)  (694 437)  LC_2 Logic Functioning bit
 (42 5)  (696 437)  (696 437)  LC_2 Logic Functioning bit
 (43 5)  (697 437)  (697 437)  LC_2 Logic Functioning bit
 (11 6)  (665 438)  (665 438)  routing T_13_27.sp4_h_l_37 <X> T_13_27.sp4_v_t_40
 (15 6)  (669 438)  (669 438)  routing T_13_27.sp4_h_r_21 <X> T_13_27.lc_trk_g1_5
 (16 6)  (670 438)  (670 438)  routing T_13_27.sp4_h_r_21 <X> T_13_27.lc_trk_g1_5
 (17 6)  (671 438)  (671 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 438)  (672 438)  routing T_13_27.sp4_h_r_21 <X> T_13_27.lc_trk_g1_5
 (26 6)  (680 438)  (680 438)  routing T_13_27.lc_trk_g3_4 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 438)  (681 438)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 438)  (683 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 438)  (685 438)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 438)  (686 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 438)  (687 438)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 438)  (688 438)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_3/in_3
 (43 6)  (697 438)  (697 438)  LC_3 Logic Functioning bit
 (45 6)  (699 438)  (699 438)  LC_3 Logic Functioning bit
 (50 6)  (704 438)  (704 438)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (670 439)  (670 439)  routing T_13_27.sp12_h_r_12 <X> T_13_27.lc_trk_g1_4
 (17 7)  (671 439)  (671 439)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (672 439)  (672 439)  routing T_13_27.sp4_h_r_21 <X> T_13_27.lc_trk_g1_5
 (22 7)  (676 439)  (676 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (679 439)  (679 439)  routing T_13_27.sp4_r_v_b_30 <X> T_13_27.lc_trk_g1_6
 (27 7)  (681 439)  (681 439)  routing T_13_27.lc_trk_g3_4 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 439)  (682 439)  routing T_13_27.lc_trk_g3_4 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 439)  (683 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 439)  (684 439)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 439)  (685 439)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 439)  (690 439)  LC_3 Logic Functioning bit
 (38 7)  (692 439)  (692 439)  LC_3 Logic Functioning bit
 (41 7)  (695 439)  (695 439)  LC_3 Logic Functioning bit
 (42 7)  (696 439)  (696 439)  LC_3 Logic Functioning bit
 (43 7)  (697 439)  (697 439)  LC_3 Logic Functioning bit
 (8 8)  (662 440)  (662 440)  routing T_13_27.sp4_v_b_1 <X> T_13_27.sp4_h_r_7
 (9 8)  (663 440)  (663 440)  routing T_13_27.sp4_v_b_1 <X> T_13_27.sp4_h_r_7
 (10 8)  (664 440)  (664 440)  routing T_13_27.sp4_v_b_1 <X> T_13_27.sp4_h_r_7
 (14 8)  (668 440)  (668 440)  routing T_13_27.sp4_v_b_24 <X> T_13_27.lc_trk_g2_0
 (15 8)  (669 440)  (669 440)  routing T_13_27.sp4_h_r_33 <X> T_13_27.lc_trk_g2_1
 (16 8)  (670 440)  (670 440)  routing T_13_27.sp4_h_r_33 <X> T_13_27.lc_trk_g2_1
 (17 8)  (671 440)  (671 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 440)  (672 440)  routing T_13_27.sp4_h_r_33 <X> T_13_27.lc_trk_g2_1
 (19 8)  (673 440)  (673 440)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (679 440)  (679 440)  routing T_13_27.sp4_h_r_34 <X> T_13_27.lc_trk_g2_2
 (26 8)  (680 440)  (680 440)  routing T_13_27.lc_trk_g0_4 <X> T_13_27.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 440)  (682 440)  routing T_13_27.lc_trk_g2_1 <X> T_13_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 440)  (683 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 440)  (685 440)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 440)  (686 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 440)  (687 440)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 440)  (688 440)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (42 8)  (696 440)  (696 440)  LC_4 Logic Functioning bit
 (43 8)  (697 440)  (697 440)  LC_4 Logic Functioning bit
 (16 9)  (670 441)  (670 441)  routing T_13_27.sp4_v_b_24 <X> T_13_27.lc_trk_g2_0
 (17 9)  (671 441)  (671 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (676 441)  (676 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 441)  (677 441)  routing T_13_27.sp4_h_r_34 <X> T_13_27.lc_trk_g2_2
 (24 9)  (678 441)  (678 441)  routing T_13_27.sp4_h_r_34 <X> T_13_27.lc_trk_g2_2
 (29 9)  (683 441)  (683 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 441)  (685 441)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 441)  (686 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (687 441)  (687 441)  routing T_13_27.lc_trk_g3_3 <X> T_13_27.input_2_4
 (34 9)  (688 441)  (688 441)  routing T_13_27.lc_trk_g3_3 <X> T_13_27.input_2_4
 (35 9)  (689 441)  (689 441)  routing T_13_27.lc_trk_g3_3 <X> T_13_27.input_2_4
 (36 9)  (690 441)  (690 441)  LC_4 Logic Functioning bit
 (37 9)  (691 441)  (691 441)  LC_4 Logic Functioning bit
 (21 10)  (675 442)  (675 442)  routing T_13_27.sp4_v_t_26 <X> T_13_27.lc_trk_g2_7
 (22 10)  (676 442)  (676 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 442)  (677 442)  routing T_13_27.sp4_v_t_26 <X> T_13_27.lc_trk_g2_7
 (25 10)  (679 442)  (679 442)  routing T_13_27.bnl_op_6 <X> T_13_27.lc_trk_g2_6
 (15 11)  (669 443)  (669 443)  routing T_13_27.sp4_v_t_33 <X> T_13_27.lc_trk_g2_4
 (16 11)  (670 443)  (670 443)  routing T_13_27.sp4_v_t_33 <X> T_13_27.lc_trk_g2_4
 (17 11)  (671 443)  (671 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (675 443)  (675 443)  routing T_13_27.sp4_v_t_26 <X> T_13_27.lc_trk_g2_7
 (22 11)  (676 443)  (676 443)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 443)  (679 443)  routing T_13_27.bnl_op_6 <X> T_13_27.lc_trk_g2_6
 (11 12)  (665 444)  (665 444)  routing T_13_27.sp4_h_l_40 <X> T_13_27.sp4_v_b_11
 (13 12)  (667 444)  (667 444)  routing T_13_27.sp4_h_l_40 <X> T_13_27.sp4_v_b_11
 (21 12)  (675 444)  (675 444)  routing T_13_27.sp4_v_t_22 <X> T_13_27.lc_trk_g3_3
 (22 12)  (676 444)  (676 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 444)  (677 444)  routing T_13_27.sp4_v_t_22 <X> T_13_27.lc_trk_g3_3
 (12 13)  (666 445)  (666 445)  routing T_13_27.sp4_h_l_40 <X> T_13_27.sp4_v_b_11
 (14 13)  (668 445)  (668 445)  routing T_13_27.sp4_r_v_b_40 <X> T_13_27.lc_trk_g3_0
 (17 13)  (671 445)  (671 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (675 445)  (675 445)  routing T_13_27.sp4_v_t_22 <X> T_13_27.lc_trk_g3_3
 (5 14)  (659 446)  (659 446)  routing T_13_27.sp4_v_t_44 <X> T_13_27.sp4_h_l_44
 (15 14)  (669 446)  (669 446)  routing T_13_27.sp4_v_t_32 <X> T_13_27.lc_trk_g3_5
 (16 14)  (670 446)  (670 446)  routing T_13_27.sp4_v_t_32 <X> T_13_27.lc_trk_g3_5
 (17 14)  (671 446)  (671 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (675 446)  (675 446)  routing T_13_27.bnl_op_7 <X> T_13_27.lc_trk_g3_7
 (22 14)  (676 446)  (676 446)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (679 446)  (679 446)  routing T_13_27.sp4_h_r_38 <X> T_13_27.lc_trk_g3_6
 (28 14)  (682 446)  (682 446)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 446)  (683 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 446)  (686 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (691 446)  (691 446)  LC_7 Logic Functioning bit
 (39 14)  (693 446)  (693 446)  LC_7 Logic Functioning bit
 (41 14)  (695 446)  (695 446)  LC_7 Logic Functioning bit
 (43 14)  (697 446)  (697 446)  LC_7 Logic Functioning bit
 (47 14)  (701 446)  (701 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (6 15)  (660 447)  (660 447)  routing T_13_27.sp4_v_t_44 <X> T_13_27.sp4_h_l_44
 (14 15)  (668 447)  (668 447)  routing T_13_27.sp4_h_l_17 <X> T_13_27.lc_trk_g3_4
 (15 15)  (669 447)  (669 447)  routing T_13_27.sp4_h_l_17 <X> T_13_27.lc_trk_g3_4
 (16 15)  (670 447)  (670 447)  routing T_13_27.sp4_h_l_17 <X> T_13_27.lc_trk_g3_4
 (17 15)  (671 447)  (671 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (675 447)  (675 447)  routing T_13_27.bnl_op_7 <X> T_13_27.lc_trk_g3_7
 (22 15)  (676 447)  (676 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 447)  (677 447)  routing T_13_27.sp4_h_r_38 <X> T_13_27.lc_trk_g3_6
 (24 15)  (678 447)  (678 447)  routing T_13_27.sp4_h_r_38 <X> T_13_27.lc_trk_g3_6
 (30 15)  (684 447)  (684 447)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 447)  (685 447)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 447)  (691 447)  LC_7 Logic Functioning bit
 (39 15)  (693 447)  (693 447)  LC_7 Logic Functioning bit
 (41 15)  (695 447)  (695 447)  LC_7 Logic Functioning bit
 (43 15)  (697 447)  (697 447)  LC_7 Logic Functioning bit


LogicTile_14_27

 (21 0)  (729 432)  (729 432)  routing T_14_27.sp4_h_r_19 <X> T_14_27.lc_trk_g0_3
 (22 0)  (730 432)  (730 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 432)  (731 432)  routing T_14_27.sp4_h_r_19 <X> T_14_27.lc_trk_g0_3
 (24 0)  (732 432)  (732 432)  routing T_14_27.sp4_h_r_19 <X> T_14_27.lc_trk_g0_3
 (26 0)  (734 432)  (734 432)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 432)  (735 432)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 432)  (736 432)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 432)  (737 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 432)  (738 432)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 432)  (739 432)  routing T_14_27.lc_trk_g2_5 <X> T_14_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 432)  (740 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 432)  (741 432)  routing T_14_27.lc_trk_g2_5 <X> T_14_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 432)  (743 432)  routing T_14_27.lc_trk_g0_4 <X> T_14_27.input_2_0
 (36 0)  (744 432)  (744 432)  LC_0 Logic Functioning bit
 (37 0)  (745 432)  (745 432)  LC_0 Logic Functioning bit
 (39 0)  (747 432)  (747 432)  LC_0 Logic Functioning bit
 (41 0)  (749 432)  (749 432)  LC_0 Logic Functioning bit
 (43 0)  (751 432)  (751 432)  LC_0 Logic Functioning bit
 (3 1)  (711 433)  (711 433)  routing T_14_27.sp12_h_l_23 <X> T_14_27.sp12_v_b_0
 (21 1)  (729 433)  (729 433)  routing T_14_27.sp4_h_r_19 <X> T_14_27.lc_trk_g0_3
 (26 1)  (734 433)  (734 433)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 433)  (736 433)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 433)  (737 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 433)  (738 433)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 433)  (740 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (744 433)  (744 433)  LC_0 Logic Functioning bit
 (37 1)  (745 433)  (745 433)  LC_0 Logic Functioning bit
 (39 1)  (747 433)  (747 433)  LC_0 Logic Functioning bit
 (0 2)  (708 434)  (708 434)  routing T_14_27.glb_netwk_3 <X> T_14_27.wire_logic_cluster/lc_7/clk
 (2 2)  (710 434)  (710 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (720 434)  (720 434)  routing T_14_27.sp4_v_t_39 <X> T_14_27.sp4_h_l_39
 (14 2)  (722 434)  (722 434)  routing T_14_27.wire_logic_cluster/lc_4/out <X> T_14_27.lc_trk_g0_4
 (17 2)  (725 434)  (725 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 434)  (726 434)  routing T_14_27.wire_logic_cluster/lc_5/out <X> T_14_27.lc_trk_g0_5
 (26 2)  (734 434)  (734 434)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 434)  (735 434)  routing T_14_27.lc_trk_g3_3 <X> T_14_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 434)  (736 434)  routing T_14_27.lc_trk_g3_3 <X> T_14_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 434)  (737 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 434)  (739 434)  routing T_14_27.lc_trk_g1_7 <X> T_14_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 434)  (740 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 434)  (742 434)  routing T_14_27.lc_trk_g1_7 <X> T_14_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 434)  (744 434)  LC_1 Logic Functioning bit
 (37 2)  (745 434)  (745 434)  LC_1 Logic Functioning bit
 (43 2)  (751 434)  (751 434)  LC_1 Logic Functioning bit
 (50 2)  (758 434)  (758 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 435)  (708 435)  routing T_14_27.glb_netwk_3 <X> T_14_27.wire_logic_cluster/lc_7/clk
 (5 3)  (713 435)  (713 435)  routing T_14_27.sp4_h_l_37 <X> T_14_27.sp4_v_t_37
 (11 3)  (719 435)  (719 435)  routing T_14_27.sp4_v_t_39 <X> T_14_27.sp4_h_l_39
 (17 3)  (725 435)  (725 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (734 435)  (734 435)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 435)  (735 435)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 435)  (736 435)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 435)  (737 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 435)  (738 435)  routing T_14_27.lc_trk_g3_3 <X> T_14_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 435)  (739 435)  routing T_14_27.lc_trk_g1_7 <X> T_14_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 435)  (744 435)  LC_1 Logic Functioning bit
 (37 3)  (745 435)  (745 435)  LC_1 Logic Functioning bit
 (38 3)  (746 435)  (746 435)  LC_1 Logic Functioning bit
 (41 3)  (749 435)  (749 435)  LC_1 Logic Functioning bit
 (42 3)  (750 435)  (750 435)  LC_1 Logic Functioning bit
 (1 4)  (709 436)  (709 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (719 436)  (719 436)  routing T_14_27.sp4_v_t_39 <X> T_14_27.sp4_v_b_5
 (15 4)  (723 436)  (723 436)  routing T_14_27.sp4_h_l_4 <X> T_14_27.lc_trk_g1_1
 (16 4)  (724 436)  (724 436)  routing T_14_27.sp4_h_l_4 <X> T_14_27.lc_trk_g1_1
 (17 4)  (725 436)  (725 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 436)  (726 436)  routing T_14_27.sp4_h_l_4 <X> T_14_27.lc_trk_g1_1
 (22 4)  (730 436)  (730 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (734 436)  (734 436)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 436)  (737 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 436)  (739 436)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 436)  (740 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 436)  (741 436)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 436)  (742 436)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 436)  (745 436)  LC_2 Logic Functioning bit
 (41 4)  (749 436)  (749 436)  LC_2 Logic Functioning bit
 (42 4)  (750 436)  (750 436)  LC_2 Logic Functioning bit
 (43 4)  (751 436)  (751 436)  LC_2 Logic Functioning bit
 (50 4)  (758 436)  (758 436)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 437)  (708 437)  routing T_14_27.lc_trk_g1_3 <X> T_14_27.wire_logic_cluster/lc_7/cen
 (1 5)  (709 437)  (709 437)  routing T_14_27.lc_trk_g1_3 <X> T_14_27.wire_logic_cluster/lc_7/cen
 (4 5)  (712 437)  (712 437)  routing T_14_27.sp4_h_l_42 <X> T_14_27.sp4_h_r_3
 (6 5)  (714 437)  (714 437)  routing T_14_27.sp4_h_l_42 <X> T_14_27.sp4_h_r_3
 (11 5)  (719 437)  (719 437)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_h_r_5
 (12 5)  (720 437)  (720 437)  routing T_14_27.sp4_v_t_39 <X> T_14_27.sp4_v_b_5
 (13 5)  (721 437)  (721 437)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_h_r_5
 (18 5)  (726 437)  (726 437)  routing T_14_27.sp4_h_l_4 <X> T_14_27.lc_trk_g1_1
 (26 5)  (734 437)  (734 437)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 437)  (735 437)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 437)  (736 437)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 437)  (737 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 437)  (738 437)  routing T_14_27.lc_trk_g0_3 <X> T_14_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 437)  (739 437)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 437)  (744 437)  LC_2 Logic Functioning bit
 (43 5)  (751 437)  (751 437)  LC_2 Logic Functioning bit
 (11 6)  (719 438)  (719 438)  routing T_14_27.sp4_h_l_37 <X> T_14_27.sp4_v_t_40
 (15 6)  (723 438)  (723 438)  routing T_14_27.sp4_h_r_5 <X> T_14_27.lc_trk_g1_5
 (16 6)  (724 438)  (724 438)  routing T_14_27.sp4_h_r_5 <X> T_14_27.lc_trk_g1_5
 (17 6)  (725 438)  (725 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (729 438)  (729 438)  routing T_14_27.wire_logic_cluster/lc_7/out <X> T_14_27.lc_trk_g1_7
 (22 6)  (730 438)  (730 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (18 7)  (726 439)  (726 439)  routing T_14_27.sp4_h_r_5 <X> T_14_27.lc_trk_g1_5
 (26 8)  (734 440)  (734 440)  routing T_14_27.lc_trk_g2_4 <X> T_14_27.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 440)  (736 440)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 440)  (737 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 440)  (738 440)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 440)  (740 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 440)  (741 440)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 440)  (742 440)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 440)  (744 440)  LC_4 Logic Functioning bit
 (38 8)  (746 440)  (746 440)  LC_4 Logic Functioning bit
 (41 8)  (749 440)  (749 440)  LC_4 Logic Functioning bit
 (43 8)  (751 440)  (751 440)  LC_4 Logic Functioning bit
 (14 9)  (722 441)  (722 441)  routing T_14_27.sp4_r_v_b_32 <X> T_14_27.lc_trk_g2_0
 (17 9)  (725 441)  (725 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (28 9)  (736 441)  (736 441)  routing T_14_27.lc_trk_g2_4 <X> T_14_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 441)  (737 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 441)  (738 441)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (37 9)  (745 441)  (745 441)  LC_4 Logic Functioning bit
 (39 9)  (747 441)  (747 441)  LC_4 Logic Functioning bit
 (41 9)  (749 441)  (749 441)  LC_4 Logic Functioning bit
 (43 9)  (751 441)  (751 441)  LC_4 Logic Functioning bit
 (16 10)  (724 442)  (724 442)  routing T_14_27.sp4_v_b_37 <X> T_14_27.lc_trk_g2_5
 (17 10)  (725 442)  (725 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 442)  (726 442)  routing T_14_27.sp4_v_b_37 <X> T_14_27.lc_trk_g2_5
 (21 10)  (729 442)  (729 442)  routing T_14_27.sp4_h_l_34 <X> T_14_27.lc_trk_g2_7
 (22 10)  (730 442)  (730 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 442)  (731 442)  routing T_14_27.sp4_h_l_34 <X> T_14_27.lc_trk_g2_7
 (24 10)  (732 442)  (732 442)  routing T_14_27.sp4_h_l_34 <X> T_14_27.lc_trk_g2_7
 (25 10)  (733 442)  (733 442)  routing T_14_27.wire_logic_cluster/lc_6/out <X> T_14_27.lc_trk_g2_6
 (27 10)  (735 442)  (735 442)  routing T_14_27.lc_trk_g1_1 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 442)  (737 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 442)  (739 442)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 442)  (740 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 442)  (742 442)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 442)  (744 442)  LC_5 Logic Functioning bit
 (38 10)  (746 442)  (746 442)  LC_5 Logic Functioning bit
 (45 10)  (753 442)  (753 442)  LC_5 Logic Functioning bit
 (51 10)  (759 442)  (759 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (722 443)  (722 443)  routing T_14_27.sp4_r_v_b_36 <X> T_14_27.lc_trk_g2_4
 (17 11)  (725 443)  (725 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (726 443)  (726 443)  routing T_14_27.sp4_v_b_37 <X> T_14_27.lc_trk_g2_5
 (21 11)  (729 443)  (729 443)  routing T_14_27.sp4_h_l_34 <X> T_14_27.lc_trk_g2_7
 (22 11)  (730 443)  (730 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (744 443)  (744 443)  LC_5 Logic Functioning bit
 (38 11)  (746 443)  (746 443)  LC_5 Logic Functioning bit
 (44 11)  (752 443)  (752 443)  LC_5 Logic Functioning bit
 (46 11)  (754 443)  (754 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (759 443)  (759 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (722 444)  (722 444)  routing T_14_27.sp4_h_l_21 <X> T_14_27.lc_trk_g3_0
 (21 12)  (729 444)  (729 444)  routing T_14_27.sp12_v_t_0 <X> T_14_27.lc_trk_g3_3
 (22 12)  (730 444)  (730 444)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (732 444)  (732 444)  routing T_14_27.sp12_v_t_0 <X> T_14_27.lc_trk_g3_3
 (29 12)  (737 444)  (737 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 444)  (738 444)  routing T_14_27.lc_trk_g0_5 <X> T_14_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 444)  (740 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 444)  (741 444)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 444)  (742 444)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 444)  (744 444)  LC_6 Logic Functioning bit
 (38 12)  (746 444)  (746 444)  LC_6 Logic Functioning bit
 (4 13)  (712 445)  (712 445)  routing T_14_27.sp4_h_l_36 <X> T_14_27.sp4_h_r_9
 (6 13)  (714 445)  (714 445)  routing T_14_27.sp4_h_l_36 <X> T_14_27.sp4_h_r_9
 (15 13)  (723 445)  (723 445)  routing T_14_27.sp4_h_l_21 <X> T_14_27.lc_trk_g3_0
 (16 13)  (724 445)  (724 445)  routing T_14_27.sp4_h_l_21 <X> T_14_27.lc_trk_g3_0
 (17 13)  (725 445)  (725 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (729 445)  (729 445)  routing T_14_27.sp12_v_t_0 <X> T_14_27.lc_trk_g3_3
 (36 13)  (744 445)  (744 445)  LC_6 Logic Functioning bit
 (38 13)  (746 445)  (746 445)  LC_6 Logic Functioning bit
 (0 14)  (708 446)  (708 446)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 446)  (709 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (714 446)  (714 446)  routing T_14_27.sp4_h_l_41 <X> T_14_27.sp4_v_t_44
 (8 14)  (716 446)  (716 446)  routing T_14_27.sp4_v_t_41 <X> T_14_27.sp4_h_l_47
 (9 14)  (717 446)  (717 446)  routing T_14_27.sp4_v_t_41 <X> T_14_27.sp4_h_l_47
 (10 14)  (718 446)  (718 446)  routing T_14_27.sp4_v_t_41 <X> T_14_27.sp4_h_l_47
 (16 14)  (724 446)  (724 446)  routing T_14_27.sp12_v_t_10 <X> T_14_27.lc_trk_g3_5
 (17 14)  (725 446)  (725 446)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (730 446)  (730 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 446)  (733 446)  routing T_14_27.sp4_v_b_30 <X> T_14_27.lc_trk_g3_6
 (32 14)  (740 446)  (740 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 446)  (741 446)  routing T_14_27.lc_trk_g2_0 <X> T_14_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 446)  (744 446)  LC_7 Logic Functioning bit
 (38 14)  (746 446)  (746 446)  LC_7 Logic Functioning bit
 (0 15)  (708 447)  (708 447)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 447)  (709 447)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_7/s_r
 (21 15)  (729 447)  (729 447)  routing T_14_27.sp4_r_v_b_47 <X> T_14_27.lc_trk_g3_7
 (22 15)  (730 447)  (730 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (731 447)  (731 447)  routing T_14_27.sp4_v_b_30 <X> T_14_27.lc_trk_g3_6
 (27 15)  (735 447)  (735 447)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 447)  (736 447)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 447)  (737 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 447)  (745 447)  LC_7 Logic Functioning bit
 (39 15)  (747 447)  (747 447)  LC_7 Logic Functioning bit


LogicTile_15_27

 (14 0)  (776 432)  (776 432)  routing T_15_27.bnr_op_0 <X> T_15_27.lc_trk_g0_0
 (17 0)  (779 432)  (779 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (27 0)  (789 432)  (789 432)  routing T_15_27.lc_trk_g1_0 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 432)  (791 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 432)  (793 432)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 432)  (794 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 432)  (795 432)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 432)  (796 432)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 432)  (800 432)  LC_0 Logic Functioning bit
 (41 0)  (803 432)  (803 432)  LC_0 Logic Functioning bit
 (43 0)  (805 432)  (805 432)  LC_0 Logic Functioning bit
 (45 0)  (807 432)  (807 432)  LC_0 Logic Functioning bit
 (8 1)  (770 433)  (770 433)  routing T_15_27.sp4_h_l_42 <X> T_15_27.sp4_v_b_1
 (9 1)  (771 433)  (771 433)  routing T_15_27.sp4_h_l_42 <X> T_15_27.sp4_v_b_1
 (10 1)  (772 433)  (772 433)  routing T_15_27.sp4_h_l_42 <X> T_15_27.sp4_v_b_1
 (14 1)  (776 433)  (776 433)  routing T_15_27.bnr_op_0 <X> T_15_27.lc_trk_g0_0
 (17 1)  (779 433)  (779 433)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (784 433)  (784 433)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 433)  (786 433)  routing T_15_27.bot_op_2 <X> T_15_27.lc_trk_g0_2
 (26 1)  (788 433)  (788 433)  routing T_15_27.lc_trk_g2_2 <X> T_15_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 433)  (790 433)  routing T_15_27.lc_trk_g2_2 <X> T_15_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 433)  (791 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 433)  (793 433)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 433)  (794 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 433)  (795 433)  routing T_15_27.lc_trk_g2_0 <X> T_15_27.input_2_0
 (38 1)  (800 433)  (800 433)  LC_0 Logic Functioning bit
 (41 1)  (803 433)  (803 433)  LC_0 Logic Functioning bit
 (42 1)  (804 433)  (804 433)  LC_0 Logic Functioning bit
 (48 1)  (810 433)  (810 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 434)  (762 434)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (2 2)  (764 434)  (764 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 434)  (777 434)  routing T_15_27.bot_op_5 <X> T_15_27.lc_trk_g0_5
 (17 2)  (779 434)  (779 434)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (787 434)  (787 434)  routing T_15_27.sp4_h_r_14 <X> T_15_27.lc_trk_g0_6
 (0 3)  (762 435)  (762 435)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (22 3)  (784 435)  (784 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 435)  (785 435)  routing T_15_27.sp4_h_r_14 <X> T_15_27.lc_trk_g0_6
 (24 3)  (786 435)  (786 435)  routing T_15_27.sp4_h_r_14 <X> T_15_27.lc_trk_g0_6
 (4 4)  (766 436)  (766 436)  routing T_15_27.sp4_v_t_38 <X> T_15_27.sp4_v_b_3
 (5 4)  (767 436)  (767 436)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_h_r_3
 (8 4)  (770 436)  (770 436)  routing T_15_27.sp4_v_b_10 <X> T_15_27.sp4_h_r_4
 (9 4)  (771 436)  (771 436)  routing T_15_27.sp4_v_b_10 <X> T_15_27.sp4_h_r_4
 (10 4)  (772 436)  (772 436)  routing T_15_27.sp4_v_b_10 <X> T_15_27.sp4_h_r_4
 (12 4)  (774 436)  (774 436)  routing T_15_27.sp4_v_b_11 <X> T_15_27.sp4_h_r_5
 (14 4)  (776 436)  (776 436)  routing T_15_27.wire_logic_cluster/lc_0/out <X> T_15_27.lc_trk_g1_0
 (15 4)  (777 436)  (777 436)  routing T_15_27.bot_op_1 <X> T_15_27.lc_trk_g1_1
 (17 4)  (779 436)  (779 436)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (784 436)  (784 436)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 436)  (786 436)  routing T_15_27.bot_op_3 <X> T_15_27.lc_trk_g1_3
 (26 4)  (788 436)  (788 436)  routing T_15_27.lc_trk_g0_6 <X> T_15_27.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 436)  (791 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 436)  (792 436)  routing T_15_27.lc_trk_g0_5 <X> T_15_27.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 436)  (793 436)  routing T_15_27.lc_trk_g2_5 <X> T_15_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 436)  (794 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 436)  (795 436)  routing T_15_27.lc_trk_g2_5 <X> T_15_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 436)  (798 436)  LC_2 Logic Functioning bit
 (38 4)  (800 436)  (800 436)  LC_2 Logic Functioning bit
 (41 4)  (803 436)  (803 436)  LC_2 Logic Functioning bit
 (43 4)  (805 436)  (805 436)  LC_2 Logic Functioning bit
 (4 5)  (766 437)  (766 437)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_h_r_3
 (11 5)  (773 437)  (773 437)  routing T_15_27.sp4_v_b_11 <X> T_15_27.sp4_h_r_5
 (13 5)  (775 437)  (775 437)  routing T_15_27.sp4_v_b_11 <X> T_15_27.sp4_h_r_5
 (17 5)  (779 437)  (779 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 437)  (784 437)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (785 437)  (785 437)  routing T_15_27.sp12_h_r_10 <X> T_15_27.lc_trk_g1_2
 (26 5)  (788 437)  (788 437)  routing T_15_27.lc_trk_g0_6 <X> T_15_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 437)  (791 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 437)  (799 437)  LC_2 Logic Functioning bit
 (39 5)  (801 437)  (801 437)  LC_2 Logic Functioning bit
 (41 5)  (803 437)  (803 437)  LC_2 Logic Functioning bit
 (43 5)  (805 437)  (805 437)  LC_2 Logic Functioning bit
 (8 6)  (770 438)  (770 438)  routing T_15_27.sp4_v_t_41 <X> T_15_27.sp4_h_l_41
 (9 6)  (771 438)  (771 438)  routing T_15_27.sp4_v_t_41 <X> T_15_27.sp4_h_l_41
 (26 6)  (788 438)  (788 438)  routing T_15_27.lc_trk_g2_5 <X> T_15_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 438)  (789 438)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 438)  (791 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 438)  (793 438)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 438)  (794 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 438)  (795 438)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 438)  (796 438)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 438)  (797 438)  routing T_15_27.lc_trk_g2_7 <X> T_15_27.input_2_3
 (36 6)  (798 438)  (798 438)  LC_3 Logic Functioning bit
 (37 6)  (799 438)  (799 438)  LC_3 Logic Functioning bit
 (38 6)  (800 438)  (800 438)  LC_3 Logic Functioning bit
 (41 6)  (803 438)  (803 438)  LC_3 Logic Functioning bit
 (43 6)  (805 438)  (805 438)  LC_3 Logic Functioning bit
 (28 7)  (790 439)  (790 439)  routing T_15_27.lc_trk_g2_5 <X> T_15_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 439)  (791 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 439)  (792 439)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 439)  (793 439)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 439)  (794 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (795 439)  (795 439)  routing T_15_27.lc_trk_g2_7 <X> T_15_27.input_2_3
 (35 7)  (797 439)  (797 439)  routing T_15_27.lc_trk_g2_7 <X> T_15_27.input_2_3
 (36 7)  (798 439)  (798 439)  LC_3 Logic Functioning bit
 (3 8)  (765 440)  (765 440)  routing T_15_27.sp12_v_t_22 <X> T_15_27.sp12_v_b_1
 (8 8)  (770 440)  (770 440)  routing T_15_27.sp4_h_l_42 <X> T_15_27.sp4_h_r_7
 (15 8)  (777 440)  (777 440)  routing T_15_27.tnl_op_1 <X> T_15_27.lc_trk_g2_1
 (17 8)  (779 440)  (779 440)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (783 440)  (783 440)  routing T_15_27.rgt_op_3 <X> T_15_27.lc_trk_g2_3
 (22 8)  (784 440)  (784 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 440)  (786 440)  routing T_15_27.rgt_op_3 <X> T_15_27.lc_trk_g2_3
 (25 8)  (787 440)  (787 440)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g2_2
 (27 8)  (789 440)  (789 440)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 440)  (791 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 440)  (794 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 440)  (795 440)  routing T_15_27.lc_trk_g2_1 <X> T_15_27.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 440)  (800 440)  LC_4 Logic Functioning bit
 (39 8)  (801 440)  (801 440)  LC_4 Logic Functioning bit
 (42 8)  (804 440)  (804 440)  LC_4 Logic Functioning bit
 (43 8)  (805 440)  (805 440)  LC_4 Logic Functioning bit
 (14 9)  (776 441)  (776 441)  routing T_15_27.sp12_v_b_16 <X> T_15_27.lc_trk_g2_0
 (16 9)  (778 441)  (778 441)  routing T_15_27.sp12_v_b_16 <X> T_15_27.lc_trk_g2_0
 (17 9)  (779 441)  (779 441)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (780 441)  (780 441)  routing T_15_27.tnl_op_1 <X> T_15_27.lc_trk_g2_1
 (22 9)  (784 441)  (784 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 441)  (785 441)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g2_2
 (24 9)  (786 441)  (786 441)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g2_2
 (25 9)  (787 441)  (787 441)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g2_2
 (27 9)  (789 441)  (789 441)  routing T_15_27.lc_trk_g3_1 <X> T_15_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 441)  (790 441)  routing T_15_27.lc_trk_g3_1 <X> T_15_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 441)  (791 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 441)  (792 441)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 441)  (794 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (798 441)  (798 441)  LC_4 Logic Functioning bit
 (37 9)  (799 441)  (799 441)  LC_4 Logic Functioning bit
 (40 9)  (802 441)  (802 441)  LC_4 Logic Functioning bit
 (41 9)  (803 441)  (803 441)  LC_4 Logic Functioning bit
 (15 10)  (777 442)  (777 442)  routing T_15_27.sp4_h_r_45 <X> T_15_27.lc_trk_g2_5
 (16 10)  (778 442)  (778 442)  routing T_15_27.sp4_h_r_45 <X> T_15_27.lc_trk_g2_5
 (17 10)  (779 442)  (779 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 442)  (780 442)  routing T_15_27.sp4_h_r_45 <X> T_15_27.lc_trk_g2_5
 (22 10)  (784 442)  (784 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 442)  (785 442)  routing T_15_27.sp4_h_r_31 <X> T_15_27.lc_trk_g2_7
 (24 10)  (786 442)  (786 442)  routing T_15_27.sp4_h_r_31 <X> T_15_27.lc_trk_g2_7
 (25 10)  (787 442)  (787 442)  routing T_15_27.wire_logic_cluster/lc_6/out <X> T_15_27.lc_trk_g2_6
 (32 10)  (794 442)  (794 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 442)  (798 442)  LC_5 Logic Functioning bit
 (39 10)  (801 442)  (801 442)  LC_5 Logic Functioning bit
 (41 10)  (803 442)  (803 442)  LC_5 Logic Functioning bit
 (42 10)  (804 442)  (804 442)  LC_5 Logic Functioning bit
 (50 10)  (812 442)  (812 442)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (780 443)  (780 443)  routing T_15_27.sp4_h_r_45 <X> T_15_27.lc_trk_g2_5
 (21 11)  (783 443)  (783 443)  routing T_15_27.sp4_h_r_31 <X> T_15_27.lc_trk_g2_7
 (22 11)  (784 443)  (784 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (791 443)  (791 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 443)  (793 443)  routing T_15_27.lc_trk_g0_2 <X> T_15_27.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 443)  (799 443)  LC_5 Logic Functioning bit
 (38 11)  (800 443)  (800 443)  LC_5 Logic Functioning bit
 (40 11)  (802 443)  (802 443)  LC_5 Logic Functioning bit
 (43 11)  (805 443)  (805 443)  LC_5 Logic Functioning bit
 (46 11)  (808 443)  (808 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (779 444)  (779 444)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 444)  (780 444)  routing T_15_27.bnl_op_1 <X> T_15_27.lc_trk_g3_1
 (26 12)  (788 444)  (788 444)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 444)  (790 444)  routing T_15_27.lc_trk_g2_3 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 444)  (791 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 444)  (793 444)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 444)  (794 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 444)  (795 444)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 444)  (796 444)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (38 12)  (800 444)  (800 444)  LC_6 Logic Functioning bit
 (41 12)  (803 444)  (803 444)  LC_6 Logic Functioning bit
 (43 12)  (805 444)  (805 444)  LC_6 Logic Functioning bit
 (45 12)  (807 444)  (807 444)  LC_6 Logic Functioning bit
 (18 13)  (780 445)  (780 445)  routing T_15_27.bnl_op_1 <X> T_15_27.lc_trk_g3_1
 (26 13)  (788 445)  (788 445)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 445)  (790 445)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 445)  (791 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 445)  (792 445)  routing T_15_27.lc_trk_g2_3 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 445)  (793 445)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 445)  (794 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (795 445)  (795 445)  routing T_15_27.lc_trk_g2_0 <X> T_15_27.input_2_6
 (39 13)  (801 445)  (801 445)  LC_6 Logic Functioning bit
 (40 13)  (802 445)  (802 445)  LC_6 Logic Functioning bit
 (43 13)  (805 445)  (805 445)  LC_6 Logic Functioning bit
 (48 13)  (810 445)  (810 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (774 446)  (774 446)  routing T_15_27.sp4_v_t_40 <X> T_15_27.sp4_h_l_46
 (21 14)  (783 446)  (783 446)  routing T_15_27.sp4_v_t_26 <X> T_15_27.lc_trk_g3_7
 (22 14)  (784 446)  (784 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 446)  (785 446)  routing T_15_27.sp4_v_t_26 <X> T_15_27.lc_trk_g3_7
 (25 14)  (787 446)  (787 446)  routing T_15_27.sp4_h_r_38 <X> T_15_27.lc_trk_g3_6
 (26 14)  (788 446)  (788 446)  routing T_15_27.lc_trk_g2_5 <X> T_15_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 446)  (789 446)  routing T_15_27.lc_trk_g1_1 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 446)  (791 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 446)  (793 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 446)  (794 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 446)  (795 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 446)  (796 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 446)  (799 446)  LC_7 Logic Functioning bit
 (41 14)  (803 446)  (803 446)  LC_7 Logic Functioning bit
 (43 14)  (805 446)  (805 446)  LC_7 Logic Functioning bit
 (46 14)  (808 446)  (808 446)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (11 15)  (773 447)  (773 447)  routing T_15_27.sp4_v_t_40 <X> T_15_27.sp4_h_l_46
 (13 15)  (775 447)  (775 447)  routing T_15_27.sp4_v_t_40 <X> T_15_27.sp4_h_l_46
 (21 15)  (783 447)  (783 447)  routing T_15_27.sp4_v_t_26 <X> T_15_27.lc_trk_g3_7
 (22 15)  (784 447)  (784 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (785 447)  (785 447)  routing T_15_27.sp4_h_r_38 <X> T_15_27.lc_trk_g3_6
 (24 15)  (786 447)  (786 447)  routing T_15_27.sp4_h_r_38 <X> T_15_27.lc_trk_g3_6
 (28 15)  (790 447)  (790 447)  routing T_15_27.lc_trk_g2_5 <X> T_15_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 447)  (791 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 447)  (793 447)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 447)  (794 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (798 447)  (798 447)  LC_7 Logic Functioning bit
 (41 15)  (803 447)  (803 447)  LC_7 Logic Functioning bit
 (43 15)  (805 447)  (805 447)  LC_7 Logic Functioning bit


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0
 (5 0)  (821 432)  (821 432)  routing T_16_27.sp4_v_t_37 <X> T_16_27.sp4_h_r_0
 (11 0)  (827 432)  (827 432)  routing T_16_27.sp4_h_l_45 <X> T_16_27.sp4_v_b_2
 (13 0)  (829 432)  (829 432)  routing T_16_27.sp4_h_l_45 <X> T_16_27.sp4_v_b_2
 (14 0)  (830 432)  (830 432)  routing T_16_27.wire_logic_cluster/lc_0/out <X> T_16_27.lc_trk_g0_0
 (17 0)  (833 432)  (833 432)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 432)  (834 432)  routing T_16_27.wire_logic_cluster/lc_1/out <X> T_16_27.lc_trk_g0_1
 (22 0)  (838 432)  (838 432)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (839 432)  (839 432)  routing T_16_27.sp12_h_l_16 <X> T_16_27.lc_trk_g0_3
 (25 0)  (841 432)  (841 432)  routing T_16_27.sp4_h_l_7 <X> T_16_27.lc_trk_g0_2
 (26 0)  (842 432)  (842 432)  routing T_16_27.lc_trk_g2_6 <X> T_16_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 432)  (845 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 432)  (847 432)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 432)  (848 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 432)  (849 432)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 432)  (850 432)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 432)  (851 432)  routing T_16_27.lc_trk_g1_7 <X> T_16_27.input_2_0
 (37 0)  (853 432)  (853 432)  LC_0 Logic Functioning bit
 (41 0)  (857 432)  (857 432)  LC_0 Logic Functioning bit
 (43 0)  (859 432)  (859 432)  LC_0 Logic Functioning bit
 (12 1)  (828 433)  (828 433)  routing T_16_27.sp4_h_l_45 <X> T_16_27.sp4_v_b_2
 (17 1)  (833 433)  (833 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (837 433)  (837 433)  routing T_16_27.sp12_h_l_16 <X> T_16_27.lc_trk_g0_3
 (22 1)  (838 433)  (838 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 433)  (839 433)  routing T_16_27.sp4_h_l_7 <X> T_16_27.lc_trk_g0_2
 (24 1)  (840 433)  (840 433)  routing T_16_27.sp4_h_l_7 <X> T_16_27.lc_trk_g0_2
 (25 1)  (841 433)  (841 433)  routing T_16_27.sp4_h_l_7 <X> T_16_27.lc_trk_g0_2
 (26 1)  (842 433)  (842 433)  routing T_16_27.lc_trk_g2_6 <X> T_16_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 433)  (844 433)  routing T_16_27.lc_trk_g2_6 <X> T_16_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 433)  (845 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 433)  (847 433)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 433)  (848 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 433)  (850 433)  routing T_16_27.lc_trk_g1_7 <X> T_16_27.input_2_0
 (35 1)  (851 433)  (851 433)  routing T_16_27.lc_trk_g1_7 <X> T_16_27.input_2_0
 (36 1)  (852 433)  (852 433)  LC_0 Logic Functioning bit
 (41 1)  (857 433)  (857 433)  LC_0 Logic Functioning bit
 (43 1)  (859 433)  (859 433)  LC_0 Logic Functioning bit
 (0 2)  (816 434)  (816 434)  routing T_16_27.glb_netwk_3 <X> T_16_27.wire_logic_cluster/lc_7/clk
 (2 2)  (818 434)  (818 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (832 434)  (832 434)  routing T_16_27.sp12_h_r_13 <X> T_16_27.lc_trk_g0_5
 (17 2)  (833 434)  (833 434)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (841 434)  (841 434)  routing T_16_27.wire_logic_cluster/lc_6/out <X> T_16_27.lc_trk_g0_6
 (26 2)  (842 434)  (842 434)  routing T_16_27.lc_trk_g2_7 <X> T_16_27.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 434)  (845 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 434)  (846 434)  routing T_16_27.lc_trk_g0_6 <X> T_16_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 434)  (847 434)  routing T_16_27.lc_trk_g2_6 <X> T_16_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 434)  (848 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 434)  (849 434)  routing T_16_27.lc_trk_g2_6 <X> T_16_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 434)  (852 434)  LC_1 Logic Functioning bit
 (38 2)  (854 434)  (854 434)  LC_1 Logic Functioning bit
 (41 2)  (857 434)  (857 434)  LC_1 Logic Functioning bit
 (43 2)  (859 434)  (859 434)  LC_1 Logic Functioning bit
 (0 3)  (816 435)  (816 435)  routing T_16_27.glb_netwk_3 <X> T_16_27.wire_logic_cluster/lc_7/clk
 (14 3)  (830 435)  (830 435)  routing T_16_27.sp4_r_v_b_28 <X> T_16_27.lc_trk_g0_4
 (17 3)  (833 435)  (833 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (838 435)  (838 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (842 435)  (842 435)  routing T_16_27.lc_trk_g2_7 <X> T_16_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 435)  (844 435)  routing T_16_27.lc_trk_g2_7 <X> T_16_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 435)  (845 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 435)  (846 435)  routing T_16_27.lc_trk_g0_6 <X> T_16_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 435)  (847 435)  routing T_16_27.lc_trk_g2_6 <X> T_16_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 435)  (852 435)  LC_1 Logic Functioning bit
 (38 3)  (854 435)  (854 435)  LC_1 Logic Functioning bit
 (40 3)  (856 435)  (856 435)  LC_1 Logic Functioning bit
 (42 3)  (858 435)  (858 435)  LC_1 Logic Functioning bit
 (1 4)  (817 436)  (817 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (824 436)  (824 436)  routing T_16_27.sp4_h_l_45 <X> T_16_27.sp4_h_r_4
 (10 4)  (826 436)  (826 436)  routing T_16_27.sp4_h_l_45 <X> T_16_27.sp4_h_r_4
 (12 4)  (828 436)  (828 436)  routing T_16_27.sp4_v_b_5 <X> T_16_27.sp4_h_r_5
 (21 4)  (837 436)  (837 436)  routing T_16_27.lft_op_3 <X> T_16_27.lc_trk_g1_3
 (22 4)  (838 436)  (838 436)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 436)  (840 436)  routing T_16_27.lft_op_3 <X> T_16_27.lc_trk_g1_3
 (27 4)  (843 436)  (843 436)  routing T_16_27.lc_trk_g3_4 <X> T_16_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 436)  (844 436)  routing T_16_27.lc_trk_g3_4 <X> T_16_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 436)  (845 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 436)  (846 436)  routing T_16_27.lc_trk_g3_4 <X> T_16_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 436)  (848 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 436)  (850 436)  routing T_16_27.lc_trk_g1_0 <X> T_16_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 436)  (852 436)  LC_2 Logic Functioning bit
 (38 4)  (854 436)  (854 436)  LC_2 Logic Functioning bit
 (41 4)  (857 436)  (857 436)  LC_2 Logic Functioning bit
 (43 4)  (859 436)  (859 436)  LC_2 Logic Functioning bit
 (1 5)  (817 437)  (817 437)  routing T_16_27.lc_trk_g0_2 <X> T_16_27.wire_logic_cluster/lc_7/cen
 (8 5)  (824 437)  (824 437)  routing T_16_27.sp4_h_l_41 <X> T_16_27.sp4_v_b_4
 (9 5)  (825 437)  (825 437)  routing T_16_27.sp4_h_l_41 <X> T_16_27.sp4_v_b_4
 (11 5)  (827 437)  (827 437)  routing T_16_27.sp4_v_b_5 <X> T_16_27.sp4_h_r_5
 (14 5)  (830 437)  (830 437)  routing T_16_27.sp4_h_r_0 <X> T_16_27.lc_trk_g1_0
 (15 5)  (831 437)  (831 437)  routing T_16_27.sp4_h_r_0 <X> T_16_27.lc_trk_g1_0
 (16 5)  (832 437)  (832 437)  routing T_16_27.sp4_h_r_0 <X> T_16_27.lc_trk_g1_0
 (17 5)  (833 437)  (833 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (842 437)  (842 437)  routing T_16_27.lc_trk_g1_3 <X> T_16_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 437)  (843 437)  routing T_16_27.lc_trk_g1_3 <X> T_16_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 437)  (845 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 437)  (853 437)  LC_2 Logic Functioning bit
 (39 5)  (855 437)  (855 437)  LC_2 Logic Functioning bit
 (41 5)  (857 437)  (857 437)  LC_2 Logic Functioning bit
 (43 5)  (859 437)  (859 437)  LC_2 Logic Functioning bit
 (17 6)  (833 438)  (833 438)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 438)  (834 438)  routing T_16_27.bnr_op_5 <X> T_16_27.lc_trk_g1_5
 (22 6)  (838 438)  (838 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (845 438)  (845 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 438)  (847 438)  routing T_16_27.lc_trk_g3_7 <X> T_16_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 438)  (848 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 438)  (849 438)  routing T_16_27.lc_trk_g3_7 <X> T_16_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 438)  (850 438)  routing T_16_27.lc_trk_g3_7 <X> T_16_27.wire_logic_cluster/lc_3/in_3
 (42 6)  (858 438)  (858 438)  LC_3 Logic Functioning bit
 (43 6)  (859 438)  (859 438)  LC_3 Logic Functioning bit
 (50 6)  (866 438)  (866 438)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (819 439)  (819 439)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_t_23
 (18 7)  (834 439)  (834 439)  routing T_16_27.bnr_op_5 <X> T_16_27.lc_trk_g1_5
 (21 7)  (837 439)  (837 439)  routing T_16_27.sp4_r_v_b_31 <X> T_16_27.lc_trk_g1_7
 (27 7)  (843 439)  (843 439)  routing T_16_27.lc_trk_g1_0 <X> T_16_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 439)  (845 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 439)  (847 439)  routing T_16_27.lc_trk_g3_7 <X> T_16_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 439)  (852 439)  LC_3 Logic Functioning bit
 (38 7)  (854 439)  (854 439)  LC_3 Logic Functioning bit
 (42 7)  (858 439)  (858 439)  LC_3 Logic Functioning bit
 (43 7)  (859 439)  (859 439)  LC_3 Logic Functioning bit
 (8 8)  (824 440)  (824 440)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_h_r_7
 (10 8)  (826 440)  (826 440)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_h_r_7
 (14 8)  (830 440)  (830 440)  routing T_16_27.sp4_h_r_40 <X> T_16_27.lc_trk_g2_0
 (15 8)  (831 440)  (831 440)  routing T_16_27.sp4_h_r_33 <X> T_16_27.lc_trk_g2_1
 (16 8)  (832 440)  (832 440)  routing T_16_27.sp4_h_r_33 <X> T_16_27.lc_trk_g2_1
 (17 8)  (833 440)  (833 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 440)  (834 440)  routing T_16_27.sp4_h_r_33 <X> T_16_27.lc_trk_g2_1
 (29 8)  (845 440)  (845 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 440)  (848 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 440)  (849 440)  routing T_16_27.lc_trk_g2_1 <X> T_16_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 440)  (851 440)  routing T_16_27.lc_trk_g0_6 <X> T_16_27.input_2_4
 (38 8)  (854 440)  (854 440)  LC_4 Logic Functioning bit
 (39 8)  (855 440)  (855 440)  LC_4 Logic Functioning bit
 (42 8)  (858 440)  (858 440)  LC_4 Logic Functioning bit
 (43 8)  (859 440)  (859 440)  LC_4 Logic Functioning bit
 (14 9)  (830 441)  (830 441)  routing T_16_27.sp4_h_r_40 <X> T_16_27.lc_trk_g2_0
 (15 9)  (831 441)  (831 441)  routing T_16_27.sp4_h_r_40 <X> T_16_27.lc_trk_g2_0
 (16 9)  (832 441)  (832 441)  routing T_16_27.sp4_h_r_40 <X> T_16_27.lc_trk_g2_0
 (17 9)  (833 441)  (833 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (843 441)  (843 441)  routing T_16_27.lc_trk_g3_1 <X> T_16_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 441)  (844 441)  routing T_16_27.lc_trk_g3_1 <X> T_16_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 441)  (845 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 441)  (846 441)  routing T_16_27.lc_trk_g0_3 <X> T_16_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 441)  (848 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (851 441)  (851 441)  routing T_16_27.lc_trk_g0_6 <X> T_16_27.input_2_4
 (36 9)  (852 441)  (852 441)  LC_4 Logic Functioning bit
 (37 9)  (853 441)  (853 441)  LC_4 Logic Functioning bit
 (40 9)  (856 441)  (856 441)  LC_4 Logic Functioning bit
 (41 9)  (857 441)  (857 441)  LC_4 Logic Functioning bit
 (51 9)  (867 441)  (867 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (824 442)  (824 442)  routing T_16_27.sp4_v_t_36 <X> T_16_27.sp4_h_l_42
 (9 10)  (825 442)  (825 442)  routing T_16_27.sp4_v_t_36 <X> T_16_27.sp4_h_l_42
 (10 10)  (826 442)  (826 442)  routing T_16_27.sp4_v_t_36 <X> T_16_27.sp4_h_l_42
 (22 10)  (838 442)  (838 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 442)  (839 442)  routing T_16_27.sp4_v_b_47 <X> T_16_27.lc_trk_g2_7
 (24 10)  (840 442)  (840 442)  routing T_16_27.sp4_v_b_47 <X> T_16_27.lc_trk_g2_7
 (27 10)  (843 442)  (843 442)  routing T_16_27.lc_trk_g3_5 <X> T_16_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 442)  (844 442)  routing T_16_27.lc_trk_g3_5 <X> T_16_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 442)  (845 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 442)  (846 442)  routing T_16_27.lc_trk_g3_5 <X> T_16_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 442)  (847 442)  routing T_16_27.lc_trk_g0_4 <X> T_16_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 442)  (848 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 442)  (852 442)  LC_5 Logic Functioning bit
 (39 10)  (855 442)  (855 442)  LC_5 Logic Functioning bit
 (41 10)  (857 442)  (857 442)  LC_5 Logic Functioning bit
 (42 10)  (858 442)  (858 442)  LC_5 Logic Functioning bit
 (50 10)  (866 442)  (866 442)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (820 443)  (820 443)  routing T_16_27.sp4_h_r_10 <X> T_16_27.sp4_h_l_43
 (6 11)  (822 443)  (822 443)  routing T_16_27.sp4_h_r_10 <X> T_16_27.sp4_h_l_43
 (22 11)  (838 443)  (838 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 443)  (839 443)  routing T_16_27.sp4_v_b_46 <X> T_16_27.lc_trk_g2_6
 (24 11)  (840 443)  (840 443)  routing T_16_27.sp4_v_b_46 <X> T_16_27.lc_trk_g2_6
 (36 11)  (852 443)  (852 443)  LC_5 Logic Functioning bit
 (39 11)  (855 443)  (855 443)  LC_5 Logic Functioning bit
 (41 11)  (857 443)  (857 443)  LC_5 Logic Functioning bit
 (42 11)  (858 443)  (858 443)  LC_5 Logic Functioning bit
 (51 11)  (867 443)  (867 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (830 444)  (830 444)  routing T_16_27.sp4_v_t_21 <X> T_16_27.lc_trk_g3_0
 (17 12)  (833 444)  (833 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (843 444)  (843 444)  routing T_16_27.lc_trk_g3_0 <X> T_16_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 444)  (844 444)  routing T_16_27.lc_trk_g3_0 <X> T_16_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 444)  (845 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 444)  (847 444)  routing T_16_27.lc_trk_g0_5 <X> T_16_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 444)  (848 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 444)  (851 444)  routing T_16_27.lc_trk_g1_5 <X> T_16_27.input_2_6
 (38 12)  (854 444)  (854 444)  LC_6 Logic Functioning bit
 (39 12)  (855 444)  (855 444)  LC_6 Logic Functioning bit
 (42 12)  (858 444)  (858 444)  LC_6 Logic Functioning bit
 (43 12)  (859 444)  (859 444)  LC_6 Logic Functioning bit
 (45 12)  (861 444)  (861 444)  LC_6 Logic Functioning bit
 (8 13)  (824 445)  (824 445)  routing T_16_27.sp4_h_r_10 <X> T_16_27.sp4_v_b_10
 (14 13)  (830 445)  (830 445)  routing T_16_27.sp4_v_t_21 <X> T_16_27.lc_trk_g3_0
 (16 13)  (832 445)  (832 445)  routing T_16_27.sp4_v_t_21 <X> T_16_27.lc_trk_g3_0
 (17 13)  (833 445)  (833 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (834 445)  (834 445)  routing T_16_27.sp4_r_v_b_41 <X> T_16_27.lc_trk_g3_1
 (28 13)  (844 445)  (844 445)  routing T_16_27.lc_trk_g2_0 <X> T_16_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 445)  (845 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 445)  (848 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (850 445)  (850 445)  routing T_16_27.lc_trk_g1_5 <X> T_16_27.input_2_6
 (36 13)  (852 445)  (852 445)  LC_6 Logic Functioning bit
 (37 13)  (853 445)  (853 445)  LC_6 Logic Functioning bit
 (40 13)  (856 445)  (856 445)  LC_6 Logic Functioning bit
 (41 13)  (857 445)  (857 445)  LC_6 Logic Functioning bit
 (53 13)  (869 445)  (869 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (824 446)  (824 446)  routing T_16_27.sp4_h_r_10 <X> T_16_27.sp4_h_l_47
 (14 14)  (830 446)  (830 446)  routing T_16_27.sp4_h_r_36 <X> T_16_27.lc_trk_g3_4
 (15 14)  (831 446)  (831 446)  routing T_16_27.sp4_h_l_24 <X> T_16_27.lc_trk_g3_5
 (16 14)  (832 446)  (832 446)  routing T_16_27.sp4_h_l_24 <X> T_16_27.lc_trk_g3_5
 (17 14)  (833 446)  (833 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 446)  (834 446)  routing T_16_27.sp4_h_l_24 <X> T_16_27.lc_trk_g3_5
 (22 14)  (838 446)  (838 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (10 15)  (826 447)  (826 447)  routing T_16_27.sp4_h_l_40 <X> T_16_27.sp4_v_t_47
 (15 15)  (831 447)  (831 447)  routing T_16_27.sp4_h_r_36 <X> T_16_27.lc_trk_g3_4
 (16 15)  (832 447)  (832 447)  routing T_16_27.sp4_h_r_36 <X> T_16_27.lc_trk_g3_4
 (17 15)  (833 447)  (833 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (837 447)  (837 447)  routing T_16_27.sp4_r_v_b_47 <X> T_16_27.lc_trk_g3_7
 (22 15)  (838 447)  (838 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 447)  (841 447)  routing T_16_27.sp4_r_v_b_46 <X> T_16_27.lc_trk_g3_6


LogicTile_17_27

 (25 0)  (899 432)  (899 432)  routing T_17_27.sp4_h_l_7 <X> T_17_27.lc_trk_g0_2
 (14 1)  (888 433)  (888 433)  routing T_17_27.sp4_r_v_b_35 <X> T_17_27.lc_trk_g0_0
 (17 1)  (891 433)  (891 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (896 433)  (896 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 433)  (897 433)  routing T_17_27.sp4_h_l_7 <X> T_17_27.lc_trk_g0_2
 (24 1)  (898 433)  (898 433)  routing T_17_27.sp4_h_l_7 <X> T_17_27.lc_trk_g0_2
 (25 1)  (899 433)  (899 433)  routing T_17_27.sp4_h_l_7 <X> T_17_27.lc_trk_g0_2
 (5 2)  (879 434)  (879 434)  routing T_17_27.sp4_v_t_43 <X> T_17_27.sp4_h_l_37
 (6 2)  (880 434)  (880 434)  routing T_17_27.sp4_h_l_42 <X> T_17_27.sp4_v_t_37
 (15 2)  (889 434)  (889 434)  routing T_17_27.bot_op_5 <X> T_17_27.lc_trk_g0_5
 (17 2)  (891 434)  (891 434)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (900 434)  (900 434)  routing T_17_27.lc_trk_g0_5 <X> T_17_27.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 434)  (902 434)  routing T_17_27.lc_trk_g2_2 <X> T_17_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 434)  (903 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 434)  (905 434)  routing T_17_27.lc_trk_g1_5 <X> T_17_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 434)  (906 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 434)  (908 434)  routing T_17_27.lc_trk_g1_5 <X> T_17_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 434)  (909 434)  routing T_17_27.lc_trk_g2_5 <X> T_17_27.input_2_1
 (38 2)  (912 434)  (912 434)  LC_1 Logic Functioning bit
 (39 2)  (913 434)  (913 434)  LC_1 Logic Functioning bit
 (42 2)  (916 434)  (916 434)  LC_1 Logic Functioning bit
 (43 2)  (917 434)  (917 434)  LC_1 Logic Functioning bit
 (4 3)  (878 435)  (878 435)  routing T_17_27.sp4_v_t_43 <X> T_17_27.sp4_h_l_37
 (6 3)  (880 435)  (880 435)  routing T_17_27.sp4_v_t_43 <X> T_17_27.sp4_h_l_37
 (29 3)  (903 435)  (903 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 435)  (904 435)  routing T_17_27.lc_trk_g2_2 <X> T_17_27.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 435)  (906 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (907 435)  (907 435)  routing T_17_27.lc_trk_g2_5 <X> T_17_27.input_2_1
 (36 3)  (910 435)  (910 435)  LC_1 Logic Functioning bit
 (37 3)  (911 435)  (911 435)  LC_1 Logic Functioning bit
 (40 3)  (914 435)  (914 435)  LC_1 Logic Functioning bit
 (41 3)  (915 435)  (915 435)  LC_1 Logic Functioning bit
 (14 4)  (888 436)  (888 436)  routing T_17_27.sp4_h_l_5 <X> T_17_27.lc_trk_g1_0
 (15 4)  (889 436)  (889 436)  routing T_17_27.sp4_h_l_4 <X> T_17_27.lc_trk_g1_1
 (16 4)  (890 436)  (890 436)  routing T_17_27.sp4_h_l_4 <X> T_17_27.lc_trk_g1_1
 (17 4)  (891 436)  (891 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 436)  (892 436)  routing T_17_27.sp4_h_l_4 <X> T_17_27.lc_trk_g1_1
 (28 4)  (902 436)  (902 436)  routing T_17_27.lc_trk_g2_3 <X> T_17_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 436)  (903 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 436)  (905 436)  routing T_17_27.lc_trk_g1_6 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 436)  (906 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 436)  (908 436)  routing T_17_27.lc_trk_g1_6 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 436)  (912 436)  LC_2 Logic Functioning bit
 (39 4)  (913 436)  (913 436)  LC_2 Logic Functioning bit
 (42 4)  (916 436)  (916 436)  LC_2 Logic Functioning bit
 (43 4)  (917 436)  (917 436)  LC_2 Logic Functioning bit
 (50 4)  (924 436)  (924 436)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (888 437)  (888 437)  routing T_17_27.sp4_h_l_5 <X> T_17_27.lc_trk_g1_0
 (15 5)  (889 437)  (889 437)  routing T_17_27.sp4_h_l_5 <X> T_17_27.lc_trk_g1_0
 (16 5)  (890 437)  (890 437)  routing T_17_27.sp4_h_l_5 <X> T_17_27.lc_trk_g1_0
 (17 5)  (891 437)  (891 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (892 437)  (892 437)  routing T_17_27.sp4_h_l_4 <X> T_17_27.lc_trk_g1_1
 (26 5)  (900 437)  (900 437)  routing T_17_27.lc_trk_g0_2 <X> T_17_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 437)  (903 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 437)  (904 437)  routing T_17_27.lc_trk_g2_3 <X> T_17_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 437)  (905 437)  routing T_17_27.lc_trk_g1_6 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 437)  (910 437)  LC_2 Logic Functioning bit
 (37 5)  (911 437)  (911 437)  LC_2 Logic Functioning bit
 (40 5)  (914 437)  (914 437)  LC_2 Logic Functioning bit
 (41 5)  (915 437)  (915 437)  LC_2 Logic Functioning bit
 (15 6)  (889 438)  (889 438)  routing T_17_27.lft_op_5 <X> T_17_27.lc_trk_g1_5
 (17 6)  (891 438)  (891 438)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 438)  (892 438)  routing T_17_27.lft_op_5 <X> T_17_27.lc_trk_g1_5
 (22 6)  (896 438)  (896 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (897 438)  (897 438)  routing T_17_27.sp12_h_r_23 <X> T_17_27.lc_trk_g1_7
 (25 6)  (899 438)  (899 438)  routing T_17_27.wire_logic_cluster/lc_6/out <X> T_17_27.lc_trk_g1_6
 (27 6)  (901 438)  (901 438)  routing T_17_27.lc_trk_g1_7 <X> T_17_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 438)  (903 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 438)  (904 438)  routing T_17_27.lc_trk_g1_7 <X> T_17_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 438)  (906 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 438)  (908 438)  routing T_17_27.lc_trk_g1_1 <X> T_17_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 438)  (910 438)  LC_3 Logic Functioning bit
 (38 6)  (912 438)  (912 438)  LC_3 Logic Functioning bit
 (41 6)  (915 438)  (915 438)  LC_3 Logic Functioning bit
 (43 6)  (917 438)  (917 438)  LC_3 Logic Functioning bit
 (21 7)  (895 439)  (895 439)  routing T_17_27.sp12_h_r_23 <X> T_17_27.lc_trk_g1_7
 (22 7)  (896 439)  (896 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (901 439)  (901 439)  routing T_17_27.lc_trk_g1_0 <X> T_17_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 439)  (903 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 439)  (904 439)  routing T_17_27.lc_trk_g1_7 <X> T_17_27.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 439)  (911 439)  LC_3 Logic Functioning bit
 (39 7)  (913 439)  (913 439)  LC_3 Logic Functioning bit
 (41 7)  (915 439)  (915 439)  LC_3 Logic Functioning bit
 (43 7)  (917 439)  (917 439)  LC_3 Logic Functioning bit
 (17 8)  (891 440)  (891 440)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (892 440)  (892 440)  routing T_17_27.bnl_op_1 <X> T_17_27.lc_trk_g2_1
 (22 8)  (896 440)  (896 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 440)  (897 440)  routing T_17_27.sp4_h_r_27 <X> T_17_27.lc_trk_g2_3
 (24 8)  (898 440)  (898 440)  routing T_17_27.sp4_h_r_27 <X> T_17_27.lc_trk_g2_3
 (27 8)  (901 440)  (901 440)  routing T_17_27.lc_trk_g3_4 <X> T_17_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 440)  (902 440)  routing T_17_27.lc_trk_g3_4 <X> T_17_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 440)  (903 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 440)  (904 440)  routing T_17_27.lc_trk_g3_4 <X> T_17_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 440)  (905 440)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 440)  (906 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 440)  (907 440)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 440)  (908 440)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_4/in_3
 (42 8)  (916 440)  (916 440)  LC_4 Logic Functioning bit
 (43 8)  (917 440)  (917 440)  LC_4 Logic Functioning bit
 (50 8)  (924 440)  (924 440)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (926 440)  (926 440)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (892 441)  (892 441)  routing T_17_27.bnl_op_1 <X> T_17_27.lc_trk_g2_1
 (21 9)  (895 441)  (895 441)  routing T_17_27.sp4_h_r_27 <X> T_17_27.lc_trk_g2_3
 (22 9)  (896 441)  (896 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 441)  (897 441)  routing T_17_27.sp4_v_b_42 <X> T_17_27.lc_trk_g2_2
 (24 9)  (898 441)  (898 441)  routing T_17_27.sp4_v_b_42 <X> T_17_27.lc_trk_g2_2
 (27 9)  (901 441)  (901 441)  routing T_17_27.lc_trk_g1_1 <X> T_17_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 441)  (903 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 441)  (905 441)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 441)  (910 441)  LC_4 Logic Functioning bit
 (38 9)  (912 441)  (912 441)  LC_4 Logic Functioning bit
 (42 9)  (916 441)  (916 441)  LC_4 Logic Functioning bit
 (43 9)  (917 441)  (917 441)  LC_4 Logic Functioning bit
 (15 10)  (889 442)  (889 442)  routing T_17_27.sp4_h_l_16 <X> T_17_27.lc_trk_g2_5
 (16 10)  (890 442)  (890 442)  routing T_17_27.sp4_h_l_16 <X> T_17_27.lc_trk_g2_5
 (17 10)  (891 442)  (891 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (15 11)  (889 443)  (889 443)  routing T_17_27.sp4_v_t_33 <X> T_17_27.lc_trk_g2_4
 (16 11)  (890 443)  (890 443)  routing T_17_27.sp4_v_t_33 <X> T_17_27.lc_trk_g2_4
 (17 11)  (891 443)  (891 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (892 443)  (892 443)  routing T_17_27.sp4_h_l_16 <X> T_17_27.lc_trk_g2_5
 (25 12)  (899 444)  (899 444)  routing T_17_27.sp4_h_r_34 <X> T_17_27.lc_trk_g3_2
 (26 12)  (900 444)  (900 444)  routing T_17_27.lc_trk_g2_4 <X> T_17_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 444)  (902 444)  routing T_17_27.lc_trk_g2_1 <X> T_17_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 444)  (903 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 444)  (906 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 444)  (907 444)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 444)  (908 444)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 444)  (910 444)  LC_6 Logic Functioning bit
 (37 12)  (911 444)  (911 444)  LC_6 Logic Functioning bit
 (38 12)  (912 444)  (912 444)  LC_6 Logic Functioning bit
 (39 12)  (913 444)  (913 444)  LC_6 Logic Functioning bit
 (22 13)  (896 445)  (896 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 445)  (897 445)  routing T_17_27.sp4_h_r_34 <X> T_17_27.lc_trk_g3_2
 (24 13)  (898 445)  (898 445)  routing T_17_27.sp4_h_r_34 <X> T_17_27.lc_trk_g3_2
 (28 13)  (902 445)  (902 445)  routing T_17_27.lc_trk_g2_4 <X> T_17_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 445)  (903 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 445)  (905 445)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.wire_logic_cluster/lc_6/in_3
 (40 13)  (914 445)  (914 445)  LC_6 Logic Functioning bit
 (41 13)  (915 445)  (915 445)  LC_6 Logic Functioning bit
 (42 13)  (916 445)  (916 445)  LC_6 Logic Functioning bit
 (43 13)  (917 445)  (917 445)  LC_6 Logic Functioning bit
 (21 14)  (895 446)  (895 446)  routing T_17_27.sp4_h_l_34 <X> T_17_27.lc_trk_g3_7
 (22 14)  (896 446)  (896 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 446)  (897 446)  routing T_17_27.sp4_h_l_34 <X> T_17_27.lc_trk_g3_7
 (24 14)  (898 446)  (898 446)  routing T_17_27.sp4_h_l_34 <X> T_17_27.lc_trk_g3_7
 (25 14)  (899 446)  (899 446)  routing T_17_27.sp4_v_b_38 <X> T_17_27.lc_trk_g3_6
 (29 14)  (903 446)  (903 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 446)  (905 446)  routing T_17_27.lc_trk_g3_7 <X> T_17_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 446)  (906 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 446)  (907 446)  routing T_17_27.lc_trk_g3_7 <X> T_17_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 446)  (908 446)  routing T_17_27.lc_trk_g3_7 <X> T_17_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 446)  (910 446)  LC_7 Logic Functioning bit
 (39 14)  (913 446)  (913 446)  LC_7 Logic Functioning bit
 (41 14)  (915 446)  (915 446)  LC_7 Logic Functioning bit
 (42 14)  (916 446)  (916 446)  LC_7 Logic Functioning bit
 (50 14)  (924 446)  (924 446)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (888 447)  (888 447)  routing T_17_27.sp4_h_l_17 <X> T_17_27.lc_trk_g3_4
 (15 15)  (889 447)  (889 447)  routing T_17_27.sp4_h_l_17 <X> T_17_27.lc_trk_g3_4
 (16 15)  (890 447)  (890 447)  routing T_17_27.sp4_h_l_17 <X> T_17_27.lc_trk_g3_4
 (17 15)  (891 447)  (891 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (895 447)  (895 447)  routing T_17_27.sp4_h_l_34 <X> T_17_27.lc_trk_g3_7
 (22 15)  (896 447)  (896 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 447)  (897 447)  routing T_17_27.sp4_v_b_38 <X> T_17_27.lc_trk_g3_6
 (25 15)  (899 447)  (899 447)  routing T_17_27.sp4_v_b_38 <X> T_17_27.lc_trk_g3_6
 (31 15)  (905 447)  (905 447)  routing T_17_27.lc_trk_g3_7 <X> T_17_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 447)  (910 447)  LC_7 Logic Functioning bit
 (39 15)  (913 447)  (913 447)  LC_7 Logic Functioning bit
 (41 15)  (915 447)  (915 447)  LC_7 Logic Functioning bit
 (42 15)  (916 447)  (916 447)  LC_7 Logic Functioning bit
 (51 15)  (925 447)  (925 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_27

 (0 2)  (928 434)  (928 434)  routing T_18_27.glb_netwk_3 <X> T_18_27.wire_logic_cluster/lc_7/clk
 (2 2)  (930 434)  (930 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 434)  (955 434)  routing T_18_27.lc_trk_g3_1 <X> T_18_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 434)  (956 434)  routing T_18_27.lc_trk_g3_1 <X> T_18_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 434)  (957 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 434)  (959 434)  routing T_18_27.lc_trk_g3_7 <X> T_18_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 434)  (960 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 434)  (961 434)  routing T_18_27.lc_trk_g3_7 <X> T_18_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 434)  (962 434)  routing T_18_27.lc_trk_g3_7 <X> T_18_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 434)  (964 434)  LC_1 Logic Functioning bit
 (38 2)  (966 434)  (966 434)  LC_1 Logic Functioning bit
 (45 2)  (973 434)  (973 434)  LC_1 Logic Functioning bit
 (0 3)  (928 435)  (928 435)  routing T_18_27.glb_netwk_3 <X> T_18_27.wire_logic_cluster/lc_7/clk
 (26 3)  (954 435)  (954 435)  routing T_18_27.lc_trk_g3_2 <X> T_18_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 435)  (955 435)  routing T_18_27.lc_trk_g3_2 <X> T_18_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 435)  (956 435)  routing T_18_27.lc_trk_g3_2 <X> T_18_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 435)  (957 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 435)  (959 435)  routing T_18_27.lc_trk_g3_7 <X> T_18_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 435)  (964 435)  LC_1 Logic Functioning bit
 (37 3)  (965 435)  (965 435)  LC_1 Logic Functioning bit
 (38 3)  (966 435)  (966 435)  LC_1 Logic Functioning bit
 (39 3)  (967 435)  (967 435)  LC_1 Logic Functioning bit
 (41 3)  (969 435)  (969 435)  LC_1 Logic Functioning bit
 (43 3)  (971 435)  (971 435)  LC_1 Logic Functioning bit
 (47 3)  (975 435)  (975 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 7)  (931 439)  (931 439)  routing T_18_27.sp12_h_l_23 <X> T_18_27.sp12_v_t_23
 (17 12)  (945 444)  (945 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 444)  (946 444)  routing T_18_27.wire_logic_cluster/lc_1/out <X> T_18_27.lc_trk_g3_1
 (25 12)  (953 444)  (953 444)  routing T_18_27.sp4_h_r_42 <X> T_18_27.lc_trk_g3_2
 (22 13)  (950 445)  (950 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 445)  (951 445)  routing T_18_27.sp4_h_r_42 <X> T_18_27.lc_trk_g3_2
 (24 13)  (952 445)  (952 445)  routing T_18_27.sp4_h_r_42 <X> T_18_27.lc_trk_g3_2
 (25 13)  (953 445)  (953 445)  routing T_18_27.sp4_h_r_42 <X> T_18_27.lc_trk_g3_2
 (21 14)  (949 446)  (949 446)  routing T_18_27.sp4_h_l_34 <X> T_18_27.lc_trk_g3_7
 (22 14)  (950 446)  (950 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (951 446)  (951 446)  routing T_18_27.sp4_h_l_34 <X> T_18_27.lc_trk_g3_7
 (24 14)  (952 446)  (952 446)  routing T_18_27.sp4_h_l_34 <X> T_18_27.lc_trk_g3_7
 (21 15)  (949 447)  (949 447)  routing T_18_27.sp4_h_l_34 <X> T_18_27.lc_trk_g3_7


LogicTile_1_26

 (27 0)  (45 416)  (45 416)  routing T_1_26.lc_trk_g3_0 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 416)  (46 416)  routing T_1_26.lc_trk_g3_0 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 416)  (47 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 416)  (50 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 416)  (52 416)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 416)  (54 416)  LC_0 Logic Functioning bit
 (38 0)  (56 416)  (56 416)  LC_0 Logic Functioning bit
 (45 0)  (63 416)  (63 416)  LC_0 Logic Functioning bit
 (47 0)  (65 416)  (65 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (54 417)  (54 417)  LC_0 Logic Functioning bit
 (38 1)  (56 417)  (56 417)  LC_0 Logic Functioning bit
 (44 1)  (62 417)  (62 417)  LC_0 Logic Functioning bit
 (51 1)  (69 417)  (69 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (71 417)  (71 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (18 418)  (18 418)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (2 2)  (20 418)  (20 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 419)  (18 419)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (3 4)  (21 420)  (21 420)  routing T_1_26.sp12_v_t_23 <X> T_1_26.sp12_h_r_0
 (14 5)  (32 421)  (32 421)  routing T_1_26.sp4_h_r_0 <X> T_1_26.lc_trk_g1_0
 (15 5)  (33 421)  (33 421)  routing T_1_26.sp4_h_r_0 <X> T_1_26.lc_trk_g1_0
 (16 5)  (34 421)  (34 421)  routing T_1_26.sp4_h_r_0 <X> T_1_26.lc_trk_g1_0
 (17 5)  (35 421)  (35 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (2 6)  (20 422)  (20 422)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (12 8)  (30 424)  (30 424)  routing T_1_26.sp4_v_t_45 <X> T_1_26.sp4_h_r_8
 (14 10)  (32 426)  (32 426)  routing T_1_26.sp4_h_r_44 <X> T_1_26.lc_trk_g2_4
 (14 11)  (32 427)  (32 427)  routing T_1_26.sp4_h_r_44 <X> T_1_26.lc_trk_g2_4
 (15 11)  (33 427)  (33 427)  routing T_1_26.sp4_h_r_44 <X> T_1_26.lc_trk_g2_4
 (16 11)  (34 427)  (34 427)  routing T_1_26.sp4_h_r_44 <X> T_1_26.lc_trk_g2_4
 (17 11)  (35 427)  (35 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (10 12)  (28 428)  (28 428)  routing T_1_26.sp4_v_t_40 <X> T_1_26.sp4_h_r_10
 (14 13)  (32 429)  (32 429)  routing T_1_26.sp4_r_v_b_40 <X> T_1_26.lc_trk_g3_0
 (17 13)  (35 429)  (35 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (18 430)  (18 430)  routing T_1_26.lc_trk_g2_4 <X> T_1_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 430)  (19 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (19 431)  (19 431)  routing T_1_26.lc_trk_g2_4 <X> T_1_26.wire_logic_cluster/lc_7/s_r


LogicTile_2_26

 (15 0)  (87 416)  (87 416)  routing T_2_26.sp12_h_r_1 <X> T_2_26.lc_trk_g0_1
 (17 0)  (89 416)  (89 416)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (90 416)  (90 416)  routing T_2_26.sp12_h_r_1 <X> T_2_26.lc_trk_g0_1
 (29 0)  (101 416)  (101 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 416)  (104 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 416)  (106 416)  routing T_2_26.lc_trk_g1_0 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 416)  (108 416)  LC_0 Logic Functioning bit
 (38 0)  (110 416)  (110 416)  LC_0 Logic Functioning bit
 (45 0)  (117 416)  (117 416)  LC_0 Logic Functioning bit
 (47 0)  (119 416)  (119 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (90 417)  (90 417)  routing T_2_26.sp12_h_r_1 <X> T_2_26.lc_trk_g0_1
 (36 1)  (108 417)  (108 417)  LC_0 Logic Functioning bit
 (38 1)  (110 417)  (110 417)  LC_0 Logic Functioning bit
 (44 1)  (116 417)  (116 417)  LC_0 Logic Functioning bit
 (48 1)  (120 417)  (120 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (72 418)  (72 418)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (2 2)  (74 418)  (74 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 419)  (72 419)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (14 4)  (86 420)  (86 420)  routing T_2_26.wire_logic_cluster/lc_0/out <X> T_2_26.lc_trk_g1_0
 (17 5)  (89 421)  (89 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (87 422)  (87 422)  routing T_2_26.sp4_h_r_5 <X> T_2_26.lc_trk_g1_5
 (16 6)  (88 422)  (88 422)  routing T_2_26.sp4_h_r_5 <X> T_2_26.lc_trk_g1_5
 (17 6)  (89 422)  (89 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (90 423)  (90 423)  routing T_2_26.sp4_h_r_5 <X> T_2_26.lc_trk_g1_5
 (10 12)  (82 428)  (82 428)  routing T_2_26.sp4_v_t_40 <X> T_2_26.sp4_h_r_10
 (1 14)  (73 430)  (73 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 431)  (72 431)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 431)  (73 431)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_7/s_r
 (6 15)  (78 431)  (78 431)  routing T_2_26.sp4_h_r_9 <X> T_2_26.sp4_h_l_44


LogicTile_3_26

 (28 0)  (154 416)  (154 416)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 416)  (155 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 416)  (158 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 416)  (159 416)  routing T_3_26.lc_trk_g3_0 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 416)  (160 416)  routing T_3_26.lc_trk_g3_0 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 416)  (162 416)  LC_0 Logic Functioning bit
 (38 0)  (164 416)  (164 416)  LC_0 Logic Functioning bit
 (45 0)  (171 416)  (171 416)  LC_0 Logic Functioning bit
 (30 1)  (156 417)  (156 417)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 417)  (162 417)  LC_0 Logic Functioning bit
 (38 1)  (164 417)  (164 417)  LC_0 Logic Functioning bit
 (44 1)  (170 417)  (170 417)  LC_0 Logic Functioning bit
 (53 1)  (179 417)  (179 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (126 418)  (126 418)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (2 2)  (128 418)  (128 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (126 419)  (126 419)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (8 3)  (134 419)  (134 419)  routing T_3_26.sp4_h_r_1 <X> T_3_26.sp4_v_t_36
 (9 3)  (135 419)  (135 419)  routing T_3_26.sp4_h_r_1 <X> T_3_26.sp4_v_t_36
 (8 5)  (134 421)  (134 421)  routing T_3_26.sp4_h_r_4 <X> T_3_26.sp4_v_b_4
 (13 5)  (139 421)  (139 421)  routing T_3_26.sp4_v_t_37 <X> T_3_26.sp4_h_r_5
 (12 8)  (138 424)  (138 424)  routing T_3_26.sp4_v_t_45 <X> T_3_26.sp4_h_r_8
 (22 8)  (148 424)  (148 424)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (150 424)  (150 424)  routing T_3_26.tnr_op_3 <X> T_3_26.lc_trk_g2_3
 (14 10)  (140 426)  (140 426)  routing T_3_26.rgt_op_4 <X> T_3_26.lc_trk_g2_4
 (15 11)  (141 427)  (141 427)  routing T_3_26.rgt_op_4 <X> T_3_26.lc_trk_g2_4
 (17 11)  (143 427)  (143 427)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (10 12)  (136 428)  (136 428)  routing T_3_26.sp4_v_t_40 <X> T_3_26.sp4_h_r_10
 (14 13)  (140 429)  (140 429)  routing T_3_26.sp4_h_r_24 <X> T_3_26.lc_trk_g3_0
 (15 13)  (141 429)  (141 429)  routing T_3_26.sp4_h_r_24 <X> T_3_26.lc_trk_g3_0
 (16 13)  (142 429)  (142 429)  routing T_3_26.sp4_h_r_24 <X> T_3_26.lc_trk_g3_0
 (17 13)  (143 429)  (143 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (126 430)  (126 430)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 430)  (127 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (127 431)  (127 431)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.wire_logic_cluster/lc_7/s_r


LogicTile_4_26

 (4 0)  (184 416)  (184 416)  routing T_4_26.sp4_h_l_43 <X> T_4_26.sp4_v_b_0
 (6 0)  (186 416)  (186 416)  routing T_4_26.sp4_h_l_43 <X> T_4_26.sp4_v_b_0
 (11 0)  (191 416)  (191 416)  routing T_4_26.sp4_h_r_9 <X> T_4_26.sp4_v_b_2
 (14 0)  (194 416)  (194 416)  routing T_4_26.lft_op_0 <X> T_4_26.lc_trk_g0_0
 (27 0)  (207 416)  (207 416)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 416)  (209 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 416)  (210 416)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 416)  (212 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 416)  (213 416)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 416)  (214 416)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (5 1)  (185 417)  (185 417)  routing T_4_26.sp4_h_l_43 <X> T_4_26.sp4_v_b_0
 (15 1)  (195 417)  (195 417)  routing T_4_26.lft_op_0 <X> T_4_26.lc_trk_g0_0
 (17 1)  (197 417)  (197 417)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (207 417)  (207 417)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 417)  (208 417)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 417)  (209 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 417)  (210 417)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (37 1)  (217 417)  (217 417)  LC_0 Logic Functioning bit
 (39 1)  (219 417)  (219 417)  LC_0 Logic Functioning bit
 (52 1)  (232 417)  (232 417)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (180 418)  (180 418)  routing T_4_26.glb_netwk_3 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (2 2)  (182 418)  (182 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (205 418)  (205 418)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g0_6
 (27 2)  (207 418)  (207 418)  routing T_4_26.lc_trk_g1_5 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 418)  (209 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 418)  (210 418)  routing T_4_26.lc_trk_g1_5 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 418)  (211 418)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 418)  (212 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 418)  (214 418)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 418)  (216 418)  LC_1 Logic Functioning bit
 (38 2)  (218 418)  (218 418)  LC_1 Logic Functioning bit
 (45 2)  (225 418)  (225 418)  LC_1 Logic Functioning bit
 (0 3)  (180 419)  (180 419)  routing T_4_26.glb_netwk_3 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (8 3)  (188 419)  (188 419)  routing T_4_26.sp4_h_r_1 <X> T_4_26.sp4_v_t_36
 (9 3)  (189 419)  (189 419)  routing T_4_26.sp4_h_r_1 <X> T_4_26.sp4_v_t_36
 (22 3)  (202 419)  (202 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (203 419)  (203 419)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g0_6
 (24 3)  (204 419)  (204 419)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g0_6
 (25 3)  (205 419)  (205 419)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g0_6
 (31 3)  (211 419)  (211 419)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 419)  (216 419)  LC_1 Logic Functioning bit
 (38 3)  (218 419)  (218 419)  LC_1 Logic Functioning bit
 (44 3)  (224 419)  (224 419)  LC_1 Logic Functioning bit
 (14 4)  (194 420)  (194 420)  routing T_4_26.lft_op_0 <X> T_4_26.lc_trk_g1_0
 (28 4)  (208 420)  (208 420)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 420)  (209 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 420)  (210 420)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 420)  (212 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 420)  (214 420)  routing T_4_26.lc_trk_g1_0 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 420)  (216 420)  LC_2 Logic Functioning bit
 (37 4)  (217 420)  (217 420)  LC_2 Logic Functioning bit
 (38 4)  (218 420)  (218 420)  LC_2 Logic Functioning bit
 (39 4)  (219 420)  (219 420)  LC_2 Logic Functioning bit
 (41 4)  (221 420)  (221 420)  LC_2 Logic Functioning bit
 (43 4)  (223 420)  (223 420)  LC_2 Logic Functioning bit
 (46 4)  (226 420)  (226 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (228 420)  (228 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (195 421)  (195 421)  routing T_4_26.lft_op_0 <X> T_4_26.lc_trk_g1_0
 (17 5)  (197 421)  (197 421)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (207 421)  (207 421)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 421)  (208 421)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 421)  (209 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 421)  (210 421)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 421)  (216 421)  LC_2 Logic Functioning bit
 (37 5)  (217 421)  (217 421)  LC_2 Logic Functioning bit
 (38 5)  (218 421)  (218 421)  LC_2 Logic Functioning bit
 (39 5)  (219 421)  (219 421)  LC_2 Logic Functioning bit
 (40 5)  (220 421)  (220 421)  LC_2 Logic Functioning bit
 (41 5)  (221 421)  (221 421)  LC_2 Logic Functioning bit
 (42 5)  (222 421)  (222 421)  LC_2 Logic Functioning bit
 (43 5)  (223 421)  (223 421)  LC_2 Logic Functioning bit
 (15 6)  (195 422)  (195 422)  routing T_4_26.top_op_5 <X> T_4_26.lc_trk_g1_5
 (17 6)  (197 422)  (197 422)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (202 422)  (202 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (205 422)  (205 422)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g1_6
 (32 6)  (212 422)  (212 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 422)  (213 422)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 422)  (214 422)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 422)  (216 422)  LC_3 Logic Functioning bit
 (38 6)  (218 422)  (218 422)  LC_3 Logic Functioning bit
 (6 7)  (186 423)  (186 423)  routing T_4_26.sp4_h_r_3 <X> T_4_26.sp4_h_l_38
 (18 7)  (198 423)  (198 423)  routing T_4_26.top_op_5 <X> T_4_26.lc_trk_g1_5
 (22 7)  (202 423)  (202 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (203 423)  (203 423)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g1_6
 (24 7)  (204 423)  (204 423)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g1_6
 (25 7)  (205 423)  (205 423)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g1_6
 (27 7)  (207 423)  (207 423)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 423)  (208 423)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 423)  (209 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (217 423)  (217 423)  LC_3 Logic Functioning bit
 (39 7)  (219 423)  (219 423)  LC_3 Logic Functioning bit
 (26 8)  (206 424)  (206 424)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 424)  (207 424)  routing T_4_26.lc_trk_g1_0 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 424)  (209 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 424)  (212 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 424)  (213 424)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 424)  (214 424)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (26 9)  (206 425)  (206 425)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 425)  (209 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 425)  (216 425)  LC_4 Logic Functioning bit
 (38 9)  (218 425)  (218 425)  LC_4 Logic Functioning bit
 (11 10)  (191 426)  (191 426)  routing T_4_26.sp4_h_l_38 <X> T_4_26.sp4_v_t_45
 (14 10)  (194 426)  (194 426)  routing T_4_26.sp4_h_r_36 <X> T_4_26.lc_trk_g2_4
 (21 10)  (201 426)  (201 426)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g2_7
 (22 10)  (202 426)  (202 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (203 426)  (203 426)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g2_7
 (24 10)  (204 426)  (204 426)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g2_7
 (31 10)  (211 426)  (211 426)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 426)  (212 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 426)  (213 426)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 426)  (214 426)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 426)  (215 426)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.input_2_5
 (38 10)  (218 426)  (218 426)  LC_5 Logic Functioning bit
 (51 10)  (231 426)  (231 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (195 427)  (195 427)  routing T_4_26.sp4_h_r_36 <X> T_4_26.lc_trk_g2_4
 (16 11)  (196 427)  (196 427)  routing T_4_26.sp4_h_r_36 <X> T_4_26.lc_trk_g2_4
 (17 11)  (197 427)  (197 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (201 427)  (201 427)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g2_7
 (27 11)  (207 427)  (207 427)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 427)  (208 427)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 427)  (209 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 427)  (211 427)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 427)  (212 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (214 427)  (214 427)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.input_2_5
 (35 11)  (215 427)  (215 427)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.input_2_5
 (39 11)  (219 427)  (219 427)  LC_5 Logic Functioning bit
 (17 12)  (197 428)  (197 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 428)  (198 428)  routing T_4_26.wire_logic_cluster/lc_1/out <X> T_4_26.lc_trk_g3_1
 (28 12)  (208 428)  (208 428)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 428)  (209 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 428)  (210 428)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 428)  (212 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 428)  (213 428)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 428)  (214 428)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 428)  (216 428)  LC_6 Logic Functioning bit
 (38 12)  (218 428)  (218 428)  LC_6 Logic Functioning bit
 (14 13)  (194 429)  (194 429)  routing T_4_26.sp4_h_r_24 <X> T_4_26.lc_trk_g3_0
 (15 13)  (195 429)  (195 429)  routing T_4_26.sp4_h_r_24 <X> T_4_26.lc_trk_g3_0
 (16 13)  (196 429)  (196 429)  routing T_4_26.sp4_h_r_24 <X> T_4_26.lc_trk_g3_0
 (17 13)  (197 429)  (197 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (30 13)  (210 429)  (210 429)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 429)  (216 429)  LC_6 Logic Functioning bit
 (38 13)  (218 429)  (218 429)  LC_6 Logic Functioning bit
 (0 14)  (180 430)  (180 430)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 430)  (181 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (183 430)  (183 430)  routing T_4_26.sp12_h_r_1 <X> T_4_26.sp12_v_t_22
 (21 14)  (201 430)  (201 430)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g3_7
 (22 14)  (202 430)  (202 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (203 430)  (203 430)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g3_7
 (24 14)  (204 430)  (204 430)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g3_7
 (29 14)  (209 430)  (209 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (216 430)  (216 430)  LC_7 Logic Functioning bit
 (38 14)  (218 430)  (218 430)  LC_7 Logic Functioning bit
 (41 14)  (221 430)  (221 430)  LC_7 Logic Functioning bit
 (43 14)  (223 430)  (223 430)  LC_7 Logic Functioning bit
 (1 15)  (181 431)  (181 431)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (3 15)  (183 431)  (183 431)  routing T_4_26.sp12_h_r_1 <X> T_4_26.sp12_v_t_22
 (21 15)  (201 431)  (201 431)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g3_7
 (27 15)  (207 431)  (207 431)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 431)  (208 431)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 431)  (209 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0


LogicTile_5_26

 (12 0)  (246 416)  (246 416)  routing T_5_26.sp4_v_b_8 <X> T_5_26.sp4_h_r_2
 (27 0)  (261 416)  (261 416)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 416)  (262 416)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 416)  (263 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 416)  (266 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 416)  (270 416)  LC_0 Logic Functioning bit
 (39 0)  (273 416)  (273 416)  LC_0 Logic Functioning bit
 (41 0)  (275 416)  (275 416)  LC_0 Logic Functioning bit
 (42 0)  (276 416)  (276 416)  LC_0 Logic Functioning bit
 (44 0)  (278 416)  (278 416)  LC_0 Logic Functioning bit
 (45 0)  (279 416)  (279 416)  LC_0 Logic Functioning bit
 (11 1)  (245 417)  (245 417)  routing T_5_26.sp4_v_b_8 <X> T_5_26.sp4_h_r_2
 (13 1)  (247 417)  (247 417)  routing T_5_26.sp4_v_b_8 <X> T_5_26.sp4_h_r_2
 (36 1)  (270 417)  (270 417)  LC_0 Logic Functioning bit
 (39 1)  (273 417)  (273 417)  LC_0 Logic Functioning bit
 (41 1)  (275 417)  (275 417)  LC_0 Logic Functioning bit
 (42 1)  (276 417)  (276 417)  LC_0 Logic Functioning bit
 (49 1)  (283 417)  (283 417)  Carry_In_Mux bit 

 (53 1)  (287 417)  (287 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (234 418)  (234 418)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (2 2)  (236 418)  (236 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (243 418)  (243 418)  routing T_5_26.sp4_v_b_1 <X> T_5_26.sp4_h_l_36
 (27 2)  (261 418)  (261 418)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 418)  (262 418)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 418)  (263 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 418)  (266 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 418)  (270 418)  LC_1 Logic Functioning bit
 (39 2)  (273 418)  (273 418)  LC_1 Logic Functioning bit
 (41 2)  (275 418)  (275 418)  LC_1 Logic Functioning bit
 (42 2)  (276 418)  (276 418)  LC_1 Logic Functioning bit
 (44 2)  (278 418)  (278 418)  LC_1 Logic Functioning bit
 (45 2)  (279 418)  (279 418)  LC_1 Logic Functioning bit
 (53 2)  (287 418)  (287 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 419)  (234 419)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (4 3)  (238 419)  (238 419)  routing T_5_26.sp4_v_b_7 <X> T_5_26.sp4_h_l_37
 (10 3)  (244 419)  (244 419)  routing T_5_26.sp4_h_l_45 <X> T_5_26.sp4_v_t_36
 (19 3)  (253 419)  (253 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (36 3)  (270 419)  (270 419)  LC_1 Logic Functioning bit
 (39 3)  (273 419)  (273 419)  LC_1 Logic Functioning bit
 (41 3)  (275 419)  (275 419)  LC_1 Logic Functioning bit
 (42 3)  (276 419)  (276 419)  LC_1 Logic Functioning bit
 (51 3)  (285 419)  (285 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (237 420)  (237 420)  routing T_5_26.sp12_v_b_0 <X> T_5_26.sp12_h_r_0
 (8 4)  (242 420)  (242 420)  routing T_5_26.sp4_h_l_45 <X> T_5_26.sp4_h_r_4
 (10 4)  (244 420)  (244 420)  routing T_5_26.sp4_h_l_45 <X> T_5_26.sp4_h_r_4
 (21 4)  (255 420)  (255 420)  routing T_5_26.wire_logic_cluster/lc_3/out <X> T_5_26.lc_trk_g1_3
 (22 4)  (256 420)  (256 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 420)  (259 420)  routing T_5_26.wire_logic_cluster/lc_2/out <X> T_5_26.lc_trk_g1_2
 (27 4)  (261 420)  (261 420)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 420)  (263 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 420)  (266 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 420)  (270 420)  LC_2 Logic Functioning bit
 (39 4)  (273 420)  (273 420)  LC_2 Logic Functioning bit
 (41 4)  (275 420)  (275 420)  LC_2 Logic Functioning bit
 (42 4)  (276 420)  (276 420)  LC_2 Logic Functioning bit
 (44 4)  (278 420)  (278 420)  LC_2 Logic Functioning bit
 (45 4)  (279 420)  (279 420)  LC_2 Logic Functioning bit
 (46 4)  (280 420)  (280 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (287 420)  (287 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (3 5)  (237 421)  (237 421)  routing T_5_26.sp12_v_b_0 <X> T_5_26.sp12_h_r_0
 (13 5)  (247 421)  (247 421)  routing T_5_26.sp4_v_t_37 <X> T_5_26.sp4_h_r_5
 (19 5)  (253 421)  (253 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (256 421)  (256 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (264 421)  (264 421)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 421)  (270 421)  LC_2 Logic Functioning bit
 (39 5)  (273 421)  (273 421)  LC_2 Logic Functioning bit
 (41 5)  (275 421)  (275 421)  LC_2 Logic Functioning bit
 (42 5)  (276 421)  (276 421)  LC_2 Logic Functioning bit
 (17 6)  (251 422)  (251 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 422)  (252 422)  routing T_5_26.wire_logic_cluster/lc_5/out <X> T_5_26.lc_trk_g1_5
 (21 6)  (255 422)  (255 422)  routing T_5_26.wire_logic_cluster/lc_7/out <X> T_5_26.lc_trk_g1_7
 (22 6)  (256 422)  (256 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 422)  (259 422)  routing T_5_26.wire_logic_cluster/lc_6/out <X> T_5_26.lc_trk_g1_6
 (27 6)  (261 422)  (261 422)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 422)  (263 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 422)  (266 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 422)  (270 422)  LC_3 Logic Functioning bit
 (39 6)  (273 422)  (273 422)  LC_3 Logic Functioning bit
 (41 6)  (275 422)  (275 422)  LC_3 Logic Functioning bit
 (42 6)  (276 422)  (276 422)  LC_3 Logic Functioning bit
 (44 6)  (278 422)  (278 422)  LC_3 Logic Functioning bit
 (45 6)  (279 422)  (279 422)  LC_3 Logic Functioning bit
 (46 6)  (280 422)  (280 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (281 422)  (281 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (287 422)  (287 422)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (256 423)  (256 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (264 423)  (264 423)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 423)  (270 423)  LC_3 Logic Functioning bit
 (39 7)  (273 423)  (273 423)  LC_3 Logic Functioning bit
 (41 7)  (275 423)  (275 423)  LC_3 Logic Functioning bit
 (42 7)  (276 423)  (276 423)  LC_3 Logic Functioning bit
 (5 8)  (239 424)  (239 424)  routing T_5_26.sp4_v_t_43 <X> T_5_26.sp4_h_r_6
 (12 8)  (246 424)  (246 424)  routing T_5_26.sp4_v_b_2 <X> T_5_26.sp4_h_r_8
 (27 8)  (261 424)  (261 424)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 424)  (262 424)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 424)  (263 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 424)  (264 424)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 424)  (266 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 424)  (270 424)  LC_4 Logic Functioning bit
 (39 8)  (273 424)  (273 424)  LC_4 Logic Functioning bit
 (41 8)  (275 424)  (275 424)  LC_4 Logic Functioning bit
 (42 8)  (276 424)  (276 424)  LC_4 Logic Functioning bit
 (44 8)  (278 424)  (278 424)  LC_4 Logic Functioning bit
 (45 8)  (279 424)  (279 424)  LC_4 Logic Functioning bit
 (53 8)  (287 424)  (287 424)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (245 425)  (245 425)  routing T_5_26.sp4_v_b_2 <X> T_5_26.sp4_h_r_8
 (13 9)  (247 425)  (247 425)  routing T_5_26.sp4_v_b_2 <X> T_5_26.sp4_h_r_8
 (36 9)  (270 425)  (270 425)  LC_4 Logic Functioning bit
 (39 9)  (273 425)  (273 425)  LC_4 Logic Functioning bit
 (41 9)  (275 425)  (275 425)  LC_4 Logic Functioning bit
 (42 9)  (276 425)  (276 425)  LC_4 Logic Functioning bit
 (51 9)  (285 425)  (285 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (261 426)  (261 426)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 426)  (263 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 426)  (264 426)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 426)  (266 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 426)  (270 426)  LC_5 Logic Functioning bit
 (39 10)  (273 426)  (273 426)  LC_5 Logic Functioning bit
 (41 10)  (275 426)  (275 426)  LC_5 Logic Functioning bit
 (42 10)  (276 426)  (276 426)  LC_5 Logic Functioning bit
 (44 10)  (278 426)  (278 426)  LC_5 Logic Functioning bit
 (45 10)  (279 426)  (279 426)  LC_5 Logic Functioning bit
 (51 10)  (285 426)  (285 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (243 427)  (243 427)  routing T_5_26.sp4_v_b_7 <X> T_5_26.sp4_v_t_42
 (36 11)  (270 427)  (270 427)  LC_5 Logic Functioning bit
 (39 11)  (273 427)  (273 427)  LC_5 Logic Functioning bit
 (41 11)  (275 427)  (275 427)  LC_5 Logic Functioning bit
 (42 11)  (276 427)  (276 427)  LC_5 Logic Functioning bit
 (51 11)  (285 427)  (285 427)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (248 428)  (248 428)  routing T_5_26.wire_logic_cluster/lc_0/out <X> T_5_26.lc_trk_g3_0
 (17 12)  (251 428)  (251 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 428)  (252 428)  routing T_5_26.wire_logic_cluster/lc_1/out <X> T_5_26.lc_trk_g3_1
 (27 12)  (261 428)  (261 428)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 428)  (263 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 428)  (264 428)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 428)  (266 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 428)  (270 428)  LC_6 Logic Functioning bit
 (39 12)  (273 428)  (273 428)  LC_6 Logic Functioning bit
 (41 12)  (275 428)  (275 428)  LC_6 Logic Functioning bit
 (42 12)  (276 428)  (276 428)  LC_6 Logic Functioning bit
 (44 12)  (278 428)  (278 428)  LC_6 Logic Functioning bit
 (45 12)  (279 428)  (279 428)  LC_6 Logic Functioning bit
 (46 12)  (280 428)  (280 428)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (251 429)  (251 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (264 429)  (264 429)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 429)  (270 429)  LC_6 Logic Functioning bit
 (39 13)  (273 429)  (273 429)  LC_6 Logic Functioning bit
 (41 13)  (275 429)  (275 429)  LC_6 Logic Functioning bit
 (42 13)  (276 429)  (276 429)  LC_6 Logic Functioning bit
 (52 13)  (286 429)  (286 429)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (248 430)  (248 430)  routing T_5_26.wire_logic_cluster/lc_4/out <X> T_5_26.lc_trk_g3_4
 (27 14)  (261 430)  (261 430)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 430)  (263 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 430)  (264 430)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 430)  (266 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 430)  (270 430)  LC_7 Logic Functioning bit
 (39 14)  (273 430)  (273 430)  LC_7 Logic Functioning bit
 (41 14)  (275 430)  (275 430)  LC_7 Logic Functioning bit
 (42 14)  (276 430)  (276 430)  LC_7 Logic Functioning bit
 (45 14)  (279 430)  (279 430)  LC_7 Logic Functioning bit
 (48 14)  (282 430)  (282 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (8 15)  (242 431)  (242 431)  routing T_5_26.sp4_h_r_10 <X> T_5_26.sp4_v_t_47
 (9 15)  (243 431)  (243 431)  routing T_5_26.sp4_h_r_10 <X> T_5_26.sp4_v_t_47
 (17 15)  (251 431)  (251 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (264 431)  (264 431)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 431)  (270 431)  LC_7 Logic Functioning bit
 (39 15)  (273 431)  (273 431)  LC_7 Logic Functioning bit
 (41 15)  (275 431)  (275 431)  LC_7 Logic Functioning bit
 (42 15)  (276 431)  (276 431)  LC_7 Logic Functioning bit
 (51 15)  (285 431)  (285 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_26

 (15 0)  (303 416)  (303 416)  routing T_6_26.sp4_h_l_4 <X> T_6_26.lc_trk_g0_1
 (16 0)  (304 416)  (304 416)  routing T_6_26.sp4_h_l_4 <X> T_6_26.lc_trk_g0_1
 (17 0)  (305 416)  (305 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (306 416)  (306 416)  routing T_6_26.sp4_h_l_4 <X> T_6_26.lc_trk_g0_1
 (28 0)  (316 416)  (316 416)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 416)  (317 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 416)  (318 416)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 416)  (320 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 416)  (322 416)  routing T_6_26.lc_trk_g1_0 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 416)  (323 416)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.input_2_0
 (36 0)  (324 416)  (324 416)  LC_0 Logic Functioning bit
 (37 0)  (325 416)  (325 416)  LC_0 Logic Functioning bit
 (38 0)  (326 416)  (326 416)  LC_0 Logic Functioning bit
 (39 0)  (327 416)  (327 416)  LC_0 Logic Functioning bit
 (41 0)  (329 416)  (329 416)  LC_0 Logic Functioning bit
 (42 0)  (330 416)  (330 416)  LC_0 Logic Functioning bit
 (43 0)  (331 416)  (331 416)  LC_0 Logic Functioning bit
 (18 1)  (306 417)  (306 417)  routing T_6_26.sp4_h_l_4 <X> T_6_26.lc_trk_g0_1
 (26 1)  (314 417)  (314 417)  routing T_6_26.lc_trk_g2_2 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 417)  (316 417)  routing T_6_26.lc_trk_g2_2 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 417)  (317 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 417)  (320 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (321 417)  (321 417)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.input_2_0
 (34 1)  (322 417)  (322 417)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.input_2_0
 (35 1)  (323 417)  (323 417)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.input_2_0
 (36 1)  (324 417)  (324 417)  LC_0 Logic Functioning bit
 (37 1)  (325 417)  (325 417)  LC_0 Logic Functioning bit
 (38 1)  (326 417)  (326 417)  LC_0 Logic Functioning bit
 (39 1)  (327 417)  (327 417)  LC_0 Logic Functioning bit
 (40 1)  (328 417)  (328 417)  LC_0 Logic Functioning bit
 (41 1)  (329 417)  (329 417)  LC_0 Logic Functioning bit
 (42 1)  (330 417)  (330 417)  LC_0 Logic Functioning bit
 (43 1)  (331 417)  (331 417)  LC_0 Logic Functioning bit
 (5 2)  (293 418)  (293 418)  routing T_6_26.sp4_h_r_9 <X> T_6_26.sp4_h_l_37
 (14 2)  (302 418)  (302 418)  routing T_6_26.wire_logic_cluster/lc_4/out <X> T_6_26.lc_trk_g0_4
 (27 2)  (315 418)  (315 418)  routing T_6_26.lc_trk_g1_1 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 418)  (317 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 418)  (319 418)  routing T_6_26.lc_trk_g0_4 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 418)  (320 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 418)  (324 418)  LC_1 Logic Functioning bit
 (37 2)  (325 418)  (325 418)  LC_1 Logic Functioning bit
 (38 2)  (326 418)  (326 418)  LC_1 Logic Functioning bit
 (39 2)  (327 418)  (327 418)  LC_1 Logic Functioning bit
 (41 2)  (329 418)  (329 418)  LC_1 Logic Functioning bit
 (43 2)  (331 418)  (331 418)  LC_1 Logic Functioning bit
 (4 3)  (292 419)  (292 419)  routing T_6_26.sp4_h_r_9 <X> T_6_26.sp4_h_l_37
 (17 3)  (305 419)  (305 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (310 419)  (310 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (311 419)  (311 419)  routing T_6_26.sp4_h_r_6 <X> T_6_26.lc_trk_g0_6
 (24 3)  (312 419)  (312 419)  routing T_6_26.sp4_h_r_6 <X> T_6_26.lc_trk_g0_6
 (25 3)  (313 419)  (313 419)  routing T_6_26.sp4_h_r_6 <X> T_6_26.lc_trk_g0_6
 (36 3)  (324 419)  (324 419)  LC_1 Logic Functioning bit
 (37 3)  (325 419)  (325 419)  LC_1 Logic Functioning bit
 (38 3)  (326 419)  (326 419)  LC_1 Logic Functioning bit
 (39 3)  (327 419)  (327 419)  LC_1 Logic Functioning bit
 (41 3)  (329 419)  (329 419)  LC_1 Logic Functioning bit
 (43 3)  (331 419)  (331 419)  LC_1 Logic Functioning bit
 (46 3)  (334 419)  (334 419)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (10 4)  (298 420)  (298 420)  routing T_6_26.sp4_v_t_46 <X> T_6_26.sp4_h_r_4
 (15 4)  (303 420)  (303 420)  routing T_6_26.top_op_1 <X> T_6_26.lc_trk_g1_1
 (17 4)  (305 420)  (305 420)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (317 420)  (317 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 420)  (319 420)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 420)  (320 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 420)  (321 420)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 420)  (322 420)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 420)  (323 420)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.input_2_2
 (36 4)  (324 420)  (324 420)  LC_2 Logic Functioning bit
 (37 4)  (325 420)  (325 420)  LC_2 Logic Functioning bit
 (38 4)  (326 420)  (326 420)  LC_2 Logic Functioning bit
 (39 4)  (327 420)  (327 420)  LC_2 Logic Functioning bit
 (41 4)  (329 420)  (329 420)  LC_2 Logic Functioning bit
 (42 4)  (330 420)  (330 420)  LC_2 Logic Functioning bit
 (43 4)  (331 420)  (331 420)  LC_2 Logic Functioning bit
 (14 5)  (302 421)  (302 421)  routing T_6_26.sp4_r_v_b_24 <X> T_6_26.lc_trk_g1_0
 (17 5)  (305 421)  (305 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (306 421)  (306 421)  routing T_6_26.top_op_1 <X> T_6_26.lc_trk_g1_1
 (26 5)  (314 421)  (314 421)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 421)  (315 421)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 421)  (316 421)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 421)  (317 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 421)  (319 421)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 421)  (320 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (321 421)  (321 421)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.input_2_2
 (36 5)  (324 421)  (324 421)  LC_2 Logic Functioning bit
 (37 5)  (325 421)  (325 421)  LC_2 Logic Functioning bit
 (38 5)  (326 421)  (326 421)  LC_2 Logic Functioning bit
 (39 5)  (327 421)  (327 421)  LC_2 Logic Functioning bit
 (40 5)  (328 421)  (328 421)  LC_2 Logic Functioning bit
 (41 5)  (329 421)  (329 421)  LC_2 Logic Functioning bit
 (42 5)  (330 421)  (330 421)  LC_2 Logic Functioning bit
 (43 5)  (331 421)  (331 421)  LC_2 Logic Functioning bit
 (15 6)  (303 422)  (303 422)  routing T_6_26.top_op_5 <X> T_6_26.lc_trk_g1_5
 (17 6)  (305 422)  (305 422)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (315 422)  (315 422)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 422)  (316 422)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 422)  (317 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 422)  (320 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 422)  (321 422)  routing T_6_26.lc_trk_g2_0 <X> T_6_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 422)  (324 422)  LC_3 Logic Functioning bit
 (37 6)  (325 422)  (325 422)  LC_3 Logic Functioning bit
 (38 6)  (326 422)  (326 422)  LC_3 Logic Functioning bit
 (39 6)  (327 422)  (327 422)  LC_3 Logic Functioning bit
 (41 6)  (329 422)  (329 422)  LC_3 Logic Functioning bit
 (42 6)  (330 422)  (330 422)  LC_3 Logic Functioning bit
 (43 6)  (331 422)  (331 422)  LC_3 Logic Functioning bit
 (50 6)  (338 422)  (338 422)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (299 423)  (299 423)  routing T_6_26.sp4_h_r_5 <X> T_6_26.sp4_h_l_40
 (18 7)  (306 423)  (306 423)  routing T_6_26.top_op_5 <X> T_6_26.lc_trk_g1_5
 (28 7)  (316 423)  (316 423)  routing T_6_26.lc_trk_g2_1 <X> T_6_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 423)  (317 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (324 423)  (324 423)  LC_3 Logic Functioning bit
 (37 7)  (325 423)  (325 423)  LC_3 Logic Functioning bit
 (38 7)  (326 423)  (326 423)  LC_3 Logic Functioning bit
 (39 7)  (327 423)  (327 423)  LC_3 Logic Functioning bit
 (40 7)  (328 423)  (328 423)  LC_3 Logic Functioning bit
 (41 7)  (329 423)  (329 423)  LC_3 Logic Functioning bit
 (42 7)  (330 423)  (330 423)  LC_3 Logic Functioning bit
 (43 7)  (331 423)  (331 423)  LC_3 Logic Functioning bit
 (8 8)  (296 424)  (296 424)  routing T_6_26.sp4_v_b_1 <X> T_6_26.sp4_h_r_7
 (9 8)  (297 424)  (297 424)  routing T_6_26.sp4_v_b_1 <X> T_6_26.sp4_h_r_7
 (10 8)  (298 424)  (298 424)  routing T_6_26.sp4_v_b_1 <X> T_6_26.sp4_h_r_7
 (14 8)  (302 424)  (302 424)  routing T_6_26.wire_logic_cluster/lc_0/out <X> T_6_26.lc_trk_g2_0
 (15 8)  (303 424)  (303 424)  routing T_6_26.sp4_v_t_28 <X> T_6_26.lc_trk_g2_1
 (16 8)  (304 424)  (304 424)  routing T_6_26.sp4_v_t_28 <X> T_6_26.lc_trk_g2_1
 (17 8)  (305 424)  (305 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (313 424)  (313 424)  routing T_6_26.sp4_h_r_42 <X> T_6_26.lc_trk_g2_2
 (26 8)  (314 424)  (314 424)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 424)  (315 424)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 424)  (316 424)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 424)  (317 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 424)  (318 424)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 424)  (320 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 424)  (321 424)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 424)  (322 424)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 424)  (324 424)  LC_4 Logic Functioning bit
 (37 8)  (325 424)  (325 424)  LC_4 Logic Functioning bit
 (38 8)  (326 424)  (326 424)  LC_4 Logic Functioning bit
 (39 8)  (327 424)  (327 424)  LC_4 Logic Functioning bit
 (41 8)  (329 424)  (329 424)  LC_4 Logic Functioning bit
 (42 8)  (330 424)  (330 424)  LC_4 Logic Functioning bit
 (43 8)  (331 424)  (331 424)  LC_4 Logic Functioning bit
 (50 8)  (338 424)  (338 424)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (292 425)  (292 425)  routing T_6_26.sp4_h_l_47 <X> T_6_26.sp4_h_r_6
 (6 9)  (294 425)  (294 425)  routing T_6_26.sp4_h_l_47 <X> T_6_26.sp4_h_r_6
 (9 9)  (297 425)  (297 425)  routing T_6_26.sp4_v_t_46 <X> T_6_26.sp4_v_b_7
 (10 9)  (298 425)  (298 425)  routing T_6_26.sp4_v_t_46 <X> T_6_26.sp4_v_b_7
 (17 9)  (305 425)  (305 425)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (310 425)  (310 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (311 425)  (311 425)  routing T_6_26.sp4_h_r_42 <X> T_6_26.lc_trk_g2_2
 (24 9)  (312 425)  (312 425)  routing T_6_26.sp4_h_r_42 <X> T_6_26.lc_trk_g2_2
 (25 9)  (313 425)  (313 425)  routing T_6_26.sp4_h_r_42 <X> T_6_26.lc_trk_g2_2
 (27 9)  (315 425)  (315 425)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 425)  (316 425)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 425)  (317 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 425)  (319 425)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 425)  (324 425)  LC_4 Logic Functioning bit
 (37 9)  (325 425)  (325 425)  LC_4 Logic Functioning bit
 (38 9)  (326 425)  (326 425)  LC_4 Logic Functioning bit
 (39 9)  (327 425)  (327 425)  LC_4 Logic Functioning bit
 (40 9)  (328 425)  (328 425)  LC_4 Logic Functioning bit
 (41 9)  (329 425)  (329 425)  LC_4 Logic Functioning bit
 (42 9)  (330 425)  (330 425)  LC_4 Logic Functioning bit
 (43 9)  (331 425)  (331 425)  LC_4 Logic Functioning bit
 (16 10)  (304 426)  (304 426)  routing T_6_26.sp4_v_b_37 <X> T_6_26.lc_trk_g2_5
 (17 10)  (305 426)  (305 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (306 426)  (306 426)  routing T_6_26.sp4_v_b_37 <X> T_6_26.lc_trk_g2_5
 (29 10)  (317 426)  (317 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 426)  (318 426)  routing T_6_26.lc_trk_g0_6 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 426)  (319 426)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 426)  (320 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 426)  (322 426)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 426)  (325 426)  LC_5 Logic Functioning bit
 (42 10)  (330 426)  (330 426)  LC_5 Logic Functioning bit
 (50 10)  (338 426)  (338 426)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (339 426)  (339 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (296 427)  (296 427)  routing T_6_26.sp4_h_r_1 <X> T_6_26.sp4_v_t_42
 (9 11)  (297 427)  (297 427)  routing T_6_26.sp4_h_r_1 <X> T_6_26.sp4_v_t_42
 (10 11)  (298 427)  (298 427)  routing T_6_26.sp4_h_r_1 <X> T_6_26.sp4_v_t_42
 (17 11)  (305 427)  (305 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (306 427)  (306 427)  routing T_6_26.sp4_v_b_37 <X> T_6_26.lc_trk_g2_5
 (27 11)  (315 427)  (315 427)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 427)  (316 427)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 427)  (317 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 427)  (318 427)  routing T_6_26.lc_trk_g0_6 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (324 427)  (324 427)  LC_5 Logic Functioning bit
 (38 11)  (326 427)  (326 427)  LC_5 Logic Functioning bit
 (43 11)  (331 427)  (331 427)  LC_5 Logic Functioning bit
 (46 11)  (334 427)  (334 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (339 427)  (339 427)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (300 428)  (300 428)  routing T_6_26.sp4_v_b_11 <X> T_6_26.sp4_h_r_11
 (14 12)  (302 428)  (302 428)  routing T_6_26.sp4_h_r_40 <X> T_6_26.lc_trk_g3_0
 (17 12)  (305 428)  (305 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (310 428)  (310 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (311 428)  (311 428)  routing T_6_26.sp12_v_b_11 <X> T_6_26.lc_trk_g3_3
 (11 13)  (299 429)  (299 429)  routing T_6_26.sp4_v_b_11 <X> T_6_26.sp4_h_r_11
 (14 13)  (302 429)  (302 429)  routing T_6_26.sp4_h_r_40 <X> T_6_26.lc_trk_g3_0
 (15 13)  (303 429)  (303 429)  routing T_6_26.sp4_h_r_40 <X> T_6_26.lc_trk_g3_0
 (16 13)  (304 429)  (304 429)  routing T_6_26.sp4_h_r_40 <X> T_6_26.lc_trk_g3_0
 (17 13)  (305 429)  (305 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (306 429)  (306 429)  routing T_6_26.sp4_r_v_b_41 <X> T_6_26.lc_trk_g3_1
 (22 13)  (310 429)  (310 429)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 429)  (312 429)  routing T_6_26.tnl_op_2 <X> T_6_26.lc_trk_g3_2
 (25 13)  (313 429)  (313 429)  routing T_6_26.tnl_op_2 <X> T_6_26.lc_trk_g3_2
 (4 14)  (292 430)  (292 430)  routing T_6_26.sp4_h_r_9 <X> T_6_26.sp4_v_t_44
 (5 14)  (293 430)  (293 430)  routing T_6_26.sp4_v_t_38 <X> T_6_26.sp4_h_l_44
 (14 14)  (302 430)  (302 430)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g3_4
 (15 14)  (303 430)  (303 430)  routing T_6_26.sp4_h_r_45 <X> T_6_26.lc_trk_g3_5
 (16 14)  (304 430)  (304 430)  routing T_6_26.sp4_h_r_45 <X> T_6_26.lc_trk_g3_5
 (17 14)  (305 430)  (305 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (306 430)  (306 430)  routing T_6_26.sp4_h_r_45 <X> T_6_26.lc_trk_g3_5
 (21 14)  (309 430)  (309 430)  routing T_6_26.sp4_h_l_34 <X> T_6_26.lc_trk_g3_7
 (22 14)  (310 430)  (310 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (311 430)  (311 430)  routing T_6_26.sp4_h_l_34 <X> T_6_26.lc_trk_g3_7
 (24 14)  (312 430)  (312 430)  routing T_6_26.sp4_h_l_34 <X> T_6_26.lc_trk_g3_7
 (4 15)  (292 431)  (292 431)  routing T_6_26.sp4_v_t_38 <X> T_6_26.sp4_h_l_44
 (5 15)  (293 431)  (293 431)  routing T_6_26.sp4_h_r_9 <X> T_6_26.sp4_v_t_44
 (6 15)  (294 431)  (294 431)  routing T_6_26.sp4_v_t_38 <X> T_6_26.sp4_h_l_44
 (14 15)  (302 431)  (302 431)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g3_4
 (15 15)  (303 431)  (303 431)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g3_4
 (16 15)  (304 431)  (304 431)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g3_4
 (17 15)  (305 431)  (305 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (306 431)  (306 431)  routing T_6_26.sp4_h_r_45 <X> T_6_26.lc_trk_g3_5
 (21 15)  (309 431)  (309 431)  routing T_6_26.sp4_h_l_34 <X> T_6_26.lc_trk_g3_7
 (22 15)  (310 431)  (310 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_7_26

 (14 0)  (356 416)  (356 416)  routing T_7_26.wire_logic_cluster/lc_0/out <X> T_7_26.lc_trk_g0_0
 (28 0)  (370 416)  (370 416)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 416)  (371 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 416)  (374 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 416)  (376 416)  routing T_7_26.lc_trk_g1_0 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 416)  (378 416)  LC_0 Logic Functioning bit
 (43 0)  (385 416)  (385 416)  LC_0 Logic Functioning bit
 (45 0)  (387 416)  (387 416)  LC_0 Logic Functioning bit
 (9 1)  (351 417)  (351 417)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_v_b_1
 (10 1)  (352 417)  (352 417)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_v_b_1
 (17 1)  (359 417)  (359 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (369 417)  (369 417)  routing T_7_26.lc_trk_g1_1 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 417)  (371 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 417)  (372 417)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 417)  (374 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (378 417)  (378 417)  LC_0 Logic Functioning bit
 (37 1)  (379 417)  (379 417)  LC_0 Logic Functioning bit
 (43 1)  (385 417)  (385 417)  LC_0 Logic Functioning bit
 (44 1)  (386 417)  (386 417)  LC_0 Logic Functioning bit
 (51 1)  (393 417)  (393 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 418)  (342 418)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (2 2)  (344 418)  (344 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (350 418)  (350 418)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_36
 (9 2)  (351 418)  (351 418)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_36
 (10 2)  (352 418)  (352 418)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_36
 (14 2)  (356 418)  (356 418)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (28 2)  (370 418)  (370 418)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 418)  (371 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 418)  (372 418)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 418)  (373 418)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 418)  (374 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 418)  (378 418)  LC_1 Logic Functioning bit
 (38 2)  (380 418)  (380 418)  LC_1 Logic Functioning bit
 (0 3)  (342 419)  (342 419)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (14 3)  (356 419)  (356 419)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (15 3)  (357 419)  (357 419)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (16 3)  (358 419)  (358 419)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (17 3)  (359 419)  (359 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (30 3)  (372 419)  (372 419)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (378 419)  (378 419)  LC_1 Logic Functioning bit
 (38 3)  (380 419)  (380 419)  LC_1 Logic Functioning bit
 (47 3)  (389 419)  (389 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (16 4)  (358 420)  (358 420)  routing T_7_26.sp4_v_b_9 <X> T_7_26.lc_trk_g1_1
 (17 4)  (359 420)  (359 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (360 420)  (360 420)  routing T_7_26.sp4_v_b_9 <X> T_7_26.lc_trk_g1_1
 (26 4)  (368 420)  (368 420)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (31 4)  (373 420)  (373 420)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 420)  (374 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 420)  (375 420)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 420)  (378 420)  LC_2 Logic Functioning bit
 (38 4)  (380 420)  (380 420)  LC_2 Logic Functioning bit
 (11 5)  (353 421)  (353 421)  routing T_7_26.sp4_h_l_44 <X> T_7_26.sp4_h_r_5
 (13 5)  (355 421)  (355 421)  routing T_7_26.sp4_h_l_44 <X> T_7_26.sp4_h_r_5
 (15 5)  (357 421)  (357 421)  routing T_7_26.sp4_v_t_5 <X> T_7_26.lc_trk_g1_0
 (16 5)  (358 421)  (358 421)  routing T_7_26.sp4_v_t_5 <X> T_7_26.lc_trk_g1_0
 (17 5)  (359 421)  (359 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (360 421)  (360 421)  routing T_7_26.sp4_v_b_9 <X> T_7_26.lc_trk_g1_1
 (22 5)  (364 421)  (364 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 421)  (365 421)  routing T_7_26.sp4_v_b_18 <X> T_7_26.lc_trk_g1_2
 (24 5)  (366 421)  (366 421)  routing T_7_26.sp4_v_b_18 <X> T_7_26.lc_trk_g1_2
 (29 5)  (371 421)  (371 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (379 421)  (379 421)  LC_2 Logic Functioning bit
 (39 5)  (381 421)  (381 421)  LC_2 Logic Functioning bit
 (47 5)  (389 421)  (389 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (3 6)  (345 422)  (345 422)  routing T_7_26.sp12_v_b_0 <X> T_7_26.sp12_v_t_23
 (6 6)  (348 422)  (348 422)  routing T_7_26.sp4_h_l_47 <X> T_7_26.sp4_v_t_38
 (15 6)  (357 422)  (357 422)  routing T_7_26.sp4_v_b_21 <X> T_7_26.lc_trk_g1_5
 (16 6)  (358 422)  (358 422)  routing T_7_26.sp4_v_b_21 <X> T_7_26.lc_trk_g1_5
 (17 6)  (359 422)  (359 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (19 6)  (361 422)  (361 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (27 6)  (369 422)  (369 422)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 422)  (370 422)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 422)  (371 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 422)  (373 422)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 422)  (374 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 422)  (378 422)  LC_3 Logic Functioning bit
 (38 6)  (380 422)  (380 422)  LC_3 Logic Functioning bit
 (14 7)  (356 423)  (356 423)  routing T_7_26.sp12_h_r_20 <X> T_7_26.lc_trk_g1_4
 (16 7)  (358 423)  (358 423)  routing T_7_26.sp12_h_r_20 <X> T_7_26.lc_trk_g1_4
 (17 7)  (359 423)  (359 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (30 7)  (372 423)  (372 423)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 423)  (378 423)  LC_3 Logic Functioning bit
 (38 7)  (380 423)  (380 423)  LC_3 Logic Functioning bit
 (47 7)  (389 423)  (389 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (354 424)  (354 424)  routing T_7_26.sp4_h_l_40 <X> T_7_26.sp4_h_r_8
 (21 8)  (363 424)  (363 424)  routing T_7_26.sp4_v_t_22 <X> T_7_26.lc_trk_g2_3
 (22 8)  (364 424)  (364 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (365 424)  (365 424)  routing T_7_26.sp4_v_t_22 <X> T_7_26.lc_trk_g2_3
 (26 8)  (368 424)  (368 424)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_4/in_0
 (31 8)  (373 424)  (373 424)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 424)  (374 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 424)  (375 424)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 424)  (378 424)  LC_4 Logic Functioning bit
 (38 8)  (380 424)  (380 424)  LC_4 Logic Functioning bit
 (51 8)  (393 424)  (393 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (355 425)  (355 425)  routing T_7_26.sp4_h_l_40 <X> T_7_26.sp4_h_r_8
 (21 9)  (363 425)  (363 425)  routing T_7_26.sp4_v_t_22 <X> T_7_26.lc_trk_g2_3
 (29 9)  (371 425)  (371 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 425)  (373 425)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (379 425)  (379 425)  LC_4 Logic Functioning bit
 (39 9)  (381 425)  (381 425)  LC_4 Logic Functioning bit
 (6 10)  (348 426)  (348 426)  routing T_7_26.sp4_v_b_3 <X> T_7_26.sp4_v_t_43
 (8 10)  (350 426)  (350 426)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_h_l_42
 (9 10)  (351 426)  (351 426)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_h_l_42
 (10 10)  (352 426)  (352 426)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_h_l_42
 (15 10)  (357 426)  (357 426)  routing T_7_26.sp4_h_l_16 <X> T_7_26.lc_trk_g2_5
 (16 10)  (358 426)  (358 426)  routing T_7_26.sp4_h_l_16 <X> T_7_26.lc_trk_g2_5
 (17 10)  (359 426)  (359 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (364 426)  (364 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (368 426)  (368 426)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (31 10)  (373 426)  (373 426)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 426)  (374 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 426)  (378 426)  LC_5 Logic Functioning bit
 (38 10)  (380 426)  (380 426)  LC_5 Logic Functioning bit
 (51 10)  (393 426)  (393 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (347 427)  (347 427)  routing T_7_26.sp4_v_b_3 <X> T_7_26.sp4_v_t_43
 (18 11)  (360 427)  (360 427)  routing T_7_26.sp4_h_l_16 <X> T_7_26.lc_trk_g2_5
 (22 11)  (364 427)  (364 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 427)  (365 427)  routing T_7_26.sp4_h_r_30 <X> T_7_26.lc_trk_g2_6
 (24 11)  (366 427)  (366 427)  routing T_7_26.sp4_h_r_30 <X> T_7_26.lc_trk_g2_6
 (25 11)  (367 427)  (367 427)  routing T_7_26.sp4_h_r_30 <X> T_7_26.lc_trk_g2_6
 (27 11)  (369 427)  (369 427)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 427)  (371 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (379 427)  (379 427)  LC_5 Logic Functioning bit
 (39 11)  (381 427)  (381 427)  LC_5 Logic Functioning bit
 (22 12)  (364 428)  (364 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (365 428)  (365 428)  routing T_7_26.sp4_v_t_30 <X> T_7_26.lc_trk_g3_3
 (24 12)  (366 428)  (366 428)  routing T_7_26.sp4_v_t_30 <X> T_7_26.lc_trk_g3_3
 (26 12)  (368 428)  (368 428)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_6/in_0
 (32 12)  (374 428)  (374 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 428)  (376 428)  routing T_7_26.lc_trk_g1_2 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 428)  (378 428)  LC_6 Logic Functioning bit
 (38 12)  (380 428)  (380 428)  LC_6 Logic Functioning bit
 (51 12)  (393 428)  (393 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (350 429)  (350 429)  routing T_7_26.sp4_h_r_10 <X> T_7_26.sp4_v_b_10
 (29 13)  (371 429)  (371 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 429)  (373 429)  routing T_7_26.lc_trk_g1_2 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 429)  (379 429)  LC_6 Logic Functioning bit
 (39 13)  (381 429)  (381 429)  LC_6 Logic Functioning bit
 (1 14)  (343 430)  (343 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (346 430)  (346 430)  routing T_7_26.sp4_v_b_9 <X> T_7_26.sp4_v_t_44
 (12 14)  (354 430)  (354 430)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_h_l_46
 (22 14)  (364 430)  (364 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (369 430)  (369 430)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 430)  (370 430)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 430)  (371 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 430)  (372 430)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 430)  (373 430)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 430)  (374 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 430)  (378 430)  LC_7 Logic Functioning bit
 (38 14)  (380 430)  (380 430)  LC_7 Logic Functioning bit
 (47 14)  (389 430)  (389 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (342 431)  (342 431)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 431)  (343 431)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_7/s_r
 (11 15)  (353 431)  (353 431)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_h_l_46
 (13 15)  (355 431)  (355 431)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_h_l_46
 (30 15)  (372 431)  (372 431)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 431)  (378 431)  LC_7 Logic Functioning bit
 (38 15)  (380 431)  (380 431)  LC_7 Logic Functioning bit


RAM_Tile_8_26

 (11 4)  (407 420)  (407 420)  routing T_8_26.sp4_h_l_46 <X> T_8_26.sp4_v_b_5
 (13 4)  (409 420)  (409 420)  routing T_8_26.sp4_h_l_46 <X> T_8_26.sp4_v_b_5
 (12 5)  (408 421)  (408 421)  routing T_8_26.sp4_h_l_46 <X> T_8_26.sp4_v_b_5
 (8 7)  (404 423)  (404 423)  routing T_8_26.sp4_h_r_10 <X> T_8_26.sp4_v_t_41
 (9 7)  (405 423)  (405 423)  routing T_8_26.sp4_h_r_10 <X> T_8_26.sp4_v_t_41
 (10 7)  (406 423)  (406 423)  routing T_8_26.sp4_h_r_10 <X> T_8_26.sp4_v_t_41


LogicTile_9_26

 (10 0)  (448 416)  (448 416)  routing T_9_26.sp4_v_t_45 <X> T_9_26.sp4_h_r_1
 (26 0)  (464 416)  (464 416)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 416)  (465 416)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 416)  (466 416)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 416)  (467 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 416)  (470 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 416)  (471 416)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 416)  (472 416)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 416)  (474 416)  LC_0 Logic Functioning bit
 (38 0)  (476 416)  (476 416)  LC_0 Logic Functioning bit
 (41 0)  (479 416)  (479 416)  LC_0 Logic Functioning bit
 (43 0)  (481 416)  (481 416)  LC_0 Logic Functioning bit
 (52 0)  (490 416)  (490 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (464 417)  (464 417)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 417)  (465 417)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 417)  (467 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 417)  (469 417)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 417)  (470 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (471 417)  (471 417)  routing T_9_26.lc_trk_g2_0 <X> T_9_26.input_2_0
 (38 1)  (476 417)  (476 417)  LC_0 Logic Functioning bit
 (0 2)  (438 418)  (438 418)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (440 418)  (440 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (31 2)  (469 418)  (469 418)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 418)  (471 418)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 418)  (472 418)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 418)  (475 418)  LC_1 Logic Functioning bit
 (39 2)  (477 418)  (477 418)  LC_1 Logic Functioning bit
 (41 2)  (479 418)  (479 418)  LC_1 Logic Functioning bit
 (43 2)  (481 418)  (481 418)  LC_1 Logic Functioning bit
 (53 2)  (491 418)  (491 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (438 419)  (438 419)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (27 3)  (465 419)  (465 419)  routing T_9_26.lc_trk_g1_0 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 419)  (467 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 419)  (474 419)  LC_1 Logic Functioning bit
 (38 3)  (476 419)  (476 419)  LC_1 Logic Functioning bit
 (40 3)  (478 419)  (478 419)  LC_1 Logic Functioning bit
 (42 3)  (480 419)  (480 419)  LC_1 Logic Functioning bit
 (4 4)  (442 420)  (442 420)  routing T_9_26.sp4_v_t_42 <X> T_9_26.sp4_v_b_3
 (6 4)  (444 420)  (444 420)  routing T_9_26.sp4_v_t_42 <X> T_9_26.sp4_v_b_3
 (8 4)  (446 420)  (446 420)  routing T_9_26.sp4_v_b_4 <X> T_9_26.sp4_h_r_4
 (9 4)  (447 420)  (447 420)  routing T_9_26.sp4_v_b_4 <X> T_9_26.sp4_h_r_4
 (12 4)  (450 420)  (450 420)  routing T_9_26.sp4_h_l_39 <X> T_9_26.sp4_h_r_5
 (21 4)  (459 420)  (459 420)  routing T_9_26.sp4_h_r_11 <X> T_9_26.lc_trk_g1_3
 (22 4)  (460 420)  (460 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 420)  (461 420)  routing T_9_26.sp4_h_r_11 <X> T_9_26.lc_trk_g1_3
 (24 4)  (462 420)  (462 420)  routing T_9_26.sp4_h_r_11 <X> T_9_26.lc_trk_g1_3
 (13 5)  (451 421)  (451 421)  routing T_9_26.sp4_h_l_39 <X> T_9_26.sp4_h_r_5
 (17 5)  (455 421)  (455 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (14 6)  (452 422)  (452 422)  routing T_9_26.wire_logic_cluster/lc_4/out <X> T_9_26.lc_trk_g1_4
 (17 6)  (455 422)  (455 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 422)  (456 422)  routing T_9_26.wire_logic_cluster/lc_5/out <X> T_9_26.lc_trk_g1_5
 (22 6)  (460 422)  (460 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (464 422)  (464 422)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (32 6)  (470 422)  (470 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 422)  (472 422)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 422)  (474 422)  LC_3 Logic Functioning bit
 (37 6)  (475 422)  (475 422)  LC_3 Logic Functioning bit
 (38 6)  (476 422)  (476 422)  LC_3 Logic Functioning bit
 (39 6)  (477 422)  (477 422)  LC_3 Logic Functioning bit
 (40 6)  (478 422)  (478 422)  LC_3 Logic Functioning bit
 (42 6)  (480 422)  (480 422)  LC_3 Logic Functioning bit
 (8 7)  (446 423)  (446 423)  routing T_9_26.sp4_h_l_41 <X> T_9_26.sp4_v_t_41
 (17 7)  (455 423)  (455 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (465 423)  (465 423)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 423)  (466 423)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 423)  (467 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 423)  (469 423)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 423)  (474 423)  LC_3 Logic Functioning bit
 (37 7)  (475 423)  (475 423)  LC_3 Logic Functioning bit
 (38 7)  (476 423)  (476 423)  LC_3 Logic Functioning bit
 (39 7)  (477 423)  (477 423)  LC_3 Logic Functioning bit
 (41 7)  (479 423)  (479 423)  LC_3 Logic Functioning bit
 (43 7)  (481 423)  (481 423)  LC_3 Logic Functioning bit
 (48 7)  (486 423)  (486 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (453 424)  (453 424)  routing T_9_26.sp4_h_r_41 <X> T_9_26.lc_trk_g2_1
 (16 8)  (454 424)  (454 424)  routing T_9_26.sp4_h_r_41 <X> T_9_26.lc_trk_g2_1
 (17 8)  (455 424)  (455 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (456 424)  (456 424)  routing T_9_26.sp4_h_r_41 <X> T_9_26.lc_trk_g2_1
 (25 8)  (463 424)  (463 424)  routing T_9_26.sp12_v_t_1 <X> T_9_26.lc_trk_g2_2
 (26 8)  (464 424)  (464 424)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 424)  (466 424)  routing T_9_26.lc_trk_g2_1 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 424)  (467 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 424)  (469 424)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 424)  (470 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 424)  (472 424)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 424)  (474 424)  LC_4 Logic Functioning bit
 (37 8)  (475 424)  (475 424)  LC_4 Logic Functioning bit
 (38 8)  (476 424)  (476 424)  LC_4 Logic Functioning bit
 (39 8)  (477 424)  (477 424)  LC_4 Logic Functioning bit
 (41 8)  (479 424)  (479 424)  LC_4 Logic Functioning bit
 (43 8)  (481 424)  (481 424)  LC_4 Logic Functioning bit
 (45 8)  (483 424)  (483 424)  LC_4 Logic Functioning bit
 (11 9)  (449 425)  (449 425)  routing T_9_26.sp4_h_l_45 <X> T_9_26.sp4_h_r_8
 (14 9)  (452 425)  (452 425)  routing T_9_26.sp4_h_r_24 <X> T_9_26.lc_trk_g2_0
 (15 9)  (453 425)  (453 425)  routing T_9_26.sp4_h_r_24 <X> T_9_26.lc_trk_g2_0
 (16 9)  (454 425)  (454 425)  routing T_9_26.sp4_h_r_24 <X> T_9_26.lc_trk_g2_0
 (17 9)  (455 425)  (455 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (456 425)  (456 425)  routing T_9_26.sp4_h_r_41 <X> T_9_26.lc_trk_g2_1
 (22 9)  (460 425)  (460 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (462 425)  (462 425)  routing T_9_26.sp12_v_t_1 <X> T_9_26.lc_trk_g2_2
 (25 9)  (463 425)  (463 425)  routing T_9_26.sp12_v_t_1 <X> T_9_26.lc_trk_g2_2
 (26 9)  (464 425)  (464 425)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 425)  (465 425)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 425)  (466 425)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 425)  (467 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (475 425)  (475 425)  LC_4 Logic Functioning bit
 (39 9)  (477 425)  (477 425)  LC_4 Logic Functioning bit
 (48 9)  (486 425)  (486 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (452 426)  (452 426)  routing T_9_26.sp12_v_t_3 <X> T_9_26.lc_trk_g2_4
 (21 10)  (459 426)  (459 426)  routing T_9_26.sp12_v_b_7 <X> T_9_26.lc_trk_g2_7
 (22 10)  (460 426)  (460 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (462 426)  (462 426)  routing T_9_26.sp12_v_b_7 <X> T_9_26.lc_trk_g2_7
 (28 10)  (466 426)  (466 426)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 426)  (467 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 426)  (468 426)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 426)  (469 426)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 426)  (472 426)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 426)  (474 426)  LC_5 Logic Functioning bit
 (37 10)  (475 426)  (475 426)  LC_5 Logic Functioning bit
 (38 10)  (476 426)  (476 426)  LC_5 Logic Functioning bit
 (39 10)  (477 426)  (477 426)  LC_5 Logic Functioning bit
 (41 10)  (479 426)  (479 426)  LC_5 Logic Functioning bit
 (43 10)  (481 426)  (481 426)  LC_5 Logic Functioning bit
 (45 10)  (483 426)  (483 426)  LC_5 Logic Functioning bit
 (52 10)  (490 426)  (490 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (452 427)  (452 427)  routing T_9_26.sp12_v_t_3 <X> T_9_26.lc_trk_g2_4
 (15 11)  (453 427)  (453 427)  routing T_9_26.sp12_v_t_3 <X> T_9_26.lc_trk_g2_4
 (17 11)  (455 427)  (455 427)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (21 11)  (459 427)  (459 427)  routing T_9_26.sp12_v_b_7 <X> T_9_26.lc_trk_g2_7
 (28 11)  (466 427)  (466 427)  routing T_9_26.lc_trk_g2_1 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 427)  (467 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 427)  (474 427)  LC_5 Logic Functioning bit
 (38 11)  (476 427)  (476 427)  LC_5 Logic Functioning bit
 (11 12)  (449 428)  (449 428)  routing T_9_26.sp4_v_t_45 <X> T_9_26.sp4_v_b_11
 (14 12)  (452 428)  (452 428)  routing T_9_26.sp4_v_b_24 <X> T_9_26.lc_trk_g3_0
 (15 12)  (453 428)  (453 428)  routing T_9_26.sp4_h_r_41 <X> T_9_26.lc_trk_g3_1
 (16 12)  (454 428)  (454 428)  routing T_9_26.sp4_h_r_41 <X> T_9_26.lc_trk_g3_1
 (17 12)  (455 428)  (455 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (456 428)  (456 428)  routing T_9_26.sp4_h_r_41 <X> T_9_26.lc_trk_g3_1
 (28 12)  (466 428)  (466 428)  routing T_9_26.lc_trk_g2_1 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 428)  (467 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 428)  (469 428)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 428)  (470 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 428)  (471 428)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 428)  (472 428)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 428)  (474 428)  LC_6 Logic Functioning bit
 (37 12)  (475 428)  (475 428)  LC_6 Logic Functioning bit
 (38 12)  (476 428)  (476 428)  LC_6 Logic Functioning bit
 (39 12)  (477 428)  (477 428)  LC_6 Logic Functioning bit
 (41 12)  (479 428)  (479 428)  LC_6 Logic Functioning bit
 (43 12)  (481 428)  (481 428)  LC_6 Logic Functioning bit
 (45 12)  (483 428)  (483 428)  LC_6 Logic Functioning bit
 (52 12)  (490 428)  (490 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (9 13)  (447 429)  (447 429)  routing T_9_26.sp4_v_t_47 <X> T_9_26.sp4_v_b_10
 (12 13)  (450 429)  (450 429)  routing T_9_26.sp4_v_t_45 <X> T_9_26.sp4_v_b_11
 (13 13)  (451 429)  (451 429)  routing T_9_26.sp4_v_t_43 <X> T_9_26.sp4_h_r_11
 (16 13)  (454 429)  (454 429)  routing T_9_26.sp4_v_b_24 <X> T_9_26.lc_trk_g3_0
 (17 13)  (455 429)  (455 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (456 429)  (456 429)  routing T_9_26.sp4_h_r_41 <X> T_9_26.lc_trk_g3_1
 (22 13)  (460 429)  (460 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (464 429)  (464 429)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 429)  (466 429)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 429)  (467 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 429)  (469 429)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 429)  (475 429)  LC_6 Logic Functioning bit
 (39 13)  (477 429)  (477 429)  LC_6 Logic Functioning bit
 (4 14)  (442 430)  (442 430)  routing T_9_26.sp4_v_b_9 <X> T_9_26.sp4_v_t_44
 (14 14)  (452 430)  (452 430)  routing T_9_26.sp4_v_t_17 <X> T_9_26.lc_trk_g3_4
 (17 14)  (455 430)  (455 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (459 430)  (459 430)  routing T_9_26.wire_logic_cluster/lc_7/out <X> T_9_26.lc_trk_g3_7
 (22 14)  (460 430)  (460 430)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (463 430)  (463 430)  routing T_9_26.wire_logic_cluster/lc_6/out <X> T_9_26.lc_trk_g3_6
 (26 14)  (464 430)  (464 430)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 430)  (465 430)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 430)  (466 430)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 430)  (467 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 430)  (469 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 430)  (470 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 430)  (471 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 430)  (472 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 430)  (474 430)  LC_7 Logic Functioning bit
 (37 14)  (475 430)  (475 430)  LC_7 Logic Functioning bit
 (38 14)  (476 430)  (476 430)  LC_7 Logic Functioning bit
 (39 14)  (477 430)  (477 430)  LC_7 Logic Functioning bit
 (41 14)  (479 430)  (479 430)  LC_7 Logic Functioning bit
 (43 14)  (481 430)  (481 430)  LC_7 Logic Functioning bit
 (45 14)  (483 430)  (483 430)  LC_7 Logic Functioning bit
 (52 14)  (490 430)  (490 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (16 15)  (454 431)  (454 431)  routing T_9_26.sp4_v_t_17 <X> T_9_26.lc_trk_g3_4
 (17 15)  (455 431)  (455 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (460 431)  (460 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (464 431)  (464 431)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 431)  (466 431)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 431)  (467 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 431)  (469 431)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 431)  (475 431)  LC_7 Logic Functioning bit
 (39 15)  (477 431)  (477 431)  LC_7 Logic Functioning bit


LogicTile_10_26

 (13 0)  (505 416)  (505 416)  routing T_10_26.sp4_h_l_39 <X> T_10_26.sp4_v_b_2
 (14 0)  (506 416)  (506 416)  routing T_10_26.wire_logic_cluster/lc_0/out <X> T_10_26.lc_trk_g0_0
 (22 0)  (514 416)  (514 416)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (515 416)  (515 416)  routing T_10_26.sp12_h_r_11 <X> T_10_26.lc_trk_g0_3
 (25 0)  (517 416)  (517 416)  routing T_10_26.wire_logic_cluster/lc_2/out <X> T_10_26.lc_trk_g0_2
 (27 0)  (519 416)  (519 416)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 416)  (521 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 416)  (524 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 416)  (528 416)  LC_0 Logic Functioning bit
 (39 0)  (531 416)  (531 416)  LC_0 Logic Functioning bit
 (41 0)  (533 416)  (533 416)  LC_0 Logic Functioning bit
 (42 0)  (534 416)  (534 416)  LC_0 Logic Functioning bit
 (44 0)  (536 416)  (536 416)  LC_0 Logic Functioning bit
 (45 0)  (537 416)  (537 416)  LC_0 Logic Functioning bit
 (47 0)  (539 416)  (539 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (504 417)  (504 417)  routing T_10_26.sp4_h_l_39 <X> T_10_26.sp4_v_b_2
 (17 1)  (509 417)  (509 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (514 417)  (514 417)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (524 417)  (524 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 417)  (528 417)  LC_0 Logic Functioning bit
 (39 1)  (531 417)  (531 417)  LC_0 Logic Functioning bit
 (41 1)  (533 417)  (533 417)  LC_0 Logic Functioning bit
 (42 1)  (534 417)  (534 417)  LC_0 Logic Functioning bit
 (49 1)  (541 417)  (541 417)  Carry_In_Mux bit 

 (0 2)  (492 418)  (492 418)  routing T_10_26.glb_netwk_3 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (2 2)  (494 418)  (494 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (501 418)  (501 418)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_h_l_36
 (17 2)  (509 418)  (509 418)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 418)  (510 418)  routing T_10_26.wire_logic_cluster/lc_5/out <X> T_10_26.lc_trk_g0_5
 (19 2)  (511 418)  (511 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (519 418)  (519 418)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 418)  (521 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 418)  (524 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 418)  (528 418)  LC_1 Logic Functioning bit
 (39 2)  (531 418)  (531 418)  LC_1 Logic Functioning bit
 (41 2)  (533 418)  (533 418)  LC_1 Logic Functioning bit
 (42 2)  (534 418)  (534 418)  LC_1 Logic Functioning bit
 (44 2)  (536 418)  (536 418)  LC_1 Logic Functioning bit
 (45 2)  (537 418)  (537 418)  LC_1 Logic Functioning bit
 (0 3)  (492 419)  (492 419)  routing T_10_26.glb_netwk_3 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (30 3)  (522 419)  (522 419)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 419)  (524 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 419)  (525 419)  routing T_10_26.lc_trk_g2_1 <X> T_10_26.input_2_1
 (36 3)  (528 419)  (528 419)  LC_1 Logic Functioning bit
 (39 3)  (531 419)  (531 419)  LC_1 Logic Functioning bit
 (41 3)  (533 419)  (533 419)  LC_1 Logic Functioning bit
 (42 3)  (534 419)  (534 419)  LC_1 Logic Functioning bit
 (47 3)  (539 419)  (539 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (506 420)  (506 420)  routing T_10_26.sp4_h_l_5 <X> T_10_26.lc_trk_g1_0
 (21 4)  (513 420)  (513 420)  routing T_10_26.sp4_v_b_11 <X> T_10_26.lc_trk_g1_3
 (22 4)  (514 420)  (514 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (515 420)  (515 420)  routing T_10_26.sp4_v_b_11 <X> T_10_26.lc_trk_g1_3
 (25 4)  (517 420)  (517 420)  routing T_10_26.sp4_h_r_10 <X> T_10_26.lc_trk_g1_2
 (29 4)  (521 420)  (521 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 420)  (524 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 420)  (528 420)  LC_2 Logic Functioning bit
 (39 4)  (531 420)  (531 420)  LC_2 Logic Functioning bit
 (41 4)  (533 420)  (533 420)  LC_2 Logic Functioning bit
 (42 4)  (534 420)  (534 420)  LC_2 Logic Functioning bit
 (44 4)  (536 420)  (536 420)  LC_2 Logic Functioning bit
 (45 4)  (537 420)  (537 420)  LC_2 Logic Functioning bit
 (3 5)  (495 421)  (495 421)  routing T_10_26.sp12_h_l_23 <X> T_10_26.sp12_h_r_0
 (8 5)  (500 421)  (500 421)  routing T_10_26.sp4_h_l_41 <X> T_10_26.sp4_v_b_4
 (9 5)  (501 421)  (501 421)  routing T_10_26.sp4_h_l_41 <X> T_10_26.sp4_v_b_4
 (14 5)  (506 421)  (506 421)  routing T_10_26.sp4_h_l_5 <X> T_10_26.lc_trk_g1_0
 (15 5)  (507 421)  (507 421)  routing T_10_26.sp4_h_l_5 <X> T_10_26.lc_trk_g1_0
 (16 5)  (508 421)  (508 421)  routing T_10_26.sp4_h_l_5 <X> T_10_26.lc_trk_g1_0
 (17 5)  (509 421)  (509 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (513 421)  (513 421)  routing T_10_26.sp4_v_b_11 <X> T_10_26.lc_trk_g1_3
 (22 5)  (514 421)  (514 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (515 421)  (515 421)  routing T_10_26.sp4_h_r_10 <X> T_10_26.lc_trk_g1_2
 (24 5)  (516 421)  (516 421)  routing T_10_26.sp4_h_r_10 <X> T_10_26.lc_trk_g1_2
 (30 5)  (522 421)  (522 421)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 421)  (524 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 421)  (527 421)  routing T_10_26.lc_trk_g0_2 <X> T_10_26.input_2_2
 (36 5)  (528 421)  (528 421)  LC_2 Logic Functioning bit
 (39 5)  (531 421)  (531 421)  LC_2 Logic Functioning bit
 (41 5)  (533 421)  (533 421)  LC_2 Logic Functioning bit
 (42 5)  (534 421)  (534 421)  LC_2 Logic Functioning bit
 (51 5)  (543 421)  (543 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (507 422)  (507 422)  routing T_10_26.sp4_h_r_21 <X> T_10_26.lc_trk_g1_5
 (16 6)  (508 422)  (508 422)  routing T_10_26.sp4_h_r_21 <X> T_10_26.lc_trk_g1_5
 (17 6)  (509 422)  (509 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 422)  (510 422)  routing T_10_26.sp4_h_r_21 <X> T_10_26.lc_trk_g1_5
 (22 6)  (514 422)  (514 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (519 422)  (519 422)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 422)  (520 422)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 422)  (521 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 422)  (522 422)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 422)  (524 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 422)  (528 422)  LC_3 Logic Functioning bit
 (39 6)  (531 422)  (531 422)  LC_3 Logic Functioning bit
 (41 6)  (533 422)  (533 422)  LC_3 Logic Functioning bit
 (42 6)  (534 422)  (534 422)  LC_3 Logic Functioning bit
 (44 6)  (536 422)  (536 422)  LC_3 Logic Functioning bit
 (45 6)  (537 422)  (537 422)  LC_3 Logic Functioning bit
 (51 6)  (543 422)  (543 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (11 7)  (503 423)  (503 423)  routing T_10_26.sp4_h_r_5 <X> T_10_26.sp4_h_l_40
 (18 7)  (510 423)  (510 423)  routing T_10_26.sp4_h_r_21 <X> T_10_26.lc_trk_g1_5
 (21 7)  (513 423)  (513 423)  routing T_10_26.sp4_r_v_b_31 <X> T_10_26.lc_trk_g1_7
 (32 7)  (524 423)  (524 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (525 423)  (525 423)  routing T_10_26.lc_trk_g2_3 <X> T_10_26.input_2_3
 (35 7)  (527 423)  (527 423)  routing T_10_26.lc_trk_g2_3 <X> T_10_26.input_2_3
 (36 7)  (528 423)  (528 423)  LC_3 Logic Functioning bit
 (39 7)  (531 423)  (531 423)  LC_3 Logic Functioning bit
 (41 7)  (533 423)  (533 423)  LC_3 Logic Functioning bit
 (42 7)  (534 423)  (534 423)  LC_3 Logic Functioning bit
 (4 8)  (496 424)  (496 424)  routing T_10_26.sp4_h_l_43 <X> T_10_26.sp4_v_b_6
 (17 8)  (509 424)  (509 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 424)  (510 424)  routing T_10_26.wire_logic_cluster/lc_1/out <X> T_10_26.lc_trk_g2_1
 (21 8)  (513 424)  (513 424)  routing T_10_26.wire_logic_cluster/lc_3/out <X> T_10_26.lc_trk_g2_3
 (22 8)  (514 424)  (514 424)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (519 424)  (519 424)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 424)  (521 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 424)  (524 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (527 424)  (527 424)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.input_2_4
 (36 8)  (528 424)  (528 424)  LC_4 Logic Functioning bit
 (39 8)  (531 424)  (531 424)  LC_4 Logic Functioning bit
 (41 8)  (533 424)  (533 424)  LC_4 Logic Functioning bit
 (42 8)  (534 424)  (534 424)  LC_4 Logic Functioning bit
 (44 8)  (536 424)  (536 424)  LC_4 Logic Functioning bit
 (45 8)  (537 424)  (537 424)  LC_4 Logic Functioning bit
 (5 9)  (497 425)  (497 425)  routing T_10_26.sp4_h_l_43 <X> T_10_26.sp4_v_b_6
 (30 9)  (522 425)  (522 425)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 425)  (524 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 425)  (525 425)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.input_2_4
 (36 9)  (528 425)  (528 425)  LC_4 Logic Functioning bit
 (39 9)  (531 425)  (531 425)  LC_4 Logic Functioning bit
 (41 9)  (533 425)  (533 425)  LC_4 Logic Functioning bit
 (42 9)  (534 425)  (534 425)  LC_4 Logic Functioning bit
 (53 9)  (545 425)  (545 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (506 426)  (506 426)  routing T_10_26.wire_logic_cluster/lc_4/out <X> T_10_26.lc_trk_g2_4
 (16 10)  (508 426)  (508 426)  routing T_10_26.sp4_v_t_16 <X> T_10_26.lc_trk_g2_5
 (17 10)  (509 426)  (509 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 426)  (510 426)  routing T_10_26.sp4_v_t_16 <X> T_10_26.lc_trk_g2_5
 (21 10)  (513 426)  (513 426)  routing T_10_26.wire_logic_cluster/lc_7/out <X> T_10_26.lc_trk_g2_7
 (22 10)  (514 426)  (514 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 426)  (517 426)  routing T_10_26.wire_logic_cluster/lc_6/out <X> T_10_26.lc_trk_g2_6
 (27 10)  (519 426)  (519 426)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 426)  (521 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 426)  (522 426)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 426)  (524 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (527 426)  (527 426)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.input_2_5
 (36 10)  (528 426)  (528 426)  LC_5 Logic Functioning bit
 (39 10)  (531 426)  (531 426)  LC_5 Logic Functioning bit
 (41 10)  (533 426)  (533 426)  LC_5 Logic Functioning bit
 (42 10)  (534 426)  (534 426)  LC_5 Logic Functioning bit
 (44 10)  (536 426)  (536 426)  LC_5 Logic Functioning bit
 (45 10)  (537 426)  (537 426)  LC_5 Logic Functioning bit
 (47 10)  (539 426)  (539 426)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (509 427)  (509 427)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (514 427)  (514 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (524 427)  (524 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 427)  (528 427)  LC_5 Logic Functioning bit
 (39 11)  (531 427)  (531 427)  LC_5 Logic Functioning bit
 (41 11)  (533 427)  (533 427)  LC_5 Logic Functioning bit
 (42 11)  (534 427)  (534 427)  LC_5 Logic Functioning bit
 (9 12)  (501 428)  (501 428)  routing T_10_26.sp4_h_l_42 <X> T_10_26.sp4_h_r_10
 (10 12)  (502 428)  (502 428)  routing T_10_26.sp4_h_l_42 <X> T_10_26.sp4_h_r_10
 (13 12)  (505 428)  (505 428)  routing T_10_26.sp4_h_l_46 <X> T_10_26.sp4_v_b_11
 (28 12)  (520 428)  (520 428)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 428)  (521 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 428)  (522 428)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 428)  (524 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (527 428)  (527 428)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.input_2_6
 (36 12)  (528 428)  (528 428)  LC_6 Logic Functioning bit
 (39 12)  (531 428)  (531 428)  LC_6 Logic Functioning bit
 (41 12)  (533 428)  (533 428)  LC_6 Logic Functioning bit
 (42 12)  (534 428)  (534 428)  LC_6 Logic Functioning bit
 (44 12)  (536 428)  (536 428)  LC_6 Logic Functioning bit
 (45 12)  (537 428)  (537 428)  LC_6 Logic Functioning bit
 (8 13)  (500 429)  (500 429)  routing T_10_26.sp4_h_l_47 <X> T_10_26.sp4_v_b_10
 (9 13)  (501 429)  (501 429)  routing T_10_26.sp4_h_l_47 <X> T_10_26.sp4_v_b_10
 (12 13)  (504 429)  (504 429)  routing T_10_26.sp4_h_l_46 <X> T_10_26.sp4_v_b_11
 (32 13)  (524 429)  (524 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 429)  (525 429)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.input_2_6
 (35 13)  (527 429)  (527 429)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.input_2_6
 (36 13)  (528 429)  (528 429)  LC_6 Logic Functioning bit
 (39 13)  (531 429)  (531 429)  LC_6 Logic Functioning bit
 (41 13)  (533 429)  (533 429)  LC_6 Logic Functioning bit
 (42 13)  (534 429)  (534 429)  LC_6 Logic Functioning bit
 (47 13)  (539 429)  (539 429)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (4 14)  (496 430)  (496 430)  routing T_10_26.sp4_v_b_9 <X> T_10_26.sp4_v_t_44
 (5 14)  (497 430)  (497 430)  routing T_10_26.sp4_v_b_9 <X> T_10_26.sp4_h_l_44
 (16 14)  (508 430)  (508 430)  routing T_10_26.sp12_v_b_21 <X> T_10_26.lc_trk_g3_5
 (17 14)  (509 430)  (509 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (27 14)  (519 430)  (519 430)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 430)  (522 430)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (527 430)  (527 430)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.input_2_7
 (36 14)  (528 430)  (528 430)  LC_7 Logic Functioning bit
 (39 14)  (531 430)  (531 430)  LC_7 Logic Functioning bit
 (41 14)  (533 430)  (533 430)  LC_7 Logic Functioning bit
 (42 14)  (534 430)  (534 430)  LC_7 Logic Functioning bit
 (44 14)  (536 430)  (536 430)  LC_7 Logic Functioning bit
 (45 14)  (537 430)  (537 430)  LC_7 Logic Functioning bit
 (3 15)  (495 431)  (495 431)  routing T_10_26.sp12_h_l_22 <X> T_10_26.sp12_v_t_22
 (18 15)  (510 431)  (510 431)  routing T_10_26.sp12_v_b_21 <X> T_10_26.lc_trk_g3_5
 (30 15)  (522 431)  (522 431)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 431)  (524 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 431)  (525 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.input_2_7
 (35 15)  (527 431)  (527 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.input_2_7
 (36 15)  (528 431)  (528 431)  LC_7 Logic Functioning bit
 (39 15)  (531 431)  (531 431)  LC_7 Logic Functioning bit
 (41 15)  (533 431)  (533 431)  LC_7 Logic Functioning bit
 (42 15)  (534 431)  (534 431)  LC_7 Logic Functioning bit
 (46 15)  (538 431)  (538 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_26

 (11 0)  (557 416)  (557 416)  routing T_11_26.sp4_h_l_45 <X> T_11_26.sp4_v_b_2
 (13 0)  (559 416)  (559 416)  routing T_11_26.sp4_h_l_45 <X> T_11_26.sp4_v_b_2
 (17 0)  (563 416)  (563 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 416)  (564 416)  routing T_11_26.wire_logic_cluster/lc_1/out <X> T_11_26.lc_trk_g0_1
 (22 0)  (568 416)  (568 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 416)  (569 416)  routing T_11_26.sp4_v_b_19 <X> T_11_26.lc_trk_g0_3
 (24 0)  (570 416)  (570 416)  routing T_11_26.sp4_v_b_19 <X> T_11_26.lc_trk_g0_3
 (29 0)  (575 416)  (575 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 416)  (577 416)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 416)  (580 416)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 416)  (581 416)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.input_2_0
 (36 0)  (582 416)  (582 416)  LC_0 Logic Functioning bit
 (38 0)  (584 416)  (584 416)  LC_0 Logic Functioning bit
 (41 0)  (587 416)  (587 416)  LC_0 Logic Functioning bit
 (46 0)  (592 416)  (592 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (558 417)  (558 417)  routing T_11_26.sp4_h_l_45 <X> T_11_26.sp4_v_b_2
 (22 1)  (568 417)  (568 417)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 417)  (570 417)  routing T_11_26.bot_op_2 <X> T_11_26.lc_trk_g0_2
 (26 1)  (572 417)  (572 417)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 417)  (573 417)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 417)  (575 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 417)  (576 417)  routing T_11_26.lc_trk_g0_3 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 417)  (577 417)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 417)  (578 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (580 417)  (580 417)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.input_2_0
 (35 1)  (581 417)  (581 417)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.input_2_0
 (37 1)  (583 417)  (583 417)  LC_0 Logic Functioning bit
 (39 1)  (585 417)  (585 417)  LC_0 Logic Functioning bit
 (0 2)  (546 418)  (546 418)  routing T_11_26.glb_netwk_3 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (2 2)  (548 418)  (548 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (557 418)  (557 418)  routing T_11_26.sp4_h_l_44 <X> T_11_26.sp4_v_t_39
 (15 2)  (561 418)  (561 418)  routing T_11_26.sp4_h_r_13 <X> T_11_26.lc_trk_g0_5
 (16 2)  (562 418)  (562 418)  routing T_11_26.sp4_h_r_13 <X> T_11_26.lc_trk_g0_5
 (17 2)  (563 418)  (563 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (564 418)  (564 418)  routing T_11_26.sp4_h_r_13 <X> T_11_26.lc_trk_g0_5
 (27 2)  (573 418)  (573 418)  routing T_11_26.lc_trk_g1_1 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 418)  (575 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 418)  (578 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 418)  (579 418)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 418)  (580 418)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 418)  (582 418)  LC_1 Logic Functioning bit
 (38 2)  (584 418)  (584 418)  LC_1 Logic Functioning bit
 (41 2)  (587 418)  (587 418)  LC_1 Logic Functioning bit
 (45 2)  (591 418)  (591 418)  LC_1 Logic Functioning bit
 (46 2)  (592 418)  (592 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (598 418)  (598 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (546 419)  (546 419)  routing T_11_26.glb_netwk_3 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (4 3)  (550 419)  (550 419)  routing T_11_26.sp4_v_b_7 <X> T_11_26.sp4_h_l_37
 (29 3)  (575 419)  (575 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 419)  (577 419)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 419)  (578 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 419)  (579 419)  routing T_11_26.lc_trk_g2_1 <X> T_11_26.input_2_1
 (36 3)  (582 419)  (582 419)  LC_1 Logic Functioning bit
 (39 3)  (585 419)  (585 419)  LC_1 Logic Functioning bit
 (40 3)  (586 419)  (586 419)  LC_1 Logic Functioning bit
 (46 3)  (592 419)  (592 419)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (593 419)  (593 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (12 4)  (558 420)  (558 420)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_h_r_5
 (13 4)  (559 420)  (559 420)  routing T_11_26.sp4_h_l_40 <X> T_11_26.sp4_v_b_5
 (15 4)  (561 420)  (561 420)  routing T_11_26.sp4_h_r_9 <X> T_11_26.lc_trk_g1_1
 (16 4)  (562 420)  (562 420)  routing T_11_26.sp4_h_r_9 <X> T_11_26.lc_trk_g1_1
 (17 4)  (563 420)  (563 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 420)  (564 420)  routing T_11_26.sp4_h_r_9 <X> T_11_26.lc_trk_g1_1
 (21 4)  (567 420)  (567 420)  routing T_11_26.sp12_h_r_3 <X> T_11_26.lc_trk_g1_3
 (22 4)  (568 420)  (568 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (570 420)  (570 420)  routing T_11_26.sp12_h_r_3 <X> T_11_26.lc_trk_g1_3
 (25 4)  (571 420)  (571 420)  routing T_11_26.sp4_v_b_10 <X> T_11_26.lc_trk_g1_2
 (26 4)  (572 420)  (572 420)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 420)  (573 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 420)  (574 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 420)  (575 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 420)  (577 420)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 420)  (579 420)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 420)  (580 420)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (37 4)  (583 420)  (583 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (39 4)  (585 420)  (585 420)  LC_2 Logic Functioning bit
 (4 5)  (550 421)  (550 421)  routing T_11_26.sp4_v_t_47 <X> T_11_26.sp4_h_r_3
 (12 5)  (558 421)  (558 421)  routing T_11_26.sp4_h_l_40 <X> T_11_26.sp4_v_b_5
 (21 5)  (567 421)  (567 421)  routing T_11_26.sp12_h_r_3 <X> T_11_26.lc_trk_g1_3
 (22 5)  (568 421)  (568 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 421)  (569 421)  routing T_11_26.sp4_v_b_10 <X> T_11_26.lc_trk_g1_2
 (25 5)  (571 421)  (571 421)  routing T_11_26.sp4_v_b_10 <X> T_11_26.lc_trk_g1_2
 (26 5)  (572 421)  (572 421)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 421)  (573 421)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 421)  (574 421)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 421)  (576 421)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (40 5)  (586 421)  (586 421)  LC_2 Logic Functioning bit
 (41 5)  (587 421)  (587 421)  LC_2 Logic Functioning bit
 (42 5)  (588 421)  (588 421)  LC_2 Logic Functioning bit
 (43 5)  (589 421)  (589 421)  LC_2 Logic Functioning bit
 (46 5)  (592 421)  (592 421)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (9 6)  (555 422)  (555 422)  routing T_11_26.sp4_v_b_4 <X> T_11_26.sp4_h_l_41
 (14 6)  (560 422)  (560 422)  routing T_11_26.wire_logic_cluster/lc_4/out <X> T_11_26.lc_trk_g1_4
 (15 6)  (561 422)  (561 422)  routing T_11_26.sp4_v_b_21 <X> T_11_26.lc_trk_g1_5
 (16 6)  (562 422)  (562 422)  routing T_11_26.sp4_v_b_21 <X> T_11_26.lc_trk_g1_5
 (17 6)  (563 422)  (563 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (567 422)  (567 422)  routing T_11_26.sp4_v_b_7 <X> T_11_26.lc_trk_g1_7
 (22 6)  (568 422)  (568 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (569 422)  (569 422)  routing T_11_26.sp4_v_b_7 <X> T_11_26.lc_trk_g1_7
 (25 6)  (571 422)  (571 422)  routing T_11_26.sp4_v_b_6 <X> T_11_26.lc_trk_g1_6
 (28 6)  (574 422)  (574 422)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 422)  (575 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 422)  (576 422)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 422)  (578 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 422)  (579 422)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 422)  (580 422)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 422)  (582 422)  LC_3 Logic Functioning bit
 (38 6)  (584 422)  (584 422)  LC_3 Logic Functioning bit
 (41 6)  (587 422)  (587 422)  LC_3 Logic Functioning bit
 (45 6)  (591 422)  (591 422)  LC_3 Logic Functioning bit
 (46 6)  (592 422)  (592 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (550 423)  (550 423)  routing T_11_26.sp4_h_r_7 <X> T_11_26.sp4_h_l_38
 (6 7)  (552 423)  (552 423)  routing T_11_26.sp4_h_r_7 <X> T_11_26.sp4_h_l_38
 (17 7)  (563 423)  (563 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (568 423)  (568 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (569 423)  (569 423)  routing T_11_26.sp4_v_b_6 <X> T_11_26.lc_trk_g1_6
 (26 7)  (572 423)  (572 423)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 423)  (574 423)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 423)  (575 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 423)  (576 423)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 423)  (577 423)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 423)  (578 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (579 423)  (579 423)  routing T_11_26.lc_trk_g2_1 <X> T_11_26.input_2_3
 (36 7)  (582 423)  (582 423)  LC_3 Logic Functioning bit
 (39 7)  (585 423)  (585 423)  LC_3 Logic Functioning bit
 (40 7)  (586 423)  (586 423)  LC_3 Logic Functioning bit
 (5 8)  (551 424)  (551 424)  routing T_11_26.sp4_v_t_43 <X> T_11_26.sp4_h_r_6
 (9 8)  (555 424)  (555 424)  routing T_11_26.sp4_h_l_41 <X> T_11_26.sp4_h_r_7
 (10 8)  (556 424)  (556 424)  routing T_11_26.sp4_h_l_41 <X> T_11_26.sp4_h_r_7
 (16 8)  (562 424)  (562 424)  routing T_11_26.sp4_v_t_12 <X> T_11_26.lc_trk_g2_1
 (17 8)  (563 424)  (563 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 424)  (564 424)  routing T_11_26.sp4_v_t_12 <X> T_11_26.lc_trk_g2_1
 (21 8)  (567 424)  (567 424)  routing T_11_26.wire_logic_cluster/lc_3/out <X> T_11_26.lc_trk_g2_3
 (22 8)  (568 424)  (568 424)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (571 424)  (571 424)  routing T_11_26.bnl_op_2 <X> T_11_26.lc_trk_g2_2
 (31 8)  (577 424)  (577 424)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 424)  (580 424)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 424)  (582 424)  LC_4 Logic Functioning bit
 (38 8)  (584 424)  (584 424)  LC_4 Logic Functioning bit
 (39 8)  (585 424)  (585 424)  LC_4 Logic Functioning bit
 (43 8)  (589 424)  (589 424)  LC_4 Logic Functioning bit
 (45 8)  (591 424)  (591 424)  LC_4 Logic Functioning bit
 (51 8)  (597 424)  (597 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (568 425)  (568 425)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (571 425)  (571 425)  routing T_11_26.bnl_op_2 <X> T_11_26.lc_trk_g2_2
 (26 9)  (572 425)  (572 425)  routing T_11_26.lc_trk_g2_2 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 425)  (574 425)  routing T_11_26.lc_trk_g2_2 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 425)  (578 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (579 425)  (579 425)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.input_2_4
 (34 9)  (580 425)  (580 425)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.input_2_4
 (37 9)  (583 425)  (583 425)  LC_4 Logic Functioning bit
 (38 9)  (584 425)  (584 425)  LC_4 Logic Functioning bit
 (39 9)  (585 425)  (585 425)  LC_4 Logic Functioning bit
 (42 9)  (588 425)  (588 425)  LC_4 Logic Functioning bit
 (46 9)  (592 425)  (592 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (26 10)  (572 426)  (572 426)  routing T_11_26.lc_trk_g0_5 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 426)  (573 426)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 426)  (574 426)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 426)  (576 426)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 426)  (579 426)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 426)  (580 426)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 426)  (582 426)  LC_5 Logic Functioning bit
 (38 10)  (584 426)  (584 426)  LC_5 Logic Functioning bit
 (41 10)  (587 426)  (587 426)  LC_5 Logic Functioning bit
 (45 10)  (591 426)  (591 426)  LC_5 Logic Functioning bit
 (46 10)  (592 426)  (592 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (598 426)  (598 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (9 11)  (555 427)  (555 427)  routing T_11_26.sp4_v_b_11 <X> T_11_26.sp4_v_t_42
 (10 11)  (556 427)  (556 427)  routing T_11_26.sp4_v_b_11 <X> T_11_26.sp4_v_t_42
 (22 11)  (568 427)  (568 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 427)  (569 427)  routing T_11_26.sp4_h_r_30 <X> T_11_26.lc_trk_g2_6
 (24 11)  (570 427)  (570 427)  routing T_11_26.sp4_h_r_30 <X> T_11_26.lc_trk_g2_6
 (25 11)  (571 427)  (571 427)  routing T_11_26.sp4_h_r_30 <X> T_11_26.lc_trk_g2_6
 (29 11)  (575 427)  (575 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 427)  (577 427)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 427)  (578 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (579 427)  (579 427)  routing T_11_26.lc_trk_g2_1 <X> T_11_26.input_2_5
 (37 11)  (583 427)  (583 427)  LC_5 Logic Functioning bit
 (38 11)  (584 427)  (584 427)  LC_5 Logic Functioning bit
 (41 11)  (587 427)  (587 427)  LC_5 Logic Functioning bit
 (46 11)  (592 427)  (592 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (561 428)  (561 428)  routing T_11_26.tnr_op_1 <X> T_11_26.lc_trk_g3_1
 (17 12)  (563 428)  (563 428)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (568 428)  (568 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (573 428)  (573 428)  routing T_11_26.lc_trk_g1_2 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 428)  (575 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 428)  (577 428)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 428)  (578 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 428)  (579 428)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 428)  (580 428)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 428)  (582 428)  LC_6 Logic Functioning bit
 (37 12)  (583 428)  (583 428)  LC_6 Logic Functioning bit
 (38 12)  (584 428)  (584 428)  LC_6 Logic Functioning bit
 (39 12)  (585 428)  (585 428)  LC_6 Logic Functioning bit
 (41 12)  (587 428)  (587 428)  LC_6 Logic Functioning bit
 (43 12)  (589 428)  (589 428)  LC_6 Logic Functioning bit
 (45 12)  (591 428)  (591 428)  LC_6 Logic Functioning bit
 (47 12)  (593 428)  (593 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (557 429)  (557 429)  routing T_11_26.sp4_h_l_38 <X> T_11_26.sp4_h_r_11
 (13 13)  (559 429)  (559 429)  routing T_11_26.sp4_h_l_38 <X> T_11_26.sp4_h_r_11
 (21 13)  (567 429)  (567 429)  routing T_11_26.sp4_r_v_b_43 <X> T_11_26.lc_trk_g3_3
 (22 13)  (568 429)  (568 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 429)  (569 429)  routing T_11_26.sp4_v_b_42 <X> T_11_26.lc_trk_g3_2
 (24 13)  (570 429)  (570 429)  routing T_11_26.sp4_v_b_42 <X> T_11_26.lc_trk_g3_2
 (27 13)  (573 429)  (573 429)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 429)  (574 429)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 429)  (575 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 429)  (576 429)  routing T_11_26.lc_trk_g1_2 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 429)  (577 429)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 429)  (582 429)  LC_6 Logic Functioning bit
 (38 13)  (584 429)  (584 429)  LC_6 Logic Functioning bit
 (8 14)  (554 430)  (554 430)  routing T_11_26.sp4_v_t_47 <X> T_11_26.sp4_h_l_47
 (9 14)  (555 430)  (555 430)  routing T_11_26.sp4_v_t_47 <X> T_11_26.sp4_h_l_47
 (17 14)  (563 430)  (563 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 430)  (564 430)  routing T_11_26.wire_logic_cluster/lc_5/out <X> T_11_26.lc_trk_g3_5
 (22 14)  (568 430)  (568 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (571 430)  (571 430)  routing T_11_26.wire_logic_cluster/lc_6/out <X> T_11_26.lc_trk_g3_6
 (29 14)  (575 430)  (575 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 430)  (577 430)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 430)  (578 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 430)  (580 430)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 430)  (582 430)  LC_7 Logic Functioning bit
 (38 14)  (584 430)  (584 430)  LC_7 Logic Functioning bit
 (51 14)  (597 430)  (597 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (561 431)  (561 431)  routing T_11_26.sp4_v_t_33 <X> T_11_26.lc_trk_g3_4
 (16 15)  (562 431)  (562 431)  routing T_11_26.sp4_v_t_33 <X> T_11_26.lc_trk_g3_4
 (17 15)  (563 431)  (563 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (568 431)  (568 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (576 431)  (576 431)  routing T_11_26.lc_trk_g0_2 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 431)  (582 431)  LC_7 Logic Functioning bit
 (38 15)  (584 431)  (584 431)  LC_7 Logic Functioning bit


LogicTile_12_26

 (12 0)  (612 416)  (612 416)  routing T_12_26.sp4_v_t_39 <X> T_12_26.sp4_h_r_2
 (14 0)  (614 416)  (614 416)  routing T_12_26.sp4_h_r_8 <X> T_12_26.lc_trk_g0_0
 (21 0)  (621 416)  (621 416)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g0_3
 (22 0)  (622 416)  (622 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 416)  (623 416)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g0_3
 (24 0)  (624 416)  (624 416)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g0_3
 (25 0)  (625 416)  (625 416)  routing T_12_26.sp4_h_r_10 <X> T_12_26.lc_trk_g0_2
 (27 0)  (627 416)  (627 416)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 416)  (628 416)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 416)  (629 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 416)  (632 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 416)  (637 416)  LC_0 Logic Functioning bit
 (39 0)  (639 416)  (639 416)  LC_0 Logic Functioning bit
 (41 0)  (641 416)  (641 416)  LC_0 Logic Functioning bit
 (43 0)  (643 416)  (643 416)  LC_0 Logic Functioning bit
 (47 0)  (647 416)  (647 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (615 417)  (615 417)  routing T_12_26.sp4_h_r_8 <X> T_12_26.lc_trk_g0_0
 (16 1)  (616 417)  (616 417)  routing T_12_26.sp4_h_r_8 <X> T_12_26.lc_trk_g0_0
 (17 1)  (617 417)  (617 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (621 417)  (621 417)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g0_3
 (22 1)  (622 417)  (622 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 417)  (623 417)  routing T_12_26.sp4_h_r_10 <X> T_12_26.lc_trk_g0_2
 (24 1)  (624 417)  (624 417)  routing T_12_26.sp4_h_r_10 <X> T_12_26.lc_trk_g0_2
 (31 1)  (631 417)  (631 417)  routing T_12_26.lc_trk_g0_3 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 417)  (637 417)  LC_0 Logic Functioning bit
 (39 1)  (639 417)  (639 417)  LC_0 Logic Functioning bit
 (41 1)  (641 417)  (641 417)  LC_0 Logic Functioning bit
 (43 1)  (643 417)  (643 417)  LC_0 Logic Functioning bit
 (48 1)  (648 417)  (648 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 418)  (600 418)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 418)  (614 418)  routing T_12_26.lft_op_4 <X> T_12_26.lc_trk_g0_4
 (15 2)  (615 418)  (615 418)  routing T_12_26.lft_op_5 <X> T_12_26.lc_trk_g0_5
 (17 2)  (617 418)  (617 418)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 418)  (618 418)  routing T_12_26.lft_op_5 <X> T_12_26.lc_trk_g0_5
 (21 2)  (621 418)  (621 418)  routing T_12_26.wire_logic_cluster/lc_7/out <X> T_12_26.lc_trk_g0_7
 (22 2)  (622 418)  (622 418)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (0 3)  (600 419)  (600 419)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (15 3)  (615 419)  (615 419)  routing T_12_26.lft_op_4 <X> T_12_26.lc_trk_g0_4
 (17 3)  (617 419)  (617 419)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (622 419)  (622 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 419)  (623 419)  routing T_12_26.sp4_h_r_6 <X> T_12_26.lc_trk_g0_6
 (24 3)  (624 419)  (624 419)  routing T_12_26.sp4_h_r_6 <X> T_12_26.lc_trk_g0_6
 (25 3)  (625 419)  (625 419)  routing T_12_26.sp4_h_r_6 <X> T_12_26.lc_trk_g0_6
 (14 4)  (614 420)  (614 420)  routing T_12_26.sp12_h_r_0 <X> T_12_26.lc_trk_g1_0
 (21 4)  (621 420)  (621 420)  routing T_12_26.wire_logic_cluster/lc_3/out <X> T_12_26.lc_trk_g1_3
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (629 420)  (629 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 420)  (630 420)  routing T_12_26.lc_trk_g0_5 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 420)  (631 420)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 420)  (632 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 420)  (633 420)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (43 4)  (643 420)  (643 420)  LC_2 Logic Functioning bit
 (4 5)  (604 421)  (604 421)  routing T_12_26.sp4_v_t_47 <X> T_12_26.sp4_h_r_3
 (14 5)  (614 421)  (614 421)  routing T_12_26.sp12_h_r_0 <X> T_12_26.lc_trk_g1_0
 (15 5)  (615 421)  (615 421)  routing T_12_26.sp12_h_r_0 <X> T_12_26.lc_trk_g1_0
 (17 5)  (617 421)  (617 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (29 5)  (629 421)  (629 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 421)  (632 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 421)  (633 421)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.input_2_2
 (34 5)  (634 421)  (634 421)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.input_2_2
 (37 5)  (637 421)  (637 421)  LC_2 Logic Functioning bit
 (39 5)  (639 421)  (639 421)  LC_2 Logic Functioning bit
 (40 5)  (640 421)  (640 421)  LC_2 Logic Functioning bit
 (42 5)  (642 421)  (642 421)  LC_2 Logic Functioning bit
 (43 5)  (643 421)  (643 421)  LC_2 Logic Functioning bit
 (26 6)  (626 422)  (626 422)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 422)  (629 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 422)  (630 422)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 422)  (632 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 422)  (634 422)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 422)  (637 422)  LC_3 Logic Functioning bit
 (39 6)  (639 422)  (639 422)  LC_3 Logic Functioning bit
 (45 6)  (645 422)  (645 422)  LC_3 Logic Functioning bit
 (50 6)  (650 422)  (650 422)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (622 423)  (622 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 423)  (623 423)  routing T_12_26.sp4_v_b_22 <X> T_12_26.lc_trk_g1_6
 (24 7)  (624 423)  (624 423)  routing T_12_26.sp4_v_b_22 <X> T_12_26.lc_trk_g1_6
 (26 7)  (626 423)  (626 423)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 423)  (629 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 423)  (630 423)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 423)  (631 423)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 423)  (636 423)  LC_3 Logic Functioning bit
 (37 7)  (637 423)  (637 423)  LC_3 Logic Functioning bit
 (39 7)  (639 423)  (639 423)  LC_3 Logic Functioning bit
 (43 7)  (643 423)  (643 423)  LC_3 Logic Functioning bit
 (53 7)  (653 423)  (653 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 8)  (609 424)  (609 424)  routing T_12_26.sp4_v_t_42 <X> T_12_26.sp4_h_r_7
 (11 8)  (611 424)  (611 424)  routing T_12_26.sp4_v_t_40 <X> T_12_26.sp4_v_b_8
 (15 8)  (615 424)  (615 424)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (16 8)  (616 424)  (616 424)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (17 8)  (617 424)  (617 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 424)  (618 424)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (12 9)  (612 425)  (612 425)  routing T_12_26.sp4_v_t_40 <X> T_12_26.sp4_v_b_8
 (13 9)  (613 425)  (613 425)  routing T_12_26.sp4_v_t_38 <X> T_12_26.sp4_h_r_8
 (18 9)  (618 425)  (618 425)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (22 9)  (622 425)  (622 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 425)  (623 425)  routing T_12_26.sp4_h_l_15 <X> T_12_26.lc_trk_g2_2
 (24 9)  (624 425)  (624 425)  routing T_12_26.sp4_h_l_15 <X> T_12_26.lc_trk_g2_2
 (25 9)  (625 425)  (625 425)  routing T_12_26.sp4_h_l_15 <X> T_12_26.lc_trk_g2_2
 (15 10)  (615 426)  (615 426)  routing T_12_26.sp4_v_t_32 <X> T_12_26.lc_trk_g2_5
 (16 10)  (616 426)  (616 426)  routing T_12_26.sp4_v_t_32 <X> T_12_26.lc_trk_g2_5
 (17 10)  (617 426)  (617 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (622 426)  (622 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (623 426)  (623 426)  routing T_12_26.sp4_h_r_31 <X> T_12_26.lc_trk_g2_7
 (24 10)  (624 426)  (624 426)  routing T_12_26.sp4_h_r_31 <X> T_12_26.lc_trk_g2_7
 (26 10)  (626 426)  (626 426)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 426)  (629 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 426)  (630 426)  routing T_12_26.lc_trk_g0_4 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 426)  (632 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 426)  (636 426)  LC_5 Logic Functioning bit
 (38 10)  (638 426)  (638 426)  LC_5 Logic Functioning bit
 (41 10)  (641 426)  (641 426)  LC_5 Logic Functioning bit
 (43 10)  (643 426)  (643 426)  LC_5 Logic Functioning bit
 (21 11)  (621 427)  (621 427)  routing T_12_26.sp4_h_r_31 <X> T_12_26.lc_trk_g2_7
 (26 11)  (626 427)  (626 427)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 427)  (627 427)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 427)  (629 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 427)  (631 427)  routing T_12_26.lc_trk_g0_2 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 427)  (637 427)  LC_5 Logic Functioning bit
 (39 11)  (639 427)  (639 427)  LC_5 Logic Functioning bit
 (41 11)  (641 427)  (641 427)  LC_5 Logic Functioning bit
 (43 11)  (643 427)  (643 427)  LC_5 Logic Functioning bit
 (10 12)  (610 428)  (610 428)  routing T_12_26.sp4_v_t_40 <X> T_12_26.sp4_h_r_10
 (15 12)  (615 428)  (615 428)  routing T_12_26.sp4_h_r_33 <X> T_12_26.lc_trk_g3_1
 (16 12)  (616 428)  (616 428)  routing T_12_26.sp4_h_r_33 <X> T_12_26.lc_trk_g3_1
 (17 12)  (617 428)  (617 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 428)  (618 428)  routing T_12_26.sp4_h_r_33 <X> T_12_26.lc_trk_g3_1
 (22 12)  (622 428)  (622 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 428)  (623 428)  routing T_12_26.sp4_v_t_30 <X> T_12_26.lc_trk_g3_3
 (24 12)  (624 428)  (624 428)  routing T_12_26.sp4_v_t_30 <X> T_12_26.lc_trk_g3_3
 (27 12)  (627 428)  (627 428)  routing T_12_26.lc_trk_g1_0 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 428)  (631 428)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 428)  (633 428)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (42 12)  (642 428)  (642 428)  LC_6 Logic Functioning bit
 (43 12)  (643 428)  (643 428)  LC_6 Logic Functioning bit
 (50 12)  (650 428)  (650 428)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (613 429)  (613 429)  routing T_12_26.sp4_v_t_43 <X> T_12_26.sp4_h_r_11
 (16 13)  (616 429)  (616 429)  routing T_12_26.sp12_v_b_8 <X> T_12_26.lc_trk_g3_0
 (17 13)  (617 429)  (617 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (626 429)  (626 429)  routing T_12_26.lc_trk_g0_2 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 429)  (631 429)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 429)  (636 429)  LC_6 Logic Functioning bit
 (38 13)  (638 429)  (638 429)  LC_6 Logic Functioning bit
 (42 13)  (642 429)  (642 429)  LC_6 Logic Functioning bit
 (43 13)  (643 429)  (643 429)  LC_6 Logic Functioning bit
 (3 14)  (603 430)  (603 430)  routing T_12_26.sp12_h_r_1 <X> T_12_26.sp12_v_t_22
 (26 14)  (626 430)  (626 430)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 430)  (628 430)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 430)  (629 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 430)  (632 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 430)  (633 430)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 430)  (634 430)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 430)  (636 430)  LC_7 Logic Functioning bit
 (38 14)  (638 430)  (638 430)  LC_7 Logic Functioning bit
 (41 14)  (641 430)  (641 430)  LC_7 Logic Functioning bit
 (45 14)  (645 430)  (645 430)  LC_7 Logic Functioning bit
 (46 14)  (646 430)  (646 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (3 15)  (603 431)  (603 431)  routing T_12_26.sp12_h_r_1 <X> T_12_26.sp12_v_t_22
 (26 15)  (626 431)  (626 431)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 431)  (629 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 431)  (630 431)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 431)  (631 431)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 431)  (632 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 431)  (633 431)  routing T_12_26.lc_trk_g2_1 <X> T_12_26.input_2_7
 (36 15)  (636 431)  (636 431)  LC_7 Logic Functioning bit
 (39 15)  (639 431)  (639 431)  LC_7 Logic Functioning bit
 (40 15)  (640 431)  (640 431)  LC_7 Logic Functioning bit
 (48 15)  (648 431)  (648 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (651 431)  (651 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_26

 (14 0)  (668 416)  (668 416)  routing T_13_26.sp12_h_r_0 <X> T_13_26.lc_trk_g0_0
 (27 0)  (681 416)  (681 416)  routing T_13_26.lc_trk_g3_0 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 416)  (682 416)  routing T_13_26.lc_trk_g3_0 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 416)  (683 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 416)  (686 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 416)  (687 416)  routing T_13_26.lc_trk_g2_1 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 416)  (690 416)  LC_0 Logic Functioning bit
 (38 0)  (692 416)  (692 416)  LC_0 Logic Functioning bit
 (41 0)  (695 416)  (695 416)  LC_0 Logic Functioning bit
 (43 0)  (697 416)  (697 416)  LC_0 Logic Functioning bit
 (45 0)  (699 416)  (699 416)  LC_0 Logic Functioning bit
 (46 0)  (700 416)  (700 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (668 417)  (668 417)  routing T_13_26.sp12_h_r_0 <X> T_13_26.lc_trk_g0_0
 (15 1)  (669 417)  (669 417)  routing T_13_26.sp12_h_r_0 <X> T_13_26.lc_trk_g0_0
 (17 1)  (671 417)  (671 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (26 1)  (680 417)  (680 417)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 417)  (681 417)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 417)  (682 417)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 417)  (683 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 417)  (691 417)  LC_0 Logic Functioning bit
 (39 1)  (693 417)  (693 417)  LC_0 Logic Functioning bit
 (41 1)  (695 417)  (695 417)  LC_0 Logic Functioning bit
 (43 1)  (697 417)  (697 417)  LC_0 Logic Functioning bit
 (0 2)  (654 418)  (654 418)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (2 2)  (656 418)  (656 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (675 418)  (675 418)  routing T_13_26.sp4_h_l_10 <X> T_13_26.lc_trk_g0_7
 (22 2)  (676 418)  (676 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 418)  (677 418)  routing T_13_26.sp4_h_l_10 <X> T_13_26.lc_trk_g0_7
 (24 2)  (678 418)  (678 418)  routing T_13_26.sp4_h_l_10 <X> T_13_26.lc_trk_g0_7
 (26 2)  (680 418)  (680 418)  routing T_13_26.lc_trk_g0_7 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 418)  (681 418)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 418)  (682 418)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 418)  (683 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 418)  (684 418)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 418)  (686 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 418)  (687 418)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 418)  (689 418)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.input_2_1
 (36 2)  (690 418)  (690 418)  LC_1 Logic Functioning bit
 (38 2)  (692 418)  (692 418)  LC_1 Logic Functioning bit
 (41 2)  (695 418)  (695 418)  LC_1 Logic Functioning bit
 (42 2)  (696 418)  (696 418)  LC_1 Logic Functioning bit
 (43 2)  (697 418)  (697 418)  LC_1 Logic Functioning bit
 (0 3)  (654 419)  (654 419)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (12 3)  (666 419)  (666 419)  routing T_13_26.sp4_h_l_39 <X> T_13_26.sp4_v_t_39
 (14 3)  (668 419)  (668 419)  routing T_13_26.sp4_r_v_b_28 <X> T_13_26.lc_trk_g0_4
 (17 3)  (671 419)  (671 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (675 419)  (675 419)  routing T_13_26.sp4_h_l_10 <X> T_13_26.lc_trk_g0_7
 (22 3)  (676 419)  (676 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 419)  (677 419)  routing T_13_26.sp4_v_b_22 <X> T_13_26.lc_trk_g0_6
 (24 3)  (678 419)  (678 419)  routing T_13_26.sp4_v_b_22 <X> T_13_26.lc_trk_g0_6
 (26 3)  (680 419)  (680 419)  routing T_13_26.lc_trk_g0_7 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 419)  (683 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 419)  (684 419)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 419)  (685 419)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 419)  (686 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 419)  (687 419)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.input_2_1
 (36 3)  (690 419)  (690 419)  LC_1 Logic Functioning bit
 (38 3)  (692 419)  (692 419)  LC_1 Logic Functioning bit
 (40 3)  (694 419)  (694 419)  LC_1 Logic Functioning bit
 (42 3)  (696 419)  (696 419)  LC_1 Logic Functioning bit
 (43 3)  (697 419)  (697 419)  LC_1 Logic Functioning bit
 (48 3)  (702 419)  (702 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 4)  (662 420)  (662 420)  routing T_13_26.sp4_v_b_4 <X> T_13_26.sp4_h_r_4
 (9 4)  (663 420)  (663 420)  routing T_13_26.sp4_v_b_4 <X> T_13_26.sp4_h_r_4
 (17 4)  (671 420)  (671 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (675 420)  (675 420)  routing T_13_26.wire_logic_cluster/lc_3/out <X> T_13_26.lc_trk_g1_3
 (22 4)  (676 420)  (676 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 420)  (680 420)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 420)  (681 420)  routing T_13_26.lc_trk_g1_0 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 420)  (683 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 420)  (685 420)  routing T_13_26.lc_trk_g0_7 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 420)  (686 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 420)  (690 420)  LC_2 Logic Functioning bit
 (38 4)  (692 420)  (692 420)  LC_2 Logic Functioning bit
 (41 4)  (695 420)  (695 420)  LC_2 Logic Functioning bit
 (43 4)  (697 420)  (697 420)  LC_2 Logic Functioning bit
 (3 5)  (657 421)  (657 421)  routing T_13_26.sp12_h_l_23 <X> T_13_26.sp12_h_r_0
 (16 5)  (670 421)  (670 421)  routing T_13_26.sp12_h_r_8 <X> T_13_26.lc_trk_g1_0
 (17 5)  (671 421)  (671 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (672 421)  (672 421)  routing T_13_26.sp4_r_v_b_25 <X> T_13_26.lc_trk_g1_1
 (27 5)  (681 421)  (681 421)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 421)  (682 421)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 421)  (683 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 421)  (685 421)  routing T_13_26.lc_trk_g0_7 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 421)  (691 421)  LC_2 Logic Functioning bit
 (39 5)  (693 421)  (693 421)  LC_2 Logic Functioning bit
 (41 5)  (695 421)  (695 421)  LC_2 Logic Functioning bit
 (43 5)  (697 421)  (697 421)  LC_2 Logic Functioning bit
 (52 5)  (706 421)  (706 421)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (6 6)  (660 422)  (660 422)  routing T_13_26.sp4_h_l_47 <X> T_13_26.sp4_v_t_38
 (28 6)  (682 422)  (682 422)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 422)  (684 422)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 422)  (688 422)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 422)  (691 422)  LC_3 Logic Functioning bit
 (39 6)  (693 422)  (693 422)  LC_3 Logic Functioning bit
 (45 6)  (699 422)  (699 422)  LC_3 Logic Functioning bit
 (16 7)  (670 423)  (670 423)  routing T_13_26.sp12_h_r_12 <X> T_13_26.lc_trk_g1_4
 (17 7)  (671 423)  (671 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (680 423)  (680 423)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 423)  (681 423)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 423)  (682 423)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 423)  (683 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 423)  (685 423)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 423)  (690 423)  LC_3 Logic Functioning bit
 (37 7)  (691 423)  (691 423)  LC_3 Logic Functioning bit
 (38 7)  (692 423)  (692 423)  LC_3 Logic Functioning bit
 (39 7)  (693 423)  (693 423)  LC_3 Logic Functioning bit
 (40 7)  (694 423)  (694 423)  LC_3 Logic Functioning bit
 (42 7)  (696 423)  (696 423)  LC_3 Logic Functioning bit
 (14 8)  (668 424)  (668 424)  routing T_13_26.sp4_v_t_21 <X> T_13_26.lc_trk_g2_0
 (15 8)  (669 424)  (669 424)  routing T_13_26.tnl_op_1 <X> T_13_26.lc_trk_g2_1
 (17 8)  (671 424)  (671 424)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (679 424)  (679 424)  routing T_13_26.sp4_h_r_42 <X> T_13_26.lc_trk_g2_2
 (26 8)  (680 424)  (680 424)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 424)  (687 424)  routing T_13_26.lc_trk_g2_1 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 424)  (690 424)  LC_4 Logic Functioning bit
 (38 8)  (692 424)  (692 424)  LC_4 Logic Functioning bit
 (42 8)  (696 424)  (696 424)  LC_4 Logic Functioning bit
 (43 8)  (697 424)  (697 424)  LC_4 Logic Functioning bit
 (45 8)  (699 424)  (699 424)  LC_4 Logic Functioning bit
 (51 8)  (705 424)  (705 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (707 424)  (707 424)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (658 425)  (658 425)  routing T_13_26.sp4_h_l_47 <X> T_13_26.sp4_h_r_6
 (6 9)  (660 425)  (660 425)  routing T_13_26.sp4_h_l_47 <X> T_13_26.sp4_h_r_6
 (8 9)  (662 425)  (662 425)  routing T_13_26.sp4_h_l_36 <X> T_13_26.sp4_v_b_7
 (9 9)  (663 425)  (663 425)  routing T_13_26.sp4_h_l_36 <X> T_13_26.sp4_v_b_7
 (10 9)  (664 425)  (664 425)  routing T_13_26.sp4_h_l_36 <X> T_13_26.sp4_v_b_7
 (14 9)  (668 425)  (668 425)  routing T_13_26.sp4_v_t_21 <X> T_13_26.lc_trk_g2_0
 (16 9)  (670 425)  (670 425)  routing T_13_26.sp4_v_t_21 <X> T_13_26.lc_trk_g2_0
 (17 9)  (671 425)  (671 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (672 425)  (672 425)  routing T_13_26.tnl_op_1 <X> T_13_26.lc_trk_g2_1
 (22 9)  (676 425)  (676 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 425)  (677 425)  routing T_13_26.sp4_h_r_42 <X> T_13_26.lc_trk_g2_2
 (24 9)  (678 425)  (678 425)  routing T_13_26.sp4_h_r_42 <X> T_13_26.lc_trk_g2_2
 (25 9)  (679 425)  (679 425)  routing T_13_26.sp4_h_r_42 <X> T_13_26.lc_trk_g2_2
 (26 9)  (680 425)  (680 425)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 425)  (682 425)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 425)  (683 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 425)  (686 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (688 425)  (688 425)  routing T_13_26.lc_trk_g1_1 <X> T_13_26.input_2_4
 (37 9)  (691 425)  (691 425)  LC_4 Logic Functioning bit
 (39 9)  (693 425)  (693 425)  LC_4 Logic Functioning bit
 (42 9)  (696 425)  (696 425)  LC_4 Logic Functioning bit
 (43 9)  (697 425)  (697 425)  LC_4 Logic Functioning bit
 (5 10)  (659 426)  (659 426)  routing T_13_26.sp4_v_t_43 <X> T_13_26.sp4_h_l_43
 (11 10)  (665 426)  (665 426)  routing T_13_26.sp4_h_l_38 <X> T_13_26.sp4_v_t_45
 (17 10)  (671 426)  (671 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 426)  (672 426)  routing T_13_26.wire_logic_cluster/lc_5/out <X> T_13_26.lc_trk_g2_5
 (25 10)  (679 426)  (679 426)  routing T_13_26.sp4_v_b_38 <X> T_13_26.lc_trk_g2_6
 (26 10)  (680 426)  (680 426)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 426)  (682 426)  routing T_13_26.lc_trk_g2_0 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 426)  (683 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 426)  (685 426)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 426)  (686 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 426)  (687 426)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 426)  (690 426)  LC_5 Logic Functioning bit
 (38 10)  (692 426)  (692 426)  LC_5 Logic Functioning bit
 (41 10)  (695 426)  (695 426)  LC_5 Logic Functioning bit
 (45 10)  (699 426)  (699 426)  LC_5 Logic Functioning bit
 (6 11)  (660 427)  (660 427)  routing T_13_26.sp4_v_t_43 <X> T_13_26.sp4_h_l_43
 (14 11)  (668 427)  (668 427)  routing T_13_26.tnl_op_4 <X> T_13_26.lc_trk_g2_4
 (15 11)  (669 427)  (669 427)  routing T_13_26.tnl_op_4 <X> T_13_26.lc_trk_g2_4
 (17 11)  (671 427)  (671 427)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (676 427)  (676 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 427)  (677 427)  routing T_13_26.sp4_v_b_38 <X> T_13_26.lc_trk_g2_6
 (25 11)  (679 427)  (679 427)  routing T_13_26.sp4_v_b_38 <X> T_13_26.lc_trk_g2_6
 (28 11)  (682 427)  (682 427)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 427)  (683 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 427)  (686 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 427)  (687 427)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.input_2_5
 (34 11)  (688 427)  (688 427)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.input_2_5
 (35 11)  (689 427)  (689 427)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.input_2_5
 (36 11)  (690 427)  (690 427)  LC_5 Logic Functioning bit
 (39 11)  (693 427)  (693 427)  LC_5 Logic Functioning bit
 (40 11)  (694 427)  (694 427)  LC_5 Logic Functioning bit
 (8 12)  (662 428)  (662 428)  routing T_13_26.sp4_h_l_39 <X> T_13_26.sp4_h_r_10
 (10 12)  (664 428)  (664 428)  routing T_13_26.sp4_h_l_39 <X> T_13_26.sp4_h_r_10
 (13 12)  (667 428)  (667 428)  routing T_13_26.sp4_h_l_46 <X> T_13_26.sp4_v_b_11
 (14 12)  (668 428)  (668 428)  routing T_13_26.wire_logic_cluster/lc_0/out <X> T_13_26.lc_trk_g3_0
 (16 12)  (670 428)  (670 428)  routing T_13_26.sp4_v_b_33 <X> T_13_26.lc_trk_g3_1
 (17 12)  (671 428)  (671 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 428)  (672 428)  routing T_13_26.sp4_v_b_33 <X> T_13_26.lc_trk_g3_1
 (21 12)  (675 428)  (675 428)  routing T_13_26.sp4_h_r_35 <X> T_13_26.lc_trk_g3_3
 (22 12)  (676 428)  (676 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 428)  (677 428)  routing T_13_26.sp4_h_r_35 <X> T_13_26.lc_trk_g3_3
 (24 12)  (678 428)  (678 428)  routing T_13_26.sp4_h_r_35 <X> T_13_26.lc_trk_g3_3
 (26 12)  (680 428)  (680 428)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 428)  (681 428)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 428)  (682 428)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 428)  (683 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 428)  (685 428)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 428)  (686 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 428)  (687 428)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 428)  (688 428)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 428)  (690 428)  LC_6 Logic Functioning bit
 (37 12)  (691 428)  (691 428)  LC_6 Logic Functioning bit
 (39 12)  (693 428)  (693 428)  LC_6 Logic Functioning bit
 (43 12)  (697 428)  (697 428)  LC_6 Logic Functioning bit
 (45 12)  (699 428)  (699 428)  LC_6 Logic Functioning bit
 (47 12)  (701 428)  (701 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (658 429)  (658 429)  routing T_13_26.sp4_v_t_41 <X> T_13_26.sp4_h_r_9
 (12 13)  (666 429)  (666 429)  routing T_13_26.sp4_h_l_46 <X> T_13_26.sp4_v_b_11
 (17 13)  (671 429)  (671 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (672 429)  (672 429)  routing T_13_26.sp4_v_b_33 <X> T_13_26.lc_trk_g3_1
 (22 13)  (676 429)  (676 429)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (677 429)  (677 429)  routing T_13_26.sp12_v_t_9 <X> T_13_26.lc_trk_g3_2
 (26 13)  (680 429)  (680 429)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 429)  (683 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 429)  (684 429)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 429)  (685 429)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 429)  (686 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 429)  (687 429)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.input_2_6
 (34 13)  (688 429)  (688 429)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.input_2_6
 (37 13)  (691 429)  (691 429)  LC_6 Logic Functioning bit
 (39 13)  (693 429)  (693 429)  LC_6 Logic Functioning bit
 (48 13)  (702 429)  (702 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (671 430)  (671 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (675 430)  (675 430)  routing T_13_26.bnl_op_7 <X> T_13_26.lc_trk_g3_7
 (22 14)  (676 430)  (676 430)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (679 430)  (679 430)  routing T_13_26.wire_logic_cluster/lc_6/out <X> T_13_26.lc_trk_g3_6
 (29 14)  (683 430)  (683 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 430)  (685 430)  routing T_13_26.lc_trk_g0_4 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 430)  (686 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 430)  (689 430)  routing T_13_26.lc_trk_g1_4 <X> T_13_26.input_2_7
 (38 14)  (692 430)  (692 430)  LC_7 Logic Functioning bit
 (39 14)  (693 430)  (693 430)  LC_7 Logic Functioning bit
 (42 14)  (696 430)  (696 430)  LC_7 Logic Functioning bit
 (43 14)  (697 430)  (697 430)  LC_7 Logic Functioning bit
 (9 15)  (663 431)  (663 431)  routing T_13_26.sp4_v_b_2 <X> T_13_26.sp4_v_t_47
 (10 15)  (664 431)  (664 431)  routing T_13_26.sp4_v_b_2 <X> T_13_26.sp4_v_t_47
 (21 15)  (675 431)  (675 431)  routing T_13_26.bnl_op_7 <X> T_13_26.lc_trk_g3_7
 (22 15)  (676 431)  (676 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (681 431)  (681 431)  routing T_13_26.lc_trk_g3_0 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 431)  (682 431)  routing T_13_26.lc_trk_g3_0 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 431)  (683 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 431)  (686 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 431)  (688 431)  routing T_13_26.lc_trk_g1_4 <X> T_13_26.input_2_7
 (36 15)  (690 431)  (690 431)  LC_7 Logic Functioning bit
 (37 15)  (691 431)  (691 431)  LC_7 Logic Functioning bit
 (40 15)  (694 431)  (694 431)  LC_7 Logic Functioning bit
 (41 15)  (695 431)  (695 431)  LC_7 Logic Functioning bit


LogicTile_14_26

 (14 1)  (722 417)  (722 417)  routing T_14_26.sp12_h_r_16 <X> T_14_26.lc_trk_g0_0
 (16 1)  (724 417)  (724 417)  routing T_14_26.sp12_h_r_16 <X> T_14_26.lc_trk_g0_0
 (17 1)  (725 417)  (725 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (0 2)  (708 418)  (708 418)  routing T_14_26.glb_netwk_3 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (2 2)  (710 418)  (710 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (713 418)  (713 418)  routing T_14_26.sp4_v_t_43 <X> T_14_26.sp4_h_l_37
 (6 2)  (714 418)  (714 418)  routing T_14_26.sp4_h_l_42 <X> T_14_26.sp4_v_t_37
 (12 2)  (720 418)  (720 418)  routing T_14_26.sp4_v_t_45 <X> T_14_26.sp4_h_l_39
 (29 2)  (737 418)  (737 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 418)  (739 418)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 418)  (740 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 418)  (741 418)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 418)  (743 418)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.input_2_1
 (36 2)  (744 418)  (744 418)  LC_1 Logic Functioning bit
 (38 2)  (746 418)  (746 418)  LC_1 Logic Functioning bit
 (39 2)  (747 418)  (747 418)  LC_1 Logic Functioning bit
 (43 2)  (751 418)  (751 418)  LC_1 Logic Functioning bit
 (45 2)  (753 418)  (753 418)  LC_1 Logic Functioning bit
 (0 3)  (708 419)  (708 419)  routing T_14_26.glb_netwk_3 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (4 3)  (712 419)  (712 419)  routing T_14_26.sp4_v_t_43 <X> T_14_26.sp4_h_l_37
 (6 3)  (714 419)  (714 419)  routing T_14_26.sp4_v_t_43 <X> T_14_26.sp4_h_l_37
 (11 3)  (719 419)  (719 419)  routing T_14_26.sp4_v_t_45 <X> T_14_26.sp4_h_l_39
 (13 3)  (721 419)  (721 419)  routing T_14_26.sp4_v_t_45 <X> T_14_26.sp4_h_l_39
 (26 3)  (734 419)  (734 419)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 419)  (736 419)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 419)  (737 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 419)  (740 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 419)  (742 419)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.input_2_1
 (38 3)  (746 419)  (746 419)  LC_1 Logic Functioning bit
 (39 3)  (747 419)  (747 419)  LC_1 Logic Functioning bit
 (0 4)  (708 420)  (708 420)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_7/cen
 (1 4)  (709 420)  (709 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (720 420)  (720 420)  routing T_14_26.sp4_v_t_40 <X> T_14_26.sp4_h_r_5
 (14 4)  (722 420)  (722 420)  routing T_14_26.lft_op_0 <X> T_14_26.lc_trk_g1_0
 (21 4)  (729 420)  (729 420)  routing T_14_26.sp12_h_r_3 <X> T_14_26.lc_trk_g1_3
 (22 4)  (730 420)  (730 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (732 420)  (732 420)  routing T_14_26.sp12_h_r_3 <X> T_14_26.lc_trk_g1_3
 (0 5)  (708 421)  (708 421)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_7/cen
 (1 5)  (709 421)  (709 421)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_7/cen
 (15 5)  (723 421)  (723 421)  routing T_14_26.lft_op_0 <X> T_14_26.lc_trk_g1_0
 (17 5)  (725 421)  (725 421)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (729 421)  (729 421)  routing T_14_26.sp12_h_r_3 <X> T_14_26.lc_trk_g1_3
 (14 6)  (722 422)  (722 422)  routing T_14_26.sp4_h_l_9 <X> T_14_26.lc_trk_g1_4
 (28 6)  (736 422)  (736 422)  routing T_14_26.lc_trk_g2_2 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 422)  (737 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 422)  (740 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 422)  (741 422)  routing T_14_26.lc_trk_g3_1 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 422)  (742 422)  routing T_14_26.lc_trk_g3_1 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 422)  (744 422)  LC_3 Logic Functioning bit
 (37 6)  (745 422)  (745 422)  LC_3 Logic Functioning bit
 (38 6)  (746 422)  (746 422)  LC_3 Logic Functioning bit
 (39 6)  (747 422)  (747 422)  LC_3 Logic Functioning bit
 (47 6)  (755 422)  (755 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (10 7)  (718 423)  (718 423)  routing T_14_26.sp4_h_l_46 <X> T_14_26.sp4_v_t_41
 (14 7)  (722 423)  (722 423)  routing T_14_26.sp4_h_l_9 <X> T_14_26.lc_trk_g1_4
 (15 7)  (723 423)  (723 423)  routing T_14_26.sp4_h_l_9 <X> T_14_26.lc_trk_g1_4
 (16 7)  (724 423)  (724 423)  routing T_14_26.sp4_h_l_9 <X> T_14_26.lc_trk_g1_4
 (17 7)  (725 423)  (725 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (735 423)  (735 423)  routing T_14_26.lc_trk_g1_0 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 423)  (737 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 423)  (738 423)  routing T_14_26.lc_trk_g2_2 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 423)  (748 423)  LC_3 Logic Functioning bit
 (41 7)  (749 423)  (749 423)  LC_3 Logic Functioning bit
 (42 7)  (750 423)  (750 423)  LC_3 Logic Functioning bit
 (43 7)  (751 423)  (751 423)  LC_3 Logic Functioning bit
 (51 7)  (759 423)  (759 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (716 424)  (716 424)  routing T_14_26.sp4_h_l_42 <X> T_14_26.sp4_h_r_7
 (21 8)  (729 424)  (729 424)  routing T_14_26.sp4_h_r_35 <X> T_14_26.lc_trk_g2_3
 (22 8)  (730 424)  (730 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (731 424)  (731 424)  routing T_14_26.sp4_h_r_35 <X> T_14_26.lc_trk_g2_3
 (24 8)  (732 424)  (732 424)  routing T_14_26.sp4_h_r_35 <X> T_14_26.lc_trk_g2_3
 (27 8)  (735 424)  (735 424)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 424)  (736 424)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 424)  (737 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 424)  (738 424)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 424)  (739 424)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 424)  (740 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 424)  (741 424)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 424)  (742 424)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 424)  (744 424)  LC_4 Logic Functioning bit
 (37 8)  (745 424)  (745 424)  LC_4 Logic Functioning bit
 (38 8)  (746 424)  (746 424)  LC_4 Logic Functioning bit
 (39 8)  (747 424)  (747 424)  LC_4 Logic Functioning bit
 (8 9)  (716 425)  (716 425)  routing T_14_26.sp4_h_l_42 <X> T_14_26.sp4_v_b_7
 (9 9)  (717 425)  (717 425)  routing T_14_26.sp4_h_l_42 <X> T_14_26.sp4_v_b_7
 (22 9)  (730 425)  (730 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 425)  (731 425)  routing T_14_26.sp4_h_l_15 <X> T_14_26.lc_trk_g2_2
 (24 9)  (732 425)  (732 425)  routing T_14_26.sp4_h_l_15 <X> T_14_26.lc_trk_g2_2
 (25 9)  (733 425)  (733 425)  routing T_14_26.sp4_h_l_15 <X> T_14_26.lc_trk_g2_2
 (26 9)  (734 425)  (734 425)  routing T_14_26.lc_trk_g1_3 <X> T_14_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 425)  (735 425)  routing T_14_26.lc_trk_g1_3 <X> T_14_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 425)  (737 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 425)  (738 425)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (40 9)  (748 425)  (748 425)  LC_4 Logic Functioning bit
 (41 9)  (749 425)  (749 425)  LC_4 Logic Functioning bit
 (42 9)  (750 425)  (750 425)  LC_4 Logic Functioning bit
 (43 9)  (751 425)  (751 425)  LC_4 Logic Functioning bit
 (46 9)  (754 425)  (754 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (3 11)  (711 427)  (711 427)  routing T_14_26.sp12_v_b_1 <X> T_14_26.sp12_h_l_22
 (14 11)  (722 427)  (722 427)  routing T_14_26.tnl_op_4 <X> T_14_26.lc_trk_g2_4
 (15 11)  (723 427)  (723 427)  routing T_14_26.tnl_op_4 <X> T_14_26.lc_trk_g2_4
 (17 11)  (725 427)  (725 427)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (15 12)  (723 428)  (723 428)  routing T_14_26.tnl_op_1 <X> T_14_26.lc_trk_g3_1
 (17 12)  (725 428)  (725 428)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (730 428)  (730 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 428)  (731 428)  routing T_14_26.sp4_h_r_27 <X> T_14_26.lc_trk_g3_3
 (24 12)  (732 428)  (732 428)  routing T_14_26.sp4_h_r_27 <X> T_14_26.lc_trk_g3_3
 (18 13)  (726 429)  (726 429)  routing T_14_26.tnl_op_1 <X> T_14_26.lc_trk_g3_1
 (21 13)  (729 429)  (729 429)  routing T_14_26.sp4_h_r_27 <X> T_14_26.lc_trk_g3_3
 (5 14)  (713 430)  (713 430)  routing T_14_26.sp4_v_b_9 <X> T_14_26.sp4_h_l_44
 (11 14)  (719 430)  (719 430)  routing T_14_26.sp4_h_l_43 <X> T_14_26.sp4_v_t_46
 (25 14)  (733 430)  (733 430)  routing T_14_26.sp4_h_r_38 <X> T_14_26.lc_trk_g3_6
 (14 15)  (722 431)  (722 431)  routing T_14_26.sp4_r_v_b_44 <X> T_14_26.lc_trk_g3_4
 (17 15)  (725 431)  (725 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 431)  (730 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 431)  (731 431)  routing T_14_26.sp4_h_r_38 <X> T_14_26.lc_trk_g3_6
 (24 15)  (732 431)  (732 431)  routing T_14_26.sp4_h_r_38 <X> T_14_26.lc_trk_g3_6


LogicTile_15_26

 (8 0)  (770 416)  (770 416)  routing T_15_26.sp4_h_l_40 <X> T_15_26.sp4_h_r_1
 (10 0)  (772 416)  (772 416)  routing T_15_26.sp4_h_l_40 <X> T_15_26.sp4_h_r_1
 (14 0)  (776 416)  (776 416)  routing T_15_26.sp4_h_l_5 <X> T_15_26.lc_trk_g0_0
 (15 0)  (777 416)  (777 416)  routing T_15_26.lft_op_1 <X> T_15_26.lc_trk_g0_1
 (17 0)  (779 416)  (779 416)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 416)  (780 416)  routing T_15_26.lft_op_1 <X> T_15_26.lc_trk_g0_1
 (25 0)  (787 416)  (787 416)  routing T_15_26.sp4_h_l_7 <X> T_15_26.lc_trk_g0_2
 (26 0)  (788 416)  (788 416)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 416)  (789 416)  routing T_15_26.lc_trk_g1_0 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 416)  (791 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 416)  (795 416)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 416)  (796 416)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 416)  (797 416)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.input_2_0
 (38 0)  (800 416)  (800 416)  LC_0 Logic Functioning bit
 (39 0)  (801 416)  (801 416)  LC_0 Logic Functioning bit
 (42 0)  (804 416)  (804 416)  LC_0 Logic Functioning bit
 (43 0)  (805 416)  (805 416)  LC_0 Logic Functioning bit
 (9 1)  (771 417)  (771 417)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_1
 (14 1)  (776 417)  (776 417)  routing T_15_26.sp4_h_l_5 <X> T_15_26.lc_trk_g0_0
 (15 1)  (777 417)  (777 417)  routing T_15_26.sp4_h_l_5 <X> T_15_26.lc_trk_g0_0
 (16 1)  (778 417)  (778 417)  routing T_15_26.sp4_h_l_5 <X> T_15_26.lc_trk_g0_0
 (17 1)  (779 417)  (779 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (784 417)  (784 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 417)  (785 417)  routing T_15_26.sp4_h_l_7 <X> T_15_26.lc_trk_g0_2
 (24 1)  (786 417)  (786 417)  routing T_15_26.sp4_h_l_7 <X> T_15_26.lc_trk_g0_2
 (25 1)  (787 417)  (787 417)  routing T_15_26.sp4_h_l_7 <X> T_15_26.lc_trk_g0_2
 (26 1)  (788 417)  (788 417)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 417)  (791 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 417)  (794 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 417)  (796 417)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.input_2_0
 (35 1)  (797 417)  (797 417)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.input_2_0
 (36 1)  (798 417)  (798 417)  LC_0 Logic Functioning bit
 (37 1)  (799 417)  (799 417)  LC_0 Logic Functioning bit
 (40 1)  (802 417)  (802 417)  LC_0 Logic Functioning bit
 (41 1)  (803 417)  (803 417)  LC_0 Logic Functioning bit
 (0 2)  (762 418)  (762 418)  routing T_15_26.glb_netwk_3 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (2 2)  (764 418)  (764 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 418)  (776 418)  routing T_15_26.sp4_v_t_1 <X> T_15_26.lc_trk_g0_4
 (16 2)  (778 418)  (778 418)  routing T_15_26.sp12_h_r_13 <X> T_15_26.lc_trk_g0_5
 (17 2)  (779 418)  (779 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (28 2)  (790 418)  (790 418)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 418)  (792 418)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 418)  (793 418)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 418)  (795 418)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 418)  (796 418)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (38 2)  (800 418)  (800 418)  LC_1 Logic Functioning bit
 (41 2)  (803 418)  (803 418)  LC_1 Logic Functioning bit
 (43 2)  (805 418)  (805 418)  LC_1 Logic Functioning bit
 (0 3)  (762 419)  (762 419)  routing T_15_26.glb_netwk_3 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (12 3)  (774 419)  (774 419)  routing T_15_26.sp4_h_l_39 <X> T_15_26.sp4_v_t_39
 (14 3)  (776 419)  (776 419)  routing T_15_26.sp4_v_t_1 <X> T_15_26.lc_trk_g0_4
 (16 3)  (778 419)  (778 419)  routing T_15_26.sp4_v_t_1 <X> T_15_26.lc_trk_g0_4
 (17 3)  (779 419)  (779 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (784 419)  (784 419)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 419)  (786 419)  routing T_15_26.bot_op_6 <X> T_15_26.lc_trk_g0_6
 (26 3)  (788 419)  (788 419)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 419)  (789 419)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 419)  (790 419)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 419)  (791 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 419)  (793 419)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 419)  (798 419)  LC_1 Logic Functioning bit
 (38 3)  (800 419)  (800 419)  LC_1 Logic Functioning bit
 (40 3)  (802 419)  (802 419)  LC_1 Logic Functioning bit
 (42 3)  (804 419)  (804 419)  LC_1 Logic Functioning bit
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (788 420)  (788 420)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 420)  (789 420)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 420)  (790 420)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 420)  (793 420)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 420)  (795 420)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 420)  (796 420)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 420)  (798 420)  LC_2 Logic Functioning bit
 (37 4)  (799 420)  (799 420)  LC_2 Logic Functioning bit
 (38 4)  (800 420)  (800 420)  LC_2 Logic Functioning bit
 (39 4)  (801 420)  (801 420)  LC_2 Logic Functioning bit
 (8 5)  (770 421)  (770 421)  routing T_15_26.sp4_h_l_41 <X> T_15_26.sp4_v_b_4
 (9 5)  (771 421)  (771 421)  routing T_15_26.sp4_h_l_41 <X> T_15_26.sp4_v_b_4
 (16 5)  (778 421)  (778 421)  routing T_15_26.sp12_h_r_8 <X> T_15_26.lc_trk_g1_0
 (17 5)  (779 421)  (779 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (783 421)  (783 421)  routing T_15_26.sp4_r_v_b_27 <X> T_15_26.lc_trk_g1_3
 (26 5)  (788 421)  (788 421)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 421)  (790 421)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 421)  (792 421)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 421)  (793 421)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 421)  (802 421)  LC_2 Logic Functioning bit
 (41 5)  (803 421)  (803 421)  LC_2 Logic Functioning bit
 (42 5)  (804 421)  (804 421)  LC_2 Logic Functioning bit
 (43 5)  (805 421)  (805 421)  LC_2 Logic Functioning bit
 (51 5)  (813 421)  (813 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (779 422)  (779 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 422)  (780 422)  routing T_15_26.wire_logic_cluster/lc_5/out <X> T_15_26.lc_trk_g1_5
 (22 6)  (784 422)  (784 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (790 422)  (790 422)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 422)  (792 422)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 422)  (798 422)  LC_3 Logic Functioning bit
 (38 6)  (800 422)  (800 422)  LC_3 Logic Functioning bit
 (41 6)  (803 422)  (803 422)  LC_3 Logic Functioning bit
 (43 6)  (805 422)  (805 422)  LC_3 Logic Functioning bit
 (21 7)  (783 423)  (783 423)  routing T_15_26.sp4_r_v_b_31 <X> T_15_26.lc_trk_g1_7
 (22 7)  (784 423)  (784 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (785 423)  (785 423)  routing T_15_26.sp4_h_r_6 <X> T_15_26.lc_trk_g1_6
 (24 7)  (786 423)  (786 423)  routing T_15_26.sp4_h_r_6 <X> T_15_26.lc_trk_g1_6
 (25 7)  (787 423)  (787 423)  routing T_15_26.sp4_h_r_6 <X> T_15_26.lc_trk_g1_6
 (29 7)  (791 423)  (791 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 423)  (792 423)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 423)  (793 423)  routing T_15_26.lc_trk_g0_2 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 423)  (799 423)  LC_3 Logic Functioning bit
 (39 7)  (801 423)  (801 423)  LC_3 Logic Functioning bit
 (41 7)  (803 423)  (803 423)  LC_3 Logic Functioning bit
 (43 7)  (805 423)  (805 423)  LC_3 Logic Functioning bit
 (15 8)  (777 424)  (777 424)  routing T_15_26.sp4_h_r_33 <X> T_15_26.lc_trk_g2_1
 (16 8)  (778 424)  (778 424)  routing T_15_26.sp4_h_r_33 <X> T_15_26.lc_trk_g2_1
 (17 8)  (779 424)  (779 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 424)  (780 424)  routing T_15_26.sp4_h_r_33 <X> T_15_26.lc_trk_g2_1
 (21 8)  (783 424)  (783 424)  routing T_15_26.sp4_v_t_22 <X> T_15_26.lc_trk_g2_3
 (22 8)  (784 424)  (784 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 424)  (785 424)  routing T_15_26.sp4_v_t_22 <X> T_15_26.lc_trk_g2_3
 (27 8)  (789 424)  (789 424)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 424)  (792 424)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 424)  (793 424)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 424)  (795 424)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 424)  (798 424)  LC_4 Logic Functioning bit
 (37 8)  (799 424)  (799 424)  LC_4 Logic Functioning bit
 (38 8)  (800 424)  (800 424)  LC_4 Logic Functioning bit
 (39 8)  (801 424)  (801 424)  LC_4 Logic Functioning bit
 (48 8)  (810 424)  (810 424)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (766 425)  (766 425)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_h_r_6
 (21 9)  (783 425)  (783 425)  routing T_15_26.sp4_v_t_22 <X> T_15_26.lc_trk_g2_3
 (22 9)  (784 425)  (784 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 425)  (787 425)  routing T_15_26.sp4_r_v_b_34 <X> T_15_26.lc_trk_g2_2
 (27 9)  (789 425)  (789 425)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 425)  (790 425)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 425)  (791 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 425)  (792 425)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 425)  (793 425)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 425)  (802 425)  LC_4 Logic Functioning bit
 (41 9)  (803 425)  (803 425)  LC_4 Logic Functioning bit
 (42 9)  (804 425)  (804 425)  LC_4 Logic Functioning bit
 (43 9)  (805 425)  (805 425)  LC_4 Logic Functioning bit
 (14 10)  (776 426)  (776 426)  routing T_15_26.rgt_op_4 <X> T_15_26.lc_trk_g2_4
 (21 10)  (783 426)  (783 426)  routing T_15_26.wire_logic_cluster/lc_7/out <X> T_15_26.lc_trk_g2_7
 (22 10)  (784 426)  (784 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 426)  (787 426)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g2_6
 (27 10)  (789 426)  (789 426)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 426)  (793 426)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 426)  (796 426)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 426)  (799 426)  LC_5 Logic Functioning bit
 (39 10)  (801 426)  (801 426)  LC_5 Logic Functioning bit
 (45 10)  (807 426)  (807 426)  LC_5 Logic Functioning bit
 (15 11)  (777 427)  (777 427)  routing T_15_26.rgt_op_4 <X> T_15_26.lc_trk_g2_4
 (17 11)  (779 427)  (779 427)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (19 11)  (781 427)  (781 427)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (784 427)  (784 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 427)  (785 427)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g2_6
 (25 11)  (787 427)  (787 427)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g2_6
 (28 11)  (790 427)  (790 427)  routing T_15_26.lc_trk_g2_1 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 427)  (791 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 427)  (792 427)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 427)  (798 427)  LC_5 Logic Functioning bit
 (37 11)  (799 427)  (799 427)  LC_5 Logic Functioning bit
 (38 11)  (800 427)  (800 427)  LC_5 Logic Functioning bit
 (39 11)  (801 427)  (801 427)  LC_5 Logic Functioning bit
 (41 11)  (803 427)  (803 427)  LC_5 Logic Functioning bit
 (43 11)  (805 427)  (805 427)  LC_5 Logic Functioning bit
 (4 12)  (766 428)  (766 428)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_9
 (6 12)  (768 428)  (768 428)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_9
 (12 12)  (774 428)  (774 428)  routing T_15_26.sp4_h_l_45 <X> T_15_26.sp4_h_r_11
 (14 12)  (776 428)  (776 428)  routing T_15_26.sp4_v_b_24 <X> T_15_26.lc_trk_g3_0
 (17 12)  (779 428)  (779 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (787 428)  (787 428)  routing T_15_26.sp4_h_r_42 <X> T_15_26.lc_trk_g3_2
 (26 12)  (788 428)  (788 428)  routing T_15_26.lc_trk_g0_4 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 428)  (790 428)  routing T_15_26.lc_trk_g2_3 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 428)  (791 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 428)  (793 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 428)  (794 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 428)  (795 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 428)  (796 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 428)  (798 428)  LC_6 Logic Functioning bit
 (37 12)  (799 428)  (799 428)  LC_6 Logic Functioning bit
 (38 12)  (800 428)  (800 428)  LC_6 Logic Functioning bit
 (39 12)  (801 428)  (801 428)  LC_6 Logic Functioning bit
 (41 12)  (803 428)  (803 428)  LC_6 Logic Functioning bit
 (43 12)  (805 428)  (805 428)  LC_6 Logic Functioning bit
 (45 12)  (807 428)  (807 428)  LC_6 Logic Functioning bit
 (5 13)  (767 429)  (767 429)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_9
 (13 13)  (775 429)  (775 429)  routing T_15_26.sp4_h_l_45 <X> T_15_26.sp4_h_r_11
 (16 13)  (778 429)  (778 429)  routing T_15_26.sp4_v_b_24 <X> T_15_26.lc_trk_g3_0
 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (784 429)  (784 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 429)  (785 429)  routing T_15_26.sp4_h_r_42 <X> T_15_26.lc_trk_g3_2
 (24 13)  (786 429)  (786 429)  routing T_15_26.sp4_h_r_42 <X> T_15_26.lc_trk_g3_2
 (25 13)  (787 429)  (787 429)  routing T_15_26.sp4_h_r_42 <X> T_15_26.lc_trk_g3_2
 (29 13)  (791 429)  (791 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 429)  (792 429)  routing T_15_26.lc_trk_g2_3 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 429)  (793 429)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 429)  (798 429)  LC_6 Logic Functioning bit
 (38 13)  (800 429)  (800 429)  LC_6 Logic Functioning bit
 (53 13)  (815 429)  (815 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (767 430)  (767 430)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_h_l_44
 (21 14)  (783 430)  (783 430)  routing T_15_26.sp4_h_l_34 <X> T_15_26.lc_trk_g3_7
 (22 14)  (784 430)  (784 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 430)  (785 430)  routing T_15_26.sp4_h_l_34 <X> T_15_26.lc_trk_g3_7
 (24 14)  (786 430)  (786 430)  routing T_15_26.sp4_h_l_34 <X> T_15_26.lc_trk_g3_7
 (25 14)  (787 430)  (787 430)  routing T_15_26.wire_logic_cluster/lc_6/out <X> T_15_26.lc_trk_g3_6
 (26 14)  (788 430)  (788 430)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 430)  (791 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 430)  (795 430)  routing T_15_26.lc_trk_g2_2 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 430)  (797 430)  routing T_15_26.lc_trk_g0_5 <X> T_15_26.input_2_7
 (36 14)  (798 430)  (798 430)  LC_7 Logic Functioning bit
 (41 14)  (803 430)  (803 430)  LC_7 Logic Functioning bit
 (43 14)  (805 430)  (805 430)  LC_7 Logic Functioning bit
 (45 14)  (807 430)  (807 430)  LC_7 Logic Functioning bit
 (47 14)  (809 430)  (809 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (766 431)  (766 431)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_h_l_44
 (6 15)  (768 431)  (768 431)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_h_l_44
 (8 15)  (770 431)  (770 431)  routing T_15_26.sp4_h_l_47 <X> T_15_26.sp4_v_t_47
 (21 15)  (783 431)  (783 431)  routing T_15_26.sp4_h_l_34 <X> T_15_26.lc_trk_g3_7
 (22 15)  (784 431)  (784 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 431)  (788 431)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 431)  (790 431)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 431)  (791 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 431)  (793 431)  routing T_15_26.lc_trk_g2_2 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 431)  (794 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (798 431)  (798 431)  LC_7 Logic Functioning bit
 (40 15)  (802 431)  (802 431)  LC_7 Logic Functioning bit
 (42 15)  (804 431)  (804 431)  LC_7 Logic Functioning bit


LogicTile_16_26

 (26 0)  (842 416)  (842 416)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 416)  (843 416)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 416)  (846 416)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 416)  (847 416)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (854 416)  (854 416)  LC_0 Logic Functioning bit
 (39 0)  (855 416)  (855 416)  LC_0 Logic Functioning bit
 (42 0)  (858 416)  (858 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (45 0)  (861 416)  (861 416)  LC_0 Logic Functioning bit
 (47 0)  (863 416)  (863 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (824 417)  (824 417)  routing T_16_26.sp4_h_l_42 <X> T_16_26.sp4_v_b_1
 (9 1)  (825 417)  (825 417)  routing T_16_26.sp4_h_l_42 <X> T_16_26.sp4_v_b_1
 (10 1)  (826 417)  (826 417)  routing T_16_26.sp4_h_l_42 <X> T_16_26.sp4_v_b_1
 (22 1)  (838 417)  (838 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (844 417)  (844 417)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 417)  (845 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 417)  (847 417)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 417)  (848 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 417)  (849 417)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.input_2_0
 (34 1)  (850 417)  (850 417)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.input_2_0
 (36 1)  (852 417)  (852 417)  LC_0 Logic Functioning bit
 (37 1)  (853 417)  (853 417)  LC_0 Logic Functioning bit
 (40 1)  (856 417)  (856 417)  LC_0 Logic Functioning bit
 (41 1)  (857 417)  (857 417)  LC_0 Logic Functioning bit
 (0 2)  (816 418)  (816 418)  routing T_16_26.glb_netwk_3 <X> T_16_26.wire_logic_cluster/lc_7/clk
 (2 2)  (818 418)  (818 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 418)  (830 418)  routing T_16_26.sp4_h_l_1 <X> T_16_26.lc_trk_g0_4
 (22 2)  (838 418)  (838 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 418)  (839 418)  routing T_16_26.sp4_v_b_23 <X> T_16_26.lc_trk_g0_7
 (24 2)  (840 418)  (840 418)  routing T_16_26.sp4_v_b_23 <X> T_16_26.lc_trk_g0_7
 (28 2)  (844 418)  (844 418)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 418)  (845 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 418)  (846 418)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 418)  (847 418)  routing T_16_26.lc_trk_g0_4 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 418)  (848 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 418)  (853 418)  LC_1 Logic Functioning bit
 (39 2)  (855 418)  (855 418)  LC_1 Logic Functioning bit
 (41 2)  (857 418)  (857 418)  LC_1 Logic Functioning bit
 (43 2)  (859 418)  (859 418)  LC_1 Logic Functioning bit
 (0 3)  (816 419)  (816 419)  routing T_16_26.glb_netwk_3 <X> T_16_26.wire_logic_cluster/lc_7/clk
 (15 3)  (831 419)  (831 419)  routing T_16_26.sp4_h_l_1 <X> T_16_26.lc_trk_g0_4
 (16 3)  (832 419)  (832 419)  routing T_16_26.sp4_h_l_1 <X> T_16_26.lc_trk_g0_4
 (17 3)  (833 419)  (833 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (838 419)  (838 419)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 419)  (840 419)  routing T_16_26.top_op_6 <X> T_16_26.lc_trk_g0_6
 (25 3)  (841 419)  (841 419)  routing T_16_26.top_op_6 <X> T_16_26.lc_trk_g0_6
 (37 3)  (853 419)  (853 419)  LC_1 Logic Functioning bit
 (39 3)  (855 419)  (855 419)  LC_1 Logic Functioning bit
 (41 3)  (857 419)  (857 419)  LC_1 Logic Functioning bit
 (43 3)  (859 419)  (859 419)  LC_1 Logic Functioning bit
 (0 4)  (816 420)  (816 420)  routing T_16_26.lc_trk_g2_2 <X> T_16_26.wire_logic_cluster/lc_7/cen
 (1 4)  (817 420)  (817 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (837 420)  (837 420)  routing T_16_26.wire_logic_cluster/lc_3/out <X> T_16_26.lc_trk_g1_3
 (22 4)  (838 420)  (838 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (844 420)  (844 420)  routing T_16_26.lc_trk_g2_1 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 420)  (845 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 420)  (847 420)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 420)  (848 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 420)  (849 420)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 420)  (854 420)  LC_2 Logic Functioning bit
 (39 4)  (855 420)  (855 420)  LC_2 Logic Functioning bit
 (42 4)  (858 420)  (858 420)  LC_2 Logic Functioning bit
 (43 4)  (859 420)  (859 420)  LC_2 Logic Functioning bit
 (45 4)  (861 420)  (861 420)  LC_2 Logic Functioning bit
 (46 4)  (862 420)  (862 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (866 420)  (866 420)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (817 421)  (817 421)  routing T_16_26.lc_trk_g2_2 <X> T_16_26.wire_logic_cluster/lc_7/cen
 (11 5)  (827 421)  (827 421)  routing T_16_26.sp4_h_l_40 <X> T_16_26.sp4_h_r_5
 (14 5)  (830 421)  (830 421)  routing T_16_26.sp12_h_r_16 <X> T_16_26.lc_trk_g1_0
 (16 5)  (832 421)  (832 421)  routing T_16_26.sp12_h_r_16 <X> T_16_26.lc_trk_g1_0
 (17 5)  (833 421)  (833 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (842 421)  (842 421)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 421)  (843 421)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 421)  (845 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 421)  (852 421)  LC_2 Logic Functioning bit
 (37 5)  (853 421)  (853 421)  LC_2 Logic Functioning bit
 (40 5)  (856 421)  (856 421)  LC_2 Logic Functioning bit
 (41 5)  (857 421)  (857 421)  LC_2 Logic Functioning bit
 (51 5)  (867 421)  (867 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (830 422)  (830 422)  routing T_16_26.lft_op_4 <X> T_16_26.lc_trk_g1_4
 (15 6)  (831 422)  (831 422)  routing T_16_26.sp4_h_r_5 <X> T_16_26.lc_trk_g1_5
 (16 6)  (832 422)  (832 422)  routing T_16_26.sp4_h_r_5 <X> T_16_26.lc_trk_g1_5
 (17 6)  (833 422)  (833 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (843 422)  (843 422)  routing T_16_26.lc_trk_g1_5 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 422)  (845 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 422)  (846 422)  routing T_16_26.lc_trk_g1_5 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 422)  (848 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 422)  (849 422)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 422)  (853 422)  LC_3 Logic Functioning bit
 (39 6)  (855 422)  (855 422)  LC_3 Logic Functioning bit
 (41 6)  (857 422)  (857 422)  LC_3 Logic Functioning bit
 (43 6)  (859 422)  (859 422)  LC_3 Logic Functioning bit
 (15 7)  (831 423)  (831 423)  routing T_16_26.lft_op_4 <X> T_16_26.lc_trk_g1_4
 (17 7)  (833 423)  (833 423)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (834 423)  (834 423)  routing T_16_26.sp4_h_r_5 <X> T_16_26.lc_trk_g1_5
 (37 7)  (853 423)  (853 423)  LC_3 Logic Functioning bit
 (39 7)  (855 423)  (855 423)  LC_3 Logic Functioning bit
 (41 7)  (857 423)  (857 423)  LC_3 Logic Functioning bit
 (43 7)  (859 423)  (859 423)  LC_3 Logic Functioning bit
 (5 8)  (821 424)  (821 424)  routing T_16_26.sp4_v_b_6 <X> T_16_26.sp4_h_r_6
 (14 8)  (830 424)  (830 424)  routing T_16_26.wire_logic_cluster/lc_0/out <X> T_16_26.lc_trk_g2_0
 (15 8)  (831 424)  (831 424)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (16 8)  (832 424)  (832 424)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (17 8)  (833 424)  (833 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 424)  (834 424)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (26 8)  (842 424)  (842 424)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 424)  (843 424)  routing T_16_26.lc_trk_g1_0 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 424)  (847 424)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 424)  (849 424)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (37 8)  (853 424)  (853 424)  LC_4 Logic Functioning bit
 (40 8)  (856 424)  (856 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (45 8)  (861 424)  (861 424)  LC_4 Logic Functioning bit
 (6 9)  (822 425)  (822 425)  routing T_16_26.sp4_v_b_6 <X> T_16_26.sp4_h_r_6
 (17 9)  (833 425)  (833 425)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (834 425)  (834 425)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (22 9)  (838 425)  (838 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 425)  (839 425)  routing T_16_26.sp4_v_b_42 <X> T_16_26.lc_trk_g2_2
 (24 9)  (840 425)  (840 425)  routing T_16_26.sp4_v_b_42 <X> T_16_26.lc_trk_g2_2
 (26 9)  (842 425)  (842 425)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 425)  (847 425)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 425)  (848 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 425)  (851 425)  routing T_16_26.lc_trk_g0_2 <X> T_16_26.input_2_4
 (38 9)  (854 425)  (854 425)  LC_4 Logic Functioning bit
 (39 9)  (855 425)  (855 425)  LC_4 Logic Functioning bit
 (42 9)  (858 425)  (858 425)  LC_4 Logic Functioning bit
 (43 9)  (859 425)  (859 425)  LC_4 Logic Functioning bit
 (5 10)  (821 426)  (821 426)  routing T_16_26.sp4_v_t_37 <X> T_16_26.sp4_h_l_43
 (14 10)  (830 426)  (830 426)  routing T_16_26.wire_logic_cluster/lc_4/out <X> T_16_26.lc_trk_g2_4
 (15 10)  (831 426)  (831 426)  routing T_16_26.sp12_v_t_2 <X> T_16_26.lc_trk_g2_5
 (17 10)  (833 426)  (833 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (834 426)  (834 426)  routing T_16_26.sp12_v_t_2 <X> T_16_26.lc_trk_g2_5
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (4 11)  (820 427)  (820 427)  routing T_16_26.sp4_v_t_37 <X> T_16_26.sp4_h_l_43
 (6 11)  (822 427)  (822 427)  routing T_16_26.sp4_v_t_37 <X> T_16_26.sp4_h_l_43
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (834 427)  (834 427)  routing T_16_26.sp12_v_t_2 <X> T_16_26.lc_trk_g2_5
 (21 11)  (837 427)  (837 427)  routing T_16_26.sp4_r_v_b_39 <X> T_16_26.lc_trk_g2_7
 (15 12)  (831 428)  (831 428)  routing T_16_26.sp4_v_t_28 <X> T_16_26.lc_trk_g3_1
 (16 12)  (832 428)  (832 428)  routing T_16_26.sp4_v_t_28 <X> T_16_26.lc_trk_g3_1
 (17 12)  (833 428)  (833 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 14)  (842 430)  (842 430)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 430)  (847 430)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (853 430)  (853 430)  LC_7 Logic Functioning bit
 (39 14)  (855 430)  (855 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (10 15)  (826 431)  (826 431)  routing T_16_26.sp4_h_l_40 <X> T_16_26.sp4_v_t_47
 (26 15)  (842 431)  (842 431)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 431)  (844 431)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 431)  (847 431)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 431)  (852 431)  LC_7 Logic Functioning bit
 (38 15)  (854 431)  (854 431)  LC_7 Logic Functioning bit
 (40 15)  (856 431)  (856 431)  LC_7 Logic Functioning bit
 (42 15)  (858 431)  (858 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (21 0)  (895 416)  (895 416)  routing T_17_26.sp4_h_r_19 <X> T_17_26.lc_trk_g0_3
 (22 0)  (896 416)  (896 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 416)  (897 416)  routing T_17_26.sp4_h_r_19 <X> T_17_26.lc_trk_g0_3
 (24 0)  (898 416)  (898 416)  routing T_17_26.sp4_h_r_19 <X> T_17_26.lc_trk_g0_3
 (14 1)  (888 417)  (888 417)  routing T_17_26.sp12_h_r_16 <X> T_17_26.lc_trk_g0_0
 (16 1)  (890 417)  (890 417)  routing T_17_26.sp12_h_r_16 <X> T_17_26.lc_trk_g0_0
 (17 1)  (891 417)  (891 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (895 417)  (895 417)  routing T_17_26.sp4_h_r_19 <X> T_17_26.lc_trk_g0_3
 (22 1)  (896 417)  (896 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 2)  (903 418)  (903 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 418)  (904 418)  routing T_17_26.lc_trk_g0_4 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 418)  (906 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (911 418)  (911 418)  LC_1 Logic Functioning bit
 (39 2)  (913 418)  (913 418)  LC_1 Logic Functioning bit
 (41 2)  (915 418)  (915 418)  LC_1 Logic Functioning bit
 (43 2)  (917 418)  (917 418)  LC_1 Logic Functioning bit
 (16 3)  (890 419)  (890 419)  routing T_17_26.sp12_h_r_12 <X> T_17_26.lc_trk_g0_4
 (17 3)  (891 419)  (891 419)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (31 3)  (905 419)  (905 419)  routing T_17_26.lc_trk_g0_2 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 419)  (911 419)  LC_1 Logic Functioning bit
 (39 3)  (913 419)  (913 419)  LC_1 Logic Functioning bit
 (41 3)  (915 419)  (915 419)  LC_1 Logic Functioning bit
 (43 3)  (917 419)  (917 419)  LC_1 Logic Functioning bit
 (26 4)  (900 420)  (900 420)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 420)  (901 420)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 420)  (905 420)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 420)  (907 420)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 420)  (912 420)  LC_2 Logic Functioning bit
 (39 4)  (913 420)  (913 420)  LC_2 Logic Functioning bit
 (42 4)  (916 420)  (916 420)  LC_2 Logic Functioning bit
 (43 4)  (917 420)  (917 420)  LC_2 Logic Functioning bit
 (50 4)  (924 420)  (924 420)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (896 421)  (896 421)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 421)  (898 421)  routing T_17_26.bot_op_2 <X> T_17_26.lc_trk_g1_2
 (27 5)  (901 421)  (901 421)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 421)  (902 421)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 421)  (903 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 421)  (904 421)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 421)  (910 421)  LC_2 Logic Functioning bit
 (37 5)  (911 421)  (911 421)  LC_2 Logic Functioning bit
 (40 5)  (914 421)  (914 421)  LC_2 Logic Functioning bit
 (41 5)  (915 421)  (915 421)  LC_2 Logic Functioning bit
 (51 5)  (925 421)  (925 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (890 422)  (890 422)  routing T_17_26.sp12_h_l_18 <X> T_17_26.lc_trk_g1_5
 (17 6)  (891 422)  (891 422)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (26 6)  (900 422)  (900 422)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 422)  (901 422)  routing T_17_26.lc_trk_g1_5 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 422)  (903 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 422)  (904 422)  routing T_17_26.lc_trk_g1_5 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 422)  (906 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 422)  (907 422)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 422)  (910 422)  LC_3 Logic Functioning bit
 (37 6)  (911 422)  (911 422)  LC_3 Logic Functioning bit
 (38 6)  (912 422)  (912 422)  LC_3 Logic Functioning bit
 (39 6)  (913 422)  (913 422)  LC_3 Logic Functioning bit
 (18 7)  (892 423)  (892 423)  routing T_17_26.sp12_h_l_18 <X> T_17_26.lc_trk_g1_5
 (26 7)  (900 423)  (900 423)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 423)  (902 423)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 423)  (903 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 423)  (905 423)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (40 7)  (914 423)  (914 423)  LC_3 Logic Functioning bit
 (41 7)  (915 423)  (915 423)  LC_3 Logic Functioning bit
 (42 7)  (916 423)  (916 423)  LC_3 Logic Functioning bit
 (43 7)  (917 423)  (917 423)  LC_3 Logic Functioning bit
 (51 7)  (925 423)  (925 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 9)  (896 425)  (896 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 425)  (899 425)  routing T_17_26.sp4_r_v_b_34 <X> T_17_26.lc_trk_g2_2
 (17 10)  (891 426)  (891 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (896 426)  (896 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (903 426)  (903 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 426)  (906 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 426)  (907 426)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 426)  (908 426)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (912 426)  (912 426)  LC_5 Logic Functioning bit
 (39 10)  (913 426)  (913 426)  LC_5 Logic Functioning bit
 (42 10)  (916 426)  (916 426)  LC_5 Logic Functioning bit
 (43 10)  (917 426)  (917 426)  LC_5 Logic Functioning bit
 (18 11)  (892 427)  (892 427)  routing T_17_26.sp4_r_v_b_37 <X> T_17_26.lc_trk_g2_5
 (21 11)  (895 427)  (895 427)  routing T_17_26.sp4_r_v_b_39 <X> T_17_26.lc_trk_g2_7
 (26 11)  (900 427)  (900 427)  routing T_17_26.lc_trk_g0_3 <X> T_17_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 427)  (903 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 427)  (905 427)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 427)  (906 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (907 427)  (907 427)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.input_2_5
 (34 11)  (908 427)  (908 427)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.input_2_5
 (35 11)  (909 427)  (909 427)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.input_2_5
 (36 11)  (910 427)  (910 427)  LC_5 Logic Functioning bit
 (37 11)  (911 427)  (911 427)  LC_5 Logic Functioning bit
 (40 11)  (914 427)  (914 427)  LC_5 Logic Functioning bit
 (41 11)  (915 427)  (915 427)  LC_5 Logic Functioning bit
 (21 12)  (895 428)  (895 428)  routing T_17_26.sp4_h_r_35 <X> T_17_26.lc_trk_g3_3
 (22 12)  (896 428)  (896 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 428)  (897 428)  routing T_17_26.sp4_h_r_35 <X> T_17_26.lc_trk_g3_3
 (24 12)  (898 428)  (898 428)  routing T_17_26.sp4_h_r_35 <X> T_17_26.lc_trk_g3_3
 (22 13)  (896 429)  (896 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 429)  (897 429)  routing T_17_26.sp4_v_b_42 <X> T_17_26.lc_trk_g3_2
 (24 13)  (898 429)  (898 429)  routing T_17_26.sp4_v_b_42 <X> T_17_26.lc_trk_g3_2
 (11 14)  (885 430)  (885 430)  routing T_17_26.sp4_h_l_43 <X> T_17_26.sp4_v_t_46
 (15 14)  (889 430)  (889 430)  routing T_17_26.sp4_h_r_45 <X> T_17_26.lc_trk_g3_5
 (16 14)  (890 430)  (890 430)  routing T_17_26.sp4_h_r_45 <X> T_17_26.lc_trk_g3_5
 (17 14)  (891 430)  (891 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 430)  (892 430)  routing T_17_26.sp4_h_r_45 <X> T_17_26.lc_trk_g3_5
 (8 15)  (882 431)  (882 431)  routing T_17_26.sp4_h_l_47 <X> T_17_26.sp4_v_t_47
 (18 15)  (892 431)  (892 431)  routing T_17_26.sp4_h_r_45 <X> T_17_26.lc_trk_g3_5


LogicTile_18_26

 (13 14)  (941 430)  (941 430)  routing T_18_26.sp4_h_r_11 <X> T_18_26.sp4_v_t_46
 (12 15)  (940 431)  (940 431)  routing T_18_26.sp4_h_r_11 <X> T_18_26.sp4_v_t_46


LogicTile_19_26

 (2 12)  (984 428)  (984 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (5 15)  (987 431)  (987 431)  routing T_19_26.sp4_h_l_44 <X> T_19_26.sp4_v_t_44


IO_Tile_0_25



LogicTile_1_25

 (27 0)  (45 400)  (45 400)  routing T_1_25.lc_trk_g1_4 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 400)  (47 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 400)  (48 400)  routing T_1_25.lc_trk_g1_4 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 400)  (50 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 400)  (51 400)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 400)  (52 400)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 400)  (54 400)  LC_0 Logic Functioning bit
 (38 0)  (56 400)  (56 400)  LC_0 Logic Functioning bit
 (45 0)  (63 400)  (63 400)  LC_0 Logic Functioning bit
 (46 0)  (64 400)  (64 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (49 401)  (49 401)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 401)  (54 401)  LC_0 Logic Functioning bit
 (38 1)  (56 401)  (56 401)  LC_0 Logic Functioning bit
 (44 1)  (62 401)  (62 401)  LC_0 Logic Functioning bit
 (46 1)  (64 401)  (64 401)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (18 402)  (18 402)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (2 2)  (20 402)  (20 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 403)  (18 403)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (14 6)  (32 406)  (32 406)  routing T_1_25.sp4_h_l_9 <X> T_1_25.lc_trk_g1_4
 (14 7)  (32 407)  (32 407)  routing T_1_25.sp4_h_l_9 <X> T_1_25.lc_trk_g1_4
 (15 7)  (33 407)  (33 407)  routing T_1_25.sp4_h_l_9 <X> T_1_25.lc_trk_g1_4
 (16 7)  (34 407)  (34 407)  routing T_1_25.sp4_h_l_9 <X> T_1_25.lc_trk_g1_4
 (17 7)  (35 407)  (35 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (6 8)  (24 408)  (24 408)  routing T_1_25.sp4_h_r_1 <X> T_1_25.sp4_v_b_6
 (7 10)  (25 410)  (25 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (32 410)  (32 410)  routing T_1_25.sp4_h_r_44 <X> T_1_25.lc_trk_g2_4
 (14 11)  (32 411)  (32 411)  routing T_1_25.sp4_h_r_44 <X> T_1_25.lc_trk_g2_4
 (15 11)  (33 411)  (33 411)  routing T_1_25.sp4_h_r_44 <X> T_1_25.lc_trk_g2_4
 (16 11)  (34 411)  (34 411)  routing T_1_25.sp4_h_r_44 <X> T_1_25.lc_trk_g2_4
 (17 11)  (35 411)  (35 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (3 12)  (21 412)  (21 412)  routing T_1_25.sp12_v_t_22 <X> T_1_25.sp12_h_r_1
 (25 12)  (43 412)  (43 412)  routing T_1_25.sp4_h_r_34 <X> T_1_25.lc_trk_g3_2
 (22 13)  (40 413)  (40 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (41 413)  (41 413)  routing T_1_25.sp4_h_r_34 <X> T_1_25.lc_trk_g3_2
 (24 13)  (42 413)  (42 413)  routing T_1_25.sp4_h_r_34 <X> T_1_25.lc_trk_g3_2
 (0 14)  (18 414)  (18 414)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 414)  (19 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (19 415)  (19 415)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_7/s_r


LogicTile_2_25

 (16 0)  (88 400)  (88 400)  routing T_2_25.sp4_v_b_9 <X> T_2_25.lc_trk_g0_1
 (17 0)  (89 400)  (89 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (90 400)  (90 400)  routing T_2_25.sp4_v_b_9 <X> T_2_25.lc_trk_g0_1
 (21 0)  (93 400)  (93 400)  routing T_2_25.sp12_h_r_3 <X> T_2_25.lc_trk_g0_3
 (22 0)  (94 400)  (94 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (96 400)  (96 400)  routing T_2_25.sp12_h_r_3 <X> T_2_25.lc_trk_g0_3
 (25 0)  (97 400)  (97 400)  routing T_2_25.wire_logic_cluster/lc_2/out <X> T_2_25.lc_trk_g0_2
 (18 1)  (90 401)  (90 401)  routing T_2_25.sp4_v_b_9 <X> T_2_25.lc_trk_g0_1
 (21 1)  (93 401)  (93 401)  routing T_2_25.sp12_h_r_3 <X> T_2_25.lc_trk_g0_3
 (22 1)  (94 401)  (94 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (72 402)  (72 402)  routing T_2_25.glb_netwk_3 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (2 2)  (74 402)  (74 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (89 402)  (89 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (101 402)  (101 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 402)  (104 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 402)  (106 402)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 402)  (108 402)  LC_1 Logic Functioning bit
 (38 2)  (110 402)  (110 402)  LC_1 Logic Functioning bit
 (41 2)  (113 402)  (113 402)  LC_1 Logic Functioning bit
 (43 2)  (115 402)  (115 402)  LC_1 Logic Functioning bit
 (48 2)  (120 402)  (120 402)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (72 403)  (72 403)  routing T_2_25.glb_netwk_3 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (18 3)  (90 403)  (90 403)  routing T_2_25.sp4_r_v_b_29 <X> T_2_25.lc_trk_g0_5
 (29 3)  (101 403)  (101 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 403)  (102 403)  routing T_2_25.lc_trk_g0_2 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 403)  (103 403)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (37 3)  (109 403)  (109 403)  LC_1 Logic Functioning bit
 (39 3)  (111 403)  (111 403)  LC_1 Logic Functioning bit
 (41 3)  (113 403)  (113 403)  LC_1 Logic Functioning bit
 (43 3)  (115 403)  (115 403)  LC_1 Logic Functioning bit
 (21 4)  (93 404)  (93 404)  routing T_2_25.sp4_h_r_19 <X> T_2_25.lc_trk_g1_3
 (22 4)  (94 404)  (94 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (95 404)  (95 404)  routing T_2_25.sp4_h_r_19 <X> T_2_25.lc_trk_g1_3
 (24 4)  (96 404)  (96 404)  routing T_2_25.sp4_h_r_19 <X> T_2_25.lc_trk_g1_3
 (29 4)  (101 404)  (101 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 404)  (103 404)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 404)  (104 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 404)  (106 404)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 404)  (108 404)  LC_2 Logic Functioning bit
 (38 4)  (110 404)  (110 404)  LC_2 Logic Functioning bit
 (41 4)  (113 404)  (113 404)  LC_2 Logic Functioning bit
 (43 4)  (115 404)  (115 404)  LC_2 Logic Functioning bit
 (45 4)  (117 404)  (117 404)  LC_2 Logic Functioning bit
 (21 5)  (93 405)  (93 405)  routing T_2_25.sp4_h_r_19 <X> T_2_25.lc_trk_g1_3
 (26 5)  (98 405)  (98 405)  routing T_2_25.lc_trk_g0_2 <X> T_2_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 405)  (101 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 405)  (102 405)  routing T_2_25.lc_trk_g0_3 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 405)  (108 405)  LC_2 Logic Functioning bit
 (38 5)  (110 405)  (110 405)  LC_2 Logic Functioning bit
 (40 5)  (112 405)  (112 405)  LC_2 Logic Functioning bit
 (42 5)  (114 405)  (114 405)  LC_2 Logic Functioning bit
 (52 5)  (124 405)  (124 405)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (21 6)  (93 406)  (93 406)  routing T_2_25.bnr_op_7 <X> T_2_25.lc_trk_g1_7
 (22 6)  (94 406)  (94 406)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (17 7)  (89 407)  (89 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (93 407)  (93 407)  routing T_2_25.bnr_op_7 <X> T_2_25.lc_trk_g1_7
 (5 8)  (77 408)  (77 408)  routing T_2_25.sp4_v_b_0 <X> T_2_25.sp4_h_r_6
 (22 8)  (94 408)  (94 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (100 408)  (100 408)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 408)  (101 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 408)  (103 408)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 408)  (104 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 408)  (105 408)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 408)  (106 408)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 408)  (108 408)  LC_4 Logic Functioning bit
 (38 8)  (110 408)  (110 408)  LC_4 Logic Functioning bit
 (4 9)  (76 409)  (76 409)  routing T_2_25.sp4_v_b_0 <X> T_2_25.sp4_h_r_6
 (6 9)  (78 409)  (78 409)  routing T_2_25.sp4_v_b_0 <X> T_2_25.sp4_h_r_6
 (26 9)  (98 409)  (98 409)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 409)  (99 409)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 409)  (101 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 409)  (102 409)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (36 9)  (108 409)  (108 409)  LC_4 Logic Functioning bit
 (37 9)  (109 409)  (109 409)  LC_4 Logic Functioning bit
 (38 9)  (110 409)  (110 409)  LC_4 Logic Functioning bit
 (39 9)  (111 409)  (111 409)  LC_4 Logic Functioning bit
 (41 9)  (113 409)  (113 409)  LC_4 Logic Functioning bit
 (43 9)  (115 409)  (115 409)  LC_4 Logic Functioning bit
 (48 9)  (120 409)  (120 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (79 410)  (79 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (86 410)  (86 410)  routing T_2_25.rgt_op_4 <X> T_2_25.lc_trk_g2_4
 (15 10)  (87 410)  (87 410)  routing T_2_25.rgt_op_5 <X> T_2_25.lc_trk_g2_5
 (17 10)  (89 410)  (89 410)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (90 410)  (90 410)  routing T_2_25.rgt_op_5 <X> T_2_25.lc_trk_g2_5
 (22 10)  (94 410)  (94 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (98 410)  (98 410)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 410)  (99 410)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 410)  (100 410)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 410)  (101 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 410)  (103 410)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 410)  (104 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 410)  (106 410)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 410)  (107 410)  routing T_2_25.lc_trk_g0_5 <X> T_2_25.input_2_5
 (36 10)  (108 410)  (108 410)  LC_5 Logic Functioning bit
 (37 10)  (109 410)  (109 410)  LC_5 Logic Functioning bit
 (38 10)  (110 410)  (110 410)  LC_5 Logic Functioning bit
 (42 10)  (114 410)  (114 410)  LC_5 Logic Functioning bit
 (43 10)  (115 410)  (115 410)  LC_5 Logic Functioning bit
 (15 11)  (87 411)  (87 411)  routing T_2_25.rgt_op_4 <X> T_2_25.lc_trk_g2_4
 (17 11)  (89 411)  (89 411)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (98 411)  (98 411)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 411)  (100 411)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 411)  (101 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 411)  (102 411)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 411)  (103 411)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 411)  (104 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (108 411)  (108 411)  LC_5 Logic Functioning bit
 (39 11)  (111 411)  (111 411)  LC_5 Logic Functioning bit
 (43 11)  (115 411)  (115 411)  LC_5 Logic Functioning bit
 (22 12)  (94 412)  (94 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (95 412)  (95 412)  routing T_2_25.sp4_v_t_30 <X> T_2_25.lc_trk_g3_3
 (24 12)  (96 412)  (96 412)  routing T_2_25.sp4_v_t_30 <X> T_2_25.lc_trk_g3_3
 (26 12)  (98 412)  (98 412)  routing T_2_25.lc_trk_g2_4 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 412)  (100 412)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 412)  (101 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 412)  (102 412)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 412)  (103 412)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 412)  (104 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 412)  (105 412)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 412)  (108 412)  LC_6 Logic Functioning bit
 (37 12)  (109 412)  (109 412)  LC_6 Logic Functioning bit
 (41 12)  (113 412)  (113 412)  LC_6 Logic Functioning bit
 (43 12)  (115 412)  (115 412)  LC_6 Logic Functioning bit
 (50 12)  (122 412)  (122 412)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (124 412)  (124 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (100 413)  (100 413)  routing T_2_25.lc_trk_g2_4 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 413)  (101 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 413)  (103 413)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 413)  (108 413)  LC_6 Logic Functioning bit
 (37 13)  (109 413)  (109 413)  LC_6 Logic Functioning bit
 (40 13)  (112 413)  (112 413)  LC_6 Logic Functioning bit
 (43 13)  (115 413)  (115 413)  LC_6 Logic Functioning bit
 (6 15)  (78 415)  (78 415)  routing T_2_25.sp4_h_r_9 <X> T_2_25.sp4_h_l_44
 (14 15)  (86 415)  (86 415)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g3_4
 (15 15)  (87 415)  (87 415)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g3_4
 (16 15)  (88 415)  (88 415)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g3_4
 (17 15)  (89 415)  (89 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_3_25

 (21 0)  (147 400)  (147 400)  routing T_3_25.bnr_op_3 <X> T_3_25.lc_trk_g0_3
 (22 0)  (148 400)  (148 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (152 400)  (152 400)  routing T_3_25.lc_trk_g2_4 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (154 400)  (154 400)  routing T_3_25.lc_trk_g2_1 <X> T_3_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 400)  (155 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 400)  (158 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 400)  (159 400)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 400)  (160 400)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 400)  (162 400)  LC_0 Logic Functioning bit
 (37 0)  (163 400)  (163 400)  LC_0 Logic Functioning bit
 (38 0)  (164 400)  (164 400)  LC_0 Logic Functioning bit
 (39 0)  (165 400)  (165 400)  LC_0 Logic Functioning bit
 (21 1)  (147 401)  (147 401)  routing T_3_25.bnr_op_3 <X> T_3_25.lc_trk_g0_3
 (22 1)  (148 401)  (148 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (150 401)  (150 401)  routing T_3_25.bot_op_2 <X> T_3_25.lc_trk_g0_2
 (28 1)  (154 401)  (154 401)  routing T_3_25.lc_trk_g2_4 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 401)  (155 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 401)  (157 401)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (40 1)  (166 401)  (166 401)  LC_0 Logic Functioning bit
 (41 1)  (167 401)  (167 401)  LC_0 Logic Functioning bit
 (42 1)  (168 401)  (168 401)  LC_0 Logic Functioning bit
 (43 1)  (169 401)  (169 401)  LC_0 Logic Functioning bit
 (0 2)  (126 402)  (126 402)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (2 2)  (128 402)  (128 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (151 402)  (151 402)  routing T_3_25.sp4_h_r_14 <X> T_3_25.lc_trk_g0_6
 (27 2)  (153 402)  (153 402)  routing T_3_25.lc_trk_g1_1 <X> T_3_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 402)  (155 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 402)  (158 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (164 402)  (164 402)  LC_1 Logic Functioning bit
 (39 2)  (165 402)  (165 402)  LC_1 Logic Functioning bit
 (42 2)  (168 402)  (168 402)  LC_1 Logic Functioning bit
 (43 2)  (169 402)  (169 402)  LC_1 Logic Functioning bit
 (50 2)  (176 402)  (176 402)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 403)  (126 403)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (22 3)  (148 403)  (148 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (149 403)  (149 403)  routing T_3_25.sp4_h_r_14 <X> T_3_25.lc_trk_g0_6
 (24 3)  (150 403)  (150 403)  routing T_3_25.sp4_h_r_14 <X> T_3_25.lc_trk_g0_6
 (26 3)  (152 403)  (152 403)  routing T_3_25.lc_trk_g0_3 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 403)  (155 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 403)  (157 403)  routing T_3_25.lc_trk_g0_2 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 403)  (162 403)  LC_1 Logic Functioning bit
 (37 3)  (163 403)  (163 403)  LC_1 Logic Functioning bit
 (40 3)  (166 403)  (166 403)  LC_1 Logic Functioning bit
 (41 3)  (167 403)  (167 403)  LC_1 Logic Functioning bit
 (16 4)  (142 404)  (142 404)  routing T_3_25.sp4_v_b_1 <X> T_3_25.lc_trk_g1_1
 (17 4)  (143 404)  (143 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (144 404)  (144 404)  routing T_3_25.sp4_v_b_1 <X> T_3_25.lc_trk_g1_1
 (21 4)  (147 404)  (147 404)  routing T_3_25.wire_logic_cluster/lc_3/out <X> T_3_25.lc_trk_g1_3
 (22 4)  (148 404)  (148 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (152 404)  (152 404)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 404)  (153 404)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 404)  (155 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 404)  (156 404)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 404)  (158 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 404)  (159 404)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (38 4)  (164 404)  (164 404)  LC_2 Logic Functioning bit
 (39 4)  (165 404)  (165 404)  LC_2 Logic Functioning bit
 (42 4)  (168 404)  (168 404)  LC_2 Logic Functioning bit
 (43 4)  (169 404)  (169 404)  LC_2 Logic Functioning bit
 (50 4)  (176 404)  (176 404)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (179 404)  (179 404)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (152 405)  (152 405)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 405)  (154 405)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 405)  (155 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 405)  (156 405)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 405)  (157 405)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 405)  (162 405)  LC_2 Logic Functioning bit
 (37 5)  (163 405)  (163 405)  LC_2 Logic Functioning bit
 (40 5)  (166 405)  (166 405)  LC_2 Logic Functioning bit
 (41 5)  (167 405)  (167 405)  LC_2 Logic Functioning bit
 (14 6)  (140 406)  (140 406)  routing T_3_25.sp4_v_b_4 <X> T_3_25.lc_trk_g1_4
 (17 6)  (143 406)  (143 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 406)  (144 406)  routing T_3_25.wire_logic_cluster/lc_5/out <X> T_3_25.lc_trk_g1_5
 (26 6)  (152 406)  (152 406)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (154 406)  (154 406)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 406)  (155 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 406)  (158 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 406)  (160 406)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 406)  (162 406)  LC_3 Logic Functioning bit
 (37 6)  (163 406)  (163 406)  LC_3 Logic Functioning bit
 (38 6)  (164 406)  (164 406)  LC_3 Logic Functioning bit
 (39 6)  (165 406)  (165 406)  LC_3 Logic Functioning bit
 (41 6)  (167 406)  (167 406)  LC_3 Logic Functioning bit
 (43 6)  (169 406)  (169 406)  LC_3 Logic Functioning bit
 (45 6)  (171 406)  (171 406)  LC_3 Logic Functioning bit
 (51 6)  (177 406)  (177 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (8 7)  (134 407)  (134 407)  routing T_3_25.sp4_h_r_10 <X> T_3_25.sp4_v_t_41
 (9 7)  (135 407)  (135 407)  routing T_3_25.sp4_h_r_10 <X> T_3_25.sp4_v_t_41
 (10 7)  (136 407)  (136 407)  routing T_3_25.sp4_h_r_10 <X> T_3_25.sp4_v_t_41
 (16 7)  (142 407)  (142 407)  routing T_3_25.sp4_v_b_4 <X> T_3_25.lc_trk_g1_4
 (17 7)  (143 407)  (143 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (148 407)  (148 407)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (150 407)  (150 407)  routing T_3_25.bot_op_6 <X> T_3_25.lc_trk_g1_6
 (27 7)  (153 407)  (153 407)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 407)  (155 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 407)  (156 407)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 407)  (157 407)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 407)  (162 407)  LC_3 Logic Functioning bit
 (38 7)  (164 407)  (164 407)  LC_3 Logic Functioning bit
 (53 7)  (179 407)  (179 407)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (143 408)  (143 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (147 408)  (147 408)  routing T_3_25.bnl_op_3 <X> T_3_25.lc_trk_g2_3
 (22 8)  (148 408)  (148 408)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (151 408)  (151 408)  routing T_3_25.sp4_h_r_34 <X> T_3_25.lc_trk_g2_2
 (26 8)  (152 408)  (152 408)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 408)  (153 408)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 408)  (154 408)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 408)  (155 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 408)  (156 408)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 408)  (157 408)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 408)  (158 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 408)  (160 408)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 408)  (162 408)  LC_4 Logic Functioning bit
 (38 8)  (164 408)  (164 408)  LC_4 Logic Functioning bit
 (41 8)  (167 408)  (167 408)  LC_4 Logic Functioning bit
 (43 8)  (169 408)  (169 408)  LC_4 Logic Functioning bit
 (45 8)  (171 408)  (171 408)  LC_4 Logic Functioning bit
 (21 9)  (147 409)  (147 409)  routing T_3_25.bnl_op_3 <X> T_3_25.lc_trk_g2_3
 (22 9)  (148 409)  (148 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (149 409)  (149 409)  routing T_3_25.sp4_h_r_34 <X> T_3_25.lc_trk_g2_2
 (24 9)  (150 409)  (150 409)  routing T_3_25.sp4_h_r_34 <X> T_3_25.lc_trk_g2_2
 (26 9)  (152 409)  (152 409)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 409)  (155 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (163 409)  (163 409)  LC_4 Logic Functioning bit
 (39 9)  (165 409)  (165 409)  LC_4 Logic Functioning bit
 (41 9)  (167 409)  (167 409)  LC_4 Logic Functioning bit
 (43 9)  (169 409)  (169 409)  LC_4 Logic Functioning bit
 (51 9)  (177 409)  (177 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (133 410)  (133 410)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (152 410)  (152 410)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 410)  (153 410)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 410)  (154 410)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 410)  (155 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 410)  (157 410)  routing T_3_25.lc_trk_g1_5 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 410)  (158 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 410)  (160 410)  routing T_3_25.lc_trk_g1_5 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 410)  (162 410)  LC_5 Logic Functioning bit
 (37 10)  (163 410)  (163 410)  LC_5 Logic Functioning bit
 (38 10)  (164 410)  (164 410)  LC_5 Logic Functioning bit
 (39 10)  (165 410)  (165 410)  LC_5 Logic Functioning bit
 (41 10)  (167 410)  (167 410)  LC_5 Logic Functioning bit
 (43 10)  (169 410)  (169 410)  LC_5 Logic Functioning bit
 (45 10)  (171 410)  (171 410)  LC_5 Logic Functioning bit
 (53 10)  (179 410)  (179 410)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (140 411)  (140 411)  routing T_3_25.sp4_h_l_17 <X> T_3_25.lc_trk_g2_4
 (15 11)  (141 411)  (141 411)  routing T_3_25.sp4_h_l_17 <X> T_3_25.lc_trk_g2_4
 (16 11)  (142 411)  (142 411)  routing T_3_25.sp4_h_l_17 <X> T_3_25.lc_trk_g2_4
 (17 11)  (143 411)  (143 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (148 411)  (148 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (153 411)  (153 411)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 411)  (155 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 411)  (162 411)  LC_5 Logic Functioning bit
 (38 11)  (164 411)  (164 411)  LC_5 Logic Functioning bit
 (48 11)  (174 411)  (174 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (141 412)  (141 412)  routing T_3_25.sp4_h_r_25 <X> T_3_25.lc_trk_g3_1
 (16 12)  (142 412)  (142 412)  routing T_3_25.sp4_h_r_25 <X> T_3_25.lc_trk_g3_1
 (17 12)  (143 412)  (143 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (147 412)  (147 412)  routing T_3_25.sp4_v_t_14 <X> T_3_25.lc_trk_g3_3
 (22 12)  (148 412)  (148 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (149 412)  (149 412)  routing T_3_25.sp4_v_t_14 <X> T_3_25.lc_trk_g3_3
 (25 12)  (151 412)  (151 412)  routing T_3_25.sp12_v_t_1 <X> T_3_25.lc_trk_g3_2
 (37 12)  (163 412)  (163 412)  LC_6 Logic Functioning bit
 (39 12)  (165 412)  (165 412)  LC_6 Logic Functioning bit
 (40 12)  (166 412)  (166 412)  LC_6 Logic Functioning bit
 (42 12)  (168 412)  (168 412)  LC_6 Logic Functioning bit
 (51 12)  (177 412)  (177 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (144 413)  (144 413)  routing T_3_25.sp4_h_r_25 <X> T_3_25.lc_trk_g3_1
 (22 13)  (148 413)  (148 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (150 413)  (150 413)  routing T_3_25.sp12_v_t_1 <X> T_3_25.lc_trk_g3_2
 (25 13)  (151 413)  (151 413)  routing T_3_25.sp12_v_t_1 <X> T_3_25.lc_trk_g3_2
 (26 13)  (152 413)  (152 413)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 413)  (153 413)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 413)  (154 413)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 413)  (155 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (162 413)  (162 413)  LC_6 Logic Functioning bit
 (38 13)  (164 413)  (164 413)  LC_6 Logic Functioning bit
 (41 13)  (167 413)  (167 413)  LC_6 Logic Functioning bit
 (43 13)  (169 413)  (169 413)  LC_6 Logic Functioning bit
 (8 14)  (134 414)  (134 414)  routing T_3_25.sp4_h_r_10 <X> T_3_25.sp4_h_l_47
 (14 14)  (140 414)  (140 414)  routing T_3_25.wire_logic_cluster/lc_4/out <X> T_3_25.lc_trk_g3_4
 (17 15)  (143 415)  (143 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_4_25

 (4 0)  (184 400)  (184 400)  routing T_4_25.sp4_h_l_37 <X> T_4_25.sp4_v_b_0
 (27 0)  (207 400)  (207 400)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 400)  (208 400)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 400)  (209 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 400)  (211 400)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 400)  (212 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (216 400)  (216 400)  LC_0 Logic Functioning bit
 (38 0)  (218 400)  (218 400)  LC_0 Logic Functioning bit
 (45 0)  (225 400)  (225 400)  LC_0 Logic Functioning bit
 (5 1)  (185 401)  (185 401)  routing T_4_25.sp4_h_l_37 <X> T_4_25.sp4_v_b_0
 (31 1)  (211 401)  (211 401)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 401)  (216 401)  LC_0 Logic Functioning bit
 (38 1)  (218 401)  (218 401)  LC_0 Logic Functioning bit
 (44 1)  (224 401)  (224 401)  LC_0 Logic Functioning bit
 (47 1)  (227 401)  (227 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (231 401)  (231 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (233 401)  (233 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (180 402)  (180 402)  routing T_4_25.glb_netwk_3 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (2 2)  (182 402)  (182 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (185 402)  (185 402)  routing T_4_25.sp4_h_r_9 <X> T_4_25.sp4_h_l_37
 (21 2)  (201 402)  (201 402)  routing T_4_25.sp4_h_l_10 <X> T_4_25.lc_trk_g0_7
 (22 2)  (202 402)  (202 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (203 402)  (203 402)  routing T_4_25.sp4_h_l_10 <X> T_4_25.lc_trk_g0_7
 (24 2)  (204 402)  (204 402)  routing T_4_25.sp4_h_l_10 <X> T_4_25.lc_trk_g0_7
 (0 3)  (180 403)  (180 403)  routing T_4_25.glb_netwk_3 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (4 3)  (184 403)  (184 403)  routing T_4_25.sp4_h_r_9 <X> T_4_25.sp4_h_l_37
 (21 3)  (201 403)  (201 403)  routing T_4_25.sp4_h_l_10 <X> T_4_25.lc_trk_g0_7
 (10 6)  (190 406)  (190 406)  routing T_4_25.sp4_v_b_11 <X> T_4_25.sp4_h_l_41
 (12 7)  (192 407)  (192 407)  routing T_4_25.sp4_h_l_40 <X> T_4_25.sp4_v_t_40
 (11 8)  (191 408)  (191 408)  routing T_4_25.sp4_h_r_3 <X> T_4_25.sp4_v_b_8
 (7 10)  (187 410)  (187 410)  Column buffer control bit: LH_colbuf_cntl_3

 (15 13)  (195 413)  (195 413)  routing T_4_25.sp4_v_t_29 <X> T_4_25.lc_trk_g3_0
 (16 13)  (196 413)  (196 413)  routing T_4_25.sp4_v_t_29 <X> T_4_25.lc_trk_g3_0
 (17 13)  (197 413)  (197 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (180 414)  (180 414)  routing T_4_25.lc_trk_g3_5 <X> T_4_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 414)  (181 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (185 414)  (185 414)  routing T_4_25.sp4_v_t_38 <X> T_4_25.sp4_h_l_44
 (17 14)  (197 414)  (197 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (180 415)  (180 415)  routing T_4_25.lc_trk_g3_5 <X> T_4_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (181 415)  (181 415)  routing T_4_25.lc_trk_g3_5 <X> T_4_25.wire_logic_cluster/lc_7/s_r
 (4 15)  (184 415)  (184 415)  routing T_4_25.sp4_v_t_38 <X> T_4_25.sp4_h_l_44
 (6 15)  (186 415)  (186 415)  routing T_4_25.sp4_v_t_38 <X> T_4_25.sp4_h_l_44
 (18 15)  (198 415)  (198 415)  routing T_4_25.sp4_r_v_b_45 <X> T_4_25.lc_trk_g3_5


LogicTile_5_25

 (5 0)  (239 400)  (239 400)  routing T_5_25.sp4_v_t_37 <X> T_5_25.sp4_h_r_0
 (12 0)  (246 400)  (246 400)  routing T_5_25.sp4_v_b_8 <X> T_5_25.sp4_h_r_2
 (27 0)  (261 400)  (261 400)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 400)  (262 400)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 400)  (263 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 400)  (266 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 400)  (270 400)  LC_0 Logic Functioning bit
 (39 0)  (273 400)  (273 400)  LC_0 Logic Functioning bit
 (41 0)  (275 400)  (275 400)  LC_0 Logic Functioning bit
 (42 0)  (276 400)  (276 400)  LC_0 Logic Functioning bit
 (44 0)  (278 400)  (278 400)  LC_0 Logic Functioning bit
 (45 0)  (279 400)  (279 400)  LC_0 Logic Functioning bit
 (47 0)  (281 400)  (281 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (286 400)  (286 400)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (245 401)  (245 401)  routing T_5_25.sp4_v_b_8 <X> T_5_25.sp4_h_r_2
 (13 1)  (247 401)  (247 401)  routing T_5_25.sp4_v_b_8 <X> T_5_25.sp4_h_r_2
 (36 1)  (270 401)  (270 401)  LC_0 Logic Functioning bit
 (39 1)  (273 401)  (273 401)  LC_0 Logic Functioning bit
 (41 1)  (275 401)  (275 401)  LC_0 Logic Functioning bit
 (42 1)  (276 401)  (276 401)  LC_0 Logic Functioning bit
 (49 1)  (283 401)  (283 401)  Carry_In_Mux bit 

 (51 1)  (285 401)  (285 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 402)  (234 402)  routing T_5_25.glb_netwk_3 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (2 2)  (236 402)  (236 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (242 402)  (242 402)  routing T_5_25.sp4_v_t_42 <X> T_5_25.sp4_h_l_36
 (9 2)  (243 402)  (243 402)  routing T_5_25.sp4_v_t_42 <X> T_5_25.sp4_h_l_36
 (10 2)  (244 402)  (244 402)  routing T_5_25.sp4_v_t_42 <X> T_5_25.sp4_h_l_36
 (27 2)  (261 402)  (261 402)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 402)  (262 402)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 402)  (263 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 402)  (266 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 402)  (270 402)  LC_1 Logic Functioning bit
 (39 2)  (273 402)  (273 402)  LC_1 Logic Functioning bit
 (41 2)  (275 402)  (275 402)  LC_1 Logic Functioning bit
 (42 2)  (276 402)  (276 402)  LC_1 Logic Functioning bit
 (44 2)  (278 402)  (278 402)  LC_1 Logic Functioning bit
 (45 2)  (279 402)  (279 402)  LC_1 Logic Functioning bit
 (46 2)  (280 402)  (280 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 403)  (234 403)  routing T_5_25.glb_netwk_3 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (36 3)  (270 403)  (270 403)  LC_1 Logic Functioning bit
 (39 3)  (273 403)  (273 403)  LC_1 Logic Functioning bit
 (41 3)  (275 403)  (275 403)  LC_1 Logic Functioning bit
 (42 3)  (276 403)  (276 403)  LC_1 Logic Functioning bit
 (51 3)  (285 403)  (285 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_b_0 <X> T_5_25.sp12_h_r_0
 (21 4)  (255 404)  (255 404)  routing T_5_25.wire_logic_cluster/lc_3/out <X> T_5_25.lc_trk_g1_3
 (22 4)  (256 404)  (256 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 404)  (259 404)  routing T_5_25.wire_logic_cluster/lc_2/out <X> T_5_25.lc_trk_g1_2
 (27 4)  (261 404)  (261 404)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 404)  (263 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 404)  (266 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 404)  (270 404)  LC_2 Logic Functioning bit
 (39 4)  (273 404)  (273 404)  LC_2 Logic Functioning bit
 (41 4)  (275 404)  (275 404)  LC_2 Logic Functioning bit
 (42 4)  (276 404)  (276 404)  LC_2 Logic Functioning bit
 (44 4)  (278 404)  (278 404)  LC_2 Logic Functioning bit
 (45 4)  (279 404)  (279 404)  LC_2 Logic Functioning bit
 (46 4)  (280 404)  (280 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (287 404)  (287 404)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (3 5)  (237 405)  (237 405)  routing T_5_25.sp12_v_b_0 <X> T_5_25.sp12_h_r_0
 (22 5)  (256 405)  (256 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (264 405)  (264 405)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 405)  (270 405)  LC_2 Logic Functioning bit
 (39 5)  (273 405)  (273 405)  LC_2 Logic Functioning bit
 (41 5)  (275 405)  (275 405)  LC_2 Logic Functioning bit
 (42 5)  (276 405)  (276 405)  LC_2 Logic Functioning bit
 (47 5)  (281 405)  (281 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (238 406)  (238 406)  routing T_5_25.sp4_h_r_3 <X> T_5_25.sp4_v_t_38
 (10 6)  (244 406)  (244 406)  routing T_5_25.sp4_v_b_11 <X> T_5_25.sp4_h_l_41
 (11 6)  (245 406)  (245 406)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_v_t_40
 (17 6)  (251 406)  (251 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 406)  (252 406)  routing T_5_25.wire_logic_cluster/lc_5/out <X> T_5_25.lc_trk_g1_5
 (25 6)  (259 406)  (259 406)  routing T_5_25.wire_logic_cluster/lc_6/out <X> T_5_25.lc_trk_g1_6
 (27 6)  (261 406)  (261 406)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 406)  (263 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 406)  (266 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 406)  (270 406)  LC_3 Logic Functioning bit
 (39 6)  (273 406)  (273 406)  LC_3 Logic Functioning bit
 (41 6)  (275 406)  (275 406)  LC_3 Logic Functioning bit
 (42 6)  (276 406)  (276 406)  LC_3 Logic Functioning bit
 (44 6)  (278 406)  (278 406)  LC_3 Logic Functioning bit
 (45 6)  (279 406)  (279 406)  LC_3 Logic Functioning bit
 (47 6)  (281 406)  (281 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (285 406)  (285 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (5 7)  (239 407)  (239 407)  routing T_5_25.sp4_h_r_3 <X> T_5_25.sp4_v_t_38
 (22 7)  (256 407)  (256 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (264 407)  (264 407)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 407)  (270 407)  LC_3 Logic Functioning bit
 (39 7)  (273 407)  (273 407)  LC_3 Logic Functioning bit
 (41 7)  (275 407)  (275 407)  LC_3 Logic Functioning bit
 (42 7)  (276 407)  (276 407)  LC_3 Logic Functioning bit
 (3 8)  (237 408)  (237 408)  routing T_5_25.sp12_h_r_1 <X> T_5_25.sp12_v_b_1
 (5 8)  (239 408)  (239 408)  routing T_5_25.sp4_v_b_6 <X> T_5_25.sp4_h_r_6
 (27 8)  (261 408)  (261 408)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 408)  (262 408)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 408)  (263 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 408)  (264 408)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 408)  (266 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 408)  (270 408)  LC_4 Logic Functioning bit
 (39 8)  (273 408)  (273 408)  LC_4 Logic Functioning bit
 (41 8)  (275 408)  (275 408)  LC_4 Logic Functioning bit
 (42 8)  (276 408)  (276 408)  LC_4 Logic Functioning bit
 (44 8)  (278 408)  (278 408)  LC_4 Logic Functioning bit
 (45 8)  (279 408)  (279 408)  LC_4 Logic Functioning bit
 (51 8)  (285 408)  (285 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (237 409)  (237 409)  routing T_5_25.sp12_h_r_1 <X> T_5_25.sp12_v_b_1
 (6 9)  (240 409)  (240 409)  routing T_5_25.sp4_v_b_6 <X> T_5_25.sp4_h_r_6
 (9 9)  (243 409)  (243 409)  routing T_5_25.sp4_v_t_42 <X> T_5_25.sp4_v_b_7
 (11 9)  (245 409)  (245 409)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_h_r_8
 (13 9)  (247 409)  (247 409)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_h_r_8
 (36 9)  (270 409)  (270 409)  LC_4 Logic Functioning bit
 (39 9)  (273 409)  (273 409)  LC_4 Logic Functioning bit
 (41 9)  (275 409)  (275 409)  LC_4 Logic Functioning bit
 (42 9)  (276 409)  (276 409)  LC_4 Logic Functioning bit
 (52 9)  (286 409)  (286 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (287 409)  (287 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (7 10)  (241 410)  (241 410)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (261 410)  (261 410)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 410)  (263 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 410)  (264 410)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 410)  (266 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 410)  (270 410)  LC_5 Logic Functioning bit
 (39 10)  (273 410)  (273 410)  LC_5 Logic Functioning bit
 (41 10)  (275 410)  (275 410)  LC_5 Logic Functioning bit
 (42 10)  (276 410)  (276 410)  LC_5 Logic Functioning bit
 (44 10)  (278 410)  (278 410)  LC_5 Logic Functioning bit
 (45 10)  (279 410)  (279 410)  LC_5 Logic Functioning bit
 (46 10)  (280 410)  (280 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (285 410)  (285 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (238 411)  (238 411)  routing T_5_25.sp4_v_b_1 <X> T_5_25.sp4_h_l_43
 (36 11)  (270 411)  (270 411)  LC_5 Logic Functioning bit
 (39 11)  (273 411)  (273 411)  LC_5 Logic Functioning bit
 (41 11)  (275 411)  (275 411)  LC_5 Logic Functioning bit
 (42 11)  (276 411)  (276 411)  LC_5 Logic Functioning bit
 (51 11)  (285 411)  (285 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (287 411)  (287 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (242 412)  (242 412)  routing T_5_25.sp4_v_b_4 <X> T_5_25.sp4_h_r_10
 (9 12)  (243 412)  (243 412)  routing T_5_25.sp4_v_b_4 <X> T_5_25.sp4_h_r_10
 (10 12)  (244 412)  (244 412)  routing T_5_25.sp4_v_b_4 <X> T_5_25.sp4_h_r_10
 (14 12)  (248 412)  (248 412)  routing T_5_25.wire_logic_cluster/lc_0/out <X> T_5_25.lc_trk_g3_0
 (17 12)  (251 412)  (251 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 412)  (252 412)  routing T_5_25.wire_logic_cluster/lc_1/out <X> T_5_25.lc_trk_g3_1
 (27 12)  (261 412)  (261 412)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 412)  (263 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 412)  (264 412)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 412)  (266 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 412)  (270 412)  LC_6 Logic Functioning bit
 (39 12)  (273 412)  (273 412)  LC_6 Logic Functioning bit
 (41 12)  (275 412)  (275 412)  LC_6 Logic Functioning bit
 (42 12)  (276 412)  (276 412)  LC_6 Logic Functioning bit
 (44 12)  (278 412)  (278 412)  LC_6 Logic Functioning bit
 (45 12)  (279 412)  (279 412)  LC_6 Logic Functioning bit
 (51 12)  (285 412)  (285 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (287 412)  (287 412)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (251 413)  (251 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (264 413)  (264 413)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 413)  (270 413)  LC_6 Logic Functioning bit
 (39 13)  (273 413)  (273 413)  LC_6 Logic Functioning bit
 (41 13)  (275 413)  (275 413)  LC_6 Logic Functioning bit
 (42 13)  (276 413)  (276 413)  LC_6 Logic Functioning bit
 (51 13)  (285 413)  (285 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (10 14)  (244 414)  (244 414)  routing T_5_25.sp4_v_b_5 <X> T_5_25.sp4_h_l_47
 (14 14)  (248 414)  (248 414)  routing T_5_25.wire_logic_cluster/lc_4/out <X> T_5_25.lc_trk_g3_4
 (21 14)  (255 414)  (255 414)  routing T_5_25.wire_logic_cluster/lc_7/out <X> T_5_25.lc_trk_g3_7
 (22 14)  (256 414)  (256 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (261 414)  (261 414)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 414)  (262 414)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 414)  (263 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 414)  (264 414)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 414)  (266 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 414)  (270 414)  LC_7 Logic Functioning bit
 (39 14)  (273 414)  (273 414)  LC_7 Logic Functioning bit
 (41 14)  (275 414)  (275 414)  LC_7 Logic Functioning bit
 (42 14)  (276 414)  (276 414)  LC_7 Logic Functioning bit
 (44 14)  (278 414)  (278 414)  LC_7 Logic Functioning bit
 (45 14)  (279 414)  (279 414)  LC_7 Logic Functioning bit
 (52 14)  (286 414)  (286 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (251 415)  (251 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (264 415)  (264 415)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 415)  (270 415)  LC_7 Logic Functioning bit
 (39 15)  (273 415)  (273 415)  LC_7 Logic Functioning bit
 (41 15)  (275 415)  (275 415)  LC_7 Logic Functioning bit
 (42 15)  (276 415)  (276 415)  LC_7 Logic Functioning bit
 (46 15)  (280 415)  (280 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (285 415)  (285 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_25

 (4 0)  (292 400)  (292 400)  routing T_6_25.sp4_h_l_43 <X> T_6_25.sp4_v_b_0
 (6 0)  (294 400)  (294 400)  routing T_6_25.sp4_h_l_43 <X> T_6_25.sp4_v_b_0
 (8 0)  (296 400)  (296 400)  routing T_6_25.sp4_v_b_1 <X> T_6_25.sp4_h_r_1
 (9 0)  (297 400)  (297 400)  routing T_6_25.sp4_v_b_1 <X> T_6_25.sp4_h_r_1
 (13 0)  (301 400)  (301 400)  routing T_6_25.sp4_v_t_39 <X> T_6_25.sp4_v_b_2
 (27 0)  (315 400)  (315 400)  routing T_6_25.lc_trk_g1_0 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 400)  (317 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 400)  (320 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 400)  (324 400)  LC_0 Logic Functioning bit
 (39 0)  (327 400)  (327 400)  LC_0 Logic Functioning bit
 (41 0)  (329 400)  (329 400)  LC_0 Logic Functioning bit
 (42 0)  (330 400)  (330 400)  LC_0 Logic Functioning bit
 (45 0)  (333 400)  (333 400)  LC_0 Logic Functioning bit
 (5 1)  (293 401)  (293 401)  routing T_6_25.sp4_h_l_43 <X> T_6_25.sp4_v_b_0
 (36 1)  (324 401)  (324 401)  LC_0 Logic Functioning bit
 (39 1)  (327 401)  (327 401)  LC_0 Logic Functioning bit
 (41 1)  (329 401)  (329 401)  LC_0 Logic Functioning bit
 (42 1)  (330 401)  (330 401)  LC_0 Logic Functioning bit
 (48 1)  (336 401)  (336 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (337 401)  (337 401)  Carry_In_Mux bit 

 (0 2)  (288 402)  (288 402)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (288 403)  (288 403)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (15 3)  (303 403)  (303 403)  routing T_6_25.sp4_v_t_9 <X> T_6_25.lc_trk_g0_4
 (16 3)  (304 403)  (304 403)  routing T_6_25.sp4_v_t_9 <X> T_6_25.lc_trk_g0_4
 (17 3)  (305 403)  (305 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (0 4)  (288 404)  (288 404)  routing T_6_25.lc_trk_g2_2 <X> T_6_25.wire_logic_cluster/lc_7/cen
 (1 4)  (289 404)  (289 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (293 404)  (293 404)  routing T_6_25.sp4_v_b_3 <X> T_6_25.sp4_h_r_3
 (9 4)  (297 404)  (297 404)  routing T_6_25.sp4_h_l_36 <X> T_6_25.sp4_h_r_4
 (10 4)  (298 404)  (298 404)  routing T_6_25.sp4_h_l_36 <X> T_6_25.sp4_h_r_4
 (14 4)  (302 404)  (302 404)  routing T_6_25.wire_logic_cluster/lc_0/out <X> T_6_25.lc_trk_g1_0
 (1 5)  (289 405)  (289 405)  routing T_6_25.lc_trk_g2_2 <X> T_6_25.wire_logic_cluster/lc_7/cen
 (6 5)  (294 405)  (294 405)  routing T_6_25.sp4_v_b_3 <X> T_6_25.sp4_h_r_3
 (17 5)  (305 405)  (305 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (5 6)  (293 406)  (293 406)  routing T_6_25.sp4_v_b_3 <X> T_6_25.sp4_h_l_38
 (13 6)  (301 406)  (301 406)  routing T_6_25.sp4_h_r_5 <X> T_6_25.sp4_v_t_40
 (12 7)  (300 407)  (300 407)  routing T_6_25.sp4_h_r_5 <X> T_6_25.sp4_v_t_40
 (9 8)  (297 408)  (297 408)  routing T_6_25.sp4_v_t_42 <X> T_6_25.sp4_h_r_7
 (22 9)  (310 409)  (310 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (313 409)  (313 409)  routing T_6_25.sp4_r_v_b_34 <X> T_6_25.lc_trk_g2_2
 (7 10)  (295 410)  (295 410)  Column buffer control bit: LH_colbuf_cntl_3

 (13 10)  (301 410)  (301 410)  routing T_6_25.sp4_h_r_8 <X> T_6_25.sp4_v_t_45
 (12 11)  (300 411)  (300 411)  routing T_6_25.sp4_h_r_8 <X> T_6_25.sp4_v_t_45
 (12 12)  (300 412)  (300 412)  routing T_6_25.sp4_h_l_45 <X> T_6_25.sp4_h_r_11
 (13 13)  (301 413)  (301 413)  routing T_6_25.sp4_h_l_45 <X> T_6_25.sp4_h_r_11
 (1 14)  (289 414)  (289 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (293 414)  (293 414)  routing T_6_25.sp4_v_t_38 <X> T_6_25.sp4_h_l_44
 (13 14)  (301 414)  (301 414)  routing T_6_25.sp4_h_r_11 <X> T_6_25.sp4_v_t_46
 (1 15)  (289 415)  (289 415)  routing T_6_25.lc_trk_g0_4 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (4 15)  (292 415)  (292 415)  routing T_6_25.sp4_v_t_38 <X> T_6_25.sp4_h_l_44
 (6 15)  (294 415)  (294 415)  routing T_6_25.sp4_v_t_38 <X> T_6_25.sp4_h_l_44
 (12 15)  (300 415)  (300 415)  routing T_6_25.sp4_h_r_11 <X> T_6_25.sp4_v_t_46
 (19 15)  (307 415)  (307 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_25

 (13 0)  (355 400)  (355 400)  routing T_7_25.sp4_h_l_39 <X> T_7_25.sp4_v_b_2
 (22 0)  (364 400)  (364 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (365 400)  (365 400)  routing T_7_25.sp4_h_r_3 <X> T_7_25.lc_trk_g0_3
 (24 0)  (366 400)  (366 400)  routing T_7_25.sp4_h_r_3 <X> T_7_25.lc_trk_g0_3
 (27 0)  (369 400)  (369 400)  routing T_7_25.lc_trk_g1_4 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 400)  (371 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 400)  (372 400)  routing T_7_25.lc_trk_g1_4 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 400)  (373 400)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 400)  (374 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 400)  (375 400)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 400)  (376 400)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 400)  (377 400)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.input_2_0
 (36 0)  (378 400)  (378 400)  LC_0 Logic Functioning bit
 (38 0)  (380 400)  (380 400)  LC_0 Logic Functioning bit
 (43 0)  (385 400)  (385 400)  LC_0 Logic Functioning bit
 (45 0)  (387 400)  (387 400)  LC_0 Logic Functioning bit
 (8 1)  (350 401)  (350 401)  routing T_7_25.sp4_v_t_47 <X> T_7_25.sp4_v_b_1
 (10 1)  (352 401)  (352 401)  routing T_7_25.sp4_v_t_47 <X> T_7_25.sp4_v_b_1
 (12 1)  (354 401)  (354 401)  routing T_7_25.sp4_h_l_39 <X> T_7_25.sp4_v_b_2
 (14 1)  (356 401)  (356 401)  routing T_7_25.top_op_0 <X> T_7_25.lc_trk_g0_0
 (15 1)  (357 401)  (357 401)  routing T_7_25.top_op_0 <X> T_7_25.lc_trk_g0_0
 (17 1)  (359 401)  (359 401)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (363 401)  (363 401)  routing T_7_25.sp4_h_r_3 <X> T_7_25.lc_trk_g0_3
 (28 1)  (370 401)  (370 401)  routing T_7_25.lc_trk_g2_0 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 401)  (371 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 401)  (373 401)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 401)  (374 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (375 401)  (375 401)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.input_2_0
 (34 1)  (376 401)  (376 401)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.input_2_0
 (37 1)  (379 401)  (379 401)  LC_0 Logic Functioning bit
 (39 1)  (381 401)  (381 401)  LC_0 Logic Functioning bit
 (44 1)  (386 401)  (386 401)  LC_0 Logic Functioning bit
 (46 1)  (388 401)  (388 401)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (342 402)  (342 402)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (344 402)  (344 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (355 402)  (355 402)  routing T_7_25.sp4_h_r_2 <X> T_7_25.sp4_v_t_39
 (15 2)  (357 402)  (357 402)  routing T_7_25.sp4_h_r_5 <X> T_7_25.lc_trk_g0_5
 (16 2)  (358 402)  (358 402)  routing T_7_25.sp4_h_r_5 <X> T_7_25.lc_trk_g0_5
 (17 2)  (359 402)  (359 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (364 402)  (364 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (365 402)  (365 402)  routing T_7_25.sp4_v_b_23 <X> T_7_25.lc_trk_g0_7
 (24 2)  (366 402)  (366 402)  routing T_7_25.sp4_v_b_23 <X> T_7_25.lc_trk_g0_7
 (29 2)  (371 402)  (371 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 402)  (374 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 402)  (375 402)  routing T_7_25.lc_trk_g2_0 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 402)  (378 402)  LC_1 Logic Functioning bit
 (37 2)  (379 402)  (379 402)  LC_1 Logic Functioning bit
 (38 2)  (380 402)  (380 402)  LC_1 Logic Functioning bit
 (39 2)  (381 402)  (381 402)  LC_1 Logic Functioning bit
 (41 2)  (383 402)  (383 402)  LC_1 Logic Functioning bit
 (43 2)  (385 402)  (385 402)  LC_1 Logic Functioning bit
 (0 3)  (342 403)  (342 403)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (8 3)  (350 403)  (350 403)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_36
 (9 3)  (351 403)  (351 403)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_36
 (10 3)  (352 403)  (352 403)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_36
 (12 3)  (354 403)  (354 403)  routing T_7_25.sp4_h_r_2 <X> T_7_25.sp4_v_t_39
 (14 3)  (356 403)  (356 403)  routing T_7_25.sp4_h_r_4 <X> T_7_25.lc_trk_g0_4
 (15 3)  (357 403)  (357 403)  routing T_7_25.sp4_h_r_4 <X> T_7_25.lc_trk_g0_4
 (16 3)  (358 403)  (358 403)  routing T_7_25.sp4_h_r_4 <X> T_7_25.lc_trk_g0_4
 (17 3)  (359 403)  (359 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (360 403)  (360 403)  routing T_7_25.sp4_h_r_5 <X> T_7_25.lc_trk_g0_5
 (36 3)  (378 403)  (378 403)  LC_1 Logic Functioning bit
 (37 3)  (379 403)  (379 403)  LC_1 Logic Functioning bit
 (38 3)  (380 403)  (380 403)  LC_1 Logic Functioning bit
 (39 3)  (381 403)  (381 403)  LC_1 Logic Functioning bit
 (41 3)  (383 403)  (383 403)  LC_1 Logic Functioning bit
 (43 3)  (385 403)  (385 403)  LC_1 Logic Functioning bit
 (3 4)  (345 404)  (345 404)  routing T_7_25.sp12_v_b_0 <X> T_7_25.sp12_h_r_0
 (26 4)  (368 404)  (368 404)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 404)  (371 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 404)  (372 404)  routing T_7_25.lc_trk_g0_5 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 404)  (374 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 404)  (375 404)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 404)  (376 404)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 404)  (378 404)  LC_2 Logic Functioning bit
 (37 4)  (379 404)  (379 404)  LC_2 Logic Functioning bit
 (38 4)  (380 404)  (380 404)  LC_2 Logic Functioning bit
 (39 4)  (381 404)  (381 404)  LC_2 Logic Functioning bit
 (41 4)  (383 404)  (383 404)  LC_2 Logic Functioning bit
 (42 4)  (384 404)  (384 404)  LC_2 Logic Functioning bit
 (43 4)  (385 404)  (385 404)  LC_2 Logic Functioning bit
 (50 4)  (392 404)  (392 404)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (394 404)  (394 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (345 405)  (345 405)  routing T_7_25.sp12_v_b_0 <X> T_7_25.sp12_h_r_0
 (13 5)  (355 405)  (355 405)  routing T_7_25.sp4_v_t_37 <X> T_7_25.sp4_h_r_5
 (26 5)  (368 405)  (368 405)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 405)  (369 405)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 405)  (370 405)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 405)  (371 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 405)  (378 405)  LC_2 Logic Functioning bit
 (37 5)  (379 405)  (379 405)  LC_2 Logic Functioning bit
 (38 5)  (380 405)  (380 405)  LC_2 Logic Functioning bit
 (39 5)  (381 405)  (381 405)  LC_2 Logic Functioning bit
 (40 5)  (382 405)  (382 405)  LC_2 Logic Functioning bit
 (41 5)  (383 405)  (383 405)  LC_2 Logic Functioning bit
 (42 5)  (384 405)  (384 405)  LC_2 Logic Functioning bit
 (43 5)  (385 405)  (385 405)  LC_2 Logic Functioning bit
 (15 6)  (357 406)  (357 406)  routing T_7_25.sp4_h_r_13 <X> T_7_25.lc_trk_g1_5
 (16 6)  (358 406)  (358 406)  routing T_7_25.sp4_h_r_13 <X> T_7_25.lc_trk_g1_5
 (17 6)  (359 406)  (359 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (360 406)  (360 406)  routing T_7_25.sp4_h_r_13 <X> T_7_25.lc_trk_g1_5
 (21 6)  (363 406)  (363 406)  routing T_7_25.sp4_h_l_2 <X> T_7_25.lc_trk_g1_7
 (22 6)  (364 406)  (364 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (365 406)  (365 406)  routing T_7_25.sp4_h_l_2 <X> T_7_25.lc_trk_g1_7
 (24 6)  (366 406)  (366 406)  routing T_7_25.sp4_h_l_2 <X> T_7_25.lc_trk_g1_7
 (27 6)  (369 406)  (369 406)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 406)  (371 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 406)  (372 406)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 406)  (373 406)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 406)  (374 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 406)  (376 406)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (41 6)  (383 406)  (383 406)  LC_3 Logic Functioning bit
 (43 6)  (385 406)  (385 406)  LC_3 Logic Functioning bit
 (52 6)  (394 406)  (394 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (357 407)  (357 407)  routing T_7_25.sp4_v_t_9 <X> T_7_25.lc_trk_g1_4
 (16 7)  (358 407)  (358 407)  routing T_7_25.sp4_v_t_9 <X> T_7_25.lc_trk_g1_4
 (17 7)  (359 407)  (359 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 7)  (368 407)  (368 407)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 407)  (370 407)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 407)  (371 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 407)  (373 407)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 407)  (379 407)  LC_3 Logic Functioning bit
 (39 7)  (381 407)  (381 407)  LC_3 Logic Functioning bit
 (14 8)  (356 408)  (356 408)  routing T_7_25.wire_logic_cluster/lc_0/out <X> T_7_25.lc_trk_g2_0
 (21 8)  (363 408)  (363 408)  routing T_7_25.sp4_h_r_35 <X> T_7_25.lc_trk_g2_3
 (22 8)  (364 408)  (364 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (365 408)  (365 408)  routing T_7_25.sp4_h_r_35 <X> T_7_25.lc_trk_g2_3
 (24 8)  (366 408)  (366 408)  routing T_7_25.sp4_h_r_35 <X> T_7_25.lc_trk_g2_3
 (29 8)  (371 408)  (371 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 408)  (372 408)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 408)  (374 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (383 408)  (383 408)  LC_4 Logic Functioning bit
 (43 8)  (385 408)  (385 408)  LC_4 Logic Functioning bit
 (13 9)  (355 409)  (355 409)  routing T_7_25.sp4_v_t_38 <X> T_7_25.sp4_h_r_8
 (17 9)  (359 409)  (359 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (368 409)  (368 409)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 409)  (369 409)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 409)  (370 409)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 409)  (371 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 409)  (372 409)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 409)  (373 409)  routing T_7_25.lc_trk_g0_3 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (37 9)  (379 409)  (379 409)  LC_4 Logic Functioning bit
 (39 9)  (381 409)  (381 409)  LC_4 Logic Functioning bit
 (47 9)  (389 409)  (389 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (7 10)  (349 410)  (349 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 12)  (354 412)  (354 412)  routing T_7_25.sp4_v_b_5 <X> T_7_25.sp4_h_r_11
 (21 12)  (363 412)  (363 412)  routing T_7_25.sp4_h_r_35 <X> T_7_25.lc_trk_g3_3
 (22 12)  (364 412)  (364 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 412)  (365 412)  routing T_7_25.sp4_h_r_35 <X> T_7_25.lc_trk_g3_3
 (24 12)  (366 412)  (366 412)  routing T_7_25.sp4_h_r_35 <X> T_7_25.lc_trk_g3_3
 (11 13)  (353 413)  (353 413)  routing T_7_25.sp4_v_b_5 <X> T_7_25.sp4_h_r_11
 (13 13)  (355 413)  (355 413)  routing T_7_25.sp4_v_b_5 <X> T_7_25.sp4_h_r_11
 (14 13)  (356 413)  (356 413)  routing T_7_25.sp4_h_r_24 <X> T_7_25.lc_trk_g3_0
 (15 13)  (357 413)  (357 413)  routing T_7_25.sp4_h_r_24 <X> T_7_25.lc_trk_g3_0
 (16 13)  (358 413)  (358 413)  routing T_7_25.sp4_h_r_24 <X> T_7_25.lc_trk_g3_0
 (17 13)  (359 413)  (359 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (1 14)  (343 414)  (343 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (350 414)  (350 414)  routing T_7_25.sp4_h_r_2 <X> T_7_25.sp4_h_l_47
 (10 14)  (352 414)  (352 414)  routing T_7_25.sp4_h_r_2 <X> T_7_25.sp4_h_l_47
 (16 14)  (358 414)  (358 414)  routing T_7_25.sp4_v_t_16 <X> T_7_25.lc_trk_g3_5
 (17 14)  (359 414)  (359 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (360 414)  (360 414)  routing T_7_25.sp4_v_t_16 <X> T_7_25.lc_trk_g3_5
 (22 14)  (364 414)  (364 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (365 414)  (365 414)  routing T_7_25.sp12_v_t_12 <X> T_7_25.lc_trk_g3_7
 (27 14)  (369 414)  (369 414)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 414)  (370 414)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 414)  (371 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 414)  (373 414)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 414)  (374 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 414)  (376 414)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (41 14)  (383 414)  (383 414)  LC_7 Logic Functioning bit
 (43 14)  (385 414)  (385 414)  LC_7 Logic Functioning bit
 (53 14)  (395 414)  (395 414)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (343 415)  (343 415)  routing T_7_25.lc_trk_g0_4 <X> T_7_25.wire_logic_cluster/lc_7/s_r
 (22 15)  (364 415)  (364 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (365 415)  (365 415)  routing T_7_25.sp4_v_b_46 <X> T_7_25.lc_trk_g3_6
 (24 15)  (366 415)  (366 415)  routing T_7_25.sp4_v_b_46 <X> T_7_25.lc_trk_g3_6
 (26 15)  (368 415)  (368 415)  routing T_7_25.lc_trk_g0_3 <X> T_7_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 415)  (371 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 415)  (372 415)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 415)  (373 415)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 415)  (378 415)  LC_7 Logic Functioning bit
 (38 15)  (380 415)  (380 415)  LC_7 Logic Functioning bit


RAM_Tile_8_25

 (12 1)  (408 401)  (408 401)  routing T_8_25.sp4_h_r_2 <X> T_8_25.sp4_v_b_2
 (11 4)  (407 404)  (407 404)  routing T_8_25.sp4_h_r_0 <X> T_8_25.sp4_v_b_5
 (11 5)  (407 405)  (407 405)  routing T_8_25.sp4_h_l_40 <X> T_8_25.sp4_h_r_5
 (2 6)  (398 406)  (398 406)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_l_6
 (4 6)  (400 406)  (400 406)  routing T_8_25.sp4_h_r_3 <X> T_8_25.sp4_v_t_38
 (5 7)  (401 407)  (401 407)  routing T_8_25.sp4_h_r_3 <X> T_8_25.sp4_v_t_38
 (5 9)  (401 409)  (401 409)  routing T_8_25.sp4_h_r_6 <X> T_8_25.sp4_v_b_6
 (8 9)  (404 409)  (404 409)  routing T_8_25.sp4_h_l_42 <X> T_8_25.sp4_v_b_7
 (9 9)  (405 409)  (405 409)  routing T_8_25.sp4_h_l_42 <X> T_8_25.sp4_v_b_7
 (12 12)  (408 412)  (408 412)  routing T_8_25.sp4_v_t_46 <X> T_8_25.sp4_h_r_11


LogicTile_9_25

 (3 0)  (441 400)  (441 400)  routing T_9_25.sp12_v_t_23 <X> T_9_25.sp12_v_b_0
 (9 0)  (447 400)  (447 400)  routing T_9_25.sp4_h_l_47 <X> T_9_25.sp4_h_r_1
 (10 0)  (448 400)  (448 400)  routing T_9_25.sp4_h_l_47 <X> T_9_25.sp4_h_r_1
 (11 0)  (449 400)  (449 400)  routing T_9_25.sp4_h_l_45 <X> T_9_25.sp4_v_b_2
 (13 0)  (451 400)  (451 400)  routing T_9_25.sp4_h_l_45 <X> T_9_25.sp4_v_b_2
 (14 0)  (452 400)  (452 400)  routing T_9_25.sp12_h_r_0 <X> T_9_25.lc_trk_g0_0
 (28 0)  (466 400)  (466 400)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 400)  (467 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 400)  (468 400)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 400)  (470 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 400)  (471 400)  routing T_9_25.lc_trk_g2_1 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 400)  (474 400)  LC_0 Logic Functioning bit
 (37 0)  (475 400)  (475 400)  LC_0 Logic Functioning bit
 (38 0)  (476 400)  (476 400)  LC_0 Logic Functioning bit
 (39 0)  (477 400)  (477 400)  LC_0 Logic Functioning bit
 (41 0)  (479 400)  (479 400)  LC_0 Logic Functioning bit
 (42 0)  (480 400)  (480 400)  LC_0 Logic Functioning bit
 (43 0)  (481 400)  (481 400)  LC_0 Logic Functioning bit
 (11 1)  (449 401)  (449 401)  routing T_9_25.sp4_h_l_39 <X> T_9_25.sp4_h_r_2
 (12 1)  (450 401)  (450 401)  routing T_9_25.sp4_h_l_45 <X> T_9_25.sp4_v_b_2
 (14 1)  (452 401)  (452 401)  routing T_9_25.sp12_h_r_0 <X> T_9_25.lc_trk_g0_0
 (15 1)  (453 401)  (453 401)  routing T_9_25.sp12_h_r_0 <X> T_9_25.lc_trk_g0_0
 (17 1)  (455 401)  (455 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (26 1)  (464 401)  (464 401)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 401)  (465 401)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 401)  (466 401)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 401)  (467 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 401)  (470 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 401)  (474 401)  LC_0 Logic Functioning bit
 (37 1)  (475 401)  (475 401)  LC_0 Logic Functioning bit
 (38 1)  (476 401)  (476 401)  LC_0 Logic Functioning bit
 (39 1)  (477 401)  (477 401)  LC_0 Logic Functioning bit
 (40 1)  (478 401)  (478 401)  LC_0 Logic Functioning bit
 (41 1)  (479 401)  (479 401)  LC_0 Logic Functioning bit
 (42 1)  (480 401)  (480 401)  LC_0 Logic Functioning bit
 (43 1)  (481 401)  (481 401)  LC_0 Logic Functioning bit
 (51 1)  (489 401)  (489 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 402)  (438 402)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (440 402)  (440 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (452 402)  (452 402)  routing T_9_25.sp4_h_l_9 <X> T_9_25.lc_trk_g0_4
 (21 2)  (459 402)  (459 402)  routing T_9_25.sp4_h_l_10 <X> T_9_25.lc_trk_g0_7
 (22 2)  (460 402)  (460 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 402)  (461 402)  routing T_9_25.sp4_h_l_10 <X> T_9_25.lc_trk_g0_7
 (24 2)  (462 402)  (462 402)  routing T_9_25.sp4_h_l_10 <X> T_9_25.lc_trk_g0_7
 (27 2)  (465 402)  (465 402)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 402)  (469 402)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 402)  (471 402)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 402)  (473 402)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.input_2_1
 (36 2)  (474 402)  (474 402)  LC_1 Logic Functioning bit
 (38 2)  (476 402)  (476 402)  LC_1 Logic Functioning bit
 (43 2)  (481 402)  (481 402)  LC_1 Logic Functioning bit
 (45 2)  (483 402)  (483 402)  LC_1 Logic Functioning bit
 (0 3)  (438 403)  (438 403)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (14 3)  (452 403)  (452 403)  routing T_9_25.sp4_h_l_9 <X> T_9_25.lc_trk_g0_4
 (15 3)  (453 403)  (453 403)  routing T_9_25.sp4_h_l_9 <X> T_9_25.lc_trk_g0_4
 (16 3)  (454 403)  (454 403)  routing T_9_25.sp4_h_l_9 <X> T_9_25.lc_trk_g0_4
 (17 3)  (455 403)  (455 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (459 403)  (459 403)  routing T_9_25.sp4_h_l_10 <X> T_9_25.lc_trk_g0_7
 (28 3)  (466 403)  (466 403)  routing T_9_25.lc_trk_g2_1 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 403)  (467 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 403)  (468 403)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 403)  (470 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (473 403)  (473 403)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.input_2_1
 (37 3)  (475 403)  (475 403)  LC_1 Logic Functioning bit
 (39 3)  (477 403)  (477 403)  LC_1 Logic Functioning bit
 (44 3)  (482 403)  (482 403)  LC_1 Logic Functioning bit
 (11 4)  (449 404)  (449 404)  routing T_9_25.sp4_v_t_44 <X> T_9_25.sp4_v_b_5
 (13 4)  (451 404)  (451 404)  routing T_9_25.sp4_v_t_44 <X> T_9_25.sp4_v_b_5
 (14 4)  (452 404)  (452 404)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g1_0
 (22 4)  (460 404)  (460 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (466 404)  (466 404)  routing T_9_25.lc_trk_g2_1 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 404)  (469 404)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 404)  (470 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 404)  (472 404)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 404)  (474 404)  LC_2 Logic Functioning bit
 (38 4)  (476 404)  (476 404)  LC_2 Logic Functioning bit
 (46 4)  (484 404)  (484 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (453 405)  (453 405)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g1_0
 (16 5)  (454 405)  (454 405)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g1_0
 (17 5)  (455 405)  (455 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (31 5)  (469 405)  (469 405)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 405)  (474 405)  LC_2 Logic Functioning bit
 (38 5)  (476 405)  (476 405)  LC_2 Logic Functioning bit
 (21 6)  (459 406)  (459 406)  routing T_9_25.sp4_v_b_15 <X> T_9_25.lc_trk_g1_7
 (22 6)  (460 406)  (460 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 406)  (461 406)  routing T_9_25.sp4_v_b_15 <X> T_9_25.lc_trk_g1_7
 (25 6)  (463 406)  (463 406)  routing T_9_25.bnr_op_6 <X> T_9_25.lc_trk_g1_6
 (26 6)  (464 406)  (464 406)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (32 6)  (470 406)  (470 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 406)  (471 406)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 406)  (472 406)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 406)  (474 406)  LC_3 Logic Functioning bit
 (38 6)  (476 406)  (476 406)  LC_3 Logic Functioning bit
 (9 7)  (447 407)  (447 407)  routing T_9_25.sp4_v_b_4 <X> T_9_25.sp4_v_t_41
 (21 7)  (459 407)  (459 407)  routing T_9_25.sp4_v_b_15 <X> T_9_25.lc_trk_g1_7
 (22 7)  (460 407)  (460 407)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 407)  (463 407)  routing T_9_25.bnr_op_6 <X> T_9_25.lc_trk_g1_6
 (26 7)  (464 407)  (464 407)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 407)  (465 407)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 407)  (467 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 407)  (469 407)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 407)  (475 407)  LC_3 Logic Functioning bit
 (39 7)  (477 407)  (477 407)  LC_3 Logic Functioning bit
 (53 7)  (491 407)  (491 407)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (455 408)  (455 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 408)  (456 408)  routing T_9_25.wire_logic_cluster/lc_1/out <X> T_9_25.lc_trk_g2_1
 (27 8)  (465 408)  (465 408)  routing T_9_25.lc_trk_g1_0 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 408)  (467 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 408)  (469 408)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 408)  (470 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 408)  (472 408)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 408)  (474 408)  LC_4 Logic Functioning bit
 (38 8)  (476 408)  (476 408)  LC_4 Logic Functioning bit
 (11 9)  (449 409)  (449 409)  routing T_9_25.sp4_h_l_37 <X> T_9_25.sp4_h_r_8
 (13 9)  (451 409)  (451 409)  routing T_9_25.sp4_h_l_37 <X> T_9_25.sp4_h_r_8
 (31 9)  (469 409)  (469 409)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 409)  (474 409)  LC_4 Logic Functioning bit
 (38 9)  (476 409)  (476 409)  LC_4 Logic Functioning bit
 (47 9)  (485 409)  (485 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (7 10)  (445 410)  (445 410)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (454 410)  (454 410)  routing T_9_25.sp4_v_b_37 <X> T_9_25.lc_trk_g2_5
 (17 10)  (455 410)  (455 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 410)  (456 410)  routing T_9_25.sp4_v_b_37 <X> T_9_25.lc_trk_g2_5
 (26 10)  (464 410)  (464 410)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (31 10)  (469 410)  (469 410)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 410)  (472 410)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 410)  (474 410)  LC_5 Logic Functioning bit
 (38 10)  (476 410)  (476 410)  LC_5 Logic Functioning bit
 (17 11)  (455 411)  (455 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (456 411)  (456 411)  routing T_9_25.sp4_v_b_37 <X> T_9_25.lc_trk_g2_5
 (26 11)  (464 411)  (464 411)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 411)  (465 411)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 411)  (467 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 411)  (469 411)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 411)  (475 411)  LC_5 Logic Functioning bit
 (39 11)  (477 411)  (477 411)  LC_5 Logic Functioning bit
 (46 11)  (484 411)  (484 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (443 412)  (443 412)  routing T_9_25.sp4_h_l_43 <X> T_9_25.sp4_h_r_9
 (21 12)  (459 412)  (459 412)  routing T_9_25.sp4_h_r_35 <X> T_9_25.lc_trk_g3_3
 (22 12)  (460 412)  (460 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (461 412)  (461 412)  routing T_9_25.sp4_h_r_35 <X> T_9_25.lc_trk_g3_3
 (24 12)  (462 412)  (462 412)  routing T_9_25.sp4_h_r_35 <X> T_9_25.lc_trk_g3_3
 (27 12)  (465 412)  (465 412)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 412)  (466 412)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 412)  (467 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 412)  (469 412)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 412)  (470 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 412)  (472 412)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 412)  (474 412)  LC_6 Logic Functioning bit
 (38 12)  (476 412)  (476 412)  LC_6 Logic Functioning bit
 (46 12)  (484 412)  (484 412)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (4 13)  (442 413)  (442 413)  routing T_9_25.sp4_h_l_43 <X> T_9_25.sp4_h_r_9
 (14 13)  (452 413)  (452 413)  routing T_9_25.sp4_h_r_24 <X> T_9_25.lc_trk_g3_0
 (15 13)  (453 413)  (453 413)  routing T_9_25.sp4_h_r_24 <X> T_9_25.lc_trk_g3_0
 (16 13)  (454 413)  (454 413)  routing T_9_25.sp4_h_r_24 <X> T_9_25.lc_trk_g3_0
 (17 13)  (455 413)  (455 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (31 13)  (469 413)  (469 413)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 413)  (474 413)  LC_6 Logic Functioning bit
 (38 13)  (476 413)  (476 413)  LC_6 Logic Functioning bit
 (1 14)  (439 414)  (439 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 414)  (453 414)  routing T_9_25.sp4_h_l_16 <X> T_9_25.lc_trk_g3_5
 (16 14)  (454 414)  (454 414)  routing T_9_25.sp4_h_l_16 <X> T_9_25.lc_trk_g3_5
 (17 14)  (455 414)  (455 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (464 414)  (464 414)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (31 14)  (469 414)  (469 414)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 414)  (470 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 414)  (471 414)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 414)  (472 414)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 414)  (474 414)  LC_7 Logic Functioning bit
 (38 14)  (476 414)  (476 414)  LC_7 Logic Functioning bit
 (1 15)  (439 415)  (439 415)  routing T_9_25.lc_trk_g0_4 <X> T_9_25.wire_logic_cluster/lc_7/s_r
 (11 15)  (449 415)  (449 415)  routing T_9_25.sp4_h_r_11 <X> T_9_25.sp4_h_l_46
 (18 15)  (456 415)  (456 415)  routing T_9_25.sp4_h_l_16 <X> T_9_25.lc_trk_g3_5
 (26 15)  (464 415)  (464 415)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 415)  (465 415)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 415)  (467 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (475 415)  (475 415)  LC_7 Logic Functioning bit
 (39 15)  (477 415)  (477 415)  LC_7 Logic Functioning bit
 (46 15)  (484 415)  (484 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_25

 (11 0)  (503 400)  (503 400)  routing T_10_25.sp4_v_t_43 <X> T_10_25.sp4_v_b_2
 (13 0)  (505 400)  (505 400)  routing T_10_25.sp4_v_t_43 <X> T_10_25.sp4_v_b_2
 (14 0)  (506 400)  (506 400)  routing T_10_25.wire_logic_cluster/lc_0/out <X> T_10_25.lc_trk_g0_0
 (15 0)  (507 400)  (507 400)  routing T_10_25.sp4_h_r_9 <X> T_10_25.lc_trk_g0_1
 (16 0)  (508 400)  (508 400)  routing T_10_25.sp4_h_r_9 <X> T_10_25.lc_trk_g0_1
 (17 0)  (509 400)  (509 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (510 400)  (510 400)  routing T_10_25.sp4_h_r_9 <X> T_10_25.lc_trk_g0_1
 (22 0)  (514 400)  (514 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (515 400)  (515 400)  routing T_10_25.sp12_h_r_11 <X> T_10_25.lc_trk_g0_3
 (29 0)  (521 400)  (521 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 400)  (522 400)  routing T_10_25.lc_trk_g0_7 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (36 0)  (528 400)  (528 400)  LC_0 Logic Functioning bit
 (39 0)  (531 400)  (531 400)  LC_0 Logic Functioning bit
 (41 0)  (533 400)  (533 400)  LC_0 Logic Functioning bit
 (42 0)  (534 400)  (534 400)  LC_0 Logic Functioning bit
 (44 0)  (536 400)  (536 400)  LC_0 Logic Functioning bit
 (45 0)  (537 400)  (537 400)  LC_0 Logic Functioning bit
 (53 0)  (545 400)  (545 400)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (509 401)  (509 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (514 401)  (514 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 401)  (517 401)  routing T_10_25.sp4_r_v_b_33 <X> T_10_25.lc_trk_g0_2
 (30 1)  (522 401)  (522 401)  routing T_10_25.lc_trk_g0_7 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 401)  (524 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 401)  (528 401)  LC_0 Logic Functioning bit
 (39 1)  (531 401)  (531 401)  LC_0 Logic Functioning bit
 (41 1)  (533 401)  (533 401)  LC_0 Logic Functioning bit
 (42 1)  (534 401)  (534 401)  LC_0 Logic Functioning bit
 (0 2)  (492 402)  (492 402)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (504 402)  (504 402)  routing T_10_25.sp4_v_t_39 <X> T_10_25.sp4_h_l_39
 (14 2)  (506 402)  (506 402)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (17 2)  (509 402)  (509 402)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 402)  (510 402)  routing T_10_25.wire_logic_cluster/lc_5/out <X> T_10_25.lc_trk_g0_5
 (21 2)  (513 402)  (513 402)  routing T_10_25.sp4_h_l_2 <X> T_10_25.lc_trk_g0_7
 (22 2)  (514 402)  (514 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 402)  (515 402)  routing T_10_25.sp4_h_l_2 <X> T_10_25.lc_trk_g0_7
 (24 2)  (516 402)  (516 402)  routing T_10_25.sp4_h_l_2 <X> T_10_25.lc_trk_g0_7
 (29 2)  (521 402)  (521 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 402)  (524 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 402)  (528 402)  LC_1 Logic Functioning bit
 (39 2)  (531 402)  (531 402)  LC_1 Logic Functioning bit
 (41 2)  (533 402)  (533 402)  LC_1 Logic Functioning bit
 (42 2)  (534 402)  (534 402)  LC_1 Logic Functioning bit
 (44 2)  (536 402)  (536 402)  LC_1 Logic Functioning bit
 (45 2)  (537 402)  (537 402)  LC_1 Logic Functioning bit
 (46 2)  (538 402)  (538 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (492 403)  (492 403)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (4 3)  (496 403)  (496 403)  routing T_10_25.sp4_h_r_4 <X> T_10_25.sp4_h_l_37
 (6 3)  (498 403)  (498 403)  routing T_10_25.sp4_h_r_4 <X> T_10_25.sp4_h_l_37
 (11 3)  (503 403)  (503 403)  routing T_10_25.sp4_v_t_39 <X> T_10_25.sp4_h_l_39
 (14 3)  (506 403)  (506 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (15 3)  (507 403)  (507 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (16 3)  (508 403)  (508 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (17 3)  (509 403)  (509 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (30 3)  (522 403)  (522 403)  routing T_10_25.lc_trk_g0_2 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 403)  (524 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 403)  (525 403)  routing T_10_25.lc_trk_g2_1 <X> T_10_25.input_2_1
 (36 3)  (528 403)  (528 403)  LC_1 Logic Functioning bit
 (39 3)  (531 403)  (531 403)  LC_1 Logic Functioning bit
 (41 3)  (533 403)  (533 403)  LC_1 Logic Functioning bit
 (42 3)  (534 403)  (534 403)  LC_1 Logic Functioning bit
 (3 4)  (495 404)  (495 404)  routing T_10_25.sp12_v_t_23 <X> T_10_25.sp12_h_r_0
 (22 4)  (514 404)  (514 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 404)  (515 404)  routing T_10_25.sp4_h_r_3 <X> T_10_25.lc_trk_g1_3
 (24 4)  (516 404)  (516 404)  routing T_10_25.sp4_h_r_3 <X> T_10_25.lc_trk_g1_3
 (29 4)  (521 404)  (521 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 404)  (524 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 404)  (528 404)  LC_2 Logic Functioning bit
 (39 4)  (531 404)  (531 404)  LC_2 Logic Functioning bit
 (41 4)  (533 404)  (533 404)  LC_2 Logic Functioning bit
 (42 4)  (534 404)  (534 404)  LC_2 Logic Functioning bit
 (44 4)  (536 404)  (536 404)  LC_2 Logic Functioning bit
 (45 4)  (537 404)  (537 404)  LC_2 Logic Functioning bit
 (6 5)  (498 405)  (498 405)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_h_r_3
 (21 5)  (513 405)  (513 405)  routing T_10_25.sp4_h_r_3 <X> T_10_25.lc_trk_g1_3
 (30 5)  (522 405)  (522 405)  routing T_10_25.lc_trk_g0_3 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 405)  (524 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (525 405)  (525 405)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.input_2_2
 (35 5)  (527 405)  (527 405)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.input_2_2
 (36 5)  (528 405)  (528 405)  LC_2 Logic Functioning bit
 (39 5)  (531 405)  (531 405)  LC_2 Logic Functioning bit
 (41 5)  (533 405)  (533 405)  LC_2 Logic Functioning bit
 (42 5)  (534 405)  (534 405)  LC_2 Logic Functioning bit
 (4 6)  (496 406)  (496 406)  routing T_10_25.sp4_v_b_3 <X> T_10_25.sp4_v_t_38
 (14 6)  (506 406)  (506 406)  routing T_10_25.sp4_h_l_1 <X> T_10_25.lc_trk_g1_4
 (27 6)  (519 406)  (519 406)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 406)  (520 406)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 406)  (521 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 406)  (522 406)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 406)  (524 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 406)  (528 406)  LC_3 Logic Functioning bit
 (39 6)  (531 406)  (531 406)  LC_3 Logic Functioning bit
 (41 6)  (533 406)  (533 406)  LC_3 Logic Functioning bit
 (42 6)  (534 406)  (534 406)  LC_3 Logic Functioning bit
 (44 6)  (536 406)  (536 406)  LC_3 Logic Functioning bit
 (45 6)  (537 406)  (537 406)  LC_3 Logic Functioning bit
 (53 6)  (545 406)  (545 406)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (500 407)  (500 407)  routing T_10_25.sp4_h_l_41 <X> T_10_25.sp4_v_t_41
 (15 7)  (507 407)  (507 407)  routing T_10_25.sp4_h_l_1 <X> T_10_25.lc_trk_g1_4
 (16 7)  (508 407)  (508 407)  routing T_10_25.sp4_h_l_1 <X> T_10_25.lc_trk_g1_4
 (17 7)  (509 407)  (509 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (32 7)  (524 407)  (524 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (525 407)  (525 407)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.input_2_3
 (35 7)  (527 407)  (527 407)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.input_2_3
 (36 7)  (528 407)  (528 407)  LC_3 Logic Functioning bit
 (39 7)  (531 407)  (531 407)  LC_3 Logic Functioning bit
 (41 7)  (533 407)  (533 407)  LC_3 Logic Functioning bit
 (42 7)  (534 407)  (534 407)  LC_3 Logic Functioning bit
 (17 8)  (509 408)  (509 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 408)  (510 408)  routing T_10_25.wire_logic_cluster/lc_1/out <X> T_10_25.lc_trk_g2_1
 (21 8)  (513 408)  (513 408)  routing T_10_25.wire_logic_cluster/lc_3/out <X> T_10_25.lc_trk_g2_3
 (22 8)  (514 408)  (514 408)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (517 408)  (517 408)  routing T_10_25.wire_logic_cluster/lc_2/out <X> T_10_25.lc_trk_g2_2
 (29 8)  (521 408)  (521 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 408)  (524 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (527 408)  (527 408)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.input_2_4
 (36 8)  (528 408)  (528 408)  LC_4 Logic Functioning bit
 (39 8)  (531 408)  (531 408)  LC_4 Logic Functioning bit
 (41 8)  (533 408)  (533 408)  LC_4 Logic Functioning bit
 (42 8)  (534 408)  (534 408)  LC_4 Logic Functioning bit
 (44 8)  (536 408)  (536 408)  LC_4 Logic Functioning bit
 (45 8)  (537 408)  (537 408)  LC_4 Logic Functioning bit
 (52 8)  (544 408)  (544 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (514 409)  (514 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (32 9)  (524 409)  (524 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 409)  (525 409)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.input_2_4
 (36 9)  (528 409)  (528 409)  LC_4 Logic Functioning bit
 (39 9)  (531 409)  (531 409)  LC_4 Logic Functioning bit
 (41 9)  (533 409)  (533 409)  LC_4 Logic Functioning bit
 (42 9)  (534 409)  (534 409)  LC_4 Logic Functioning bit
 (7 10)  (499 410)  (499 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (506 410)  (506 410)  routing T_10_25.wire_logic_cluster/lc_4/out <X> T_10_25.lc_trk_g2_4
 (21 10)  (513 410)  (513 410)  routing T_10_25.wire_logic_cluster/lc_7/out <X> T_10_25.lc_trk_g2_7
 (22 10)  (514 410)  (514 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 410)  (517 410)  routing T_10_25.wire_logic_cluster/lc_6/out <X> T_10_25.lc_trk_g2_6
 (27 10)  (519 410)  (519 410)  routing T_10_25.lc_trk_g1_3 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (527 410)  (527 410)  routing T_10_25.lc_trk_g0_5 <X> T_10_25.input_2_5
 (36 10)  (528 410)  (528 410)  LC_5 Logic Functioning bit
 (39 10)  (531 410)  (531 410)  LC_5 Logic Functioning bit
 (41 10)  (533 410)  (533 410)  LC_5 Logic Functioning bit
 (42 10)  (534 410)  (534 410)  LC_5 Logic Functioning bit
 (44 10)  (536 410)  (536 410)  LC_5 Logic Functioning bit
 (45 10)  (537 410)  (537 410)  LC_5 Logic Functioning bit
 (13 11)  (505 411)  (505 411)  routing T_10_25.sp4_v_b_3 <X> T_10_25.sp4_h_l_45
 (17 11)  (509 411)  (509 411)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (514 411)  (514 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (522 411)  (522 411)  routing T_10_25.lc_trk_g1_3 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 411)  (524 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 411)  (528 411)  LC_5 Logic Functioning bit
 (39 11)  (531 411)  (531 411)  LC_5 Logic Functioning bit
 (41 11)  (533 411)  (533 411)  LC_5 Logic Functioning bit
 (42 11)  (534 411)  (534 411)  LC_5 Logic Functioning bit
 (53 11)  (545 411)  (545 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (9 12)  (501 412)  (501 412)  routing T_10_25.sp4_h_l_42 <X> T_10_25.sp4_h_r_10
 (10 12)  (502 412)  (502 412)  routing T_10_25.sp4_h_l_42 <X> T_10_25.sp4_h_r_10
 (13 12)  (505 412)  (505 412)  routing T_10_25.sp4_h_l_46 <X> T_10_25.sp4_v_b_11
 (27 12)  (519 412)  (519 412)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 412)  (521 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 412)  (522 412)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (527 412)  (527 412)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.input_2_6
 (36 12)  (528 412)  (528 412)  LC_6 Logic Functioning bit
 (39 12)  (531 412)  (531 412)  LC_6 Logic Functioning bit
 (41 12)  (533 412)  (533 412)  LC_6 Logic Functioning bit
 (42 12)  (534 412)  (534 412)  LC_6 Logic Functioning bit
 (44 12)  (536 412)  (536 412)  LC_6 Logic Functioning bit
 (45 12)  (537 412)  (537 412)  LC_6 Logic Functioning bit
 (53 12)  (545 412)  (545 412)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (4 13)  (496 413)  (496 413)  routing T_10_25.sp4_h_l_36 <X> T_10_25.sp4_h_r_9
 (6 13)  (498 413)  (498 413)  routing T_10_25.sp4_h_l_36 <X> T_10_25.sp4_h_r_9
 (12 13)  (504 413)  (504 413)  routing T_10_25.sp4_h_l_46 <X> T_10_25.sp4_v_b_11
 (32 13)  (524 413)  (524 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 413)  (525 413)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.input_2_6
 (35 13)  (527 413)  (527 413)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.input_2_6
 (36 13)  (528 413)  (528 413)  LC_6 Logic Functioning bit
 (39 13)  (531 413)  (531 413)  LC_6 Logic Functioning bit
 (41 13)  (533 413)  (533 413)  LC_6 Logic Functioning bit
 (42 13)  (534 413)  (534 413)  LC_6 Logic Functioning bit
 (16 14)  (508 414)  (508 414)  routing T_10_25.sp12_v_b_21 <X> T_10_25.lc_trk_g3_5
 (17 14)  (509 414)  (509 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (29 14)  (521 414)  (521 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 414)  (522 414)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 414)  (524 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (527 414)  (527 414)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.input_2_7
 (36 14)  (528 414)  (528 414)  LC_7 Logic Functioning bit
 (39 14)  (531 414)  (531 414)  LC_7 Logic Functioning bit
 (41 14)  (533 414)  (533 414)  LC_7 Logic Functioning bit
 (42 14)  (534 414)  (534 414)  LC_7 Logic Functioning bit
 (44 14)  (536 414)  (536 414)  LC_7 Logic Functioning bit
 (45 14)  (537 414)  (537 414)  LC_7 Logic Functioning bit
 (3 15)  (495 415)  (495 415)  routing T_10_25.sp12_h_l_22 <X> T_10_25.sp12_v_t_22
 (18 15)  (510 415)  (510 415)  routing T_10_25.sp12_v_b_21 <X> T_10_25.lc_trk_g3_5
 (32 15)  (524 415)  (524 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 415)  (525 415)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.input_2_7
 (35 15)  (527 415)  (527 415)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.input_2_7
 (36 15)  (528 415)  (528 415)  LC_7 Logic Functioning bit
 (39 15)  (531 415)  (531 415)  LC_7 Logic Functioning bit
 (41 15)  (533 415)  (533 415)  LC_7 Logic Functioning bit
 (42 15)  (534 415)  (534 415)  LC_7 Logic Functioning bit
 (46 15)  (538 415)  (538 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_25

 (2 0)  (548 400)  (548 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (25 0)  (571 400)  (571 400)  routing T_11_25.sp4_v_b_2 <X> T_11_25.lc_trk_g0_2
 (22 1)  (568 401)  (568 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (569 401)  (569 401)  routing T_11_25.sp4_v_b_2 <X> T_11_25.lc_trk_g0_2
 (0 2)  (546 402)  (546 402)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 403)  (546 403)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (13 3)  (559 403)  (559 403)  routing T_11_25.sp4_v_b_9 <X> T_11_25.sp4_h_l_39
 (14 3)  (560 403)  (560 403)  routing T_11_25.sp4_h_r_4 <X> T_11_25.lc_trk_g0_4
 (15 3)  (561 403)  (561 403)  routing T_11_25.sp4_h_r_4 <X> T_11_25.lc_trk_g0_4
 (16 3)  (562 403)  (562 403)  routing T_11_25.sp4_h_r_4 <X> T_11_25.lc_trk_g0_4
 (17 3)  (563 403)  (563 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (568 403)  (568 403)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 403)  (570 403)  routing T_11_25.bot_op_6 <X> T_11_25.lc_trk_g0_6
 (10 4)  (556 404)  (556 404)  routing T_11_25.sp4_v_t_46 <X> T_11_25.sp4_h_r_4
 (11 4)  (557 404)  (557 404)  routing T_11_25.sp4_v_t_39 <X> T_11_25.sp4_v_b_5
 (27 4)  (573 404)  (573 404)  routing T_11_25.lc_trk_g3_0 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 404)  (574 404)  routing T_11_25.lc_trk_g3_0 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 404)  (575 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 404)  (577 404)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 404)  (578 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 404)  (579 404)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 404)  (582 404)  LC_2 Logic Functioning bit
 (43 4)  (589 404)  (589 404)  LC_2 Logic Functioning bit
 (45 4)  (591 404)  (591 404)  LC_2 Logic Functioning bit
 (10 5)  (556 405)  (556 405)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_b_4
 (12 5)  (558 405)  (558 405)  routing T_11_25.sp4_v_t_39 <X> T_11_25.sp4_v_b_5
 (26 5)  (572 405)  (572 405)  routing T_11_25.lc_trk_g0_2 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 405)  (575 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 405)  (577 405)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 405)  (578 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 405)  (579 405)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.input_2_2
 (35 5)  (581 405)  (581 405)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.input_2_2
 (36 5)  (582 405)  (582 405)  LC_2 Logic Functioning bit
 (37 5)  (583 405)  (583 405)  LC_2 Logic Functioning bit
 (43 5)  (589 405)  (589 405)  LC_2 Logic Functioning bit
 (44 5)  (590 405)  (590 405)  LC_2 Logic Functioning bit
 (5 6)  (551 406)  (551 406)  routing T_11_25.sp4_v_t_44 <X> T_11_25.sp4_h_l_38
 (15 6)  (561 406)  (561 406)  routing T_11_25.sp4_v_b_21 <X> T_11_25.lc_trk_g1_5
 (16 6)  (562 406)  (562 406)  routing T_11_25.sp4_v_b_21 <X> T_11_25.lc_trk_g1_5
 (17 6)  (563 406)  (563 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (4 7)  (550 407)  (550 407)  routing T_11_25.sp4_v_t_44 <X> T_11_25.sp4_h_l_38
 (6 7)  (552 407)  (552 407)  routing T_11_25.sp4_v_t_44 <X> T_11_25.sp4_h_l_38
 (13 8)  (559 408)  (559 408)  routing T_11_25.sp4_h_l_45 <X> T_11_25.sp4_v_b_8
 (25 8)  (571 408)  (571 408)  routing T_11_25.wire_logic_cluster/lc_2/out <X> T_11_25.lc_trk_g2_2
 (26 8)  (572 408)  (572 408)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 408)  (573 408)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 408)  (574 408)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 408)  (575 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 408)  (576 408)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 408)  (578 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 408)  (579 408)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 408)  (580 408)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 408)  (582 408)  LC_4 Logic Functioning bit
 (37 8)  (583 408)  (583 408)  LC_4 Logic Functioning bit
 (38 8)  (584 408)  (584 408)  LC_4 Logic Functioning bit
 (39 8)  (585 408)  (585 408)  LC_4 Logic Functioning bit
 (41 8)  (587 408)  (587 408)  LC_4 Logic Functioning bit
 (43 8)  (589 408)  (589 408)  LC_4 Logic Functioning bit
 (12 9)  (558 409)  (558 409)  routing T_11_25.sp4_h_l_45 <X> T_11_25.sp4_v_b_8
 (22 9)  (568 409)  (568 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (572 409)  (572 409)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 409)  (575 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 409)  (577 409)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 409)  (582 409)  LC_4 Logic Functioning bit
 (37 9)  (583 409)  (583 409)  LC_4 Logic Functioning bit
 (38 9)  (584 409)  (584 409)  LC_4 Logic Functioning bit
 (39 9)  (585 409)  (585 409)  LC_4 Logic Functioning bit
 (40 9)  (586 409)  (586 409)  LC_4 Logic Functioning bit
 (41 9)  (587 409)  (587 409)  LC_4 Logic Functioning bit
 (42 9)  (588 409)  (588 409)  LC_4 Logic Functioning bit
 (43 9)  (589 409)  (589 409)  LC_4 Logic Functioning bit
 (7 10)  (553 410)  (553 410)  Column buffer control bit: LH_colbuf_cntl_3

 (9 10)  (555 410)  (555 410)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_h_l_42
 (21 10)  (567 410)  (567 410)  routing T_11_25.sp4_h_l_34 <X> T_11_25.lc_trk_g2_7
 (22 10)  (568 410)  (568 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (569 410)  (569 410)  routing T_11_25.sp4_h_l_34 <X> T_11_25.lc_trk_g2_7
 (24 10)  (570 410)  (570 410)  routing T_11_25.sp4_h_l_34 <X> T_11_25.lc_trk_g2_7
 (29 10)  (575 410)  (575 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 410)  (576 410)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 410)  (577 410)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 410)  (578 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 410)  (579 410)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (41 10)  (587 410)  (587 410)  LC_5 Logic Functioning bit
 (43 10)  (589 410)  (589 410)  LC_5 Logic Functioning bit
 (5 11)  (551 411)  (551 411)  routing T_11_25.sp4_h_l_43 <X> T_11_25.sp4_v_t_43
 (16 11)  (562 411)  (562 411)  routing T_11_25.sp12_v_b_12 <X> T_11_25.lc_trk_g2_4
 (17 11)  (563 411)  (563 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (567 411)  (567 411)  routing T_11_25.sp4_h_l_34 <X> T_11_25.lc_trk_g2_7
 (22 11)  (568 411)  (568 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (576 411)  (576 411)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 411)  (577 411)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (41 11)  (587 411)  (587 411)  LC_5 Logic Functioning bit
 (43 11)  (589 411)  (589 411)  LC_5 Logic Functioning bit
 (48 11)  (594 411)  (594 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (26 12)  (572 412)  (572 412)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_6/in_0
 (31 12)  (577 412)  (577 412)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 412)  (578 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 412)  (579 412)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 412)  (580 412)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 412)  (582 412)  LC_6 Logic Functioning bit
 (38 12)  (584 412)  (584 412)  LC_6 Logic Functioning bit
 (40 12)  (586 412)  (586 412)  LC_6 Logic Functioning bit
 (41 12)  (587 412)  (587 412)  LC_6 Logic Functioning bit
 (42 12)  (588 412)  (588 412)  LC_6 Logic Functioning bit
 (43 12)  (589 412)  (589 412)  LC_6 Logic Functioning bit
 (15 13)  (561 413)  (561 413)  routing T_11_25.sp4_v_t_29 <X> T_11_25.lc_trk_g3_0
 (16 13)  (562 413)  (562 413)  routing T_11_25.sp4_v_t_29 <X> T_11_25.lc_trk_g3_0
 (17 13)  (563 413)  (563 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (568 413)  (568 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (572 413)  (572 413)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 413)  (574 413)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 413)  (575 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 413)  (577 413)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 413)  (583 413)  LC_6 Logic Functioning bit
 (39 13)  (585 413)  (585 413)  LC_6 Logic Functioning bit
 (40 13)  (586 413)  (586 413)  LC_6 Logic Functioning bit
 (41 13)  (587 413)  (587 413)  LC_6 Logic Functioning bit
 (42 13)  (588 413)  (588 413)  LC_6 Logic Functioning bit
 (43 13)  (589 413)  (589 413)  LC_6 Logic Functioning bit
 (52 13)  (598 413)  (598 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (547 414)  (547 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 414)  (560 414)  routing T_11_25.bnl_op_4 <X> T_11_25.lc_trk_g3_4
 (28 14)  (574 414)  (574 414)  routing T_11_25.lc_trk_g2_4 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 414)  (575 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 414)  (576 414)  routing T_11_25.lc_trk_g2_4 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 414)  (577 414)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 414)  (578 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 414)  (580 414)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 414)  (582 414)  LC_7 Logic Functioning bit
 (38 14)  (584 414)  (584 414)  LC_7 Logic Functioning bit
 (1 15)  (547 415)  (547 415)  routing T_11_25.lc_trk_g0_4 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (14 15)  (560 415)  (560 415)  routing T_11_25.bnl_op_4 <X> T_11_25.lc_trk_g3_4
 (17 15)  (563 415)  (563 415)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (568 415)  (568 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (36 15)  (582 415)  (582 415)  LC_7 Logic Functioning bit
 (38 15)  (584 415)  (584 415)  LC_7 Logic Functioning bit
 (53 15)  (599 415)  (599 415)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_25

 (17 0)  (617 400)  (617 400)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 400)  (618 400)  routing T_12_25.wire_logic_cluster/lc_1/out <X> T_12_25.lc_trk_g0_1
 (26 0)  (626 400)  (626 400)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 400)  (628 400)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 400)  (629 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 400)  (630 400)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 400)  (631 400)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 400)  (632 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 400)  (633 400)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 400)  (634 400)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 400)  (636 400)  LC_0 Logic Functioning bit
 (37 0)  (637 400)  (637 400)  LC_0 Logic Functioning bit
 (38 0)  (638 400)  (638 400)  LC_0 Logic Functioning bit
 (39 0)  (639 400)  (639 400)  LC_0 Logic Functioning bit
 (53 0)  (653 400)  (653 400)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (28 1)  (628 401)  (628 401)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 401)  (629 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 401)  (630 401)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 401)  (631 401)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (40 1)  (640 401)  (640 401)  LC_0 Logic Functioning bit
 (41 1)  (641 401)  (641 401)  LC_0 Logic Functioning bit
 (42 1)  (642 401)  (642 401)  LC_0 Logic Functioning bit
 (43 1)  (643 401)  (643 401)  LC_0 Logic Functioning bit
 (51 1)  (651 401)  (651 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 402)  (614 402)  routing T_12_25.sp4_v_b_4 <X> T_12_25.lc_trk_g0_4
 (21 2)  (621 402)  (621 402)  routing T_12_25.sp4_v_b_15 <X> T_12_25.lc_trk_g0_7
 (22 2)  (622 402)  (622 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (623 402)  (623 402)  routing T_12_25.sp4_v_b_15 <X> T_12_25.lc_trk_g0_7
 (28 2)  (628 402)  (628 402)  routing T_12_25.lc_trk_g2_0 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 402)  (629 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 402)  (631 402)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 402)  (632 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 402)  (633 402)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 402)  (634 402)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 402)  (635 402)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.input_2_1
 (36 2)  (636 402)  (636 402)  LC_1 Logic Functioning bit
 (37 2)  (637 402)  (637 402)  LC_1 Logic Functioning bit
 (38 2)  (638 402)  (638 402)  LC_1 Logic Functioning bit
 (41 2)  (641 402)  (641 402)  LC_1 Logic Functioning bit
 (43 2)  (643 402)  (643 402)  LC_1 Logic Functioning bit
 (0 3)  (600 403)  (600 403)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (6 3)  (606 403)  (606 403)  routing T_12_25.sp4_h_r_0 <X> T_12_25.sp4_h_l_37
 (13 3)  (613 403)  (613 403)  routing T_12_25.sp4_v_b_9 <X> T_12_25.sp4_h_l_39
 (16 3)  (616 403)  (616 403)  routing T_12_25.sp4_v_b_4 <X> T_12_25.lc_trk_g0_4
 (17 3)  (617 403)  (617 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (621 403)  (621 403)  routing T_12_25.sp4_v_b_15 <X> T_12_25.lc_trk_g0_7
 (26 3)  (626 403)  (626 403)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 403)  (627 403)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 403)  (628 403)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 403)  (629 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 403)  (632 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (633 403)  (633 403)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.input_2_1
 (34 3)  (634 403)  (634 403)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.input_2_1
 (36 3)  (636 403)  (636 403)  LC_1 Logic Functioning bit
 (37 3)  (637 403)  (637 403)  LC_1 Logic Functioning bit
 (38 3)  (638 403)  (638 403)  LC_1 Logic Functioning bit
 (39 3)  (639 403)  (639 403)  LC_1 Logic Functioning bit
 (41 3)  (641 403)  (641 403)  LC_1 Logic Functioning bit
 (8 4)  (608 404)  (608 404)  routing T_12_25.sp4_v_b_10 <X> T_12_25.sp4_h_r_4
 (9 4)  (609 404)  (609 404)  routing T_12_25.sp4_v_b_10 <X> T_12_25.sp4_h_r_4
 (10 4)  (610 404)  (610 404)  routing T_12_25.sp4_v_b_10 <X> T_12_25.sp4_h_r_4
 (11 4)  (611 404)  (611 404)  routing T_12_25.sp4_v_t_39 <X> T_12_25.sp4_v_b_5
 (12 4)  (612 404)  (612 404)  routing T_12_25.sp4_v_b_5 <X> T_12_25.sp4_h_r_5
 (31 4)  (631 404)  (631 404)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 404)  (634 404)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 404)  (636 404)  LC_2 Logic Functioning bit
 (37 4)  (637 404)  (637 404)  LC_2 Logic Functioning bit
 (38 4)  (638 404)  (638 404)  LC_2 Logic Functioning bit
 (11 5)  (611 405)  (611 405)  routing T_12_25.sp4_v_b_5 <X> T_12_25.sp4_h_r_5
 (12 5)  (612 405)  (612 405)  routing T_12_25.sp4_v_t_39 <X> T_12_25.sp4_v_b_5
 (26 5)  (626 405)  (626 405)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 405)  (627 405)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 405)  (628 405)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 405)  (629 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 405)  (632 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (633 405)  (633 405)  routing T_12_25.lc_trk_g2_2 <X> T_12_25.input_2_2
 (35 5)  (635 405)  (635 405)  routing T_12_25.lc_trk_g2_2 <X> T_12_25.input_2_2
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (37 5)  (637 405)  (637 405)  LC_2 Logic Functioning bit
 (39 5)  (639 405)  (639 405)  LC_2 Logic Functioning bit
 (8 6)  (608 406)  (608 406)  routing T_12_25.sp4_v_t_47 <X> T_12_25.sp4_h_l_41
 (9 6)  (609 406)  (609 406)  routing T_12_25.sp4_v_t_47 <X> T_12_25.sp4_h_l_41
 (10 6)  (610 406)  (610 406)  routing T_12_25.sp4_v_t_47 <X> T_12_25.sp4_h_l_41
 (14 6)  (614 406)  (614 406)  routing T_12_25.sp4_v_b_4 <X> T_12_25.lc_trk_g1_4
 (15 6)  (615 406)  (615 406)  routing T_12_25.sp4_v_b_21 <X> T_12_25.lc_trk_g1_5
 (16 6)  (616 406)  (616 406)  routing T_12_25.sp4_v_b_21 <X> T_12_25.lc_trk_g1_5
 (17 6)  (617 406)  (617 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (622 406)  (622 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 406)  (624 406)  routing T_12_25.bot_op_7 <X> T_12_25.lc_trk_g1_7
 (26 6)  (626 406)  (626 406)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 406)  (627 406)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 406)  (629 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 406)  (630 406)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 406)  (632 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 406)  (633 406)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 406)  (634 406)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 406)  (636 406)  LC_3 Logic Functioning bit
 (37 6)  (637 406)  (637 406)  LC_3 Logic Functioning bit
 (38 6)  (638 406)  (638 406)  LC_3 Logic Functioning bit
 (39 6)  (639 406)  (639 406)  LC_3 Logic Functioning bit
 (41 6)  (641 406)  (641 406)  LC_3 Logic Functioning bit
 (42 6)  (642 406)  (642 406)  LC_3 Logic Functioning bit
 (43 6)  (643 406)  (643 406)  LC_3 Logic Functioning bit
 (45 6)  (645 406)  (645 406)  LC_3 Logic Functioning bit
 (46 6)  (646 406)  (646 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (647 406)  (647 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (648 406)  (648 406)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (650 406)  (650 406)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (653 406)  (653 406)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (12 7)  (612 407)  (612 407)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_v_t_40
 (16 7)  (616 407)  (616 407)  routing T_12_25.sp4_v_b_4 <X> T_12_25.lc_trk_g1_4
 (17 7)  (617 407)  (617 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (626 407)  (626 407)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 407)  (629 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 407)  (630 407)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 407)  (631 407)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 407)  (636 407)  LC_3 Logic Functioning bit
 (37 7)  (637 407)  (637 407)  LC_3 Logic Functioning bit
 (38 7)  (638 407)  (638 407)  LC_3 Logic Functioning bit
 (41 7)  (641 407)  (641 407)  LC_3 Logic Functioning bit
 (42 7)  (642 407)  (642 407)  LC_3 Logic Functioning bit
 (43 7)  (643 407)  (643 407)  LC_3 Logic Functioning bit
 (9 8)  (609 408)  (609 408)  routing T_12_25.sp4_h_l_41 <X> T_12_25.sp4_h_r_7
 (10 8)  (610 408)  (610 408)  routing T_12_25.sp4_h_l_41 <X> T_12_25.sp4_h_r_7
 (14 8)  (614 408)  (614 408)  routing T_12_25.sp4_v_b_24 <X> T_12_25.lc_trk_g2_0
 (16 8)  (616 408)  (616 408)  routing T_12_25.sp4_v_b_33 <X> T_12_25.lc_trk_g2_1
 (17 8)  (617 408)  (617 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 408)  (618 408)  routing T_12_25.sp4_v_b_33 <X> T_12_25.lc_trk_g2_1
 (22 8)  (622 408)  (622 408)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 408)  (624 408)  routing T_12_25.tnr_op_3 <X> T_12_25.lc_trk_g2_3
 (25 8)  (625 408)  (625 408)  routing T_12_25.sp4_h_r_34 <X> T_12_25.lc_trk_g2_2
 (26 8)  (626 408)  (626 408)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 408)  (629 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 408)  (633 408)  routing T_12_25.lc_trk_g2_1 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 408)  (640 408)  LC_4 Logic Functioning bit
 (42 8)  (642 408)  (642 408)  LC_4 Logic Functioning bit
 (48 8)  (648 408)  (648 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (16 9)  (616 409)  (616 409)  routing T_12_25.sp4_v_b_24 <X> T_12_25.lc_trk_g2_0
 (17 9)  (617 409)  (617 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (618 409)  (618 409)  routing T_12_25.sp4_v_b_33 <X> T_12_25.lc_trk_g2_1
 (22 9)  (622 409)  (622 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 409)  (623 409)  routing T_12_25.sp4_h_r_34 <X> T_12_25.lc_trk_g2_2
 (24 9)  (624 409)  (624 409)  routing T_12_25.sp4_h_r_34 <X> T_12_25.lc_trk_g2_2
 (26 9)  (626 409)  (626 409)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 409)  (627 409)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 409)  (628 409)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 409)  (637 409)  LC_4 Logic Functioning bit
 (39 9)  (639 409)  (639 409)  LC_4 Logic Functioning bit
 (40 9)  (640 409)  (640 409)  LC_4 Logic Functioning bit
 (41 9)  (641 409)  (641 409)  LC_4 Logic Functioning bit
 (42 9)  (642 409)  (642 409)  LC_4 Logic Functioning bit
 (43 9)  (643 409)  (643 409)  LC_4 Logic Functioning bit
 (5 10)  (605 410)  (605 410)  routing T_12_25.sp4_h_r_3 <X> T_12_25.sp4_h_l_43
 (7 10)  (607 410)  (607 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (621 410)  (621 410)  routing T_12_25.sp4_v_t_18 <X> T_12_25.lc_trk_g2_7
 (22 10)  (622 410)  (622 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 410)  (623 410)  routing T_12_25.sp4_v_t_18 <X> T_12_25.lc_trk_g2_7
 (28 10)  (628 410)  (628 410)  routing T_12_25.lc_trk_g2_2 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 410)  (629 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 410)  (631 410)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 410)  (632 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 410)  (637 410)  LC_5 Logic Functioning bit
 (39 10)  (639 410)  (639 410)  LC_5 Logic Functioning bit
 (4 11)  (604 411)  (604 411)  routing T_12_25.sp4_h_r_3 <X> T_12_25.sp4_h_l_43
 (14 11)  (614 411)  (614 411)  routing T_12_25.tnl_op_4 <X> T_12_25.lc_trk_g2_4
 (15 11)  (615 411)  (615 411)  routing T_12_25.tnl_op_4 <X> T_12_25.lc_trk_g2_4
 (17 11)  (617 411)  (617 411)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (30 11)  (630 411)  (630 411)  routing T_12_25.lc_trk_g2_2 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (37 11)  (637 411)  (637 411)  LC_5 Logic Functioning bit
 (39 11)  (639 411)  (639 411)  LC_5 Logic Functioning bit
 (9 12)  (609 412)  (609 412)  routing T_12_25.sp4_v_t_47 <X> T_12_25.sp4_h_r_10
 (13 12)  (613 412)  (613 412)  routing T_12_25.sp4_h_l_46 <X> T_12_25.sp4_v_b_11
 (15 12)  (615 412)  (615 412)  routing T_12_25.sp4_v_t_28 <X> T_12_25.lc_trk_g3_1
 (16 12)  (616 412)  (616 412)  routing T_12_25.sp4_v_t_28 <X> T_12_25.lc_trk_g3_1
 (17 12)  (617 412)  (617 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (622 412)  (622 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (12 13)  (612 413)  (612 413)  routing T_12_25.sp4_h_l_46 <X> T_12_25.sp4_v_b_11
 (22 13)  (622 413)  (622 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (2 14)  (602 414)  (602 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (9 14)  (609 414)  (609 414)  routing T_12_25.sp4_v_b_10 <X> T_12_25.sp4_h_l_47
 (14 14)  (614 414)  (614 414)  routing T_12_25.sp4_v_t_17 <X> T_12_25.lc_trk_g3_4
 (16 14)  (616 414)  (616 414)  routing T_12_25.sp12_v_t_10 <X> T_12_25.lc_trk_g3_5
 (17 14)  (617 414)  (617 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (622 414)  (622 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (627 414)  (627 414)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 414)  (628 414)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 414)  (629 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 414)  (631 414)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 414)  (632 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 414)  (634 414)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 414)  (636 414)  LC_7 Logic Functioning bit
 (38 14)  (638 414)  (638 414)  LC_7 Logic Functioning bit
 (41 14)  (641 414)  (641 414)  LC_7 Logic Functioning bit
 (43 14)  (643 414)  (643 414)  LC_7 Logic Functioning bit
 (16 15)  (616 415)  (616 415)  routing T_12_25.sp4_v_t_17 <X> T_12_25.lc_trk_g3_4
 (17 15)  (617 415)  (617 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (621 415)  (621 415)  routing T_12_25.sp4_r_v_b_47 <X> T_12_25.lc_trk_g3_7
 (22 15)  (622 415)  (622 415)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (624 415)  (624 415)  routing T_12_25.tnl_op_6 <X> T_12_25.lc_trk_g3_6
 (25 15)  (625 415)  (625 415)  routing T_12_25.tnl_op_6 <X> T_12_25.lc_trk_g3_6
 (26 15)  (626 415)  (626 415)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 415)  (628 415)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 415)  (629 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 415)  (636 415)  LC_7 Logic Functioning bit
 (38 15)  (638 415)  (638 415)  LC_7 Logic Functioning bit
 (40 15)  (640 415)  (640 415)  LC_7 Logic Functioning bit
 (42 15)  (642 415)  (642 415)  LC_7 Logic Functioning bit


LogicTile_13_25

 (9 0)  (663 400)  (663 400)  routing T_13_25.sp4_h_l_47 <X> T_13_25.sp4_h_r_1
 (10 0)  (664 400)  (664 400)  routing T_13_25.sp4_h_l_47 <X> T_13_25.sp4_h_r_1
 (15 0)  (669 400)  (669 400)  routing T_13_25.sp4_h_l_4 <X> T_13_25.lc_trk_g0_1
 (16 0)  (670 400)  (670 400)  routing T_13_25.sp4_h_l_4 <X> T_13_25.lc_trk_g0_1
 (17 0)  (671 400)  (671 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 400)  (672 400)  routing T_13_25.sp4_h_l_4 <X> T_13_25.lc_trk_g0_1
 (26 0)  (680 400)  (680 400)  routing T_13_25.lc_trk_g2_4 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 400)  (683 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 400)  (686 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 400)  (688 400)  routing T_13_25.lc_trk_g1_0 <X> T_13_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 400)  (690 400)  LC_0 Logic Functioning bit
 (38 0)  (692 400)  (692 400)  LC_0 Logic Functioning bit
 (45 0)  (699 400)  (699 400)  LC_0 Logic Functioning bit
 (47 0)  (701 400)  (701 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (662 401)  (662 401)  routing T_13_25.sp4_h_r_1 <X> T_13_25.sp4_v_b_1
 (18 1)  (672 401)  (672 401)  routing T_13_25.sp4_h_l_4 <X> T_13_25.lc_trk_g0_1
 (28 1)  (682 401)  (682 401)  routing T_13_25.lc_trk_g2_4 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 401)  (683 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 401)  (686 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 401)  (687 401)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.input_2_0
 (34 1)  (688 401)  (688 401)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.input_2_0
 (35 1)  (689 401)  (689 401)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.input_2_0
 (36 1)  (690 401)  (690 401)  LC_0 Logic Functioning bit
 (37 1)  (691 401)  (691 401)  LC_0 Logic Functioning bit
 (39 1)  (693 401)  (693 401)  LC_0 Logic Functioning bit
 (44 1)  (698 401)  (698 401)  LC_0 Logic Functioning bit
 (52 1)  (706 401)  (706 401)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (654 402)  (654 402)  routing T_13_25.glb_netwk_3 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (2 2)  (656 402)  (656 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 403)  (654 403)  routing T_13_25.glb_netwk_3 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (12 4)  (666 404)  (666 404)  routing T_13_25.sp4_v_t_40 <X> T_13_25.sp4_h_r_5
 (14 4)  (668 404)  (668 404)  routing T_13_25.wire_logic_cluster/lc_0/out <X> T_13_25.lc_trk_g1_0
 (17 5)  (671 405)  (671 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (5 7)  (659 407)  (659 407)  routing T_13_25.sp4_h_l_38 <X> T_13_25.sp4_v_t_38
 (7 10)  (661 410)  (661 410)  Column buffer control bit: LH_colbuf_cntl_3

 (8 11)  (662 411)  (662 411)  routing T_13_25.sp4_h_l_42 <X> T_13_25.sp4_v_t_42
 (17 11)  (671 411)  (671 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (676 412)  (676 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (654 414)  (654 414)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 414)  (655 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (666 414)  (666 414)  routing T_13_25.sp4_v_t_46 <X> T_13_25.sp4_h_l_46
 (15 14)  (669 414)  (669 414)  routing T_13_25.sp4_h_l_24 <X> T_13_25.lc_trk_g3_5
 (16 14)  (670 414)  (670 414)  routing T_13_25.sp4_h_l_24 <X> T_13_25.lc_trk_g3_5
 (17 14)  (671 414)  (671 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 414)  (672 414)  routing T_13_25.sp4_h_l_24 <X> T_13_25.lc_trk_g3_5
 (0 15)  (654 415)  (654 415)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 415)  (655 415)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_7/s_r
 (11 15)  (665 415)  (665 415)  routing T_13_25.sp4_v_t_46 <X> T_13_25.sp4_h_l_46


LogicTile_14_25

 (10 0)  (718 400)  (718 400)  routing T_14_25.sp4_v_t_45 <X> T_14_25.sp4_h_r_1
 (21 0)  (729 400)  (729 400)  routing T_14_25.wire_logic_cluster/lc_3/out <X> T_14_25.lc_trk_g0_3
 (22 0)  (730 400)  (730 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 400)  (734 400)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 400)  (735 400)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 400)  (736 400)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 400)  (738 400)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 400)  (739 400)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 400)  (741 400)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 400)  (744 400)  LC_0 Logic Functioning bit
 (37 0)  (745 400)  (745 400)  LC_0 Logic Functioning bit
 (40 0)  (748 400)  (748 400)  LC_0 Logic Functioning bit
 (41 0)  (749 400)  (749 400)  LC_0 Logic Functioning bit
 (45 0)  (753 400)  (753 400)  LC_0 Logic Functioning bit
 (15 1)  (723 401)  (723 401)  routing T_14_25.sp4_v_t_5 <X> T_14_25.lc_trk_g0_0
 (16 1)  (724 401)  (724 401)  routing T_14_25.sp4_v_t_5 <X> T_14_25.lc_trk_g0_0
 (17 1)  (725 401)  (725 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 1)  (735 401)  (735 401)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 401)  (736 401)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 401)  (737 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 401)  (738 401)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 401)  (739 401)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 401)  (740 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 401)  (741 401)  routing T_14_25.lc_trk_g2_0 <X> T_14_25.input_2_0
 (38 1)  (746 401)  (746 401)  LC_0 Logic Functioning bit
 (39 1)  (747 401)  (747 401)  LC_0 Logic Functioning bit
 (42 1)  (750 401)  (750 401)  LC_0 Logic Functioning bit
 (43 1)  (751 401)  (751 401)  LC_0 Logic Functioning bit
 (46 1)  (754 401)  (754 401)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (759 401)  (759 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 402)  (708 402)  routing T_14_25.glb_netwk_3 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (2 2)  (710 402)  (710 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (730 402)  (730 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (731 402)  (731 402)  routing T_14_25.sp12_h_l_12 <X> T_14_25.lc_trk_g0_7
 (0 3)  (708 403)  (708 403)  routing T_14_25.glb_netwk_3 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (4 3)  (712 403)  (712 403)  routing T_14_25.sp4_v_b_7 <X> T_14_25.sp4_h_l_37
 (0 4)  (708 404)  (708 404)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_7/cen
 (1 4)  (709 404)  (709 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (713 404)  (713 404)  routing T_14_25.sp4_v_t_38 <X> T_14_25.sp4_h_r_3
 (14 4)  (722 404)  (722 404)  routing T_14_25.wire_logic_cluster/lc_0/out <X> T_14_25.lc_trk_g1_0
 (15 4)  (723 404)  (723 404)  routing T_14_25.sp4_h_r_1 <X> T_14_25.lc_trk_g1_1
 (16 4)  (724 404)  (724 404)  routing T_14_25.sp4_h_r_1 <X> T_14_25.lc_trk_g1_1
 (17 4)  (725 404)  (725 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (735 404)  (735 404)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (746 404)  (746 404)  LC_2 Logic Functioning bit
 (1 5)  (709 405)  (709 405)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_7/cen
 (17 5)  (725 405)  (725 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (726 405)  (726 405)  routing T_14_25.sp4_h_r_1 <X> T_14_25.lc_trk_g1_1
 (22 5)  (730 405)  (730 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 405)  (731 405)  routing T_14_25.sp4_v_b_18 <X> T_14_25.lc_trk_g1_2
 (24 5)  (732 405)  (732 405)  routing T_14_25.sp4_v_b_18 <X> T_14_25.lc_trk_g1_2
 (29 5)  (737 405)  (737 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 405)  (738 405)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 405)  (739 405)  routing T_14_25.lc_trk_g0_3 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 405)  (740 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 405)  (742 405)  routing T_14_25.lc_trk_g1_1 <X> T_14_25.input_2_2
 (37 5)  (745 405)  (745 405)  LC_2 Logic Functioning bit
 (38 5)  (746 405)  (746 405)  LC_2 Logic Functioning bit
 (39 5)  (747 405)  (747 405)  LC_2 Logic Functioning bit
 (40 5)  (748 405)  (748 405)  LC_2 Logic Functioning bit
 (42 5)  (750 405)  (750 405)  LC_2 Logic Functioning bit
 (48 5)  (756 405)  (756 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (716 406)  (716 406)  routing T_14_25.sp4_v_t_47 <X> T_14_25.sp4_h_l_41
 (9 6)  (717 406)  (717 406)  routing T_14_25.sp4_v_t_47 <X> T_14_25.sp4_h_l_41
 (10 6)  (718 406)  (718 406)  routing T_14_25.sp4_v_t_47 <X> T_14_25.sp4_h_l_41
 (27 6)  (735 406)  (735 406)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 406)  (736 406)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 406)  (737 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 406)  (738 406)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 406)  (741 406)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 406)  (742 406)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 406)  (744 406)  LC_3 Logic Functioning bit
 (37 6)  (745 406)  (745 406)  LC_3 Logic Functioning bit
 (38 6)  (746 406)  (746 406)  LC_3 Logic Functioning bit
 (39 6)  (747 406)  (747 406)  LC_3 Logic Functioning bit
 (45 6)  (753 406)  (753 406)  LC_3 Logic Functioning bit
 (46 6)  (754 406)  (754 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (720 407)  (720 407)  routing T_14_25.sp4_h_l_40 <X> T_14_25.sp4_v_t_40
 (27 7)  (735 407)  (735 407)  routing T_14_25.lc_trk_g1_0 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 407)  (737 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 407)  (738 407)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 407)  (739 407)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (40 7)  (748 407)  (748 407)  LC_3 Logic Functioning bit
 (41 7)  (749 407)  (749 407)  LC_3 Logic Functioning bit
 (42 7)  (750 407)  (750 407)  LC_3 Logic Functioning bit
 (43 7)  (751 407)  (751 407)  LC_3 Logic Functioning bit
 (14 8)  (722 408)  (722 408)  routing T_14_25.sp4_h_l_21 <X> T_14_25.lc_trk_g2_0
 (25 8)  (733 408)  (733 408)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g2_2
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 408)  (741 408)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 408)  (742 408)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 408)  (745 408)  LC_4 Logic Functioning bit
 (39 8)  (747 408)  (747 408)  LC_4 Logic Functioning bit
 (41 8)  (749 408)  (749 408)  LC_4 Logic Functioning bit
 (43 8)  (751 408)  (751 408)  LC_4 Logic Functioning bit
 (46 8)  (754 408)  (754 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (723 409)  (723 409)  routing T_14_25.sp4_h_l_21 <X> T_14_25.lc_trk_g2_0
 (16 9)  (724 409)  (724 409)  routing T_14_25.sp4_h_l_21 <X> T_14_25.lc_trk_g2_0
 (17 9)  (725 409)  (725 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (730 409)  (730 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 409)  (731 409)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g2_2
 (24 9)  (732 409)  (732 409)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g2_2
 (30 9)  (738 409)  (738 409)  routing T_14_25.lc_trk_g0_3 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 409)  (739 409)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 409)  (745 409)  LC_4 Logic Functioning bit
 (39 9)  (747 409)  (747 409)  LC_4 Logic Functioning bit
 (41 9)  (749 409)  (749 409)  LC_4 Logic Functioning bit
 (43 9)  (751 409)  (751 409)  LC_4 Logic Functioning bit
 (7 10)  (715 410)  (715 410)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (723 410)  (723 410)  routing T_14_25.rgt_op_5 <X> T_14_25.lc_trk_g2_5
 (17 10)  (725 410)  (725 410)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 410)  (726 410)  routing T_14_25.rgt_op_5 <X> T_14_25.lc_trk_g2_5
 (21 10)  (729 410)  (729 410)  routing T_14_25.sp4_v_t_26 <X> T_14_25.lc_trk_g2_7
 (22 10)  (730 410)  (730 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 410)  (731 410)  routing T_14_25.sp4_v_t_26 <X> T_14_25.lc_trk_g2_7
 (21 11)  (729 411)  (729 411)  routing T_14_25.sp4_v_t_26 <X> T_14_25.lc_trk_g2_7
 (22 11)  (730 411)  (730 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 411)  (731 411)  routing T_14_25.sp4_h_r_30 <X> T_14_25.lc_trk_g2_6
 (24 11)  (732 411)  (732 411)  routing T_14_25.sp4_h_r_30 <X> T_14_25.lc_trk_g2_6
 (25 11)  (733 411)  (733 411)  routing T_14_25.sp4_h_r_30 <X> T_14_25.lc_trk_g2_6
 (5 12)  (713 412)  (713 412)  routing T_14_25.sp4_v_t_44 <X> T_14_25.sp4_h_r_9
 (21 12)  (729 412)  (729 412)  routing T_14_25.rgt_op_3 <X> T_14_25.lc_trk_g3_3
 (22 12)  (730 412)  (730 412)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 412)  (732 412)  routing T_14_25.rgt_op_3 <X> T_14_25.lc_trk_g3_3
 (26 12)  (734 412)  (734 412)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 412)  (736 412)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 412)  (738 412)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 412)  (739 412)  routing T_14_25.lc_trk_g0_7 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 412)  (743 412)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.input_2_6
 (38 12)  (746 412)  (746 412)  LC_6 Logic Functioning bit
 (39 12)  (747 412)  (747 412)  LC_6 Logic Functioning bit
 (42 12)  (750 412)  (750 412)  LC_6 Logic Functioning bit
 (43 12)  (751 412)  (751 412)  LC_6 Logic Functioning bit
 (22 13)  (730 413)  (730 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 413)  (731 413)  routing T_14_25.sp4_v_b_42 <X> T_14_25.lc_trk_g3_2
 (24 13)  (732 413)  (732 413)  routing T_14_25.sp4_v_b_42 <X> T_14_25.lc_trk_g3_2
 (26 13)  (734 413)  (734 413)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 413)  (735 413)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 413)  (736 413)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 413)  (737 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 413)  (739 413)  routing T_14_25.lc_trk_g0_7 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 413)  (740 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 413)  (741 413)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.input_2_6
 (35 13)  (743 413)  (743 413)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.input_2_6
 (36 13)  (744 413)  (744 413)  LC_6 Logic Functioning bit
 (37 13)  (745 413)  (745 413)  LC_6 Logic Functioning bit
 (40 13)  (748 413)  (748 413)  LC_6 Logic Functioning bit
 (41 13)  (749 413)  (749 413)  LC_6 Logic Functioning bit
 (15 14)  (723 414)  (723 414)  routing T_14_25.sp4_h_l_16 <X> T_14_25.lc_trk_g3_5
 (16 14)  (724 414)  (724 414)  routing T_14_25.sp4_h_l_16 <X> T_14_25.lc_trk_g3_5
 (17 14)  (725 414)  (725 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (730 414)  (730 414)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 414)  (732 414)  routing T_14_25.tnl_op_7 <X> T_14_25.lc_trk_g3_7
 (18 15)  (726 415)  (726 415)  routing T_14_25.sp4_h_l_16 <X> T_14_25.lc_trk_g3_5
 (21 15)  (729 415)  (729 415)  routing T_14_25.tnl_op_7 <X> T_14_25.lc_trk_g3_7
 (22 15)  (730 415)  (730 415)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 415)  (732 415)  routing T_14_25.tnr_op_6 <X> T_14_25.lc_trk_g3_6


LogicTile_15_25

 (15 0)  (777 400)  (777 400)  routing T_15_25.sp4_v_b_17 <X> T_15_25.lc_trk_g0_1
 (16 0)  (778 400)  (778 400)  routing T_15_25.sp4_v_b_17 <X> T_15_25.lc_trk_g0_1
 (17 0)  (779 400)  (779 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (784 400)  (784 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (785 400)  (785 400)  routing T_15_25.sp12_h_r_11 <X> T_15_25.lc_trk_g0_3
 (25 0)  (787 400)  (787 400)  routing T_15_25.wire_logic_cluster/lc_2/out <X> T_15_25.lc_trk_g0_2
 (22 1)  (784 401)  (784 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_3 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 402)  (776 402)  routing T_15_25.sp4_v_t_1 <X> T_15_25.lc_trk_g0_4
 (25 2)  (787 402)  (787 402)  routing T_15_25.lft_op_6 <X> T_15_25.lc_trk_g0_6
 (27 2)  (789 402)  (789 402)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 402)  (790 402)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 402)  (791 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 402)  (793 402)  routing T_15_25.lc_trk_g0_4 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 402)  (794 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 402)  (798 402)  LC_1 Logic Functioning bit
 (37 2)  (799 402)  (799 402)  LC_1 Logic Functioning bit
 (38 2)  (800 402)  (800 402)  LC_1 Logic Functioning bit
 (39 2)  (801 402)  (801 402)  LC_1 Logic Functioning bit
 (45 2)  (807 402)  (807 402)  LC_1 Logic Functioning bit
 (53 2)  (815 402)  (815 402)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (762 403)  (762 403)  routing T_15_25.glb_netwk_3 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (14 3)  (776 403)  (776 403)  routing T_15_25.sp4_v_t_1 <X> T_15_25.lc_trk_g0_4
 (16 3)  (778 403)  (778 403)  routing T_15_25.sp4_v_t_1 <X> T_15_25.lc_trk_g0_4
 (17 3)  (779 403)  (779 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (784 403)  (784 403)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 403)  (786 403)  routing T_15_25.lft_op_6 <X> T_15_25.lc_trk_g0_6
 (27 3)  (789 403)  (789 403)  routing T_15_25.lc_trk_g1_0 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 403)  (791 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 403)  (792 403)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (40 3)  (802 403)  (802 403)  LC_1 Logic Functioning bit
 (41 3)  (803 403)  (803 403)  LC_1 Logic Functioning bit
 (42 3)  (804 403)  (804 403)  LC_1 Logic Functioning bit
 (43 3)  (805 403)  (805 403)  LC_1 Logic Functioning bit
 (51 3)  (813 403)  (813 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (762 404)  (762 404)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (1 4)  (763 404)  (763 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (788 404)  (788 404)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 404)  (789 404)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 404)  (792 404)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 404)  (793 404)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 404)  (795 404)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 404)  (797 404)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.input_2_2
 (38 4)  (800 404)  (800 404)  LC_2 Logic Functioning bit
 (39 4)  (801 404)  (801 404)  LC_2 Logic Functioning bit
 (42 4)  (804 404)  (804 404)  LC_2 Logic Functioning bit
 (43 4)  (805 404)  (805 404)  LC_2 Logic Functioning bit
 (1 5)  (763 405)  (763 405)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (14 5)  (776 405)  (776 405)  routing T_15_25.top_op_0 <X> T_15_25.lc_trk_g1_0
 (15 5)  (777 405)  (777 405)  routing T_15_25.top_op_0 <X> T_15_25.lc_trk_g1_0
 (17 5)  (779 405)  (779 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (790 405)  (790 405)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 405)  (791 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 405)  (793 405)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 405)  (794 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (795 405)  (795 405)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.input_2_2
 (34 5)  (796 405)  (796 405)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.input_2_2
 (36 5)  (798 405)  (798 405)  LC_2 Logic Functioning bit
 (37 5)  (799 405)  (799 405)  LC_2 Logic Functioning bit
 (40 5)  (802 405)  (802 405)  LC_2 Logic Functioning bit
 (41 5)  (803 405)  (803 405)  LC_2 Logic Functioning bit
 (6 6)  (768 406)  (768 406)  routing T_15_25.sp4_h_l_47 <X> T_15_25.sp4_v_t_38
 (29 6)  (791 406)  (791 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 406)  (792 406)  routing T_15_25.lc_trk_g0_6 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 406)  (793 406)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 406)  (795 406)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 406)  (798 406)  LC_3 Logic Functioning bit
 (37 6)  (799 406)  (799 406)  LC_3 Logic Functioning bit
 (40 6)  (802 406)  (802 406)  LC_3 Logic Functioning bit
 (41 6)  (803 406)  (803 406)  LC_3 Logic Functioning bit
 (45 6)  (807 406)  (807 406)  LC_3 Logic Functioning bit
 (52 6)  (814 406)  (814 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (777 407)  (777 407)  routing T_15_25.sp4_v_t_9 <X> T_15_25.lc_trk_g1_4
 (16 7)  (778 407)  (778 407)  routing T_15_25.sp4_v_t_9 <X> T_15_25.lc_trk_g1_4
 (17 7)  (779 407)  (779 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (789 407)  (789 407)  routing T_15_25.lc_trk_g1_0 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 407)  (791 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 407)  (792 407)  routing T_15_25.lc_trk_g0_6 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 407)  (793 407)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 407)  (794 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (800 407)  (800 407)  LC_3 Logic Functioning bit
 (39 7)  (801 407)  (801 407)  LC_3 Logic Functioning bit
 (42 7)  (804 407)  (804 407)  LC_3 Logic Functioning bit
 (43 7)  (805 407)  (805 407)  LC_3 Logic Functioning bit
 (47 7)  (809 407)  (809 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (777 408)  (777 408)  routing T_15_25.tnl_op_1 <X> T_15_25.lc_trk_g2_1
 (17 8)  (779 408)  (779 408)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (787 408)  (787 408)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (18 9)  (780 409)  (780 409)  routing T_15_25.tnl_op_1 <X> T_15_25.lc_trk_g2_1
 (22 9)  (784 409)  (784 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 409)  (785 409)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (24 9)  (786 409)  (786 409)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (25 9)  (787 409)  (787 409)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (7 10)  (769 410)  (769 410)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (784 410)  (784 410)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 410)  (786 410)  routing T_15_25.tnr_op_7 <X> T_15_25.lc_trk_g2_7
 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 410)  (790 410)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 410)  (793 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 410)  (795 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 410)  (796 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 410)  (799 410)  LC_5 Logic Functioning bit
 (39 10)  (801 410)  (801 410)  LC_5 Logic Functioning bit
 (41 10)  (803 410)  (803 410)  LC_5 Logic Functioning bit
 (43 10)  (805 410)  (805 410)  LC_5 Logic Functioning bit
 (17 11)  (779 411)  (779 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 411)  (784 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 411)  (785 411)  routing T_15_25.sp4_h_r_30 <X> T_15_25.lc_trk_g2_6
 (24 11)  (786 411)  (786 411)  routing T_15_25.sp4_h_r_30 <X> T_15_25.lc_trk_g2_6
 (25 11)  (787 411)  (787 411)  routing T_15_25.sp4_h_r_30 <X> T_15_25.lc_trk_g2_6
 (31 11)  (793 411)  (793 411)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 411)  (799 411)  LC_5 Logic Functioning bit
 (39 11)  (801 411)  (801 411)  LC_5 Logic Functioning bit
 (41 11)  (803 411)  (803 411)  LC_5 Logic Functioning bit
 (43 11)  (805 411)  (805 411)  LC_5 Logic Functioning bit
 (17 12)  (779 412)  (779 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 412)  (780 412)  routing T_15_25.wire_logic_cluster/lc_1/out <X> T_15_25.lc_trk_g3_1
 (22 12)  (784 412)  (784 412)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 412)  (786 412)  routing T_15_25.tnl_op_3 <X> T_15_25.lc_trk_g3_3
 (28 12)  (790 412)  (790 412)  routing T_15_25.lc_trk_g2_1 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 412)  (791 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 412)  (794 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 412)  (798 412)  LC_6 Logic Functioning bit
 (37 12)  (799 412)  (799 412)  LC_6 Logic Functioning bit
 (40 12)  (802 412)  (802 412)  LC_6 Logic Functioning bit
 (41 12)  (803 412)  (803 412)  LC_6 Logic Functioning bit
 (45 12)  (807 412)  (807 412)  LC_6 Logic Functioning bit
 (50 12)  (812 412)  (812 412)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (813 412)  (813 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (815 412)  (815 412)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (783 413)  (783 413)  routing T_15_25.tnl_op_3 <X> T_15_25.lc_trk_g3_3
 (26 13)  (788 413)  (788 413)  routing T_15_25.lc_trk_g0_2 <X> T_15_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 413)  (791 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 413)  (793 413)  routing T_15_25.lc_trk_g0_3 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (38 13)  (800 413)  (800 413)  LC_6 Logic Functioning bit
 (39 13)  (801 413)  (801 413)  LC_6 Logic Functioning bit
 (42 13)  (804 413)  (804 413)  LC_6 Logic Functioning bit
 (43 13)  (805 413)  (805 413)  LC_6 Logic Functioning bit
 (15 14)  (777 414)  (777 414)  routing T_15_25.sp4_h_l_16 <X> T_15_25.lc_trk_g3_5
 (16 14)  (778 414)  (778 414)  routing T_15_25.sp4_h_l_16 <X> T_15_25.lc_trk_g3_5
 (17 14)  (779 414)  (779 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 414)  (785 414)  routing T_15_25.sp4_v_b_47 <X> T_15_25.lc_trk_g3_7
 (24 14)  (786 414)  (786 414)  routing T_15_25.sp4_v_b_47 <X> T_15_25.lc_trk_g3_7
 (18 15)  (780 415)  (780 415)  routing T_15_25.sp4_h_l_16 <X> T_15_25.lc_trk_g3_5


LogicTile_16_25

 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_3 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (844 402)  (844 402)  routing T_16_25.lc_trk_g2_4 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 402)  (846 402)  routing T_16_25.lc_trk_g2_4 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 402)  (849 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 402)  (850 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 402)  (853 402)  LC_1 Logic Functioning bit
 (39 2)  (855 402)  (855 402)  LC_1 Logic Functioning bit
 (45 2)  (861 402)  (861 402)  LC_1 Logic Functioning bit
 (0 3)  (816 403)  (816 403)  routing T_16_25.glb_netwk_3 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (26 3)  (842 403)  (842 403)  routing T_16_25.lc_trk_g2_3 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 403)  (844 403)  routing T_16_25.lc_trk_g2_3 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (37 3)  (853 403)  (853 403)  LC_1 Logic Functioning bit
 (38 3)  (854 403)  (854 403)  LC_1 Logic Functioning bit
 (39 3)  (855 403)  (855 403)  LC_1 Logic Functioning bit
 (40 3)  (856 403)  (856 403)  LC_1 Logic Functioning bit
 (42 3)  (858 403)  (858 403)  LC_1 Logic Functioning bit
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 406)  (849 406)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 406)  (850 406)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 406)  (852 406)  LC_3 Logic Functioning bit
 (37 6)  (853 406)  (853 406)  LC_3 Logic Functioning bit
 (38 6)  (854 406)  (854 406)  LC_3 Logic Functioning bit
 (39 6)  (855 406)  (855 406)  LC_3 Logic Functioning bit
 (40 6)  (856 406)  (856 406)  LC_3 Logic Functioning bit
 (42 6)  (858 406)  (858 406)  LC_3 Logic Functioning bit
 (52 6)  (868 406)  (868 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (842 407)  (842 407)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 407)  (843 407)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 407)  (844 407)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 407)  (852 407)  LC_3 Logic Functioning bit
 (37 7)  (853 407)  (853 407)  LC_3 Logic Functioning bit
 (38 7)  (854 407)  (854 407)  LC_3 Logic Functioning bit
 (39 7)  (855 407)  (855 407)  LC_3 Logic Functioning bit
 (41 7)  (857 407)  (857 407)  LC_3 Logic Functioning bit
 (43 7)  (859 407)  (859 407)  LC_3 Logic Functioning bit
 (22 8)  (838 408)  (838 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 408)  (839 408)  routing T_16_25.sp4_v_t_30 <X> T_16_25.lc_trk_g2_3
 (24 8)  (840 408)  (840 408)  routing T_16_25.sp4_v_t_30 <X> T_16_25.lc_trk_g2_3
 (27 8)  (843 408)  (843 408)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 408)  (844 408)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 408)  (845 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 408)  (846 408)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 408)  (849 408)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 408)  (850 408)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 408)  (852 408)  LC_4 Logic Functioning bit
 (38 8)  (854 408)  (854 408)  LC_4 Logic Functioning bit
 (41 8)  (857 408)  (857 408)  LC_4 Logic Functioning bit
 (43 8)  (859 408)  (859 408)  LC_4 Logic Functioning bit
 (51 8)  (867 408)  (867 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (842 409)  (842 409)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 409)  (843 409)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 409)  (844 409)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 409)  (845 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 409)  (846 409)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 409)  (847 409)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 409)  (853 409)  LC_4 Logic Functioning bit
 (39 9)  (855 409)  (855 409)  LC_4 Logic Functioning bit
 (41 9)  (857 409)  (857 409)  LC_4 Logic Functioning bit
 (43 9)  (859 409)  (859 409)  LC_4 Logic Functioning bit
 (5 10)  (821 410)  (821 410)  routing T_16_25.sp4_v_t_37 <X> T_16_25.sp4_h_l_43
 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (828 410)  (828 410)  routing T_16_25.sp4_v_t_39 <X> T_16_25.sp4_h_l_45
 (14 10)  (830 410)  (830 410)  routing T_16_25.sp12_v_t_3 <X> T_16_25.lc_trk_g2_4
 (4 11)  (820 411)  (820 411)  routing T_16_25.sp4_v_t_37 <X> T_16_25.sp4_h_l_43
 (6 11)  (822 411)  (822 411)  routing T_16_25.sp4_v_t_37 <X> T_16_25.sp4_h_l_43
 (8 11)  (824 411)  (824 411)  routing T_16_25.sp4_h_l_42 <X> T_16_25.sp4_v_t_42
 (11 11)  (827 411)  (827 411)  routing T_16_25.sp4_v_t_39 <X> T_16_25.sp4_h_l_45
 (13 11)  (829 411)  (829 411)  routing T_16_25.sp4_v_t_39 <X> T_16_25.sp4_h_l_45
 (14 11)  (830 411)  (830 411)  routing T_16_25.sp12_v_t_3 <X> T_16_25.lc_trk_g2_4
 (15 11)  (831 411)  (831 411)  routing T_16_25.sp12_v_t_3 <X> T_16_25.lc_trk_g2_4
 (17 11)  (833 411)  (833 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (17 12)  (833 412)  (833 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 412)  (834 412)  routing T_16_25.wire_logic_cluster/lc_1/out <X> T_16_25.lc_trk_g3_1
 (21 12)  (837 412)  (837 412)  routing T_16_25.sp4_h_r_35 <X> T_16_25.lc_trk_g3_3
 (22 12)  (838 412)  (838 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 412)  (839 412)  routing T_16_25.sp4_h_r_35 <X> T_16_25.lc_trk_g3_3
 (24 12)  (840 412)  (840 412)  routing T_16_25.sp4_h_r_35 <X> T_16_25.lc_trk_g3_3
 (25 12)  (841 412)  (841 412)  routing T_16_25.sp4_v_b_26 <X> T_16_25.lc_trk_g3_2
 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 413)  (839 413)  routing T_16_25.sp4_v_b_26 <X> T_16_25.lc_trk_g3_2
 (22 15)  (838 415)  (838 415)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 415)  (840 415)  routing T_16_25.tnl_op_6 <X> T_16_25.lc_trk_g3_6
 (25 15)  (841 415)  (841 415)  routing T_16_25.tnl_op_6 <X> T_16_25.lc_trk_g3_6


LogicTile_17_25

 (26 4)  (900 404)  (900 404)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 404)  (901 404)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 404)  (902 404)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 404)  (904 404)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 404)  (905 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 404)  (909 404)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.input_2_2
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (39 4)  (913 404)  (913 404)  LC_2 Logic Functioning bit
 (42 4)  (916 404)  (916 404)  LC_2 Logic Functioning bit
 (43 4)  (917 404)  (917 404)  LC_2 Logic Functioning bit
 (52 4)  (926 404)  (926 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (900 405)  (900 405)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 405)  (901 405)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 405)  (902 405)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 405)  (904 405)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 405)  (906 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (907 405)  (907 405)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.input_2_2
 (35 5)  (909 405)  (909 405)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.input_2_2
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (37 5)  (911 405)  (911 405)  LC_2 Logic Functioning bit
 (40 5)  (914 405)  (914 405)  LC_2 Logic Functioning bit
 (41 5)  (915 405)  (915 405)  LC_2 Logic Functioning bit
 (10 7)  (884 407)  (884 407)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_t_41
 (5 10)  (879 410)  (879 410)  routing T_17_25.sp4_v_t_43 <X> T_17_25.sp4_h_l_43
 (7 10)  (881 410)  (881 410)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (899 410)  (899 410)  routing T_17_25.sp4_h_r_38 <X> T_17_25.lc_trk_g2_6
 (6 11)  (880 411)  (880 411)  routing T_17_25.sp4_v_t_43 <X> T_17_25.sp4_h_l_43
 (22 11)  (896 411)  (896 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 411)  (897 411)  routing T_17_25.sp4_h_r_38 <X> T_17_25.lc_trk_g2_6
 (24 11)  (898 411)  (898 411)  routing T_17_25.sp4_h_r_38 <X> T_17_25.lc_trk_g2_6
 (14 14)  (888 414)  (888 414)  routing T_17_25.sp4_h_r_44 <X> T_17_25.lc_trk_g3_4
 (22 14)  (896 414)  (896 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (899 414)  (899 414)  routing T_17_25.sp4_h_r_46 <X> T_17_25.lc_trk_g3_6
 (14 15)  (888 415)  (888 415)  routing T_17_25.sp4_h_r_44 <X> T_17_25.lc_trk_g3_4
 (15 15)  (889 415)  (889 415)  routing T_17_25.sp4_h_r_44 <X> T_17_25.lc_trk_g3_4
 (16 15)  (890 415)  (890 415)  routing T_17_25.sp4_h_r_44 <X> T_17_25.lc_trk_g3_4
 (17 15)  (891 415)  (891 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (895 415)  (895 415)  routing T_17_25.sp4_r_v_b_47 <X> T_17_25.lc_trk_g3_7
 (22 15)  (896 415)  (896 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (897 415)  (897 415)  routing T_17_25.sp4_h_r_46 <X> T_17_25.lc_trk_g3_6
 (24 15)  (898 415)  (898 415)  routing T_17_25.sp4_h_r_46 <X> T_17_25.lc_trk_g3_6
 (25 15)  (899 415)  (899 415)  routing T_17_25.sp4_h_r_46 <X> T_17_25.lc_trk_g3_6


LogicTile_18_25

 (11 2)  (939 402)  (939 402)  routing T_18_25.sp4_h_l_44 <X> T_18_25.sp4_v_t_39
 (5 3)  (933 403)  (933 403)  routing T_18_25.sp4_h_l_37 <X> T_18_25.sp4_v_t_37
 (7 10)  (935 410)  (935 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 14)  (940 414)  (940 414)  routing T_18_25.sp4_v_t_46 <X> T_18_25.sp4_h_l_46
 (11 15)  (939 415)  (939 415)  routing T_18_25.sp4_v_t_46 <X> T_18_25.sp4_h_l_46


LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (14 1)  (3 385)  (3 385)  routing T_0_24.span4_vert_t_12 <X> T_0_24.span4_vert_b_0


LogicTile_1_24

 (22 0)  (40 384)  (40 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (41 384)  (41 384)  routing T_1_24.sp4_v_b_19 <X> T_1_24.lc_trk_g0_3
 (24 0)  (42 384)  (42 384)  routing T_1_24.sp4_v_b_19 <X> T_1_24.lc_trk_g0_3
 (26 0)  (44 384)  (44 384)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 384)  (45 384)  routing T_1_24.lc_trk_g1_0 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 384)  (47 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 384)  (50 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 384)  (51 384)  routing T_1_24.lc_trk_g2_1 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 384)  (54 384)  LC_0 Logic Functioning bit
 (38 0)  (56 384)  (56 384)  LC_0 Logic Functioning bit
 (41 0)  (59 384)  (59 384)  LC_0 Logic Functioning bit
 (43 0)  (61 384)  (61 384)  LC_0 Logic Functioning bit
 (45 0)  (63 384)  (63 384)  LC_0 Logic Functioning bit
 (8 1)  (26 385)  (26 385)  routing T_1_24.sp4_h_r_1 <X> T_1_24.sp4_v_b_1
 (26 1)  (44 385)  (44 385)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 385)  (46 385)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 385)  (47 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (55 385)  (55 385)  LC_0 Logic Functioning bit
 (39 1)  (57 385)  (57 385)  LC_0 Logic Functioning bit
 (41 1)  (59 385)  (59 385)  LC_0 Logic Functioning bit
 (43 1)  (61 385)  (61 385)  LC_0 Logic Functioning bit
 (48 1)  (66 385)  (66 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (18 386)  (18 386)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (2 2)  (20 386)  (20 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 386)  (32 386)  routing T_1_24.wire_logic_cluster/lc_4/out <X> T_1_24.lc_trk_g0_4
 (22 2)  (40 386)  (40 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (42 386)  (42 386)  routing T_1_24.bot_op_7 <X> T_1_24.lc_trk_g0_7
 (26 2)  (44 386)  (44 386)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 386)  (45 386)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 386)  (46 386)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 386)  (47 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 386)  (49 386)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 386)  (50 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 386)  (52 386)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 386)  (54 386)  LC_1 Logic Functioning bit
 (37 2)  (55 386)  (55 386)  LC_1 Logic Functioning bit
 (38 2)  (56 386)  (56 386)  LC_1 Logic Functioning bit
 (39 2)  (57 386)  (57 386)  LC_1 Logic Functioning bit
 (0 3)  (18 387)  (18 387)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (17 3)  (35 387)  (35 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (44 387)  (44 387)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 387)  (47 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 387)  (48 387)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 387)  (49 387)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (40 3)  (58 387)  (58 387)  LC_1 Logic Functioning bit
 (41 3)  (59 387)  (59 387)  LC_1 Logic Functioning bit
 (42 3)  (60 387)  (60 387)  LC_1 Logic Functioning bit
 (43 3)  (61 387)  (61 387)  LC_1 Logic Functioning bit
 (46 3)  (64 387)  (64 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (66 387)  (66 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (30 388)  (30 388)  routing T_1_24.sp4_v_b_5 <X> T_1_24.sp4_h_r_5
 (14 4)  (32 388)  (32 388)  routing T_1_24.wire_logic_cluster/lc_0/out <X> T_1_24.lc_trk_g1_0
 (15 4)  (33 388)  (33 388)  routing T_1_24.sp4_h_r_1 <X> T_1_24.lc_trk_g1_1
 (16 4)  (34 388)  (34 388)  routing T_1_24.sp4_h_r_1 <X> T_1_24.lc_trk_g1_1
 (17 4)  (35 388)  (35 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (11 5)  (29 389)  (29 389)  routing T_1_24.sp4_v_b_5 <X> T_1_24.sp4_h_r_5
 (17 5)  (35 389)  (35 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (36 389)  (36 389)  routing T_1_24.sp4_h_r_1 <X> T_1_24.lc_trk_g1_1
 (3 6)  (21 390)  (21 390)  routing T_1_24.sp12_h_r_0 <X> T_1_24.sp12_v_t_23
 (8 6)  (26 390)  (26 390)  routing T_1_24.sp4_h_r_4 <X> T_1_24.sp4_h_l_41
 (21 6)  (39 390)  (39 390)  routing T_1_24.sp4_h_l_10 <X> T_1_24.lc_trk_g1_7
 (22 6)  (40 390)  (40 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (41 390)  (41 390)  routing T_1_24.sp4_h_l_10 <X> T_1_24.lc_trk_g1_7
 (24 6)  (42 390)  (42 390)  routing T_1_24.sp4_h_l_10 <X> T_1_24.lc_trk_g1_7
 (3 7)  (21 391)  (21 391)  routing T_1_24.sp12_h_r_0 <X> T_1_24.sp12_v_t_23
 (21 7)  (39 391)  (39 391)  routing T_1_24.sp4_h_l_10 <X> T_1_24.lc_trk_g1_7
 (16 8)  (34 392)  (34 392)  routing T_1_24.sp4_v_t_12 <X> T_1_24.lc_trk_g2_1
 (17 8)  (35 392)  (35 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (36 392)  (36 392)  routing T_1_24.sp4_v_t_12 <X> T_1_24.lc_trk_g2_1
 (21 8)  (39 392)  (39 392)  routing T_1_24.rgt_op_3 <X> T_1_24.lc_trk_g2_3
 (22 8)  (40 392)  (40 392)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 392)  (42 392)  routing T_1_24.rgt_op_3 <X> T_1_24.lc_trk_g2_3
 (26 8)  (44 392)  (44 392)  routing T_1_24.lc_trk_g0_4 <X> T_1_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 392)  (47 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 392)  (50 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 392)  (51 392)  routing T_1_24.lc_trk_g2_1 <X> T_1_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 392)  (54 392)  LC_4 Logic Functioning bit
 (38 8)  (56 392)  (56 392)  LC_4 Logic Functioning bit
 (41 8)  (59 392)  (59 392)  LC_4 Logic Functioning bit
 (43 8)  (61 392)  (61 392)  LC_4 Logic Functioning bit
 (45 8)  (63 392)  (63 392)  LC_4 Logic Functioning bit
 (5 9)  (23 393)  (23 393)  routing T_1_24.sp4_h_r_6 <X> T_1_24.sp4_v_b_6
 (29 9)  (47 393)  (47 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 393)  (48 393)  routing T_1_24.lc_trk_g0_3 <X> T_1_24.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 393)  (54 393)  LC_4 Logic Functioning bit
 (38 9)  (56 393)  (56 393)  LC_4 Logic Functioning bit
 (40 9)  (58 393)  (58 393)  LC_4 Logic Functioning bit
 (42 9)  (60 393)  (60 393)  LC_4 Logic Functioning bit
 (46 9)  (64 393)  (64 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (70 393)  (70 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (7 10)  (25 394)  (25 394)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (45 394)  (45 394)  routing T_1_24.lc_trk_g1_1 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 394)  (47 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 394)  (49 394)  routing T_1_24.lc_trk_g0_4 <X> T_1_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 394)  (50 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (56 394)  (56 394)  LC_5 Logic Functioning bit
 (39 10)  (57 394)  (57 394)  LC_5 Logic Functioning bit
 (42 10)  (60 394)  (60 394)  LC_5 Logic Functioning bit
 (43 10)  (61 394)  (61 394)  LC_5 Logic Functioning bit
 (52 10)  (70 394)  (70 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (40 395)  (40 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (41 395)  (41 395)  routing T_1_24.sp4_h_r_30 <X> T_1_24.lc_trk_g2_6
 (24 11)  (42 395)  (42 395)  routing T_1_24.sp4_h_r_30 <X> T_1_24.lc_trk_g2_6
 (25 11)  (43 395)  (43 395)  routing T_1_24.sp4_h_r_30 <X> T_1_24.lc_trk_g2_6
 (27 11)  (45 395)  (45 395)  routing T_1_24.lc_trk_g1_0 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 395)  (47 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 395)  (50 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (51 395)  (51 395)  routing T_1_24.lc_trk_g2_3 <X> T_1_24.input_2_5
 (35 11)  (53 395)  (53 395)  routing T_1_24.lc_trk_g2_3 <X> T_1_24.input_2_5
 (36 11)  (54 395)  (54 395)  LC_5 Logic Functioning bit
 (37 11)  (55 395)  (55 395)  LC_5 Logic Functioning bit
 (40 11)  (58 395)  (58 395)  LC_5 Logic Functioning bit
 (41 11)  (59 395)  (59 395)  LC_5 Logic Functioning bit
 (21 12)  (39 396)  (39 396)  routing T_1_24.sp4_h_r_43 <X> T_1_24.lc_trk_g3_3
 (22 12)  (40 396)  (40 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (41 396)  (41 396)  routing T_1_24.sp4_h_r_43 <X> T_1_24.lc_trk_g3_3
 (24 12)  (42 396)  (42 396)  routing T_1_24.sp4_h_r_43 <X> T_1_24.lc_trk_g3_3
 (26 12)  (44 396)  (44 396)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 396)  (45 396)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 396)  (46 396)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 396)  (47 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 396)  (48 396)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 396)  (50 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 396)  (51 396)  routing T_1_24.lc_trk_g2_1 <X> T_1_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 396)  (54 396)  LC_6 Logic Functioning bit
 (38 12)  (56 396)  (56 396)  LC_6 Logic Functioning bit
 (41 12)  (59 396)  (59 396)  LC_6 Logic Functioning bit
 (43 12)  (61 396)  (61 396)  LC_6 Logic Functioning bit
 (45 12)  (63 396)  (63 396)  LC_6 Logic Functioning bit
 (8 13)  (26 397)  (26 397)  routing T_1_24.sp4_h_l_41 <X> T_1_24.sp4_v_b_10
 (9 13)  (27 397)  (27 397)  routing T_1_24.sp4_h_l_41 <X> T_1_24.sp4_v_b_10
 (10 13)  (28 397)  (28 397)  routing T_1_24.sp4_h_l_41 <X> T_1_24.sp4_v_b_10
 (21 13)  (39 397)  (39 397)  routing T_1_24.sp4_h_r_43 <X> T_1_24.lc_trk_g3_3
 (26 13)  (44 397)  (44 397)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 397)  (46 397)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 397)  (47 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 397)  (48 397)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (37 13)  (55 397)  (55 397)  LC_6 Logic Functioning bit
 (39 13)  (57 397)  (57 397)  LC_6 Logic Functioning bit
 (41 13)  (59 397)  (59 397)  LC_6 Logic Functioning bit
 (43 13)  (61 397)  (61 397)  LC_6 Logic Functioning bit
 (51 13)  (69 397)  (69 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (70 397)  (70 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (25 14)  (43 398)  (43 398)  routing T_1_24.wire_logic_cluster/lc_6/out <X> T_1_24.lc_trk_g3_6
 (22 15)  (40 399)  (40 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_2_24

 (14 0)  (86 384)  (86 384)  routing T_2_24.bnr_op_0 <X> T_2_24.lc_trk_g0_0
 (15 0)  (87 384)  (87 384)  routing T_2_24.bot_op_1 <X> T_2_24.lc_trk_g0_1
 (17 0)  (89 384)  (89 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (93 384)  (93 384)  routing T_2_24.sp4_h_r_19 <X> T_2_24.lc_trk_g0_3
 (22 0)  (94 384)  (94 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (95 384)  (95 384)  routing T_2_24.sp4_h_r_19 <X> T_2_24.lc_trk_g0_3
 (24 0)  (96 384)  (96 384)  routing T_2_24.sp4_h_r_19 <X> T_2_24.lc_trk_g0_3
 (25 0)  (97 384)  (97 384)  routing T_2_24.sp4_h_r_10 <X> T_2_24.lc_trk_g0_2
 (28 0)  (100 384)  (100 384)  routing T_2_24.lc_trk_g2_3 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 384)  (101 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 384)  (103 384)  routing T_2_24.lc_trk_g0_5 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 384)  (104 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (107 384)  (107 384)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.input_2_0
 (38 0)  (110 384)  (110 384)  LC_0 Logic Functioning bit
 (39 0)  (111 384)  (111 384)  LC_0 Logic Functioning bit
 (42 0)  (114 384)  (114 384)  LC_0 Logic Functioning bit
 (43 0)  (115 384)  (115 384)  LC_0 Logic Functioning bit
 (14 1)  (86 385)  (86 385)  routing T_2_24.bnr_op_0 <X> T_2_24.lc_trk_g0_0
 (17 1)  (89 385)  (89 385)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (93 385)  (93 385)  routing T_2_24.sp4_h_r_19 <X> T_2_24.lc_trk_g0_3
 (22 1)  (94 385)  (94 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (95 385)  (95 385)  routing T_2_24.sp4_h_r_10 <X> T_2_24.lc_trk_g0_2
 (24 1)  (96 385)  (96 385)  routing T_2_24.sp4_h_r_10 <X> T_2_24.lc_trk_g0_2
 (29 1)  (101 385)  (101 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 385)  (102 385)  routing T_2_24.lc_trk_g2_3 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 385)  (104 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (106 385)  (106 385)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.input_2_0
 (35 1)  (107 385)  (107 385)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.input_2_0
 (36 1)  (108 385)  (108 385)  LC_0 Logic Functioning bit
 (37 1)  (109 385)  (109 385)  LC_0 Logic Functioning bit
 (40 1)  (112 385)  (112 385)  LC_0 Logic Functioning bit
 (41 1)  (113 385)  (113 385)  LC_0 Logic Functioning bit
 (0 2)  (72 386)  (72 386)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (2 2)  (74 386)  (74 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 386)  (87 386)  routing T_2_24.bot_op_5 <X> T_2_24.lc_trk_g0_5
 (17 2)  (89 386)  (89 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (99 386)  (99 386)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 386)  (100 386)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 386)  (101 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 386)  (103 386)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 386)  (104 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 386)  (105 386)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (110 386)  (110 386)  LC_1 Logic Functioning bit
 (39 2)  (111 386)  (111 386)  LC_1 Logic Functioning bit
 (42 2)  (114 386)  (114 386)  LC_1 Logic Functioning bit
 (43 2)  (115 386)  (115 386)  LC_1 Logic Functioning bit
 (48 2)  (120 386)  (120 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (72 387)  (72 387)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (29 3)  (101 387)  (101 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 387)  (102 387)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 387)  (103 387)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 387)  (104 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (105 387)  (105 387)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.input_2_1
 (34 3)  (106 387)  (106 387)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.input_2_1
 (36 3)  (108 387)  (108 387)  LC_1 Logic Functioning bit
 (37 3)  (109 387)  (109 387)  LC_1 Logic Functioning bit
 (40 3)  (112 387)  (112 387)  LC_1 Logic Functioning bit
 (41 3)  (113 387)  (113 387)  LC_1 Logic Functioning bit
 (17 4)  (89 388)  (89 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (93 388)  (93 388)  routing T_2_24.wire_logic_cluster/lc_3/out <X> T_2_24.lc_trk_g1_3
 (22 4)  (94 388)  (94 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 388)  (97 388)  routing T_2_24.sp4_v_b_10 <X> T_2_24.lc_trk_g1_2
 (22 5)  (94 389)  (94 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (95 389)  (95 389)  routing T_2_24.sp4_v_b_10 <X> T_2_24.lc_trk_g1_2
 (25 5)  (97 389)  (97 389)  routing T_2_24.sp4_v_b_10 <X> T_2_24.lc_trk_g1_2
 (15 6)  (87 390)  (87 390)  routing T_2_24.sp4_h_r_5 <X> T_2_24.lc_trk_g1_5
 (16 6)  (88 390)  (88 390)  routing T_2_24.sp4_h_r_5 <X> T_2_24.lc_trk_g1_5
 (17 6)  (89 390)  (89 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (93 390)  (93 390)  routing T_2_24.sp4_h_l_2 <X> T_2_24.lc_trk_g1_7
 (22 6)  (94 390)  (94 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (95 390)  (95 390)  routing T_2_24.sp4_h_l_2 <X> T_2_24.lc_trk_g1_7
 (24 6)  (96 390)  (96 390)  routing T_2_24.sp4_h_l_2 <X> T_2_24.lc_trk_g1_7
 (25 6)  (97 390)  (97 390)  routing T_2_24.sp4_v_b_6 <X> T_2_24.lc_trk_g1_6
 (27 6)  (99 390)  (99 390)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 390)  (101 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 390)  (104 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 390)  (105 390)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 390)  (106 390)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 390)  (108 390)  LC_3 Logic Functioning bit
 (38 6)  (110 390)  (110 390)  LC_3 Logic Functioning bit
 (41 6)  (113 390)  (113 390)  LC_3 Logic Functioning bit
 (43 6)  (115 390)  (115 390)  LC_3 Logic Functioning bit
 (45 6)  (117 390)  (117 390)  LC_3 Logic Functioning bit
 (47 6)  (119 390)  (119 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (90 391)  (90 391)  routing T_2_24.sp4_h_r_5 <X> T_2_24.lc_trk_g1_5
 (22 7)  (94 391)  (94 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (95 391)  (95 391)  routing T_2_24.sp4_v_b_6 <X> T_2_24.lc_trk_g1_6
 (26 7)  (98 391)  (98 391)  routing T_2_24.lc_trk_g0_3 <X> T_2_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 391)  (101 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 391)  (102 391)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (37 7)  (109 391)  (109 391)  LC_3 Logic Functioning bit
 (39 7)  (111 391)  (111 391)  LC_3 Logic Functioning bit
 (41 7)  (113 391)  (113 391)  LC_3 Logic Functioning bit
 (43 7)  (115 391)  (115 391)  LC_3 Logic Functioning bit
 (48 7)  (120 391)  (120 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (83 392)  (83 392)  routing T_2_24.sp4_h_r_3 <X> T_2_24.sp4_v_b_8
 (15 8)  (87 392)  (87 392)  routing T_2_24.rgt_op_1 <X> T_2_24.lc_trk_g2_1
 (17 8)  (89 392)  (89 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (90 392)  (90 392)  routing T_2_24.rgt_op_1 <X> T_2_24.lc_trk_g2_1
 (21 8)  (93 392)  (93 392)  routing T_2_24.rgt_op_3 <X> T_2_24.lc_trk_g2_3
 (22 8)  (94 392)  (94 392)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (96 392)  (96 392)  routing T_2_24.rgt_op_3 <X> T_2_24.lc_trk_g2_3
 (4 10)  (76 394)  (76 394)  routing T_2_24.sp4_v_b_6 <X> T_2_24.sp4_v_t_43
 (7 10)  (79 394)  (79 394)  Column buffer control bit: LH_colbuf_cntl_3

 (29 10)  (101 394)  (101 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 394)  (103 394)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 394)  (104 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 394)  (106 394)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 394)  (109 394)  LC_5 Logic Functioning bit
 (39 10)  (111 394)  (111 394)  LC_5 Logic Functioning bit
 (41 10)  (113 394)  (113 394)  LC_5 Logic Functioning bit
 (43 10)  (115 394)  (115 394)  LC_5 Logic Functioning bit
 (4 11)  (76 395)  (76 395)  routing T_2_24.sp4_v_b_1 <X> T_2_24.sp4_h_l_43
 (22 11)  (94 395)  (94 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (95 395)  (95 395)  routing T_2_24.sp4_h_r_30 <X> T_2_24.lc_trk_g2_6
 (24 11)  (96 395)  (96 395)  routing T_2_24.sp4_h_r_30 <X> T_2_24.lc_trk_g2_6
 (25 11)  (97 395)  (97 395)  routing T_2_24.sp4_h_r_30 <X> T_2_24.lc_trk_g2_6
 (30 11)  (102 395)  (102 395)  routing T_2_24.lc_trk_g0_2 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (37 11)  (109 395)  (109 395)  LC_5 Logic Functioning bit
 (39 11)  (111 395)  (111 395)  LC_5 Logic Functioning bit
 (41 11)  (113 395)  (113 395)  LC_5 Logic Functioning bit
 (43 11)  (115 395)  (115 395)  LC_5 Logic Functioning bit
 (52 11)  (124 395)  (124 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (84 396)  (84 396)  routing T_2_24.sp4_v_b_5 <X> T_2_24.sp4_h_r_11
 (14 12)  (86 396)  (86 396)  routing T_2_24.rgt_op_0 <X> T_2_24.lc_trk_g3_0
 (17 12)  (89 396)  (89 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (94 396)  (94 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (95 396)  (95 396)  routing T_2_24.sp4_h_r_27 <X> T_2_24.lc_trk_g3_3
 (24 12)  (96 396)  (96 396)  routing T_2_24.sp4_h_r_27 <X> T_2_24.lc_trk_g3_3
 (27 12)  (99 396)  (99 396)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 396)  (101 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 396)  (102 396)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 396)  (104 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 396)  (105 396)  routing T_2_24.lc_trk_g2_1 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 396)  (109 396)  LC_6 Logic Functioning bit
 (39 12)  (111 396)  (111 396)  LC_6 Logic Functioning bit
 (41 12)  (113 396)  (113 396)  LC_6 Logic Functioning bit
 (43 12)  (115 396)  (115 396)  LC_6 Logic Functioning bit
 (52 12)  (124 396)  (124 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (83 397)  (83 397)  routing T_2_24.sp4_v_b_5 <X> T_2_24.sp4_h_r_11
 (13 13)  (85 397)  (85 397)  routing T_2_24.sp4_v_b_5 <X> T_2_24.sp4_h_r_11
 (15 13)  (87 397)  (87 397)  routing T_2_24.rgt_op_0 <X> T_2_24.lc_trk_g3_0
 (17 13)  (89 397)  (89 397)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (93 397)  (93 397)  routing T_2_24.sp4_h_r_27 <X> T_2_24.lc_trk_g3_3
 (30 13)  (102 397)  (102 397)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (37 13)  (109 397)  (109 397)  LC_6 Logic Functioning bit
 (39 13)  (111 397)  (111 397)  LC_6 Logic Functioning bit
 (41 13)  (113 397)  (113 397)  LC_6 Logic Functioning bit
 (43 13)  (115 397)  (115 397)  LC_6 Logic Functioning bit
 (22 14)  (94 398)  (94 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (99 398)  (99 398)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 398)  (100 398)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 398)  (101 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 398)  (102 398)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 398)  (104 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 398)  (106 398)  routing T_2_24.lc_trk_g1_1 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (38 14)  (110 398)  (110 398)  LC_7 Logic Functioning bit
 (39 14)  (111 398)  (111 398)  LC_7 Logic Functioning bit
 (42 14)  (114 398)  (114 398)  LC_7 Logic Functioning bit
 (43 14)  (115 398)  (115 398)  LC_7 Logic Functioning bit
 (50 14)  (122 398)  (122 398)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (93 399)  (93 399)  routing T_2_24.sp4_r_v_b_47 <X> T_2_24.lc_trk_g3_7
 (26 15)  (98 399)  (98 399)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 399)  (99 399)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 399)  (101 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 399)  (102 399)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (108 399)  (108 399)  LC_7 Logic Functioning bit
 (37 15)  (109 399)  (109 399)  LC_7 Logic Functioning bit
 (40 15)  (112 399)  (112 399)  LC_7 Logic Functioning bit
 (41 15)  (113 399)  (113 399)  LC_7 Logic Functioning bit
 (52 15)  (124 399)  (124 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_3_24

 (21 0)  (147 384)  (147 384)  routing T_3_24.bnr_op_3 <X> T_3_24.lc_trk_g0_3
 (22 0)  (148 384)  (148 384)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (152 384)  (152 384)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 384)  (153 384)  routing T_3_24.lc_trk_g1_2 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 384)  (155 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 384)  (158 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 384)  (159 384)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 384)  (160 384)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 384)  (162 384)  LC_0 Logic Functioning bit
 (37 0)  (163 384)  (163 384)  LC_0 Logic Functioning bit
 (38 0)  (164 384)  (164 384)  LC_0 Logic Functioning bit
 (39 0)  (165 384)  (165 384)  LC_0 Logic Functioning bit
 (41 0)  (167 384)  (167 384)  LC_0 Logic Functioning bit
 (43 0)  (169 384)  (169 384)  LC_0 Logic Functioning bit
 (45 0)  (171 384)  (171 384)  LC_0 Logic Functioning bit
 (51 0)  (177 384)  (177 384)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (12 1)  (138 385)  (138 385)  routing T_3_24.sp4_h_r_2 <X> T_3_24.sp4_v_b_2
 (21 1)  (147 385)  (147 385)  routing T_3_24.bnr_op_3 <X> T_3_24.lc_trk_g0_3
 (22 1)  (148 385)  (148 385)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (149 385)  (149 385)  routing T_3_24.sp12_h_l_17 <X> T_3_24.lc_trk_g0_2
 (25 1)  (151 385)  (151 385)  routing T_3_24.sp12_h_l_17 <X> T_3_24.lc_trk_g0_2
 (28 1)  (154 385)  (154 385)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 385)  (155 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 385)  (156 385)  routing T_3_24.lc_trk_g1_2 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 385)  (162 385)  LC_0 Logic Functioning bit
 (38 1)  (164 385)  (164 385)  LC_0 Logic Functioning bit
 (51 1)  (177 385)  (177 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (126 386)  (126 386)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (128 386)  (128 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (141 386)  (141 386)  routing T_3_24.sp4_h_r_13 <X> T_3_24.lc_trk_g0_5
 (16 2)  (142 386)  (142 386)  routing T_3_24.sp4_h_r_13 <X> T_3_24.lc_trk_g0_5
 (17 2)  (143 386)  (143 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (144 386)  (144 386)  routing T_3_24.sp4_h_r_13 <X> T_3_24.lc_trk_g0_5
 (22 2)  (148 386)  (148 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (149 386)  (149 386)  routing T_3_24.sp4_h_r_7 <X> T_3_24.lc_trk_g0_7
 (24 2)  (150 386)  (150 386)  routing T_3_24.sp4_h_r_7 <X> T_3_24.lc_trk_g0_7
 (26 2)  (152 386)  (152 386)  routing T_3_24.lc_trk_g3_4 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 386)  (153 386)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 386)  (154 386)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 386)  (155 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 386)  (157 386)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 386)  (158 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 386)  (159 386)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 386)  (162 386)  LC_1 Logic Functioning bit
 (38 2)  (164 386)  (164 386)  LC_1 Logic Functioning bit
 (41 2)  (167 386)  (167 386)  LC_1 Logic Functioning bit
 (43 2)  (169 386)  (169 386)  LC_1 Logic Functioning bit
 (45 2)  (171 386)  (171 386)  LC_1 Logic Functioning bit
 (0 3)  (126 387)  (126 387)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (21 3)  (147 387)  (147 387)  routing T_3_24.sp4_h_r_7 <X> T_3_24.lc_trk_g0_7
 (27 3)  (153 387)  (153 387)  routing T_3_24.lc_trk_g3_4 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 387)  (154 387)  routing T_3_24.lc_trk_g3_4 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 387)  (155 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (163 387)  (163 387)  LC_1 Logic Functioning bit
 (39 3)  (165 387)  (165 387)  LC_1 Logic Functioning bit
 (41 3)  (167 387)  (167 387)  LC_1 Logic Functioning bit
 (43 3)  (169 387)  (169 387)  LC_1 Logic Functioning bit
 (53 3)  (179 387)  (179 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (147 388)  (147 388)  routing T_3_24.sp4_h_r_11 <X> T_3_24.lc_trk_g1_3
 (22 4)  (148 388)  (148 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (149 388)  (149 388)  routing T_3_24.sp4_h_r_11 <X> T_3_24.lc_trk_g1_3
 (24 4)  (150 388)  (150 388)  routing T_3_24.sp4_h_r_11 <X> T_3_24.lc_trk_g1_3
 (27 4)  (153 388)  (153 388)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 388)  (154 388)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 388)  (155 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 388)  (158 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 388)  (159 388)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 388)  (163 388)  LC_2 Logic Functioning bit
 (39 4)  (165 388)  (165 388)  LC_2 Logic Functioning bit
 (41 4)  (167 388)  (167 388)  LC_2 Logic Functioning bit
 (43 4)  (169 388)  (169 388)  LC_2 Logic Functioning bit
 (15 5)  (141 389)  (141 389)  routing T_3_24.bot_op_0 <X> T_3_24.lc_trk_g1_0
 (17 5)  (143 389)  (143 389)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (148 389)  (148 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (151 389)  (151 389)  routing T_3_24.sp4_r_v_b_26 <X> T_3_24.lc_trk_g1_2
 (30 5)  (156 389)  (156 389)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_2/in_1
 (37 5)  (163 389)  (163 389)  LC_2 Logic Functioning bit
 (39 5)  (165 389)  (165 389)  LC_2 Logic Functioning bit
 (41 5)  (167 389)  (167 389)  LC_2 Logic Functioning bit
 (43 5)  (169 389)  (169 389)  LC_2 Logic Functioning bit
 (15 6)  (141 390)  (141 390)  routing T_3_24.lft_op_5 <X> T_3_24.lc_trk_g1_5
 (17 6)  (143 390)  (143 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (144 390)  (144 390)  routing T_3_24.lft_op_5 <X> T_3_24.lc_trk_g1_5
 (21 6)  (147 390)  (147 390)  routing T_3_24.wire_logic_cluster/lc_7/out <X> T_3_24.lc_trk_g1_7
 (22 6)  (148 390)  (148 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (153 390)  (153 390)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 390)  (154 390)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 390)  (155 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 390)  (156 390)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 390)  (157 390)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 390)  (158 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 390)  (160 390)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (38 6)  (164 390)  (164 390)  LC_3 Logic Functioning bit
 (39 6)  (165 390)  (165 390)  LC_3 Logic Functioning bit
 (42 6)  (168 390)  (168 390)  LC_3 Logic Functioning bit
 (43 6)  (169 390)  (169 390)  LC_3 Logic Functioning bit
 (51 6)  (177 390)  (177 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (152 391)  (152 391)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 391)  (153 391)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 391)  (154 391)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 391)  (155 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 391)  (158 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (161 391)  (161 391)  routing T_3_24.lc_trk_g0_3 <X> T_3_24.input_2_3
 (36 7)  (162 391)  (162 391)  LC_3 Logic Functioning bit
 (37 7)  (163 391)  (163 391)  LC_3 Logic Functioning bit
 (40 7)  (166 391)  (166 391)  LC_3 Logic Functioning bit
 (41 7)  (167 391)  (167 391)  LC_3 Logic Functioning bit
 (14 8)  (140 392)  (140 392)  routing T_3_24.sp4_h_l_21 <X> T_3_24.lc_trk_g2_0
 (15 8)  (141 392)  (141 392)  routing T_3_24.rgt_op_1 <X> T_3_24.lc_trk_g2_1
 (17 8)  (143 392)  (143 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (144 392)  (144 392)  routing T_3_24.rgt_op_1 <X> T_3_24.lc_trk_g2_1
 (21 8)  (147 392)  (147 392)  routing T_3_24.sp4_v_t_14 <X> T_3_24.lc_trk_g2_3
 (22 8)  (148 392)  (148 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (149 392)  (149 392)  routing T_3_24.sp4_v_t_14 <X> T_3_24.lc_trk_g2_3
 (25 8)  (151 392)  (151 392)  routing T_3_24.sp4_h_r_34 <X> T_3_24.lc_trk_g2_2
 (27 8)  (153 392)  (153 392)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 392)  (154 392)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 392)  (155 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 392)  (156 392)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 392)  (157 392)  routing T_3_24.lc_trk_g2_5 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 392)  (158 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 392)  (159 392)  routing T_3_24.lc_trk_g2_5 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 392)  (161 392)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.input_2_4
 (36 8)  (162 392)  (162 392)  LC_4 Logic Functioning bit
 (37 8)  (163 392)  (163 392)  LC_4 Logic Functioning bit
 (39 8)  (165 392)  (165 392)  LC_4 Logic Functioning bit
 (41 8)  (167 392)  (167 392)  LC_4 Logic Functioning bit
 (43 8)  (169 392)  (169 392)  LC_4 Logic Functioning bit
 (15 9)  (141 393)  (141 393)  routing T_3_24.sp4_h_l_21 <X> T_3_24.lc_trk_g2_0
 (16 9)  (142 393)  (142 393)  routing T_3_24.sp4_h_l_21 <X> T_3_24.lc_trk_g2_0
 (17 9)  (143 393)  (143 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (148 393)  (148 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (149 393)  (149 393)  routing T_3_24.sp4_h_r_34 <X> T_3_24.lc_trk_g2_2
 (24 9)  (150 393)  (150 393)  routing T_3_24.sp4_h_r_34 <X> T_3_24.lc_trk_g2_2
 (26 9)  (152 393)  (152 393)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 393)  (153 393)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 393)  (155 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 393)  (156 393)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 393)  (158 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (159 393)  (159 393)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.input_2_4
 (34 9)  (160 393)  (160 393)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.input_2_4
 (35 9)  (161 393)  (161 393)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.input_2_4
 (36 9)  (162 393)  (162 393)  LC_4 Logic Functioning bit
 (37 9)  (163 393)  (163 393)  LC_4 Logic Functioning bit
 (39 9)  (165 393)  (165 393)  LC_4 Logic Functioning bit
 (52 9)  (178 393)  (178 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (7 10)  (133 394)  (133 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (141 394)  (141 394)  routing T_3_24.sp4_v_t_32 <X> T_3_24.lc_trk_g2_5
 (16 10)  (142 394)  (142 394)  routing T_3_24.sp4_v_t_32 <X> T_3_24.lc_trk_g2_5
 (17 10)  (143 394)  (143 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (152 394)  (152 394)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 394)  (154 394)  routing T_3_24.lc_trk_g2_2 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 394)  (155 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 394)  (158 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 394)  (159 394)  routing T_3_24.lc_trk_g2_0 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 394)  (162 394)  LC_5 Logic Functioning bit
 (37 10)  (163 394)  (163 394)  LC_5 Logic Functioning bit
 (38 10)  (164 394)  (164 394)  LC_5 Logic Functioning bit
 (41 10)  (167 394)  (167 394)  LC_5 Logic Functioning bit
 (42 10)  (168 394)  (168 394)  LC_5 Logic Functioning bit
 (43 10)  (169 394)  (169 394)  LC_5 Logic Functioning bit
 (51 10)  (177 394)  (177 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (132 395)  (132 395)  routing T_3_24.sp4_h_r_6 <X> T_3_24.sp4_h_l_43
 (17 11)  (143 395)  (143 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (152 395)  (152 395)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 395)  (153 395)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 395)  (154 395)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 395)  (155 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 395)  (156 395)  routing T_3_24.lc_trk_g2_2 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (158 395)  (158 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (159 395)  (159 395)  routing T_3_24.lc_trk_g2_3 <X> T_3_24.input_2_5
 (35 11)  (161 395)  (161 395)  routing T_3_24.lc_trk_g2_3 <X> T_3_24.input_2_5
 (36 11)  (162 395)  (162 395)  LC_5 Logic Functioning bit
 (38 11)  (164 395)  (164 395)  LC_5 Logic Functioning bit
 (10 12)  (136 396)  (136 396)  routing T_3_24.sp4_v_t_40 <X> T_3_24.sp4_h_r_10
 (14 12)  (140 396)  (140 396)  routing T_3_24.wire_logic_cluster/lc_0/out <X> T_3_24.lc_trk_g3_0
 (17 12)  (143 396)  (143 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 396)  (144 396)  routing T_3_24.wire_logic_cluster/lc_1/out <X> T_3_24.lc_trk_g3_1
 (29 12)  (155 396)  (155 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 396)  (156 396)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 396)  (158 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 396)  (160 396)  routing T_3_24.lc_trk_g1_0 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 396)  (162 396)  LC_6 Logic Functioning bit
 (37 12)  (163 396)  (163 396)  LC_6 Logic Functioning bit
 (38 12)  (164 396)  (164 396)  LC_6 Logic Functioning bit
 (39 12)  (165 396)  (165 396)  LC_6 Logic Functioning bit
 (17 13)  (143 397)  (143 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (148 397)  (148 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (152 397)  (152 397)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 397)  (155 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 397)  (156 397)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (40 13)  (166 397)  (166 397)  LC_6 Logic Functioning bit
 (41 13)  (167 397)  (167 397)  LC_6 Logic Functioning bit
 (42 13)  (168 397)  (168 397)  LC_6 Logic Functioning bit
 (43 13)  (169 397)  (169 397)  LC_6 Logic Functioning bit
 (14 14)  (140 398)  (140 398)  routing T_3_24.sp4_v_t_17 <X> T_3_24.lc_trk_g3_4
 (15 14)  (141 398)  (141 398)  routing T_3_24.sp4_h_l_16 <X> T_3_24.lc_trk_g3_5
 (16 14)  (142 398)  (142 398)  routing T_3_24.sp4_h_l_16 <X> T_3_24.lc_trk_g3_5
 (17 14)  (143 398)  (143 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (148 398)  (148 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 398)  (149 398)  routing T_3_24.sp4_h_r_31 <X> T_3_24.lc_trk_g3_7
 (24 14)  (150 398)  (150 398)  routing T_3_24.sp4_h_r_31 <X> T_3_24.lc_trk_g3_7
 (25 14)  (151 398)  (151 398)  routing T_3_24.sp4_v_b_30 <X> T_3_24.lc_trk_g3_6
 (26 14)  (152 398)  (152 398)  routing T_3_24.lc_trk_g0_5 <X> T_3_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 398)  (153 398)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 398)  (155 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 398)  (156 398)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 398)  (157 398)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 398)  (158 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 398)  (159 398)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 398)  (162 398)  LC_7 Logic Functioning bit
 (38 14)  (164 398)  (164 398)  LC_7 Logic Functioning bit
 (41 14)  (167 398)  (167 398)  LC_7 Logic Functioning bit
 (43 14)  (169 398)  (169 398)  LC_7 Logic Functioning bit
 (45 14)  (171 398)  (171 398)  LC_7 Logic Functioning bit
 (16 15)  (142 399)  (142 399)  routing T_3_24.sp4_v_t_17 <X> T_3_24.lc_trk_g3_4
 (17 15)  (143 399)  (143 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (144 399)  (144 399)  routing T_3_24.sp4_h_l_16 <X> T_3_24.lc_trk_g3_5
 (21 15)  (147 399)  (147 399)  routing T_3_24.sp4_h_r_31 <X> T_3_24.lc_trk_g3_7
 (22 15)  (148 399)  (148 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (149 399)  (149 399)  routing T_3_24.sp4_v_b_30 <X> T_3_24.lc_trk_g3_6
 (29 15)  (155 399)  (155 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 399)  (156 399)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.wire_logic_cluster/lc_7/in_1
 (37 15)  (163 399)  (163 399)  LC_7 Logic Functioning bit
 (39 15)  (165 399)  (165 399)  LC_7 Logic Functioning bit
 (41 15)  (167 399)  (167 399)  LC_7 Logic Functioning bit
 (43 15)  (169 399)  (169 399)  LC_7 Logic Functioning bit
 (52 15)  (178 399)  (178 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_4_24

 (6 0)  (186 384)  (186 384)  routing T_4_24.sp4_h_r_7 <X> T_4_24.sp4_v_b_0
 (12 0)  (192 384)  (192 384)  routing T_4_24.sp4_v_t_39 <X> T_4_24.sp4_h_r_2
 (14 0)  (194 384)  (194 384)  routing T_4_24.wire_logic_cluster/lc_0/out <X> T_4_24.lc_trk_g0_0
 (15 0)  (195 384)  (195 384)  routing T_4_24.sp4_h_l_4 <X> T_4_24.lc_trk_g0_1
 (16 0)  (196 384)  (196 384)  routing T_4_24.sp4_h_l_4 <X> T_4_24.lc_trk_g0_1
 (17 0)  (197 384)  (197 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (198 384)  (198 384)  routing T_4_24.sp4_h_l_4 <X> T_4_24.lc_trk_g0_1
 (26 0)  (206 384)  (206 384)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (32 0)  (212 384)  (212 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 384)  (213 384)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 384)  (216 384)  LC_0 Logic Functioning bit
 (37 0)  (217 384)  (217 384)  LC_0 Logic Functioning bit
 (38 0)  (218 384)  (218 384)  LC_0 Logic Functioning bit
 (42 0)  (222 384)  (222 384)  LC_0 Logic Functioning bit
 (45 0)  (225 384)  (225 384)  LC_0 Logic Functioning bit
 (8 1)  (188 385)  (188 385)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_v_b_1
 (17 1)  (197 385)  (197 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (198 385)  (198 385)  routing T_4_24.sp4_h_l_4 <X> T_4_24.lc_trk_g0_1
 (29 1)  (209 385)  (209 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 385)  (211 385)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 385)  (212 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (216 385)  (216 385)  LC_0 Logic Functioning bit
 (37 1)  (217 385)  (217 385)  LC_0 Logic Functioning bit
 (39 1)  (219 385)  (219 385)  LC_0 Logic Functioning bit
 (43 1)  (223 385)  (223 385)  LC_0 Logic Functioning bit
 (48 1)  (228 385)  (228 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (233 385)  (233 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (180 386)  (180 386)  routing T_4_24.glb_netwk_3 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (2 2)  (182 386)  (182 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 386)  (194 386)  routing T_4_24.sp4_v_t_1 <X> T_4_24.lc_trk_g0_4
 (16 2)  (196 386)  (196 386)  routing T_4_24.sp4_v_b_5 <X> T_4_24.lc_trk_g0_5
 (17 2)  (197 386)  (197 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (198 386)  (198 386)  routing T_4_24.sp4_v_b_5 <X> T_4_24.lc_trk_g0_5
 (25 2)  (205 386)  (205 386)  routing T_4_24.sp4_v_t_3 <X> T_4_24.lc_trk_g0_6
 (26 2)  (206 386)  (206 386)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 386)  (207 386)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 386)  (208 386)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 386)  (209 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 386)  (211 386)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 386)  (212 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (216 386)  (216 386)  LC_1 Logic Functioning bit
 (38 2)  (218 386)  (218 386)  LC_1 Logic Functioning bit
 (41 2)  (221 386)  (221 386)  LC_1 Logic Functioning bit
 (43 2)  (223 386)  (223 386)  LC_1 Logic Functioning bit
 (45 2)  (225 386)  (225 386)  LC_1 Logic Functioning bit
 (0 3)  (180 387)  (180 387)  routing T_4_24.glb_netwk_3 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (14 3)  (194 387)  (194 387)  routing T_4_24.sp4_v_t_1 <X> T_4_24.lc_trk_g0_4
 (16 3)  (196 387)  (196 387)  routing T_4_24.sp4_v_t_1 <X> T_4_24.lc_trk_g0_4
 (17 3)  (197 387)  (197 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (202 387)  (202 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (203 387)  (203 387)  routing T_4_24.sp4_v_t_3 <X> T_4_24.lc_trk_g0_6
 (25 3)  (205 387)  (205 387)  routing T_4_24.sp4_v_t_3 <X> T_4_24.lc_trk_g0_6
 (27 3)  (207 387)  (207 387)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 387)  (209 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (217 387)  (217 387)  LC_1 Logic Functioning bit
 (39 3)  (219 387)  (219 387)  LC_1 Logic Functioning bit
 (41 3)  (221 387)  (221 387)  LC_1 Logic Functioning bit
 (43 3)  (223 387)  (223 387)  LC_1 Logic Functioning bit
 (47 3)  (227 387)  (227 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (231 387)  (231 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (194 388)  (194 388)  routing T_4_24.lft_op_0 <X> T_4_24.lc_trk_g1_0
 (26 4)  (206 388)  (206 388)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (212 388)  (212 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 388)  (213 388)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 388)  (214 388)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 388)  (215 388)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_2
 (36 4)  (216 388)  (216 388)  LC_2 Logic Functioning bit
 (37 4)  (217 388)  (217 388)  LC_2 Logic Functioning bit
 (39 4)  (219 388)  (219 388)  LC_2 Logic Functioning bit
 (43 4)  (223 388)  (223 388)  LC_2 Logic Functioning bit
 (45 4)  (225 388)  (225 388)  LC_2 Logic Functioning bit
 (15 5)  (195 389)  (195 389)  routing T_4_24.lft_op_0 <X> T_4_24.lc_trk_g1_0
 (17 5)  (197 389)  (197 389)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (202 389)  (202 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (203 389)  (203 389)  routing T_4_24.sp4_h_r_2 <X> T_4_24.lc_trk_g1_2
 (24 5)  (204 389)  (204 389)  routing T_4_24.sp4_h_r_2 <X> T_4_24.lc_trk_g1_2
 (25 5)  (205 389)  (205 389)  routing T_4_24.sp4_h_r_2 <X> T_4_24.lc_trk_g1_2
 (29 5)  (209 389)  (209 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 389)  (211 389)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 389)  (212 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (213 389)  (213 389)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_2
 (34 5)  (214 389)  (214 389)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_2
 (35 5)  (215 389)  (215 389)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_2
 (36 5)  (216 389)  (216 389)  LC_2 Logic Functioning bit
 (37 5)  (217 389)  (217 389)  LC_2 Logic Functioning bit
 (38 5)  (218 389)  (218 389)  LC_2 Logic Functioning bit
 (42 5)  (222 389)  (222 389)  LC_2 Logic Functioning bit
 (47 5)  (227 389)  (227 389)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (231 389)  (231 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (185 390)  (185 390)  routing T_4_24.sp4_v_b_3 <X> T_4_24.sp4_h_l_38
 (22 6)  (202 390)  (202 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (209 390)  (209 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 390)  (211 390)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 390)  (212 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 390)  (214 390)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 390)  (215 390)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.input_2_3
 (38 6)  (218 390)  (218 390)  LC_3 Logic Functioning bit
 (39 6)  (219 390)  (219 390)  LC_3 Logic Functioning bit
 (42 6)  (222 390)  (222 390)  LC_3 Logic Functioning bit
 (43 6)  (223 390)  (223 390)  LC_3 Logic Functioning bit
 (53 6)  (233 390)  (233 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (194 391)  (194 391)  routing T_4_24.sp4_h_r_4 <X> T_4_24.lc_trk_g1_4
 (15 7)  (195 391)  (195 391)  routing T_4_24.sp4_h_r_4 <X> T_4_24.lc_trk_g1_4
 (16 7)  (196 391)  (196 391)  routing T_4_24.sp4_h_r_4 <X> T_4_24.lc_trk_g1_4
 (17 7)  (197 391)  (197 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (202 391)  (202 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (205 391)  (205 391)  routing T_4_24.sp4_r_v_b_30 <X> T_4_24.lc_trk_g1_6
 (28 7)  (208 391)  (208 391)  routing T_4_24.lc_trk_g2_1 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 391)  (209 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 391)  (211 391)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 391)  (212 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (213 391)  (213 391)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.input_2_3
 (35 7)  (215 391)  (215 391)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.input_2_3
 (36 7)  (216 391)  (216 391)  LC_3 Logic Functioning bit
 (37 7)  (217 391)  (217 391)  LC_3 Logic Functioning bit
 (40 7)  (220 391)  (220 391)  LC_3 Logic Functioning bit
 (41 7)  (221 391)  (221 391)  LC_3 Logic Functioning bit
 (17 8)  (197 392)  (197 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (202 392)  (202 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (203 392)  (203 392)  routing T_4_24.sp4_h_r_27 <X> T_4_24.lc_trk_g2_3
 (24 8)  (204 392)  (204 392)  routing T_4_24.sp4_h_r_27 <X> T_4_24.lc_trk_g2_3
 (29 8)  (209 392)  (209 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 392)  (210 392)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 392)  (212 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 392)  (214 392)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (217 392)  (217 392)  LC_4 Logic Functioning bit
 (39 8)  (219 392)  (219 392)  LC_4 Logic Functioning bit
 (41 8)  (221 392)  (221 392)  LC_4 Logic Functioning bit
 (43 8)  (223 392)  (223 392)  LC_4 Logic Functioning bit
 (52 8)  (232 392)  (232 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (201 393)  (201 393)  routing T_4_24.sp4_h_r_27 <X> T_4_24.lc_trk_g2_3
 (31 9)  (211 393)  (211 393)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (37 9)  (217 393)  (217 393)  LC_4 Logic Functioning bit
 (39 9)  (219 393)  (219 393)  LC_4 Logic Functioning bit
 (41 9)  (221 393)  (221 393)  LC_4 Logic Functioning bit
 (43 9)  (223 393)  (223 393)  LC_4 Logic Functioning bit
 (5 10)  (185 394)  (185 394)  routing T_4_24.sp4_v_b_6 <X> T_4_24.sp4_h_l_43
 (7 10)  (187 394)  (187 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (197 394)  (197 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (201 394)  (201 394)  routing T_4_24.sp4_v_t_26 <X> T_4_24.lc_trk_g2_7
 (22 10)  (202 394)  (202 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (203 394)  (203 394)  routing T_4_24.sp4_v_t_26 <X> T_4_24.lc_trk_g2_7
 (26 10)  (206 394)  (206 394)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 394)  (209 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 394)  (210 394)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 394)  (211 394)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 394)  (212 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 394)  (213 394)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 394)  (216 394)  LC_5 Logic Functioning bit
 (37 10)  (217 394)  (217 394)  LC_5 Logic Functioning bit
 (38 10)  (218 394)  (218 394)  LC_5 Logic Functioning bit
 (18 11)  (198 395)  (198 395)  routing T_4_24.sp4_r_v_b_37 <X> T_4_24.lc_trk_g2_5
 (21 11)  (201 395)  (201 395)  routing T_4_24.sp4_v_t_26 <X> T_4_24.lc_trk_g2_7
 (22 11)  (202 395)  (202 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (206 395)  (206 395)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 395)  (207 395)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 395)  (209 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 395)  (210 395)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 395)  (211 395)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 395)  (212 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (214 395)  (214 395)  routing T_4_24.lc_trk_g1_0 <X> T_4_24.input_2_5
 (36 11)  (216 395)  (216 395)  LC_5 Logic Functioning bit
 (37 11)  (217 395)  (217 395)  LC_5 Logic Functioning bit
 (39 11)  (219 395)  (219 395)  LC_5 Logic Functioning bit
 (41 11)  (221 395)  (221 395)  LC_5 Logic Functioning bit
 (43 11)  (223 395)  (223 395)  LC_5 Logic Functioning bit
 (48 11)  (228 395)  (228 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (197 396)  (197 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 396)  (198 396)  routing T_4_24.wire_logic_cluster/lc_1/out <X> T_4_24.lc_trk_g3_1
 (21 12)  (201 396)  (201 396)  routing T_4_24.sp4_h_r_35 <X> T_4_24.lc_trk_g3_3
 (22 12)  (202 396)  (202 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (203 396)  (203 396)  routing T_4_24.sp4_h_r_35 <X> T_4_24.lc_trk_g3_3
 (24 12)  (204 396)  (204 396)  routing T_4_24.sp4_h_r_35 <X> T_4_24.lc_trk_g3_3
 (25 12)  (205 396)  (205 396)  routing T_4_24.wire_logic_cluster/lc_2/out <X> T_4_24.lc_trk_g3_2
 (26 12)  (206 396)  (206 396)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 396)  (208 396)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 396)  (209 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 396)  (210 396)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 396)  (211 396)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 396)  (212 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 396)  (213 396)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 396)  (214 396)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 396)  (216 396)  LC_6 Logic Functioning bit
 (37 12)  (217 396)  (217 396)  LC_6 Logic Functioning bit
 (38 12)  (218 396)  (218 396)  LC_6 Logic Functioning bit
 (39 12)  (219 396)  (219 396)  LC_6 Logic Functioning bit
 (41 12)  (221 396)  (221 396)  LC_6 Logic Functioning bit
 (43 12)  (223 396)  (223 396)  LC_6 Logic Functioning bit
 (45 12)  (225 396)  (225 396)  LC_6 Logic Functioning bit
 (51 12)  (231 396)  (231 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (194 397)  (194 397)  routing T_4_24.tnl_op_0 <X> T_4_24.lc_trk_g3_0
 (15 13)  (195 397)  (195 397)  routing T_4_24.tnl_op_0 <X> T_4_24.lc_trk_g3_0
 (17 13)  (197 397)  (197 397)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (202 397)  (202 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (209 397)  (209 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 397)  (211 397)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 397)  (216 397)  LC_6 Logic Functioning bit
 (38 13)  (218 397)  (218 397)  LC_6 Logic Functioning bit
 (52 13)  (232 397)  (232 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (3 14)  (183 398)  (183 398)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22
 (9 14)  (189 398)  (189 398)  routing T_4_24.sp4_h_r_7 <X> T_4_24.sp4_h_l_47
 (10 14)  (190 398)  (190 398)  routing T_4_24.sp4_h_r_7 <X> T_4_24.sp4_h_l_47
 (17 14)  (197 398)  (197 398)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (198 398)  (198 398)  routing T_4_24.bnl_op_5 <X> T_4_24.lc_trk_g3_5
 (22 14)  (202 398)  (202 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (205 398)  (205 398)  routing T_4_24.wire_logic_cluster/lc_6/out <X> T_4_24.lc_trk_g3_6
 (27 14)  (207 398)  (207 398)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 398)  (208 398)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 398)  (209 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 398)  (211 398)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 398)  (212 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 398)  (213 398)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 398)  (214 398)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (38 14)  (218 398)  (218 398)  LC_7 Logic Functioning bit
 (39 14)  (219 398)  (219 398)  LC_7 Logic Functioning bit
 (42 14)  (222 398)  (222 398)  LC_7 Logic Functioning bit
 (43 14)  (223 398)  (223 398)  LC_7 Logic Functioning bit
 (3 15)  (183 399)  (183 399)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22
 (18 15)  (198 399)  (198 399)  routing T_4_24.bnl_op_5 <X> T_4_24.lc_trk_g3_5
 (21 15)  (201 399)  (201 399)  routing T_4_24.sp4_r_v_b_47 <X> T_4_24.lc_trk_g3_7
 (22 15)  (202 399)  (202 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (209 399)  (209 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 399)  (210 399)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 399)  (212 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (213 399)  (213 399)  routing T_4_24.lc_trk_g3_0 <X> T_4_24.input_2_7
 (34 15)  (214 399)  (214 399)  routing T_4_24.lc_trk_g3_0 <X> T_4_24.input_2_7
 (36 15)  (216 399)  (216 399)  LC_7 Logic Functioning bit
 (37 15)  (217 399)  (217 399)  LC_7 Logic Functioning bit
 (40 15)  (220 399)  (220 399)  LC_7 Logic Functioning bit
 (41 15)  (221 399)  (221 399)  LC_7 Logic Functioning bit
 (51 15)  (231 399)  (231 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_24

 (6 0)  (240 384)  (240 384)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_v_b_0
 (27 0)  (261 384)  (261 384)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 384)  (262 384)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 384)  (263 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 384)  (266 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 384)  (270 384)  LC_0 Logic Functioning bit
 (39 0)  (273 384)  (273 384)  LC_0 Logic Functioning bit
 (41 0)  (275 384)  (275 384)  LC_0 Logic Functioning bit
 (42 0)  (276 384)  (276 384)  LC_0 Logic Functioning bit
 (44 0)  (278 384)  (278 384)  LC_0 Logic Functioning bit
 (45 0)  (279 384)  (279 384)  LC_0 Logic Functioning bit
 (5 1)  (239 385)  (239 385)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_v_b_0
 (36 1)  (270 385)  (270 385)  LC_0 Logic Functioning bit
 (39 1)  (273 385)  (273 385)  LC_0 Logic Functioning bit
 (41 1)  (275 385)  (275 385)  LC_0 Logic Functioning bit
 (42 1)  (276 385)  (276 385)  LC_0 Logic Functioning bit
 (48 1)  (282 385)  (282 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (283 385)  (283 385)  Carry_In_Mux bit 

 (51 1)  (285 385)  (285 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 386)  (234 386)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (2 2)  (236 386)  (236 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (261 386)  (261 386)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 386)  (262 386)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 386)  (263 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 386)  (266 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 386)  (270 386)  LC_1 Logic Functioning bit
 (39 2)  (273 386)  (273 386)  LC_1 Logic Functioning bit
 (41 2)  (275 386)  (275 386)  LC_1 Logic Functioning bit
 (42 2)  (276 386)  (276 386)  LC_1 Logic Functioning bit
 (44 2)  (278 386)  (278 386)  LC_1 Logic Functioning bit
 (45 2)  (279 386)  (279 386)  LC_1 Logic Functioning bit
 (47 2)  (281 386)  (281 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (287 386)  (287 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 387)  (234 387)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (1 3)  (235 387)  (235 387)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (36 3)  (270 387)  (270 387)  LC_1 Logic Functioning bit
 (39 3)  (273 387)  (273 387)  LC_1 Logic Functioning bit
 (41 3)  (275 387)  (275 387)  LC_1 Logic Functioning bit
 (42 3)  (276 387)  (276 387)  LC_1 Logic Functioning bit
 (53 3)  (287 387)  (287 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (6 4)  (240 388)  (240 388)  routing T_5_24.sp4_v_t_37 <X> T_5_24.sp4_v_b_3
 (21 4)  (255 388)  (255 388)  routing T_5_24.wire_logic_cluster/lc_3/out <X> T_5_24.lc_trk_g1_3
 (22 4)  (256 388)  (256 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 388)  (259 388)  routing T_5_24.wire_logic_cluster/lc_2/out <X> T_5_24.lc_trk_g1_2
 (27 4)  (261 388)  (261 388)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 388)  (263 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 388)  (266 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 388)  (270 388)  LC_2 Logic Functioning bit
 (39 4)  (273 388)  (273 388)  LC_2 Logic Functioning bit
 (41 4)  (275 388)  (275 388)  LC_2 Logic Functioning bit
 (42 4)  (276 388)  (276 388)  LC_2 Logic Functioning bit
 (44 4)  (278 388)  (278 388)  LC_2 Logic Functioning bit
 (45 4)  (279 388)  (279 388)  LC_2 Logic Functioning bit
 (48 4)  (282 388)  (282 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (285 388)  (285 388)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (286 388)  (286 388)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (239 389)  (239 389)  routing T_5_24.sp4_v_t_37 <X> T_5_24.sp4_v_b_3
 (22 5)  (256 389)  (256 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (264 389)  (264 389)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 389)  (270 389)  LC_2 Logic Functioning bit
 (39 5)  (273 389)  (273 389)  LC_2 Logic Functioning bit
 (41 5)  (275 389)  (275 389)  LC_2 Logic Functioning bit
 (42 5)  (276 389)  (276 389)  LC_2 Logic Functioning bit
 (48 5)  (282 389)  (282 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (242 390)  (242 390)  routing T_5_24.sp4_v_t_47 <X> T_5_24.sp4_h_l_41
 (9 6)  (243 390)  (243 390)  routing T_5_24.sp4_v_t_47 <X> T_5_24.sp4_h_l_41
 (10 6)  (244 390)  (244 390)  routing T_5_24.sp4_v_t_47 <X> T_5_24.sp4_h_l_41
 (17 6)  (251 390)  (251 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 390)  (252 390)  routing T_5_24.wire_logic_cluster/lc_5/out <X> T_5_24.lc_trk_g1_5
 (25 6)  (259 390)  (259 390)  routing T_5_24.wire_logic_cluster/lc_6/out <X> T_5_24.lc_trk_g1_6
 (27 6)  (261 390)  (261 390)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 390)  (263 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 390)  (266 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 390)  (270 390)  LC_3 Logic Functioning bit
 (39 6)  (273 390)  (273 390)  LC_3 Logic Functioning bit
 (41 6)  (275 390)  (275 390)  LC_3 Logic Functioning bit
 (42 6)  (276 390)  (276 390)  LC_3 Logic Functioning bit
 (44 6)  (278 390)  (278 390)  LC_3 Logic Functioning bit
 (45 6)  (279 390)  (279 390)  LC_3 Logic Functioning bit
 (47 6)  (281 390)  (281 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (287 390)  (287 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (256 391)  (256 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (264 391)  (264 391)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 391)  (270 391)  LC_3 Logic Functioning bit
 (39 7)  (273 391)  (273 391)  LC_3 Logic Functioning bit
 (41 7)  (275 391)  (275 391)  LC_3 Logic Functioning bit
 (42 7)  (276 391)  (276 391)  LC_3 Logic Functioning bit
 (11 8)  (245 392)  (245 392)  routing T_5_24.sp4_v_t_40 <X> T_5_24.sp4_v_b_8
 (27 8)  (261 392)  (261 392)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 392)  (262 392)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 392)  (263 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 392)  (264 392)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 392)  (266 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 392)  (270 392)  LC_4 Logic Functioning bit
 (39 8)  (273 392)  (273 392)  LC_4 Logic Functioning bit
 (41 8)  (275 392)  (275 392)  LC_4 Logic Functioning bit
 (42 8)  (276 392)  (276 392)  LC_4 Logic Functioning bit
 (44 8)  (278 392)  (278 392)  LC_4 Logic Functioning bit
 (45 8)  (279 392)  (279 392)  LC_4 Logic Functioning bit
 (47 8)  (281 392)  (281 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (286 392)  (286 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (287 392)  (287 392)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (246 393)  (246 393)  routing T_5_24.sp4_v_t_40 <X> T_5_24.sp4_v_b_8
 (36 9)  (270 393)  (270 393)  LC_4 Logic Functioning bit
 (39 9)  (273 393)  (273 393)  LC_4 Logic Functioning bit
 (41 9)  (275 393)  (275 393)  LC_4 Logic Functioning bit
 (42 9)  (276 393)  (276 393)  LC_4 Logic Functioning bit
 (5 10)  (239 394)  (239 394)  routing T_5_24.sp4_v_t_43 <X> T_5_24.sp4_h_l_43
 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3

 (10 10)  (244 394)  (244 394)  routing T_5_24.sp4_v_b_2 <X> T_5_24.sp4_h_l_42
 (27 10)  (261 394)  (261 394)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 394)  (263 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 394)  (264 394)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 394)  (266 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 394)  (270 394)  LC_5 Logic Functioning bit
 (39 10)  (273 394)  (273 394)  LC_5 Logic Functioning bit
 (41 10)  (275 394)  (275 394)  LC_5 Logic Functioning bit
 (42 10)  (276 394)  (276 394)  LC_5 Logic Functioning bit
 (44 10)  (278 394)  (278 394)  LC_5 Logic Functioning bit
 (45 10)  (279 394)  (279 394)  LC_5 Logic Functioning bit
 (46 10)  (280 394)  (280 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (285 394)  (285 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (286 394)  (286 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (240 395)  (240 395)  routing T_5_24.sp4_v_t_43 <X> T_5_24.sp4_h_l_43
 (36 11)  (270 395)  (270 395)  LC_5 Logic Functioning bit
 (39 11)  (273 395)  (273 395)  LC_5 Logic Functioning bit
 (41 11)  (275 395)  (275 395)  LC_5 Logic Functioning bit
 (42 11)  (276 395)  (276 395)  LC_5 Logic Functioning bit
 (51 11)  (285 395)  (285 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (248 396)  (248 396)  routing T_5_24.wire_logic_cluster/lc_0/out <X> T_5_24.lc_trk_g3_0
 (17 12)  (251 396)  (251 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 396)  (252 396)  routing T_5_24.wire_logic_cluster/lc_1/out <X> T_5_24.lc_trk_g3_1
 (27 12)  (261 396)  (261 396)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 396)  (263 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 396)  (264 396)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 396)  (266 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 396)  (270 396)  LC_6 Logic Functioning bit
 (39 12)  (273 396)  (273 396)  LC_6 Logic Functioning bit
 (41 12)  (275 396)  (275 396)  LC_6 Logic Functioning bit
 (42 12)  (276 396)  (276 396)  LC_6 Logic Functioning bit
 (44 12)  (278 396)  (278 396)  LC_6 Logic Functioning bit
 (45 12)  (279 396)  (279 396)  LC_6 Logic Functioning bit
 (52 12)  (286 396)  (286 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (242 397)  (242 397)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_v_b_10
 (10 13)  (244 397)  (244 397)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_v_b_10
 (17 13)  (251 397)  (251 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (253 397)  (253 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (30 13)  (264 397)  (264 397)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 397)  (270 397)  LC_6 Logic Functioning bit
 (39 13)  (273 397)  (273 397)  LC_6 Logic Functioning bit
 (41 13)  (275 397)  (275 397)  LC_6 Logic Functioning bit
 (42 13)  (276 397)  (276 397)  LC_6 Logic Functioning bit
 (47 13)  (281 397)  (281 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (285 397)  (285 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (10 14)  (244 398)  (244 398)  routing T_5_24.sp4_v_b_5 <X> T_5_24.sp4_h_l_47
 (14 14)  (248 398)  (248 398)  routing T_5_24.wire_logic_cluster/lc_4/out <X> T_5_24.lc_trk_g3_4
 (21 14)  (255 398)  (255 398)  routing T_5_24.wire_logic_cluster/lc_7/out <X> T_5_24.lc_trk_g3_7
 (22 14)  (256 398)  (256 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (261 398)  (261 398)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 398)  (262 398)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 398)  (263 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 398)  (264 398)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 398)  (266 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 398)  (270 398)  LC_7 Logic Functioning bit
 (39 14)  (273 398)  (273 398)  LC_7 Logic Functioning bit
 (41 14)  (275 398)  (275 398)  LC_7 Logic Functioning bit
 (42 14)  (276 398)  (276 398)  LC_7 Logic Functioning bit
 (44 14)  (278 398)  (278 398)  LC_7 Logic Functioning bit
 (45 14)  (279 398)  (279 398)  LC_7 Logic Functioning bit
 (46 14)  (280 398)  (280 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (285 398)  (285 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (251 399)  (251 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (264 399)  (264 399)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 399)  (270 399)  LC_7 Logic Functioning bit
 (39 15)  (273 399)  (273 399)  LC_7 Logic Functioning bit
 (41 15)  (275 399)  (275 399)  LC_7 Logic Functioning bit
 (42 15)  (276 399)  (276 399)  LC_7 Logic Functioning bit


LogicTile_6_24

 (5 0)  (293 384)  (293 384)  routing T_6_24.sp4_h_l_44 <X> T_6_24.sp4_h_r_0
 (6 0)  (294 384)  (294 384)  routing T_6_24.sp4_v_t_44 <X> T_6_24.sp4_v_b_0
 (27 0)  (315 384)  (315 384)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 384)  (316 384)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 384)  (317 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 384)  (320 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 384)  (324 384)  LC_0 Logic Functioning bit
 (39 0)  (327 384)  (327 384)  LC_0 Logic Functioning bit
 (41 0)  (329 384)  (329 384)  LC_0 Logic Functioning bit
 (42 0)  (330 384)  (330 384)  LC_0 Logic Functioning bit
 (44 0)  (332 384)  (332 384)  LC_0 Logic Functioning bit
 (45 0)  (333 384)  (333 384)  LC_0 Logic Functioning bit
 (4 1)  (292 385)  (292 385)  routing T_6_24.sp4_h_l_44 <X> T_6_24.sp4_h_r_0
 (5 1)  (293 385)  (293 385)  routing T_6_24.sp4_v_t_44 <X> T_6_24.sp4_v_b_0
 (36 1)  (324 385)  (324 385)  LC_0 Logic Functioning bit
 (39 1)  (327 385)  (327 385)  LC_0 Logic Functioning bit
 (41 1)  (329 385)  (329 385)  LC_0 Logic Functioning bit
 (42 1)  (330 385)  (330 385)  LC_0 Logic Functioning bit
 (50 1)  (338 385)  (338 385)  Carry_In_Mux bit 

 (0 2)  (288 386)  (288 386)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (2 2)  (290 386)  (290 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (293 386)  (293 386)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_h_l_37
 (27 2)  (315 386)  (315 386)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 386)  (316 386)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 386)  (317 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 386)  (320 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 386)  (324 386)  LC_1 Logic Functioning bit
 (39 2)  (327 386)  (327 386)  LC_1 Logic Functioning bit
 (41 2)  (329 386)  (329 386)  LC_1 Logic Functioning bit
 (42 2)  (330 386)  (330 386)  LC_1 Logic Functioning bit
 (44 2)  (332 386)  (332 386)  LC_1 Logic Functioning bit
 (45 2)  (333 386)  (333 386)  LC_1 Logic Functioning bit
 (0 3)  (288 387)  (288 387)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (4 3)  (292 387)  (292 387)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_h_l_37
 (6 3)  (294 387)  (294 387)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_h_l_37
 (36 3)  (324 387)  (324 387)  LC_1 Logic Functioning bit
 (39 3)  (327 387)  (327 387)  LC_1 Logic Functioning bit
 (41 3)  (329 387)  (329 387)  LC_1 Logic Functioning bit
 (42 3)  (330 387)  (330 387)  LC_1 Logic Functioning bit
 (48 3)  (336 387)  (336 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (288 388)  (288 388)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_7/cen
 (1 4)  (289 388)  (289 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (292 388)  (292 388)  routing T_6_24.sp4_h_l_44 <X> T_6_24.sp4_v_b_3
 (6 4)  (294 388)  (294 388)  routing T_6_24.sp4_h_l_44 <X> T_6_24.sp4_v_b_3
 (9 4)  (297 388)  (297 388)  routing T_6_24.sp4_v_t_41 <X> T_6_24.sp4_h_r_4
 (21 4)  (309 388)  (309 388)  routing T_6_24.wire_logic_cluster/lc_3/out <X> T_6_24.lc_trk_g1_3
 (22 4)  (310 388)  (310 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 388)  (313 388)  routing T_6_24.wire_logic_cluster/lc_2/out <X> T_6_24.lc_trk_g1_2
 (27 4)  (315 388)  (315 388)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 388)  (317 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 388)  (320 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 388)  (324 388)  LC_2 Logic Functioning bit
 (39 4)  (327 388)  (327 388)  LC_2 Logic Functioning bit
 (41 4)  (329 388)  (329 388)  LC_2 Logic Functioning bit
 (42 4)  (330 388)  (330 388)  LC_2 Logic Functioning bit
 (44 4)  (332 388)  (332 388)  LC_2 Logic Functioning bit
 (45 4)  (333 388)  (333 388)  LC_2 Logic Functioning bit
 (0 5)  (288 389)  (288 389)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_7/cen
 (1 5)  (289 389)  (289 389)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_7/cen
 (5 5)  (293 389)  (293 389)  routing T_6_24.sp4_h_l_44 <X> T_6_24.sp4_v_b_3
 (9 5)  (297 389)  (297 389)  routing T_6_24.sp4_v_t_41 <X> T_6_24.sp4_v_b_4
 (13 5)  (301 389)  (301 389)  routing T_6_24.sp4_v_t_37 <X> T_6_24.sp4_h_r_5
 (22 5)  (310 389)  (310 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (318 389)  (318 389)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 389)  (324 389)  LC_2 Logic Functioning bit
 (39 5)  (327 389)  (327 389)  LC_2 Logic Functioning bit
 (41 5)  (329 389)  (329 389)  LC_2 Logic Functioning bit
 (42 5)  (330 389)  (330 389)  LC_2 Logic Functioning bit
 (5 6)  (293 390)  (293 390)  routing T_6_24.sp4_v_t_44 <X> T_6_24.sp4_h_l_38
 (12 6)  (300 390)  (300 390)  routing T_6_24.sp4_v_b_5 <X> T_6_24.sp4_h_l_40
 (17 6)  (305 390)  (305 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 390)  (306 390)  routing T_6_24.wire_logic_cluster/lc_5/out <X> T_6_24.lc_trk_g1_5
 (25 6)  (313 390)  (313 390)  routing T_6_24.wire_logic_cluster/lc_6/out <X> T_6_24.lc_trk_g1_6
 (27 6)  (315 390)  (315 390)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 390)  (317 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 390)  (320 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 390)  (324 390)  LC_3 Logic Functioning bit
 (39 6)  (327 390)  (327 390)  LC_3 Logic Functioning bit
 (41 6)  (329 390)  (329 390)  LC_3 Logic Functioning bit
 (42 6)  (330 390)  (330 390)  LC_3 Logic Functioning bit
 (44 6)  (332 390)  (332 390)  LC_3 Logic Functioning bit
 (45 6)  (333 390)  (333 390)  LC_3 Logic Functioning bit
 (4 7)  (292 391)  (292 391)  routing T_6_24.sp4_v_t_44 <X> T_6_24.sp4_h_l_38
 (6 7)  (294 391)  (294 391)  routing T_6_24.sp4_v_t_44 <X> T_6_24.sp4_h_l_38
 (22 7)  (310 391)  (310 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (318 391)  (318 391)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 391)  (324 391)  LC_3 Logic Functioning bit
 (39 7)  (327 391)  (327 391)  LC_3 Logic Functioning bit
 (41 7)  (329 391)  (329 391)  LC_3 Logic Functioning bit
 (42 7)  (330 391)  (330 391)  LC_3 Logic Functioning bit
 (48 7)  (336 391)  (336 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (10 8)  (298 392)  (298 392)  routing T_6_24.sp4_v_t_39 <X> T_6_24.sp4_h_r_7
 (27 8)  (315 392)  (315 392)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 392)  (316 392)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 392)  (317 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 392)  (318 392)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 392)  (320 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 392)  (324 392)  LC_4 Logic Functioning bit
 (39 8)  (327 392)  (327 392)  LC_4 Logic Functioning bit
 (41 8)  (329 392)  (329 392)  LC_4 Logic Functioning bit
 (42 8)  (330 392)  (330 392)  LC_4 Logic Functioning bit
 (44 8)  (332 392)  (332 392)  LC_4 Logic Functioning bit
 (45 8)  (333 392)  (333 392)  LC_4 Logic Functioning bit
 (36 9)  (324 393)  (324 393)  LC_4 Logic Functioning bit
 (39 9)  (327 393)  (327 393)  LC_4 Logic Functioning bit
 (41 9)  (329 393)  (329 393)  LC_4 Logic Functioning bit
 (42 9)  (330 393)  (330 393)  LC_4 Logic Functioning bit
 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (315 394)  (315 394)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 394)  (317 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 394)  (318 394)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 394)  (320 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (324 394)  (324 394)  LC_5 Logic Functioning bit
 (39 10)  (327 394)  (327 394)  LC_5 Logic Functioning bit
 (41 10)  (329 394)  (329 394)  LC_5 Logic Functioning bit
 (42 10)  (330 394)  (330 394)  LC_5 Logic Functioning bit
 (44 10)  (332 394)  (332 394)  LC_5 Logic Functioning bit
 (45 10)  (333 394)  (333 394)  LC_5 Logic Functioning bit
 (3 11)  (291 395)  (291 395)  routing T_6_24.sp12_v_b_1 <X> T_6_24.sp12_h_l_22
 (36 11)  (324 395)  (324 395)  LC_5 Logic Functioning bit
 (39 11)  (327 395)  (327 395)  LC_5 Logic Functioning bit
 (41 11)  (329 395)  (329 395)  LC_5 Logic Functioning bit
 (42 11)  (330 395)  (330 395)  LC_5 Logic Functioning bit
 (48 11)  (336 395)  (336 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (292 396)  (292 396)  routing T_6_24.sp4_v_t_36 <X> T_6_24.sp4_v_b_9
 (6 12)  (294 396)  (294 396)  routing T_6_24.sp4_v_t_36 <X> T_6_24.sp4_v_b_9
 (10 12)  (298 396)  (298 396)  routing T_6_24.sp4_v_t_40 <X> T_6_24.sp4_h_r_10
 (14 12)  (302 396)  (302 396)  routing T_6_24.wire_logic_cluster/lc_0/out <X> T_6_24.lc_trk_g3_0
 (17 12)  (305 396)  (305 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 396)  (306 396)  routing T_6_24.wire_logic_cluster/lc_1/out <X> T_6_24.lc_trk_g3_1
 (22 12)  (310 396)  (310 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (315 396)  (315 396)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 396)  (317 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 396)  (318 396)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 396)  (320 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 396)  (324 396)  LC_6 Logic Functioning bit
 (39 12)  (327 396)  (327 396)  LC_6 Logic Functioning bit
 (41 12)  (329 396)  (329 396)  LC_6 Logic Functioning bit
 (42 12)  (330 396)  (330 396)  LC_6 Logic Functioning bit
 (44 12)  (332 396)  (332 396)  LC_6 Logic Functioning bit
 (45 12)  (333 396)  (333 396)  LC_6 Logic Functioning bit
 (17 13)  (305 397)  (305 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (309 397)  (309 397)  routing T_6_24.sp4_r_v_b_43 <X> T_6_24.lc_trk_g3_3
 (30 13)  (318 397)  (318 397)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 397)  (324 397)  LC_6 Logic Functioning bit
 (39 13)  (327 397)  (327 397)  LC_6 Logic Functioning bit
 (41 13)  (329 397)  (329 397)  LC_6 Logic Functioning bit
 (42 13)  (330 397)  (330 397)  LC_6 Logic Functioning bit
 (0 14)  (288 398)  (288 398)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 398)  (289 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 398)  (302 398)  routing T_6_24.wire_logic_cluster/lc_4/out <X> T_6_24.lc_trk_g3_4
 (15 14)  (303 398)  (303 398)  routing T_6_24.sp4_h_l_24 <X> T_6_24.lc_trk_g3_5
 (16 14)  (304 398)  (304 398)  routing T_6_24.sp4_h_l_24 <X> T_6_24.lc_trk_g3_5
 (17 14)  (305 398)  (305 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (306 398)  (306 398)  routing T_6_24.sp4_h_l_24 <X> T_6_24.lc_trk_g3_5
 (21 14)  (309 398)  (309 398)  routing T_6_24.wire_logic_cluster/lc_7/out <X> T_6_24.lc_trk_g3_7
 (22 14)  (310 398)  (310 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (315 398)  (315 398)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 398)  (316 398)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 398)  (317 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 398)  (318 398)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 398)  (320 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 398)  (324 398)  LC_7 Logic Functioning bit
 (39 14)  (327 398)  (327 398)  LC_7 Logic Functioning bit
 (41 14)  (329 398)  (329 398)  LC_7 Logic Functioning bit
 (42 14)  (330 398)  (330 398)  LC_7 Logic Functioning bit
 (44 14)  (332 398)  (332 398)  LC_7 Logic Functioning bit
 (45 14)  (333 398)  (333 398)  LC_7 Logic Functioning bit
 (0 15)  (288 399)  (288 399)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 399)  (289 399)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_7/s_r
 (17 15)  (305 399)  (305 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (318 399)  (318 399)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 399)  (324 399)  LC_7 Logic Functioning bit
 (39 15)  (327 399)  (327 399)  LC_7 Logic Functioning bit
 (41 15)  (329 399)  (329 399)  LC_7 Logic Functioning bit
 (42 15)  (330 399)  (330 399)  LC_7 Logic Functioning bit


LogicTile_7_24

 (14 0)  (356 384)  (356 384)  routing T_7_24.wire_logic_cluster/lc_0/out <X> T_7_24.lc_trk_g0_0
 (22 0)  (364 384)  (364 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (365 384)  (365 384)  routing T_7_24.sp4_h_r_3 <X> T_7_24.lc_trk_g0_3
 (24 0)  (366 384)  (366 384)  routing T_7_24.sp4_h_r_3 <X> T_7_24.lc_trk_g0_3
 (29 0)  (371 384)  (371 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 384)  (372 384)  routing T_7_24.lc_trk_g0_5 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 384)  (374 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (378 384)  (378 384)  LC_0 Logic Functioning bit
 (43 0)  (385 384)  (385 384)  LC_0 Logic Functioning bit
 (45 0)  (387 384)  (387 384)  LC_0 Logic Functioning bit
 (11 1)  (353 385)  (353 385)  routing T_7_24.sp4_h_l_43 <X> T_7_24.sp4_h_r_2
 (13 1)  (355 385)  (355 385)  routing T_7_24.sp4_h_l_43 <X> T_7_24.sp4_h_r_2
 (17 1)  (359 385)  (359 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (363 385)  (363 385)  routing T_7_24.sp4_h_r_3 <X> T_7_24.lc_trk_g0_3
 (27 1)  (369 385)  (369 385)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 385)  (370 385)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 385)  (371 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 385)  (373 385)  routing T_7_24.lc_trk_g0_3 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 385)  (374 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (378 385)  (378 385)  LC_0 Logic Functioning bit
 (37 1)  (379 385)  (379 385)  LC_0 Logic Functioning bit
 (43 1)  (385 385)  (385 385)  LC_0 Logic Functioning bit
 (44 1)  (386 385)  (386 385)  LC_0 Logic Functioning bit
 (48 1)  (390 385)  (390 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 386)  (342 386)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (344 386)  (344 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (347 386)  (347 386)  routing T_7_24.sp4_v_b_0 <X> T_7_24.sp4_h_l_37
 (15 2)  (357 386)  (357 386)  routing T_7_24.sp4_h_r_5 <X> T_7_24.lc_trk_g0_5
 (16 2)  (358 386)  (358 386)  routing T_7_24.sp4_h_r_5 <X> T_7_24.lc_trk_g0_5
 (17 2)  (359 386)  (359 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (342 387)  (342 387)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (8 3)  (350 387)  (350 387)  routing T_7_24.sp4_h_r_1 <X> T_7_24.sp4_v_t_36
 (9 3)  (351 387)  (351 387)  routing T_7_24.sp4_h_r_1 <X> T_7_24.sp4_v_t_36
 (18 3)  (360 387)  (360 387)  routing T_7_24.sp4_h_r_5 <X> T_7_24.lc_trk_g0_5
 (9 6)  (351 390)  (351 390)  routing T_7_24.sp4_v_b_4 <X> T_7_24.sp4_h_l_41
 (15 6)  (357 390)  (357 390)  routing T_7_24.sp4_h_r_21 <X> T_7_24.lc_trk_g1_5
 (16 6)  (358 390)  (358 390)  routing T_7_24.sp4_h_r_21 <X> T_7_24.lc_trk_g1_5
 (17 6)  (359 390)  (359 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (360 390)  (360 390)  routing T_7_24.sp4_h_r_21 <X> T_7_24.lc_trk_g1_5
 (8 7)  (350 391)  (350 391)  routing T_7_24.sp4_h_r_4 <X> T_7_24.sp4_v_t_41
 (9 7)  (351 391)  (351 391)  routing T_7_24.sp4_h_r_4 <X> T_7_24.sp4_v_t_41
 (18 7)  (360 391)  (360 391)  routing T_7_24.sp4_h_r_21 <X> T_7_24.lc_trk_g1_5
 (12 8)  (354 392)  (354 392)  routing T_7_24.sp4_v_t_45 <X> T_7_24.sp4_h_r_8
 (3 9)  (345 393)  (345 393)  routing T_7_24.sp12_h_l_22 <X> T_7_24.sp12_v_b_1
 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (9 10)  (351 394)  (351 394)  routing T_7_24.sp4_v_b_7 <X> T_7_24.sp4_h_l_42
 (5 12)  (347 396)  (347 396)  routing T_7_24.sp4_v_t_44 <X> T_7_24.sp4_h_r_9
 (8 12)  (350 396)  (350 396)  routing T_7_24.sp4_h_l_47 <X> T_7_24.sp4_h_r_10
 (16 12)  (358 396)  (358 396)  routing T_7_24.sp4_v_b_33 <X> T_7_24.lc_trk_g3_1
 (17 12)  (359 396)  (359 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (360 396)  (360 396)  routing T_7_24.sp4_v_b_33 <X> T_7_24.lc_trk_g3_1
 (18 13)  (360 397)  (360 397)  routing T_7_24.sp4_v_b_33 <X> T_7_24.lc_trk_g3_1
 (1 14)  (343 398)  (343 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (353 398)  (353 398)  routing T_7_24.sp4_h_r_5 <X> T_7_24.sp4_v_t_46
 (12 14)  (354 398)  (354 398)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_h_l_46
 (13 14)  (355 398)  (355 398)  routing T_7_24.sp4_h_r_5 <X> T_7_24.sp4_v_t_46
 (0 15)  (342 399)  (342 399)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 399)  (343 399)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_7/s_r
 (12 15)  (354 399)  (354 399)  routing T_7_24.sp4_h_r_5 <X> T_7_24.sp4_v_t_46


RAM_Tile_8_24

 (9 0)  (405 384)  (405 384)  routing T_8_24.sp4_v_t_36 <X> T_8_24.sp4_h_r_1
 (11 6)  (407 390)  (407 390)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_40
 (13 6)  (409 390)  (409 390)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_40
 (12 7)  (408 391)  (408 391)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_40
 (10 10)  (406 394)  (406 394)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_h_l_42
 (4 13)  (400 397)  (400 397)  routing T_8_24.sp4_v_t_41 <X> T_8_24.sp4_h_r_9


LogicTile_9_24

 (14 0)  (452 384)  (452 384)  routing T_9_24.wire_logic_cluster/lc_0/out <X> T_9_24.lc_trk_g0_0
 (25 0)  (463 384)  (463 384)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g0_2
 (26 0)  (464 384)  (464 384)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 384)  (466 384)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 384)  (468 384)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 384)  (471 384)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 384)  (474 384)  LC_0 Logic Functioning bit
 (43 0)  (481 384)  (481 384)  LC_0 Logic Functioning bit
 (45 0)  (483 384)  (483 384)  LC_0 Logic Functioning bit
 (46 0)  (484 384)  (484 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (455 385)  (455 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 385)  (460 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 385)  (461 385)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g0_2
 (24 1)  (462 385)  (462 385)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g0_2
 (25 1)  (463 385)  (463 385)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g0_2
 (26 1)  (464 385)  (464 385)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 385)  (466 385)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 385)  (467 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 385)  (469 385)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 385)  (470 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 385)  (474 385)  LC_0 Logic Functioning bit
 (37 1)  (475 385)  (475 385)  LC_0 Logic Functioning bit
 (43 1)  (481 385)  (481 385)  LC_0 Logic Functioning bit
 (44 1)  (482 385)  (482 385)  LC_0 Logic Functioning bit
 (0 2)  (438 386)  (438 386)  routing T_9_24.glb_netwk_3 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (463 386)  (463 386)  routing T_9_24.bnr_op_6 <X> T_9_24.lc_trk_g0_6
 (27 2)  (465 386)  (465 386)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 386)  (468 386)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 386)  (469 386)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 386)  (474 386)  LC_1 Logic Functioning bit
 (38 2)  (476 386)  (476 386)  LC_1 Logic Functioning bit
 (47 2)  (485 386)  (485 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 387)  (438 387)  routing T_9_24.glb_netwk_3 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (22 3)  (460 387)  (460 387)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (463 387)  (463 387)  routing T_9_24.bnr_op_6 <X> T_9_24.lc_trk_g0_6
 (30 3)  (468 387)  (468 387)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 387)  (469 387)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 387)  (474 387)  LC_1 Logic Functioning bit
 (38 3)  (476 387)  (476 387)  LC_1 Logic Functioning bit
 (26 4)  (464 388)  (464 388)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (470 388)  (470 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 388)  (471 388)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 388)  (472 388)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 388)  (474 388)  LC_2 Logic Functioning bit
 (38 4)  (476 388)  (476 388)  LC_2 Logic Functioning bit
 (26 5)  (464 389)  (464 389)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 389)  (467 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (475 389)  (475 389)  LC_2 Logic Functioning bit
 (39 5)  (477 389)  (477 389)  LC_2 Logic Functioning bit
 (51 5)  (489 389)  (489 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (453 390)  (453 390)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (16 6)  (454 390)  (454 390)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 390)  (456 390)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (21 6)  (459 390)  (459 390)  routing T_9_24.sp4_v_b_15 <X> T_9_24.lc_trk_g1_7
 (22 6)  (460 390)  (460 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 390)  (461 390)  routing T_9_24.sp4_v_b_15 <X> T_9_24.lc_trk_g1_7
 (27 6)  (465 390)  (465 390)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 390)  (466 390)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 390)  (467 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 390)  (469 390)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 390)  (470 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 390)  (474 390)  LC_3 Logic Functioning bit
 (38 6)  (476 390)  (476 390)  LC_3 Logic Functioning bit
 (46 6)  (484 390)  (484 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (456 391)  (456 391)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (21 7)  (459 391)  (459 391)  routing T_9_24.sp4_v_b_15 <X> T_9_24.lc_trk_g1_7
 (31 7)  (469 391)  (469 391)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 391)  (474 391)  LC_3 Logic Functioning bit
 (38 7)  (476 391)  (476 391)  LC_3 Logic Functioning bit
 (15 8)  (453 392)  (453 392)  routing T_9_24.sp4_h_r_33 <X> T_9_24.lc_trk_g2_1
 (16 8)  (454 392)  (454 392)  routing T_9_24.sp4_h_r_33 <X> T_9_24.lc_trk_g2_1
 (17 8)  (455 392)  (455 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (456 392)  (456 392)  routing T_9_24.sp4_h_r_33 <X> T_9_24.lc_trk_g2_1
 (22 8)  (460 392)  (460 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 392)  (461 392)  routing T_9_24.sp4_h_r_27 <X> T_9_24.lc_trk_g2_3
 (24 8)  (462 392)  (462 392)  routing T_9_24.sp4_h_r_27 <X> T_9_24.lc_trk_g2_3
 (26 8)  (464 392)  (464 392)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (32 8)  (470 392)  (470 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 392)  (471 392)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 392)  (472 392)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 392)  (474 392)  LC_4 Logic Functioning bit
 (38 8)  (476 392)  (476 392)  LC_4 Logic Functioning bit
 (51 8)  (489 392)  (489 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (459 393)  (459 393)  routing T_9_24.sp4_h_r_27 <X> T_9_24.lc_trk_g2_3
 (26 9)  (464 393)  (464 393)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 393)  (467 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 393)  (469 393)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 393)  (475 393)  LC_4 Logic Functioning bit
 (39 9)  (477 393)  (477 393)  LC_4 Logic Functioning bit
 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (453 394)  (453 394)  routing T_9_24.sp4_h_l_16 <X> T_9_24.lc_trk_g2_5
 (16 10)  (454 394)  (454 394)  routing T_9_24.sp4_h_l_16 <X> T_9_24.lc_trk_g2_5
 (17 10)  (455 394)  (455 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (464 394)  (464 394)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (31 10)  (469 394)  (469 394)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 394)  (470 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 394)  (474 394)  LC_5 Logic Functioning bit
 (38 10)  (476 394)  (476 394)  LC_5 Logic Functioning bit
 (51 10)  (489 394)  (489 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (456 395)  (456 395)  routing T_9_24.sp4_h_l_16 <X> T_9_24.lc_trk_g2_5
 (22 11)  (460 395)  (460 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (464 395)  (464 395)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 395)  (465 395)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 395)  (466 395)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 395)  (467 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 395)  (469 395)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 395)  (475 395)  LC_5 Logic Functioning bit
 (39 11)  (477 395)  (477 395)  LC_5 Logic Functioning bit
 (14 12)  (452 396)  (452 396)  routing T_9_24.sp4_h_r_40 <X> T_9_24.lc_trk_g3_0
 (17 12)  (455 396)  (455 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (463 396)  (463 396)  routing T_9_24.sp4_h_r_34 <X> T_9_24.lc_trk_g3_2
 (26 12)  (464 396)  (464 396)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (32 12)  (470 396)  (470 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 396)  (471 396)  routing T_9_24.lc_trk_g2_1 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 396)  (474 396)  LC_6 Logic Functioning bit
 (38 12)  (476 396)  (476 396)  LC_6 Logic Functioning bit
 (52 12)  (490 396)  (490 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (442 397)  (442 397)  routing T_9_24.sp4_v_t_41 <X> T_9_24.sp4_h_r_9
 (14 13)  (452 397)  (452 397)  routing T_9_24.sp4_h_r_40 <X> T_9_24.lc_trk_g3_0
 (15 13)  (453 397)  (453 397)  routing T_9_24.sp4_h_r_40 <X> T_9_24.lc_trk_g3_0
 (16 13)  (454 397)  (454 397)  routing T_9_24.sp4_h_r_40 <X> T_9_24.lc_trk_g3_0
 (17 13)  (455 397)  (455 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (456 397)  (456 397)  routing T_9_24.sp4_r_v_b_41 <X> T_9_24.lc_trk_g3_1
 (22 13)  (460 397)  (460 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 397)  (461 397)  routing T_9_24.sp4_h_r_34 <X> T_9_24.lc_trk_g3_2
 (24 13)  (462 397)  (462 397)  routing T_9_24.sp4_h_r_34 <X> T_9_24.lc_trk_g3_2
 (26 13)  (464 397)  (464 397)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 397)  (467 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 397)  (475 397)  LC_6 Logic Functioning bit
 (39 13)  (477 397)  (477 397)  LC_6 Logic Functioning bit
 (1 14)  (439 398)  (439 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (21 14)  (459 398)  (459 398)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g3_7
 (22 14)  (460 398)  (460 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 398)  (461 398)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g3_7
 (29 14)  (467 398)  (467 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 398)  (469 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 398)  (470 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 398)  (471 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 398)  (472 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 398)  (474 398)  LC_7 Logic Functioning bit
 (38 14)  (476 398)  (476 398)  LC_7 Logic Functioning bit
 (0 15)  (438 399)  (438 399)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 399)  (439 399)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (21 15)  (459 399)  (459 399)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g3_7
 (22 15)  (460 399)  (460 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (30 15)  (468 399)  (468 399)  routing T_9_24.lc_trk_g0_2 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 399)  (469 399)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 399)  (474 399)  LC_7 Logic Functioning bit
 (38 15)  (476 399)  (476 399)  LC_7 Logic Functioning bit
 (53 15)  (491 399)  (491 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_24

 (26 0)  (518 384)  (518 384)  routing T_10_24.lc_trk_g0_4 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 384)  (519 384)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 384)  (520 384)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 384)  (521 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 384)  (522 384)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 384)  (524 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 384)  (526 384)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 384)  (528 384)  LC_0 Logic Functioning bit
 (37 0)  (529 384)  (529 384)  LC_0 Logic Functioning bit
 (38 0)  (530 384)  (530 384)  LC_0 Logic Functioning bit
 (39 0)  (531 384)  (531 384)  LC_0 Logic Functioning bit
 (41 0)  (533 384)  (533 384)  LC_0 Logic Functioning bit
 (43 0)  (535 384)  (535 384)  LC_0 Logic Functioning bit
 (45 0)  (537 384)  (537 384)  LC_0 Logic Functioning bit
 (5 1)  (497 385)  (497 385)  routing T_10_24.sp4_h_r_0 <X> T_10_24.sp4_v_b_0
 (22 1)  (514 385)  (514 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (521 385)  (521 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (529 385)  (529 385)  LC_0 Logic Functioning bit
 (39 1)  (531 385)  (531 385)  LC_0 Logic Functioning bit
 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (514 386)  (514 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (516 386)  (516 386)  routing T_10_24.bot_op_7 <X> T_10_24.lc_trk_g0_7
 (27 2)  (519 386)  (519 386)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 386)  (522 386)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 386)  (524 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 386)  (526 386)  routing T_10_24.lc_trk_g1_1 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 386)  (527 386)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.input_2_1
 (36 2)  (528 386)  (528 386)  LC_1 Logic Functioning bit
 (0 3)  (492 387)  (492 387)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (8 3)  (500 387)  (500 387)  routing T_10_24.sp4_h_r_1 <X> T_10_24.sp4_v_t_36
 (9 3)  (501 387)  (501 387)  routing T_10_24.sp4_h_r_1 <X> T_10_24.sp4_v_t_36
 (16 3)  (508 387)  (508 387)  routing T_10_24.sp12_h_r_12 <X> T_10_24.lc_trk_g0_4
 (17 3)  (509 387)  (509 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (514 387)  (514 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 387)  (516 387)  routing T_10_24.bot_op_6 <X> T_10_24.lc_trk_g0_6
 (27 3)  (519 387)  (519 387)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 387)  (520 387)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 387)  (521 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 387)  (522 387)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 387)  (524 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (525 387)  (525 387)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.input_2_1
 (14 4)  (506 388)  (506 388)  routing T_10_24.wire_logic_cluster/lc_0/out <X> T_10_24.lc_trk_g1_0
 (16 4)  (508 388)  (508 388)  routing T_10_24.sp4_v_b_9 <X> T_10_24.lc_trk_g1_1
 (17 4)  (509 388)  (509 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (510 388)  (510 388)  routing T_10_24.sp4_v_b_9 <X> T_10_24.lc_trk_g1_1
 (28 4)  (520 388)  (520 388)  routing T_10_24.lc_trk_g2_1 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 388)  (521 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 388)  (523 388)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 388)  (525 388)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 388)  (526 388)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 388)  (528 388)  LC_2 Logic Functioning bit
 (38 4)  (530 388)  (530 388)  LC_2 Logic Functioning bit
 (4 5)  (496 389)  (496 389)  routing T_10_24.sp4_h_l_42 <X> T_10_24.sp4_h_r_3
 (6 5)  (498 389)  (498 389)  routing T_10_24.sp4_h_l_42 <X> T_10_24.sp4_h_r_3
 (8 5)  (500 389)  (500 389)  routing T_10_24.sp4_h_l_47 <X> T_10_24.sp4_v_b_4
 (9 5)  (501 389)  (501 389)  routing T_10_24.sp4_h_l_47 <X> T_10_24.sp4_v_b_4
 (10 5)  (502 389)  (502 389)  routing T_10_24.sp4_h_l_47 <X> T_10_24.sp4_v_b_4
 (17 5)  (509 389)  (509 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (510 389)  (510 389)  routing T_10_24.sp4_v_b_9 <X> T_10_24.lc_trk_g1_1
 (31 5)  (523 389)  (523 389)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 389)  (528 389)  LC_2 Logic Functioning bit
 (38 5)  (530 389)  (530 389)  LC_2 Logic Functioning bit
 (47 5)  (539 389)  (539 389)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (11 6)  (503 390)  (503 390)  routing T_10_24.sp4_h_l_37 <X> T_10_24.sp4_v_t_40
 (17 6)  (509 390)  (509 390)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (510 390)  (510 390)  routing T_10_24.bnr_op_5 <X> T_10_24.lc_trk_g1_5
 (21 6)  (513 390)  (513 390)  routing T_10_24.sp4_h_l_10 <X> T_10_24.lc_trk_g1_7
 (22 6)  (514 390)  (514 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 390)  (515 390)  routing T_10_24.sp4_h_l_10 <X> T_10_24.lc_trk_g1_7
 (24 6)  (516 390)  (516 390)  routing T_10_24.sp4_h_l_10 <X> T_10_24.lc_trk_g1_7
 (15 7)  (507 391)  (507 391)  routing T_10_24.bot_op_4 <X> T_10_24.lc_trk_g1_4
 (17 7)  (509 391)  (509 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (510 391)  (510 391)  routing T_10_24.bnr_op_5 <X> T_10_24.lc_trk_g1_5
 (21 7)  (513 391)  (513 391)  routing T_10_24.sp4_h_l_10 <X> T_10_24.lc_trk_g1_7
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (515 391)  (515 391)  routing T_10_24.sp4_v_b_22 <X> T_10_24.lc_trk_g1_6
 (24 7)  (516 391)  (516 391)  routing T_10_24.sp4_v_b_22 <X> T_10_24.lc_trk_g1_6
 (6 8)  (498 392)  (498 392)  routing T_10_24.sp4_h_r_1 <X> T_10_24.sp4_v_b_6
 (15 8)  (507 392)  (507 392)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g2_1
 (16 8)  (508 392)  (508 392)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g2_1
 (17 8)  (509 392)  (509 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (518 392)  (518 392)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 392)  (519 392)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 392)  (522 392)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 392)  (525 392)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 392)  (526 392)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 392)  (530 392)  LC_4 Logic Functioning bit
 (39 8)  (531 392)  (531 392)  LC_4 Logic Functioning bit
 (41 8)  (533 392)  (533 392)  LC_4 Logic Functioning bit
 (18 9)  (510 393)  (510 393)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g2_1
 (26 9)  (518 393)  (518 393)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 393)  (520 393)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 393)  (521 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 393)  (522 393)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 393)  (523 393)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 393)  (524 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (527 393)  (527 393)  routing T_10_24.lc_trk_g0_2 <X> T_10_24.input_2_4
 (38 9)  (530 393)  (530 393)  LC_4 Logic Functioning bit
 (39 9)  (531 393)  (531 393)  LC_4 Logic Functioning bit
 (46 9)  (538 393)  (538 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (504 394)  (504 394)  routing T_10_24.sp4_v_t_39 <X> T_10_24.sp4_h_l_45
 (16 10)  (508 394)  (508 394)  routing T_10_24.sp4_v_t_16 <X> T_10_24.lc_trk_g2_5
 (17 10)  (509 394)  (509 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 394)  (510 394)  routing T_10_24.sp4_v_t_16 <X> T_10_24.lc_trk_g2_5
 (25 10)  (517 394)  (517 394)  routing T_10_24.sp4_v_b_30 <X> T_10_24.lc_trk_g2_6
 (31 10)  (523 394)  (523 394)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 394)  (524 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (530 394)  (530 394)  LC_5 Logic Functioning bit
 (39 10)  (531 394)  (531 394)  LC_5 Logic Functioning bit
 (50 10)  (542 394)  (542 394)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (543 394)  (543 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (503 395)  (503 395)  routing T_10_24.sp4_v_t_39 <X> T_10_24.sp4_h_l_45
 (13 11)  (505 395)  (505 395)  routing T_10_24.sp4_v_t_39 <X> T_10_24.sp4_h_l_45
 (22 11)  (514 395)  (514 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 395)  (515 395)  routing T_10_24.sp4_v_b_30 <X> T_10_24.lc_trk_g2_6
 (31 11)  (523 395)  (523 395)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (38 11)  (530 395)  (530 395)  LC_5 Logic Functioning bit
 (39 11)  (531 395)  (531 395)  LC_5 Logic Functioning bit
 (53 11)  (545 395)  (545 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (507 396)  (507 396)  routing T_10_24.sp4_h_r_33 <X> T_10_24.lc_trk_g3_1
 (16 12)  (508 396)  (508 396)  routing T_10_24.sp4_h_r_33 <X> T_10_24.lc_trk_g3_1
 (17 12)  (509 396)  (509 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 396)  (510 396)  routing T_10_24.sp4_h_r_33 <X> T_10_24.lc_trk_g3_1
 (25 12)  (517 396)  (517 396)  routing T_10_24.sp4_v_b_26 <X> T_10_24.lc_trk_g3_2
 (26 12)  (518 396)  (518 396)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 396)  (519 396)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 396)  (521 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 396)  (522 396)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 396)  (523 396)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 396)  (528 396)  LC_6 Logic Functioning bit
 (37 12)  (529 396)  (529 396)  LC_6 Logic Functioning bit
 (38 12)  (530 396)  (530 396)  LC_6 Logic Functioning bit
 (39 12)  (531 396)  (531 396)  LC_6 Logic Functioning bit
 (41 12)  (533 396)  (533 396)  LC_6 Logic Functioning bit
 (42 12)  (534 396)  (534 396)  LC_6 Logic Functioning bit
 (43 12)  (535 396)  (535 396)  LC_6 Logic Functioning bit
 (50 12)  (542 396)  (542 396)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (514 397)  (514 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 397)  (515 397)  routing T_10_24.sp4_v_b_26 <X> T_10_24.lc_trk_g3_2
 (27 13)  (519 397)  (519 397)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 397)  (521 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 397)  (523 397)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 397)  (528 397)  LC_6 Logic Functioning bit
 (37 13)  (529 397)  (529 397)  LC_6 Logic Functioning bit
 (38 13)  (530 397)  (530 397)  LC_6 Logic Functioning bit
 (39 13)  (531 397)  (531 397)  LC_6 Logic Functioning bit
 (41 13)  (533 397)  (533 397)  LC_6 Logic Functioning bit
 (43 13)  (535 397)  (535 397)  LC_6 Logic Functioning bit
 (48 13)  (540 397)  (540 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (545 397)  (545 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (6 14)  (498 398)  (498 398)  routing T_10_24.sp4_h_l_41 <X> T_10_24.sp4_v_t_44
 (14 14)  (506 398)  (506 398)  routing T_10_24.sp4_v_t_17 <X> T_10_24.lc_trk_g3_4
 (25 14)  (517 398)  (517 398)  routing T_10_24.wire_logic_cluster/lc_6/out <X> T_10_24.lc_trk_g3_6
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 398)  (525 398)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 398)  (526 398)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 398)  (528 398)  LC_7 Logic Functioning bit
 (37 14)  (529 398)  (529 398)  LC_7 Logic Functioning bit
 (50 14)  (542 398)  (542 398)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (543 398)  (543 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (495 399)  (495 399)  routing T_10_24.sp12_h_l_22 <X> T_10_24.sp12_v_t_22
 (16 15)  (508 399)  (508 399)  routing T_10_24.sp4_v_t_17 <X> T_10_24.lc_trk_g3_4
 (17 15)  (509 399)  (509 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (514 399)  (514 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (528 399)  (528 399)  LC_7 Logic Functioning bit
 (37 15)  (529 399)  (529 399)  LC_7 Logic Functioning bit


LogicTile_11_24

 (11 0)  (557 384)  (557 384)  routing T_11_24.sp4_h_l_45 <X> T_11_24.sp4_v_b_2
 (13 0)  (559 384)  (559 384)  routing T_11_24.sp4_h_l_45 <X> T_11_24.sp4_v_b_2
 (14 0)  (560 384)  (560 384)  routing T_11_24.sp4_h_r_8 <X> T_11_24.lc_trk_g0_0
 (21 0)  (567 384)  (567 384)  routing T_11_24.bnr_op_3 <X> T_11_24.lc_trk_g0_3
 (22 0)  (568 384)  (568 384)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (571 384)  (571 384)  routing T_11_24.wire_logic_cluster/lc_2/out <X> T_11_24.lc_trk_g0_2
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 384)  (576 384)  routing T_11_24.lc_trk_g0_7 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 384)  (582 384)  LC_0 Logic Functioning bit
 (37 0)  (583 384)  (583 384)  LC_0 Logic Functioning bit
 (38 0)  (584 384)  (584 384)  LC_0 Logic Functioning bit
 (39 0)  (585 384)  (585 384)  LC_0 Logic Functioning bit
 (41 0)  (587 384)  (587 384)  LC_0 Logic Functioning bit
 (43 0)  (589 384)  (589 384)  LC_0 Logic Functioning bit
 (12 1)  (558 385)  (558 385)  routing T_11_24.sp4_h_l_45 <X> T_11_24.sp4_v_b_2
 (15 1)  (561 385)  (561 385)  routing T_11_24.sp4_h_r_8 <X> T_11_24.lc_trk_g0_0
 (16 1)  (562 385)  (562 385)  routing T_11_24.sp4_h_r_8 <X> T_11_24.lc_trk_g0_0
 (17 1)  (563 385)  (563 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (567 385)  (567 385)  routing T_11_24.bnr_op_3 <X> T_11_24.lc_trk_g0_3
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (576 385)  (576 385)  routing T_11_24.lc_trk_g0_7 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 385)  (577 385)  routing T_11_24.lc_trk_g0_3 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 385)  (582 385)  LC_0 Logic Functioning bit
 (37 1)  (583 385)  (583 385)  LC_0 Logic Functioning bit
 (38 1)  (584 385)  (584 385)  LC_0 Logic Functioning bit
 (39 1)  (585 385)  (585 385)  LC_0 Logic Functioning bit
 (41 1)  (587 385)  (587 385)  LC_0 Logic Functioning bit
 (43 1)  (589 385)  (589 385)  LC_0 Logic Functioning bit
 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (561 386)  (561 386)  routing T_11_24.sp4_h_r_21 <X> T_11_24.lc_trk_g0_5
 (16 2)  (562 386)  (562 386)  routing T_11_24.sp4_h_r_21 <X> T_11_24.lc_trk_g0_5
 (17 2)  (563 386)  (563 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (564 386)  (564 386)  routing T_11_24.sp4_h_r_21 <X> T_11_24.lc_trk_g0_5
 (21 2)  (567 386)  (567 386)  routing T_11_24.bnr_op_7 <X> T_11_24.lc_trk_g0_7
 (22 2)  (568 386)  (568 386)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (572 386)  (572 386)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 386)  (574 386)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 386)  (576 386)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 386)  (579 386)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (39 2)  (585 386)  (585 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (43 2)  (589 386)  (589 386)  LC_1 Logic Functioning bit
 (50 2)  (596 386)  (596 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 387)  (546 387)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (9 3)  (555 387)  (555 387)  routing T_11_24.sp4_v_b_1 <X> T_11_24.sp4_v_t_36
 (14 3)  (560 387)  (560 387)  routing T_11_24.sp4_r_v_b_28 <X> T_11_24.lc_trk_g0_4
 (17 3)  (563 387)  (563 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (564 387)  (564 387)  routing T_11_24.sp4_h_r_21 <X> T_11_24.lc_trk_g0_5
 (21 3)  (567 387)  (567 387)  routing T_11_24.bnr_op_7 <X> T_11_24.lc_trk_g0_7
 (27 3)  (573 387)  (573 387)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 387)  (576 387)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 387)  (577 387)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (38 3)  (584 387)  (584 387)  LC_1 Logic Functioning bit
 (39 3)  (585 387)  (585 387)  LC_1 Logic Functioning bit
 (40 3)  (586 387)  (586 387)  LC_1 Logic Functioning bit
 (41 3)  (587 387)  (587 387)  LC_1 Logic Functioning bit
 (42 3)  (588 387)  (588 387)  LC_1 Logic Functioning bit
 (5 4)  (551 388)  (551 388)  routing T_11_24.sp4_v_t_38 <X> T_11_24.sp4_h_r_3
 (14 4)  (560 388)  (560 388)  routing T_11_24.sp4_v_b_0 <X> T_11_24.lc_trk_g1_0
 (21 4)  (567 388)  (567 388)  routing T_11_24.sp4_v_b_11 <X> T_11_24.lc_trk_g1_3
 (22 4)  (568 388)  (568 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (569 388)  (569 388)  routing T_11_24.sp4_v_b_11 <X> T_11_24.lc_trk_g1_3
 (29 4)  (575 388)  (575 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 388)  (576 388)  routing T_11_24.lc_trk_g0_7 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 388)  (578 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 388)  (582 388)  LC_2 Logic Functioning bit
 (37 4)  (583 388)  (583 388)  LC_2 Logic Functioning bit
 (38 4)  (584 388)  (584 388)  LC_2 Logic Functioning bit
 (39 4)  (585 388)  (585 388)  LC_2 Logic Functioning bit
 (41 4)  (587 388)  (587 388)  LC_2 Logic Functioning bit
 (43 4)  (589 388)  (589 388)  LC_2 Logic Functioning bit
 (48 4)  (594 388)  (594 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (16 5)  (562 389)  (562 389)  routing T_11_24.sp4_v_b_0 <X> T_11_24.lc_trk_g1_0
 (17 5)  (563 389)  (563 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (567 389)  (567 389)  routing T_11_24.sp4_v_b_11 <X> T_11_24.lc_trk_g1_3
 (22 5)  (568 389)  (568 389)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 389)  (570 389)  routing T_11_24.top_op_2 <X> T_11_24.lc_trk_g1_2
 (25 5)  (571 389)  (571 389)  routing T_11_24.top_op_2 <X> T_11_24.lc_trk_g1_2
 (26 5)  (572 389)  (572 389)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 389)  (573 389)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 389)  (574 389)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 389)  (575 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 389)  (576 389)  routing T_11_24.lc_trk_g0_7 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 389)  (577 389)  routing T_11_24.lc_trk_g0_3 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 389)  (582 389)  LC_2 Logic Functioning bit
 (37 5)  (583 389)  (583 389)  LC_2 Logic Functioning bit
 (38 5)  (584 389)  (584 389)  LC_2 Logic Functioning bit
 (39 5)  (585 389)  (585 389)  LC_2 Logic Functioning bit
 (40 5)  (586 389)  (586 389)  LC_2 Logic Functioning bit
 (41 5)  (587 389)  (587 389)  LC_2 Logic Functioning bit
 (42 5)  (588 389)  (588 389)  LC_2 Logic Functioning bit
 (43 5)  (589 389)  (589 389)  LC_2 Logic Functioning bit
 (5 6)  (551 390)  (551 390)  routing T_11_24.sp4_v_t_38 <X> T_11_24.sp4_h_l_38
 (9 6)  (555 390)  (555 390)  routing T_11_24.sp4_v_b_4 <X> T_11_24.sp4_h_l_41
 (13 6)  (559 390)  (559 390)  routing T_11_24.sp4_h_r_5 <X> T_11_24.sp4_v_t_40
 (14 6)  (560 390)  (560 390)  routing T_11_24.bnr_op_4 <X> T_11_24.lc_trk_g1_4
 (15 6)  (561 390)  (561 390)  routing T_11_24.bot_op_5 <X> T_11_24.lc_trk_g1_5
 (17 6)  (563 390)  (563 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (571 390)  (571 390)  routing T_11_24.sp4_h_r_14 <X> T_11_24.lc_trk_g1_6
 (28 6)  (574 390)  (574 390)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 390)  (576 390)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 390)  (579 390)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 390)  (580 390)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 390)  (584 390)  LC_3 Logic Functioning bit
 (40 6)  (586 390)  (586 390)  LC_3 Logic Functioning bit
 (41 6)  (587 390)  (587 390)  LC_3 Logic Functioning bit
 (42 6)  (588 390)  (588 390)  LC_3 Logic Functioning bit
 (43 6)  (589 390)  (589 390)  LC_3 Logic Functioning bit
 (50 6)  (596 390)  (596 390)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (597 390)  (597 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (6 7)  (552 391)  (552 391)  routing T_11_24.sp4_v_t_38 <X> T_11_24.sp4_h_l_38
 (11 7)  (557 391)  (557 391)  routing T_11_24.sp4_h_r_5 <X> T_11_24.sp4_h_l_40
 (12 7)  (558 391)  (558 391)  routing T_11_24.sp4_h_r_5 <X> T_11_24.sp4_v_t_40
 (14 7)  (560 391)  (560 391)  routing T_11_24.bnr_op_4 <X> T_11_24.lc_trk_g1_4
 (17 7)  (563 391)  (563 391)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (568 391)  (568 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 391)  (569 391)  routing T_11_24.sp4_h_r_14 <X> T_11_24.lc_trk_g1_6
 (24 7)  (570 391)  (570 391)  routing T_11_24.sp4_h_r_14 <X> T_11_24.lc_trk_g1_6
 (28 7)  (574 391)  (574 391)  routing T_11_24.lc_trk_g2_1 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 391)  (575 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 391)  (576 391)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 391)  (586 391)  LC_3 Logic Functioning bit
 (41 7)  (587 391)  (587 391)  LC_3 Logic Functioning bit
 (42 7)  (588 391)  (588 391)  LC_3 Logic Functioning bit
 (43 7)  (589 391)  (589 391)  LC_3 Logic Functioning bit
 (51 7)  (597 391)  (597 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (554 392)  (554 392)  routing T_11_24.sp4_v_b_1 <X> T_11_24.sp4_h_r_7
 (9 8)  (555 392)  (555 392)  routing T_11_24.sp4_v_b_1 <X> T_11_24.sp4_h_r_7
 (10 8)  (556 392)  (556 392)  routing T_11_24.sp4_v_b_1 <X> T_11_24.sp4_h_r_7
 (16 8)  (562 392)  (562 392)  routing T_11_24.sp12_v_t_14 <X> T_11_24.lc_trk_g2_1
 (17 8)  (563 392)  (563 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (27 8)  (573 392)  (573 392)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 392)  (577 392)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 392)  (579 392)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 392)  (580 392)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (37 8)  (583 392)  (583 392)  LC_4 Logic Functioning bit
 (38 8)  (584 392)  (584 392)  LC_4 Logic Functioning bit
 (39 8)  (585 392)  (585 392)  LC_4 Logic Functioning bit
 (41 8)  (587 392)  (587 392)  LC_4 Logic Functioning bit
 (42 8)  (588 392)  (588 392)  LC_4 Logic Functioning bit
 (43 8)  (589 392)  (589 392)  LC_4 Logic Functioning bit
 (18 9)  (564 393)  (564 393)  routing T_11_24.sp12_v_t_14 <X> T_11_24.lc_trk_g2_1
 (26 9)  (572 393)  (572 393)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 393)  (573 393)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 393)  (576 393)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 393)  (578 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (582 393)  (582 393)  LC_4 Logic Functioning bit
 (37 9)  (583 393)  (583 393)  LC_4 Logic Functioning bit
 (38 9)  (584 393)  (584 393)  LC_4 Logic Functioning bit
 (39 9)  (585 393)  (585 393)  LC_4 Logic Functioning bit
 (40 9)  (586 393)  (586 393)  LC_4 Logic Functioning bit
 (41 9)  (587 393)  (587 393)  LC_4 Logic Functioning bit
 (42 9)  (588 393)  (588 393)  LC_4 Logic Functioning bit
 (43 9)  (589 393)  (589 393)  LC_4 Logic Functioning bit
 (7 10)  (553 394)  (553 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (560 394)  (560 394)  routing T_11_24.rgt_op_4 <X> T_11_24.lc_trk_g2_4
 (21 10)  (567 394)  (567 394)  routing T_11_24.wire_logic_cluster/lc_7/out <X> T_11_24.lc_trk_g2_7
 (22 10)  (568 394)  (568 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 394)  (571 394)  routing T_11_24.wire_logic_cluster/lc_6/out <X> T_11_24.lc_trk_g2_6
 (29 10)  (575 394)  (575 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 394)  (577 394)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 394)  (579 394)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 394)  (581 394)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_5
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (37 10)  (583 394)  (583 394)  LC_5 Logic Functioning bit
 (42 10)  (588 394)  (588 394)  LC_5 Logic Functioning bit
 (10 11)  (556 395)  (556 395)  routing T_11_24.sp4_h_l_39 <X> T_11_24.sp4_v_t_42
 (15 11)  (561 395)  (561 395)  routing T_11_24.rgt_op_4 <X> T_11_24.lc_trk_g2_4
 (17 11)  (563 395)  (563 395)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (568 395)  (568 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (574 395)  (574 395)  routing T_11_24.lc_trk_g2_1 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 395)  (576 395)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 395)  (578 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (579 395)  (579 395)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_5
 (34 11)  (580 395)  (580 395)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_5
 (35 11)  (581 395)  (581 395)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_5
 (36 11)  (582 395)  (582 395)  LC_5 Logic Functioning bit
 (37 11)  (583 395)  (583 395)  LC_5 Logic Functioning bit
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 396)  (564 396)  routing T_11_24.wire_logic_cluster/lc_1/out <X> T_11_24.lc_trk_g3_1
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 396)  (570 396)  routing T_11_24.tnr_op_3 <X> T_11_24.lc_trk_g3_3
 (26 12)  (572 396)  (572 396)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 396)  (575 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 396)  (576 396)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 396)  (577 396)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 396)  (579 396)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (37 12)  (583 396)  (583 396)  LC_6 Logic Functioning bit
 (38 12)  (584 396)  (584 396)  LC_6 Logic Functioning bit
 (39 12)  (585 396)  (585 396)  LC_6 Logic Functioning bit
 (42 12)  (588 396)  (588 396)  LC_6 Logic Functioning bit
 (43 12)  (589 396)  (589 396)  LC_6 Logic Functioning bit
 (45 12)  (591 396)  (591 396)  LC_6 Logic Functioning bit
 (50 12)  (596 396)  (596 396)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (598 396)  (598 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (13 13)  (559 397)  (559 397)  routing T_11_24.sp4_v_t_43 <X> T_11_24.sp4_h_r_11
 (27 13)  (573 397)  (573 397)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 397)  (575 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 397)  (577 397)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 397)  (582 397)  LC_6 Logic Functioning bit
 (37 13)  (583 397)  (583 397)  LC_6 Logic Functioning bit
 (38 13)  (584 397)  (584 397)  LC_6 Logic Functioning bit
 (39 13)  (585 397)  (585 397)  LC_6 Logic Functioning bit
 (41 13)  (587 397)  (587 397)  LC_6 Logic Functioning bit
 (42 13)  (588 397)  (588 397)  LC_6 Logic Functioning bit
 (43 13)  (589 397)  (589 397)  LC_6 Logic Functioning bit
 (46 13)  (592 397)  (592 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (594 397)  (594 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (560 398)  (560 398)  routing T_11_24.sp4_h_r_44 <X> T_11_24.lc_trk_g3_4
 (25 14)  (571 398)  (571 398)  routing T_11_24.wire_logic_cluster/lc_6/out <X> T_11_24.lc_trk_g3_6
 (28 14)  (574 398)  (574 398)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 398)  (576 398)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 398)  (577 398)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 398)  (581 398)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.input_2_7
 (36 14)  (582 398)  (582 398)  LC_7 Logic Functioning bit
 (41 14)  (587 398)  (587 398)  LC_7 Logic Functioning bit
 (43 14)  (589 398)  (589 398)  LC_7 Logic Functioning bit
 (14 15)  (560 399)  (560 399)  routing T_11_24.sp4_h_r_44 <X> T_11_24.lc_trk_g3_4
 (15 15)  (561 399)  (561 399)  routing T_11_24.sp4_h_r_44 <X> T_11_24.lc_trk_g3_4
 (16 15)  (562 399)  (562 399)  routing T_11_24.sp4_h_r_44 <X> T_11_24.lc_trk_g3_4
 (17 15)  (563 399)  (563 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (568 399)  (568 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 399)  (573 399)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 399)  (575 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 399)  (578 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (580 399)  (580 399)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.input_2_7
 (35 15)  (581 399)  (581 399)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.input_2_7
 (37 15)  (583 399)  (583 399)  LC_7 Logic Functioning bit
 (41 15)  (587 399)  (587 399)  LC_7 Logic Functioning bit
 (42 15)  (588 399)  (588 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_3 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (615 386)  (615 386)  routing T_12_24.top_op_5 <X> T_12_24.lc_trk_g0_5
 (17 2)  (617 386)  (617 386)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (626 386)  (626 386)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 386)  (627 386)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 386)  (630 386)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 386)  (634 386)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 386)  (635 386)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.input_2_1
 (37 2)  (637 386)  (637 386)  LC_1 Logic Functioning bit
 (38 2)  (638 386)  (638 386)  LC_1 Logic Functioning bit
 (39 2)  (639 386)  (639 386)  LC_1 Logic Functioning bit
 (45 2)  (645 386)  (645 386)  LC_1 Logic Functioning bit
 (51 2)  (651 386)  (651 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (652 386)  (652 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (653 386)  (653 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (600 387)  (600 387)  routing T_12_24.glb_netwk_3 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (18 3)  (618 387)  (618 387)  routing T_12_24.top_op_5 <X> T_12_24.lc_trk_g0_5
 (22 3)  (622 387)  (622 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 387)  (625 387)  routing T_12_24.sp4_r_v_b_30 <X> T_12_24.lc_trk_g0_6
 (26 3)  (626 387)  (626 387)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 387)  (627 387)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 387)  (630 387)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 387)  (631 387)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 387)  (632 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 387)  (633 387)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.input_2_1
 (37 3)  (637 387)  (637 387)  LC_1 Logic Functioning bit
 (38 3)  (638 387)  (638 387)  LC_1 Logic Functioning bit
 (39 3)  (639 387)  (639 387)  LC_1 Logic Functioning bit
 (40 3)  (640 387)  (640 387)  LC_1 Logic Functioning bit
 (42 3)  (642 387)  (642 387)  LC_1 Logic Functioning bit
 (13 4)  (613 388)  (613 388)  routing T_12_24.sp4_h_l_40 <X> T_12_24.sp4_v_b_5
 (15 4)  (615 388)  (615 388)  routing T_12_24.sp4_h_r_9 <X> T_12_24.lc_trk_g1_1
 (16 4)  (616 388)  (616 388)  routing T_12_24.sp4_h_r_9 <X> T_12_24.lc_trk_g1_1
 (17 4)  (617 388)  (617 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 388)  (618 388)  routing T_12_24.sp4_h_r_9 <X> T_12_24.lc_trk_g1_1
 (22 4)  (622 388)  (622 388)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 388)  (624 388)  routing T_12_24.top_op_3 <X> T_12_24.lc_trk_g1_3
 (12 5)  (612 389)  (612 389)  routing T_12_24.sp4_h_l_40 <X> T_12_24.sp4_v_b_5
 (21 5)  (621 389)  (621 389)  routing T_12_24.top_op_3 <X> T_12_24.lc_trk_g1_3
 (17 6)  (617 390)  (617 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (622 390)  (622 390)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 390)  (624 390)  routing T_12_24.bot_op_7 <X> T_12_24.lc_trk_g1_7
 (25 6)  (625 390)  (625 390)  routing T_12_24.lft_op_6 <X> T_12_24.lc_trk_g1_6
 (15 7)  (615 391)  (615 391)  routing T_12_24.bot_op_4 <X> T_12_24.lc_trk_g1_4
 (17 7)  (617 391)  (617 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (622 391)  (622 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 391)  (624 391)  routing T_12_24.lft_op_6 <X> T_12_24.lc_trk_g1_6
 (17 8)  (617 392)  (617 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (626 392)  (626 392)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 392)  (627 392)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 392)  (628 392)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 392)  (631 392)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 392)  (633 392)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 392)  (634 392)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 392)  (636 392)  LC_4 Logic Functioning bit
 (38 8)  (638 392)  (638 392)  LC_4 Logic Functioning bit
 (41 8)  (641 392)  (641 392)  LC_4 Logic Functioning bit
 (43 8)  (643 392)  (643 392)  LC_4 Logic Functioning bit
 (19 9)  (619 393)  (619 393)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (26 9)  (626 393)  (626 393)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 393)  (628 393)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 393)  (632 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 393)  (634 393)  routing T_12_24.lc_trk_g1_1 <X> T_12_24.input_2_4
 (36 9)  (636 393)  (636 393)  LC_4 Logic Functioning bit
 (38 9)  (638 393)  (638 393)  LC_4 Logic Functioning bit
 (43 9)  (643 393)  (643 393)  LC_4 Logic Functioning bit
 (7 10)  (607 394)  (607 394)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (608 394)  (608 394)  routing T_12_24.sp4_v_t_36 <X> T_12_24.sp4_h_l_42
 (9 10)  (609 394)  (609 394)  routing T_12_24.sp4_v_t_36 <X> T_12_24.sp4_h_l_42
 (10 10)  (610 394)  (610 394)  routing T_12_24.sp4_v_t_36 <X> T_12_24.sp4_h_l_42
 (12 10)  (612 394)  (612 394)  routing T_12_24.sp4_v_b_8 <X> T_12_24.sp4_h_l_45
 (15 10)  (615 394)  (615 394)  routing T_12_24.sp12_v_t_2 <X> T_12_24.lc_trk_g2_5
 (17 10)  (617 394)  (617 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (618 394)  (618 394)  routing T_12_24.sp12_v_t_2 <X> T_12_24.lc_trk_g2_5
 (25 10)  (625 394)  (625 394)  routing T_12_24.wire_logic_cluster/lc_6/out <X> T_12_24.lc_trk_g2_6
 (26 10)  (626 394)  (626 394)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 394)  (628 394)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 394)  (629 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 394)  (630 394)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 394)  (631 394)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 394)  (633 394)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 394)  (635 394)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.input_2_5
 (36 10)  (636 394)  (636 394)  LC_5 Logic Functioning bit
 (37 10)  (637 394)  (637 394)  LC_5 Logic Functioning bit
 (38 10)  (638 394)  (638 394)  LC_5 Logic Functioning bit
 (40 10)  (640 394)  (640 394)  LC_5 Logic Functioning bit
 (41 10)  (641 394)  (641 394)  LC_5 Logic Functioning bit
 (42 10)  (642 394)  (642 394)  LC_5 Logic Functioning bit
 (43 10)  (643 394)  (643 394)  LC_5 Logic Functioning bit
 (14 11)  (614 395)  (614 395)  routing T_12_24.tnl_op_4 <X> T_12_24.lc_trk_g2_4
 (15 11)  (615 395)  (615 395)  routing T_12_24.tnl_op_4 <X> T_12_24.lc_trk_g2_4
 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (618 395)  (618 395)  routing T_12_24.sp12_v_t_2 <X> T_12_24.lc_trk_g2_5
 (22 11)  (622 395)  (622 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 395)  (627 395)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 395)  (628 395)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 395)  (630 395)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 395)  (632 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 395)  (636 395)  LC_5 Logic Functioning bit
 (37 11)  (637 395)  (637 395)  LC_5 Logic Functioning bit
 (38 11)  (638 395)  (638 395)  LC_5 Logic Functioning bit
 (39 11)  (639 395)  (639 395)  LC_5 Logic Functioning bit
 (40 11)  (640 395)  (640 395)  LC_5 Logic Functioning bit
 (41 11)  (641 395)  (641 395)  LC_5 Logic Functioning bit
 (42 11)  (642 395)  (642 395)  LC_5 Logic Functioning bit
 (43 11)  (643 395)  (643 395)  LC_5 Logic Functioning bit
 (5 12)  (605 396)  (605 396)  routing T_12_24.sp4_v_b_3 <X> T_12_24.sp4_h_r_9
 (14 12)  (614 396)  (614 396)  routing T_12_24.bnl_op_0 <X> T_12_24.lc_trk_g3_0
 (26 12)  (626 396)  (626 396)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (31 12)  (631 396)  (631 396)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 396)  (634 396)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 396)  (636 396)  LC_6 Logic Functioning bit
 (38 12)  (638 396)  (638 396)  LC_6 Logic Functioning bit
 (4 13)  (604 397)  (604 397)  routing T_12_24.sp4_v_b_3 <X> T_12_24.sp4_h_r_9
 (6 13)  (606 397)  (606 397)  routing T_12_24.sp4_v_b_3 <X> T_12_24.sp4_h_r_9
 (14 13)  (614 397)  (614 397)  routing T_12_24.bnl_op_0 <X> T_12_24.lc_trk_g3_0
 (17 13)  (617 397)  (617 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (27 13)  (627 397)  (627 397)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 397)  (629 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 397)  (637 397)  LC_6 Logic Functioning bit
 (39 13)  (639 397)  (639 397)  LC_6 Logic Functioning bit
 (0 14)  (600 398)  (600 398)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 398)  (601 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 398)  (614 398)  routing T_12_24.bnl_op_4 <X> T_12_24.lc_trk_g3_4
 (16 14)  (616 398)  (616 398)  routing T_12_24.sp12_v_b_21 <X> T_12_24.lc_trk_g3_5
 (17 14)  (617 398)  (617 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (28 14)  (628 398)  (628 398)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 398)  (629 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 398)  (630 398)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 398)  (631 398)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 398)  (632 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 398)  (636 398)  LC_7 Logic Functioning bit
 (37 14)  (637 398)  (637 398)  LC_7 Logic Functioning bit
 (38 14)  (638 398)  (638 398)  LC_7 Logic Functioning bit
 (39 14)  (639 398)  (639 398)  LC_7 Logic Functioning bit
 (41 14)  (641 398)  (641 398)  LC_7 Logic Functioning bit
 (43 14)  (643 398)  (643 398)  LC_7 Logic Functioning bit
 (50 14)  (650 398)  (650 398)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (600 399)  (600 399)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 399)  (601 399)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (14 15)  (614 399)  (614 399)  routing T_12_24.bnl_op_4 <X> T_12_24.lc_trk_g3_4
 (17 15)  (617 399)  (617 399)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (618 399)  (618 399)  routing T_12_24.sp12_v_b_21 <X> T_12_24.lc_trk_g3_5
 (28 15)  (628 399)  (628 399)  routing T_12_24.lc_trk_g2_1 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 399)  (629 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 399)  (631 399)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 399)  (636 399)  LC_7 Logic Functioning bit
 (37 15)  (637 399)  (637 399)  LC_7 Logic Functioning bit
 (39 15)  (639 399)  (639 399)  LC_7 Logic Functioning bit
 (40 15)  (640 399)  (640 399)  LC_7 Logic Functioning bit
 (42 15)  (642 399)  (642 399)  LC_7 Logic Functioning bit


LogicTile_13_24

 (14 0)  (668 384)  (668 384)  routing T_13_24.wire_logic_cluster/lc_0/out <X> T_13_24.lc_trk_g0_0
 (26 0)  (680 384)  (680 384)  routing T_13_24.lc_trk_g0_6 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 384)  (681 384)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 384)  (687 384)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 384)  (690 384)  LC_0 Logic Functioning bit
 (43 0)  (697 384)  (697 384)  LC_0 Logic Functioning bit
 (45 0)  (699 384)  (699 384)  LC_0 Logic Functioning bit
 (53 0)  (707 384)  (707 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (671 385)  (671 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (680 385)  (680 385)  routing T_13_24.lc_trk_g0_6 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 385)  (683 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 385)  (684 385)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 385)  (685 385)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 385)  (686 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 385)  (690 385)  LC_0 Logic Functioning bit
 (37 1)  (691 385)  (691 385)  LC_0 Logic Functioning bit
 (43 1)  (697 385)  (697 385)  LC_0 Logic Functioning bit
 (44 1)  (698 385)  (698 385)  LC_0 Logic Functioning bit
 (47 1)  (701 385)  (701 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (657 386)  (657 386)  routing T_13_24.sp12_v_t_23 <X> T_13_24.sp12_h_l_23
 (4 2)  (658 386)  (658 386)  routing T_13_24.sp4_v_b_4 <X> T_13_24.sp4_v_t_37
 (6 2)  (660 386)  (660 386)  routing T_13_24.sp4_v_b_4 <X> T_13_24.sp4_v_t_37
 (0 3)  (654 387)  (654 387)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (22 3)  (676 387)  (676 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 387)  (679 387)  routing T_13_24.sp4_r_v_b_30 <X> T_13_24.lc_trk_g0_6
 (4 4)  (658 388)  (658 388)  routing T_13_24.sp4_h_l_44 <X> T_13_24.sp4_v_b_3
 (6 4)  (660 388)  (660 388)  routing T_13_24.sp4_h_l_44 <X> T_13_24.sp4_v_b_3
 (25 4)  (679 388)  (679 388)  routing T_13_24.bnr_op_2 <X> T_13_24.lc_trk_g1_2
 (5 5)  (659 389)  (659 389)  routing T_13_24.sp4_h_l_44 <X> T_13_24.sp4_v_b_3
 (22 5)  (676 389)  (676 389)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 389)  (679 389)  routing T_13_24.bnr_op_2 <X> T_13_24.lc_trk_g1_2
 (22 8)  (676 392)  (676 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 392)  (677 392)  routing T_13_24.sp4_h_r_27 <X> T_13_24.lc_trk_g2_3
 (24 8)  (678 392)  (678 392)  routing T_13_24.sp4_h_r_27 <X> T_13_24.lc_trk_g2_3
 (21 9)  (675 393)  (675 393)  routing T_13_24.sp4_h_r_27 <X> T_13_24.lc_trk_g2_3
 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (668 394)  (668 394)  routing T_13_24.sp4_h_r_44 <X> T_13_24.lc_trk_g2_4
 (14 11)  (668 395)  (668 395)  routing T_13_24.sp4_h_r_44 <X> T_13_24.lc_trk_g2_4
 (15 11)  (669 395)  (669 395)  routing T_13_24.sp4_h_r_44 <X> T_13_24.lc_trk_g2_4
 (16 11)  (670 395)  (670 395)  routing T_13_24.sp4_h_r_44 <X> T_13_24.lc_trk_g2_4
 (17 11)  (671 395)  (671 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (654 398)  (654 398)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 398)  (655 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (663 398)  (663 398)  routing T_13_24.sp4_v_b_10 <X> T_13_24.sp4_h_l_47
 (1 15)  (655 399)  (655 399)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_7/s_r


LogicTile_14_24

 (14 0)  (722 384)  (722 384)  routing T_14_24.wire_logic_cluster/lc_0/out <X> T_14_24.lc_trk_g0_0
 (26 0)  (734 384)  (734 384)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 384)  (735 384)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 384)  (739 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 384)  (741 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 384)  (742 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 384)  (744 384)  LC_0 Logic Functioning bit
 (43 0)  (751 384)  (751 384)  LC_0 Logic Functioning bit
 (45 0)  (753 384)  (753 384)  LC_0 Logic Functioning bit
 (17 1)  (725 385)  (725 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (734 385)  (734 385)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 385)  (736 385)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 385)  (738 385)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 385)  (739 385)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 385)  (740 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 385)  (744 385)  LC_0 Logic Functioning bit
 (37 1)  (745 385)  (745 385)  LC_0 Logic Functioning bit
 (43 1)  (751 385)  (751 385)  LC_0 Logic Functioning bit
 (44 1)  (752 385)  (752 385)  LC_0 Logic Functioning bit
 (46 1)  (754 385)  (754 385)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (756 385)  (756 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_3 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 387)  (708 387)  routing T_14_24.glb_netwk_3 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (6 3)  (714 387)  (714 387)  routing T_14_24.sp4_h_r_0 <X> T_14_24.sp4_h_l_37
 (22 5)  (730 389)  (730 389)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 389)  (732 389)  routing T_14_24.bot_op_2 <X> T_14_24.lc_trk_g1_2
 (12 9)  (720 393)  (720 393)  routing T_14_24.sp4_h_r_8 <X> T_14_24.sp4_v_b_8
 (19 9)  (727 393)  (727 393)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (7 10)  (715 394)  (715 394)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (733 394)  (733 394)  routing T_14_24.sp4_v_b_30 <X> T_14_24.lc_trk_g2_6
 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (731 395)  (731 395)  routing T_14_24.sp4_v_b_30 <X> T_14_24.lc_trk_g2_6
 (0 14)  (708 398)  (708 398)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 398)  (709 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 398)  (726 398)  routing T_14_24.bnl_op_5 <X> T_14_24.lc_trk_g3_5
 (25 14)  (733 398)  (733 398)  routing T_14_24.sp4_h_r_38 <X> T_14_24.lc_trk_g3_6
 (0 15)  (708 399)  (708 399)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 399)  (709 399)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 399)  (712 399)  routing T_14_24.sp4_v_b_4 <X> T_14_24.sp4_h_l_44
 (18 15)  (726 399)  (726 399)  routing T_14_24.bnl_op_5 <X> T_14_24.lc_trk_g3_5
 (22 15)  (730 399)  (730 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 399)  (731 399)  routing T_14_24.sp4_h_r_38 <X> T_14_24.lc_trk_g3_6
 (24 15)  (732 399)  (732 399)  routing T_14_24.sp4_h_r_38 <X> T_14_24.lc_trk_g3_6


LogicTile_15_24

 (12 0)  (774 384)  (774 384)  routing T_15_24.sp4_v_b_8 <X> T_15_24.sp4_h_r_2
 (11 1)  (773 385)  (773 385)  routing T_15_24.sp4_v_b_8 <X> T_15_24.sp4_h_r_2
 (13 1)  (775 385)  (775 385)  routing T_15_24.sp4_v_b_8 <X> T_15_24.sp4_h_r_2
 (12 6)  (774 390)  (774 390)  routing T_15_24.sp4_h_r_2 <X> T_15_24.sp4_h_l_40
 (13 7)  (775 391)  (775 391)  routing T_15_24.sp4_h_r_2 <X> T_15_24.sp4_h_l_40
 (5 8)  (767 392)  (767 392)  routing T_15_24.sp4_h_l_38 <X> T_15_24.sp4_h_r_6
 (4 9)  (766 393)  (766 393)  routing T_15_24.sp4_h_l_38 <X> T_15_24.sp4_h_r_6
 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3

 (8 11)  (770 395)  (770 395)  routing T_15_24.sp4_h_l_42 <X> T_15_24.sp4_v_t_42
 (12 15)  (774 399)  (774 399)  routing T_15_24.sp4_h_l_46 <X> T_15_24.sp4_v_t_46


LogicTile_16_24

 (14 0)  (830 384)  (830 384)  routing T_16_24.wire_logic_cluster/lc_0/out <X> T_16_24.lc_trk_g0_0
 (21 0)  (837 384)  (837 384)  routing T_16_24.sp4_h_r_19 <X> T_16_24.lc_trk_g0_3
 (22 0)  (838 384)  (838 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 384)  (839 384)  routing T_16_24.sp4_h_r_19 <X> T_16_24.lc_trk_g0_3
 (24 0)  (840 384)  (840 384)  routing T_16_24.sp4_h_r_19 <X> T_16_24.lc_trk_g0_3
 (26 0)  (842 384)  (842 384)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 384)  (846 384)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 384)  (852 384)  LC_0 Logic Functioning bit
 (43 0)  (859 384)  (859 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (17 1)  (833 385)  (833 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (837 385)  (837 385)  routing T_16_24.sp4_h_r_19 <X> T_16_24.lc_trk_g0_3
 (29 1)  (845 385)  (845 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 385)  (846 385)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 385)  (847 385)  routing T_16_24.lc_trk_g0_3 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 385)  (848 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 385)  (852 385)  LC_0 Logic Functioning bit
 (37 1)  (853 385)  (853 385)  LC_0 Logic Functioning bit
 (43 1)  (859 385)  (859 385)  LC_0 Logic Functioning bit
 (44 1)  (860 385)  (860 385)  LC_0 Logic Functioning bit
 (47 1)  (863 385)  (863 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_3 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (837 386)  (837 386)  routing T_16_24.sp4_h_l_2 <X> T_16_24.lc_trk_g0_7
 (22 2)  (838 386)  (838 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 386)  (839 386)  routing T_16_24.sp4_h_l_2 <X> T_16_24.lc_trk_g0_7
 (24 2)  (840 386)  (840 386)  routing T_16_24.sp4_h_l_2 <X> T_16_24.lc_trk_g0_7
 (0 3)  (816 387)  (816 387)  routing T_16_24.glb_netwk_3 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (3 3)  (819 387)  (819 387)  routing T_16_24.sp12_v_b_0 <X> T_16_24.sp12_h_l_23
 (14 3)  (830 387)  (830 387)  routing T_16_24.sp4_r_v_b_28 <X> T_16_24.lc_trk_g0_4
 (17 3)  (833 387)  (833 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3

 (6 12)  (822 396)  (822 396)  routing T_16_24.sp4_v_t_43 <X> T_16_24.sp4_v_b_9
 (5 13)  (821 397)  (821 397)  routing T_16_24.sp4_v_t_43 <X> T_16_24.sp4_v_b_9
 (0 14)  (816 398)  (816 398)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 398)  (831 398)  routing T_16_24.sp4_v_t_32 <X> T_16_24.lc_trk_g3_5
 (16 14)  (832 398)  (832 398)  routing T_16_24.sp4_v_t_32 <X> T_16_24.lc_trk_g3_5
 (17 14)  (833 398)  (833 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (816 399)  (816 399)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 399)  (817 399)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r


LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_1_23

 (22 0)  (40 368)  (40 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (41 368)  (41 368)  routing T_1_23.sp4_v_b_19 <X> T_1_23.lc_trk_g0_3
 (24 0)  (42 368)  (42 368)  routing T_1_23.sp4_v_b_19 <X> T_1_23.lc_trk_g0_3
 (25 0)  (43 368)  (43 368)  routing T_1_23.sp4_h_r_10 <X> T_1_23.lc_trk_g0_2
 (26 0)  (44 368)  (44 368)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 368)  (45 368)  routing T_1_23.lc_trk_g1_2 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 368)  (47 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 368)  (50 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 368)  (52 368)  routing T_1_23.lc_trk_g1_0 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 368)  (54 368)  LC_0 Logic Functioning bit
 (38 0)  (56 368)  (56 368)  LC_0 Logic Functioning bit
 (42 0)  (60 368)  (60 368)  LC_0 Logic Functioning bit
 (51 0)  (69 368)  (69 368)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (40 369)  (40 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (41 369)  (41 369)  routing T_1_23.sp4_h_r_10 <X> T_1_23.lc_trk_g0_2
 (24 1)  (42 369)  (42 369)  routing T_1_23.sp4_h_r_10 <X> T_1_23.lc_trk_g0_2
 (26 1)  (44 369)  (44 369)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 369)  (45 369)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 369)  (47 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 369)  (48 369)  routing T_1_23.lc_trk_g1_2 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 369)  (50 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (52 369)  (52 369)  routing T_1_23.lc_trk_g1_1 <X> T_1_23.input_2_0
 (36 1)  (54 369)  (54 369)  LC_0 Logic Functioning bit
 (37 1)  (55 369)  (55 369)  LC_0 Logic Functioning bit
 (38 1)  (56 369)  (56 369)  LC_0 Logic Functioning bit
 (39 1)  (57 369)  (57 369)  LC_0 Logic Functioning bit
 (42 1)  (60 369)  (60 369)  LC_0 Logic Functioning bit
 (0 2)  (18 370)  (18 370)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (2 2)  (20 370)  (20 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (40 370)  (40 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (41 370)  (41 370)  routing T_1_23.sp4_h_r_7 <X> T_1_23.lc_trk_g0_7
 (24 2)  (42 370)  (42 370)  routing T_1_23.sp4_h_r_7 <X> T_1_23.lc_trk_g0_7
 (26 2)  (44 370)  (44 370)  routing T_1_23.lc_trk_g0_7 <X> T_1_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 370)  (45 370)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 370)  (46 370)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 370)  (47 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 370)  (49 370)  routing T_1_23.lc_trk_g2_4 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 370)  (50 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 370)  (51 370)  routing T_1_23.lc_trk_g2_4 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 370)  (54 370)  LC_1 Logic Functioning bit
 (38 2)  (56 370)  (56 370)  LC_1 Logic Functioning bit
 (41 2)  (59 370)  (59 370)  LC_1 Logic Functioning bit
 (43 2)  (61 370)  (61 370)  LC_1 Logic Functioning bit
 (45 2)  (63 370)  (63 370)  LC_1 Logic Functioning bit
 (53 2)  (71 370)  (71 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (18 371)  (18 371)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (21 3)  (39 371)  (39 371)  routing T_1_23.sp4_h_r_7 <X> T_1_23.lc_trk_g0_7
 (26 3)  (44 371)  (44 371)  routing T_1_23.lc_trk_g0_7 <X> T_1_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 371)  (47 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (55 371)  (55 371)  LC_1 Logic Functioning bit
 (39 3)  (57 371)  (57 371)  LC_1 Logic Functioning bit
 (41 3)  (59 371)  (59 371)  LC_1 Logic Functioning bit
 (43 3)  (61 371)  (61 371)  LC_1 Logic Functioning bit
 (14 4)  (32 372)  (32 372)  routing T_1_23.bnr_op_0 <X> T_1_23.lc_trk_g1_0
 (17 4)  (35 372)  (35 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (39 372)  (39 372)  routing T_1_23.wire_logic_cluster/lc_3/out <X> T_1_23.lc_trk_g1_3
 (22 4)  (40 372)  (40 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 372)  (43 372)  routing T_1_23.sp4_h_r_10 <X> T_1_23.lc_trk_g1_2
 (14 5)  (32 373)  (32 373)  routing T_1_23.bnr_op_0 <X> T_1_23.lc_trk_g1_0
 (17 5)  (35 373)  (35 373)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (36 373)  (36 373)  routing T_1_23.sp4_r_v_b_25 <X> T_1_23.lc_trk_g1_1
 (22 5)  (40 373)  (40 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (41 373)  (41 373)  routing T_1_23.sp4_h_r_10 <X> T_1_23.lc_trk_g1_2
 (24 5)  (42 373)  (42 373)  routing T_1_23.sp4_h_r_10 <X> T_1_23.lc_trk_g1_2
 (15 6)  (33 374)  (33 374)  routing T_1_23.sp4_h_r_21 <X> T_1_23.lc_trk_g1_5
 (16 6)  (34 374)  (34 374)  routing T_1_23.sp4_h_r_21 <X> T_1_23.lc_trk_g1_5
 (17 6)  (35 374)  (35 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (36 374)  (36 374)  routing T_1_23.sp4_h_r_21 <X> T_1_23.lc_trk_g1_5
 (21 6)  (39 374)  (39 374)  routing T_1_23.wire_logic_cluster/lc_7/out <X> T_1_23.lc_trk_g1_7
 (22 6)  (40 374)  (40 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (45 374)  (45 374)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 374)  (47 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 374)  (49 374)  routing T_1_23.lc_trk_g2_4 <X> T_1_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 374)  (50 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 374)  (51 374)  routing T_1_23.lc_trk_g2_4 <X> T_1_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 374)  (54 374)  LC_3 Logic Functioning bit
 (38 6)  (56 374)  (56 374)  LC_3 Logic Functioning bit
 (41 6)  (59 374)  (59 374)  LC_3 Logic Functioning bit
 (43 6)  (61 374)  (61 374)  LC_3 Logic Functioning bit
 (45 6)  (63 374)  (63 374)  LC_3 Logic Functioning bit
 (53 6)  (71 374)  (71 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (36 375)  (36 375)  routing T_1_23.sp4_h_r_21 <X> T_1_23.lc_trk_g1_5
 (22 7)  (40 375)  (40 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (41 375)  (41 375)  routing T_1_23.sp4_h_r_6 <X> T_1_23.lc_trk_g1_6
 (24 7)  (42 375)  (42 375)  routing T_1_23.sp4_h_r_6 <X> T_1_23.lc_trk_g1_6
 (25 7)  (43 375)  (43 375)  routing T_1_23.sp4_h_r_6 <X> T_1_23.lc_trk_g1_6
 (26 7)  (44 375)  (44 375)  routing T_1_23.lc_trk_g2_3 <X> T_1_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 375)  (46 375)  routing T_1_23.lc_trk_g2_3 <X> T_1_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 375)  (47 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 375)  (48 375)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (55 375)  (55 375)  LC_3 Logic Functioning bit
 (39 7)  (57 375)  (57 375)  LC_3 Logic Functioning bit
 (41 7)  (59 375)  (59 375)  LC_3 Logic Functioning bit
 (43 7)  (61 375)  (61 375)  LC_3 Logic Functioning bit
 (21 8)  (39 376)  (39 376)  routing T_1_23.sp4_h_r_43 <X> T_1_23.lc_trk_g2_3
 (22 8)  (40 376)  (40 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (41 376)  (41 376)  routing T_1_23.sp4_h_r_43 <X> T_1_23.lc_trk_g2_3
 (24 8)  (42 376)  (42 376)  routing T_1_23.sp4_h_r_43 <X> T_1_23.lc_trk_g2_3
 (26 8)  (44 376)  (44 376)  routing T_1_23.lc_trk_g1_5 <X> T_1_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 376)  (45 376)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 376)  (46 376)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 376)  (47 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 376)  (49 376)  routing T_1_23.lc_trk_g1_6 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 376)  (50 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 376)  (52 376)  routing T_1_23.lc_trk_g1_6 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 376)  (54 376)  LC_4 Logic Functioning bit
 (37 8)  (55 376)  (55 376)  LC_4 Logic Functioning bit
 (38 8)  (56 376)  (56 376)  LC_4 Logic Functioning bit
 (39 8)  (57 376)  (57 376)  LC_4 Logic Functioning bit
 (41 8)  (59 376)  (59 376)  LC_4 Logic Functioning bit
 (43 8)  (61 376)  (61 376)  LC_4 Logic Functioning bit
 (21 9)  (39 377)  (39 377)  routing T_1_23.sp4_h_r_43 <X> T_1_23.lc_trk_g2_3
 (27 9)  (45 377)  (45 377)  routing T_1_23.lc_trk_g1_5 <X> T_1_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 377)  (47 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 377)  (49 377)  routing T_1_23.lc_trk_g1_6 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (37 9)  (55 377)  (55 377)  LC_4 Logic Functioning bit
 (39 9)  (57 377)  (57 377)  LC_4 Logic Functioning bit
 (14 10)  (32 378)  (32 378)  routing T_1_23.sp4_v_b_36 <X> T_1_23.lc_trk_g2_4
 (17 10)  (35 378)  (35 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (47 378)  (47 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 378)  (49 378)  routing T_1_23.lc_trk_g2_6 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 378)  (50 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 378)  (51 378)  routing T_1_23.lc_trk_g2_6 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 378)  (54 378)  LC_5 Logic Functioning bit
 (43 10)  (61 378)  (61 378)  LC_5 Logic Functioning bit
 (50 10)  (68 378)  (68 378)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (69 378)  (69 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (32 379)  (32 379)  routing T_1_23.sp4_v_b_36 <X> T_1_23.lc_trk_g2_4
 (16 11)  (34 379)  (34 379)  routing T_1_23.sp4_v_b_36 <X> T_1_23.lc_trk_g2_4
 (17 11)  (35 379)  (35 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (36 379)  (36 379)  routing T_1_23.sp4_r_v_b_37 <X> T_1_23.lc_trk_g2_5
 (22 11)  (40 379)  (40 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (41 379)  (41 379)  routing T_1_23.sp4_h_r_30 <X> T_1_23.lc_trk_g2_6
 (24 11)  (42 379)  (42 379)  routing T_1_23.sp4_h_r_30 <X> T_1_23.lc_trk_g2_6
 (25 11)  (43 379)  (43 379)  routing T_1_23.sp4_h_r_30 <X> T_1_23.lc_trk_g2_6
 (27 11)  (45 379)  (45 379)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 379)  (46 379)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 379)  (47 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 379)  (48 379)  routing T_1_23.lc_trk_g0_2 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 379)  (49 379)  routing T_1_23.lc_trk_g2_6 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 379)  (54 379)  LC_5 Logic Functioning bit
 (37 11)  (55 379)  (55 379)  LC_5 Logic Functioning bit
 (39 11)  (57 379)  (57 379)  LC_5 Logic Functioning bit
 (43 11)  (61 379)  (61 379)  LC_5 Logic Functioning bit
 (6 12)  (24 380)  (24 380)  routing T_1_23.sp4_h_r_4 <X> T_1_23.sp4_v_b_9
 (17 12)  (35 380)  (35 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 380)  (36 380)  routing T_1_23.wire_logic_cluster/lc_1/out <X> T_1_23.lc_trk_g3_1
 (28 12)  (46 380)  (46 380)  routing T_1_23.lc_trk_g2_5 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 380)  (47 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 380)  (48 380)  routing T_1_23.lc_trk_g2_5 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 380)  (49 380)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 380)  (50 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 380)  (51 380)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 380)  (52 380)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 380)  (55 380)  LC_6 Logic Functioning bit
 (39 12)  (57 380)  (57 380)  LC_6 Logic Functioning bit
 (41 12)  (59 380)  (59 380)  LC_6 Logic Functioning bit
 (43 12)  (61 380)  (61 380)  LC_6 Logic Functioning bit
 (14 13)  (32 381)  (32 381)  routing T_1_23.sp4_h_r_24 <X> T_1_23.lc_trk_g3_0
 (15 13)  (33 381)  (33 381)  routing T_1_23.sp4_h_r_24 <X> T_1_23.lc_trk_g3_0
 (16 13)  (34 381)  (34 381)  routing T_1_23.sp4_h_r_24 <X> T_1_23.lc_trk_g3_0
 (17 13)  (35 381)  (35 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (31 13)  (49 381)  (49 381)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (37 13)  (55 381)  (55 381)  LC_6 Logic Functioning bit
 (39 13)  (57 381)  (57 381)  LC_6 Logic Functioning bit
 (41 13)  (59 381)  (59 381)  LC_6 Logic Functioning bit
 (43 13)  (61 381)  (61 381)  LC_6 Logic Functioning bit
 (52 13)  (70 381)  (70 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (27 14)  (45 382)  (45 382)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 382)  (47 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 382)  (48 382)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 382)  (49 382)  routing T_1_23.lc_trk_g2_4 <X> T_1_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 382)  (50 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 382)  (51 382)  routing T_1_23.lc_trk_g2_4 <X> T_1_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 382)  (54 382)  LC_7 Logic Functioning bit
 (38 14)  (56 382)  (56 382)  LC_7 Logic Functioning bit
 (41 14)  (59 382)  (59 382)  LC_7 Logic Functioning bit
 (43 14)  (61 382)  (61 382)  LC_7 Logic Functioning bit
 (45 14)  (63 382)  (63 382)  LC_7 Logic Functioning bit
 (22 15)  (40 383)  (40 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (44 383)  (44 383)  routing T_1_23.lc_trk_g0_3 <X> T_1_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 383)  (47 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 383)  (48 383)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (37 15)  (55 383)  (55 383)  LC_7 Logic Functioning bit
 (39 15)  (57 383)  (57 383)  LC_7 Logic Functioning bit
 (41 15)  (59 383)  (59 383)  LC_7 Logic Functioning bit
 (43 15)  (61 383)  (61 383)  LC_7 Logic Functioning bit


LogicTile_2_23

 (3 0)  (75 368)  (75 368)  routing T_2_23.sp12_h_r_0 <X> T_2_23.sp12_v_b_0
 (26 0)  (98 368)  (98 368)  routing T_2_23.lc_trk_g0_4 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 368)  (99 368)  routing T_2_23.lc_trk_g1_0 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 368)  (101 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 368)  (103 368)  routing T_2_23.lc_trk_g1_4 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 368)  (104 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 368)  (106 368)  routing T_2_23.lc_trk_g1_4 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 368)  (108 368)  LC_0 Logic Functioning bit
 (38 0)  (110 368)  (110 368)  LC_0 Logic Functioning bit
 (41 0)  (113 368)  (113 368)  LC_0 Logic Functioning bit
 (43 0)  (115 368)  (115 368)  LC_0 Logic Functioning bit
 (45 0)  (117 368)  (117 368)  LC_0 Logic Functioning bit
 (48 0)  (120 368)  (120 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (125 368)  (125 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (3 1)  (75 369)  (75 369)  routing T_2_23.sp12_h_r_0 <X> T_2_23.sp12_v_b_0
 (22 1)  (94 369)  (94 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (95 369)  (95 369)  routing T_2_23.sp4_h_r_2 <X> T_2_23.lc_trk_g0_2
 (24 1)  (96 369)  (96 369)  routing T_2_23.sp4_h_r_2 <X> T_2_23.lc_trk_g0_2
 (25 1)  (97 369)  (97 369)  routing T_2_23.sp4_h_r_2 <X> T_2_23.lc_trk_g0_2
 (29 1)  (101 369)  (101 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (109 369)  (109 369)  LC_0 Logic Functioning bit
 (39 1)  (111 369)  (111 369)  LC_0 Logic Functioning bit
 (41 1)  (113 369)  (113 369)  LC_0 Logic Functioning bit
 (43 1)  (115 369)  (115 369)  LC_0 Logic Functioning bit
 (0 2)  (72 370)  (72 370)  routing T_2_23.glb_netwk_3 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (2 2)  (74 370)  (74 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 370)  (86 370)  routing T_2_23.sp4_h_l_9 <X> T_2_23.lc_trk_g0_4
 (17 2)  (89 370)  (89 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (98 370)  (98 370)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 370)  (101 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 370)  (104 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 370)  (105 370)  routing T_2_23.lc_trk_g2_0 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 370)  (107 370)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.input_2_1
 (38 2)  (110 370)  (110 370)  LC_1 Logic Functioning bit
 (39 2)  (111 370)  (111 370)  LC_1 Logic Functioning bit
 (42 2)  (114 370)  (114 370)  LC_1 Logic Functioning bit
 (43 2)  (115 370)  (115 370)  LC_1 Logic Functioning bit
 (48 2)  (120 370)  (120 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (72 371)  (72 371)  routing T_2_23.glb_netwk_3 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (14 3)  (86 371)  (86 371)  routing T_2_23.sp4_h_l_9 <X> T_2_23.lc_trk_g0_4
 (15 3)  (87 371)  (87 371)  routing T_2_23.sp4_h_l_9 <X> T_2_23.lc_trk_g0_4
 (16 3)  (88 371)  (88 371)  routing T_2_23.sp4_h_l_9 <X> T_2_23.lc_trk_g0_4
 (17 3)  (89 371)  (89 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (90 371)  (90 371)  routing T_2_23.sp4_r_v_b_29 <X> T_2_23.lc_trk_g0_5
 (22 3)  (94 371)  (94 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 371)  (95 371)  routing T_2_23.sp4_h_r_6 <X> T_2_23.lc_trk_g0_6
 (24 3)  (96 371)  (96 371)  routing T_2_23.sp4_h_r_6 <X> T_2_23.lc_trk_g0_6
 (25 3)  (97 371)  (97 371)  routing T_2_23.sp4_h_r_6 <X> T_2_23.lc_trk_g0_6
 (26 3)  (98 371)  (98 371)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 371)  (99 371)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 371)  (101 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 371)  (102 371)  routing T_2_23.lc_trk_g0_2 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 371)  (104 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (108 371)  (108 371)  LC_1 Logic Functioning bit
 (37 3)  (109 371)  (109 371)  LC_1 Logic Functioning bit
 (40 3)  (112 371)  (112 371)  LC_1 Logic Functioning bit
 (41 3)  (113 371)  (113 371)  LC_1 Logic Functioning bit
 (14 4)  (86 372)  (86 372)  routing T_2_23.wire_logic_cluster/lc_0/out <X> T_2_23.lc_trk_g1_0
 (22 4)  (94 372)  (94 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (17 5)  (89 373)  (89 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (93 373)  (93 373)  routing T_2_23.sp4_r_v_b_27 <X> T_2_23.lc_trk_g1_3
 (15 6)  (87 374)  (87 374)  routing T_2_23.sp4_h_r_21 <X> T_2_23.lc_trk_g1_5
 (16 6)  (88 374)  (88 374)  routing T_2_23.sp4_h_r_21 <X> T_2_23.lc_trk_g1_5
 (17 6)  (89 374)  (89 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (90 374)  (90 374)  routing T_2_23.sp4_h_r_21 <X> T_2_23.lc_trk_g1_5
 (25 6)  (97 374)  (97 374)  routing T_2_23.sp4_h_l_11 <X> T_2_23.lc_trk_g1_6
 (28 6)  (100 374)  (100 374)  routing T_2_23.lc_trk_g2_2 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 374)  (101 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 374)  (103 374)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 374)  (104 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (109 374)  (109 374)  LC_3 Logic Functioning bit
 (39 6)  (111 374)  (111 374)  LC_3 Logic Functioning bit
 (41 6)  (113 374)  (113 374)  LC_3 Logic Functioning bit
 (43 6)  (115 374)  (115 374)  LC_3 Logic Functioning bit
 (14 7)  (86 375)  (86 375)  routing T_2_23.sp4_r_v_b_28 <X> T_2_23.lc_trk_g1_4
 (17 7)  (89 375)  (89 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (90 375)  (90 375)  routing T_2_23.sp4_h_r_21 <X> T_2_23.lc_trk_g1_5
 (22 7)  (94 375)  (94 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (95 375)  (95 375)  routing T_2_23.sp4_h_l_11 <X> T_2_23.lc_trk_g1_6
 (24 7)  (96 375)  (96 375)  routing T_2_23.sp4_h_l_11 <X> T_2_23.lc_trk_g1_6
 (25 7)  (97 375)  (97 375)  routing T_2_23.sp4_h_l_11 <X> T_2_23.lc_trk_g1_6
 (30 7)  (102 375)  (102 375)  routing T_2_23.lc_trk_g2_2 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 375)  (103 375)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (109 375)  (109 375)  LC_3 Logic Functioning bit
 (39 7)  (111 375)  (111 375)  LC_3 Logic Functioning bit
 (41 7)  (113 375)  (113 375)  LC_3 Logic Functioning bit
 (43 7)  (115 375)  (115 375)  LC_3 Logic Functioning bit
 (11 8)  (83 376)  (83 376)  routing T_2_23.sp4_h_r_3 <X> T_2_23.sp4_v_b_8
 (21 8)  (93 376)  (93 376)  routing T_2_23.sp4_v_t_14 <X> T_2_23.lc_trk_g2_3
 (22 8)  (94 376)  (94 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (95 376)  (95 376)  routing T_2_23.sp4_v_t_14 <X> T_2_23.lc_trk_g2_3
 (26 8)  (98 376)  (98 376)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 376)  (99 376)  routing T_2_23.lc_trk_g3_0 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 376)  (100 376)  routing T_2_23.lc_trk_g3_0 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 376)  (101 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 376)  (103 376)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 376)  (104 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (110 376)  (110 376)  LC_4 Logic Functioning bit
 (39 8)  (111 376)  (111 376)  LC_4 Logic Functioning bit
 (42 8)  (114 376)  (114 376)  LC_4 Logic Functioning bit
 (43 8)  (115 376)  (115 376)  LC_4 Logic Functioning bit
 (50 8)  (122 376)  (122 376)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (86 377)  (86 377)  routing T_2_23.tnl_op_0 <X> T_2_23.lc_trk_g2_0
 (15 9)  (87 377)  (87 377)  routing T_2_23.tnl_op_0 <X> T_2_23.lc_trk_g2_0
 (17 9)  (89 377)  (89 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (94 377)  (94 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (97 377)  (97 377)  routing T_2_23.sp4_r_v_b_34 <X> T_2_23.lc_trk_g2_2
 (27 9)  (99 377)  (99 377)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 377)  (101 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 377)  (108 377)  LC_4 Logic Functioning bit
 (37 9)  (109 377)  (109 377)  LC_4 Logic Functioning bit
 (40 9)  (112 377)  (112 377)  LC_4 Logic Functioning bit
 (41 9)  (113 377)  (113 377)  LC_4 Logic Functioning bit
 (4 10)  (76 378)  (76 378)  routing T_2_23.sp4_h_r_0 <X> T_2_23.sp4_v_t_43
 (5 10)  (77 378)  (77 378)  routing T_2_23.sp4_v_t_43 <X> T_2_23.sp4_h_l_43
 (6 10)  (78 378)  (78 378)  routing T_2_23.sp4_h_r_0 <X> T_2_23.sp4_v_t_43
 (21 10)  (93 378)  (93 378)  routing T_2_23.rgt_op_7 <X> T_2_23.lc_trk_g2_7
 (22 10)  (94 378)  (94 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (96 378)  (96 378)  routing T_2_23.rgt_op_7 <X> T_2_23.lc_trk_g2_7
 (26 10)  (98 378)  (98 378)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 378)  (99 378)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 378)  (100 378)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 378)  (101 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 378)  (102 378)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 378)  (104 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 378)  (106 378)  routing T_2_23.lc_trk_g1_3 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (38 10)  (110 378)  (110 378)  LC_5 Logic Functioning bit
 (39 10)  (111 378)  (111 378)  LC_5 Logic Functioning bit
 (42 10)  (114 378)  (114 378)  LC_5 Logic Functioning bit
 (43 10)  (115 378)  (115 378)  LC_5 Logic Functioning bit
 (5 11)  (77 379)  (77 379)  routing T_2_23.sp4_h_r_0 <X> T_2_23.sp4_v_t_43
 (6 11)  (78 379)  (78 379)  routing T_2_23.sp4_v_t_43 <X> T_2_23.sp4_h_l_43
 (15 11)  (87 379)  (87 379)  routing T_2_23.sp4_v_t_33 <X> T_2_23.lc_trk_g2_4
 (16 11)  (88 379)  (88 379)  routing T_2_23.sp4_v_t_33 <X> T_2_23.lc_trk_g2_4
 (17 11)  (89 379)  (89 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (98 379)  (98 379)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 379)  (100 379)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 379)  (101 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 379)  (103 379)  routing T_2_23.lc_trk_g1_3 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 379)  (104 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (105 379)  (105 379)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.input_2_5
 (35 11)  (107 379)  (107 379)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.input_2_5
 (36 11)  (108 379)  (108 379)  LC_5 Logic Functioning bit
 (37 11)  (109 379)  (109 379)  LC_5 Logic Functioning bit
 (40 11)  (112 379)  (112 379)  LC_5 Logic Functioning bit
 (41 11)  (113 379)  (113 379)  LC_5 Logic Functioning bit
 (48 11)  (120 379)  (120 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (10 12)  (82 380)  (82 380)  routing T_2_23.sp4_v_t_40 <X> T_2_23.sp4_h_r_10
 (16 12)  (88 380)  (88 380)  routing T_2_23.sp12_v_t_6 <X> T_2_23.lc_trk_g3_1
 (17 12)  (89 380)  (89 380)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (26 12)  (98 380)  (98 380)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (31 12)  (103 380)  (103 380)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 380)  (104 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 380)  (105 380)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 380)  (106 380)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 380)  (109 380)  LC_6 Logic Functioning bit
 (39 12)  (111 380)  (111 380)  LC_6 Logic Functioning bit
 (41 12)  (113 380)  (113 380)  LC_6 Logic Functioning bit
 (43 12)  (115 380)  (115 380)  LC_6 Logic Functioning bit
 (12 13)  (84 381)  (84 381)  routing T_2_23.sp4_h_r_11 <X> T_2_23.sp4_v_b_11
 (17 13)  (89 381)  (89 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (94 381)  (94 381)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (96 381)  (96 381)  routing T_2_23.tnr_op_2 <X> T_2_23.lc_trk_g3_2
 (26 13)  (98 381)  (98 381)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 381)  (99 381)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 381)  (100 381)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 381)  (101 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (108 381)  (108 381)  LC_6 Logic Functioning bit
 (38 13)  (110 381)  (110 381)  LC_6 Logic Functioning bit
 (40 13)  (112 381)  (112 381)  LC_6 Logic Functioning bit
 (42 13)  (114 381)  (114 381)  LC_6 Logic Functioning bit
 (46 13)  (118 381)  (118 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (87 382)  (87 382)  routing T_2_23.tnl_op_5 <X> T_2_23.lc_trk_g3_5
 (17 14)  (89 382)  (89 382)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (94 382)  (94 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (100 382)  (100 382)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 382)  (101 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 382)  (102 382)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 382)  (104 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 382)  (105 382)  routing T_2_23.lc_trk_g3_1 <X> T_2_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 382)  (106 382)  routing T_2_23.lc_trk_g3_1 <X> T_2_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 382)  (107 382)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.input_2_7
 (38 14)  (110 382)  (110 382)  LC_7 Logic Functioning bit
 (39 14)  (111 382)  (111 382)  LC_7 Logic Functioning bit
 (42 14)  (114 382)  (114 382)  LC_7 Logic Functioning bit
 (43 14)  (115 382)  (115 382)  LC_7 Logic Functioning bit
 (52 14)  (124 382)  (124 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (89 383)  (89 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (90 383)  (90 383)  routing T_2_23.tnl_op_5 <X> T_2_23.lc_trk_g3_5
 (22 15)  (94 383)  (94 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (97 383)  (97 383)  routing T_2_23.sp4_r_v_b_46 <X> T_2_23.lc_trk_g3_6
 (26 15)  (98 383)  (98 383)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 383)  (99 383)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 383)  (100 383)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 383)  (101 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 383)  (104 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (105 383)  (105 383)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.input_2_7
 (34 15)  (106 383)  (106 383)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.input_2_7
 (35 15)  (107 383)  (107 383)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.input_2_7
 (36 15)  (108 383)  (108 383)  LC_7 Logic Functioning bit
 (37 15)  (109 383)  (109 383)  LC_7 Logic Functioning bit
 (40 15)  (112 383)  (112 383)  LC_7 Logic Functioning bit
 (41 15)  (113 383)  (113 383)  LC_7 Logic Functioning bit


LogicTile_3_23

 (14 0)  (140 368)  (140 368)  routing T_3_23.bnr_op_0 <X> T_3_23.lc_trk_g0_0
 (21 0)  (147 368)  (147 368)  routing T_3_23.wire_logic_cluster/lc_3/out <X> T_3_23.lc_trk_g0_3
 (22 0)  (148 368)  (148 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (152 368)  (152 368)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 368)  (153 368)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 368)  (154 368)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 368)  (155 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 368)  (156 368)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 368)  (158 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 368)  (160 368)  routing T_3_23.lc_trk_g1_2 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 368)  (162 368)  LC_0 Logic Functioning bit
 (37 0)  (163 368)  (163 368)  LC_0 Logic Functioning bit
 (38 0)  (164 368)  (164 368)  LC_0 Logic Functioning bit
 (39 0)  (165 368)  (165 368)  LC_0 Logic Functioning bit
 (46 0)  (172 368)  (172 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (140 369)  (140 369)  routing T_3_23.bnr_op_0 <X> T_3_23.lc_trk_g0_0
 (17 1)  (143 369)  (143 369)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (152 369)  (152 369)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 369)  (153 369)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 369)  (155 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 369)  (156 369)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 369)  (157 369)  routing T_3_23.lc_trk_g1_2 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (40 1)  (166 369)  (166 369)  LC_0 Logic Functioning bit
 (41 1)  (167 369)  (167 369)  LC_0 Logic Functioning bit
 (42 1)  (168 369)  (168 369)  LC_0 Logic Functioning bit
 (43 1)  (169 369)  (169 369)  LC_0 Logic Functioning bit
 (0 2)  (126 370)  (126 370)  routing T_3_23.glb_netwk_3 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (128 370)  (128 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (131 370)  (131 370)  routing T_3_23.sp4_v_b_0 <X> T_3_23.sp4_h_l_37
 (28 2)  (154 370)  (154 370)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 370)  (155 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 370)  (156 370)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 370)  (158 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 370)  (160 370)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (38 2)  (164 370)  (164 370)  LC_1 Logic Functioning bit
 (39 2)  (165 370)  (165 370)  LC_1 Logic Functioning bit
 (42 2)  (168 370)  (168 370)  LC_1 Logic Functioning bit
 (43 2)  (169 370)  (169 370)  LC_1 Logic Functioning bit
 (51 2)  (177 370)  (177 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (178 370)  (178 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (126 371)  (126 371)  routing T_3_23.glb_netwk_3 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (22 3)  (148 371)  (148 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (150 371)  (150 371)  routing T_3_23.bot_op_6 <X> T_3_23.lc_trk_g0_6
 (26 3)  (152 371)  (152 371)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 371)  (155 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 371)  (156 371)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 371)  (157 371)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 371)  (158 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (159 371)  (159 371)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.input_2_1
 (34 3)  (160 371)  (160 371)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.input_2_1
 (35 3)  (161 371)  (161 371)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.input_2_1
 (36 3)  (162 371)  (162 371)  LC_1 Logic Functioning bit
 (37 3)  (163 371)  (163 371)  LC_1 Logic Functioning bit
 (40 3)  (166 371)  (166 371)  LC_1 Logic Functioning bit
 (41 3)  (167 371)  (167 371)  LC_1 Logic Functioning bit
 (6 4)  (132 372)  (132 372)  routing T_3_23.sp4_v_t_37 <X> T_3_23.sp4_v_b_3
 (14 4)  (140 372)  (140 372)  routing T_3_23.sp4_v_b_8 <X> T_3_23.lc_trk_g1_0
 (17 4)  (143 372)  (143 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (148 372)  (148 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (149 372)  (149 372)  routing T_3_23.sp4_v_b_19 <X> T_3_23.lc_trk_g1_3
 (24 4)  (150 372)  (150 372)  routing T_3_23.sp4_v_b_19 <X> T_3_23.lc_trk_g1_3
 (26 4)  (152 372)  (152 372)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (32 4)  (158 372)  (158 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (163 372)  (163 372)  LC_2 Logic Functioning bit
 (39 4)  (165 372)  (165 372)  LC_2 Logic Functioning bit
 (41 4)  (167 372)  (167 372)  LC_2 Logic Functioning bit
 (43 4)  (169 372)  (169 372)  LC_2 Logic Functioning bit
 (5 5)  (131 373)  (131 373)  routing T_3_23.sp4_v_t_37 <X> T_3_23.sp4_v_b_3
 (8 5)  (134 373)  (134 373)  routing T_3_23.sp4_h_l_47 <X> T_3_23.sp4_v_b_4
 (9 5)  (135 373)  (135 373)  routing T_3_23.sp4_h_l_47 <X> T_3_23.sp4_v_b_4
 (10 5)  (136 373)  (136 373)  routing T_3_23.sp4_h_l_47 <X> T_3_23.sp4_v_b_4
 (14 5)  (140 373)  (140 373)  routing T_3_23.sp4_v_b_8 <X> T_3_23.lc_trk_g1_0
 (16 5)  (142 373)  (142 373)  routing T_3_23.sp4_v_b_8 <X> T_3_23.lc_trk_g1_0
 (17 5)  (143 373)  (143 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (144 373)  (144 373)  routing T_3_23.sp4_r_v_b_25 <X> T_3_23.lc_trk_g1_1
 (22 5)  (148 373)  (148 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (152 373)  (152 373)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 373)  (154 373)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 373)  (155 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 373)  (157 373)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 373)  (162 373)  LC_2 Logic Functioning bit
 (38 5)  (164 373)  (164 373)  LC_2 Logic Functioning bit
 (40 5)  (166 373)  (166 373)  LC_2 Logic Functioning bit
 (42 5)  (168 373)  (168 373)  LC_2 Logic Functioning bit
 (4 6)  (130 374)  (130 374)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_v_t_38
 (11 6)  (137 374)  (137 374)  routing T_3_23.sp4_h_r_11 <X> T_3_23.sp4_v_t_40
 (12 6)  (138 374)  (138 374)  routing T_3_23.sp4_h_r_2 <X> T_3_23.sp4_h_l_40
 (13 6)  (139 374)  (139 374)  routing T_3_23.sp4_h_r_11 <X> T_3_23.sp4_v_t_40
 (14 6)  (140 374)  (140 374)  routing T_3_23.lft_op_4 <X> T_3_23.lc_trk_g1_4
 (15 6)  (141 374)  (141 374)  routing T_3_23.sp4_h_r_21 <X> T_3_23.lc_trk_g1_5
 (16 6)  (142 374)  (142 374)  routing T_3_23.sp4_h_r_21 <X> T_3_23.lc_trk_g1_5
 (17 6)  (143 374)  (143 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (144 374)  (144 374)  routing T_3_23.sp4_h_r_21 <X> T_3_23.lc_trk_g1_5
 (22 6)  (148 374)  (148 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (149 374)  (149 374)  routing T_3_23.sp4_h_r_7 <X> T_3_23.lc_trk_g1_7
 (24 6)  (150 374)  (150 374)  routing T_3_23.sp4_h_r_7 <X> T_3_23.lc_trk_g1_7
 (27 6)  (153 374)  (153 374)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 374)  (155 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 374)  (156 374)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 374)  (158 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 374)  (160 374)  routing T_3_23.lc_trk_g1_1 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 374)  (162 374)  LC_3 Logic Functioning bit
 (38 6)  (164 374)  (164 374)  LC_3 Logic Functioning bit
 (41 6)  (167 374)  (167 374)  LC_3 Logic Functioning bit
 (43 6)  (169 374)  (169 374)  LC_3 Logic Functioning bit
 (45 6)  (171 374)  (171 374)  LC_3 Logic Functioning bit
 (46 6)  (172 374)  (172 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (174 374)  (174 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (131 375)  (131 375)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_v_t_38
 (12 7)  (138 375)  (138 375)  routing T_3_23.sp4_h_r_11 <X> T_3_23.sp4_v_t_40
 (13 7)  (139 375)  (139 375)  routing T_3_23.sp4_h_r_2 <X> T_3_23.sp4_h_l_40
 (15 7)  (141 375)  (141 375)  routing T_3_23.lft_op_4 <X> T_3_23.lc_trk_g1_4
 (17 7)  (143 375)  (143 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (144 375)  (144 375)  routing T_3_23.sp4_h_r_21 <X> T_3_23.lc_trk_g1_5
 (21 7)  (147 375)  (147 375)  routing T_3_23.sp4_h_r_7 <X> T_3_23.lc_trk_g1_7
 (26 7)  (152 375)  (152 375)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 375)  (155 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (162 375)  (162 375)  LC_3 Logic Functioning bit
 (38 7)  (164 375)  (164 375)  LC_3 Logic Functioning bit
 (40 7)  (166 375)  (166 375)  LC_3 Logic Functioning bit
 (42 7)  (168 375)  (168 375)  LC_3 Logic Functioning bit
 (16 8)  (142 376)  (142 376)  routing T_3_23.sp4_v_b_33 <X> T_3_23.lc_trk_g2_1
 (17 8)  (143 376)  (143 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (144 376)  (144 376)  routing T_3_23.sp4_v_b_33 <X> T_3_23.lc_trk_g2_1
 (26 8)  (152 376)  (152 376)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 376)  (153 376)  routing T_3_23.lc_trk_g1_0 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 376)  (155 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 376)  (157 376)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 376)  (158 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 376)  (159 376)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 376)  (161 376)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.input_2_4
 (38 8)  (164 376)  (164 376)  LC_4 Logic Functioning bit
 (39 8)  (165 376)  (165 376)  LC_4 Logic Functioning bit
 (42 8)  (168 376)  (168 376)  LC_4 Logic Functioning bit
 (43 8)  (169 376)  (169 376)  LC_4 Logic Functioning bit
 (14 9)  (140 377)  (140 377)  routing T_3_23.tnl_op_0 <X> T_3_23.lc_trk_g2_0
 (15 9)  (141 377)  (141 377)  routing T_3_23.tnl_op_0 <X> T_3_23.lc_trk_g2_0
 (17 9)  (143 377)  (143 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (144 377)  (144 377)  routing T_3_23.sp4_v_b_33 <X> T_3_23.lc_trk_g2_1
 (22 9)  (148 377)  (148 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (149 377)  (149 377)  routing T_3_23.sp12_v_t_9 <X> T_3_23.lc_trk_g2_2
 (26 9)  (152 377)  (152 377)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 377)  (155 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 377)  (157 377)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 377)  (158 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (159 377)  (159 377)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.input_2_4
 (34 9)  (160 377)  (160 377)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.input_2_4
 (36 9)  (162 377)  (162 377)  LC_4 Logic Functioning bit
 (37 9)  (163 377)  (163 377)  LC_4 Logic Functioning bit
 (40 9)  (166 377)  (166 377)  LC_4 Logic Functioning bit
 (41 9)  (167 377)  (167 377)  LC_4 Logic Functioning bit
 (11 10)  (137 378)  (137 378)  routing T_3_23.sp4_v_b_0 <X> T_3_23.sp4_v_t_45
 (13 10)  (139 378)  (139 378)  routing T_3_23.sp4_v_b_0 <X> T_3_23.sp4_v_t_45
 (22 10)  (148 378)  (148 378)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (150 378)  (150 378)  routing T_3_23.tnl_op_7 <X> T_3_23.lc_trk_g2_7
 (26 10)  (152 378)  (152 378)  routing T_3_23.lc_trk_g1_4 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 378)  (153 378)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 378)  (154 378)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 378)  (155 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 378)  (158 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 378)  (159 378)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (38 10)  (164 378)  (164 378)  LC_5 Logic Functioning bit
 (39 10)  (165 378)  (165 378)  LC_5 Logic Functioning bit
 (42 10)  (168 378)  (168 378)  LC_5 Logic Functioning bit
 (43 10)  (169 378)  (169 378)  LC_5 Logic Functioning bit
 (50 10)  (176 378)  (176 378)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (132 379)  (132 379)  routing T_3_23.sp4_h_r_6 <X> T_3_23.sp4_h_l_43
 (14 11)  (140 379)  (140 379)  routing T_3_23.sp4_h_l_17 <X> T_3_23.lc_trk_g2_4
 (15 11)  (141 379)  (141 379)  routing T_3_23.sp4_h_l_17 <X> T_3_23.lc_trk_g2_4
 (16 11)  (142 379)  (142 379)  routing T_3_23.sp4_h_l_17 <X> T_3_23.lc_trk_g2_4
 (17 11)  (143 379)  (143 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (147 379)  (147 379)  routing T_3_23.tnl_op_7 <X> T_3_23.lc_trk_g2_7
 (22 11)  (148 379)  (148 379)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (150 379)  (150 379)  routing T_3_23.tnr_op_6 <X> T_3_23.lc_trk_g2_6
 (27 11)  (153 379)  (153 379)  routing T_3_23.lc_trk_g1_4 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 379)  (155 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 379)  (162 379)  LC_5 Logic Functioning bit
 (37 11)  (163 379)  (163 379)  LC_5 Logic Functioning bit
 (40 11)  (166 379)  (166 379)  LC_5 Logic Functioning bit
 (41 11)  (167 379)  (167 379)  LC_5 Logic Functioning bit
 (15 12)  (141 380)  (141 380)  routing T_3_23.rgt_op_1 <X> T_3_23.lc_trk_g3_1
 (17 12)  (143 380)  (143 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (144 380)  (144 380)  routing T_3_23.rgt_op_1 <X> T_3_23.lc_trk_g3_1
 (28 12)  (154 380)  (154 380)  routing T_3_23.lc_trk_g2_1 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 380)  (155 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 380)  (158 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 380)  (159 380)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 380)  (160 380)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (38 12)  (164 380)  (164 380)  LC_6 Logic Functioning bit
 (39 12)  (165 380)  (165 380)  LC_6 Logic Functioning bit
 (42 12)  (168 380)  (168 380)  LC_6 Logic Functioning bit
 (43 12)  (169 380)  (169 380)  LC_6 Logic Functioning bit
 (48 12)  (174 380)  (174 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (176 380)  (176 380)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (131 381)  (131 381)  routing T_3_23.sp4_h_r_9 <X> T_3_23.sp4_v_b_9
 (8 13)  (134 381)  (134 381)  routing T_3_23.sp4_v_t_42 <X> T_3_23.sp4_v_b_10
 (10 13)  (136 381)  (136 381)  routing T_3_23.sp4_v_t_42 <X> T_3_23.sp4_v_b_10
 (17 13)  (143 381)  (143 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (148 381)  (148 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (149 381)  (149 381)  routing T_3_23.sp12_v_t_9 <X> T_3_23.lc_trk_g3_2
 (26 13)  (152 381)  (152 381)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 381)  (154 381)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 381)  (155 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (162 381)  (162 381)  LC_6 Logic Functioning bit
 (37 13)  (163 381)  (163 381)  LC_6 Logic Functioning bit
 (40 13)  (166 381)  (166 381)  LC_6 Logic Functioning bit
 (41 13)  (167 381)  (167 381)  LC_6 Logic Functioning bit
 (8 14)  (134 382)  (134 382)  routing T_3_23.sp4_h_r_10 <X> T_3_23.sp4_h_l_47
 (16 14)  (142 382)  (142 382)  routing T_3_23.sp4_v_b_37 <X> T_3_23.lc_trk_g3_5
 (17 14)  (143 382)  (143 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (144 382)  (144 382)  routing T_3_23.sp4_v_b_37 <X> T_3_23.lc_trk_g3_5
 (25 14)  (151 382)  (151 382)  routing T_3_23.rgt_op_6 <X> T_3_23.lc_trk_g3_6
 (29 14)  (155 382)  (155 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 382)  (157 382)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 382)  (158 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 382)  (159 382)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (163 382)  (163 382)  LC_7 Logic Functioning bit
 (39 14)  (165 382)  (165 382)  LC_7 Logic Functioning bit
 (41 14)  (167 382)  (167 382)  LC_7 Logic Functioning bit
 (43 14)  (169 382)  (169 382)  LC_7 Logic Functioning bit
 (10 15)  (136 383)  (136 383)  routing T_3_23.sp4_h_l_40 <X> T_3_23.sp4_v_t_47
 (18 15)  (144 383)  (144 383)  routing T_3_23.sp4_v_b_37 <X> T_3_23.lc_trk_g3_5
 (22 15)  (148 383)  (148 383)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (150 383)  (150 383)  routing T_3_23.rgt_op_6 <X> T_3_23.lc_trk_g3_6
 (37 15)  (163 383)  (163 383)  LC_7 Logic Functioning bit
 (39 15)  (165 383)  (165 383)  LC_7 Logic Functioning bit
 (41 15)  (167 383)  (167 383)  LC_7 Logic Functioning bit
 (43 15)  (169 383)  (169 383)  LC_7 Logic Functioning bit


LogicTile_4_23

 (6 0)  (186 368)  (186 368)  routing T_4_23.sp4_h_r_7 <X> T_4_23.sp4_v_b_0
 (15 0)  (195 368)  (195 368)  routing T_4_23.bot_op_1 <X> T_4_23.lc_trk_g0_1
 (17 0)  (197 368)  (197 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (205 368)  (205 368)  routing T_4_23.lft_op_2 <X> T_4_23.lc_trk_g0_2
 (26 0)  (206 368)  (206 368)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 368)  (207 368)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 368)  (209 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 368)  (210 368)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 368)  (211 368)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 368)  (212 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (218 368)  (218 368)  LC_0 Logic Functioning bit
 (39 0)  (219 368)  (219 368)  LC_0 Logic Functioning bit
 (42 0)  (222 368)  (222 368)  LC_0 Logic Functioning bit
 (43 0)  (223 368)  (223 368)  LC_0 Logic Functioning bit
 (51 0)  (231 368)  (231 368)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (202 369)  (202 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (204 369)  (204 369)  routing T_4_23.lft_op_2 <X> T_4_23.lc_trk_g0_2
 (29 1)  (209 369)  (209 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 369)  (211 369)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 369)  (212 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (213 369)  (213 369)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_0
 (34 1)  (214 369)  (214 369)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_0
 (35 1)  (215 369)  (215 369)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_0
 (36 1)  (216 369)  (216 369)  LC_0 Logic Functioning bit
 (37 1)  (217 369)  (217 369)  LC_0 Logic Functioning bit
 (40 1)  (220 369)  (220 369)  LC_0 Logic Functioning bit
 (41 1)  (221 369)  (221 369)  LC_0 Logic Functioning bit
 (0 2)  (180 370)  (180 370)  routing T_4_23.glb_netwk_3 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (2 2)  (182 370)  (182 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (191 370)  (191 370)  routing T_4_23.sp4_v_b_11 <X> T_4_23.sp4_v_t_39
 (14 2)  (194 370)  (194 370)  routing T_4_23.bnr_op_4 <X> T_4_23.lc_trk_g0_4
 (21 2)  (201 370)  (201 370)  routing T_4_23.sp4_v_b_7 <X> T_4_23.lc_trk_g0_7
 (22 2)  (202 370)  (202 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (203 370)  (203 370)  routing T_4_23.sp4_v_b_7 <X> T_4_23.lc_trk_g0_7
 (29 2)  (209 370)  (209 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 370)  (211 370)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 370)  (212 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 370)  (214 370)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (38 2)  (218 370)  (218 370)  LC_1 Logic Functioning bit
 (39 2)  (219 370)  (219 370)  LC_1 Logic Functioning bit
 (42 2)  (222 370)  (222 370)  LC_1 Logic Functioning bit
 (43 2)  (223 370)  (223 370)  LC_1 Logic Functioning bit
 (50 2)  (230 370)  (230 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 371)  (180 371)  routing T_4_23.glb_netwk_3 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (12 3)  (192 371)  (192 371)  routing T_4_23.sp4_v_b_11 <X> T_4_23.sp4_v_t_39
 (14 3)  (194 371)  (194 371)  routing T_4_23.bnr_op_4 <X> T_4_23.lc_trk_g0_4
 (17 3)  (197 371)  (197 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (206 371)  (206 371)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 371)  (207 371)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 371)  (208 371)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 371)  (209 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 371)  (210 371)  routing T_4_23.lc_trk_g0_2 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (216 371)  (216 371)  LC_1 Logic Functioning bit
 (37 3)  (217 371)  (217 371)  LC_1 Logic Functioning bit
 (40 3)  (220 371)  (220 371)  LC_1 Logic Functioning bit
 (41 3)  (221 371)  (221 371)  LC_1 Logic Functioning bit
 (5 4)  (185 372)  (185 372)  routing T_4_23.sp4_v_t_38 <X> T_4_23.sp4_h_r_3
 (21 4)  (201 372)  (201 372)  routing T_4_23.wire_logic_cluster/lc_3/out <X> T_4_23.lc_trk_g1_3
 (22 4)  (202 372)  (202 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (208 372)  (208 372)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 372)  (209 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 372)  (210 372)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 372)  (212 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 372)  (213 372)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 372)  (214 372)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 372)  (216 372)  LC_2 Logic Functioning bit
 (37 4)  (217 372)  (217 372)  LC_2 Logic Functioning bit
 (38 4)  (218 372)  (218 372)  LC_2 Logic Functioning bit
 (39 4)  (219 372)  (219 372)  LC_2 Logic Functioning bit
 (41 4)  (221 372)  (221 372)  LC_2 Logic Functioning bit
 (43 4)  (223 372)  (223 372)  LC_2 Logic Functioning bit
 (45 4)  (225 372)  (225 372)  LC_2 Logic Functioning bit
 (46 4)  (226 372)  (226 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (8 5)  (188 373)  (188 373)  routing T_4_23.sp4_v_t_36 <X> T_4_23.sp4_v_b_4
 (10 5)  (190 373)  (190 373)  routing T_4_23.sp4_v_t_36 <X> T_4_23.sp4_v_b_4
 (27 5)  (207 373)  (207 373)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 373)  (208 373)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 373)  (209 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 373)  (211 373)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 373)  (216 373)  LC_2 Logic Functioning bit
 (38 5)  (218 373)  (218 373)  LC_2 Logic Functioning bit
 (51 5)  (231 373)  (231 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (194 374)  (194 374)  routing T_4_23.wire_logic_cluster/lc_4/out <X> T_4_23.lc_trk_g1_4
 (15 6)  (195 374)  (195 374)  routing T_4_23.sp12_h_r_5 <X> T_4_23.lc_trk_g1_5
 (17 6)  (197 374)  (197 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (198 374)  (198 374)  routing T_4_23.sp12_h_r_5 <X> T_4_23.lc_trk_g1_5
 (22 6)  (202 374)  (202 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (204 374)  (204 374)  routing T_4_23.bot_op_7 <X> T_4_23.lc_trk_g1_7
 (25 6)  (205 374)  (205 374)  routing T_4_23.sp12_h_l_5 <X> T_4_23.lc_trk_g1_6
 (26 6)  (206 374)  (206 374)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 374)  (207 374)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 374)  (209 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 374)  (212 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 374)  (213 374)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 374)  (214 374)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 374)  (216 374)  LC_3 Logic Functioning bit
 (38 6)  (218 374)  (218 374)  LC_3 Logic Functioning bit
 (41 6)  (221 374)  (221 374)  LC_3 Logic Functioning bit
 (43 6)  (223 374)  (223 374)  LC_3 Logic Functioning bit
 (45 6)  (225 374)  (225 374)  LC_3 Logic Functioning bit
 (51 6)  (231 374)  (231 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (197 375)  (197 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (198 375)  (198 375)  routing T_4_23.sp12_h_r_5 <X> T_4_23.lc_trk_g1_5
 (22 7)  (202 375)  (202 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (204 375)  (204 375)  routing T_4_23.sp12_h_l_5 <X> T_4_23.lc_trk_g1_6
 (25 7)  (205 375)  (205 375)  routing T_4_23.sp12_h_l_5 <X> T_4_23.lc_trk_g1_6
 (27 7)  (207 375)  (207 375)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 375)  (208 375)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 375)  (209 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 375)  (210 375)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (217 375)  (217 375)  LC_3 Logic Functioning bit
 (39 7)  (219 375)  (219 375)  LC_3 Logic Functioning bit
 (41 7)  (221 375)  (221 375)  LC_3 Logic Functioning bit
 (43 7)  (223 375)  (223 375)  LC_3 Logic Functioning bit
 (51 7)  (231 375)  (231 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (184 376)  (184 376)  routing T_4_23.sp4_h_l_43 <X> T_4_23.sp4_v_b_6
 (22 8)  (202 376)  (202 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (203 376)  (203 376)  routing T_4_23.sp4_h_r_27 <X> T_4_23.lc_trk_g2_3
 (24 8)  (204 376)  (204 376)  routing T_4_23.sp4_h_r_27 <X> T_4_23.lc_trk_g2_3
 (26 8)  (206 376)  (206 376)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 376)  (209 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 376)  (212 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 376)  (213 376)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 376)  (216 376)  LC_4 Logic Functioning bit
 (37 8)  (217 376)  (217 376)  LC_4 Logic Functioning bit
 (38 8)  (218 376)  (218 376)  LC_4 Logic Functioning bit
 (39 8)  (219 376)  (219 376)  LC_4 Logic Functioning bit
 (5 9)  (185 377)  (185 377)  routing T_4_23.sp4_h_l_43 <X> T_4_23.sp4_v_b_6
 (21 9)  (201 377)  (201 377)  routing T_4_23.sp4_h_r_27 <X> T_4_23.lc_trk_g2_3
 (26 9)  (206 377)  (206 377)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 377)  (207 377)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 377)  (209 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 377)  (211 377)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (40 9)  (220 377)  (220 377)  LC_4 Logic Functioning bit
 (41 9)  (221 377)  (221 377)  LC_4 Logic Functioning bit
 (42 9)  (222 377)  (222 377)  LC_4 Logic Functioning bit
 (43 9)  (223 377)  (223 377)  LC_4 Logic Functioning bit
 (12 10)  (192 378)  (192 378)  routing T_4_23.sp4_v_b_8 <X> T_4_23.sp4_h_l_45
 (16 10)  (196 378)  (196 378)  routing T_4_23.sp4_v_b_37 <X> T_4_23.lc_trk_g2_5
 (17 10)  (197 378)  (197 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (198 378)  (198 378)  routing T_4_23.sp4_v_b_37 <X> T_4_23.lc_trk_g2_5
 (22 10)  (202 378)  (202 378)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (204 378)  (204 378)  routing T_4_23.tnr_op_7 <X> T_4_23.lc_trk_g2_7
 (27 10)  (207 378)  (207 378)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 378)  (208 378)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 378)  (209 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 378)  (210 378)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 378)  (212 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 378)  (213 378)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 378)  (214 378)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 378)  (216 378)  LC_5 Logic Functioning bit
 (38 10)  (218 378)  (218 378)  LC_5 Logic Functioning bit
 (41 10)  (221 378)  (221 378)  LC_5 Logic Functioning bit
 (43 10)  (223 378)  (223 378)  LC_5 Logic Functioning bit
 (45 10)  (225 378)  (225 378)  LC_5 Logic Functioning bit
 (46 10)  (226 378)  (226 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (231 378)  (231 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (184 379)  (184 379)  routing T_4_23.sp4_h_r_10 <X> T_4_23.sp4_h_l_43
 (6 11)  (186 379)  (186 379)  routing T_4_23.sp4_h_r_10 <X> T_4_23.sp4_h_l_43
 (18 11)  (198 379)  (198 379)  routing T_4_23.sp4_v_b_37 <X> T_4_23.lc_trk_g2_5
 (22 11)  (202 379)  (202 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (207 379)  (207 379)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 379)  (208 379)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 379)  (209 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (217 379)  (217 379)  LC_5 Logic Functioning bit
 (39 11)  (219 379)  (219 379)  LC_5 Logic Functioning bit
 (41 11)  (221 379)  (221 379)  LC_5 Logic Functioning bit
 (43 11)  (223 379)  (223 379)  LC_5 Logic Functioning bit
 (4 12)  (184 380)  (184 380)  routing T_4_23.sp4_v_t_44 <X> T_4_23.sp4_v_b_9
 (5 12)  (185 380)  (185 380)  routing T_4_23.sp4_v_t_44 <X> T_4_23.sp4_h_r_9
 (16 12)  (196 380)  (196 380)  routing T_4_23.sp4_v_t_12 <X> T_4_23.lc_trk_g3_1
 (17 12)  (197 380)  (197 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (198 380)  (198 380)  routing T_4_23.sp4_v_t_12 <X> T_4_23.lc_trk_g3_1
 (21 12)  (201 380)  (201 380)  routing T_4_23.sp4_v_t_14 <X> T_4_23.lc_trk_g3_3
 (22 12)  (202 380)  (202 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (203 380)  (203 380)  routing T_4_23.sp4_v_t_14 <X> T_4_23.lc_trk_g3_3
 (25 12)  (205 380)  (205 380)  routing T_4_23.wire_logic_cluster/lc_2/out <X> T_4_23.lc_trk_g3_2
 (28 12)  (208 380)  (208 380)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 380)  (209 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 380)  (210 380)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 380)  (211 380)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 380)  (212 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 380)  (213 380)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 380)  (214 380)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 380)  (216 380)  LC_6 Logic Functioning bit
 (37 12)  (217 380)  (217 380)  LC_6 Logic Functioning bit
 (38 12)  (218 380)  (218 380)  LC_6 Logic Functioning bit
 (39 12)  (219 380)  (219 380)  LC_6 Logic Functioning bit
 (41 12)  (221 380)  (221 380)  LC_6 Logic Functioning bit
 (43 12)  (223 380)  (223 380)  LC_6 Logic Functioning bit
 (45 12)  (225 380)  (225 380)  LC_6 Logic Functioning bit
 (8 13)  (188 381)  (188 381)  routing T_4_23.sp4_h_r_10 <X> T_4_23.sp4_v_b_10
 (14 13)  (194 381)  (194 381)  routing T_4_23.sp4_h_r_24 <X> T_4_23.lc_trk_g3_0
 (15 13)  (195 381)  (195 381)  routing T_4_23.sp4_h_r_24 <X> T_4_23.lc_trk_g3_0
 (16 13)  (196 381)  (196 381)  routing T_4_23.sp4_h_r_24 <X> T_4_23.lc_trk_g3_0
 (17 13)  (197 381)  (197 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (202 381)  (202 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (207 381)  (207 381)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 381)  (208 381)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 381)  (209 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 381)  (210 381)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 381)  (211 381)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 381)  (216 381)  LC_6 Logic Functioning bit
 (38 13)  (218 381)  (218 381)  LC_6 Logic Functioning bit
 (51 13)  (231 381)  (231 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (197 382)  (197 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 382)  (198 382)  routing T_4_23.wire_logic_cluster/lc_5/out <X> T_4_23.lc_trk_g3_5
 (19 14)  (199 382)  (199 382)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (205 382)  (205 382)  routing T_4_23.wire_logic_cluster/lc_6/out <X> T_4_23.lc_trk_g3_6
 (26 14)  (206 382)  (206 382)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 382)  (208 382)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 382)  (209 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 382)  (210 382)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 382)  (212 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 382)  (213 382)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 382)  (214 382)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 382)  (216 382)  LC_7 Logic Functioning bit
 (38 14)  (218 382)  (218 382)  LC_7 Logic Functioning bit
 (41 14)  (221 382)  (221 382)  LC_7 Logic Functioning bit
 (43 14)  (223 382)  (223 382)  LC_7 Logic Functioning bit
 (45 14)  (225 382)  (225 382)  LC_7 Logic Functioning bit
 (47 14)  (227 382)  (227 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (194 383)  (194 383)  routing T_4_23.sp4_h_l_17 <X> T_4_23.lc_trk_g3_4
 (15 15)  (195 383)  (195 383)  routing T_4_23.sp4_h_l_17 <X> T_4_23.lc_trk_g3_4
 (16 15)  (196 383)  (196 383)  routing T_4_23.sp4_h_l_17 <X> T_4_23.lc_trk_g3_4
 (17 15)  (197 383)  (197 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (202 383)  (202 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 383)  (206 383)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 383)  (207 383)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 383)  (209 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 383)  (210 383)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (216 383)  (216 383)  LC_7 Logic Functioning bit
 (38 15)  (218 383)  (218 383)  LC_7 Logic Functioning bit
 (40 15)  (220 383)  (220 383)  LC_7 Logic Functioning bit
 (42 15)  (222 383)  (222 383)  LC_7 Logic Functioning bit
 (47 15)  (227 383)  (227 383)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (233 383)  (233 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_23

 (27 0)  (261 368)  (261 368)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 368)  (262 368)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 368)  (263 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 368)  (266 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 368)  (270 368)  LC_0 Logic Functioning bit
 (39 0)  (273 368)  (273 368)  LC_0 Logic Functioning bit
 (41 0)  (275 368)  (275 368)  LC_0 Logic Functioning bit
 (42 0)  (276 368)  (276 368)  LC_0 Logic Functioning bit
 (44 0)  (278 368)  (278 368)  LC_0 Logic Functioning bit
 (45 0)  (279 368)  (279 368)  LC_0 Logic Functioning bit
 (52 0)  (286 368)  (286 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (237 369)  (237 369)  routing T_5_23.sp12_h_l_23 <X> T_5_23.sp12_v_b_0
 (8 1)  (242 369)  (242 369)  routing T_5_23.sp4_h_l_36 <X> T_5_23.sp4_v_b_1
 (9 1)  (243 369)  (243 369)  routing T_5_23.sp4_h_l_36 <X> T_5_23.sp4_v_b_1
 (36 1)  (270 369)  (270 369)  LC_0 Logic Functioning bit
 (39 1)  (273 369)  (273 369)  LC_0 Logic Functioning bit
 (41 1)  (275 369)  (275 369)  LC_0 Logic Functioning bit
 (42 1)  (276 369)  (276 369)  LC_0 Logic Functioning bit
 (46 1)  (280 369)  (280 369)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (50 1)  (284 369)  (284 369)  Carry_In_Mux bit 

 (51 1)  (285 369)  (285 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (286 369)  (286 369)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (234 370)  (234 370)  routing T_5_23.glb_netwk_3 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (2 2)  (236 370)  (236 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (238 370)  (238 370)  routing T_5_23.sp4_h_r_0 <X> T_5_23.sp4_v_t_37
 (27 2)  (261 370)  (261 370)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 370)  (262 370)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 370)  (263 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 370)  (266 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 370)  (270 370)  LC_1 Logic Functioning bit
 (39 2)  (273 370)  (273 370)  LC_1 Logic Functioning bit
 (41 2)  (275 370)  (275 370)  LC_1 Logic Functioning bit
 (42 2)  (276 370)  (276 370)  LC_1 Logic Functioning bit
 (44 2)  (278 370)  (278 370)  LC_1 Logic Functioning bit
 (45 2)  (279 370)  (279 370)  LC_1 Logic Functioning bit
 (51 2)  (285 370)  (285 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (234 371)  (234 371)  routing T_5_23.glb_netwk_3 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (5 3)  (239 371)  (239 371)  routing T_5_23.sp4_h_r_0 <X> T_5_23.sp4_v_t_37
 (36 3)  (270 371)  (270 371)  LC_1 Logic Functioning bit
 (39 3)  (273 371)  (273 371)  LC_1 Logic Functioning bit
 (41 3)  (275 371)  (275 371)  LC_1 Logic Functioning bit
 (42 3)  (276 371)  (276 371)  LC_1 Logic Functioning bit
 (47 3)  (281 371)  (281 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (255 372)  (255 372)  routing T_5_23.wire_logic_cluster/lc_3/out <X> T_5_23.lc_trk_g1_3
 (22 4)  (256 372)  (256 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 372)  (259 372)  routing T_5_23.wire_logic_cluster/lc_2/out <X> T_5_23.lc_trk_g1_2
 (27 4)  (261 372)  (261 372)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 372)  (263 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 372)  (270 372)  LC_2 Logic Functioning bit
 (39 4)  (273 372)  (273 372)  LC_2 Logic Functioning bit
 (41 4)  (275 372)  (275 372)  LC_2 Logic Functioning bit
 (42 4)  (276 372)  (276 372)  LC_2 Logic Functioning bit
 (44 4)  (278 372)  (278 372)  LC_2 Logic Functioning bit
 (45 4)  (279 372)  (279 372)  LC_2 Logic Functioning bit
 (51 4)  (285 372)  (285 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (287 372)  (287 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (12 5)  (246 373)  (246 373)  routing T_5_23.sp4_h_r_5 <X> T_5_23.sp4_v_b_5
 (22 5)  (256 373)  (256 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (264 373)  (264 373)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 373)  (270 373)  LC_2 Logic Functioning bit
 (39 5)  (273 373)  (273 373)  LC_2 Logic Functioning bit
 (41 5)  (275 373)  (275 373)  LC_2 Logic Functioning bit
 (42 5)  (276 373)  (276 373)  LC_2 Logic Functioning bit
 (10 6)  (244 374)  (244 374)  routing T_5_23.sp4_v_b_11 <X> T_5_23.sp4_h_l_41
 (17 6)  (251 374)  (251 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 374)  (252 374)  routing T_5_23.wire_logic_cluster/lc_5/out <X> T_5_23.lc_trk_g1_5
 (25 6)  (259 374)  (259 374)  routing T_5_23.wire_logic_cluster/lc_6/out <X> T_5_23.lc_trk_g1_6
 (27 6)  (261 374)  (261 374)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 374)  (263 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 374)  (270 374)  LC_3 Logic Functioning bit
 (39 6)  (273 374)  (273 374)  LC_3 Logic Functioning bit
 (41 6)  (275 374)  (275 374)  LC_3 Logic Functioning bit
 (42 6)  (276 374)  (276 374)  LC_3 Logic Functioning bit
 (44 6)  (278 374)  (278 374)  LC_3 Logic Functioning bit
 (45 6)  (279 374)  (279 374)  LC_3 Logic Functioning bit
 (47 6)  (281 374)  (281 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (285 374)  (285 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (256 375)  (256 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (264 375)  (264 375)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 375)  (270 375)  LC_3 Logic Functioning bit
 (39 7)  (273 375)  (273 375)  LC_3 Logic Functioning bit
 (41 7)  (275 375)  (275 375)  LC_3 Logic Functioning bit
 (42 7)  (276 375)  (276 375)  LC_3 Logic Functioning bit
 (52 7)  (286 375)  (286 375)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (27 8)  (261 376)  (261 376)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 376)  (262 376)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 376)  (263 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 376)  (264 376)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 376)  (270 376)  LC_4 Logic Functioning bit
 (39 8)  (273 376)  (273 376)  LC_4 Logic Functioning bit
 (41 8)  (275 376)  (275 376)  LC_4 Logic Functioning bit
 (42 8)  (276 376)  (276 376)  LC_4 Logic Functioning bit
 (44 8)  (278 376)  (278 376)  LC_4 Logic Functioning bit
 (45 8)  (279 376)  (279 376)  LC_4 Logic Functioning bit
 (46 8)  (280 376)  (280 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (286 376)  (286 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (287 376)  (287 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (9 9)  (243 377)  (243 377)  routing T_5_23.sp4_v_t_46 <X> T_5_23.sp4_v_b_7
 (10 9)  (244 377)  (244 377)  routing T_5_23.sp4_v_t_46 <X> T_5_23.sp4_v_b_7
 (36 9)  (270 377)  (270 377)  LC_4 Logic Functioning bit
 (39 9)  (273 377)  (273 377)  LC_4 Logic Functioning bit
 (41 9)  (275 377)  (275 377)  LC_4 Logic Functioning bit
 (42 9)  (276 377)  (276 377)  LC_4 Logic Functioning bit
 (5 10)  (239 378)  (239 378)  routing T_5_23.sp4_v_b_6 <X> T_5_23.sp4_h_l_43
 (8 10)  (242 378)  (242 378)  routing T_5_23.sp4_v_t_42 <X> T_5_23.sp4_h_l_42
 (9 10)  (243 378)  (243 378)  routing T_5_23.sp4_v_t_42 <X> T_5_23.sp4_h_l_42
 (12 10)  (246 378)  (246 378)  routing T_5_23.sp4_v_b_8 <X> T_5_23.sp4_h_l_45
 (27 10)  (261 378)  (261 378)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 378)  (264 378)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 378)  (270 378)  LC_5 Logic Functioning bit
 (39 10)  (273 378)  (273 378)  LC_5 Logic Functioning bit
 (41 10)  (275 378)  (275 378)  LC_5 Logic Functioning bit
 (42 10)  (276 378)  (276 378)  LC_5 Logic Functioning bit
 (44 10)  (278 378)  (278 378)  LC_5 Logic Functioning bit
 (45 10)  (279 378)  (279 378)  LC_5 Logic Functioning bit
 (53 10)  (287 378)  (287 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (36 11)  (270 379)  (270 379)  LC_5 Logic Functioning bit
 (39 11)  (273 379)  (273 379)  LC_5 Logic Functioning bit
 (41 11)  (275 379)  (275 379)  LC_5 Logic Functioning bit
 (42 11)  (276 379)  (276 379)  LC_5 Logic Functioning bit
 (51 11)  (285 379)  (285 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (8 12)  (242 380)  (242 380)  routing T_5_23.sp4_v_b_4 <X> T_5_23.sp4_h_r_10
 (9 12)  (243 380)  (243 380)  routing T_5_23.sp4_v_b_4 <X> T_5_23.sp4_h_r_10
 (10 12)  (244 380)  (244 380)  routing T_5_23.sp4_v_b_4 <X> T_5_23.sp4_h_r_10
 (14 12)  (248 380)  (248 380)  routing T_5_23.wire_logic_cluster/lc_0/out <X> T_5_23.lc_trk_g3_0
 (17 12)  (251 380)  (251 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 380)  (252 380)  routing T_5_23.wire_logic_cluster/lc_1/out <X> T_5_23.lc_trk_g3_1
 (27 12)  (261 380)  (261 380)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 380)  (263 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 380)  (264 380)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 380)  (266 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 380)  (270 380)  LC_6 Logic Functioning bit
 (39 12)  (273 380)  (273 380)  LC_6 Logic Functioning bit
 (41 12)  (275 380)  (275 380)  LC_6 Logic Functioning bit
 (42 12)  (276 380)  (276 380)  LC_6 Logic Functioning bit
 (44 12)  (278 380)  (278 380)  LC_6 Logic Functioning bit
 (45 12)  (279 380)  (279 380)  LC_6 Logic Functioning bit
 (53 12)  (287 380)  (287 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (10 13)  (244 381)  (244 381)  routing T_5_23.sp4_h_r_5 <X> T_5_23.sp4_v_b_10
 (17 13)  (251 381)  (251 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (264 381)  (264 381)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 381)  (270 381)  LC_6 Logic Functioning bit
 (39 13)  (273 381)  (273 381)  LC_6 Logic Functioning bit
 (41 13)  (275 381)  (275 381)  LC_6 Logic Functioning bit
 (42 13)  (276 381)  (276 381)  LC_6 Logic Functioning bit
 (48 13)  (282 381)  (282 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (285 381)  (285 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (239 382)  (239 382)  routing T_5_23.sp4_v_t_38 <X> T_5_23.sp4_h_l_44
 (8 14)  (242 382)  (242 382)  routing T_5_23.sp4_h_r_10 <X> T_5_23.sp4_h_l_47
 (14 14)  (248 382)  (248 382)  routing T_5_23.wire_logic_cluster/lc_4/out <X> T_5_23.lc_trk_g3_4
 (21 14)  (255 382)  (255 382)  routing T_5_23.wire_logic_cluster/lc_7/out <X> T_5_23.lc_trk_g3_7
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (261 382)  (261 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 382)  (262 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 382)  (263 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 382)  (264 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 382)  (270 382)  LC_7 Logic Functioning bit
 (39 14)  (273 382)  (273 382)  LC_7 Logic Functioning bit
 (41 14)  (275 382)  (275 382)  LC_7 Logic Functioning bit
 (42 14)  (276 382)  (276 382)  LC_7 Logic Functioning bit
 (44 14)  (278 382)  (278 382)  LC_7 Logic Functioning bit
 (45 14)  (279 382)  (279 382)  LC_7 Logic Functioning bit
 (4 15)  (238 383)  (238 383)  routing T_5_23.sp4_v_t_38 <X> T_5_23.sp4_h_l_44
 (6 15)  (240 383)  (240 383)  routing T_5_23.sp4_v_t_38 <X> T_5_23.sp4_h_l_44
 (17 15)  (251 383)  (251 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (264 383)  (264 383)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 383)  (270 383)  LC_7 Logic Functioning bit
 (39 15)  (273 383)  (273 383)  LC_7 Logic Functioning bit
 (41 15)  (275 383)  (275 383)  LC_7 Logic Functioning bit
 (42 15)  (276 383)  (276 383)  LC_7 Logic Functioning bit
 (51 15)  (285 383)  (285 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (286 383)  (286 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_6_23

 (11 0)  (299 368)  (299 368)  routing T_6_23.sp4_v_t_43 <X> T_6_23.sp4_v_b_2
 (13 0)  (301 368)  (301 368)  routing T_6_23.sp4_v_t_43 <X> T_6_23.sp4_v_b_2
 (15 0)  (303 368)  (303 368)  routing T_6_23.bot_op_1 <X> T_6_23.lc_trk_g0_1
 (17 0)  (305 368)  (305 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (310 368)  (310 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (316 368)  (316 368)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 368)  (317 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 368)  (318 368)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 368)  (320 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 368)  (324 368)  LC_0 Logic Functioning bit
 (38 0)  (326 368)  (326 368)  LC_0 Logic Functioning bit
 (41 0)  (329 368)  (329 368)  LC_0 Logic Functioning bit
 (43 0)  (331 368)  (331 368)  LC_0 Logic Functioning bit
 (45 0)  (333 368)  (333 368)  LC_0 Logic Functioning bit
 (46 0)  (334 368)  (334 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (335 368)  (335 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (302 369)  (302 369)  routing T_6_23.top_op_0 <X> T_6_23.lc_trk_g0_0
 (15 1)  (303 369)  (303 369)  routing T_6_23.top_op_0 <X> T_6_23.lc_trk_g0_0
 (17 1)  (305 369)  (305 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (310 369)  (310 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (313 369)  (313 369)  routing T_6_23.sp4_r_v_b_33 <X> T_6_23.lc_trk_g0_2
 (26 1)  (314 369)  (314 369)  routing T_6_23.lc_trk_g0_2 <X> T_6_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 369)  (317 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 369)  (319 369)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 369)  (324 369)  LC_0 Logic Functioning bit
 (38 1)  (326 369)  (326 369)  LC_0 Logic Functioning bit
 (40 1)  (328 369)  (328 369)  LC_0 Logic Functioning bit
 (42 1)  (330 369)  (330 369)  LC_0 Logic Functioning bit
 (48 1)  (336 369)  (336 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (341 369)  (341 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (288 370)  (288 370)  routing T_6_23.glb_netwk_3 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (2 2)  (290 370)  (290 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (293 370)  (293 370)  routing T_6_23.sp4_v_t_37 <X> T_6_23.sp4_h_l_37
 (27 2)  (315 370)  (315 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 370)  (316 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 370)  (317 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 370)  (318 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 370)  (320 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 370)  (321 370)  routing T_6_23.lc_trk_g3_1 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 370)  (322 370)  routing T_6_23.lc_trk_g3_1 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 370)  (324 370)  LC_1 Logic Functioning bit
 (37 2)  (325 370)  (325 370)  LC_1 Logic Functioning bit
 (38 2)  (326 370)  (326 370)  LC_1 Logic Functioning bit
 (39 2)  (327 370)  (327 370)  LC_1 Logic Functioning bit
 (41 2)  (329 370)  (329 370)  LC_1 Logic Functioning bit
 (43 2)  (331 370)  (331 370)  LC_1 Logic Functioning bit
 (45 2)  (333 370)  (333 370)  LC_1 Logic Functioning bit
 (0 3)  (288 371)  (288 371)  routing T_6_23.glb_netwk_3 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (6 3)  (294 371)  (294 371)  routing T_6_23.sp4_v_t_37 <X> T_6_23.sp4_h_l_37
 (8 3)  (296 371)  (296 371)  routing T_6_23.sp4_h_r_1 <X> T_6_23.sp4_v_t_36
 (9 3)  (297 371)  (297 371)  routing T_6_23.sp4_h_r_1 <X> T_6_23.sp4_v_t_36
 (14 3)  (302 371)  (302 371)  routing T_6_23.top_op_4 <X> T_6_23.lc_trk_g0_4
 (15 3)  (303 371)  (303 371)  routing T_6_23.top_op_4 <X> T_6_23.lc_trk_g0_4
 (17 3)  (305 371)  (305 371)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (310 371)  (310 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (312 371)  (312 371)  routing T_6_23.top_op_6 <X> T_6_23.lc_trk_g0_6
 (25 3)  (313 371)  (313 371)  routing T_6_23.top_op_6 <X> T_6_23.lc_trk_g0_6
 (26 3)  (314 371)  (314 371)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 371)  (317 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 371)  (324 371)  LC_1 Logic Functioning bit
 (38 3)  (326 371)  (326 371)  LC_1 Logic Functioning bit
 (47 3)  (335 371)  (335 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0
 (10 4)  (298 372)  (298 372)  routing T_6_23.sp4_v_t_46 <X> T_6_23.sp4_h_r_4
 (12 4)  (300 372)  (300 372)  routing T_6_23.sp4_h_l_39 <X> T_6_23.sp4_h_r_5
 (28 4)  (316 372)  (316 372)  routing T_6_23.lc_trk_g2_3 <X> T_6_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 372)  (317 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 372)  (320 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 372)  (322 372)  routing T_6_23.lc_trk_g1_2 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 372)  (323 372)  routing T_6_23.lc_trk_g0_4 <X> T_6_23.input_2_2
 (36 4)  (324 372)  (324 372)  LC_2 Logic Functioning bit
 (8 5)  (296 373)  (296 373)  routing T_6_23.sp4_h_l_41 <X> T_6_23.sp4_v_b_4
 (9 5)  (297 373)  (297 373)  routing T_6_23.sp4_h_l_41 <X> T_6_23.sp4_v_b_4
 (12 5)  (300 373)  (300 373)  routing T_6_23.sp4_h_r_5 <X> T_6_23.sp4_v_b_5
 (13 5)  (301 373)  (301 373)  routing T_6_23.sp4_h_l_39 <X> T_6_23.sp4_h_r_5
 (22 5)  (310 373)  (310 373)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (312 373)  (312 373)  routing T_6_23.top_op_2 <X> T_6_23.lc_trk_g1_2
 (25 5)  (313 373)  (313 373)  routing T_6_23.top_op_2 <X> T_6_23.lc_trk_g1_2
 (29 5)  (317 373)  (317 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 373)  (318 373)  routing T_6_23.lc_trk_g2_3 <X> T_6_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 373)  (319 373)  routing T_6_23.lc_trk_g1_2 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 373)  (320 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (8 6)  (296 374)  (296 374)  routing T_6_23.sp4_v_t_47 <X> T_6_23.sp4_h_l_41
 (9 6)  (297 374)  (297 374)  routing T_6_23.sp4_v_t_47 <X> T_6_23.sp4_h_l_41
 (10 6)  (298 374)  (298 374)  routing T_6_23.sp4_v_t_47 <X> T_6_23.sp4_h_l_41
 (14 6)  (302 374)  (302 374)  routing T_6_23.wire_logic_cluster/lc_4/out <X> T_6_23.lc_trk_g1_4
 (15 6)  (303 374)  (303 374)  routing T_6_23.sp4_h_r_13 <X> T_6_23.lc_trk_g1_5
 (16 6)  (304 374)  (304 374)  routing T_6_23.sp4_h_r_13 <X> T_6_23.lc_trk_g1_5
 (17 6)  (305 374)  (305 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (306 374)  (306 374)  routing T_6_23.sp4_h_r_13 <X> T_6_23.lc_trk_g1_5
 (22 6)  (310 374)  (310 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (312 374)  (312 374)  routing T_6_23.top_op_7 <X> T_6_23.lc_trk_g1_7
 (25 6)  (313 374)  (313 374)  routing T_6_23.sp4_h_l_11 <X> T_6_23.lc_trk_g1_6
 (26 6)  (314 374)  (314 374)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 374)  (316 374)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 374)  (317 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 374)  (319 374)  routing T_6_23.lc_trk_g2_4 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 374)  (320 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 374)  (321 374)  routing T_6_23.lc_trk_g2_4 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 374)  (324 374)  LC_3 Logic Functioning bit
 (38 6)  (326 374)  (326 374)  LC_3 Logic Functioning bit
 (45 6)  (333 374)  (333 374)  LC_3 Logic Functioning bit
 (46 6)  (334 374)  (334 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (292 375)  (292 375)  routing T_6_23.sp4_v_b_10 <X> T_6_23.sp4_h_l_38
 (17 7)  (305 375)  (305 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (309 375)  (309 375)  routing T_6_23.top_op_7 <X> T_6_23.lc_trk_g1_7
 (22 7)  (310 375)  (310 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (311 375)  (311 375)  routing T_6_23.sp4_h_l_11 <X> T_6_23.lc_trk_g1_6
 (24 7)  (312 375)  (312 375)  routing T_6_23.sp4_h_l_11 <X> T_6_23.lc_trk_g1_6
 (25 7)  (313 375)  (313 375)  routing T_6_23.sp4_h_l_11 <X> T_6_23.lc_trk_g1_6
 (26 7)  (314 375)  (314 375)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 375)  (315 375)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 375)  (317 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 375)  (318 375)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 375)  (324 375)  LC_3 Logic Functioning bit
 (37 7)  (325 375)  (325 375)  LC_3 Logic Functioning bit
 (38 7)  (326 375)  (326 375)  LC_3 Logic Functioning bit
 (39 7)  (327 375)  (327 375)  LC_3 Logic Functioning bit
 (40 7)  (328 375)  (328 375)  LC_3 Logic Functioning bit
 (42 7)  (330 375)  (330 375)  LC_3 Logic Functioning bit
 (47 7)  (335 375)  (335 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (10 8)  (298 376)  (298 376)  routing T_6_23.sp4_v_t_39 <X> T_6_23.sp4_h_r_7
 (11 8)  (299 376)  (299 376)  routing T_6_23.sp4_v_t_40 <X> T_6_23.sp4_v_b_8
 (12 8)  (300 376)  (300 376)  routing T_6_23.sp4_h_l_40 <X> T_6_23.sp4_h_r_8
 (14 8)  (302 376)  (302 376)  routing T_6_23.sp4_v_b_24 <X> T_6_23.lc_trk_g2_0
 (15 8)  (303 376)  (303 376)  routing T_6_23.sp4_h_r_25 <X> T_6_23.lc_trk_g2_1
 (16 8)  (304 376)  (304 376)  routing T_6_23.sp4_h_r_25 <X> T_6_23.lc_trk_g2_1
 (17 8)  (305 376)  (305 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (309 376)  (309 376)  routing T_6_23.sp4_v_t_22 <X> T_6_23.lc_trk_g2_3
 (22 8)  (310 376)  (310 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (311 376)  (311 376)  routing T_6_23.sp4_v_t_22 <X> T_6_23.lc_trk_g2_3
 (26 8)  (314 376)  (314 376)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 376)  (315 376)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 376)  (317 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 376)  (318 376)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 376)  (320 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 376)  (324 376)  LC_4 Logic Functioning bit
 (38 8)  (326 376)  (326 376)  LC_4 Logic Functioning bit
 (41 8)  (329 376)  (329 376)  LC_4 Logic Functioning bit
 (43 8)  (331 376)  (331 376)  LC_4 Logic Functioning bit
 (45 8)  (333 376)  (333 376)  LC_4 Logic Functioning bit
 (4 9)  (292 377)  (292 377)  routing T_6_23.sp4_h_l_47 <X> T_6_23.sp4_h_r_6
 (6 9)  (294 377)  (294 377)  routing T_6_23.sp4_h_l_47 <X> T_6_23.sp4_h_r_6
 (12 9)  (300 377)  (300 377)  routing T_6_23.sp4_v_t_40 <X> T_6_23.sp4_v_b_8
 (13 9)  (301 377)  (301 377)  routing T_6_23.sp4_h_l_40 <X> T_6_23.sp4_h_r_8
 (16 9)  (304 377)  (304 377)  routing T_6_23.sp4_v_b_24 <X> T_6_23.lc_trk_g2_0
 (17 9)  (305 377)  (305 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (306 377)  (306 377)  routing T_6_23.sp4_h_r_25 <X> T_6_23.lc_trk_g2_1
 (21 9)  (309 377)  (309 377)  routing T_6_23.sp4_v_t_22 <X> T_6_23.lc_trk_g2_3
 (22 9)  (310 377)  (310 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (315 377)  (315 377)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 377)  (317 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 377)  (319 377)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (37 9)  (325 377)  (325 377)  LC_4 Logic Functioning bit
 (39 9)  (327 377)  (327 377)  LC_4 Logic Functioning bit
 (41 9)  (329 377)  (329 377)  LC_4 Logic Functioning bit
 (43 9)  (331 377)  (331 377)  LC_4 Logic Functioning bit
 (52 9)  (340 377)  (340 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (341 377)  (341 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (293 378)  (293 378)  routing T_6_23.sp4_v_b_6 <X> T_6_23.sp4_h_l_43
 (12 10)  (300 378)  (300 378)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_h_l_45
 (15 10)  (303 378)  (303 378)  routing T_6_23.tnl_op_5 <X> T_6_23.lc_trk_g2_5
 (17 10)  (305 378)  (305 378)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (313 378)  (313 378)  routing T_6_23.bnl_op_6 <X> T_6_23.lc_trk_g2_6
 (28 10)  (316 378)  (316 378)  routing T_6_23.lc_trk_g2_0 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 378)  (317 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 378)  (319 378)  routing T_6_23.lc_trk_g2_6 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 378)  (320 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 378)  (321 378)  routing T_6_23.lc_trk_g2_6 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 378)  (325 378)  LC_5 Logic Functioning bit
 (39 10)  (327 378)  (327 378)  LC_5 Logic Functioning bit
 (41 10)  (329 378)  (329 378)  LC_5 Logic Functioning bit
 (43 10)  (331 378)  (331 378)  LC_5 Logic Functioning bit
 (11 11)  (299 379)  (299 379)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_h_l_45
 (17 11)  (305 379)  (305 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (306 379)  (306 379)  routing T_6_23.tnl_op_5 <X> T_6_23.lc_trk_g2_5
 (22 11)  (310 379)  (310 379)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (313 379)  (313 379)  routing T_6_23.bnl_op_6 <X> T_6_23.lc_trk_g2_6
 (31 11)  (319 379)  (319 379)  routing T_6_23.lc_trk_g2_6 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (37 11)  (325 379)  (325 379)  LC_5 Logic Functioning bit
 (39 11)  (327 379)  (327 379)  LC_5 Logic Functioning bit
 (41 11)  (329 379)  (329 379)  LC_5 Logic Functioning bit
 (43 11)  (331 379)  (331 379)  LC_5 Logic Functioning bit
 (52 11)  (340 379)  (340 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (8 12)  (296 380)  (296 380)  routing T_6_23.sp4_v_b_10 <X> T_6_23.sp4_h_r_10
 (9 12)  (297 380)  (297 380)  routing T_6_23.sp4_v_b_10 <X> T_6_23.sp4_h_r_10
 (11 12)  (299 380)  (299 380)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_v_b_11
 (17 12)  (305 380)  (305 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 380)  (306 380)  routing T_6_23.wire_logic_cluster/lc_1/out <X> T_6_23.lc_trk_g3_1
 (29 12)  (317 380)  (317 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 380)  (320 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 380)  (321 380)  routing T_6_23.lc_trk_g2_1 <X> T_6_23.wire_logic_cluster/lc_6/in_3
 (40 12)  (328 380)  (328 380)  LC_6 Logic Functioning bit
 (42 12)  (330 380)  (330 380)  LC_6 Logic Functioning bit
 (51 12)  (339 380)  (339 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (300 381)  (300 381)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_v_b_11
 (15 13)  (303 381)  (303 381)  routing T_6_23.sp4_v_t_29 <X> T_6_23.lc_trk_g3_0
 (16 13)  (304 381)  (304 381)  routing T_6_23.sp4_v_t_29 <X> T_6_23.lc_trk_g3_0
 (17 13)  (305 381)  (305 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (19 13)  (307 381)  (307 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (40 13)  (328 381)  (328 381)  LC_6 Logic Functioning bit
 (42 13)  (330 381)  (330 381)  LC_6 Logic Functioning bit
 (52 13)  (340 381)  (340 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (303 382)  (303 382)  routing T_6_23.sp4_h_l_24 <X> T_6_23.lc_trk_g3_5
 (16 14)  (304 382)  (304 382)  routing T_6_23.sp4_h_l_24 <X> T_6_23.lc_trk_g3_5
 (17 14)  (305 382)  (305 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (306 382)  (306 382)  routing T_6_23.sp4_h_l_24 <X> T_6_23.lc_trk_g3_5
 (29 14)  (317 382)  (317 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 382)  (318 382)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 382)  (319 382)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 382)  (320 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 382)  (322 382)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 382)  (324 382)  LC_7 Logic Functioning bit
 (37 14)  (325 382)  (325 382)  LC_7 Logic Functioning bit
 (38 14)  (326 382)  (326 382)  LC_7 Logic Functioning bit
 (39 14)  (327 382)  (327 382)  LC_7 Logic Functioning bit
 (41 14)  (329 382)  (329 382)  LC_7 Logic Functioning bit
 (43 14)  (331 382)  (331 382)  LC_7 Logic Functioning bit
 (27 15)  (315 383)  (315 383)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 383)  (316 383)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 383)  (317 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 383)  (318 383)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 383)  (319 383)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 383)  (324 383)  LC_7 Logic Functioning bit
 (37 15)  (325 383)  (325 383)  LC_7 Logic Functioning bit
 (38 15)  (326 383)  (326 383)  LC_7 Logic Functioning bit
 (39 15)  (327 383)  (327 383)  LC_7 Logic Functioning bit
 (40 15)  (328 383)  (328 383)  LC_7 Logic Functioning bit
 (41 15)  (329 383)  (329 383)  LC_7 Logic Functioning bit
 (42 15)  (330 383)  (330 383)  LC_7 Logic Functioning bit
 (43 15)  (331 383)  (331 383)  LC_7 Logic Functioning bit


LogicTile_7_23

 (15 0)  (357 368)  (357 368)  routing T_7_23.lft_op_1 <X> T_7_23.lc_trk_g0_1
 (17 0)  (359 368)  (359 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (360 368)  (360 368)  routing T_7_23.lft_op_1 <X> T_7_23.lc_trk_g0_1
 (28 0)  (370 368)  (370 368)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 368)  (371 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 368)  (372 368)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 368)  (374 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 368)  (375 368)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 368)  (379 368)  LC_0 Logic Functioning bit
 (39 0)  (381 368)  (381 368)  LC_0 Logic Functioning bit
 (41 0)  (383 368)  (383 368)  LC_0 Logic Functioning bit
 (43 0)  (385 368)  (385 368)  LC_0 Logic Functioning bit
 (53 0)  (395 368)  (395 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (364 369)  (364 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (30 1)  (372 369)  (372 369)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 369)  (373 369)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (37 1)  (379 369)  (379 369)  LC_0 Logic Functioning bit
 (39 1)  (381 369)  (381 369)  LC_0 Logic Functioning bit
 (41 1)  (383 369)  (383 369)  LC_0 Logic Functioning bit
 (43 1)  (385 369)  (385 369)  LC_0 Logic Functioning bit
 (0 2)  (342 370)  (342 370)  routing T_7_23.glb_netwk_3 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 2)  (344 370)  (344 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 370)  (356 370)  routing T_7_23.lft_op_4 <X> T_7_23.lc_trk_g0_4
 (15 2)  (357 370)  (357 370)  routing T_7_23.sp4_h_r_13 <X> T_7_23.lc_trk_g0_5
 (16 2)  (358 370)  (358 370)  routing T_7_23.sp4_h_r_13 <X> T_7_23.lc_trk_g0_5
 (17 2)  (359 370)  (359 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (360 370)  (360 370)  routing T_7_23.sp4_h_r_13 <X> T_7_23.lc_trk_g0_5
 (22 2)  (364 370)  (364 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (365 370)  (365 370)  routing T_7_23.sp4_h_r_7 <X> T_7_23.lc_trk_g0_7
 (24 2)  (366 370)  (366 370)  routing T_7_23.sp4_h_r_7 <X> T_7_23.lc_trk_g0_7
 (31 2)  (373 370)  (373 370)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 370)  (374 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (379 370)  (379 370)  LC_1 Logic Functioning bit
 (39 2)  (381 370)  (381 370)  LC_1 Logic Functioning bit
 (41 2)  (383 370)  (383 370)  LC_1 Logic Functioning bit
 (43 2)  (385 370)  (385 370)  LC_1 Logic Functioning bit
 (47 2)  (389 370)  (389 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (342 371)  (342 371)  routing T_7_23.glb_netwk_3 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (15 3)  (357 371)  (357 371)  routing T_7_23.lft_op_4 <X> T_7_23.lc_trk_g0_4
 (17 3)  (359 371)  (359 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (363 371)  (363 371)  routing T_7_23.sp4_h_r_7 <X> T_7_23.lc_trk_g0_7
 (22 3)  (364 371)  (364 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (367 371)  (367 371)  routing T_7_23.sp4_r_v_b_30 <X> T_7_23.lc_trk_g0_6
 (29 3)  (371 371)  (371 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 371)  (378 371)  LC_1 Logic Functioning bit
 (38 3)  (380 371)  (380 371)  LC_1 Logic Functioning bit
 (40 3)  (382 371)  (382 371)  LC_1 Logic Functioning bit
 (42 3)  (384 371)  (384 371)  LC_1 Logic Functioning bit
 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0
 (4 4)  (346 372)  (346 372)  routing T_7_23.sp4_v_t_38 <X> T_7_23.sp4_v_b_3
 (15 4)  (357 372)  (357 372)  routing T_7_23.sp4_h_r_9 <X> T_7_23.lc_trk_g1_1
 (16 4)  (358 372)  (358 372)  routing T_7_23.sp4_h_r_9 <X> T_7_23.lc_trk_g1_1
 (17 4)  (359 372)  (359 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (360 372)  (360 372)  routing T_7_23.sp4_h_r_9 <X> T_7_23.lc_trk_g1_1
 (26 4)  (368 372)  (368 372)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (370 372)  (370 372)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 372)  (371 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 372)  (372 372)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 372)  (373 372)  routing T_7_23.lc_trk_g0_7 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 372)  (374 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (377 372)  (377 372)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.input_2_2
 (38 4)  (380 372)  (380 372)  LC_2 Logic Functioning bit
 (39 4)  (381 372)  (381 372)  LC_2 Logic Functioning bit
 (42 4)  (384 372)  (384 372)  LC_2 Logic Functioning bit
 (43 4)  (385 372)  (385 372)  LC_2 Logic Functioning bit
 (51 4)  (393 372)  (393 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (364 373)  (364 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (366 373)  (366 373)  routing T_7_23.bot_op_2 <X> T_7_23.lc_trk_g1_2
 (27 5)  (369 373)  (369 373)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 373)  (371 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 373)  (373 373)  routing T_7_23.lc_trk_g0_7 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 373)  (374 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (377 373)  (377 373)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.input_2_2
 (36 5)  (378 373)  (378 373)  LC_2 Logic Functioning bit
 (37 5)  (379 373)  (379 373)  LC_2 Logic Functioning bit
 (40 5)  (382 373)  (382 373)  LC_2 Logic Functioning bit
 (41 5)  (383 373)  (383 373)  LC_2 Logic Functioning bit
 (11 6)  (353 374)  (353 374)  routing T_7_23.sp4_h_r_11 <X> T_7_23.sp4_v_t_40
 (13 6)  (355 374)  (355 374)  routing T_7_23.sp4_h_r_11 <X> T_7_23.sp4_v_t_40
 (14 6)  (356 374)  (356 374)  routing T_7_23.wire_logic_cluster/lc_4/out <X> T_7_23.lc_trk_g1_4
 (17 6)  (359 374)  (359 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (19 6)  (361 374)  (361 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (363 374)  (363 374)  routing T_7_23.sp4_h_l_10 <X> T_7_23.lc_trk_g1_7
 (22 6)  (364 374)  (364 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (365 374)  (365 374)  routing T_7_23.sp4_h_l_10 <X> T_7_23.lc_trk_g1_7
 (24 6)  (366 374)  (366 374)  routing T_7_23.sp4_h_l_10 <X> T_7_23.lc_trk_g1_7
 (26 6)  (368 374)  (368 374)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 374)  (370 374)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 374)  (371 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 374)  (374 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 374)  (376 374)  routing T_7_23.lc_trk_g1_1 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (12 7)  (354 375)  (354 375)  routing T_7_23.sp4_h_r_11 <X> T_7_23.sp4_v_t_40
 (17 7)  (359 375)  (359 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (360 375)  (360 375)  routing T_7_23.sp4_r_v_b_29 <X> T_7_23.lc_trk_g1_5
 (21 7)  (363 375)  (363 375)  routing T_7_23.sp4_h_l_10 <X> T_7_23.lc_trk_g1_7
 (27 7)  (369 375)  (369 375)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 375)  (370 375)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 375)  (371 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (378 375)  (378 375)  LC_3 Logic Functioning bit
 (38 7)  (380 375)  (380 375)  LC_3 Logic Functioning bit
 (51 7)  (393 375)  (393 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (363 376)  (363 376)  routing T_7_23.sp4_v_t_22 <X> T_7_23.lc_trk_g2_3
 (22 8)  (364 376)  (364 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (365 376)  (365 376)  routing T_7_23.sp4_v_t_22 <X> T_7_23.lc_trk_g2_3
 (27 8)  (369 376)  (369 376)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 376)  (370 376)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 376)  (371 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 376)  (373 376)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 376)  (374 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 376)  (376 376)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 376)  (378 376)  LC_4 Logic Functioning bit
 (37 8)  (379 376)  (379 376)  LC_4 Logic Functioning bit
 (38 8)  (380 376)  (380 376)  LC_4 Logic Functioning bit
 (39 8)  (381 376)  (381 376)  LC_4 Logic Functioning bit
 (41 8)  (383 376)  (383 376)  LC_4 Logic Functioning bit
 (43 8)  (385 376)  (385 376)  LC_4 Logic Functioning bit
 (45 8)  (387 376)  (387 376)  LC_4 Logic Functioning bit
 (48 8)  (390 376)  (390 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (393 376)  (393 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (346 377)  (346 377)  routing T_7_23.sp4_h_l_47 <X> T_7_23.sp4_h_r_6
 (6 9)  (348 377)  (348 377)  routing T_7_23.sp4_h_l_47 <X> T_7_23.sp4_h_r_6
 (14 9)  (356 377)  (356 377)  routing T_7_23.sp12_v_b_16 <X> T_7_23.lc_trk_g2_0
 (16 9)  (358 377)  (358 377)  routing T_7_23.sp12_v_b_16 <X> T_7_23.lc_trk_g2_0
 (17 9)  (359 377)  (359 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (363 377)  (363 377)  routing T_7_23.sp4_v_t_22 <X> T_7_23.lc_trk_g2_3
 (26 9)  (368 377)  (368 377)  routing T_7_23.lc_trk_g0_2 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 377)  (371 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 377)  (372 377)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (378 377)  (378 377)  LC_4 Logic Functioning bit
 (38 9)  (380 377)  (380 377)  LC_4 Logic Functioning bit
 (10 10)  (352 378)  (352 378)  routing T_7_23.sp4_v_b_2 <X> T_7_23.sp4_h_l_42
 (11 10)  (353 378)  (353 378)  routing T_7_23.sp4_h_r_2 <X> T_7_23.sp4_v_t_45
 (13 10)  (355 378)  (355 378)  routing T_7_23.sp4_h_r_2 <X> T_7_23.sp4_v_t_45
 (14 10)  (356 378)  (356 378)  routing T_7_23.sp4_h_r_44 <X> T_7_23.lc_trk_g2_4
 (15 10)  (357 378)  (357 378)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (16 10)  (358 378)  (358 378)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (17 10)  (359 378)  (359 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (360 378)  (360 378)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (22 10)  (364 378)  (364 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (368 378)  (368 378)  routing T_7_23.lc_trk_g0_5 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 378)  (370 378)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 378)  (371 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 378)  (372 378)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 378)  (373 378)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 378)  (374 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 378)  (376 378)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 378)  (380 378)  LC_5 Logic Functioning bit
 (39 10)  (381 378)  (381 378)  LC_5 Logic Functioning bit
 (42 10)  (384 378)  (384 378)  LC_5 Logic Functioning bit
 (43 10)  (385 378)  (385 378)  LC_5 Logic Functioning bit
 (4 11)  (346 379)  (346 379)  routing T_7_23.sp4_v_b_1 <X> T_7_23.sp4_h_l_43
 (12 11)  (354 379)  (354 379)  routing T_7_23.sp4_h_r_2 <X> T_7_23.sp4_v_t_45
 (14 11)  (356 379)  (356 379)  routing T_7_23.sp4_h_r_44 <X> T_7_23.lc_trk_g2_4
 (15 11)  (357 379)  (357 379)  routing T_7_23.sp4_h_r_44 <X> T_7_23.lc_trk_g2_4
 (16 11)  (358 379)  (358 379)  routing T_7_23.sp4_h_r_44 <X> T_7_23.lc_trk_g2_4
 (17 11)  (359 379)  (359 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (360 379)  (360 379)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (29 11)  (371 379)  (371 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 379)  (373 379)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 379)  (374 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (376 379)  (376 379)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.input_2_5
 (35 11)  (377 379)  (377 379)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.input_2_5
 (36 11)  (378 379)  (378 379)  LC_5 Logic Functioning bit
 (37 11)  (379 379)  (379 379)  LC_5 Logic Functioning bit
 (40 11)  (382 379)  (382 379)  LC_5 Logic Functioning bit
 (41 11)  (383 379)  (383 379)  LC_5 Logic Functioning bit
 (52 11)  (394 379)  (394 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (356 380)  (356 380)  routing T_7_23.sp4_h_r_40 <X> T_7_23.lc_trk_g3_0
 (25 12)  (367 380)  (367 380)  routing T_7_23.sp4_v_t_23 <X> T_7_23.lc_trk_g3_2
 (27 12)  (369 380)  (369 380)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 380)  (370 380)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 380)  (371 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 380)  (373 380)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 380)  (374 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 380)  (375 380)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 380)  (376 380)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 380)  (378 380)  LC_6 Logic Functioning bit
 (37 12)  (379 380)  (379 380)  LC_6 Logic Functioning bit
 (38 12)  (380 380)  (380 380)  LC_6 Logic Functioning bit
 (39 12)  (381 380)  (381 380)  LC_6 Logic Functioning bit
 (41 12)  (383 380)  (383 380)  LC_6 Logic Functioning bit
 (43 12)  (385 380)  (385 380)  LC_6 Logic Functioning bit
 (45 12)  (387 380)  (387 380)  LC_6 Logic Functioning bit
 (14 13)  (356 381)  (356 381)  routing T_7_23.sp4_h_r_40 <X> T_7_23.lc_trk_g3_0
 (15 13)  (357 381)  (357 381)  routing T_7_23.sp4_h_r_40 <X> T_7_23.lc_trk_g3_0
 (16 13)  (358 381)  (358 381)  routing T_7_23.sp4_h_r_40 <X> T_7_23.lc_trk_g3_0
 (17 13)  (359 381)  (359 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (364 381)  (364 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (365 381)  (365 381)  routing T_7_23.sp4_v_t_23 <X> T_7_23.lc_trk_g3_2
 (25 13)  (367 381)  (367 381)  routing T_7_23.sp4_v_t_23 <X> T_7_23.lc_trk_g3_2
 (26 13)  (368 381)  (368 381)  routing T_7_23.lc_trk_g0_2 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 381)  (371 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 381)  (373 381)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 381)  (378 381)  LC_6 Logic Functioning bit
 (38 13)  (380 381)  (380 381)  LC_6 Logic Functioning bit
 (46 13)  (388 381)  (388 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (356 382)  (356 382)  routing T_7_23.sp4_v_b_36 <X> T_7_23.lc_trk_g3_4
 (25 14)  (367 382)  (367 382)  routing T_7_23.wire_logic_cluster/lc_6/out <X> T_7_23.lc_trk_g3_6
 (9 15)  (351 383)  (351 383)  routing T_7_23.sp4_v_b_10 <X> T_7_23.sp4_v_t_47
 (13 15)  (355 383)  (355 383)  routing T_7_23.sp4_v_b_6 <X> T_7_23.sp4_h_l_46
 (14 15)  (356 383)  (356 383)  routing T_7_23.sp4_v_b_36 <X> T_7_23.lc_trk_g3_4
 (16 15)  (358 383)  (358 383)  routing T_7_23.sp4_v_b_36 <X> T_7_23.lc_trk_g3_4
 (17 15)  (359 383)  (359 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (364 383)  (364 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_8_23

 (9 2)  (405 370)  (405 370)  routing T_8_23.sp4_v_b_1 <X> T_8_23.sp4_h_l_36
 (4 4)  (400 372)  (400 372)  routing T_8_23.sp4_h_l_38 <X> T_8_23.sp4_v_b_3
 (5 5)  (401 373)  (401 373)  routing T_8_23.sp4_h_l_38 <X> T_8_23.sp4_v_b_3
 (8 7)  (404 375)  (404 375)  routing T_8_23.sp4_h_r_4 <X> T_8_23.sp4_v_t_41
 (9 7)  (405 375)  (405 375)  routing T_8_23.sp4_h_r_4 <X> T_8_23.sp4_v_t_41
 (11 7)  (407 375)  (407 375)  routing T_8_23.sp4_h_r_5 <X> T_8_23.sp4_h_l_40
 (5 8)  (401 376)  (401 376)  routing T_8_23.sp4_h_l_38 <X> T_8_23.sp4_h_r_6
 (4 9)  (400 377)  (400 377)  routing T_8_23.sp4_h_l_38 <X> T_8_23.sp4_h_r_6
 (5 9)  (401 377)  (401 377)  routing T_8_23.sp4_h_r_6 <X> T_8_23.sp4_v_b_6
 (10 10)  (406 378)  (406 378)  routing T_8_23.sp4_v_b_2 <X> T_8_23.sp4_h_l_42
 (11 11)  (407 379)  (407 379)  routing T_8_23.sp4_h_r_8 <X> T_8_23.sp4_h_l_45
 (8 13)  (404 381)  (404 381)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_b_10


LogicTile_9_23

 (10 0)  (448 368)  (448 368)  routing T_9_23.sp4_v_t_45 <X> T_9_23.sp4_h_r_1
 (11 0)  (449 368)  (449 368)  routing T_9_23.sp4_v_t_46 <X> T_9_23.sp4_v_b_2
 (21 0)  (459 368)  (459 368)  routing T_9_23.sp12_h_r_3 <X> T_9_23.lc_trk_g0_3
 (22 0)  (460 368)  (460 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (462 368)  (462 368)  routing T_9_23.sp12_h_r_3 <X> T_9_23.lc_trk_g0_3
 (26 0)  (464 368)  (464 368)  routing T_9_23.lc_trk_g2_4 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 368)  (471 368)  routing T_9_23.lc_trk_g2_1 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 368)  (473 368)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.input_2_0
 (36 0)  (474 368)  (474 368)  LC_0 Logic Functioning bit
 (37 0)  (475 368)  (475 368)  LC_0 Logic Functioning bit
 (38 0)  (476 368)  (476 368)  LC_0 Logic Functioning bit
 (39 0)  (477 368)  (477 368)  LC_0 Logic Functioning bit
 (41 0)  (479 368)  (479 368)  LC_0 Logic Functioning bit
 (42 0)  (480 368)  (480 368)  LC_0 Logic Functioning bit
 (43 0)  (481 368)  (481 368)  LC_0 Logic Functioning bit
 (12 1)  (450 369)  (450 369)  routing T_9_23.sp4_v_t_46 <X> T_9_23.sp4_v_b_2
 (15 1)  (453 369)  (453 369)  routing T_9_23.bot_op_0 <X> T_9_23.lc_trk_g0_0
 (17 1)  (455 369)  (455 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (459 369)  (459 369)  routing T_9_23.sp12_h_r_3 <X> T_9_23.lc_trk_g0_3
 (28 1)  (466 369)  (466 369)  routing T_9_23.lc_trk_g2_4 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 369)  (467 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 369)  (468 369)  routing T_9_23.lc_trk_g0_3 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 369)  (470 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (474 369)  (474 369)  LC_0 Logic Functioning bit
 (37 1)  (475 369)  (475 369)  LC_0 Logic Functioning bit
 (38 1)  (476 369)  (476 369)  LC_0 Logic Functioning bit
 (39 1)  (477 369)  (477 369)  LC_0 Logic Functioning bit
 (40 1)  (478 369)  (478 369)  LC_0 Logic Functioning bit
 (41 1)  (479 369)  (479 369)  LC_0 Logic Functioning bit
 (42 1)  (480 369)  (480 369)  LC_0 Logic Functioning bit
 (43 1)  (481 369)  (481 369)  LC_0 Logic Functioning bit
 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_3 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (452 370)  (452 370)  routing T_9_23.wire_logic_cluster/lc_4/out <X> T_9_23.lc_trk_g0_4
 (15 2)  (453 370)  (453 370)  routing T_9_23.sp4_h_r_13 <X> T_9_23.lc_trk_g0_5
 (16 2)  (454 370)  (454 370)  routing T_9_23.sp4_h_r_13 <X> T_9_23.lc_trk_g0_5
 (17 2)  (455 370)  (455 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (456 370)  (456 370)  routing T_9_23.sp4_h_r_13 <X> T_9_23.lc_trk_g0_5
 (25 2)  (463 370)  (463 370)  routing T_9_23.sp4_h_l_11 <X> T_9_23.lc_trk_g0_6
 (27 2)  (465 370)  (465 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 370)  (466 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 370)  (471 370)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 370)  (474 370)  LC_1 Logic Functioning bit
 (38 2)  (476 370)  (476 370)  LC_1 Logic Functioning bit
 (45 2)  (483 370)  (483 370)  LC_1 Logic Functioning bit
 (0 3)  (438 371)  (438 371)  routing T_9_23.glb_netwk_3 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (17 3)  (455 371)  (455 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (460 371)  (460 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (461 371)  (461 371)  routing T_9_23.sp4_h_l_11 <X> T_9_23.lc_trk_g0_6
 (24 3)  (462 371)  (462 371)  routing T_9_23.sp4_h_l_11 <X> T_9_23.lc_trk_g0_6
 (25 3)  (463 371)  (463 371)  routing T_9_23.sp4_h_l_11 <X> T_9_23.lc_trk_g0_6
 (28 3)  (466 371)  (466 371)  routing T_9_23.lc_trk_g2_1 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 371)  (467 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 371)  (474 371)  LC_1 Logic Functioning bit
 (37 3)  (475 371)  (475 371)  LC_1 Logic Functioning bit
 (38 3)  (476 371)  (476 371)  LC_1 Logic Functioning bit
 (39 3)  (477 371)  (477 371)  LC_1 Logic Functioning bit
 (40 3)  (478 371)  (478 371)  LC_1 Logic Functioning bit
 (42 3)  (480 371)  (480 371)  LC_1 Logic Functioning bit
 (26 4)  (464 372)  (464 372)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 372)  (466 372)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 372)  (468 372)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 372)  (469 372)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 372)  (471 372)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 372)  (472 372)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 372)  (473 372)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_2
 (36 4)  (474 372)  (474 372)  LC_2 Logic Functioning bit
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (42 4)  (480 372)  (480 372)  LC_2 Logic Functioning bit
 (46 4)  (484 372)  (484 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (464 373)  (464 373)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 373)  (466 373)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 373)  (467 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 373)  (468 373)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 373)  (470 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (471 373)  (471 373)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_2
 (34 5)  (472 373)  (472 373)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_2
 (35 5)  (473 373)  (473 373)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_2
 (36 5)  (474 373)  (474 373)  LC_2 Logic Functioning bit
 (37 5)  (475 373)  (475 373)  LC_2 Logic Functioning bit
 (39 5)  (477 373)  (477 373)  LC_2 Logic Functioning bit
 (42 5)  (480 373)  (480 373)  LC_2 Logic Functioning bit
 (14 6)  (452 374)  (452 374)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 374)  (471 374)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 374)  (472 374)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 374)  (474 374)  LC_3 Logic Functioning bit
 (38 6)  (476 374)  (476 374)  LC_3 Logic Functioning bit
 (51 6)  (489 374)  (489 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (453 375)  (453 375)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (16 7)  (454 375)  (454 375)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (17 7)  (455 375)  (455 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (464 375)  (464 375)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 375)  (466 375)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 375)  (467 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 375)  (469 375)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 375)  (475 375)  LC_3 Logic Functioning bit
 (39 7)  (477 375)  (477 375)  LC_3 Logic Functioning bit
 (4 8)  (442 376)  (442 376)  routing T_9_23.sp4_v_t_47 <X> T_9_23.sp4_v_b_6
 (6 8)  (444 376)  (444 376)  routing T_9_23.sp4_v_t_47 <X> T_9_23.sp4_v_b_6
 (11 8)  (449 376)  (449 376)  routing T_9_23.sp4_h_r_3 <X> T_9_23.sp4_v_b_8
 (17 8)  (455 376)  (455 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 376)  (456 376)  routing T_9_23.wire_logic_cluster/lc_1/out <X> T_9_23.lc_trk_g2_1
 (21 8)  (459 376)  (459 376)  routing T_9_23.sp12_v_t_0 <X> T_9_23.lc_trk_g2_3
 (22 8)  (460 376)  (460 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (462 376)  (462 376)  routing T_9_23.sp12_v_t_0 <X> T_9_23.lc_trk_g2_3
 (25 8)  (463 376)  (463 376)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g2_2
 (26 8)  (464 376)  (464 376)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (31 8)  (469 376)  (469 376)  routing T_9_23.lc_trk_g0_5 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 376)  (474 376)  LC_4 Logic Functioning bit
 (37 8)  (475 376)  (475 376)  LC_4 Logic Functioning bit
 (38 8)  (476 376)  (476 376)  LC_4 Logic Functioning bit
 (41 8)  (479 376)  (479 376)  LC_4 Logic Functioning bit
 (45 8)  (483 376)  (483 376)  LC_4 Logic Functioning bit
 (51 8)  (489 376)  (489 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (453 377)  (453 377)  routing T_9_23.tnr_op_0 <X> T_9_23.lc_trk_g2_0
 (17 9)  (455 377)  (455 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (459 377)  (459 377)  routing T_9_23.sp12_v_t_0 <X> T_9_23.lc_trk_g2_3
 (22 9)  (460 377)  (460 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 377)  (461 377)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g2_2
 (24 9)  (462 377)  (462 377)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g2_2
 (25 9)  (463 377)  (463 377)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g2_2
 (29 9)  (467 377)  (467 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 377)  (470 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (471 377)  (471 377)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.input_2_4
 (34 9)  (472 377)  (472 377)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.input_2_4
 (36 9)  (474 377)  (474 377)  LC_4 Logic Functioning bit
 (37 9)  (475 377)  (475 377)  LC_4 Logic Functioning bit
 (39 9)  (477 377)  (477 377)  LC_4 Logic Functioning bit
 (40 9)  (478 377)  (478 377)  LC_4 Logic Functioning bit
 (14 10)  (452 378)  (452 378)  routing T_9_23.sp4_h_r_36 <X> T_9_23.lc_trk_g2_4
 (21 10)  (459 378)  (459 378)  routing T_9_23.wire_logic_cluster/lc_7/out <X> T_9_23.lc_trk_g2_7
 (22 10)  (460 378)  (460 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 378)  (463 378)  routing T_9_23.sp4_v_b_38 <X> T_9_23.lc_trk_g2_6
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 378)  (469 378)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 378)  (471 378)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 378)  (472 378)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 378)  (473 378)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.input_2_5
 (36 10)  (474 378)  (474 378)  LC_5 Logic Functioning bit
 (37 10)  (475 378)  (475 378)  LC_5 Logic Functioning bit
 (38 10)  (476 378)  (476 378)  LC_5 Logic Functioning bit
 (39 10)  (477 378)  (477 378)  LC_5 Logic Functioning bit
 (40 10)  (478 378)  (478 378)  LC_5 Logic Functioning bit
 (41 10)  (479 378)  (479 378)  LC_5 Logic Functioning bit
 (43 10)  (481 378)  (481 378)  LC_5 Logic Functioning bit
 (15 11)  (453 379)  (453 379)  routing T_9_23.sp4_h_r_36 <X> T_9_23.lc_trk_g2_4
 (16 11)  (454 379)  (454 379)  routing T_9_23.sp4_h_r_36 <X> T_9_23.lc_trk_g2_4
 (17 11)  (455 379)  (455 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (460 379)  (460 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 379)  (461 379)  routing T_9_23.sp4_v_b_38 <X> T_9_23.lc_trk_g2_6
 (25 11)  (463 379)  (463 379)  routing T_9_23.sp4_v_b_38 <X> T_9_23.lc_trk_g2_6
 (27 11)  (465 379)  (465 379)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 379)  (466 379)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 379)  (467 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 379)  (470 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (471 379)  (471 379)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.input_2_5
 (35 11)  (473 379)  (473 379)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.input_2_5
 (36 11)  (474 379)  (474 379)  LC_5 Logic Functioning bit
 (37 11)  (475 379)  (475 379)  LC_5 Logic Functioning bit
 (38 11)  (476 379)  (476 379)  LC_5 Logic Functioning bit
 (39 11)  (477 379)  (477 379)  LC_5 Logic Functioning bit
 (40 11)  (478 379)  (478 379)  LC_5 Logic Functioning bit
 (41 11)  (479 379)  (479 379)  LC_5 Logic Functioning bit
 (42 11)  (480 379)  (480 379)  LC_5 Logic Functioning bit
 (43 11)  (481 379)  (481 379)  LC_5 Logic Functioning bit
 (2 12)  (440 380)  (440 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (455 380)  (455 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (460 380)  (460 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 380)  (461 380)  routing T_9_23.sp4_h_r_27 <X> T_9_23.lc_trk_g3_3
 (24 12)  (462 380)  (462 380)  routing T_9_23.sp4_h_r_27 <X> T_9_23.lc_trk_g3_3
 (26 12)  (464 380)  (464 380)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 380)  (465 380)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 380)  (466 380)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 380)  (467 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 380)  (469 380)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 380)  (470 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 380)  (472 380)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 380)  (473 380)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.input_2_6
 (36 12)  (474 380)  (474 380)  LC_6 Logic Functioning bit
 (4 13)  (442 381)  (442 381)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_h_r_9
 (6 13)  (444 381)  (444 381)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_h_r_9
 (8 13)  (446 381)  (446 381)  routing T_9_23.sp4_h_r_10 <X> T_9_23.sp4_v_b_10
 (15 13)  (453 381)  (453 381)  routing T_9_23.tnr_op_0 <X> T_9_23.lc_trk_g3_0
 (17 13)  (455 381)  (455 381)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (456 381)  (456 381)  routing T_9_23.sp4_r_v_b_41 <X> T_9_23.lc_trk_g3_1
 (21 13)  (459 381)  (459 381)  routing T_9_23.sp4_h_r_27 <X> T_9_23.lc_trk_g3_3
 (26 13)  (464 381)  (464 381)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 381)  (467 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 381)  (470 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (471 381)  (471 381)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.input_2_6
 (34 13)  (472 381)  (472 381)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.input_2_6
 (2 14)  (440 382)  (440 382)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (14 14)  (452 382)  (452 382)  routing T_9_23.sp12_v_t_3 <X> T_9_23.lc_trk_g3_4
 (15 14)  (453 382)  (453 382)  routing T_9_23.sp4_v_t_32 <X> T_9_23.lc_trk_g3_5
 (16 14)  (454 382)  (454 382)  routing T_9_23.sp4_v_t_32 <X> T_9_23.lc_trk_g3_5
 (17 14)  (455 382)  (455 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (460 382)  (460 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 382)  (461 382)  routing T_9_23.sp4_v_b_47 <X> T_9_23.lc_trk_g3_7
 (24 14)  (462 382)  (462 382)  routing T_9_23.sp4_v_b_47 <X> T_9_23.lc_trk_g3_7
 (26 14)  (464 382)  (464 382)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 382)  (465 382)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 382)  (466 382)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 382)  (471 382)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 382)  (474 382)  LC_7 Logic Functioning bit
 (38 14)  (476 382)  (476 382)  LC_7 Logic Functioning bit
 (45 14)  (483 382)  (483 382)  LC_7 Logic Functioning bit
 (14 15)  (452 383)  (452 383)  routing T_9_23.sp12_v_t_3 <X> T_9_23.lc_trk_g3_4
 (15 15)  (453 383)  (453 383)  routing T_9_23.sp12_v_t_3 <X> T_9_23.lc_trk_g3_4
 (17 15)  (455 383)  (455 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (460 383)  (460 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 383)  (461 383)  routing T_9_23.sp4_v_b_46 <X> T_9_23.lc_trk_g3_6
 (24 15)  (462 383)  (462 383)  routing T_9_23.sp4_v_b_46 <X> T_9_23.lc_trk_g3_6
 (26 15)  (464 383)  (464 383)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 383)  (466 383)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 383)  (467 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 383)  (469 383)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 383)  (474 383)  LC_7 Logic Functioning bit
 (37 15)  (475 383)  (475 383)  LC_7 Logic Functioning bit
 (38 15)  (476 383)  (476 383)  LC_7 Logic Functioning bit
 (39 15)  (477 383)  (477 383)  LC_7 Logic Functioning bit
 (40 15)  (478 383)  (478 383)  LC_7 Logic Functioning bit
 (42 15)  (480 383)  (480 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (14 0)  (506 368)  (506 368)  routing T_10_23.sp4_h_r_8 <X> T_10_23.lc_trk_g0_0
 (15 0)  (507 368)  (507 368)  routing T_10_23.top_op_1 <X> T_10_23.lc_trk_g0_1
 (17 0)  (509 368)  (509 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (518 368)  (518 368)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 368)  (525 368)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 368)  (526 368)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 368)  (528 368)  LC_0 Logic Functioning bit
 (37 0)  (529 368)  (529 368)  LC_0 Logic Functioning bit
 (38 0)  (530 368)  (530 368)  LC_0 Logic Functioning bit
 (39 0)  (531 368)  (531 368)  LC_0 Logic Functioning bit
 (41 0)  (533 368)  (533 368)  LC_0 Logic Functioning bit
 (42 0)  (534 368)  (534 368)  LC_0 Logic Functioning bit
 (43 0)  (535 368)  (535 368)  LC_0 Logic Functioning bit
 (4 1)  (496 369)  (496 369)  routing T_10_23.sp4_h_l_41 <X> T_10_23.sp4_h_r_0
 (6 1)  (498 369)  (498 369)  routing T_10_23.sp4_h_l_41 <X> T_10_23.sp4_h_r_0
 (15 1)  (507 369)  (507 369)  routing T_10_23.sp4_h_r_8 <X> T_10_23.lc_trk_g0_0
 (16 1)  (508 369)  (508 369)  routing T_10_23.sp4_h_r_8 <X> T_10_23.lc_trk_g0_0
 (17 1)  (509 369)  (509 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (510 369)  (510 369)  routing T_10_23.top_op_1 <X> T_10_23.lc_trk_g0_1
 (26 1)  (518 369)  (518 369)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 369)  (519 369)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 369)  (520 369)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 369)  (521 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 369)  (523 369)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 369)  (524 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (525 369)  (525 369)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.input_2_0
 (35 1)  (527 369)  (527 369)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.input_2_0
 (36 1)  (528 369)  (528 369)  LC_0 Logic Functioning bit
 (37 1)  (529 369)  (529 369)  LC_0 Logic Functioning bit
 (38 1)  (530 369)  (530 369)  LC_0 Logic Functioning bit
 (39 1)  (531 369)  (531 369)  LC_0 Logic Functioning bit
 (40 1)  (532 369)  (532 369)  LC_0 Logic Functioning bit
 (41 1)  (533 369)  (533 369)  LC_0 Logic Functioning bit
 (42 1)  (534 369)  (534 369)  LC_0 Logic Functioning bit
 (43 1)  (535 369)  (535 369)  LC_0 Logic Functioning bit
 (5 2)  (497 370)  (497 370)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_l_37
 (14 2)  (506 370)  (506 370)  routing T_10_23.bnr_op_4 <X> T_10_23.lc_trk_g0_4
 (15 2)  (507 370)  (507 370)  routing T_10_23.bot_op_5 <X> T_10_23.lc_trk_g0_5
 (17 2)  (509 370)  (509 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (519 370)  (519 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 370)  (520 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 370)  (522 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 370)  (523 370)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (37 2)  (529 370)  (529 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (39 2)  (531 370)  (531 370)  LC_1 Logic Functioning bit
 (40 2)  (532 370)  (532 370)  LC_1 Logic Functioning bit
 (41 2)  (533 370)  (533 370)  LC_1 Logic Functioning bit
 (42 2)  (534 370)  (534 370)  LC_1 Logic Functioning bit
 (43 2)  (535 370)  (535 370)  LC_1 Logic Functioning bit
 (50 2)  (542 370)  (542 370)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (496 371)  (496 371)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_l_37
 (6 3)  (498 371)  (498 371)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_l_37
 (14 3)  (506 371)  (506 371)  routing T_10_23.bnr_op_4 <X> T_10_23.lc_trk_g0_4
 (17 3)  (509 371)  (509 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 371)  (528 371)  LC_1 Logic Functioning bit
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (41 3)  (533 371)  (533 371)  LC_1 Logic Functioning bit
 (42 3)  (534 371)  (534 371)  LC_1 Logic Functioning bit
 (43 3)  (535 371)  (535 371)  LC_1 Logic Functioning bit
 (14 4)  (506 372)  (506 372)  routing T_10_23.sp4_v_b_8 <X> T_10_23.lc_trk_g1_0
 (26 4)  (518 372)  (518 372)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 372)  (519 372)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 372)  (520 372)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 372)  (526 372)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (37 4)  (529 372)  (529 372)  LC_2 Logic Functioning bit
 (38 4)  (530 372)  (530 372)  LC_2 Logic Functioning bit
 (39 4)  (531 372)  (531 372)  LC_2 Logic Functioning bit
 (41 4)  (533 372)  (533 372)  LC_2 Logic Functioning bit
 (42 4)  (534 372)  (534 372)  LC_2 Logic Functioning bit
 (43 4)  (535 372)  (535 372)  LC_2 Logic Functioning bit
 (10 5)  (502 373)  (502 373)  routing T_10_23.sp4_h_r_11 <X> T_10_23.sp4_v_b_4
 (14 5)  (506 373)  (506 373)  routing T_10_23.sp4_v_b_8 <X> T_10_23.lc_trk_g1_0
 (16 5)  (508 373)  (508 373)  routing T_10_23.sp4_v_b_8 <X> T_10_23.lc_trk_g1_0
 (17 5)  (509 373)  (509 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (515 373)  (515 373)  routing T_10_23.sp4_h_r_2 <X> T_10_23.lc_trk_g1_2
 (24 5)  (516 373)  (516 373)  routing T_10_23.sp4_h_r_2 <X> T_10_23.lc_trk_g1_2
 (25 5)  (517 373)  (517 373)  routing T_10_23.sp4_h_r_2 <X> T_10_23.lc_trk_g1_2
 (27 5)  (519 373)  (519 373)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 373)  (521 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 373)  (523 373)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 373)  (524 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (528 373)  (528 373)  LC_2 Logic Functioning bit
 (37 5)  (529 373)  (529 373)  LC_2 Logic Functioning bit
 (38 5)  (530 373)  (530 373)  LC_2 Logic Functioning bit
 (39 5)  (531 373)  (531 373)  LC_2 Logic Functioning bit
 (40 5)  (532 373)  (532 373)  LC_2 Logic Functioning bit
 (41 5)  (533 373)  (533 373)  LC_2 Logic Functioning bit
 (42 5)  (534 373)  (534 373)  LC_2 Logic Functioning bit
 (43 5)  (535 373)  (535 373)  LC_2 Logic Functioning bit
 (47 5)  (539 373)  (539 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 6)  (508 374)  (508 374)  routing T_10_23.sp4_v_b_13 <X> T_10_23.lc_trk_g1_5
 (17 6)  (509 374)  (509 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (510 374)  (510 374)  routing T_10_23.sp4_v_b_13 <X> T_10_23.lc_trk_g1_5
 (25 6)  (517 374)  (517 374)  routing T_10_23.bnr_op_6 <X> T_10_23.lc_trk_g1_6
 (26 6)  (518 374)  (518 374)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 374)  (519 374)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 374)  (520 374)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 374)  (525 374)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 374)  (526 374)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 374)  (528 374)  LC_3 Logic Functioning bit
 (38 6)  (530 374)  (530 374)  LC_3 Logic Functioning bit
 (46 6)  (538 374)  (538 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (510 375)  (510 375)  routing T_10_23.sp4_v_b_13 <X> T_10_23.lc_trk_g1_5
 (22 7)  (514 375)  (514 375)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 375)  (517 375)  routing T_10_23.bnr_op_6 <X> T_10_23.lc_trk_g1_6
 (29 7)  (521 375)  (521 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 375)  (522 375)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (9 8)  (501 376)  (501 376)  routing T_10_23.sp4_v_t_42 <X> T_10_23.sp4_h_r_7
 (15 8)  (507 376)  (507 376)  routing T_10_23.tnr_op_1 <X> T_10_23.lc_trk_g2_1
 (17 8)  (509 376)  (509 376)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (517 376)  (517 376)  routing T_10_23.sp4_v_b_26 <X> T_10_23.lc_trk_g2_2
 (28 8)  (520 376)  (520 376)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 376)  (523 376)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 376)  (526 376)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (42 8)  (534 376)  (534 376)  LC_4 Logic Functioning bit
 (50 8)  (542 376)  (542 376)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (514 377)  (514 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (515 377)  (515 377)  routing T_10_23.sp4_v_b_26 <X> T_10_23.lc_trk_g2_2
 (31 9)  (523 377)  (523 377)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (42 9)  (534 377)  (534 377)  LC_4 Logic Functioning bit
 (14 10)  (506 378)  (506 378)  routing T_10_23.sp12_v_t_3 <X> T_10_23.lc_trk_g2_4
 (22 10)  (514 378)  (514 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 378)  (515 378)  routing T_10_23.sp4_v_b_47 <X> T_10_23.lc_trk_g2_7
 (24 10)  (516 378)  (516 378)  routing T_10_23.sp4_v_b_47 <X> T_10_23.lc_trk_g2_7
 (25 10)  (517 378)  (517 378)  routing T_10_23.wire_logic_cluster/lc_6/out <X> T_10_23.lc_trk_g2_6
 (26 10)  (518 378)  (518 378)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 378)  (522 378)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 378)  (523 378)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 378)  (525 378)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 378)  (528 378)  LC_5 Logic Functioning bit
 (37 10)  (529 378)  (529 378)  LC_5 Logic Functioning bit
 (42 10)  (534 378)  (534 378)  LC_5 Logic Functioning bit
 (43 10)  (535 378)  (535 378)  LC_5 Logic Functioning bit
 (50 10)  (542 378)  (542 378)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (543 378)  (543 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (504 379)  (504 379)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_t_45
 (14 11)  (506 379)  (506 379)  routing T_10_23.sp12_v_t_3 <X> T_10_23.lc_trk_g2_4
 (15 11)  (507 379)  (507 379)  routing T_10_23.sp12_v_t_3 <X> T_10_23.lc_trk_g2_4
 (17 11)  (509 379)  (509 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (514 379)  (514 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (518 379)  (518 379)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 379)  (520 379)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 379)  (521 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 379)  (523 379)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 379)  (528 379)  LC_5 Logic Functioning bit
 (37 11)  (529 379)  (529 379)  LC_5 Logic Functioning bit
 (38 11)  (530 379)  (530 379)  LC_5 Logic Functioning bit
 (42 11)  (534 379)  (534 379)  LC_5 Logic Functioning bit
 (43 11)  (535 379)  (535 379)  LC_5 Logic Functioning bit
 (46 11)  (538 379)  (538 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (545 379)  (545 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (497 380)  (497 380)  routing T_10_23.sp4_h_l_43 <X> T_10_23.sp4_h_r_9
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 380)  (510 380)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g3_1
 (21 12)  (513 380)  (513 380)  routing T_10_23.bnl_op_3 <X> T_10_23.lc_trk_g3_3
 (22 12)  (514 380)  (514 380)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (517 380)  (517 380)  routing T_10_23.bnl_op_2 <X> T_10_23.lc_trk_g3_2
 (31 12)  (523 380)  (523 380)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 380)  (528 380)  LC_6 Logic Functioning bit
 (46 12)  (538 380)  (538 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (543 380)  (543 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (496 381)  (496 381)  routing T_10_23.sp4_h_l_43 <X> T_10_23.sp4_h_r_9
 (14 13)  (506 381)  (506 381)  routing T_10_23.tnl_op_0 <X> T_10_23.lc_trk_g3_0
 (15 13)  (507 381)  (507 381)  routing T_10_23.tnl_op_0 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (513 381)  (513 381)  routing T_10_23.bnl_op_3 <X> T_10_23.lc_trk_g3_3
 (22 13)  (514 381)  (514 381)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (517 381)  (517 381)  routing T_10_23.bnl_op_2 <X> T_10_23.lc_trk_g3_2
 (27 13)  (519 381)  (519 381)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 381)  (520 381)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 381)  (524 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (525 381)  (525 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_6
 (34 13)  (526 381)  (526 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_6
 (35 13)  (527 381)  (527 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_6
 (37 13)  (529 381)  (529 381)  LC_6 Logic Functioning bit
 (47 13)  (539 381)  (539 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (545 381)  (545 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (507 382)  (507 382)  routing T_10_23.sp4_v_t_32 <X> T_10_23.lc_trk_g3_5
 (16 14)  (508 382)  (508 382)  routing T_10_23.sp4_v_t_32 <X> T_10_23.lc_trk_g3_5
 (17 14)  (509 382)  (509 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (513 382)  (513 382)  routing T_10_23.sp4_v_t_18 <X> T_10_23.lc_trk_g3_7
 (22 14)  (514 382)  (514 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (515 382)  (515 382)  routing T_10_23.sp4_v_t_18 <X> T_10_23.lc_trk_g3_7
 (26 14)  (518 382)  (518 382)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (523 382)  (523 382)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (529 382)  (529 382)  LC_7 Logic Functioning bit
 (50 14)  (542 382)  (542 382)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (495 383)  (495 383)  routing T_10_23.sp12_h_l_22 <X> T_10_23.sp12_v_t_22
 (26 15)  (518 383)  (518 383)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 383)  (520 383)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 383)  (521 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 383)  (528 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (15 0)  (561 368)  (561 368)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g0_1
 (17 0)  (563 368)  (563 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 368)  (564 368)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g0_1
 (22 0)  (568 368)  (568 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (569 368)  (569 368)  routing T_11_23.sp12_h_r_11 <X> T_11_23.lc_trk_g0_3
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 368)  (577 368)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 368)  (579 368)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 368)  (580 368)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 368)  (582 368)  LC_0 Logic Functioning bit
 (38 0)  (584 368)  (584 368)  LC_0 Logic Functioning bit
 (31 1)  (577 369)  (577 369)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 369)  (582 369)  LC_0 Logic Functioning bit
 (38 1)  (584 369)  (584 369)  LC_0 Logic Functioning bit
 (15 2)  (561 370)  (561 370)  routing T_11_23.lft_op_5 <X> T_11_23.lc_trk_g0_5
 (17 2)  (563 370)  (563 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 370)  (564 370)  routing T_11_23.lft_op_5 <X> T_11_23.lc_trk_g0_5
 (22 2)  (568 370)  (568 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 370)  (570 370)  routing T_11_23.bot_op_7 <X> T_11_23.lc_trk_g0_7
 (27 2)  (573 370)  (573 370)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 370)  (576 370)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 370)  (577 370)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 370)  (579 370)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 370)  (582 370)  LC_1 Logic Functioning bit
 (38 2)  (584 370)  (584 370)  LC_1 Logic Functioning bit
 (9 3)  (555 371)  (555 371)  routing T_11_23.sp4_v_b_1 <X> T_11_23.sp4_v_t_36
 (11 3)  (557 371)  (557 371)  routing T_11_23.sp4_h_r_2 <X> T_11_23.sp4_h_l_39
 (22 3)  (568 371)  (568 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 371)  (570 371)  routing T_11_23.bot_op_6 <X> T_11_23.lc_trk_g0_6
 (30 3)  (576 371)  (576 371)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 371)  (577 371)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (38 3)  (584 371)  (584 371)  LC_1 Logic Functioning bit
 (46 3)  (592 371)  (592 371)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (5 4)  (551 372)  (551 372)  routing T_11_23.sp4_v_b_3 <X> T_11_23.sp4_h_r_3
 (9 4)  (555 372)  (555 372)  routing T_11_23.sp4_h_l_36 <X> T_11_23.sp4_h_r_4
 (10 4)  (556 372)  (556 372)  routing T_11_23.sp4_h_l_36 <X> T_11_23.sp4_h_r_4
 (15 4)  (561 372)  (561 372)  routing T_11_23.top_op_1 <X> T_11_23.lc_trk_g1_1
 (17 4)  (563 372)  (563 372)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 372)  (579 372)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 372)  (580 372)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 372)  (581 372)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.input_2_2
 (36 4)  (582 372)  (582 372)  LC_2 Logic Functioning bit
 (37 4)  (583 372)  (583 372)  LC_2 Logic Functioning bit
 (53 4)  (599 372)  (599 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (6 5)  (552 373)  (552 373)  routing T_11_23.sp4_v_b_3 <X> T_11_23.sp4_h_r_3
 (18 5)  (564 373)  (564 373)  routing T_11_23.top_op_1 <X> T_11_23.lc_trk_g1_1
 (32 5)  (578 373)  (578 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (579 373)  (579 373)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.input_2_2
 (35 5)  (581 373)  (581 373)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.input_2_2
 (36 5)  (582 373)  (582 373)  LC_2 Logic Functioning bit
 (37 5)  (583 373)  (583 373)  LC_2 Logic Functioning bit
 (5 6)  (551 374)  (551 374)  routing T_11_23.sp4_v_t_38 <X> T_11_23.sp4_h_l_38
 (15 6)  (561 374)  (561 374)  routing T_11_23.sp4_h_r_13 <X> T_11_23.lc_trk_g1_5
 (16 6)  (562 374)  (562 374)  routing T_11_23.sp4_h_r_13 <X> T_11_23.lc_trk_g1_5
 (17 6)  (563 374)  (563 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 374)  (564 374)  routing T_11_23.sp4_h_r_13 <X> T_11_23.lc_trk_g1_5
 (21 6)  (567 374)  (567 374)  routing T_11_23.sp4_v_b_15 <X> T_11_23.lc_trk_g1_7
 (22 6)  (568 374)  (568 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (569 374)  (569 374)  routing T_11_23.sp4_v_b_15 <X> T_11_23.lc_trk_g1_7
 (27 6)  (573 374)  (573 374)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 374)  (577 374)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 374)  (582 374)  LC_3 Logic Functioning bit
 (37 6)  (583 374)  (583 374)  LC_3 Logic Functioning bit
 (38 6)  (584 374)  (584 374)  LC_3 Logic Functioning bit
 (39 6)  (585 374)  (585 374)  LC_3 Logic Functioning bit
 (41 6)  (587 374)  (587 374)  LC_3 Logic Functioning bit
 (43 6)  (589 374)  (589 374)  LC_3 Logic Functioning bit
 (6 7)  (552 375)  (552 375)  routing T_11_23.sp4_v_t_38 <X> T_11_23.sp4_h_l_38
 (21 7)  (567 375)  (567 375)  routing T_11_23.sp4_v_b_15 <X> T_11_23.lc_trk_g1_7
 (22 7)  (568 375)  (568 375)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 375)  (570 375)  routing T_11_23.top_op_6 <X> T_11_23.lc_trk_g1_6
 (25 7)  (571 375)  (571 375)  routing T_11_23.top_op_6 <X> T_11_23.lc_trk_g1_6
 (31 7)  (577 375)  (577 375)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (38 7)  (584 375)  (584 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (41 7)  (587 375)  (587 375)  LC_3 Logic Functioning bit
 (43 7)  (589 375)  (589 375)  LC_3 Logic Functioning bit
 (53 7)  (599 375)  (599 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (583 376)  (583 376)  LC_4 Logic Functioning bit
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (40 8)  (586 376)  (586 376)  LC_4 Logic Functioning bit
 (41 8)  (587 376)  (587 376)  LC_4 Logic Functioning bit
 (50 8)  (596 376)  (596 376)  Cascade bit: LH_LC04_inmux02_5

 (30 9)  (576 377)  (576 377)  routing T_11_23.lc_trk_g0_3 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 377)  (577 377)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 377)  (583 377)  LC_4 Logic Functioning bit
 (38 9)  (584 377)  (584 377)  LC_4 Logic Functioning bit
 (39 9)  (585 377)  (585 377)  LC_4 Logic Functioning bit
 (40 9)  (586 377)  (586 377)  LC_4 Logic Functioning bit
 (41 9)  (587 377)  (587 377)  LC_4 Logic Functioning bit
 (8 10)  (554 378)  (554 378)  routing T_11_23.sp4_v_t_42 <X> T_11_23.sp4_h_l_42
 (9 10)  (555 378)  (555 378)  routing T_11_23.sp4_v_t_42 <X> T_11_23.sp4_h_l_42
 (15 10)  (561 378)  (561 378)  routing T_11_23.tnl_op_5 <X> T_11_23.lc_trk_g2_5
 (17 10)  (563 378)  (563 378)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (571 378)  (571 378)  routing T_11_23.wire_logic_cluster/lc_6/out <X> T_11_23.lc_trk_g2_6
 (26 10)  (572 378)  (572 378)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (31 10)  (577 378)  (577 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 378)  (579 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 378)  (580 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 378)  (582 378)  LC_5 Logic Functioning bit
 (37 10)  (583 378)  (583 378)  LC_5 Logic Functioning bit
 (38 10)  (584 378)  (584 378)  LC_5 Logic Functioning bit
 (39 10)  (585 378)  (585 378)  LC_5 Logic Functioning bit
 (41 10)  (587 378)  (587 378)  LC_5 Logic Functioning bit
 (43 10)  (589 378)  (589 378)  LC_5 Logic Functioning bit
 (51 10)  (597 378)  (597 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (564 379)  (564 379)  routing T_11_23.tnl_op_5 <X> T_11_23.lc_trk_g2_5
 (22 11)  (568 379)  (568 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 379)  (572 379)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 379)  (573 379)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 379)  (575 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 379)  (582 379)  LC_5 Logic Functioning bit
 (37 11)  (583 379)  (583 379)  LC_5 Logic Functioning bit
 (38 11)  (584 379)  (584 379)  LC_5 Logic Functioning bit
 (39 11)  (585 379)  (585 379)  LC_5 Logic Functioning bit
 (40 11)  (586 379)  (586 379)  LC_5 Logic Functioning bit
 (42 11)  (588 379)  (588 379)  LC_5 Logic Functioning bit
 (46 11)  (592 379)  (592 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (551 380)  (551 380)  routing T_11_23.sp4_h_l_43 <X> T_11_23.sp4_h_r_9
 (16 12)  (562 380)  (562 380)  routing T_11_23.sp4_v_t_12 <X> T_11_23.lc_trk_g3_1
 (17 12)  (563 380)  (563 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (564 380)  (564 380)  routing T_11_23.sp4_v_t_12 <X> T_11_23.lc_trk_g3_1
 (26 12)  (572 380)  (572 380)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 380)  (574 380)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 380)  (576 380)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 380)  (577 380)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (37 12)  (583 380)  (583 380)  LC_6 Logic Functioning bit
 (38 12)  (584 380)  (584 380)  LC_6 Logic Functioning bit
 (39 12)  (585 380)  (585 380)  LC_6 Logic Functioning bit
 (51 12)  (597 380)  (597 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (550 381)  (550 381)  routing T_11_23.sp4_h_l_43 <X> T_11_23.sp4_h_r_9
 (17 13)  (563 381)  (563 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (573 381)  (573 381)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 381)  (574 381)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 381)  (575 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 381)  (578 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (579 381)  (579 381)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.input_2_6
 (34 13)  (580 381)  (580 381)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.input_2_6
 (36 13)  (582 381)  (582 381)  LC_6 Logic Functioning bit
 (37 13)  (583 381)  (583 381)  LC_6 Logic Functioning bit
 (38 13)  (584 381)  (584 381)  LC_6 Logic Functioning bit
 (39 13)  (585 381)  (585 381)  LC_6 Logic Functioning bit
 (41 13)  (587 381)  (587 381)  LC_6 Logic Functioning bit
 (4 14)  (550 382)  (550 382)  routing T_11_23.sp4_h_r_9 <X> T_11_23.sp4_v_t_44
 (15 14)  (561 382)  (561 382)  routing T_11_23.rgt_op_5 <X> T_11_23.lc_trk_g3_5
 (17 14)  (563 382)  (563 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 382)  (564 382)  routing T_11_23.rgt_op_5 <X> T_11_23.lc_trk_g3_5
 (25 14)  (571 382)  (571 382)  routing T_11_23.sp4_v_b_30 <X> T_11_23.lc_trk_g3_6
 (31 14)  (577 382)  (577 382)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 382)  (580 382)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 382)  (582 382)  LC_7 Logic Functioning bit
 (37 14)  (583 382)  (583 382)  LC_7 Logic Functioning bit
 (50 14)  (596 382)  (596 382)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (597 382)  (597 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (551 383)  (551 383)  routing T_11_23.sp4_h_r_9 <X> T_11_23.sp4_v_t_44
 (11 15)  (557 383)  (557 383)  routing T_11_23.sp4_h_r_3 <X> T_11_23.sp4_h_l_46
 (13 15)  (559 383)  (559 383)  routing T_11_23.sp4_h_r_3 <X> T_11_23.sp4_h_l_46
 (22 15)  (568 383)  (568 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (569 383)  (569 383)  routing T_11_23.sp4_v_b_30 <X> T_11_23.lc_trk_g3_6
 (36 15)  (582 383)  (582 383)  LC_7 Logic Functioning bit
 (37 15)  (583 383)  (583 383)  LC_7 Logic Functioning bit


LogicTile_12_23

 (14 0)  (614 368)  (614 368)  routing T_12_23.bnr_op_0 <X> T_12_23.lc_trk_g0_0
 (15 0)  (615 368)  (615 368)  routing T_12_23.sp4_v_b_17 <X> T_12_23.lc_trk_g0_1
 (16 0)  (616 368)  (616 368)  routing T_12_23.sp4_v_b_17 <X> T_12_23.lc_trk_g0_1
 (17 0)  (617 368)  (617 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (622 368)  (622 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (623 368)  (623 368)  routing T_12_23.sp12_h_r_11 <X> T_12_23.lc_trk_g0_3
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 368)  (634 368)  routing T_12_23.lc_trk_g1_0 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (37 0)  (637 368)  (637 368)  LC_0 Logic Functioning bit
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (39 0)  (639 368)  (639 368)  LC_0 Logic Functioning bit
 (41 0)  (641 368)  (641 368)  LC_0 Logic Functioning bit
 (43 0)  (643 368)  (643 368)  LC_0 Logic Functioning bit
 (45 0)  (645 368)  (645 368)  LC_0 Logic Functioning bit
 (47 0)  (647 368)  (647 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (604 369)  (604 369)  routing T_12_23.sp4_h_l_41 <X> T_12_23.sp4_h_r_0
 (6 1)  (606 369)  (606 369)  routing T_12_23.sp4_h_l_41 <X> T_12_23.sp4_h_r_0
 (14 1)  (614 369)  (614 369)  routing T_12_23.bnr_op_0 <X> T_12_23.lc_trk_g0_0
 (17 1)  (617 369)  (617 369)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (626 369)  (626 369)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 369)  (628 369)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (637 369)  (637 369)  LC_0 Logic Functioning bit
 (39 1)  (639 369)  (639 369)  LC_0 Logic Functioning bit
 (51 1)  (651 369)  (651 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_3 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (609 370)  (609 370)  routing T_12_23.sp4_v_b_1 <X> T_12_23.sp4_h_l_36
 (14 2)  (614 370)  (614 370)  routing T_12_23.sp12_h_l_3 <X> T_12_23.lc_trk_g0_4
 (26 2)  (626 370)  (626 370)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 370)  (633 370)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 370)  (634 370)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 370)  (635 370)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.input_2_1
 (36 2)  (636 370)  (636 370)  LC_1 Logic Functioning bit
 (37 2)  (637 370)  (637 370)  LC_1 Logic Functioning bit
 (38 2)  (638 370)  (638 370)  LC_1 Logic Functioning bit
 (39 2)  (639 370)  (639 370)  LC_1 Logic Functioning bit
 (41 2)  (641 370)  (641 370)  LC_1 Logic Functioning bit
 (42 2)  (642 370)  (642 370)  LC_1 Logic Functioning bit
 (43 2)  (643 370)  (643 370)  LC_1 Logic Functioning bit
 (0 3)  (600 371)  (600 371)  routing T_12_23.glb_netwk_3 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (4 3)  (604 371)  (604 371)  routing T_12_23.sp4_v_b_7 <X> T_12_23.sp4_h_l_37
 (14 3)  (614 371)  (614 371)  routing T_12_23.sp12_h_l_3 <X> T_12_23.lc_trk_g0_4
 (15 3)  (615 371)  (615 371)  routing T_12_23.sp12_h_l_3 <X> T_12_23.lc_trk_g0_4
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (627 371)  (627 371)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 371)  (632 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 371)  (633 371)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.input_2_1
 (36 3)  (636 371)  (636 371)  LC_1 Logic Functioning bit
 (37 3)  (637 371)  (637 371)  LC_1 Logic Functioning bit
 (38 3)  (638 371)  (638 371)  LC_1 Logic Functioning bit
 (39 3)  (639 371)  (639 371)  LC_1 Logic Functioning bit
 (40 3)  (640 371)  (640 371)  LC_1 Logic Functioning bit
 (41 3)  (641 371)  (641 371)  LC_1 Logic Functioning bit
 (42 3)  (642 371)  (642 371)  LC_1 Logic Functioning bit
 (43 3)  (643 371)  (643 371)  LC_1 Logic Functioning bit
 (2 4)  (602 372)  (602 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (614 372)  (614 372)  routing T_12_23.wire_logic_cluster/lc_0/out <X> T_12_23.lc_trk_g1_0
 (15 4)  (615 372)  (615 372)  routing T_12_23.sp4_h_l_4 <X> T_12_23.lc_trk_g1_1
 (16 4)  (616 372)  (616 372)  routing T_12_23.sp4_h_l_4 <X> T_12_23.lc_trk_g1_1
 (17 4)  (617 372)  (617 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 372)  (618 372)  routing T_12_23.sp4_h_l_4 <X> T_12_23.lc_trk_g1_1
 (21 4)  (621 372)  (621 372)  routing T_12_23.wire_logic_cluster/lc_3/out <X> T_12_23.lc_trk_g1_3
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 372)  (626 372)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 372)  (627 372)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 372)  (628 372)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 372)  (631 372)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 372)  (633 372)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 372)  (634 372)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 372)  (636 372)  LC_2 Logic Functioning bit
 (37 4)  (637 372)  (637 372)  LC_2 Logic Functioning bit
 (38 4)  (638 372)  (638 372)  LC_2 Logic Functioning bit
 (39 4)  (639 372)  (639 372)  LC_2 Logic Functioning bit
 (41 4)  (641 372)  (641 372)  LC_2 Logic Functioning bit
 (42 4)  (642 372)  (642 372)  LC_2 Logic Functioning bit
 (43 4)  (643 372)  (643 372)  LC_2 Logic Functioning bit
 (50 4)  (650 372)  (650 372)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (617 373)  (617 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 373)  (618 373)  routing T_12_23.sp4_h_l_4 <X> T_12_23.lc_trk_g1_1
 (28 5)  (628 373)  (628 373)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 373)  (629 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 373)  (636 373)  LC_2 Logic Functioning bit
 (37 5)  (637 373)  (637 373)  LC_2 Logic Functioning bit
 (38 5)  (638 373)  (638 373)  LC_2 Logic Functioning bit
 (39 5)  (639 373)  (639 373)  LC_2 Logic Functioning bit
 (40 5)  (640 373)  (640 373)  LC_2 Logic Functioning bit
 (41 5)  (641 373)  (641 373)  LC_2 Logic Functioning bit
 (42 5)  (642 373)  (642 373)  LC_2 Logic Functioning bit
 (43 5)  (643 373)  (643 373)  LC_2 Logic Functioning bit
 (14 6)  (614 374)  (614 374)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g1_4
 (15 6)  (615 374)  (615 374)  routing T_12_23.top_op_5 <X> T_12_23.lc_trk_g1_5
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 374)  (630 374)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 374)  (634 374)  routing T_12_23.lc_trk_g1_1 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (37 6)  (637 374)  (637 374)  LC_3 Logic Functioning bit
 (38 6)  (638 374)  (638 374)  LC_3 Logic Functioning bit
 (39 6)  (639 374)  (639 374)  LC_3 Logic Functioning bit
 (41 6)  (641 374)  (641 374)  LC_3 Logic Functioning bit
 (42 6)  (642 374)  (642 374)  LC_3 Logic Functioning bit
 (43 6)  (643 374)  (643 374)  LC_3 Logic Functioning bit
 (50 6)  (650 374)  (650 374)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (652 374)  (652 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (13 7)  (613 375)  (613 375)  routing T_12_23.sp4_v_b_0 <X> T_12_23.sp4_h_l_40
 (15 7)  (615 375)  (615 375)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g1_4
 (16 7)  (616 375)  (616 375)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g1_4
 (17 7)  (617 375)  (617 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (618 375)  (618 375)  routing T_12_23.top_op_5 <X> T_12_23.lc_trk_g1_5
 (26 7)  (626 375)  (626 375)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 375)  (636 375)  LC_3 Logic Functioning bit
 (37 7)  (637 375)  (637 375)  LC_3 Logic Functioning bit
 (38 7)  (638 375)  (638 375)  LC_3 Logic Functioning bit
 (39 7)  (639 375)  (639 375)  LC_3 Logic Functioning bit
 (40 7)  (640 375)  (640 375)  LC_3 Logic Functioning bit
 (41 7)  (641 375)  (641 375)  LC_3 Logic Functioning bit
 (42 7)  (642 375)  (642 375)  LC_3 Logic Functioning bit
 (43 7)  (643 375)  (643 375)  LC_3 Logic Functioning bit
 (48 7)  (648 375)  (648 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (651 375)  (651 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (616 376)  (616 376)  routing T_12_23.sp4_v_b_33 <X> T_12_23.lc_trk_g2_1
 (17 8)  (617 376)  (617 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 376)  (618 376)  routing T_12_23.sp4_v_b_33 <X> T_12_23.lc_trk_g2_1
 (26 8)  (626 376)  (626 376)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 376)  (627 376)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 376)  (628 376)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 376)  (629 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 376)  (630 376)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 376)  (631 376)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 376)  (633 376)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 376)  (638 376)  LC_4 Logic Functioning bit
 (50 8)  (650 376)  (650 376)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 376)  (651 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (652 376)  (652 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (618 377)  (618 377)  routing T_12_23.sp4_v_b_33 <X> T_12_23.lc_trk_g2_1
 (22 9)  (622 377)  (622 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (626 377)  (626 377)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 377)  (627 377)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 377)  (628 377)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 377)  (629 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 377)  (630 377)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 377)  (631 377)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (46 9)  (646 377)  (646 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (651 377)  (651 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (652 377)  (652 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (612 378)  (612 378)  routing T_12_23.sp4_v_t_45 <X> T_12_23.sp4_h_l_45
 (14 10)  (614 378)  (614 378)  routing T_12_23.sp4_h_r_36 <X> T_12_23.lc_trk_g2_4
 (15 10)  (615 378)  (615 378)  routing T_12_23.sp4_h_l_16 <X> T_12_23.lc_trk_g2_5
 (16 10)  (616 378)  (616 378)  routing T_12_23.sp4_h_l_16 <X> T_12_23.lc_trk_g2_5
 (17 10)  (617 378)  (617 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (621 378)  (621 378)  routing T_12_23.wire_logic_cluster/lc_7/out <X> T_12_23.lc_trk_g2_7
 (22 10)  (622 378)  (622 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 378)  (625 378)  routing T_12_23.sp4_h_r_46 <X> T_12_23.lc_trk_g2_6
 (26 10)  (626 378)  (626 378)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 378)  (627 378)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 378)  (628 378)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 378)  (630 378)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 378)  (634 378)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (37 10)  (637 378)  (637 378)  LC_5 Logic Functioning bit
 (38 10)  (638 378)  (638 378)  LC_5 Logic Functioning bit
 (39 10)  (639 378)  (639 378)  LC_5 Logic Functioning bit
 (40 10)  (640 378)  (640 378)  LC_5 Logic Functioning bit
 (41 10)  (641 378)  (641 378)  LC_5 Logic Functioning bit
 (42 10)  (642 378)  (642 378)  LC_5 Logic Functioning bit
 (43 10)  (643 378)  (643 378)  LC_5 Logic Functioning bit
 (51 10)  (651 378)  (651 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (652 378)  (652 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (611 379)  (611 379)  routing T_12_23.sp4_v_t_45 <X> T_12_23.sp4_h_l_45
 (15 11)  (615 379)  (615 379)  routing T_12_23.sp4_h_r_36 <X> T_12_23.lc_trk_g2_4
 (16 11)  (616 379)  (616 379)  routing T_12_23.sp4_h_r_36 <X> T_12_23.lc_trk_g2_4
 (17 11)  (617 379)  (617 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (618 379)  (618 379)  routing T_12_23.sp4_h_l_16 <X> T_12_23.lc_trk_g2_5
 (22 11)  (622 379)  (622 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (623 379)  (623 379)  routing T_12_23.sp4_h_r_46 <X> T_12_23.lc_trk_g2_6
 (24 11)  (624 379)  (624 379)  routing T_12_23.sp4_h_r_46 <X> T_12_23.lc_trk_g2_6
 (25 11)  (625 379)  (625 379)  routing T_12_23.sp4_h_r_46 <X> T_12_23.lc_trk_g2_6
 (26 11)  (626 379)  (626 379)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 379)  (628 379)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 379)  (630 379)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 379)  (631 379)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (37 11)  (637 379)  (637 379)  LC_5 Logic Functioning bit
 (38 11)  (638 379)  (638 379)  LC_5 Logic Functioning bit
 (39 11)  (639 379)  (639 379)  LC_5 Logic Functioning bit
 (41 11)  (641 379)  (641 379)  LC_5 Logic Functioning bit
 (43 11)  (643 379)  (643 379)  LC_5 Logic Functioning bit
 (14 12)  (614 380)  (614 380)  routing T_12_23.rgt_op_0 <X> T_12_23.lc_trk_g3_0
 (15 12)  (615 380)  (615 380)  routing T_12_23.sp4_h_r_33 <X> T_12_23.lc_trk_g3_1
 (16 12)  (616 380)  (616 380)  routing T_12_23.sp4_h_r_33 <X> T_12_23.lc_trk_g3_1
 (17 12)  (617 380)  (617 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 380)  (618 380)  routing T_12_23.sp4_h_r_33 <X> T_12_23.lc_trk_g3_1
 (15 13)  (615 381)  (615 381)  routing T_12_23.rgt_op_0 <X> T_12_23.lc_trk_g3_0
 (17 13)  (617 381)  (617 381)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 14)  (622 382)  (622 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (628 382)  (628 382)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 382)  (630 382)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 382)  (631 382)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 382)  (634 382)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 382)  (635 382)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.input_2_7
 (36 14)  (636 382)  (636 382)  LC_7 Logic Functioning bit
 (37 14)  (637 382)  (637 382)  LC_7 Logic Functioning bit
 (38 14)  (638 382)  (638 382)  LC_7 Logic Functioning bit
 (39 14)  (639 382)  (639 382)  LC_7 Logic Functioning bit
 (41 14)  (641 382)  (641 382)  LC_7 Logic Functioning bit
 (43 14)  (643 382)  (643 382)  LC_7 Logic Functioning bit
 (45 14)  (645 382)  (645 382)  LC_7 Logic Functioning bit
 (51 14)  (651 382)  (651 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (653 382)  (653 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (5 15)  (605 383)  (605 383)  routing T_12_23.sp4_h_l_44 <X> T_12_23.sp4_v_t_44
 (14 15)  (614 383)  (614 383)  routing T_12_23.tnl_op_4 <X> T_12_23.lc_trk_g3_4
 (15 15)  (615 383)  (615 383)  routing T_12_23.tnl_op_4 <X> T_12_23.lc_trk_g3_4
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (621 383)  (621 383)  routing T_12_23.sp4_r_v_b_47 <X> T_12_23.lc_trk_g3_7
 (22 15)  (622 383)  (622 383)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (624 383)  (624 383)  routing T_12_23.tnl_op_6 <X> T_12_23.lc_trk_g3_6
 (25 15)  (625 383)  (625 383)  routing T_12_23.tnl_op_6 <X> T_12_23.lc_trk_g3_6
 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 383)  (630 383)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 383)  (632 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 383)  (633 383)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.input_2_7
 (35 15)  (635 383)  (635 383)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.input_2_7
 (36 15)  (636 383)  (636 383)  LC_7 Logic Functioning bit
 (37 15)  (637 383)  (637 383)  LC_7 Logic Functioning bit
 (39 15)  (639 383)  (639 383)  LC_7 Logic Functioning bit
 (40 15)  (640 383)  (640 383)  LC_7 Logic Functioning bit
 (42 15)  (642 383)  (642 383)  LC_7 Logic Functioning bit
 (52 15)  (652 383)  (652 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_23

 (14 0)  (668 368)  (668 368)  routing T_13_23.bnr_op_0 <X> T_13_23.lc_trk_g0_0
 (17 0)  (671 368)  (671 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (680 368)  (680 368)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 368)  (682 368)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 368)  (684 368)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 368)  (687 368)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (37 0)  (691 368)  (691 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (39 0)  (693 368)  (693 368)  LC_0 Logic Functioning bit
 (41 0)  (695 368)  (695 368)  LC_0 Logic Functioning bit
 (42 0)  (696 368)  (696 368)  LC_0 Logic Functioning bit
 (43 0)  (697 368)  (697 368)  LC_0 Logic Functioning bit
 (14 1)  (668 369)  (668 369)  routing T_13_23.bnr_op_0 <X> T_13_23.lc_trk_g0_0
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (27 1)  (681 369)  (681 369)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 369)  (682 369)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 369)  (690 369)  LC_0 Logic Functioning bit
 (37 1)  (691 369)  (691 369)  LC_0 Logic Functioning bit
 (38 1)  (692 369)  (692 369)  LC_0 Logic Functioning bit
 (39 1)  (693 369)  (693 369)  LC_0 Logic Functioning bit
 (40 1)  (694 369)  (694 369)  LC_0 Logic Functioning bit
 (41 1)  (695 369)  (695 369)  LC_0 Logic Functioning bit
 (42 1)  (696 369)  (696 369)  LC_0 Logic Functioning bit
 (43 1)  (697 369)  (697 369)  LC_0 Logic Functioning bit
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_3 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 370)  (668 370)  routing T_13_23.sp4_h_l_9 <X> T_13_23.lc_trk_g0_4
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 370)  (687 370)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 370)  (688 370)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 370)  (690 370)  LC_1 Logic Functioning bit
 (38 2)  (692 370)  (692 370)  LC_1 Logic Functioning bit
 (45 2)  (699 370)  (699 370)  LC_1 Logic Functioning bit
 (0 3)  (654 371)  (654 371)  routing T_13_23.glb_netwk_3 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (14 3)  (668 371)  (668 371)  routing T_13_23.sp4_h_l_9 <X> T_13_23.lc_trk_g0_4
 (15 3)  (669 371)  (669 371)  routing T_13_23.sp4_h_l_9 <X> T_13_23.lc_trk_g0_4
 (16 3)  (670 371)  (670 371)  routing T_13_23.sp4_h_l_9 <X> T_13_23.lc_trk_g0_4
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (672 371)  (672 371)  routing T_13_23.sp4_r_v_b_29 <X> T_13_23.lc_trk_g0_5
 (28 3)  (682 371)  (682 371)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 371)  (685 371)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 371)  (691 371)  LC_1 Logic Functioning bit
 (39 3)  (693 371)  (693 371)  LC_1 Logic Functioning bit
 (44 3)  (698 371)  (698 371)  LC_1 Logic Functioning bit
 (4 4)  (658 372)  (658 372)  routing T_13_23.sp4_h_l_44 <X> T_13_23.sp4_v_b_3
 (6 4)  (660 372)  (660 372)  routing T_13_23.sp4_h_l_44 <X> T_13_23.sp4_v_b_3
 (14 4)  (668 372)  (668 372)  routing T_13_23.bnr_op_0 <X> T_13_23.lc_trk_g1_0
 (26 4)  (680 372)  (680 372)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 372)  (681 372)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 372)  (682 372)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 372)  (687 372)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (37 4)  (691 372)  (691 372)  LC_2 Logic Functioning bit
 (38 4)  (692 372)  (692 372)  LC_2 Logic Functioning bit
 (46 4)  (700 372)  (700 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (659 373)  (659 373)  routing T_13_23.sp4_h_l_44 <X> T_13_23.sp4_v_b_3
 (14 5)  (668 373)  (668 373)  routing T_13_23.bnr_op_0 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (680 373)  (680 373)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 373)  (681 373)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 373)  (682 373)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 373)  (684 373)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 373)  (686 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 373)  (687 373)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.input_2_2
 (35 5)  (689 373)  (689 373)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.input_2_2
 (37 5)  (691 373)  (691 373)  LC_2 Logic Functioning bit
 (39 5)  (693 373)  (693 373)  LC_2 Logic Functioning bit
 (5 6)  (659 374)  (659 374)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_h_l_38
 (28 6)  (682 374)  (682 374)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 374)  (687 374)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (41 6)  (695 374)  (695 374)  LC_3 Logic Functioning bit
 (4 7)  (658 375)  (658 375)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_h_l_38
 (6 7)  (660 375)  (660 375)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_h_l_38
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 375)  (684 375)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 375)  (685 375)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 375)  (686 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 375)  (687 375)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.input_2_3
 (34 7)  (688 375)  (688 375)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.input_2_3
 (35 7)  (689 375)  (689 375)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.input_2_3
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (51 7)  (705 375)  (705 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (671 376)  (671 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 376)  (672 376)  routing T_13_23.wire_logic_cluster/lc_1/out <X> T_13_23.lc_trk_g2_1
 (25 8)  (679 376)  (679 376)  routing T_13_23.sp4_h_r_42 <X> T_13_23.lc_trk_g2_2
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 377)  (677 377)  routing T_13_23.sp4_h_r_42 <X> T_13_23.lc_trk_g2_2
 (24 9)  (678 377)  (678 377)  routing T_13_23.sp4_h_r_42 <X> T_13_23.lc_trk_g2_2
 (25 9)  (679 377)  (679 377)  routing T_13_23.sp4_h_r_42 <X> T_13_23.lc_trk_g2_2
 (15 10)  (669 378)  (669 378)  routing T_13_23.sp4_h_l_24 <X> T_13_23.lc_trk_g2_5
 (16 10)  (670 378)  (670 378)  routing T_13_23.sp4_h_l_24 <X> T_13_23.lc_trk_g2_5
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 378)  (672 378)  routing T_13_23.sp4_h_l_24 <X> T_13_23.lc_trk_g2_5
 (26 10)  (680 378)  (680 378)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 378)  (682 378)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 378)  (685 378)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 378)  (687 378)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 378)  (688 378)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (38 10)  (692 378)  (692 378)  LC_5 Logic Functioning bit
 (41 10)  (695 378)  (695 378)  LC_5 Logic Functioning bit
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 379)  (684 379)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 379)  (685 379)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 379)  (686 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 379)  (687 379)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.input_2_5
 (34 11)  (688 379)  (688 379)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.input_2_5
 (35 11)  (689 379)  (689 379)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.input_2_5
 (37 11)  (691 379)  (691 379)  LC_5 Logic Functioning bit
 (39 11)  (693 379)  (693 379)  LC_5 Logic Functioning bit
 (14 12)  (668 380)  (668 380)  routing T_13_23.sp4_h_r_40 <X> T_13_23.lc_trk_g3_0
 (21 12)  (675 380)  (675 380)  routing T_13_23.rgt_op_3 <X> T_13_23.lc_trk_g3_3
 (22 12)  (676 380)  (676 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 380)  (678 380)  routing T_13_23.rgt_op_3 <X> T_13_23.lc_trk_g3_3
 (25 12)  (679 380)  (679 380)  routing T_13_23.sp4_h_r_34 <X> T_13_23.lc_trk_g3_2
 (26 12)  (680 380)  (680 380)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 380)  (681 380)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 380)  (682 380)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 380)  (687 380)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 380)  (688 380)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (37 12)  (691 380)  (691 380)  LC_6 Logic Functioning bit
 (38 12)  (692 380)  (692 380)  LC_6 Logic Functioning bit
 (4 13)  (658 381)  (658 381)  routing T_13_23.sp4_v_t_41 <X> T_13_23.sp4_h_r_9
 (14 13)  (668 381)  (668 381)  routing T_13_23.sp4_h_r_40 <X> T_13_23.lc_trk_g3_0
 (15 13)  (669 381)  (669 381)  routing T_13_23.sp4_h_r_40 <X> T_13_23.lc_trk_g3_0
 (16 13)  (670 381)  (670 381)  routing T_13_23.sp4_h_r_40 <X> T_13_23.lc_trk_g3_0
 (17 13)  (671 381)  (671 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (676 381)  (676 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 381)  (677 381)  routing T_13_23.sp4_h_r_34 <X> T_13_23.lc_trk_g3_2
 (24 13)  (678 381)  (678 381)  routing T_13_23.sp4_h_r_34 <X> T_13_23.lc_trk_g3_2
 (26 13)  (680 381)  (680 381)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 381)  (681 381)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 381)  (682 381)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 381)  (684 381)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 381)  (686 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (687 381)  (687 381)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.input_2_6
 (35 13)  (689 381)  (689 381)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.input_2_6
 (37 13)  (691 381)  (691 381)  LC_6 Logic Functioning bit
 (39 13)  (693 381)  (693 381)  LC_6 Logic Functioning bit
 (46 13)  (700 381)  (700 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (655 382)  (655 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (662 382)  (662 382)  routing T_13_23.sp4_v_t_41 <X> T_13_23.sp4_h_l_47
 (9 14)  (663 382)  (663 382)  routing T_13_23.sp4_v_t_41 <X> T_13_23.sp4_h_l_47
 (10 14)  (664 382)  (664 382)  routing T_13_23.sp4_v_t_41 <X> T_13_23.sp4_h_l_47
 (15 14)  (669 382)  (669 382)  routing T_13_23.sp4_h_l_16 <X> T_13_23.lc_trk_g3_5
 (16 14)  (670 382)  (670 382)  routing T_13_23.sp4_h_l_16 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (675 382)  (675 382)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g3_7
 (22 14)  (676 382)  (676 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 382)  (677 382)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g3_7
 (24 14)  (678 382)  (678 382)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g3_7
 (28 14)  (682 382)  (682 382)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 382)  (683 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 382)  (685 382)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 382)  (686 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 382)  (687 382)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 382)  (688 382)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 382)  (690 382)  LC_7 Logic Functioning bit
 (38 14)  (692 382)  (692 382)  LC_7 Logic Functioning bit
 (41 14)  (695 382)  (695 382)  LC_7 Logic Functioning bit
 (53 14)  (707 382)  (707 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (655 383)  (655 383)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 383)  (672 383)  routing T_13_23.sp4_h_l_16 <X> T_13_23.lc_trk_g3_5
 (21 15)  (675 383)  (675 383)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g3_7
 (29 15)  (683 383)  (683 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 383)  (684 383)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 383)  (685 383)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 383)  (686 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (687 383)  (687 383)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.input_2_7
 (34 15)  (688 383)  (688 383)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.input_2_7
 (35 15)  (689 383)  (689 383)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.input_2_7
 (37 15)  (691 383)  (691 383)  LC_7 Logic Functioning bit
 (39 15)  (693 383)  (693 383)  LC_7 Logic Functioning bit


LogicTile_14_23

 (9 0)  (717 368)  (717 368)  routing T_14_23.sp4_h_l_47 <X> T_14_23.sp4_h_r_1
 (10 0)  (718 368)  (718 368)  routing T_14_23.sp4_h_l_47 <X> T_14_23.sp4_h_r_1
 (21 0)  (729 368)  (729 368)  routing T_14_23.sp4_v_b_11 <X> T_14_23.lc_trk_g0_3
 (22 0)  (730 368)  (730 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 368)  (731 368)  routing T_14_23.sp4_v_b_11 <X> T_14_23.lc_trk_g0_3
 (26 0)  (734 368)  (734 368)  routing T_14_23.lc_trk_g0_4 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 368)  (739 368)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (37 0)  (745 368)  (745 368)  LC_0 Logic Functioning bit
 (38 0)  (746 368)  (746 368)  LC_0 Logic Functioning bit
 (39 0)  (747 368)  (747 368)  LC_0 Logic Functioning bit
 (41 0)  (749 368)  (749 368)  LC_0 Logic Functioning bit
 (42 0)  (750 368)  (750 368)  LC_0 Logic Functioning bit
 (43 0)  (751 368)  (751 368)  LC_0 Logic Functioning bit
 (47 0)  (755 368)  (755 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (723 369)  (723 369)  routing T_14_23.sp4_v_t_5 <X> T_14_23.lc_trk_g0_0
 (16 1)  (724 369)  (724 369)  routing T_14_23.sp4_v_t_5 <X> T_14_23.lc_trk_g0_0
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (729 369)  (729 369)  routing T_14_23.sp4_v_b_11 <X> T_14_23.lc_trk_g0_3
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 369)  (738 369)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 369)  (740 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 369)  (744 369)  LC_0 Logic Functioning bit
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (38 1)  (746 369)  (746 369)  LC_0 Logic Functioning bit
 (39 1)  (747 369)  (747 369)  LC_0 Logic Functioning bit
 (40 1)  (748 369)  (748 369)  LC_0 Logic Functioning bit
 (41 1)  (749 369)  (749 369)  LC_0 Logic Functioning bit
 (42 1)  (750 369)  (750 369)  LC_0 Logic Functioning bit
 (43 1)  (751 369)  (751 369)  LC_0 Logic Functioning bit
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_3 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 370)  (722 370)  routing T_14_23.wire_logic_cluster/lc_4/out <X> T_14_23.lc_trk_g0_4
 (15 2)  (723 370)  (723 370)  routing T_14_23.sp4_v_b_21 <X> T_14_23.lc_trk_g0_5
 (16 2)  (724 370)  (724 370)  routing T_14_23.sp4_v_b_21 <X> T_14_23.lc_trk_g0_5
 (17 2)  (725 370)  (725 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (730 370)  (730 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (734 370)  (734 370)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 370)  (735 370)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 370)  (738 370)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 370)  (742 370)  routing T_14_23.lc_trk_g1_1 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 370)  (743 370)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_1
 (36 2)  (744 370)  (744 370)  LC_1 Logic Functioning bit
 (38 2)  (746 370)  (746 370)  LC_1 Logic Functioning bit
 (41 2)  (749 370)  (749 370)  LC_1 Logic Functioning bit
 (0 3)  (708 371)  (708 371)  routing T_14_23.glb_netwk_3 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (13 3)  (721 371)  (721 371)  routing T_14_23.sp4_v_b_9 <X> T_14_23.sp4_h_l_39
 (17 3)  (725 371)  (725 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 371)  (729 371)  routing T_14_23.sp4_r_v_b_31 <X> T_14_23.lc_trk_g0_7
 (27 3)  (735 371)  (735 371)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 371)  (738 371)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 371)  (740 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 371)  (741 371)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_1
 (35 3)  (743 371)  (743 371)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_1
 (37 3)  (745 371)  (745 371)  LC_1 Logic Functioning bit
 (39 3)  (747 371)  (747 371)  LC_1 Logic Functioning bit
 (52 3)  (760 371)  (760 371)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (723 372)  (723 372)  routing T_14_23.sp4_h_r_1 <X> T_14_23.lc_trk_g1_1
 (16 4)  (724 372)  (724 372)  routing T_14_23.sp4_h_r_1 <X> T_14_23.lc_trk_g1_1
 (17 4)  (725 372)  (725 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 372)  (738 372)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 372)  (741 372)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 372)  (742 372)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 372)  (744 372)  LC_2 Logic Functioning bit
 (38 4)  (746 372)  (746 372)  LC_2 Logic Functioning bit
 (53 4)  (761 372)  (761 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (723 373)  (723 373)  routing T_14_23.sp4_v_t_5 <X> T_14_23.lc_trk_g1_0
 (16 5)  (724 373)  (724 373)  routing T_14_23.sp4_v_t_5 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (726 373)  (726 373)  routing T_14_23.sp4_h_r_1 <X> T_14_23.lc_trk_g1_1
 (28 5)  (736 373)  (736 373)  routing T_14_23.lc_trk_g2_0 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 373)  (738 373)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (48 5)  (756 373)  (756 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (759 373)  (759 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 374)  (722 374)  routing T_14_23.wire_logic_cluster/lc_4/out <X> T_14_23.lc_trk_g1_4
 (22 6)  (730 374)  (730 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 374)  (731 374)  routing T_14_23.sp4_h_r_7 <X> T_14_23.lc_trk_g1_7
 (24 6)  (732 374)  (732 374)  routing T_14_23.sp4_h_r_7 <X> T_14_23.lc_trk_g1_7
 (28 6)  (736 374)  (736 374)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 374)  (739 374)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 374)  (741 374)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 374)  (744 374)  LC_3 Logic Functioning bit
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (42 6)  (750 374)  (750 374)  LC_3 Logic Functioning bit
 (43 6)  (751 374)  (751 374)  LC_3 Logic Functioning bit
 (50 6)  (758 374)  (758 374)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (759 374)  (759 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (11 7)  (719 375)  (719 375)  routing T_14_23.sp4_h_r_5 <X> T_14_23.sp4_h_l_40
 (17 7)  (725 375)  (725 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (729 375)  (729 375)  routing T_14_23.sp4_h_r_7 <X> T_14_23.lc_trk_g1_7
 (27 7)  (735 375)  (735 375)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 375)  (736 375)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 375)  (738 375)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 375)  (739 375)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (37 7)  (745 375)  (745 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (42 7)  (750 375)  (750 375)  LC_3 Logic Functioning bit
 (43 7)  (751 375)  (751 375)  LC_3 Logic Functioning bit
 (48 7)  (756 375)  (756 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (716 376)  (716 376)  routing T_14_23.sp4_h_l_42 <X> T_14_23.sp4_h_r_7
 (14 8)  (722 376)  (722 376)  routing T_14_23.sp4_h_l_21 <X> T_14_23.lc_trk_g2_0
 (25 8)  (733 376)  (733 376)  routing T_14_23.sp4_h_r_42 <X> T_14_23.lc_trk_g2_2
 (31 8)  (739 376)  (739 376)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 376)  (742 376)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 376)  (744 376)  LC_4 Logic Functioning bit
 (37 8)  (745 376)  (745 376)  LC_4 Logic Functioning bit
 (45 8)  (753 376)  (753 376)  LC_4 Logic Functioning bit
 (50 8)  (758 376)  (758 376)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (723 377)  (723 377)  routing T_14_23.sp4_h_l_21 <X> T_14_23.lc_trk_g2_0
 (16 9)  (724 377)  (724 377)  routing T_14_23.sp4_h_l_21 <X> T_14_23.lc_trk_g2_0
 (17 9)  (725 377)  (725 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 377)  (731 377)  routing T_14_23.sp4_h_r_42 <X> T_14_23.lc_trk_g2_2
 (24 9)  (732 377)  (732 377)  routing T_14_23.sp4_h_r_42 <X> T_14_23.lc_trk_g2_2
 (25 9)  (733 377)  (733 377)  routing T_14_23.sp4_h_r_42 <X> T_14_23.lc_trk_g2_2
 (36 9)  (744 377)  (744 377)  LC_4 Logic Functioning bit
 (37 9)  (745 377)  (745 377)  LC_4 Logic Functioning bit
 (44 9)  (752 377)  (752 377)  LC_4 Logic Functioning bit
 (12 10)  (720 378)  (720 378)  routing T_14_23.sp4_v_b_8 <X> T_14_23.sp4_h_l_45
 (21 10)  (729 378)  (729 378)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g2_7
 (22 10)  (730 378)  (730 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 378)  (731 378)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g2_7
 (24 10)  (732 378)  (732 378)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g2_7
 (25 10)  (733 378)  (733 378)  routing T_14_23.sp4_h_r_38 <X> T_14_23.lc_trk_g2_6
 (26 10)  (734 378)  (734 378)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 378)  (735 378)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 378)  (737 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 378)  (738 378)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 378)  (742 378)  routing T_14_23.lc_trk_g1_1 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 378)  (743 378)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_5
 (36 10)  (744 378)  (744 378)  LC_5 Logic Functioning bit
 (38 10)  (746 378)  (746 378)  LC_5 Logic Functioning bit
 (41 10)  (749 378)  (749 378)  LC_5 Logic Functioning bit
 (46 10)  (754 378)  (754 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (729 379)  (729 379)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g2_7
 (22 11)  (730 379)  (730 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 379)  (731 379)  routing T_14_23.sp4_h_r_38 <X> T_14_23.lc_trk_g2_6
 (24 11)  (732 379)  (732 379)  routing T_14_23.sp4_h_r_38 <X> T_14_23.lc_trk_g2_6
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 379)  (738 379)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 379)  (740 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 379)  (741 379)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_5
 (35 11)  (743 379)  (743 379)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_5
 (37 11)  (745 379)  (745 379)  LC_5 Logic Functioning bit
 (39 11)  (747 379)  (747 379)  LC_5 Logic Functioning bit
 (28 12)  (736 380)  (736 380)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 380)  (738 380)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 380)  (743 380)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.input_2_6
 (36 12)  (744 380)  (744 380)  LC_6 Logic Functioning bit
 (37 12)  (745 380)  (745 380)  LC_6 Logic Functioning bit
 (38 12)  (746 380)  (746 380)  LC_6 Logic Functioning bit
 (14 13)  (722 381)  (722 381)  routing T_14_23.sp4_h_r_24 <X> T_14_23.lc_trk_g3_0
 (15 13)  (723 381)  (723 381)  routing T_14_23.sp4_h_r_24 <X> T_14_23.lc_trk_g3_0
 (16 13)  (724 381)  (724 381)  routing T_14_23.sp4_h_r_24 <X> T_14_23.lc_trk_g3_0
 (17 13)  (725 381)  (725 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (27 13)  (735 381)  (735 381)  routing T_14_23.lc_trk_g1_1 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 381)  (738 381)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 381)  (739 381)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 381)  (740 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (742 381)  (742 381)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.input_2_6
 (35 13)  (743 381)  (743 381)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.input_2_6
 (37 13)  (745 381)  (745 381)  LC_6 Logic Functioning bit
 (39 13)  (747 381)  (747 381)  LC_6 Logic Functioning bit
 (53 13)  (761 381)  (761 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 382)  (708 382)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 382)  (709 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 382)  (720 382)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_h_l_46
 (15 14)  (723 382)  (723 382)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g3_5
 (16 14)  (724 382)  (724 382)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g3_5
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 382)  (726 382)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g3_5
 (27 14)  (735 382)  (735 382)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 382)  (738 382)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 382)  (742 382)  routing T_14_23.lc_trk_g1_1 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 382)  (743 382)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (38 14)  (746 382)  (746 382)  LC_7 Logic Functioning bit
 (41 14)  (749 382)  (749 382)  LC_7 Logic Functioning bit
 (0 15)  (708 383)  (708 383)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 383)  (709 383)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (11 15)  (719 383)  (719 383)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_h_l_46
 (13 15)  (721 383)  (721 383)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_h_l_46
 (18 15)  (726 383)  (726 383)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g3_5
 (27 15)  (735 383)  (735 383)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 383)  (737 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 383)  (738 383)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 383)  (740 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 383)  (741 383)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (35 15)  (743 383)  (743 383)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (37 15)  (745 383)  (745 383)  LC_7 Logic Functioning bit
 (39 15)  (747 383)  (747 383)  LC_7 Logic Functioning bit
 (48 15)  (756 383)  (756 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_23

 (14 0)  (776 368)  (776 368)  routing T_15_23.wire_logic_cluster/lc_0/out <X> T_15_23.lc_trk_g0_0
 (21 0)  (783 368)  (783 368)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g0_3
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (785 368)  (785 368)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g0_3
 (24 0)  (786 368)  (786 368)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g0_3
 (26 0)  (788 368)  (788 368)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 368)  (789 368)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 368)  (798 368)  LC_0 Logic Functioning bit
 (43 0)  (805 368)  (805 368)  LC_0 Logic Functioning bit
 (45 0)  (807 368)  (807 368)  LC_0 Logic Functioning bit
 (46 0)  (808 368)  (808 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (779 369)  (779 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (788 369)  (788 369)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 369)  (790 369)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 369)  (792 369)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 369)  (793 369)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 369)  (794 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 369)  (798 369)  LC_0 Logic Functioning bit
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (43 1)  (805 369)  (805 369)  LC_0 Logic Functioning bit
 (44 1)  (806 369)  (806 369)  LC_0 Logic Functioning bit
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (772 370)  (772 370)  routing T_15_23.sp4_v_b_8 <X> T_15_23.sp4_h_l_36
 (0 3)  (762 371)  (762 371)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (25 4)  (787 372)  (787 372)  routing T_15_23.lft_op_2 <X> T_15_23.lc_trk_g1_2
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 373)  (786 373)  routing T_15_23.lft_op_2 <X> T_15_23.lc_trk_g1_2
 (12 6)  (774 374)  (774 374)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_h_l_40
 (14 10)  (776 378)  (776 378)  routing T_15_23.sp4_h_r_36 <X> T_15_23.lc_trk_g2_4
 (25 10)  (787 378)  (787 378)  routing T_15_23.sp4_v_b_38 <X> T_15_23.lc_trk_g2_6
 (13 11)  (775 379)  (775 379)  routing T_15_23.sp4_v_b_3 <X> T_15_23.sp4_h_l_45
 (15 11)  (777 379)  (777 379)  routing T_15_23.sp4_h_r_36 <X> T_15_23.lc_trk_g2_4
 (16 11)  (778 379)  (778 379)  routing T_15_23.sp4_h_r_36 <X> T_15_23.lc_trk_g2_4
 (17 11)  (779 379)  (779 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (784 379)  (784 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 379)  (785 379)  routing T_15_23.sp4_v_b_38 <X> T_15_23.lc_trk_g2_6
 (25 11)  (787 379)  (787 379)  routing T_15_23.sp4_v_b_38 <X> T_15_23.lc_trk_g2_6
 (4 12)  (766 380)  (766 380)  routing T_15_23.sp4_h_l_38 <X> T_15_23.sp4_v_b_9
 (6 12)  (768 380)  (768 380)  routing T_15_23.sp4_h_l_38 <X> T_15_23.sp4_v_b_9
 (5 13)  (767 381)  (767 381)  routing T_15_23.sp4_h_l_38 <X> T_15_23.sp4_v_b_9
 (11 13)  (773 381)  (773 381)  routing T_15_23.sp4_h_l_38 <X> T_15_23.sp4_h_r_11
 (13 13)  (775 381)  (775 381)  routing T_15_23.sp4_h_l_38 <X> T_15_23.sp4_h_r_11
 (0 14)  (762 382)  (762 382)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 383)  (763 383)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_7/s_r


LogicTile_16_23

 (11 1)  (827 369)  (827 369)  routing T_16_23.sp4_h_l_39 <X> T_16_23.sp4_h_r_2
 (11 10)  (827 378)  (827 378)  routing T_16_23.sp4_h_r_2 <X> T_16_23.sp4_v_t_45
 (13 10)  (829 378)  (829 378)  routing T_16_23.sp4_h_r_2 <X> T_16_23.sp4_v_t_45
 (12 11)  (828 379)  (828 379)  routing T_16_23.sp4_h_r_2 <X> T_16_23.sp4_v_t_45


LogicTile_17_23

 (4 12)  (878 380)  (878 380)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_9
 (5 13)  (879 381)  (879 381)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_9


IO_Tile_0_22

 (11 7)  (6 359)  (6 359)  routing T_0_22.span4_horz_13 <X> T_0_22.span4_horz_37
 (12 7)  (5 359)  (5 359)  routing T_0_22.span4_horz_13 <X> T_0_22.span4_horz_37


LogicTile_1_22

 (14 0)  (32 352)  (32 352)  routing T_1_22.sp4_h_l_5 <X> T_1_22.lc_trk_g0_0
 (25 0)  (43 352)  (43 352)  routing T_1_22.sp4_v_b_10 <X> T_1_22.lc_trk_g0_2
 (26 0)  (44 352)  (44 352)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 352)  (45 352)  routing T_1_22.lc_trk_g1_4 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 352)  (47 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 352)  (48 352)  routing T_1_22.lc_trk_g1_4 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 352)  (50 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 352)  (52 352)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 352)  (53 352)  routing T_1_22.lc_trk_g0_6 <X> T_1_22.input_2_0
 (38 0)  (56 352)  (56 352)  LC_0 Logic Functioning bit
 (39 0)  (57 352)  (57 352)  LC_0 Logic Functioning bit
 (42 0)  (60 352)  (60 352)  LC_0 Logic Functioning bit
 (43 0)  (61 352)  (61 352)  LC_0 Logic Functioning bit
 (14 1)  (32 353)  (32 353)  routing T_1_22.sp4_h_l_5 <X> T_1_22.lc_trk_g0_0
 (15 1)  (33 353)  (33 353)  routing T_1_22.sp4_h_l_5 <X> T_1_22.lc_trk_g0_0
 (16 1)  (34 353)  (34 353)  routing T_1_22.sp4_h_l_5 <X> T_1_22.lc_trk_g0_0
 (17 1)  (35 353)  (35 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (40 353)  (40 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (41 353)  (41 353)  routing T_1_22.sp4_v_b_10 <X> T_1_22.lc_trk_g0_2
 (25 1)  (43 353)  (43 353)  routing T_1_22.sp4_v_b_10 <X> T_1_22.lc_trk_g0_2
 (27 1)  (45 353)  (45 353)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 353)  (47 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 353)  (49 353)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 353)  (50 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (53 353)  (53 353)  routing T_1_22.lc_trk_g0_6 <X> T_1_22.input_2_0
 (36 1)  (54 353)  (54 353)  LC_0 Logic Functioning bit
 (37 1)  (55 353)  (55 353)  LC_0 Logic Functioning bit
 (40 1)  (58 353)  (58 353)  LC_0 Logic Functioning bit
 (41 1)  (59 353)  (59 353)  LC_0 Logic Functioning bit
 (0 2)  (18 354)  (18 354)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (2 2)  (20 354)  (20 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (39 354)  (39 354)  routing T_1_22.sp4_v_b_15 <X> T_1_22.lc_trk_g0_7
 (22 2)  (40 354)  (40 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (41 354)  (41 354)  routing T_1_22.sp4_v_b_15 <X> T_1_22.lc_trk_g0_7
 (29 2)  (47 354)  (47 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 354)  (48 354)  routing T_1_22.lc_trk_g0_4 <X> T_1_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 354)  (50 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 354)  (51 354)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (56 354)  (56 354)  LC_1 Logic Functioning bit
 (39 2)  (57 354)  (57 354)  LC_1 Logic Functioning bit
 (42 2)  (60 354)  (60 354)  LC_1 Logic Functioning bit
 (43 2)  (61 354)  (61 354)  LC_1 Logic Functioning bit
 (45 2)  (63 354)  (63 354)  LC_1 Logic Functioning bit
 (50 2)  (68 354)  (68 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 355)  (18 355)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (8 3)  (26 355)  (26 355)  routing T_1_22.sp4_h_r_7 <X> T_1_22.sp4_v_t_36
 (9 3)  (27 355)  (27 355)  routing T_1_22.sp4_h_r_7 <X> T_1_22.sp4_v_t_36
 (10 3)  (28 355)  (28 355)  routing T_1_22.sp4_h_r_7 <X> T_1_22.sp4_v_t_36
 (14 3)  (32 355)  (32 355)  routing T_1_22.sp4_h_r_4 <X> T_1_22.lc_trk_g0_4
 (15 3)  (33 355)  (33 355)  routing T_1_22.sp4_h_r_4 <X> T_1_22.lc_trk_g0_4
 (16 3)  (34 355)  (34 355)  routing T_1_22.sp4_h_r_4 <X> T_1_22.lc_trk_g0_4
 (17 3)  (35 355)  (35 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (39 355)  (39 355)  routing T_1_22.sp4_v_b_15 <X> T_1_22.lc_trk_g0_7
 (22 3)  (40 355)  (40 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (43 355)  (43 355)  routing T_1_22.sp4_r_v_b_30 <X> T_1_22.lc_trk_g0_6
 (27 3)  (45 355)  (45 355)  routing T_1_22.lc_trk_g1_0 <X> T_1_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 355)  (47 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 355)  (49 355)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 355)  (54 355)  LC_1 Logic Functioning bit
 (37 3)  (55 355)  (55 355)  LC_1 Logic Functioning bit
 (40 3)  (58 355)  (58 355)  LC_1 Logic Functioning bit
 (41 3)  (59 355)  (59 355)  LC_1 Logic Functioning bit
 (47 3)  (65 355)  (65 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (19 356)  (19 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (22 356)  (22 356)  routing T_1_22.sp4_v_t_42 <X> T_1_22.sp4_v_b_3
 (6 4)  (24 356)  (24 356)  routing T_1_22.sp4_v_t_42 <X> T_1_22.sp4_v_b_3
 (14 4)  (32 356)  (32 356)  routing T_1_22.sp4_v_b_8 <X> T_1_22.lc_trk_g1_0
 (15 4)  (33 356)  (33 356)  routing T_1_22.bot_op_1 <X> T_1_22.lc_trk_g1_1
 (17 4)  (35 356)  (35 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (40 356)  (40 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (41 356)  (41 356)  routing T_1_22.sp4_h_r_3 <X> T_1_22.lc_trk_g1_3
 (24 4)  (42 356)  (42 356)  routing T_1_22.sp4_h_r_3 <X> T_1_22.lc_trk_g1_3
 (25 4)  (43 356)  (43 356)  routing T_1_22.wire_logic_cluster/lc_2/out <X> T_1_22.lc_trk_g1_2
 (28 4)  (46 356)  (46 356)  routing T_1_22.lc_trk_g2_3 <X> T_1_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 356)  (47 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 356)  (49 356)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 356)  (50 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 356)  (51 356)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 356)  (52 356)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (56 356)  (56 356)  LC_2 Logic Functioning bit
 (39 4)  (57 356)  (57 356)  LC_2 Logic Functioning bit
 (42 4)  (60 356)  (60 356)  LC_2 Logic Functioning bit
 (43 4)  (61 356)  (61 356)  LC_2 Logic Functioning bit
 (1 5)  (19 357)  (19 357)  routing T_1_22.lc_trk_g0_2 <X> T_1_22.wire_logic_cluster/lc_7/cen
 (14 5)  (32 357)  (32 357)  routing T_1_22.sp4_v_b_8 <X> T_1_22.lc_trk_g1_0
 (16 5)  (34 357)  (34 357)  routing T_1_22.sp4_v_b_8 <X> T_1_22.lc_trk_g1_0
 (17 5)  (35 357)  (35 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (39 357)  (39 357)  routing T_1_22.sp4_h_r_3 <X> T_1_22.lc_trk_g1_3
 (22 5)  (40 357)  (40 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (44 357)  (44 357)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 357)  (45 357)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 357)  (47 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 357)  (48 357)  routing T_1_22.lc_trk_g2_3 <X> T_1_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 357)  (49 357)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 357)  (50 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (52 357)  (52 357)  routing T_1_22.lc_trk_g1_1 <X> T_1_22.input_2_2
 (36 5)  (54 357)  (54 357)  LC_2 Logic Functioning bit
 (37 5)  (55 357)  (55 357)  LC_2 Logic Functioning bit
 (40 5)  (58 357)  (58 357)  LC_2 Logic Functioning bit
 (41 5)  (59 357)  (59 357)  LC_2 Logic Functioning bit
 (3 6)  (21 358)  (21 358)  routing T_1_22.sp12_h_r_0 <X> T_1_22.sp12_v_t_23
 (15 6)  (33 358)  (33 358)  routing T_1_22.sp4_h_r_5 <X> T_1_22.lc_trk_g1_5
 (16 6)  (34 358)  (34 358)  routing T_1_22.sp4_h_r_5 <X> T_1_22.lc_trk_g1_5
 (17 6)  (35 358)  (35 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (39 358)  (39 358)  routing T_1_22.sp4_h_l_2 <X> T_1_22.lc_trk_g1_7
 (22 6)  (40 358)  (40 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (41 358)  (41 358)  routing T_1_22.sp4_h_l_2 <X> T_1_22.lc_trk_g1_7
 (24 6)  (42 358)  (42 358)  routing T_1_22.sp4_h_l_2 <X> T_1_22.lc_trk_g1_7
 (26 6)  (44 358)  (44 358)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 358)  (45 358)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 358)  (47 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 358)  (48 358)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 358)  (49 358)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 358)  (50 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 358)  (51 358)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 358)  (52 358)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 358)  (54 358)  LC_3 Logic Functioning bit
 (37 6)  (55 358)  (55 358)  LC_3 Logic Functioning bit
 (38 6)  (56 358)  (56 358)  LC_3 Logic Functioning bit
 (39 6)  (57 358)  (57 358)  LC_3 Logic Functioning bit
 (3 7)  (21 359)  (21 359)  routing T_1_22.sp12_h_r_0 <X> T_1_22.sp12_v_t_23
 (16 7)  (34 359)  (34 359)  routing T_1_22.sp12_h_r_12 <X> T_1_22.lc_trk_g1_4
 (17 7)  (35 359)  (35 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (36 359)  (36 359)  routing T_1_22.sp4_h_r_5 <X> T_1_22.lc_trk_g1_5
 (26 7)  (44 359)  (44 359)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 359)  (47 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 359)  (48 359)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 359)  (49 359)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (58 359)  (58 359)  LC_3 Logic Functioning bit
 (41 7)  (59 359)  (59 359)  LC_3 Logic Functioning bit
 (42 7)  (60 359)  (60 359)  LC_3 Logic Functioning bit
 (43 7)  (61 359)  (61 359)  LC_3 Logic Functioning bit
 (4 8)  (22 360)  (22 360)  routing T_1_22.sp4_h_l_37 <X> T_1_22.sp4_v_b_6
 (5 8)  (23 360)  (23 360)  routing T_1_22.sp4_v_b_0 <X> T_1_22.sp4_h_r_6
 (6 8)  (24 360)  (24 360)  routing T_1_22.sp4_h_l_37 <X> T_1_22.sp4_v_b_6
 (15 8)  (33 360)  (33 360)  routing T_1_22.sp4_h_r_25 <X> T_1_22.lc_trk_g2_1
 (16 8)  (34 360)  (34 360)  routing T_1_22.sp4_h_r_25 <X> T_1_22.lc_trk_g2_1
 (17 8)  (35 360)  (35 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (39 360)  (39 360)  routing T_1_22.wire_logic_cluster/lc_3/out <X> T_1_22.lc_trk_g2_3
 (22 8)  (40 360)  (40 360)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (45 360)  (45 360)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 360)  (46 360)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 360)  (47 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 360)  (50 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 360)  (51 360)  routing T_1_22.lc_trk_g2_1 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (56 360)  (56 360)  LC_4 Logic Functioning bit
 (39 8)  (57 360)  (57 360)  LC_4 Logic Functioning bit
 (42 8)  (60 360)  (60 360)  LC_4 Logic Functioning bit
 (43 8)  (61 360)  (61 360)  LC_4 Logic Functioning bit
 (50 8)  (68 360)  (68 360)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (22 361)  (22 361)  routing T_1_22.sp4_v_b_0 <X> T_1_22.sp4_h_r_6
 (5 9)  (23 361)  (23 361)  routing T_1_22.sp4_h_l_37 <X> T_1_22.sp4_v_b_6
 (6 9)  (24 361)  (24 361)  routing T_1_22.sp4_v_b_0 <X> T_1_22.sp4_h_r_6
 (18 9)  (36 361)  (36 361)  routing T_1_22.sp4_h_r_25 <X> T_1_22.lc_trk_g2_1
 (22 9)  (40 361)  (40 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (41 361)  (41 361)  routing T_1_22.sp4_v_b_42 <X> T_1_22.lc_trk_g2_2
 (24 9)  (42 361)  (42 361)  routing T_1_22.sp4_v_b_42 <X> T_1_22.lc_trk_g2_2
 (29 9)  (47 361)  (47 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 361)  (48 361)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 361)  (54 361)  LC_4 Logic Functioning bit
 (37 9)  (55 361)  (55 361)  LC_4 Logic Functioning bit
 (40 9)  (58 361)  (58 361)  LC_4 Logic Functioning bit
 (41 9)  (59 361)  (59 361)  LC_4 Logic Functioning bit
 (53 9)  (71 361)  (71 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (32 362)  (32 362)  routing T_1_22.sp4_v_b_36 <X> T_1_22.lc_trk_g2_4
 (28 10)  (46 362)  (46 362)  routing T_1_22.lc_trk_g2_4 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 362)  (47 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 362)  (48 362)  routing T_1_22.lc_trk_g2_4 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 362)  (49 362)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 362)  (50 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 362)  (52 362)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 362)  (54 362)  LC_5 Logic Functioning bit
 (39 10)  (57 362)  (57 362)  LC_5 Logic Functioning bit
 (41 10)  (59 362)  (59 362)  LC_5 Logic Functioning bit
 (42 10)  (60 362)  (60 362)  LC_5 Logic Functioning bit
 (50 10)  (68 362)  (68 362)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (32 363)  (32 363)  routing T_1_22.sp4_v_b_36 <X> T_1_22.lc_trk_g2_4
 (16 11)  (34 363)  (34 363)  routing T_1_22.sp4_v_b_36 <X> T_1_22.lc_trk_g2_4
 (17 11)  (35 363)  (35 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (36 11)  (54 363)  (54 363)  LC_5 Logic Functioning bit
 (39 11)  (57 363)  (57 363)  LC_5 Logic Functioning bit
 (41 11)  (59 363)  (59 363)  LC_5 Logic Functioning bit
 (42 11)  (60 363)  (60 363)  LC_5 Logic Functioning bit
 (51 11)  (69 363)  (69 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (70 363)  (70 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 13)  (22 365)  (22 365)  routing T_1_22.sp4_v_t_41 <X> T_1_22.sp4_h_r_9
 (8 13)  (26 365)  (26 365)  routing T_1_22.sp4_h_l_47 <X> T_1_22.sp4_v_b_10
 (9 13)  (27 365)  (27 365)  routing T_1_22.sp4_h_l_47 <X> T_1_22.sp4_v_b_10
 (22 13)  (40 365)  (40 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (41 365)  (41 365)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g3_2
 (24 13)  (42 365)  (42 365)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g3_2
 (25 13)  (43 365)  (43 365)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g3_2
 (9 14)  (27 366)  (27 366)  routing T_1_22.sp4_h_r_7 <X> T_1_22.sp4_h_l_47
 (10 14)  (28 366)  (28 366)  routing T_1_22.sp4_h_r_7 <X> T_1_22.sp4_h_l_47
 (21 14)  (39 366)  (39 366)  routing T_1_22.sp4_h_r_39 <X> T_1_22.lc_trk_g3_7
 (22 14)  (40 366)  (40 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (41 366)  (41 366)  routing T_1_22.sp4_h_r_39 <X> T_1_22.lc_trk_g3_7
 (24 14)  (42 366)  (42 366)  routing T_1_22.sp4_h_r_39 <X> T_1_22.lc_trk_g3_7
 (22 15)  (40 367)  (40 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (43 367)  (43 367)  routing T_1_22.sp4_r_v_b_46 <X> T_1_22.lc_trk_g3_6


LogicTile_2_22

 (15 0)  (87 352)  (87 352)  routing T_2_22.sp4_h_r_9 <X> T_2_22.lc_trk_g0_1
 (16 0)  (88 352)  (88 352)  routing T_2_22.sp4_h_r_9 <X> T_2_22.lc_trk_g0_1
 (17 0)  (89 352)  (89 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (90 352)  (90 352)  routing T_2_22.sp4_h_r_9 <X> T_2_22.lc_trk_g0_1
 (26 0)  (98 352)  (98 352)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 352)  (101 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 352)  (103 352)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 352)  (104 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 352)  (105 352)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 352)  (107 352)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_0
 (36 0)  (108 352)  (108 352)  LC_0 Logic Functioning bit
 (38 0)  (110 352)  (110 352)  LC_0 Logic Functioning bit
 (39 0)  (111 352)  (111 352)  LC_0 Logic Functioning bit
 (43 0)  (115 352)  (115 352)  LC_0 Logic Functioning bit
 (14 1)  (86 353)  (86 353)  routing T_2_22.sp4_h_r_0 <X> T_2_22.lc_trk_g0_0
 (15 1)  (87 353)  (87 353)  routing T_2_22.sp4_h_r_0 <X> T_2_22.lc_trk_g0_0
 (16 1)  (88 353)  (88 353)  routing T_2_22.sp4_h_r_0 <X> T_2_22.lc_trk_g0_0
 (17 1)  (89 353)  (89 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (27 1)  (99 353)  (99 353)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 353)  (100 353)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 353)  (101 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 353)  (104 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (105 353)  (105 353)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_0
 (35 1)  (107 353)  (107 353)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_0
 (37 1)  (109 353)  (109 353)  LC_0 Logic Functioning bit
 (38 1)  (110 353)  (110 353)  LC_0 Logic Functioning bit
 (39 1)  (111 353)  (111 353)  LC_0 Logic Functioning bit
 (43 1)  (115 353)  (115 353)  LC_0 Logic Functioning bit
 (0 2)  (72 354)  (72 354)  routing T_2_22.glb_netwk_3 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (2 2)  (74 354)  (74 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (76 354)  (76 354)  routing T_2_22.sp4_h_r_0 <X> T_2_22.sp4_v_t_37
 (12 2)  (84 354)  (84 354)  routing T_2_22.sp4_h_r_11 <X> T_2_22.sp4_h_l_39
 (14 2)  (86 354)  (86 354)  routing T_2_22.sp4_h_l_1 <X> T_2_22.lc_trk_g0_4
 (15 2)  (87 354)  (87 354)  routing T_2_22.sp4_h_r_5 <X> T_2_22.lc_trk_g0_5
 (16 2)  (88 354)  (88 354)  routing T_2_22.sp4_h_r_5 <X> T_2_22.lc_trk_g0_5
 (17 2)  (89 354)  (89 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (94 354)  (94 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 354)  (96 354)  routing T_2_22.bot_op_7 <X> T_2_22.lc_trk_g0_7
 (26 2)  (98 354)  (98 354)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 354)  (99 354)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 354)  (101 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 354)  (102 354)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 354)  (104 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 354)  (105 354)  routing T_2_22.lc_trk_g2_0 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 354)  (107 354)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.input_2_1
 (38 2)  (110 354)  (110 354)  LC_1 Logic Functioning bit
 (39 2)  (111 354)  (111 354)  LC_1 Logic Functioning bit
 (42 2)  (114 354)  (114 354)  LC_1 Logic Functioning bit
 (43 2)  (115 354)  (115 354)  LC_1 Logic Functioning bit
 (0 3)  (72 355)  (72 355)  routing T_2_22.glb_netwk_3 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (5 3)  (77 355)  (77 355)  routing T_2_22.sp4_h_r_0 <X> T_2_22.sp4_v_t_37
 (13 3)  (85 355)  (85 355)  routing T_2_22.sp4_h_r_11 <X> T_2_22.sp4_h_l_39
 (15 3)  (87 355)  (87 355)  routing T_2_22.sp4_h_l_1 <X> T_2_22.lc_trk_g0_4
 (16 3)  (88 355)  (88 355)  routing T_2_22.sp4_h_l_1 <X> T_2_22.lc_trk_g0_4
 (17 3)  (89 355)  (89 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (90 355)  (90 355)  routing T_2_22.sp4_h_r_5 <X> T_2_22.lc_trk_g0_5
 (22 3)  (94 355)  (94 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 355)  (95 355)  routing T_2_22.sp4_h_r_6 <X> T_2_22.lc_trk_g0_6
 (24 3)  (96 355)  (96 355)  routing T_2_22.sp4_h_r_6 <X> T_2_22.lc_trk_g0_6
 (25 3)  (97 355)  (97 355)  routing T_2_22.sp4_h_r_6 <X> T_2_22.lc_trk_g0_6
 (26 3)  (98 355)  (98 355)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 355)  (99 355)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 355)  (101 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 355)  (104 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (108 355)  (108 355)  LC_1 Logic Functioning bit
 (37 3)  (109 355)  (109 355)  LC_1 Logic Functioning bit
 (40 3)  (112 355)  (112 355)  LC_1 Logic Functioning bit
 (41 3)  (113 355)  (113 355)  LC_1 Logic Functioning bit
 (48 3)  (120 355)  (120 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (124 355)  (124 355)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (25 4)  (97 356)  (97 356)  routing T_2_22.sp4_h_l_7 <X> T_2_22.lc_trk_g1_2
 (26 4)  (98 356)  (98 356)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 356)  (100 356)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 356)  (101 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 356)  (103 356)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 356)  (104 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 356)  (105 356)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 356)  (107 356)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.input_2_2
 (36 4)  (108 356)  (108 356)  LC_2 Logic Functioning bit
 (37 4)  (109 356)  (109 356)  LC_2 Logic Functioning bit
 (39 4)  (111 356)  (111 356)  LC_2 Logic Functioning bit
 (41 4)  (113 356)  (113 356)  LC_2 Logic Functioning bit
 (43 4)  (115 356)  (115 356)  LC_2 Logic Functioning bit
 (48 4)  (120 356)  (120 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (94 357)  (94 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (95 357)  (95 357)  routing T_2_22.sp4_h_l_7 <X> T_2_22.lc_trk_g1_2
 (24 5)  (96 357)  (96 357)  routing T_2_22.sp4_h_l_7 <X> T_2_22.lc_trk_g1_2
 (25 5)  (97 357)  (97 357)  routing T_2_22.sp4_h_l_7 <X> T_2_22.lc_trk_g1_2
 (26 5)  (98 357)  (98 357)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 357)  (100 357)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 357)  (101 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 357)  (102 357)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 357)  (104 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (106 357)  (106 357)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.input_2_2
 (35 5)  (107 357)  (107 357)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.input_2_2
 (36 5)  (108 357)  (108 357)  LC_2 Logic Functioning bit
 (37 5)  (109 357)  (109 357)  LC_2 Logic Functioning bit
 (38 5)  (110 357)  (110 357)  LC_2 Logic Functioning bit
 (15 6)  (87 358)  (87 358)  routing T_2_22.sp4_v_b_21 <X> T_2_22.lc_trk_g1_5
 (16 6)  (88 358)  (88 358)  routing T_2_22.sp4_v_b_21 <X> T_2_22.lc_trk_g1_5
 (17 6)  (89 358)  (89 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (94 358)  (94 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (97 358)  (97 358)  routing T_2_22.sp12_h_l_5 <X> T_2_22.lc_trk_g1_6
 (21 7)  (93 359)  (93 359)  routing T_2_22.sp4_r_v_b_31 <X> T_2_22.lc_trk_g1_7
 (22 7)  (94 359)  (94 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (96 359)  (96 359)  routing T_2_22.sp12_h_l_5 <X> T_2_22.lc_trk_g1_6
 (25 7)  (97 359)  (97 359)  routing T_2_22.sp12_h_l_5 <X> T_2_22.lc_trk_g1_6
 (14 8)  (86 360)  (86 360)  routing T_2_22.sp4_h_l_21 <X> T_2_22.lc_trk_g2_0
 (15 8)  (87 360)  (87 360)  routing T_2_22.sp4_h_r_25 <X> T_2_22.lc_trk_g2_1
 (16 8)  (88 360)  (88 360)  routing T_2_22.sp4_h_r_25 <X> T_2_22.lc_trk_g2_1
 (17 8)  (89 360)  (89 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (94 360)  (94 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (95 360)  (95 360)  routing T_2_22.sp4_h_r_27 <X> T_2_22.lc_trk_g2_3
 (24 8)  (96 360)  (96 360)  routing T_2_22.sp4_h_r_27 <X> T_2_22.lc_trk_g2_3
 (29 8)  (101 360)  (101 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 360)  (102 360)  routing T_2_22.lc_trk_g0_7 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 360)  (103 360)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 360)  (104 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 360)  (105 360)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 360)  (108 360)  LC_4 Logic Functioning bit
 (37 8)  (109 360)  (109 360)  LC_4 Logic Functioning bit
 (38 8)  (110 360)  (110 360)  LC_4 Logic Functioning bit
 (39 8)  (111 360)  (111 360)  LC_4 Logic Functioning bit
 (53 8)  (125 360)  (125 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (87 361)  (87 361)  routing T_2_22.sp4_h_l_21 <X> T_2_22.lc_trk_g2_0
 (16 9)  (88 361)  (88 361)  routing T_2_22.sp4_h_l_21 <X> T_2_22.lc_trk_g2_0
 (17 9)  (89 361)  (89 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (90 361)  (90 361)  routing T_2_22.sp4_h_r_25 <X> T_2_22.lc_trk_g2_1
 (21 9)  (93 361)  (93 361)  routing T_2_22.sp4_h_r_27 <X> T_2_22.lc_trk_g2_3
 (29 9)  (101 361)  (101 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 361)  (102 361)  routing T_2_22.lc_trk_g0_7 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 361)  (103 361)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (40 9)  (112 361)  (112 361)  LC_4 Logic Functioning bit
 (41 9)  (113 361)  (113 361)  LC_4 Logic Functioning bit
 (42 9)  (114 361)  (114 361)  LC_4 Logic Functioning bit
 (43 9)  (115 361)  (115 361)  LC_4 Logic Functioning bit
 (48 9)  (120 361)  (120 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (89 362)  (89 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (94 362)  (94 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (95 362)  (95 362)  routing T_2_22.sp4_h_r_31 <X> T_2_22.lc_trk_g2_7
 (24 10)  (96 362)  (96 362)  routing T_2_22.sp4_h_r_31 <X> T_2_22.lc_trk_g2_7
 (26 10)  (98 362)  (98 362)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_5/in_0
 (32 10)  (104 362)  (104 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 362)  (105 362)  routing T_2_22.lc_trk_g2_0 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 362)  (109 362)  LC_5 Logic Functioning bit
 (39 10)  (111 362)  (111 362)  LC_5 Logic Functioning bit
 (41 10)  (113 362)  (113 362)  LC_5 Logic Functioning bit
 (43 10)  (115 362)  (115 362)  LC_5 Logic Functioning bit
 (52 10)  (124 362)  (124 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (93 363)  (93 363)  routing T_2_22.sp4_h_r_31 <X> T_2_22.lc_trk_g2_7
 (22 11)  (94 363)  (94 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (95 363)  (95 363)  routing T_2_22.sp4_h_r_30 <X> T_2_22.lc_trk_g2_6
 (24 11)  (96 363)  (96 363)  routing T_2_22.sp4_h_r_30 <X> T_2_22.lc_trk_g2_6
 (25 11)  (97 363)  (97 363)  routing T_2_22.sp4_h_r_30 <X> T_2_22.lc_trk_g2_6
 (29 11)  (101 363)  (101 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 363)  (108 363)  LC_5 Logic Functioning bit
 (38 11)  (110 363)  (110 363)  LC_5 Logic Functioning bit
 (40 11)  (112 363)  (112 363)  LC_5 Logic Functioning bit
 (42 11)  (114 363)  (114 363)  LC_5 Logic Functioning bit
 (16 12)  (88 364)  (88 364)  routing T_2_22.sp4_v_b_33 <X> T_2_22.lc_trk_g3_1
 (17 12)  (89 364)  (89 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (90 364)  (90 364)  routing T_2_22.sp4_v_b_33 <X> T_2_22.lc_trk_g3_1
 (26 12)  (98 364)  (98 364)  routing T_2_22.lc_trk_g0_4 <X> T_2_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 364)  (99 364)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 364)  (100 364)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 364)  (101 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 364)  (102 364)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 364)  (104 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 364)  (106 364)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 364)  (108 364)  LC_6 Logic Functioning bit
 (38 12)  (110 364)  (110 364)  LC_6 Logic Functioning bit
 (41 12)  (113 364)  (113 364)  LC_6 Logic Functioning bit
 (43 12)  (115 364)  (115 364)  LC_6 Logic Functioning bit
 (45 12)  (117 364)  (117 364)  LC_6 Logic Functioning bit
 (51 12)  (123 364)  (123 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (90 365)  (90 365)  routing T_2_22.sp4_v_b_33 <X> T_2_22.lc_trk_g3_1
 (29 13)  (101 365)  (101 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 365)  (102 365)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 365)  (103 365)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (109 365)  (109 365)  LC_6 Logic Functioning bit
 (39 13)  (111 365)  (111 365)  LC_6 Logic Functioning bit
 (41 13)  (113 365)  (113 365)  LC_6 Logic Functioning bit
 (43 13)  (115 365)  (115 365)  LC_6 Logic Functioning bit
 (4 14)  (76 366)  (76 366)  routing T_2_22.sp4_h_r_3 <X> T_2_22.sp4_v_t_44
 (6 14)  (78 366)  (78 366)  routing T_2_22.sp4_h_r_3 <X> T_2_22.sp4_v_t_44
 (16 14)  (88 366)  (88 366)  routing T_2_22.sp4_v_b_37 <X> T_2_22.lc_trk_g3_5
 (17 14)  (89 366)  (89 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (90 366)  (90 366)  routing T_2_22.sp4_v_b_37 <X> T_2_22.lc_trk_g3_5
 (25 14)  (97 366)  (97 366)  routing T_2_22.wire_logic_cluster/lc_6/out <X> T_2_22.lc_trk_g3_6
 (29 14)  (101 366)  (101 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 366)  (102 366)  routing T_2_22.lc_trk_g0_6 <X> T_2_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 366)  (104 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 366)  (105 366)  routing T_2_22.lc_trk_g3_1 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 366)  (106 366)  routing T_2_22.lc_trk_g3_1 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 366)  (108 366)  LC_7 Logic Functioning bit
 (37 14)  (109 366)  (109 366)  LC_7 Logic Functioning bit
 (38 14)  (110 366)  (110 366)  LC_7 Logic Functioning bit
 (39 14)  (111 366)  (111 366)  LC_7 Logic Functioning bit
 (5 15)  (77 367)  (77 367)  routing T_2_22.sp4_h_r_3 <X> T_2_22.sp4_v_t_44
 (18 15)  (90 367)  (90 367)  routing T_2_22.sp4_v_b_37 <X> T_2_22.lc_trk_g3_5
 (22 15)  (94 367)  (94 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (100 367)  (100 367)  routing T_2_22.lc_trk_g2_1 <X> T_2_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 367)  (101 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 367)  (102 367)  routing T_2_22.lc_trk_g0_6 <X> T_2_22.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 367)  (112 367)  LC_7 Logic Functioning bit
 (41 15)  (113 367)  (113 367)  LC_7 Logic Functioning bit
 (42 15)  (114 367)  (114 367)  LC_7 Logic Functioning bit
 (43 15)  (115 367)  (115 367)  LC_7 Logic Functioning bit
 (46 15)  (118 367)  (118 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_22

 (15 0)  (141 352)  (141 352)  routing T_3_22.sp4_h_l_4 <X> T_3_22.lc_trk_g0_1
 (16 0)  (142 352)  (142 352)  routing T_3_22.sp4_h_l_4 <X> T_3_22.lc_trk_g0_1
 (17 0)  (143 352)  (143 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (144 352)  (144 352)  routing T_3_22.sp4_h_l_4 <X> T_3_22.lc_trk_g0_1
 (26 0)  (152 352)  (152 352)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 352)  (155 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 352)  (158 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 352)  (159 352)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 352)  (160 352)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (38 0)  (164 352)  (164 352)  LC_0 Logic Functioning bit
 (39 0)  (165 352)  (165 352)  LC_0 Logic Functioning bit
 (42 0)  (168 352)  (168 352)  LC_0 Logic Functioning bit
 (43 0)  (169 352)  (169 352)  LC_0 Logic Functioning bit
 (48 0)  (174 352)  (174 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (143 353)  (143 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (144 353)  (144 353)  routing T_3_22.sp4_h_l_4 <X> T_3_22.lc_trk_g0_1
 (26 1)  (152 353)  (152 353)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 353)  (154 353)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 353)  (155 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 353)  (157 353)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 353)  (158 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (159 353)  (159 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.input_2_0
 (34 1)  (160 353)  (160 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.input_2_0
 (35 1)  (161 353)  (161 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.input_2_0
 (36 1)  (162 353)  (162 353)  LC_0 Logic Functioning bit
 (37 1)  (163 353)  (163 353)  LC_0 Logic Functioning bit
 (40 1)  (166 353)  (166 353)  LC_0 Logic Functioning bit
 (41 1)  (167 353)  (167 353)  LC_0 Logic Functioning bit
 (4 2)  (130 354)  (130 354)  routing T_3_22.sp4_h_r_0 <X> T_3_22.sp4_v_t_37
 (9 2)  (135 354)  (135 354)  routing T_3_22.sp4_h_r_10 <X> T_3_22.sp4_h_l_36
 (10 2)  (136 354)  (136 354)  routing T_3_22.sp4_h_r_10 <X> T_3_22.sp4_h_l_36
 (11 2)  (137 354)  (137 354)  routing T_3_22.sp4_h_r_8 <X> T_3_22.sp4_v_t_39
 (13 2)  (139 354)  (139 354)  routing T_3_22.sp4_h_r_8 <X> T_3_22.sp4_v_t_39
 (14 2)  (140 354)  (140 354)  routing T_3_22.bnr_op_4 <X> T_3_22.lc_trk_g0_4
 (22 2)  (148 354)  (148 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (149 354)  (149 354)  routing T_3_22.sp4_h_r_7 <X> T_3_22.lc_trk_g0_7
 (24 2)  (150 354)  (150 354)  routing T_3_22.sp4_h_r_7 <X> T_3_22.lc_trk_g0_7
 (26 2)  (152 354)  (152 354)  routing T_3_22.lc_trk_g0_7 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 354)  (155 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 354)  (157 354)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 354)  (158 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 354)  (159 354)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 354)  (160 354)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 354)  (162 354)  LC_1 Logic Functioning bit
 (37 2)  (163 354)  (163 354)  LC_1 Logic Functioning bit
 (38 2)  (164 354)  (164 354)  LC_1 Logic Functioning bit
 (39 2)  (165 354)  (165 354)  LC_1 Logic Functioning bit
 (4 3)  (130 355)  (130 355)  routing T_3_22.sp4_h_r_4 <X> T_3_22.sp4_h_l_37
 (5 3)  (131 355)  (131 355)  routing T_3_22.sp4_h_r_0 <X> T_3_22.sp4_v_t_37
 (6 3)  (132 355)  (132 355)  routing T_3_22.sp4_h_r_4 <X> T_3_22.sp4_h_l_37
 (11 3)  (137 355)  (137 355)  routing T_3_22.sp4_h_r_2 <X> T_3_22.sp4_h_l_39
 (12 3)  (138 355)  (138 355)  routing T_3_22.sp4_h_r_8 <X> T_3_22.sp4_v_t_39
 (14 3)  (140 355)  (140 355)  routing T_3_22.bnr_op_4 <X> T_3_22.lc_trk_g0_4
 (17 3)  (143 355)  (143 355)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (147 355)  (147 355)  routing T_3_22.sp4_h_r_7 <X> T_3_22.lc_trk_g0_7
 (22 3)  (148 355)  (148 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (149 355)  (149 355)  routing T_3_22.sp4_h_r_6 <X> T_3_22.lc_trk_g0_6
 (24 3)  (150 355)  (150 355)  routing T_3_22.sp4_h_r_6 <X> T_3_22.lc_trk_g0_6
 (25 3)  (151 355)  (151 355)  routing T_3_22.sp4_h_r_6 <X> T_3_22.lc_trk_g0_6
 (26 3)  (152 355)  (152 355)  routing T_3_22.lc_trk_g0_7 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 355)  (155 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (40 3)  (166 355)  (166 355)  LC_1 Logic Functioning bit
 (41 3)  (167 355)  (167 355)  LC_1 Logic Functioning bit
 (42 3)  (168 355)  (168 355)  LC_1 Logic Functioning bit
 (43 3)  (169 355)  (169 355)  LC_1 Logic Functioning bit
 (53 3)  (179 355)  (179 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (141 356)  (141 356)  routing T_3_22.sp4_h_r_9 <X> T_3_22.lc_trk_g1_1
 (16 4)  (142 356)  (142 356)  routing T_3_22.sp4_h_r_9 <X> T_3_22.lc_trk_g1_1
 (17 4)  (143 356)  (143 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (144 356)  (144 356)  routing T_3_22.sp4_h_r_9 <X> T_3_22.lc_trk_g1_1
 (8 5)  (134 357)  (134 357)  routing T_3_22.sp4_h_l_47 <X> T_3_22.sp4_v_b_4
 (9 5)  (135 357)  (135 357)  routing T_3_22.sp4_h_l_47 <X> T_3_22.sp4_v_b_4
 (10 5)  (136 357)  (136 357)  routing T_3_22.sp4_h_l_47 <X> T_3_22.sp4_v_b_4
 (12 5)  (138 357)  (138 357)  routing T_3_22.sp4_h_r_5 <X> T_3_22.sp4_v_b_5
 (16 5)  (142 357)  (142 357)  routing T_3_22.sp12_h_r_8 <X> T_3_22.lc_trk_g1_0
 (17 5)  (143 357)  (143 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (148 357)  (148 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (149 357)  (149 357)  routing T_3_22.sp4_h_r_2 <X> T_3_22.lc_trk_g1_2
 (24 5)  (150 357)  (150 357)  routing T_3_22.sp4_h_r_2 <X> T_3_22.lc_trk_g1_2
 (25 5)  (151 357)  (151 357)  routing T_3_22.sp4_h_r_2 <X> T_3_22.lc_trk_g1_2
 (4 6)  (130 358)  (130 358)  routing T_3_22.sp4_h_r_9 <X> T_3_22.sp4_v_t_38
 (6 6)  (132 358)  (132 358)  routing T_3_22.sp4_h_r_9 <X> T_3_22.sp4_v_t_38
 (15 6)  (141 358)  (141 358)  routing T_3_22.sp4_h_r_5 <X> T_3_22.lc_trk_g1_5
 (16 6)  (142 358)  (142 358)  routing T_3_22.sp4_h_r_5 <X> T_3_22.lc_trk_g1_5
 (17 6)  (143 358)  (143 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (153 358)  (153 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 358)  (154 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 358)  (155 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 358)  (156 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 358)  (157 358)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 358)  (158 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 358)  (160 358)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (163 358)  (163 358)  LC_3 Logic Functioning bit
 (39 6)  (165 358)  (165 358)  LC_3 Logic Functioning bit
 (41 6)  (167 358)  (167 358)  LC_3 Logic Functioning bit
 (43 6)  (169 358)  (169 358)  LC_3 Logic Functioning bit
 (5 7)  (131 359)  (131 359)  routing T_3_22.sp4_h_r_9 <X> T_3_22.sp4_v_t_38
 (17 7)  (143 359)  (143 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (144 359)  (144 359)  routing T_3_22.sp4_h_r_5 <X> T_3_22.lc_trk_g1_5
 (30 7)  (156 359)  (156 359)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (163 359)  (163 359)  LC_3 Logic Functioning bit
 (39 7)  (165 359)  (165 359)  LC_3 Logic Functioning bit
 (41 7)  (167 359)  (167 359)  LC_3 Logic Functioning bit
 (43 7)  (169 359)  (169 359)  LC_3 Logic Functioning bit
 (3 8)  (129 360)  (129 360)  routing T_3_22.sp12_h_r_1 <X> T_3_22.sp12_v_b_1
 (6 8)  (132 360)  (132 360)  routing T_3_22.sp4_h_r_1 <X> T_3_22.sp4_v_b_6
 (17 8)  (143 360)  (143 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 360)  (144 360)  routing T_3_22.wire_logic_cluster/lc_1/out <X> T_3_22.lc_trk_g2_1
 (25 8)  (151 360)  (151 360)  routing T_3_22.sp4_v_t_23 <X> T_3_22.lc_trk_g2_2
 (26 8)  (152 360)  (152 360)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 360)  (153 360)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 360)  (154 360)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 360)  (155 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 360)  (156 360)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 360)  (158 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 360)  (159 360)  routing T_3_22.lc_trk_g2_1 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (164 360)  (164 360)  LC_4 Logic Functioning bit
 (39 8)  (165 360)  (165 360)  LC_4 Logic Functioning bit
 (42 8)  (168 360)  (168 360)  LC_4 Logic Functioning bit
 (43 8)  (169 360)  (169 360)  LC_4 Logic Functioning bit
 (50 8)  (176 360)  (176 360)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (129 361)  (129 361)  routing T_3_22.sp12_h_r_1 <X> T_3_22.sp12_v_b_1
 (14 9)  (140 361)  (140 361)  routing T_3_22.tnl_op_0 <X> T_3_22.lc_trk_g2_0
 (15 9)  (141 361)  (141 361)  routing T_3_22.tnl_op_0 <X> T_3_22.lc_trk_g2_0
 (17 9)  (143 361)  (143 361)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (148 361)  (148 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (149 361)  (149 361)  routing T_3_22.sp4_v_t_23 <X> T_3_22.lc_trk_g2_2
 (25 9)  (151 361)  (151 361)  routing T_3_22.sp4_v_t_23 <X> T_3_22.lc_trk_g2_2
 (26 9)  (152 361)  (152 361)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 361)  (155 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 361)  (156 361)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (162 361)  (162 361)  LC_4 Logic Functioning bit
 (37 9)  (163 361)  (163 361)  LC_4 Logic Functioning bit
 (40 9)  (166 361)  (166 361)  LC_4 Logic Functioning bit
 (41 9)  (167 361)  (167 361)  LC_4 Logic Functioning bit
 (48 9)  (174 361)  (174 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (177 361)  (177 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (130 362)  (130 362)  routing T_3_22.sp4_v_b_10 <X> T_3_22.sp4_v_t_43
 (6 10)  (132 362)  (132 362)  routing T_3_22.sp4_v_b_10 <X> T_3_22.sp4_v_t_43
 (21 10)  (147 362)  (147 362)  routing T_3_22.bnl_op_7 <X> T_3_22.lc_trk_g2_7
 (22 10)  (148 362)  (148 362)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (28 10)  (154 362)  (154 362)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 362)  (155 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (46 10)  (172 362)  (172 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (177 362)  (177 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (19 11)  (145 363)  (145 363)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (147 363)  (147 363)  routing T_3_22.bnl_op_7 <X> T_3_22.lc_trk_g2_7
 (22 11)  (148 363)  (148 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (153 363)  (153 363)  routing T_3_22.lc_trk_g1_0 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 363)  (155 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 363)  (156 363)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 363)  (162 363)  LC_5 Logic Functioning bit
 (37 11)  (163 363)  (163 363)  LC_5 Logic Functioning bit
 (38 11)  (164 363)  (164 363)  LC_5 Logic Functioning bit
 (39 11)  (165 363)  (165 363)  LC_5 Logic Functioning bit
 (40 11)  (166 363)  (166 363)  LC_5 Logic Functioning bit
 (41 11)  (167 363)  (167 363)  LC_5 Logic Functioning bit
 (42 11)  (168 363)  (168 363)  LC_5 Logic Functioning bit
 (43 11)  (169 363)  (169 363)  LC_5 Logic Functioning bit
 (6 12)  (132 364)  (132 364)  routing T_3_22.sp4_h_r_4 <X> T_3_22.sp4_v_b_9
 (11 12)  (137 364)  (137 364)  routing T_3_22.sp4_v_t_45 <X> T_3_22.sp4_v_b_11
 (22 12)  (148 364)  (148 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (149 364)  (149 364)  routing T_3_22.sp4_h_r_27 <X> T_3_22.lc_trk_g3_3
 (24 12)  (150 364)  (150 364)  routing T_3_22.sp4_h_r_27 <X> T_3_22.lc_trk_g3_3
 (26 12)  (152 364)  (152 364)  routing T_3_22.lc_trk_g0_4 <X> T_3_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 364)  (153 364)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 364)  (154 364)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 364)  (155 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 364)  (158 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 364)  (160 364)  routing T_3_22.lc_trk_g1_2 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (164 364)  (164 364)  LC_6 Logic Functioning bit
 (39 12)  (165 364)  (165 364)  LC_6 Logic Functioning bit
 (42 12)  (168 364)  (168 364)  LC_6 Logic Functioning bit
 (43 12)  (169 364)  (169 364)  LC_6 Logic Functioning bit
 (12 13)  (138 365)  (138 365)  routing T_3_22.sp4_v_t_45 <X> T_3_22.sp4_v_b_11
 (14 13)  (140 365)  (140 365)  routing T_3_22.sp4_r_v_b_40 <X> T_3_22.lc_trk_g3_0
 (17 13)  (143 365)  (143 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (147 365)  (147 365)  routing T_3_22.sp4_h_r_27 <X> T_3_22.lc_trk_g3_3
 (22 13)  (148 365)  (148 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (149 365)  (149 365)  routing T_3_22.sp12_v_t_9 <X> T_3_22.lc_trk_g3_2
 (29 13)  (155 365)  (155 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 365)  (157 365)  routing T_3_22.lc_trk_g1_2 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 365)  (158 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (160 365)  (160 365)  routing T_3_22.lc_trk_g1_1 <X> T_3_22.input_2_6
 (36 13)  (162 365)  (162 365)  LC_6 Logic Functioning bit
 (37 13)  (163 365)  (163 365)  LC_6 Logic Functioning bit
 (40 13)  (166 365)  (166 365)  LC_6 Logic Functioning bit
 (41 13)  (167 365)  (167 365)  LC_6 Logic Functioning bit
 (48 13)  (174 365)  (174 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (13 14)  (139 366)  (139 366)  routing T_3_22.sp4_h_r_11 <X> T_3_22.sp4_v_t_46
 (16 14)  (142 366)  (142 366)  routing T_3_22.sp4_v_b_37 <X> T_3_22.lc_trk_g3_5
 (17 14)  (143 366)  (143 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (144 366)  (144 366)  routing T_3_22.sp4_v_b_37 <X> T_3_22.lc_trk_g3_5
 (22 14)  (148 366)  (148 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (152 366)  (152 366)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (154 366)  (154 366)  routing T_3_22.lc_trk_g2_0 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 366)  (155 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 366)  (158 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 366)  (160 366)  routing T_3_22.lc_trk_g1_1 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 366)  (161 366)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.input_2_7
 (38 14)  (164 366)  (164 366)  LC_7 Logic Functioning bit
 (39 14)  (165 366)  (165 366)  LC_7 Logic Functioning bit
 (42 14)  (168 366)  (168 366)  LC_7 Logic Functioning bit
 (43 14)  (169 366)  (169 366)  LC_7 Logic Functioning bit
 (12 15)  (138 367)  (138 367)  routing T_3_22.sp4_h_r_11 <X> T_3_22.sp4_v_t_46
 (18 15)  (144 367)  (144 367)  routing T_3_22.sp4_v_b_37 <X> T_3_22.lc_trk_g3_5
 (22 15)  (148 367)  (148 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (150 367)  (150 367)  routing T_3_22.tnl_op_6 <X> T_3_22.lc_trk_g3_6
 (25 15)  (151 367)  (151 367)  routing T_3_22.tnl_op_6 <X> T_3_22.lc_trk_g3_6
 (27 15)  (153 367)  (153 367)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 367)  (155 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (158 367)  (158 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (159 367)  (159 367)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.input_2_7
 (35 15)  (161 367)  (161 367)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.input_2_7
 (36 15)  (162 367)  (162 367)  LC_7 Logic Functioning bit
 (37 15)  (163 367)  (163 367)  LC_7 Logic Functioning bit
 (40 15)  (166 367)  (166 367)  LC_7 Logic Functioning bit
 (41 15)  (167 367)  (167 367)  LC_7 Logic Functioning bit
 (53 15)  (179 367)  (179 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_22

 (17 0)  (197 352)  (197 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (202 352)  (202 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (209 352)  (209 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 352)  (212 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 352)  (214 352)  routing T_4_22.lc_trk_g1_0 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 352)  (216 352)  LC_0 Logic Functioning bit
 (37 0)  (217 352)  (217 352)  LC_0 Logic Functioning bit
 (38 0)  (218 352)  (218 352)  LC_0 Logic Functioning bit
 (39 0)  (219 352)  (219 352)  LC_0 Logic Functioning bit
 (41 0)  (221 352)  (221 352)  LC_0 Logic Functioning bit
 (43 0)  (223 352)  (223 352)  LC_0 Logic Functioning bit
 (45 0)  (225 352)  (225 352)  LC_0 Logic Functioning bit
 (46 0)  (226 352)  (226 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (198 353)  (198 353)  routing T_4_22.sp4_r_v_b_34 <X> T_4_22.lc_trk_g0_1
 (21 1)  (201 353)  (201 353)  routing T_4_22.sp4_r_v_b_32 <X> T_4_22.lc_trk_g0_3
 (27 1)  (207 353)  (207 353)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 353)  (209 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (216 353)  (216 353)  LC_0 Logic Functioning bit
 (38 1)  (218 353)  (218 353)  LC_0 Logic Functioning bit
 (0 2)  (180 354)  (180 354)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (2 2)  (182 354)  (182 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (188 354)  (188 354)  routing T_4_22.sp4_v_t_36 <X> T_4_22.sp4_h_l_36
 (9 2)  (189 354)  (189 354)  routing T_4_22.sp4_v_t_36 <X> T_4_22.sp4_h_l_36
 (12 2)  (192 354)  (192 354)  routing T_4_22.sp4_v_b_2 <X> T_4_22.sp4_h_l_39
 (27 2)  (207 354)  (207 354)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 354)  (208 354)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 354)  (209 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 354)  (212 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 354)  (214 354)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 354)  (216 354)  LC_1 Logic Functioning bit
 (38 2)  (218 354)  (218 354)  LC_1 Logic Functioning bit
 (41 2)  (221 354)  (221 354)  LC_1 Logic Functioning bit
 (43 2)  (223 354)  (223 354)  LC_1 Logic Functioning bit
 (45 2)  (225 354)  (225 354)  LC_1 Logic Functioning bit
 (47 2)  (227 354)  (227 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (233 354)  (233 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (180 355)  (180 355)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (26 3)  (206 355)  (206 355)  routing T_4_22.lc_trk_g0_3 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 355)  (209 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (217 355)  (217 355)  LC_1 Logic Functioning bit
 (39 3)  (219 355)  (219 355)  LC_1 Logic Functioning bit
 (41 3)  (221 355)  (221 355)  LC_1 Logic Functioning bit
 (43 3)  (223 355)  (223 355)  LC_1 Logic Functioning bit
 (9 4)  (189 356)  (189 356)  routing T_4_22.sp4_v_t_41 <X> T_4_22.sp4_h_r_4
 (14 4)  (194 356)  (194 356)  routing T_4_22.wire_logic_cluster/lc_0/out <X> T_4_22.lc_trk_g1_0
 (17 4)  (197 356)  (197 356)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (198 356)  (198 356)  routing T_4_22.bnr_op_1 <X> T_4_22.lc_trk_g1_1
 (21 4)  (201 356)  (201 356)  routing T_4_22.wire_logic_cluster/lc_3/out <X> T_4_22.lc_trk_g1_3
 (22 4)  (202 356)  (202 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (205 356)  (205 356)  routing T_4_22.wire_logic_cluster/lc_2/out <X> T_4_22.lc_trk_g1_2
 (28 4)  (208 356)  (208 356)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 356)  (209 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 356)  (210 356)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 356)  (212 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 356)  (214 356)  routing T_4_22.lc_trk_g1_2 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 356)  (216 356)  LC_2 Logic Functioning bit
 (37 4)  (217 356)  (217 356)  LC_2 Logic Functioning bit
 (38 4)  (218 356)  (218 356)  LC_2 Logic Functioning bit
 (39 4)  (219 356)  (219 356)  LC_2 Logic Functioning bit
 (41 4)  (221 356)  (221 356)  LC_2 Logic Functioning bit
 (43 4)  (223 356)  (223 356)  LC_2 Logic Functioning bit
 (45 4)  (225 356)  (225 356)  LC_2 Logic Functioning bit
 (52 4)  (232 356)  (232 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (233 356)  (233 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (9 5)  (189 357)  (189 357)  routing T_4_22.sp4_v_t_45 <X> T_4_22.sp4_v_b_4
 (10 5)  (190 357)  (190 357)  routing T_4_22.sp4_v_t_45 <X> T_4_22.sp4_v_b_4
 (17 5)  (197 357)  (197 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (198 357)  (198 357)  routing T_4_22.bnr_op_1 <X> T_4_22.lc_trk_g1_1
 (22 5)  (202 357)  (202 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (207 357)  (207 357)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 357)  (209 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 357)  (211 357)  routing T_4_22.lc_trk_g1_2 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 357)  (216 357)  LC_2 Logic Functioning bit
 (38 5)  (218 357)  (218 357)  LC_2 Logic Functioning bit
 (12 6)  (192 358)  (192 358)  routing T_4_22.sp4_v_b_5 <X> T_4_22.sp4_h_l_40
 (14 6)  (194 358)  (194 358)  routing T_4_22.wire_logic_cluster/lc_4/out <X> T_4_22.lc_trk_g1_4
 (21 6)  (201 358)  (201 358)  routing T_4_22.wire_logic_cluster/lc_7/out <X> T_4_22.lc_trk_g1_7
 (22 6)  (202 358)  (202 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (207 358)  (207 358)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 358)  (209 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 358)  (212 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 358)  (214 358)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 358)  (216 358)  LC_3 Logic Functioning bit
 (38 6)  (218 358)  (218 358)  LC_3 Logic Functioning bit
 (41 6)  (221 358)  (221 358)  LC_3 Logic Functioning bit
 (43 6)  (223 358)  (223 358)  LC_3 Logic Functioning bit
 (45 6)  (225 358)  (225 358)  LC_3 Logic Functioning bit
 (47 6)  (227 358)  (227 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (184 359)  (184 359)  routing T_4_22.sp4_h_r_7 <X> T_4_22.sp4_h_l_38
 (6 7)  (186 359)  (186 359)  routing T_4_22.sp4_h_r_7 <X> T_4_22.sp4_h_l_38
 (17 7)  (197 359)  (197 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (206 359)  (206 359)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 359)  (207 359)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 359)  (208 359)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 359)  (209 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 359)  (210 359)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (217 359)  (217 359)  LC_3 Logic Functioning bit
 (39 7)  (219 359)  (219 359)  LC_3 Logic Functioning bit
 (41 7)  (221 359)  (221 359)  LC_3 Logic Functioning bit
 (43 7)  (223 359)  (223 359)  LC_3 Logic Functioning bit
 (48 7)  (228 359)  (228 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (231 359)  (231 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (195 360)  (195 360)  routing T_4_22.tnr_op_1 <X> T_4_22.lc_trk_g2_1
 (17 8)  (197 360)  (197 360)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (27 8)  (207 360)  (207 360)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 360)  (208 360)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 360)  (209 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 360)  (211 360)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 360)  (212 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 360)  (214 360)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 360)  (216 360)  LC_4 Logic Functioning bit
 (37 8)  (217 360)  (217 360)  LC_4 Logic Functioning bit
 (38 8)  (218 360)  (218 360)  LC_4 Logic Functioning bit
 (39 8)  (219 360)  (219 360)  LC_4 Logic Functioning bit
 (41 8)  (221 360)  (221 360)  LC_4 Logic Functioning bit
 (43 8)  (223 360)  (223 360)  LC_4 Logic Functioning bit
 (45 8)  (225 360)  (225 360)  LC_4 Logic Functioning bit
 (46 8)  (226 360)  (226 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (207 361)  (207 361)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 361)  (209 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 361)  (216 361)  LC_4 Logic Functioning bit
 (38 9)  (218 361)  (218 361)  LC_4 Logic Functioning bit
 (46 9)  (226 361)  (226 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (188 362)  (188 362)  routing T_4_22.sp4_v_t_42 <X> T_4_22.sp4_h_l_42
 (9 10)  (189 362)  (189 362)  routing T_4_22.sp4_v_t_42 <X> T_4_22.sp4_h_l_42
 (12 10)  (192 362)  (192 362)  routing T_4_22.sp4_v_b_8 <X> T_4_22.sp4_h_l_45
 (15 10)  (195 362)  (195 362)  routing T_4_22.sp4_v_t_32 <X> T_4_22.lc_trk_g2_5
 (16 10)  (196 362)  (196 362)  routing T_4_22.sp4_v_t_32 <X> T_4_22.lc_trk_g2_5
 (17 10)  (197 362)  (197 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (201 362)  (201 362)  routing T_4_22.sp4_h_l_34 <X> T_4_22.lc_trk_g2_7
 (22 10)  (202 362)  (202 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (203 362)  (203 362)  routing T_4_22.sp4_h_l_34 <X> T_4_22.lc_trk_g2_7
 (24 10)  (204 362)  (204 362)  routing T_4_22.sp4_h_l_34 <X> T_4_22.lc_trk_g2_7
 (27 10)  (207 362)  (207 362)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 362)  (208 362)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 362)  (209 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 362)  (210 362)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 362)  (212 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 362)  (214 362)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 362)  (216 362)  LC_5 Logic Functioning bit
 (38 10)  (218 362)  (218 362)  LC_5 Logic Functioning bit
 (41 10)  (221 362)  (221 362)  LC_5 Logic Functioning bit
 (43 10)  (223 362)  (223 362)  LC_5 Logic Functioning bit
 (45 10)  (225 362)  (225 362)  LC_5 Logic Functioning bit
 (51 10)  (231 362)  (231 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (184 363)  (184 363)  routing T_4_22.sp4_v_b_1 <X> T_4_22.sp4_h_l_43
 (21 11)  (201 363)  (201 363)  routing T_4_22.sp4_h_l_34 <X> T_4_22.lc_trk_g2_7
 (28 11)  (208 363)  (208 363)  routing T_4_22.lc_trk_g2_1 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 363)  (209 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (217 363)  (217 363)  LC_5 Logic Functioning bit
 (39 11)  (219 363)  (219 363)  LC_5 Logic Functioning bit
 (41 11)  (221 363)  (221 363)  LC_5 Logic Functioning bit
 (43 11)  (223 363)  (223 363)  LC_5 Logic Functioning bit
 (51 11)  (231 363)  (231 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (2 12)  (182 364)  (182 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 12)  (183 364)  (183 364)  routing T_4_22.sp12_v_t_22 <X> T_4_22.sp12_h_r_1
 (6 12)  (186 364)  (186 364)  routing T_4_22.sp4_v_t_43 <X> T_4_22.sp4_v_b_9
 (9 12)  (189 364)  (189 364)  routing T_4_22.sp4_v_t_47 <X> T_4_22.sp4_h_r_10
 (13 12)  (193 364)  (193 364)  routing T_4_22.sp4_v_t_46 <X> T_4_22.sp4_v_b_11
 (14 12)  (194 364)  (194 364)  routing T_4_22.sp4_h_l_21 <X> T_4_22.lc_trk_g3_0
 (17 12)  (197 364)  (197 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 364)  (198 364)  routing T_4_22.wire_logic_cluster/lc_1/out <X> T_4_22.lc_trk_g3_1
 (27 12)  (207 364)  (207 364)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 364)  (208 364)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 364)  (209 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 364)  (211 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 364)  (212 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 364)  (213 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 364)  (214 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 364)  (216 364)  LC_6 Logic Functioning bit
 (37 12)  (217 364)  (217 364)  LC_6 Logic Functioning bit
 (38 12)  (218 364)  (218 364)  LC_6 Logic Functioning bit
 (39 12)  (219 364)  (219 364)  LC_6 Logic Functioning bit
 (41 12)  (221 364)  (221 364)  LC_6 Logic Functioning bit
 (43 12)  (223 364)  (223 364)  LC_6 Logic Functioning bit
 (45 12)  (225 364)  (225 364)  LC_6 Logic Functioning bit
 (47 12)  (227 364)  (227 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (231 364)  (231 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (185 365)  (185 365)  routing T_4_22.sp4_v_t_43 <X> T_4_22.sp4_v_b_9
 (15 13)  (195 365)  (195 365)  routing T_4_22.sp4_h_l_21 <X> T_4_22.lc_trk_g3_0
 (16 13)  (196 365)  (196 365)  routing T_4_22.sp4_h_l_21 <X> T_4_22.lc_trk_g3_0
 (17 13)  (197 365)  (197 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (202 365)  (202 365)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (204 365)  (204 365)  routing T_4_22.tnr_op_2 <X> T_4_22.lc_trk_g3_2
 (27 13)  (207 365)  (207 365)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 365)  (209 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 365)  (210 365)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 365)  (211 365)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 365)  (216 365)  LC_6 Logic Functioning bit
 (38 13)  (218 365)  (218 365)  LC_6 Logic Functioning bit
 (51 13)  (231 365)  (231 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (232 365)  (232 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (197 366)  (197 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 366)  (198 366)  routing T_4_22.wire_logic_cluster/lc_5/out <X> T_4_22.lc_trk_g3_5
 (25 14)  (205 366)  (205 366)  routing T_4_22.wire_logic_cluster/lc_6/out <X> T_4_22.lc_trk_g3_6
 (26 14)  (206 366)  (206 366)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 366)  (207 366)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 366)  (209 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 366)  (210 366)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 366)  (212 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 366)  (214 366)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 366)  (216 366)  LC_7 Logic Functioning bit
 (38 14)  (218 366)  (218 366)  LC_7 Logic Functioning bit
 (41 14)  (221 366)  (221 366)  LC_7 Logic Functioning bit
 (43 14)  (223 366)  (223 366)  LC_7 Logic Functioning bit
 (45 14)  (225 366)  (225 366)  LC_7 Logic Functioning bit
 (46 14)  (226 366)  (226 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (231 366)  (231 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (202 367)  (202 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 367)  (206 367)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 367)  (208 367)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 367)  (209 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 367)  (210 367)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (37 15)  (217 367)  (217 367)  LC_7 Logic Functioning bit
 (39 15)  (219 367)  (219 367)  LC_7 Logic Functioning bit
 (41 15)  (221 367)  (221 367)  LC_7 Logic Functioning bit
 (43 15)  (223 367)  (223 367)  LC_7 Logic Functioning bit
 (51 15)  (231 367)  (231 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_22

 (5 0)  (239 352)  (239 352)  routing T_5_22.sp4_h_l_44 <X> T_5_22.sp4_h_r_0
 (6 0)  (240 352)  (240 352)  routing T_5_22.sp4_v_t_44 <X> T_5_22.sp4_v_b_0
 (10 0)  (244 352)  (244 352)  routing T_5_22.sp4_v_t_45 <X> T_5_22.sp4_h_r_1
 (15 0)  (249 352)  (249 352)  routing T_5_22.bot_op_1 <X> T_5_22.lc_trk_g0_1
 (17 0)  (251 352)  (251 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (263 352)  (263 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 352)  (266 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 352)  (268 352)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 352)  (270 352)  LC_0 Logic Functioning bit
 (37 0)  (271 352)  (271 352)  LC_0 Logic Functioning bit
 (38 0)  (272 352)  (272 352)  LC_0 Logic Functioning bit
 (39 0)  (273 352)  (273 352)  LC_0 Logic Functioning bit
 (41 0)  (275 352)  (275 352)  LC_0 Logic Functioning bit
 (43 0)  (277 352)  (277 352)  LC_0 Logic Functioning bit
 (45 0)  (279 352)  (279 352)  LC_0 Logic Functioning bit
 (4 1)  (238 353)  (238 353)  routing T_5_22.sp4_h_l_44 <X> T_5_22.sp4_h_r_0
 (5 1)  (239 353)  (239 353)  routing T_5_22.sp4_v_t_44 <X> T_5_22.sp4_v_b_0
 (22 1)  (256 353)  (256 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (258 353)  (258 353)  routing T_5_22.top_op_2 <X> T_5_22.lc_trk_g0_2
 (25 1)  (259 353)  (259 353)  routing T_5_22.top_op_2 <X> T_5_22.lc_trk_g0_2
 (28 1)  (262 353)  (262 353)  routing T_5_22.lc_trk_g2_0 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 353)  (263 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (271 353)  (271 353)  LC_0 Logic Functioning bit
 (39 1)  (273 353)  (273 353)  LC_0 Logic Functioning bit
 (52 1)  (286 353)  (286 353)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (234 354)  (234 354)  routing T_5_22.glb_netwk_3 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 2)  (236 354)  (236 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (242 354)  (242 354)  routing T_5_22.sp4_h_r_1 <X> T_5_22.sp4_h_l_36
 (29 2)  (263 354)  (263 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 354)  (266 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 354)  (267 354)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 354)  (268 354)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 354)  (270 354)  LC_1 Logic Functioning bit
 (37 2)  (271 354)  (271 354)  LC_1 Logic Functioning bit
 (38 2)  (272 354)  (272 354)  LC_1 Logic Functioning bit
 (39 2)  (273 354)  (273 354)  LC_1 Logic Functioning bit
 (41 2)  (275 354)  (275 354)  LC_1 Logic Functioning bit
 (43 2)  (277 354)  (277 354)  LC_1 Logic Functioning bit
 (45 2)  (279 354)  (279 354)  LC_1 Logic Functioning bit
 (46 2)  (280 354)  (280 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 355)  (234 355)  routing T_5_22.glb_netwk_3 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (22 3)  (256 355)  (256 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (258 355)  (258 355)  routing T_5_22.top_op_6 <X> T_5_22.lc_trk_g0_6
 (25 3)  (259 355)  (259 355)  routing T_5_22.top_op_6 <X> T_5_22.lc_trk_g0_6
 (29 3)  (263 355)  (263 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 355)  (264 355)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 355)  (270 355)  LC_1 Logic Functioning bit
 (38 3)  (272 355)  (272 355)  LC_1 Logic Functioning bit
 (3 4)  (237 356)  (237 356)  routing T_5_22.sp12_v_t_23 <X> T_5_22.sp12_h_r_0
 (14 4)  (248 356)  (248 356)  routing T_5_22.wire_logic_cluster/lc_0/out <X> T_5_22.lc_trk_g1_0
 (21 4)  (255 356)  (255 356)  routing T_5_22.wire_logic_cluster/lc_3/out <X> T_5_22.lc_trk_g1_3
 (22 4)  (256 356)  (256 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 356)  (267 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 356)  (268 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 356)  (270 356)  LC_2 Logic Functioning bit
 (37 4)  (271 356)  (271 356)  LC_2 Logic Functioning bit
 (38 4)  (272 356)  (272 356)  LC_2 Logic Functioning bit
 (39 4)  (273 356)  (273 356)  LC_2 Logic Functioning bit
 (41 4)  (275 356)  (275 356)  LC_2 Logic Functioning bit
 (43 4)  (277 356)  (277 356)  LC_2 Logic Functioning bit
 (45 4)  (279 356)  (279 356)  LC_2 Logic Functioning bit
 (46 4)  (280 356)  (280 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (281 356)  (281 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (238 357)  (238 357)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_h_r_3
 (6 5)  (240 357)  (240 357)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_h_r_3
 (10 5)  (244 357)  (244 357)  routing T_5_22.sp4_h_r_11 <X> T_5_22.sp4_v_b_4
 (17 5)  (251 357)  (251 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (262 357)  (262 357)  routing T_5_22.lc_trk_g2_0 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 357)  (271 357)  LC_2 Logic Functioning bit
 (39 5)  (273 357)  (273 357)  LC_2 Logic Functioning bit
 (48 5)  (282 357)  (282 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (52 5)  (286 357)  (286 357)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (8 6)  (242 358)  (242 358)  routing T_5_22.sp4_h_r_8 <X> T_5_22.sp4_h_l_41
 (10 6)  (244 358)  (244 358)  routing T_5_22.sp4_h_r_8 <X> T_5_22.sp4_h_l_41
 (12 6)  (246 358)  (246 358)  routing T_5_22.sp4_v_b_5 <X> T_5_22.sp4_h_l_40
 (14 6)  (248 358)  (248 358)  routing T_5_22.wire_logic_cluster/lc_4/out <X> T_5_22.lc_trk_g1_4
 (17 6)  (251 358)  (251 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 358)  (252 358)  routing T_5_22.wire_logic_cluster/lc_5/out <X> T_5_22.lc_trk_g1_5
 (21 6)  (255 358)  (255 358)  routing T_5_22.wire_logic_cluster/lc_7/out <X> T_5_22.lc_trk_g1_7
 (22 6)  (256 358)  (256 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (262 358)  (262 358)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 358)  (263 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 358)  (264 358)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 358)  (268 358)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 358)  (270 358)  LC_3 Logic Functioning bit
 (37 6)  (271 358)  (271 358)  LC_3 Logic Functioning bit
 (38 6)  (272 358)  (272 358)  LC_3 Logic Functioning bit
 (39 6)  (273 358)  (273 358)  LC_3 Logic Functioning bit
 (41 6)  (275 358)  (275 358)  LC_3 Logic Functioning bit
 (43 6)  (277 358)  (277 358)  LC_3 Logic Functioning bit
 (45 6)  (279 358)  (279 358)  LC_3 Logic Functioning bit
 (17 7)  (251 359)  (251 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 359)  (264 359)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 359)  (265 359)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 359)  (270 359)  LC_3 Logic Functioning bit
 (38 7)  (272 359)  (272 359)  LC_3 Logic Functioning bit
 (48 7)  (282 359)  (282 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (238 360)  (238 360)  routing T_5_22.sp4_v_t_47 <X> T_5_22.sp4_v_b_6
 (6 8)  (240 360)  (240 360)  routing T_5_22.sp4_v_t_47 <X> T_5_22.sp4_v_b_6
 (11 8)  (245 360)  (245 360)  routing T_5_22.sp4_h_l_39 <X> T_5_22.sp4_v_b_8
 (12 8)  (246 360)  (246 360)  routing T_5_22.sp4_v_b_2 <X> T_5_22.sp4_h_r_8
 (13 8)  (247 360)  (247 360)  routing T_5_22.sp4_h_l_39 <X> T_5_22.sp4_v_b_8
 (26 8)  (260 360)  (260 360)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 360)  (263 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 360)  (265 360)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 360)  (266 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 360)  (268 360)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 360)  (270 360)  LC_4 Logic Functioning bit
 (37 8)  (271 360)  (271 360)  LC_4 Logic Functioning bit
 (38 8)  (272 360)  (272 360)  LC_4 Logic Functioning bit
 (39 8)  (273 360)  (273 360)  LC_4 Logic Functioning bit
 (41 8)  (275 360)  (275 360)  LC_4 Logic Functioning bit
 (43 8)  (277 360)  (277 360)  LC_4 Logic Functioning bit
 (45 8)  (279 360)  (279 360)  LC_4 Logic Functioning bit
 (53 8)  (287 360)  (287 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (245 361)  (245 361)  routing T_5_22.sp4_v_b_2 <X> T_5_22.sp4_h_r_8
 (12 9)  (246 361)  (246 361)  routing T_5_22.sp4_h_l_39 <X> T_5_22.sp4_v_b_8
 (13 9)  (247 361)  (247 361)  routing T_5_22.sp4_v_b_2 <X> T_5_22.sp4_h_r_8
 (15 9)  (249 361)  (249 361)  routing T_5_22.sp4_v_t_29 <X> T_5_22.lc_trk_g2_0
 (16 9)  (250 361)  (250 361)  routing T_5_22.sp4_v_t_29 <X> T_5_22.lc_trk_g2_0
 (17 9)  (251 361)  (251 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (260 361)  (260 361)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 361)  (261 361)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 361)  (262 361)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 361)  (263 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (271 361)  (271 361)  LC_4 Logic Functioning bit
 (39 9)  (273 361)  (273 361)  LC_4 Logic Functioning bit
 (47 9)  (281 361)  (281 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (9 10)  (243 362)  (243 362)  routing T_5_22.sp4_v_b_7 <X> T_5_22.sp4_h_l_42
 (28 10)  (262 362)  (262 362)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 362)  (263 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 362)  (264 362)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 362)  (265 362)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 362)  (266 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 362)  (268 362)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 362)  (270 362)  LC_5 Logic Functioning bit
 (37 10)  (271 362)  (271 362)  LC_5 Logic Functioning bit
 (38 10)  (272 362)  (272 362)  LC_5 Logic Functioning bit
 (39 10)  (273 362)  (273 362)  LC_5 Logic Functioning bit
 (41 10)  (275 362)  (275 362)  LC_5 Logic Functioning bit
 (43 10)  (277 362)  (277 362)  LC_5 Logic Functioning bit
 (45 10)  (279 362)  (279 362)  LC_5 Logic Functioning bit
 (46 10)  (280 362)  (280 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (286 362)  (286 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (239 363)  (239 363)  routing T_5_22.sp4_h_l_43 <X> T_5_22.sp4_v_t_43
 (8 11)  (242 363)  (242 363)  routing T_5_22.sp4_h_r_7 <X> T_5_22.sp4_v_t_42
 (9 11)  (243 363)  (243 363)  routing T_5_22.sp4_h_r_7 <X> T_5_22.sp4_v_t_42
 (16 11)  (250 363)  (250 363)  routing T_5_22.sp12_v_b_12 <X> T_5_22.lc_trk_g2_4
 (17 11)  (251 363)  (251 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (256 363)  (256 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 363)  (259 363)  routing T_5_22.sp4_r_v_b_38 <X> T_5_22.lc_trk_g2_6
 (29 11)  (263 363)  (263 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 363)  (270 363)  LC_5 Logic Functioning bit
 (38 11)  (272 363)  (272 363)  LC_5 Logic Functioning bit
 (51 11)  (285 363)  (285 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (251 364)  (251 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 364)  (252 364)  routing T_5_22.wire_logic_cluster/lc_1/out <X> T_5_22.lc_trk_g3_1
 (25 12)  (259 364)  (259 364)  routing T_5_22.wire_logic_cluster/lc_2/out <X> T_5_22.lc_trk_g3_2
 (26 12)  (260 364)  (260 364)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 364)  (263 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 364)  (265 364)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 364)  (266 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 364)  (267 364)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 364)  (268 364)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 364)  (270 364)  LC_6 Logic Functioning bit
 (37 12)  (271 364)  (271 364)  LC_6 Logic Functioning bit
 (38 12)  (272 364)  (272 364)  LC_6 Logic Functioning bit
 (39 12)  (273 364)  (273 364)  LC_6 Logic Functioning bit
 (41 12)  (275 364)  (275 364)  LC_6 Logic Functioning bit
 (43 12)  (277 364)  (277 364)  LC_6 Logic Functioning bit
 (45 12)  (279 364)  (279 364)  LC_6 Logic Functioning bit
 (22 13)  (256 365)  (256 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (261 365)  (261 365)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 365)  (262 365)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 365)  (263 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 365)  (265 365)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (271 365)  (271 365)  LC_6 Logic Functioning bit
 (39 13)  (273 365)  (273 365)  LC_6 Logic Functioning bit
 (47 13)  (281 365)  (281 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (8 14)  (242 366)  (242 366)  routing T_5_22.sp4_v_t_41 <X> T_5_22.sp4_h_l_47
 (9 14)  (243 366)  (243 366)  routing T_5_22.sp4_v_t_41 <X> T_5_22.sp4_h_l_47
 (10 14)  (244 366)  (244 366)  routing T_5_22.sp4_v_t_41 <X> T_5_22.sp4_h_l_47
 (16 14)  (250 366)  (250 366)  routing T_5_22.sp12_v_b_21 <X> T_5_22.lc_trk_g3_5
 (17 14)  (251 366)  (251 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (256 366)  (256 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (257 366)  (257 366)  routing T_5_22.sp12_v_b_23 <X> T_5_22.lc_trk_g3_7
 (25 14)  (259 366)  (259 366)  routing T_5_22.wire_logic_cluster/lc_6/out <X> T_5_22.lc_trk_g3_6
 (29 14)  (263 366)  (263 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 366)  (264 366)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 366)  (265 366)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 366)  (266 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 366)  (268 366)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 366)  (270 366)  LC_7 Logic Functioning bit
 (37 14)  (271 366)  (271 366)  LC_7 Logic Functioning bit
 (38 14)  (272 366)  (272 366)  LC_7 Logic Functioning bit
 (39 14)  (273 366)  (273 366)  LC_7 Logic Functioning bit
 (41 14)  (275 366)  (275 366)  LC_7 Logic Functioning bit
 (43 14)  (277 366)  (277 366)  LC_7 Logic Functioning bit
 (45 14)  (279 366)  (279 366)  LC_7 Logic Functioning bit
 (51 14)  (285 366)  (285 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (287 366)  (287 366)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (252 367)  (252 367)  routing T_5_22.sp12_v_b_21 <X> T_5_22.lc_trk_g3_5
 (21 15)  (255 367)  (255 367)  routing T_5_22.sp12_v_b_23 <X> T_5_22.lc_trk_g3_7
 (22 15)  (256 367)  (256 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (263 367)  (263 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 367)  (264 367)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 367)  (265 367)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 367)  (270 367)  LC_7 Logic Functioning bit
 (38 15)  (272 367)  (272 367)  LC_7 Logic Functioning bit
 (48 15)  (282 367)  (282 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_22

 (21 0)  (309 352)  (309 352)  routing T_6_22.sp12_h_r_3 <X> T_6_22.lc_trk_g0_3
 (22 0)  (310 352)  (310 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (312 352)  (312 352)  routing T_6_22.sp12_h_r_3 <X> T_6_22.lc_trk_g0_3
 (29 0)  (317 352)  (317 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 352)  (318 352)  routing T_6_22.lc_trk_g0_7 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 352)  (320 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 352)  (321 352)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 352)  (322 352)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 352)  (324 352)  LC_0 Logic Functioning bit
 (38 0)  (326 352)  (326 352)  LC_0 Logic Functioning bit
 (41 0)  (329 352)  (329 352)  LC_0 Logic Functioning bit
 (43 0)  (331 352)  (331 352)  LC_0 Logic Functioning bit
 (4 1)  (292 353)  (292 353)  routing T_6_22.sp4_v_t_42 <X> T_6_22.sp4_h_r_0
 (21 1)  (309 353)  (309 353)  routing T_6_22.sp12_h_r_3 <X> T_6_22.lc_trk_g0_3
 (22 1)  (310 353)  (310 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (312 353)  (312 353)  routing T_6_22.top_op_2 <X> T_6_22.lc_trk_g0_2
 (25 1)  (313 353)  (313 353)  routing T_6_22.top_op_2 <X> T_6_22.lc_trk_g0_2
 (26 1)  (314 353)  (314 353)  routing T_6_22.lc_trk_g0_2 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 353)  (317 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 353)  (318 353)  routing T_6_22.lc_trk_g0_7 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 353)  (319 353)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 353)  (320 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (321 353)  (321 353)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.input_2_0
 (35 1)  (323 353)  (323 353)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.input_2_0
 (36 1)  (324 353)  (324 353)  LC_0 Logic Functioning bit
 (37 1)  (325 353)  (325 353)  LC_0 Logic Functioning bit
 (38 1)  (326 353)  (326 353)  LC_0 Logic Functioning bit
 (41 1)  (329 353)  (329 353)  LC_0 Logic Functioning bit
 (43 1)  (331 353)  (331 353)  LC_0 Logic Functioning bit
 (0 2)  (288 354)  (288 354)  routing T_6_22.glb_netwk_3 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (2 2)  (290 354)  (290 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (291 354)  (291 354)  routing T_6_22.sp12_h_r_0 <X> T_6_22.sp12_h_l_23
 (14 2)  (302 354)  (302 354)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g0_4
 (21 2)  (309 354)  (309 354)  routing T_6_22.sp4_h_l_2 <X> T_6_22.lc_trk_g0_7
 (22 2)  (310 354)  (310 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (311 354)  (311 354)  routing T_6_22.sp4_h_l_2 <X> T_6_22.lc_trk_g0_7
 (24 2)  (312 354)  (312 354)  routing T_6_22.sp4_h_l_2 <X> T_6_22.lc_trk_g0_7
 (25 2)  (313 354)  (313 354)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g0_6
 (28 2)  (316 354)  (316 354)  routing T_6_22.lc_trk_g2_0 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 354)  (317 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 354)  (319 354)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 354)  (320 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 354)  (322 354)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (41 2)  (329 354)  (329 354)  LC_1 Logic Functioning bit
 (50 2)  (338 354)  (338 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 355)  (288 355)  routing T_6_22.glb_netwk_3 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (3 3)  (291 355)  (291 355)  routing T_6_22.sp12_h_r_0 <X> T_6_22.sp12_h_l_23
 (14 3)  (302 355)  (302 355)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g0_4
 (15 3)  (303 355)  (303 355)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g0_4
 (16 3)  (304 355)  (304 355)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g0_4
 (17 3)  (305 355)  (305 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (310 355)  (310 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (311 355)  (311 355)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g0_6
 (24 3)  (312 355)  (312 355)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g0_6
 (25 3)  (313 355)  (313 355)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g0_6
 (27 3)  (315 355)  (315 355)  routing T_6_22.lc_trk_g1_0 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 355)  (317 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 355)  (319 355)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (40 3)  (328 355)  (328 355)  LC_1 Logic Functioning bit
 (41 3)  (329 355)  (329 355)  LC_1 Logic Functioning bit
 (14 4)  (302 356)  (302 356)  routing T_6_22.sp4_h_l_5 <X> T_6_22.lc_trk_g1_0
 (27 4)  (315 356)  (315 356)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 356)  (316 356)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 356)  (317 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (35 4)  (323 356)  (323 356)  routing T_6_22.lc_trk_g0_4 <X> T_6_22.input_2_2
 (36 4)  (324 356)  (324 356)  LC_2 Logic Functioning bit
 (37 4)  (325 356)  (325 356)  LC_2 Logic Functioning bit
 (38 4)  (326 356)  (326 356)  LC_2 Logic Functioning bit
 (41 4)  (329 356)  (329 356)  LC_2 Logic Functioning bit
 (42 4)  (330 356)  (330 356)  LC_2 Logic Functioning bit
 (43 4)  (331 356)  (331 356)  LC_2 Logic Functioning bit
 (45 4)  (333 356)  (333 356)  LC_2 Logic Functioning bit
 (46 4)  (334 356)  (334 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (10 5)  (298 357)  (298 357)  routing T_6_22.sp4_h_r_11 <X> T_6_22.sp4_v_b_4
 (14 5)  (302 357)  (302 357)  routing T_6_22.sp4_h_l_5 <X> T_6_22.lc_trk_g1_0
 (15 5)  (303 357)  (303 357)  routing T_6_22.sp4_h_l_5 <X> T_6_22.lc_trk_g1_0
 (16 5)  (304 357)  (304 357)  routing T_6_22.sp4_h_l_5 <X> T_6_22.lc_trk_g1_0
 (17 5)  (305 357)  (305 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (310 357)  (310 357)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (312 357)  (312 357)  routing T_6_22.top_op_2 <X> T_6_22.lc_trk_g1_2
 (25 5)  (313 357)  (313 357)  routing T_6_22.top_op_2 <X> T_6_22.lc_trk_g1_2
 (27 5)  (315 357)  (315 357)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 357)  (316 357)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 357)  (317 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 357)  (320 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (324 357)  (324 357)  LC_2 Logic Functioning bit
 (43 5)  (331 357)  (331 357)  LC_2 Logic Functioning bit
 (48 5)  (336 357)  (336 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (292 358)  (292 358)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_t_38
 (5 6)  (293 358)  (293 358)  routing T_6_22.sp4_v_t_38 <X> T_6_22.sp4_h_l_38
 (6 6)  (294 358)  (294 358)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_t_38
 (9 6)  (297 358)  (297 358)  routing T_6_22.sp4_h_r_1 <X> T_6_22.sp4_h_l_41
 (10 6)  (298 358)  (298 358)  routing T_6_22.sp4_h_r_1 <X> T_6_22.sp4_h_l_41
 (14 6)  (302 358)  (302 358)  routing T_6_22.wire_logic_cluster/lc_4/out <X> T_6_22.lc_trk_g1_4
 (22 6)  (310 358)  (310 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (312 358)  (312 358)  routing T_6_22.top_op_7 <X> T_6_22.lc_trk_g1_7
 (26 6)  (314 358)  (314 358)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 358)  (317 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 358)  (318 358)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 358)  (320 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 358)  (321 358)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 358)  (322 358)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 358)  (324 358)  LC_3 Logic Functioning bit
 (38 6)  (326 358)  (326 358)  LC_3 Logic Functioning bit
 (41 6)  (329 358)  (329 358)  LC_3 Logic Functioning bit
 (43 6)  (331 358)  (331 358)  LC_3 Logic Functioning bit
 (45 6)  (333 358)  (333 358)  LC_3 Logic Functioning bit
 (46 6)  (334 358)  (334 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (293 359)  (293 359)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_t_38
 (6 7)  (294 359)  (294 359)  routing T_6_22.sp4_v_t_38 <X> T_6_22.sp4_h_l_38
 (17 7)  (305 359)  (305 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (309 359)  (309 359)  routing T_6_22.top_op_7 <X> T_6_22.lc_trk_g1_7
 (26 7)  (314 359)  (314 359)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 359)  (316 359)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 359)  (317 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 359)  (318 359)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (325 359)  (325 359)  LC_3 Logic Functioning bit
 (39 7)  (327 359)  (327 359)  LC_3 Logic Functioning bit
 (41 7)  (329 359)  (329 359)  LC_3 Logic Functioning bit
 (43 7)  (331 359)  (331 359)  LC_3 Logic Functioning bit
 (8 8)  (296 360)  (296 360)  routing T_6_22.sp4_v_b_7 <X> T_6_22.sp4_h_r_7
 (9 8)  (297 360)  (297 360)  routing T_6_22.sp4_v_b_7 <X> T_6_22.sp4_h_r_7
 (13 8)  (301 360)  (301 360)  routing T_6_22.sp4_v_t_45 <X> T_6_22.sp4_v_b_8
 (16 8)  (304 360)  (304 360)  routing T_6_22.sp4_v_b_33 <X> T_6_22.lc_trk_g2_1
 (17 8)  (305 360)  (305 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 360)  (306 360)  routing T_6_22.sp4_v_b_33 <X> T_6_22.lc_trk_g2_1
 (25 8)  (313 360)  (313 360)  routing T_6_22.sp4_v_t_23 <X> T_6_22.lc_trk_g2_2
 (29 8)  (317 360)  (317 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 360)  (319 360)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 360)  (320 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 360)  (322 360)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 360)  (324 360)  LC_4 Logic Functioning bit
 (37 8)  (325 360)  (325 360)  LC_4 Logic Functioning bit
 (38 8)  (326 360)  (326 360)  LC_4 Logic Functioning bit
 (39 8)  (327 360)  (327 360)  LC_4 Logic Functioning bit
 (41 8)  (329 360)  (329 360)  LC_4 Logic Functioning bit
 (43 8)  (331 360)  (331 360)  LC_4 Logic Functioning bit
 (45 8)  (333 360)  (333 360)  LC_4 Logic Functioning bit
 (14 9)  (302 361)  (302 361)  routing T_6_22.sp4_h_r_24 <X> T_6_22.lc_trk_g2_0
 (15 9)  (303 361)  (303 361)  routing T_6_22.sp4_h_r_24 <X> T_6_22.lc_trk_g2_0
 (16 9)  (304 361)  (304 361)  routing T_6_22.sp4_h_r_24 <X> T_6_22.lc_trk_g2_0
 (17 9)  (305 361)  (305 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (306 361)  (306 361)  routing T_6_22.sp4_v_b_33 <X> T_6_22.lc_trk_g2_1
 (22 9)  (310 361)  (310 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (311 361)  (311 361)  routing T_6_22.sp4_v_t_23 <X> T_6_22.lc_trk_g2_2
 (25 9)  (313 361)  (313 361)  routing T_6_22.sp4_v_t_23 <X> T_6_22.lc_trk_g2_2
 (27 9)  (315 361)  (315 361)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 361)  (316 361)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 361)  (317 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 361)  (318 361)  routing T_6_22.lc_trk_g0_3 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (324 361)  (324 361)  LC_4 Logic Functioning bit
 (38 9)  (326 361)  (326 361)  LC_4 Logic Functioning bit
 (52 9)  (340 361)  (340 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (300 362)  (300 362)  routing T_6_22.sp4_v_t_45 <X> T_6_22.sp4_h_l_45
 (15 10)  (303 362)  (303 362)  routing T_6_22.tnl_op_5 <X> T_6_22.lc_trk_g2_5
 (17 10)  (305 362)  (305 362)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (310 362)  (310 362)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (312 362)  (312 362)  routing T_6_22.tnl_op_7 <X> T_6_22.lc_trk_g2_7
 (27 10)  (315 362)  (315 362)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 362)  (317 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 362)  (318 362)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 362)  (321 362)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 362)  (324 362)  LC_5 Logic Functioning bit
 (38 10)  (326 362)  (326 362)  LC_5 Logic Functioning bit
 (41 10)  (329 362)  (329 362)  LC_5 Logic Functioning bit
 (43 10)  (331 362)  (331 362)  LC_5 Logic Functioning bit
 (53 10)  (341 362)  (341 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (11 11)  (299 363)  (299 363)  routing T_6_22.sp4_v_t_45 <X> T_6_22.sp4_h_l_45
 (18 11)  (306 363)  (306 363)  routing T_6_22.tnl_op_5 <X> T_6_22.lc_trk_g2_5
 (21 11)  (309 363)  (309 363)  routing T_6_22.tnl_op_7 <X> T_6_22.lc_trk_g2_7
 (26 11)  (314 363)  (314 363)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 363)  (315 363)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 363)  (316 363)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 363)  (317 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 363)  (318 363)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 363)  (319 363)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 363)  (320 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (322 363)  (322 363)  routing T_6_22.lc_trk_g1_2 <X> T_6_22.input_2_5
 (35 11)  (323 363)  (323 363)  routing T_6_22.lc_trk_g1_2 <X> T_6_22.input_2_5
 (36 11)  (324 363)  (324 363)  LC_5 Logic Functioning bit
 (37 11)  (325 363)  (325 363)  LC_5 Logic Functioning bit
 (38 11)  (326 363)  (326 363)  LC_5 Logic Functioning bit
 (41 11)  (329 363)  (329 363)  LC_5 Logic Functioning bit
 (43 11)  (331 363)  (331 363)  LC_5 Logic Functioning bit
 (46 11)  (334 363)  (334 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (302 364)  (302 364)  routing T_6_22.sp4_v_b_24 <X> T_6_22.lc_trk_g3_0
 (17 12)  (305 364)  (305 364)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (306 364)  (306 364)  routing T_6_22.bnl_op_1 <X> T_6_22.lc_trk_g3_1
 (28 12)  (316 364)  (316 364)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 364)  (317 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 364)  (318 364)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 364)  (319 364)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 364)  (320 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 364)  (321 364)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 364)  (322 364)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 364)  (324 364)  LC_6 Logic Functioning bit
 (37 12)  (325 364)  (325 364)  LC_6 Logic Functioning bit
 (38 12)  (326 364)  (326 364)  LC_6 Logic Functioning bit
 (39 12)  (327 364)  (327 364)  LC_6 Logic Functioning bit
 (41 12)  (329 364)  (329 364)  LC_6 Logic Functioning bit
 (43 12)  (331 364)  (331 364)  LC_6 Logic Functioning bit
 (45 12)  (333 364)  (333 364)  LC_6 Logic Functioning bit
 (47 12)  (335 364)  (335 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (16 13)  (304 365)  (304 365)  routing T_6_22.sp4_v_b_24 <X> T_6_22.lc_trk_g3_0
 (17 13)  (305 365)  (305 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (306 365)  (306 365)  routing T_6_22.bnl_op_1 <X> T_6_22.lc_trk_g3_1
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (311 365)  (311 365)  routing T_6_22.sp4_v_b_42 <X> T_6_22.lc_trk_g3_2
 (24 13)  (312 365)  (312 365)  routing T_6_22.sp4_v_b_42 <X> T_6_22.lc_trk_g3_2
 (27 13)  (315 365)  (315 365)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 365)  (316 365)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 365)  (317 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 365)  (319 365)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 365)  (324 365)  LC_6 Logic Functioning bit
 (38 13)  (326 365)  (326 365)  LC_6 Logic Functioning bit
 (47 13)  (335 365)  (335 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (12 14)  (300 366)  (300 366)  routing T_6_22.sp4_v_b_11 <X> T_6_22.sp4_h_l_46
 (21 14)  (309 366)  (309 366)  routing T_6_22.wire_logic_cluster/lc_7/out <X> T_6_22.lc_trk_g3_7
 (22 14)  (310 366)  (310 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (313 366)  (313 366)  routing T_6_22.wire_logic_cluster/lc_6/out <X> T_6_22.lc_trk_g3_6
 (27 14)  (315 366)  (315 366)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 366)  (316 366)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 366)  (317 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 366)  (318 366)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 366)  (320 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 366)  (321 366)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 366)  (322 366)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 366)  (324 366)  LC_7 Logic Functioning bit
 (38 14)  (326 366)  (326 366)  LC_7 Logic Functioning bit
 (41 14)  (329 366)  (329 366)  LC_7 Logic Functioning bit
 (43 14)  (331 366)  (331 366)  LC_7 Logic Functioning bit
 (45 14)  (333 366)  (333 366)  LC_7 Logic Functioning bit
 (47 14)  (335 366)  (335 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (340 366)  (340 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (310 367)  (310 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (316 367)  (316 367)  routing T_6_22.lc_trk_g2_1 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 367)  (317 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 367)  (318 367)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (37 15)  (325 367)  (325 367)  LC_7 Logic Functioning bit
 (39 15)  (327 367)  (327 367)  LC_7 Logic Functioning bit
 (41 15)  (329 367)  (329 367)  LC_7 Logic Functioning bit
 (43 15)  (331 367)  (331 367)  LC_7 Logic Functioning bit
 (51 15)  (339 367)  (339 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_22

 (8 0)  (350 352)  (350 352)  routing T_7_22.sp4_v_b_7 <X> T_7_22.sp4_h_r_1
 (9 0)  (351 352)  (351 352)  routing T_7_22.sp4_v_b_7 <X> T_7_22.sp4_h_r_1
 (10 0)  (352 352)  (352 352)  routing T_7_22.sp4_v_b_7 <X> T_7_22.sp4_h_r_1
 (15 0)  (357 352)  (357 352)  routing T_7_22.sp4_v_b_17 <X> T_7_22.lc_trk_g0_1
 (16 0)  (358 352)  (358 352)  routing T_7_22.sp4_v_b_17 <X> T_7_22.lc_trk_g0_1
 (17 0)  (359 352)  (359 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (364 352)  (364 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (365 352)  (365 352)  routing T_7_22.sp12_h_r_11 <X> T_7_22.lc_trk_g0_3
 (25 0)  (367 352)  (367 352)  routing T_7_22.sp4_h_l_7 <X> T_7_22.lc_trk_g0_2
 (27 0)  (369 352)  (369 352)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 352)  (371 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 352)  (373 352)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 352)  (375 352)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 352)  (378 352)  LC_0 Logic Functioning bit
 (37 0)  (379 352)  (379 352)  LC_0 Logic Functioning bit
 (38 0)  (380 352)  (380 352)  LC_0 Logic Functioning bit
 (41 0)  (383 352)  (383 352)  LC_0 Logic Functioning bit
 (42 0)  (384 352)  (384 352)  LC_0 Logic Functioning bit
 (15 1)  (357 353)  (357 353)  routing T_7_22.bot_op_0 <X> T_7_22.lc_trk_g0_0
 (17 1)  (359 353)  (359 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (364 353)  (364 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 353)  (365 353)  routing T_7_22.sp4_h_l_7 <X> T_7_22.lc_trk_g0_2
 (24 1)  (366 353)  (366 353)  routing T_7_22.sp4_h_l_7 <X> T_7_22.lc_trk_g0_2
 (25 1)  (367 353)  (367 353)  routing T_7_22.sp4_h_l_7 <X> T_7_22.lc_trk_g0_2
 (29 1)  (371 353)  (371 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 353)  (373 353)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 353)  (374 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (376 353)  (376 353)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.input_2_0
 (35 1)  (377 353)  (377 353)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.input_2_0
 (36 1)  (378 353)  (378 353)  LC_0 Logic Functioning bit
 (37 1)  (379 353)  (379 353)  LC_0 Logic Functioning bit
 (42 1)  (384 353)  (384 353)  LC_0 Logic Functioning bit
 (48 1)  (390 353)  (390 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (3 2)  (345 354)  (345 354)  routing T_7_22.sp12_h_r_0 <X> T_7_22.sp12_h_l_23
 (4 2)  (346 354)  (346 354)  routing T_7_22.sp4_v_b_4 <X> T_7_22.sp4_v_t_37
 (6 2)  (348 354)  (348 354)  routing T_7_22.sp4_v_b_4 <X> T_7_22.sp4_v_t_37
 (8 2)  (350 354)  (350 354)  routing T_7_22.sp4_h_r_1 <X> T_7_22.sp4_h_l_36
 (22 2)  (364 354)  (364 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (366 354)  (366 354)  routing T_7_22.bot_op_7 <X> T_7_22.lc_trk_g0_7
 (3 3)  (345 355)  (345 355)  routing T_7_22.sp12_h_r_0 <X> T_7_22.sp12_h_l_23
 (4 3)  (346 355)  (346 355)  routing T_7_22.sp4_h_r_4 <X> T_7_22.sp4_h_l_37
 (6 3)  (348 355)  (348 355)  routing T_7_22.sp4_h_r_4 <X> T_7_22.sp4_h_l_37
 (12 4)  (354 356)  (354 356)  routing T_7_22.sp4_v_t_40 <X> T_7_22.sp4_h_r_5
 (14 4)  (356 356)  (356 356)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (15 4)  (357 356)  (357 356)  routing T_7_22.sp4_h_r_1 <X> T_7_22.lc_trk_g1_1
 (16 4)  (358 356)  (358 356)  routing T_7_22.sp4_h_r_1 <X> T_7_22.lc_trk_g1_1
 (17 4)  (359 356)  (359 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (364 356)  (364 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (365 356)  (365 356)  routing T_7_22.sp4_v_b_19 <X> T_7_22.lc_trk_g1_3
 (24 4)  (366 356)  (366 356)  routing T_7_22.sp4_v_b_19 <X> T_7_22.lc_trk_g1_3
 (26 4)  (368 356)  (368 356)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 356)  (371 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 356)  (374 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 356)  (375 356)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 356)  (378 356)  LC_2 Logic Functioning bit
 (37 4)  (379 356)  (379 356)  LC_2 Logic Functioning bit
 (38 4)  (380 356)  (380 356)  LC_2 Logic Functioning bit
 (39 4)  (381 356)  (381 356)  LC_2 Logic Functioning bit
 (46 4)  (388 356)  (388 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (356 357)  (356 357)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (16 5)  (358 357)  (358 357)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (17 5)  (359 357)  (359 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (360 357)  (360 357)  routing T_7_22.sp4_h_r_1 <X> T_7_22.lc_trk_g1_1
 (28 5)  (370 357)  (370 357)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 357)  (371 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 357)  (372 357)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (382 357)  (382 357)  LC_2 Logic Functioning bit
 (41 5)  (383 357)  (383 357)  LC_2 Logic Functioning bit
 (42 5)  (384 357)  (384 357)  LC_2 Logic Functioning bit
 (43 5)  (385 357)  (385 357)  LC_2 Logic Functioning bit
 (8 6)  (350 358)  (350 358)  routing T_7_22.sp4_h_r_8 <X> T_7_22.sp4_h_l_41
 (10 6)  (352 358)  (352 358)  routing T_7_22.sp4_h_r_8 <X> T_7_22.sp4_h_l_41
 (15 6)  (357 358)  (357 358)  routing T_7_22.lft_op_5 <X> T_7_22.lc_trk_g1_5
 (17 6)  (359 358)  (359 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (360 358)  (360 358)  routing T_7_22.lft_op_5 <X> T_7_22.lc_trk_g1_5
 (21 6)  (363 358)  (363 358)  routing T_7_22.sp4_v_b_15 <X> T_7_22.lc_trk_g1_7
 (22 6)  (364 358)  (364 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (365 358)  (365 358)  routing T_7_22.sp4_v_b_15 <X> T_7_22.lc_trk_g1_7
 (27 6)  (369 358)  (369 358)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 358)  (371 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 358)  (373 358)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 358)  (374 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 358)  (375 358)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 358)  (376 358)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 358)  (378 358)  LC_3 Logic Functioning bit
 (37 6)  (379 358)  (379 358)  LC_3 Logic Functioning bit
 (38 6)  (380 358)  (380 358)  LC_3 Logic Functioning bit
 (39 6)  (381 358)  (381 358)  LC_3 Logic Functioning bit
 (41 6)  (383 358)  (383 358)  LC_3 Logic Functioning bit
 (43 6)  (385 358)  (385 358)  LC_3 Logic Functioning bit
 (46 6)  (388 358)  (388 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (363 359)  (363 359)  routing T_7_22.sp4_v_b_15 <X> T_7_22.lc_trk_g1_7
 (22 7)  (364 359)  (364 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (365 359)  (365 359)  routing T_7_22.sp4_h_r_6 <X> T_7_22.lc_trk_g1_6
 (24 7)  (366 359)  (366 359)  routing T_7_22.sp4_h_r_6 <X> T_7_22.lc_trk_g1_6
 (25 7)  (367 359)  (367 359)  routing T_7_22.sp4_h_r_6 <X> T_7_22.lc_trk_g1_6
 (29 7)  (371 359)  (371 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (378 359)  (378 359)  LC_3 Logic Functioning bit
 (38 7)  (380 359)  (380 359)  LC_3 Logic Functioning bit
 (5 8)  (347 360)  (347 360)  routing T_7_22.sp4_v_b_0 <X> T_7_22.sp4_h_r_6
 (15 8)  (357 360)  (357 360)  routing T_7_22.tnl_op_1 <X> T_7_22.lc_trk_g2_1
 (17 8)  (359 360)  (359 360)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (371 360)  (371 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 360)  (372 360)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 360)  (373 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 360)  (374 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 360)  (375 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 360)  (376 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 360)  (379 360)  LC_4 Logic Functioning bit
 (39 8)  (381 360)  (381 360)  LC_4 Logic Functioning bit
 (41 8)  (383 360)  (383 360)  LC_4 Logic Functioning bit
 (43 8)  (385 360)  (385 360)  LC_4 Logic Functioning bit
 (4 9)  (346 361)  (346 361)  routing T_7_22.sp4_v_b_0 <X> T_7_22.sp4_h_r_6
 (6 9)  (348 361)  (348 361)  routing T_7_22.sp4_v_b_0 <X> T_7_22.sp4_h_r_6
 (18 9)  (360 361)  (360 361)  routing T_7_22.tnl_op_1 <X> T_7_22.lc_trk_g2_1
 (22 9)  (364 361)  (364 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (365 361)  (365 361)  routing T_7_22.sp4_h_l_15 <X> T_7_22.lc_trk_g2_2
 (24 9)  (366 361)  (366 361)  routing T_7_22.sp4_h_l_15 <X> T_7_22.lc_trk_g2_2
 (25 9)  (367 361)  (367 361)  routing T_7_22.sp4_h_l_15 <X> T_7_22.lc_trk_g2_2
 (30 9)  (372 361)  (372 361)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (37 9)  (379 361)  (379 361)  LC_4 Logic Functioning bit
 (39 9)  (381 361)  (381 361)  LC_4 Logic Functioning bit
 (41 9)  (383 361)  (383 361)  LC_4 Logic Functioning bit
 (43 9)  (385 361)  (385 361)  LC_4 Logic Functioning bit
 (46 9)  (388 361)  (388 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (347 362)  (347 362)  routing T_7_22.sp4_v_t_37 <X> T_7_22.sp4_h_l_43
 (10 10)  (352 362)  (352 362)  routing T_7_22.sp4_v_b_2 <X> T_7_22.sp4_h_l_42
 (12 10)  (354 362)  (354 362)  routing T_7_22.sp4_v_b_8 <X> T_7_22.sp4_h_l_45
 (15 10)  (357 362)  (357 362)  routing T_7_22.sp4_h_l_24 <X> T_7_22.lc_trk_g2_5
 (16 10)  (358 362)  (358 362)  routing T_7_22.sp4_h_l_24 <X> T_7_22.lc_trk_g2_5
 (17 10)  (359 362)  (359 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (360 362)  (360 362)  routing T_7_22.sp4_h_l_24 <X> T_7_22.lc_trk_g2_5
 (19 10)  (361 362)  (361 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (363 362)  (363 362)  routing T_7_22.sp4_h_l_34 <X> T_7_22.lc_trk_g2_7
 (22 10)  (364 362)  (364 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 362)  (365 362)  routing T_7_22.sp4_h_l_34 <X> T_7_22.lc_trk_g2_7
 (24 10)  (366 362)  (366 362)  routing T_7_22.sp4_h_l_34 <X> T_7_22.lc_trk_g2_7
 (26 10)  (368 362)  (368 362)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 362)  (370 362)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 362)  (371 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 362)  (373 362)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 362)  (374 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 362)  (376 362)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 362)  (378 362)  LC_5 Logic Functioning bit
 (38 10)  (380 362)  (380 362)  LC_5 Logic Functioning bit
 (41 10)  (383 362)  (383 362)  LC_5 Logic Functioning bit
 (42 10)  (384 362)  (384 362)  LC_5 Logic Functioning bit
 (43 10)  (385 362)  (385 362)  LC_5 Logic Functioning bit
 (52 10)  (394 362)  (394 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (346 363)  (346 363)  routing T_7_22.sp4_v_t_37 <X> T_7_22.sp4_h_l_43
 (6 11)  (348 363)  (348 363)  routing T_7_22.sp4_v_t_37 <X> T_7_22.sp4_h_l_43
 (14 11)  (356 363)  (356 363)  routing T_7_22.tnl_op_4 <X> T_7_22.lc_trk_g2_4
 (15 11)  (357 363)  (357 363)  routing T_7_22.tnl_op_4 <X> T_7_22.lc_trk_g2_4
 (17 11)  (359 363)  (359 363)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (363 363)  (363 363)  routing T_7_22.sp4_h_l_34 <X> T_7_22.lc_trk_g2_7
 (28 11)  (370 363)  (370 363)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 363)  (371 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 363)  (372 363)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 363)  (374 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (375 363)  (375 363)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.input_2_5
 (34 11)  (376 363)  (376 363)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.input_2_5
 (35 11)  (377 363)  (377 363)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.input_2_5
 (36 11)  (378 363)  (378 363)  LC_5 Logic Functioning bit
 (37 11)  (379 363)  (379 363)  LC_5 Logic Functioning bit
 (38 11)  (380 363)  (380 363)  LC_5 Logic Functioning bit
 (39 11)  (381 363)  (381 363)  LC_5 Logic Functioning bit
 (40 11)  (382 363)  (382 363)  LC_5 Logic Functioning bit
 (41 11)  (383 363)  (383 363)  LC_5 Logic Functioning bit
 (42 11)  (384 363)  (384 363)  LC_5 Logic Functioning bit
 (43 11)  (385 363)  (385 363)  LC_5 Logic Functioning bit
 (10 12)  (352 364)  (352 364)  routing T_7_22.sp4_v_t_40 <X> T_7_22.sp4_h_r_10
 (17 12)  (359 364)  (359 364)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (360 364)  (360 364)  routing T_7_22.bnl_op_1 <X> T_7_22.lc_trk_g3_1
 (25 12)  (367 364)  (367 364)  routing T_7_22.sp4_h_r_34 <X> T_7_22.lc_trk_g3_2
 (26 12)  (368 364)  (368 364)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 364)  (369 364)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 364)  (371 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 364)  (372 364)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 364)  (374 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 364)  (375 364)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 364)  (376 364)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (380 364)  (380 364)  LC_6 Logic Functioning bit
 (39 12)  (381 364)  (381 364)  LC_6 Logic Functioning bit
 (42 12)  (384 364)  (384 364)  LC_6 Logic Functioning bit
 (43 12)  (385 364)  (385 364)  LC_6 Logic Functioning bit
 (14 13)  (356 365)  (356 365)  routing T_7_22.sp4_h_r_24 <X> T_7_22.lc_trk_g3_0
 (15 13)  (357 365)  (357 365)  routing T_7_22.sp4_h_r_24 <X> T_7_22.lc_trk_g3_0
 (16 13)  (358 365)  (358 365)  routing T_7_22.sp4_h_r_24 <X> T_7_22.lc_trk_g3_0
 (17 13)  (359 365)  (359 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (360 365)  (360 365)  routing T_7_22.bnl_op_1 <X> T_7_22.lc_trk_g3_1
 (22 13)  (364 365)  (364 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (365 365)  (365 365)  routing T_7_22.sp4_h_r_34 <X> T_7_22.lc_trk_g3_2
 (24 13)  (366 365)  (366 365)  routing T_7_22.sp4_h_r_34 <X> T_7_22.lc_trk_g3_2
 (26 13)  (368 365)  (368 365)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 365)  (369 365)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 365)  (370 365)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 365)  (371 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 365)  (372 365)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 365)  (374 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (377 365)  (377 365)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.input_2_6
 (36 13)  (378 365)  (378 365)  LC_6 Logic Functioning bit
 (37 13)  (379 365)  (379 365)  LC_6 Logic Functioning bit
 (40 13)  (382 365)  (382 365)  LC_6 Logic Functioning bit
 (41 13)  (383 365)  (383 365)  LC_6 Logic Functioning bit
 (46 13)  (388 365)  (388 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (394 365)  (394 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (346 366)  (346 366)  routing T_7_22.sp4_h_r_3 <X> T_7_22.sp4_v_t_44
 (6 14)  (348 366)  (348 366)  routing T_7_22.sp4_h_r_3 <X> T_7_22.sp4_v_t_44
 (8 14)  (350 366)  (350 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (9 14)  (351 366)  (351 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (10 14)  (352 366)  (352 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (14 14)  (356 366)  (356 366)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g3_4
 (15 14)  (357 366)  (357 366)  routing T_7_22.sp4_h_r_45 <X> T_7_22.lc_trk_g3_5
 (16 14)  (358 366)  (358 366)  routing T_7_22.sp4_h_r_45 <X> T_7_22.lc_trk_g3_5
 (17 14)  (359 366)  (359 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 366)  (360 366)  routing T_7_22.sp4_h_r_45 <X> T_7_22.lc_trk_g3_5
 (22 14)  (364 366)  (364 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (369 366)  (369 366)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 366)  (371 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 366)  (372 366)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 366)  (374 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 366)  (375 366)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 366)  (376 366)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 366)  (379 366)  LC_7 Logic Functioning bit
 (39 14)  (381 366)  (381 366)  LC_7 Logic Functioning bit
 (41 14)  (383 366)  (383 366)  LC_7 Logic Functioning bit
 (43 14)  (385 366)  (385 366)  LC_7 Logic Functioning bit
 (5 15)  (347 367)  (347 367)  routing T_7_22.sp4_h_r_3 <X> T_7_22.sp4_v_t_44
 (14 15)  (356 367)  (356 367)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g3_4
 (15 15)  (357 367)  (357 367)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g3_4
 (16 15)  (358 367)  (358 367)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g3_4
 (17 15)  (359 367)  (359 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (360 367)  (360 367)  routing T_7_22.sp4_h_r_45 <X> T_7_22.lc_trk_g3_5
 (21 15)  (363 367)  (363 367)  routing T_7_22.sp4_r_v_b_47 <X> T_7_22.lc_trk_g3_7
 (30 15)  (372 367)  (372 367)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (37 15)  (379 367)  (379 367)  LC_7 Logic Functioning bit
 (39 15)  (381 367)  (381 367)  LC_7 Logic Functioning bit
 (41 15)  (383 367)  (383 367)  LC_7 Logic Functioning bit
 (43 15)  (385 367)  (385 367)  LC_7 Logic Functioning bit
 (52 15)  (394 367)  (394 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


RAM_Tile_8_22

 (9 1)  (405 353)  (405 353)  routing T_8_22.sp4_v_t_40 <X> T_8_22.sp4_v_b_1
 (10 1)  (406 353)  (406 353)  routing T_8_22.sp4_v_t_40 <X> T_8_22.sp4_v_b_1
 (5 2)  (401 354)  (401 354)  routing T_8_22.sp4_v_b_0 <X> T_8_22.sp4_h_l_37
 (9 8)  (405 360)  (405 360)  routing T_8_22.sp4_h_l_41 <X> T_8_22.sp4_h_r_7
 (10 8)  (406 360)  (406 360)  routing T_8_22.sp4_h_l_41 <X> T_8_22.sp4_h_r_7


LogicTile_9_22

 (5 0)  (443 352)  (443 352)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_h_r_0
 (12 0)  (450 352)  (450 352)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_h_r_2
 (15 0)  (453 352)  (453 352)  routing T_9_22.top_op_1 <X> T_9_22.lc_trk_g0_1
 (17 0)  (455 352)  (455 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (460 352)  (460 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (461 352)  (461 352)  routing T_9_22.sp4_h_r_3 <X> T_9_22.lc_trk_g0_3
 (24 0)  (462 352)  (462 352)  routing T_9_22.sp4_h_r_3 <X> T_9_22.lc_trk_g0_3
 (26 0)  (464 352)  (464 352)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g1_0 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 352)  (469 352)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 352)  (471 352)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 352)  (473 352)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.input_2_0
 (36 0)  (474 352)  (474 352)  LC_0 Logic Functioning bit
 (37 0)  (475 352)  (475 352)  LC_0 Logic Functioning bit
 (38 0)  (476 352)  (476 352)  LC_0 Logic Functioning bit
 (40 0)  (478 352)  (478 352)  LC_0 Logic Functioning bit
 (41 0)  (479 352)  (479 352)  LC_0 Logic Functioning bit
 (42 0)  (480 352)  (480 352)  LC_0 Logic Functioning bit
 (43 0)  (481 352)  (481 352)  LC_0 Logic Functioning bit
 (4 1)  (442 353)  (442 353)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_h_r_0
 (11 1)  (449 353)  (449 353)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_h_r_2
 (13 1)  (451 353)  (451 353)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_h_r_2
 (18 1)  (456 353)  (456 353)  routing T_9_22.top_op_1 <X> T_9_22.lc_trk_g0_1
 (21 1)  (459 353)  (459 353)  routing T_9_22.sp4_h_r_3 <X> T_9_22.lc_trk_g0_3
 (28 1)  (466 353)  (466 353)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 353)  (470 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (472 353)  (472 353)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.input_2_0
 (36 1)  (474 353)  (474 353)  LC_0 Logic Functioning bit
 (37 1)  (475 353)  (475 353)  LC_0 Logic Functioning bit
 (38 1)  (476 353)  (476 353)  LC_0 Logic Functioning bit
 (39 1)  (477 353)  (477 353)  LC_0 Logic Functioning bit
 (40 1)  (478 353)  (478 353)  LC_0 Logic Functioning bit
 (41 1)  (479 353)  (479 353)  LC_0 Logic Functioning bit
 (42 1)  (480 353)  (480 353)  LC_0 Logic Functioning bit
 (43 1)  (481 353)  (481 353)  LC_0 Logic Functioning bit
 (0 2)  (438 354)  (438 354)  routing T_9_22.glb_netwk_3 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (449 354)  (449 354)  routing T_9_22.sp4_h_r_8 <X> T_9_22.sp4_v_t_39
 (13 2)  (451 354)  (451 354)  routing T_9_22.sp4_h_r_8 <X> T_9_22.sp4_v_t_39
 (15 2)  (453 354)  (453 354)  routing T_9_22.bot_op_5 <X> T_9_22.lc_trk_g0_5
 (17 2)  (455 354)  (455 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (460 354)  (460 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (462 354)  (462 354)  routing T_9_22.bot_op_7 <X> T_9_22.lc_trk_g0_7
 (31 2)  (469 354)  (469 354)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 354)  (472 354)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 354)  (474 354)  LC_1 Logic Functioning bit
 (37 2)  (475 354)  (475 354)  LC_1 Logic Functioning bit
 (38 2)  (476 354)  (476 354)  LC_1 Logic Functioning bit
 (39 2)  (477 354)  (477 354)  LC_1 Logic Functioning bit
 (42 2)  (480 354)  (480 354)  LC_1 Logic Functioning bit
 (43 2)  (481 354)  (481 354)  LC_1 Logic Functioning bit
 (50 2)  (488 354)  (488 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 355)  (438 355)  routing T_9_22.glb_netwk_3 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (12 3)  (450 355)  (450 355)  routing T_9_22.sp4_h_r_8 <X> T_9_22.sp4_v_t_39
 (13 3)  (451 355)  (451 355)  routing T_9_22.sp4_v_b_9 <X> T_9_22.sp4_h_l_39
 (22 3)  (460 355)  (460 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 355)  (462 355)  routing T_9_22.top_op_6 <X> T_9_22.lc_trk_g0_6
 (25 3)  (463 355)  (463 355)  routing T_9_22.top_op_6 <X> T_9_22.lc_trk_g0_6
 (31 3)  (469 355)  (469 355)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 355)  (474 355)  LC_1 Logic Functioning bit
 (37 3)  (475 355)  (475 355)  LC_1 Logic Functioning bit
 (38 3)  (476 355)  (476 355)  LC_1 Logic Functioning bit
 (39 3)  (477 355)  (477 355)  LC_1 Logic Functioning bit
 (42 3)  (480 355)  (480 355)  LC_1 Logic Functioning bit
 (43 3)  (481 355)  (481 355)  LC_1 Logic Functioning bit
 (4 4)  (442 356)  (442 356)  routing T_9_22.sp4_h_l_38 <X> T_9_22.sp4_v_b_3
 (12 4)  (450 356)  (450 356)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_h_r_5
 (21 4)  (459 356)  (459 356)  routing T_9_22.bnr_op_3 <X> T_9_22.lc_trk_g1_3
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (464 356)  (464 356)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 356)  (468 356)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 356)  (469 356)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 356)  (471 356)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 356)  (472 356)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 356)  (474 356)  LC_2 Logic Functioning bit
 (37 4)  (475 356)  (475 356)  LC_2 Logic Functioning bit
 (38 4)  (476 356)  (476 356)  LC_2 Logic Functioning bit
 (39 4)  (477 356)  (477 356)  LC_2 Logic Functioning bit
 (40 4)  (478 356)  (478 356)  LC_2 Logic Functioning bit
 (41 4)  (479 356)  (479 356)  LC_2 Logic Functioning bit
 (42 4)  (480 356)  (480 356)  LC_2 Logic Functioning bit
 (43 4)  (481 356)  (481 356)  LC_2 Logic Functioning bit
 (50 4)  (488 356)  (488 356)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (443 357)  (443 357)  routing T_9_22.sp4_h_l_38 <X> T_9_22.sp4_v_b_3
 (14 5)  (452 357)  (452 357)  routing T_9_22.top_op_0 <X> T_9_22.lc_trk_g1_0
 (15 5)  (453 357)  (453 357)  routing T_9_22.top_op_0 <X> T_9_22.lc_trk_g1_0
 (17 5)  (455 357)  (455 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (459 357)  (459 357)  routing T_9_22.bnr_op_3 <X> T_9_22.lc_trk_g1_3
 (26 5)  (464 357)  (464 357)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 357)  (469 357)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 357)  (474 357)  LC_2 Logic Functioning bit
 (37 5)  (475 357)  (475 357)  LC_2 Logic Functioning bit
 (38 5)  (476 357)  (476 357)  LC_2 Logic Functioning bit
 (39 5)  (477 357)  (477 357)  LC_2 Logic Functioning bit
 (41 5)  (479 357)  (479 357)  LC_2 Logic Functioning bit
 (42 5)  (480 357)  (480 357)  LC_2 Logic Functioning bit
 (43 5)  (481 357)  (481 357)  LC_2 Logic Functioning bit
 (12 6)  (450 358)  (450 358)  routing T_9_22.sp4_v_b_5 <X> T_9_22.sp4_h_l_40
 (15 6)  (453 358)  (453 358)  routing T_9_22.sp12_h_r_5 <X> T_9_22.lc_trk_g1_5
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (456 358)  (456 358)  routing T_9_22.sp12_h_r_5 <X> T_9_22.lc_trk_g1_5
 (22 6)  (460 358)  (460 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 358)  (462 358)  routing T_9_22.top_op_7 <X> T_9_22.lc_trk_g1_7
 (28 6)  (466 358)  (466 358)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 358)  (467 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 358)  (472 358)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 358)  (474 358)  LC_3 Logic Functioning bit
 (37 6)  (475 358)  (475 358)  LC_3 Logic Functioning bit
 (38 6)  (476 358)  (476 358)  LC_3 Logic Functioning bit
 (39 6)  (477 358)  (477 358)  LC_3 Logic Functioning bit
 (40 6)  (478 358)  (478 358)  LC_3 Logic Functioning bit
 (41 6)  (479 358)  (479 358)  LC_3 Logic Functioning bit
 (42 6)  (480 358)  (480 358)  LC_3 Logic Functioning bit
 (43 6)  (481 358)  (481 358)  LC_3 Logic Functioning bit
 (46 6)  (484 358)  (484 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (488 358)  (488 358)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (447 359)  (447 359)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_v_t_41
 (10 7)  (448 359)  (448 359)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_v_t_41
 (15 7)  (453 359)  (453 359)  routing T_9_22.bot_op_4 <X> T_9_22.lc_trk_g1_4
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (456 359)  (456 359)  routing T_9_22.sp12_h_r_5 <X> T_9_22.lc_trk_g1_5
 (21 7)  (459 359)  (459 359)  routing T_9_22.top_op_7 <X> T_9_22.lc_trk_g1_7
 (22 7)  (460 359)  (460 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (462 359)  (462 359)  routing T_9_22.bot_op_6 <X> T_9_22.lc_trk_g1_6
 (26 7)  (464 359)  (464 359)  routing T_9_22.lc_trk_g0_3 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 359)  (469 359)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 359)  (474 359)  LC_3 Logic Functioning bit
 (37 7)  (475 359)  (475 359)  LC_3 Logic Functioning bit
 (38 7)  (476 359)  (476 359)  LC_3 Logic Functioning bit
 (39 7)  (477 359)  (477 359)  LC_3 Logic Functioning bit
 (40 7)  (478 359)  (478 359)  LC_3 Logic Functioning bit
 (42 7)  (480 359)  (480 359)  LC_3 Logic Functioning bit
 (43 7)  (481 359)  (481 359)  LC_3 Logic Functioning bit
 (27 8)  (465 360)  (465 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 360)  (468 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 360)  (472 360)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (38 8)  (476 360)  (476 360)  LC_4 Logic Functioning bit
 (15 9)  (453 361)  (453 361)  routing T_9_22.sp4_v_t_29 <X> T_9_22.lc_trk_g2_0
 (16 9)  (454 361)  (454 361)  routing T_9_22.sp4_v_t_29 <X> T_9_22.lc_trk_g2_0
 (17 9)  (455 361)  (455 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (460 361)  (460 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (461 361)  (461 361)  routing T_9_22.sp12_v_b_18 <X> T_9_22.lc_trk_g2_2
 (25 9)  (463 361)  (463 361)  routing T_9_22.sp12_v_b_18 <X> T_9_22.lc_trk_g2_2
 (31 9)  (469 361)  (469 361)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 361)  (474 361)  LC_4 Logic Functioning bit
 (38 9)  (476 361)  (476 361)  LC_4 Logic Functioning bit
 (9 10)  (447 362)  (447 362)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_h_l_42
 (10 10)  (448 362)  (448 362)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_h_l_42
 (17 10)  (455 362)  (455 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 362)  (456 362)  routing T_9_22.wire_logic_cluster/lc_5/out <X> T_9_22.lc_trk_g2_5
 (26 10)  (464 362)  (464 362)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 362)  (466 362)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 362)  (469 362)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 362)  (471 362)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (50 10)  (488 362)  (488 362)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (452 363)  (452 363)  routing T_9_22.sp12_v_b_20 <X> T_9_22.lc_trk_g2_4
 (16 11)  (454 363)  (454 363)  routing T_9_22.sp12_v_b_20 <X> T_9_22.lc_trk_g2_4
 (17 11)  (455 363)  (455 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (460 363)  (460 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (461 363)  (461 363)  routing T_9_22.sp12_v_t_21 <X> T_9_22.lc_trk_g2_6
 (25 11)  (463 363)  (463 363)  routing T_9_22.sp12_v_t_21 <X> T_9_22.lc_trk_g2_6
 (26 11)  (464 363)  (464 363)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 363)  (468 363)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (26 12)  (464 364)  (464 364)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 364)  (467 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 364)  (469 364)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 364)  (471 364)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 364)  (472 364)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 364)  (474 364)  LC_6 Logic Functioning bit
 (37 12)  (475 364)  (475 364)  LC_6 Logic Functioning bit
 (38 12)  (476 364)  (476 364)  LC_6 Logic Functioning bit
 (39 12)  (477 364)  (477 364)  LC_6 Logic Functioning bit
 (41 12)  (479 364)  (479 364)  LC_6 Logic Functioning bit
 (43 12)  (481 364)  (481 364)  LC_6 Logic Functioning bit
 (45 12)  (483 364)  (483 364)  LC_6 Logic Functioning bit
 (52 12)  (490 364)  (490 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (441 365)  (441 365)  routing T_9_22.sp12_h_l_22 <X> T_9_22.sp12_h_r_1
 (27 13)  (465 365)  (465 365)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 365)  (466 365)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 365)  (469 365)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 365)  (474 365)  LC_6 Logic Functioning bit
 (38 13)  (476 365)  (476 365)  LC_6 Logic Functioning bit
 (4 14)  (442 366)  (442 366)  routing T_9_22.sp4_h_r_3 <X> T_9_22.sp4_v_t_44
 (6 14)  (444 366)  (444 366)  routing T_9_22.sp4_h_r_3 <X> T_9_22.sp4_v_t_44
 (10 14)  (448 366)  (448 366)  routing T_9_22.sp4_v_b_5 <X> T_9_22.sp4_h_l_47
 (15 14)  (453 366)  (453 366)  routing T_9_22.sp4_h_l_24 <X> T_9_22.lc_trk_g3_5
 (16 14)  (454 366)  (454 366)  routing T_9_22.sp4_h_l_24 <X> T_9_22.lc_trk_g3_5
 (17 14)  (455 366)  (455 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 366)  (456 366)  routing T_9_22.sp4_h_l_24 <X> T_9_22.lc_trk_g3_5
 (25 14)  (463 366)  (463 366)  routing T_9_22.wire_logic_cluster/lc_6/out <X> T_9_22.lc_trk_g3_6
 (5 15)  (443 367)  (443 367)  routing T_9_22.sp4_h_r_3 <X> T_9_22.sp4_v_t_44
 (22 15)  (460 367)  (460 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_22

 (4 0)  (496 352)  (496 352)  routing T_10_22.sp4_h_l_37 <X> T_10_22.sp4_v_b_0
 (15 0)  (507 352)  (507 352)  routing T_10_22.top_op_1 <X> T_10_22.lc_trk_g0_1
 (17 0)  (509 352)  (509 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (513 352)  (513 352)  routing T_10_22.lft_op_3 <X> T_10_22.lc_trk_g0_3
 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 352)  (516 352)  routing T_10_22.lft_op_3 <X> T_10_22.lc_trk_g0_3
 (28 0)  (520 352)  (520 352)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 352)  (523 352)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 352)  (526 352)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 352)  (528 352)  LC_0 Logic Functioning bit
 (5 1)  (497 353)  (497 353)  routing T_10_22.sp4_h_l_37 <X> T_10_22.sp4_v_b_0
 (18 1)  (510 353)  (510 353)  routing T_10_22.top_op_1 <X> T_10_22.lc_trk_g0_1
 (27 1)  (519 353)  (519 353)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 353)  (520 353)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 353)  (521 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 353)  (522 353)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 353)  (523 353)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 353)  (524 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (525 353)  (525 353)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.input_2_0
 (35 1)  (527 353)  (527 353)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.input_2_0
 (36 1)  (528 353)  (528 353)  LC_0 Logic Functioning bit
 (37 1)  (529 353)  (529 353)  LC_0 Logic Functioning bit
 (38 1)  (530 353)  (530 353)  LC_0 Logic Functioning bit
 (41 1)  (533 353)  (533 353)  LC_0 Logic Functioning bit
 (43 1)  (535 353)  (535 353)  LC_0 Logic Functioning bit
 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_3 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (498 354)  (498 354)  routing T_10_22.sp4_h_l_42 <X> T_10_22.sp4_v_t_37
 (14 2)  (506 354)  (506 354)  routing T_10_22.sp4_h_l_9 <X> T_10_22.lc_trk_g0_4
 (15 2)  (507 354)  (507 354)  routing T_10_22.top_op_5 <X> T_10_22.lc_trk_g0_5
 (17 2)  (509 354)  (509 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (517 354)  (517 354)  routing T_10_22.lft_op_6 <X> T_10_22.lc_trk_g0_6
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g2_0 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 354)  (523 354)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 354)  (525 354)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (45 2)  (537 354)  (537 354)  LC_1 Logic Functioning bit
 (50 2)  (542 354)  (542 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 355)  (492 355)  routing T_10_22.glb_netwk_3 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (8 3)  (500 355)  (500 355)  routing T_10_22.sp4_h_r_7 <X> T_10_22.sp4_v_t_36
 (9 3)  (501 355)  (501 355)  routing T_10_22.sp4_h_r_7 <X> T_10_22.sp4_v_t_36
 (10 3)  (502 355)  (502 355)  routing T_10_22.sp4_h_r_7 <X> T_10_22.sp4_v_t_36
 (14 3)  (506 355)  (506 355)  routing T_10_22.sp4_h_l_9 <X> T_10_22.lc_trk_g0_4
 (15 3)  (507 355)  (507 355)  routing T_10_22.sp4_h_l_9 <X> T_10_22.lc_trk_g0_4
 (16 3)  (508 355)  (508 355)  routing T_10_22.sp4_h_l_9 <X> T_10_22.lc_trk_g0_4
 (17 3)  (509 355)  (509 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (510 355)  (510 355)  routing T_10_22.top_op_5 <X> T_10_22.lc_trk_g0_5
 (22 3)  (514 355)  (514 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 355)  (516 355)  routing T_10_22.lft_op_6 <X> T_10_22.lc_trk_g0_6
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 355)  (523 355)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 355)  (529 355)  LC_1 Logic Functioning bit
 (44 3)  (536 355)  (536 355)  LC_1 Logic Functioning bit
 (53 3)  (545 355)  (545 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (514 356)  (514 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 356)  (516 356)  routing T_10_22.bot_op_3 <X> T_10_22.lc_trk_g1_3
 (28 4)  (520 356)  (520 356)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 356)  (523 356)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 356)  (528 356)  LC_2 Logic Functioning bit
 (38 4)  (530 356)  (530 356)  LC_2 Logic Functioning bit
 (46 4)  (538 356)  (538 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (8 5)  (500 357)  (500 357)  routing T_10_22.sp4_h_l_47 <X> T_10_22.sp4_v_b_4
 (9 5)  (501 357)  (501 357)  routing T_10_22.sp4_h_l_47 <X> T_10_22.sp4_v_b_4
 (10 5)  (502 357)  (502 357)  routing T_10_22.sp4_h_l_47 <X> T_10_22.sp4_v_b_4
 (36 5)  (528 357)  (528 357)  LC_2 Logic Functioning bit
 (38 5)  (530 357)  (530 357)  LC_2 Logic Functioning bit
 (11 6)  (503 358)  (503 358)  routing T_10_22.sp4_v_b_9 <X> T_10_22.sp4_v_t_40
 (13 6)  (505 358)  (505 358)  routing T_10_22.sp4_v_b_9 <X> T_10_22.sp4_v_t_40
 (17 6)  (509 358)  (509 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 358)  (510 358)  routing T_10_22.wire_logic_cluster/lc_5/out <X> T_10_22.lc_trk_g1_5
 (28 6)  (520 358)  (520 358)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 358)  (522 358)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 358)  (523 358)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 358)  (526 358)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (46 6)  (538 358)  (538 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (506 359)  (506 359)  routing T_10_22.sp12_h_r_20 <X> T_10_22.lc_trk_g1_4
 (16 7)  (508 359)  (508 359)  routing T_10_22.sp12_h_r_20 <X> T_10_22.lc_trk_g1_4
 (17 7)  (509 359)  (509 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (514 359)  (514 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 359)  (516 359)  routing T_10_22.top_op_6 <X> T_10_22.lc_trk_g1_6
 (25 7)  (517 359)  (517 359)  routing T_10_22.top_op_6 <X> T_10_22.lc_trk_g1_6
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 359)  (524 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 359)  (527 359)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.input_2_3
 (37 7)  (529 359)  (529 359)  LC_3 Logic Functioning bit
 (46 7)  (538 359)  (538 359)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (539 359)  (539 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (543 359)  (543 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (545 359)  (545 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (509 360)  (509 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 360)  (510 360)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g2_1
 (21 8)  (513 360)  (513 360)  routing T_10_22.wire_logic_cluster/lc_3/out <X> T_10_22.lc_trk_g2_3
 (22 8)  (514 360)  (514 360)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (520 360)  (520 360)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 360)  (522 360)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 360)  (523 360)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 360)  (526 360)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 360)  (527 360)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_4
 (36 8)  (528 360)  (528 360)  LC_4 Logic Functioning bit
 (37 8)  (529 360)  (529 360)  LC_4 Logic Functioning bit
 (38 8)  (530 360)  (530 360)  LC_4 Logic Functioning bit
 (39 8)  (531 360)  (531 360)  LC_4 Logic Functioning bit
 (40 8)  (532 360)  (532 360)  LC_4 Logic Functioning bit
 (41 8)  (533 360)  (533 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (11 9)  (503 361)  (503 361)  routing T_10_22.sp4_h_l_37 <X> T_10_22.sp4_h_r_8
 (13 9)  (505 361)  (505 361)  routing T_10_22.sp4_h_l_37 <X> T_10_22.sp4_h_r_8
 (14 9)  (506 361)  (506 361)  routing T_10_22.sp4_h_r_24 <X> T_10_22.lc_trk_g2_0
 (15 9)  (507 361)  (507 361)  routing T_10_22.sp4_h_r_24 <X> T_10_22.lc_trk_g2_0
 (16 9)  (508 361)  (508 361)  routing T_10_22.sp4_h_r_24 <X> T_10_22.lc_trk_g2_0
 (17 9)  (509 361)  (509 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (514 361)  (514 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 361)  (515 361)  routing T_10_22.sp4_h_l_15 <X> T_10_22.lc_trk_g2_2
 (24 9)  (516 361)  (516 361)  routing T_10_22.sp4_h_l_15 <X> T_10_22.lc_trk_g2_2
 (25 9)  (517 361)  (517 361)  routing T_10_22.sp4_h_l_15 <X> T_10_22.lc_trk_g2_2
 (26 9)  (518 361)  (518 361)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 361)  (519 361)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 361)  (522 361)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 361)  (524 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (527 361)  (527 361)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_4
 (36 9)  (528 361)  (528 361)  LC_4 Logic Functioning bit
 (37 9)  (529 361)  (529 361)  LC_4 Logic Functioning bit
 (38 9)  (530 361)  (530 361)  LC_4 Logic Functioning bit
 (39 9)  (531 361)  (531 361)  LC_4 Logic Functioning bit
 (40 9)  (532 361)  (532 361)  LC_4 Logic Functioning bit
 (41 9)  (533 361)  (533 361)  LC_4 Logic Functioning bit
 (42 9)  (534 361)  (534 361)  LC_4 Logic Functioning bit
 (43 9)  (535 361)  (535 361)  LC_4 Logic Functioning bit
 (13 10)  (505 362)  (505 362)  routing T_10_22.sp4_v_b_8 <X> T_10_22.sp4_v_t_45
 (14 10)  (506 362)  (506 362)  routing T_10_22.sp4_v_t_17 <X> T_10_22.lc_trk_g2_4
 (17 10)  (509 362)  (509 362)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (510 362)  (510 362)  routing T_10_22.bnl_op_5 <X> T_10_22.lc_trk_g2_5
 (21 10)  (513 362)  (513 362)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (22 10)  (514 362)  (514 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 362)  (515 362)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (24 10)  (516 362)  (516 362)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (25 10)  (517 362)  (517 362)  routing T_10_22.sp4_v_b_30 <X> T_10_22.lc_trk_g2_6
 (26 10)  (518 362)  (518 362)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 362)  (519 362)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 362)  (520 362)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 362)  (522 362)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 362)  (523 362)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 362)  (525 362)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 362)  (526 362)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 362)  (528 362)  LC_5 Logic Functioning bit
 (37 10)  (529 362)  (529 362)  LC_5 Logic Functioning bit
 (38 10)  (530 362)  (530 362)  LC_5 Logic Functioning bit
 (39 10)  (531 362)  (531 362)  LC_5 Logic Functioning bit
 (40 10)  (532 362)  (532 362)  LC_5 Logic Functioning bit
 (41 10)  (533 362)  (533 362)  LC_5 Logic Functioning bit
 (42 10)  (534 362)  (534 362)  LC_5 Logic Functioning bit
 (43 10)  (535 362)  (535 362)  LC_5 Logic Functioning bit
 (50 10)  (542 362)  (542 362)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (508 363)  (508 363)  routing T_10_22.sp4_v_t_17 <X> T_10_22.lc_trk_g2_4
 (17 11)  (509 363)  (509 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (510 363)  (510 363)  routing T_10_22.bnl_op_5 <X> T_10_22.lc_trk_g2_5
 (21 11)  (513 363)  (513 363)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (22 11)  (514 363)  (514 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 363)  (515 363)  routing T_10_22.sp4_v_b_30 <X> T_10_22.lc_trk_g2_6
 (28 11)  (520 363)  (520 363)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 363)  (521 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 363)  (522 363)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 363)  (528 363)  LC_5 Logic Functioning bit
 (37 11)  (529 363)  (529 363)  LC_5 Logic Functioning bit
 (38 11)  (530 363)  (530 363)  LC_5 Logic Functioning bit
 (39 11)  (531 363)  (531 363)  LC_5 Logic Functioning bit
 (41 11)  (533 363)  (533 363)  LC_5 Logic Functioning bit
 (42 11)  (534 363)  (534 363)  LC_5 Logic Functioning bit
 (43 11)  (535 363)  (535 363)  LC_5 Logic Functioning bit
 (53 11)  (545 363)  (545 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (37 12)  (529 364)  (529 364)  LC_6 Logic Functioning bit
 (42 12)  (534 364)  (534 364)  LC_6 Logic Functioning bit
 (50 12)  (542 364)  (542 364)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (505 365)  (505 365)  routing T_10_22.sp4_v_t_43 <X> T_10_22.sp4_h_r_11
 (18 13)  (510 365)  (510 365)  routing T_10_22.sp4_r_v_b_41 <X> T_10_22.lc_trk_g3_1
 (27 13)  (519 365)  (519 365)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 365)  (520 365)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 365)  (521 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 365)  (523 365)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 365)  (529 365)  LC_6 Logic Functioning bit
 (42 13)  (534 365)  (534 365)  LC_6 Logic Functioning bit
 (46 13)  (538 365)  (538 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (493 366)  (493 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 366)  (507 366)  routing T_10_22.tnl_op_5 <X> T_10_22.lc_trk_g3_5
 (17 14)  (509 366)  (509 366)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (513 366)  (513 366)  routing T_10_22.sp4_v_t_26 <X> T_10_22.lc_trk_g3_7
 (22 14)  (514 366)  (514 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 366)  (515 366)  routing T_10_22.sp4_v_t_26 <X> T_10_22.lc_trk_g3_7
 (1 15)  (493 367)  (493 367)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (510 367)  (510 367)  routing T_10_22.tnl_op_5 <X> T_10_22.lc_trk_g3_5
 (21 15)  (513 367)  (513 367)  routing T_10_22.sp4_v_t_26 <X> T_10_22.lc_trk_g3_7


LogicTile_11_22

 (17 0)  (563 352)  (563 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 352)  (564 352)  routing T_11_22.bnr_op_1 <X> T_11_22.lc_trk_g0_1
 (25 0)  (571 352)  (571 352)  routing T_11_22.wire_logic_cluster/lc_2/out <X> T_11_22.lc_trk_g0_2
 (26 0)  (572 352)  (572 352)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (31 0)  (577 352)  (577 352)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (37 0)  (583 352)  (583 352)  LC_0 Logic Functioning bit
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (39 0)  (585 352)  (585 352)  LC_0 Logic Functioning bit
 (41 0)  (587 352)  (587 352)  LC_0 Logic Functioning bit
 (43 0)  (589 352)  (589 352)  LC_0 Logic Functioning bit
 (9 1)  (555 353)  (555 353)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_1
 (10 1)  (556 353)  (556 353)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_1
 (18 1)  (564 353)  (564 353)  routing T_11_22.bnr_op_1 <X> T_11_22.lc_trk_g0_1
 (22 1)  (568 353)  (568 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 353)  (572 353)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 353)  (574 353)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 353)  (577 353)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (37 1)  (583 353)  (583 353)  LC_0 Logic Functioning bit
 (38 1)  (584 353)  (584 353)  LC_0 Logic Functioning bit
 (39 1)  (585 353)  (585 353)  LC_0 Logic Functioning bit
 (40 1)  (586 353)  (586 353)  LC_0 Logic Functioning bit
 (42 1)  (588 353)  (588 353)  LC_0 Logic Functioning bit
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_3 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (550 354)  (550 354)  routing T_11_22.sp4_h_r_0 <X> T_11_22.sp4_v_t_37
 (15 2)  (561 354)  (561 354)  routing T_11_22.sp4_h_r_21 <X> T_11_22.lc_trk_g0_5
 (16 2)  (562 354)  (562 354)  routing T_11_22.sp4_h_r_21 <X> T_11_22.lc_trk_g0_5
 (17 2)  (563 354)  (563 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (564 354)  (564 354)  routing T_11_22.sp4_h_r_21 <X> T_11_22.lc_trk_g0_5
 (21 2)  (567 354)  (567 354)  routing T_11_22.bnr_op_7 <X> T_11_22.lc_trk_g0_7
 (22 2)  (568 354)  (568 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (571 354)  (571 354)  routing T_11_22.sp4_h_l_11 <X> T_11_22.lc_trk_g0_6
 (27 2)  (573 354)  (573 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 354)  (574 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (42 2)  (588 354)  (588 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (0 3)  (546 355)  (546 355)  routing T_11_22.glb_netwk_3 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (5 3)  (551 355)  (551 355)  routing T_11_22.sp4_h_r_0 <X> T_11_22.sp4_v_t_37
 (18 3)  (564 355)  (564 355)  routing T_11_22.sp4_h_r_21 <X> T_11_22.lc_trk_g0_5
 (21 3)  (567 355)  (567 355)  routing T_11_22.bnr_op_7 <X> T_11_22.lc_trk_g0_7
 (22 3)  (568 355)  (568 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 355)  (569 355)  routing T_11_22.sp4_h_l_11 <X> T_11_22.lc_trk_g0_6
 (24 3)  (570 355)  (570 355)  routing T_11_22.sp4_h_l_11 <X> T_11_22.lc_trk_g0_6
 (25 3)  (571 355)  (571 355)  routing T_11_22.sp4_h_l_11 <X> T_11_22.lc_trk_g0_6
 (27 3)  (573 355)  (573 355)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 355)  (578 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (38 3)  (584 355)  (584 355)  LC_1 Logic Functioning bit
 (43 3)  (589 355)  (589 355)  LC_1 Logic Functioning bit
 (52 3)  (598 355)  (598 355)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (560 356)  (560 356)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (21 4)  (567 356)  (567 356)  routing T_11_22.wire_logic_cluster/lc_3/out <X> T_11_22.lc_trk_g1_3
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (572 356)  (572 356)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 356)  (576 356)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 356)  (579 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 356)  (582 356)  LC_2 Logic Functioning bit
 (37 4)  (583 356)  (583 356)  LC_2 Logic Functioning bit
 (39 4)  (585 356)  (585 356)  LC_2 Logic Functioning bit
 (40 4)  (586 356)  (586 356)  LC_2 Logic Functioning bit
 (41 4)  (587 356)  (587 356)  LC_2 Logic Functioning bit
 (42 4)  (588 356)  (588 356)  LC_2 Logic Functioning bit
 (43 4)  (589 356)  (589 356)  LC_2 Logic Functioning bit
 (46 4)  (592 356)  (592 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (594 356)  (594 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (6 5)  (552 357)  (552 357)  routing T_11_22.sp4_h_l_38 <X> T_11_22.sp4_h_r_3
 (11 5)  (557 357)  (557 357)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_h_r_5
 (14 5)  (560 357)  (560 357)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (15 5)  (561 357)  (561 357)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (16 5)  (562 357)  (562 357)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (17 5)  (563 357)  (563 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (572 357)  (572 357)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 357)  (577 357)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 357)  (578 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 357)  (579 357)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.input_2_2
 (35 5)  (581 357)  (581 357)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.input_2_2
 (36 5)  (582 357)  (582 357)  LC_2 Logic Functioning bit
 (37 5)  (583 357)  (583 357)  LC_2 Logic Functioning bit
 (38 5)  (584 357)  (584 357)  LC_2 Logic Functioning bit
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (40 5)  (586 357)  (586 357)  LC_2 Logic Functioning bit
 (41 5)  (587 357)  (587 357)  LC_2 Logic Functioning bit
 (42 5)  (588 357)  (588 357)  LC_2 Logic Functioning bit
 (43 5)  (589 357)  (589 357)  LC_2 Logic Functioning bit
 (48 5)  (594 357)  (594 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (52 5)  (598 357)  (598 357)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (9 6)  (555 358)  (555 358)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_h_l_41
 (10 6)  (556 358)  (556 358)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_h_l_41
 (28 6)  (574 358)  (574 358)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 358)  (582 358)  LC_3 Logic Functioning bit
 (37 6)  (583 358)  (583 358)  LC_3 Logic Functioning bit
 (38 6)  (584 358)  (584 358)  LC_3 Logic Functioning bit
 (45 6)  (591 358)  (591 358)  LC_3 Logic Functioning bit
 (50 6)  (596 358)  (596 358)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (597 358)  (597 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (599 358)  (599 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (573 359)  (573 359)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 359)  (574 359)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 359)  (577 359)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (37 7)  (583 359)  (583 359)  LC_3 Logic Functioning bit
 (38 7)  (584 359)  (584 359)  LC_3 Logic Functioning bit
 (39 7)  (585 359)  (585 359)  LC_3 Logic Functioning bit
 (41 7)  (587 359)  (587 359)  LC_3 Logic Functioning bit
 (11 8)  (557 360)  (557 360)  routing T_11_22.sp4_v_t_37 <X> T_11_22.sp4_v_b_8
 (13 8)  (559 360)  (559 360)  routing T_11_22.sp4_v_t_37 <X> T_11_22.sp4_v_b_8
 (14 8)  (560 360)  (560 360)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (22 8)  (568 360)  (568 360)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 360)  (570 360)  routing T_11_22.tnr_op_3 <X> T_11_22.lc_trk_g2_3
 (25 8)  (571 360)  (571 360)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g2_2
 (28 8)  (574 360)  (574 360)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 360)  (576 360)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 360)  (579 360)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 360)  (581 360)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.input_2_4
 (41 8)  (587 360)  (587 360)  LC_4 Logic Functioning bit
 (14 9)  (560 361)  (560 361)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (15 9)  (561 361)  (561 361)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (16 9)  (562 361)  (562 361)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (568 361)  (568 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 361)  (569 361)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g2_2
 (24 9)  (570 361)  (570 361)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g2_2
 (25 9)  (571 361)  (571 361)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g2_2
 (26 9)  (572 361)  (572 361)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 361)  (573 361)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 361)  (574 361)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 361)  (576 361)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 361)  (577 361)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 361)  (578 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 361)  (579 361)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.input_2_4
 (51 9)  (597 361)  (597 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (599 361)  (599 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (560 362)  (560 362)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g2_4
 (22 10)  (568 362)  (568 362)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (570 362)  (570 362)  routing T_11_22.tnr_op_7 <X> T_11_22.lc_trk_g2_7
 (25 10)  (571 362)  (571 362)  routing T_11_22.bnl_op_6 <X> T_11_22.lc_trk_g2_6
 (28 10)  (574 362)  (574 362)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 362)  (576 362)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 362)  (577 362)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 362)  (579 362)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 362)  (580 362)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 362)  (582 362)  LC_5 Logic Functioning bit
 (37 10)  (583 362)  (583 362)  LC_5 Logic Functioning bit
 (40 10)  (586 362)  (586 362)  LC_5 Logic Functioning bit
 (42 10)  (588 362)  (588 362)  LC_5 Logic Functioning bit
 (43 10)  (589 362)  (589 362)  LC_5 Logic Functioning bit
 (50 10)  (596 362)  (596 362)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (597 362)  (597 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (599 362)  (599 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (560 363)  (560 363)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g2_4
 (16 11)  (562 363)  (562 363)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g2_4
 (17 11)  (563 363)  (563 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (568 363)  (568 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (571 363)  (571 363)  routing T_11_22.bnl_op_6 <X> T_11_22.lc_trk_g2_6
 (36 11)  (582 363)  (582 363)  LC_5 Logic Functioning bit
 (37 11)  (583 363)  (583 363)  LC_5 Logic Functioning bit
 (40 11)  (586 363)  (586 363)  LC_5 Logic Functioning bit
 (42 11)  (588 363)  (588 363)  LC_5 Logic Functioning bit
 (43 11)  (589 363)  (589 363)  LC_5 Logic Functioning bit
 (5 12)  (551 364)  (551 364)  routing T_11_22.sp4_v_t_44 <X> T_11_22.sp4_h_r_9
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 364)  (564 364)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g3_1
 (22 12)  (568 364)  (568 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (572 364)  (572 364)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (31 12)  (577 364)  (577 364)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 364)  (579 364)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 364)  (580 364)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 364)  (582 364)  LC_6 Logic Functioning bit
 (37 12)  (583 364)  (583 364)  LC_6 Logic Functioning bit
 (39 12)  (585 364)  (585 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (43 12)  (589 364)  (589 364)  LC_6 Logic Functioning bit
 (46 12)  (592 364)  (592 364)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (594 364)  (594 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (596 364)  (596 364)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (597 364)  (597 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (598 364)  (598 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (567 365)  (567 365)  routing T_11_22.sp4_r_v_b_43 <X> T_11_22.lc_trk_g3_3
 (27 13)  (573 365)  (573 365)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 365)  (574 365)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (38 13)  (584 365)  (584 365)  LC_6 Logic Functioning bit
 (42 13)  (588 365)  (588 365)  LC_6 Logic Functioning bit
 (43 13)  (589 365)  (589 365)  LC_6 Logic Functioning bit
 (48 13)  (594 365)  (594 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (560 366)  (560 366)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g3_4
 (15 14)  (561 366)  (561 366)  routing T_11_22.tnr_op_5 <X> T_11_22.lc_trk_g3_5
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (571 366)  (571 366)  routing T_11_22.wire_logic_cluster/lc_6/out <X> T_11_22.lc_trk_g3_6
 (28 14)  (574 366)  (574 366)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 366)  (577 366)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 366)  (579 366)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 366)  (580 366)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (47 14)  (593 366)  (593 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (598 366)  (598 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (560 367)  (560 367)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g3_4
 (16 15)  (562 367)  (562 367)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g3_4
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (568 367)  (568 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (43 15)  (589 367)  (589 367)  LC_7 Logic Functioning bit
 (48 15)  (594 367)  (594 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (599 367)  (599 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_22

 (25 0)  (625 352)  (625 352)  routing T_12_22.wire_logic_cluster/lc_2/out <X> T_12_22.lc_trk_g0_2
 (26 0)  (626 352)  (626 352)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 352)  (630 352)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 352)  (631 352)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 352)  (633 352)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 352)  (635 352)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.input_2_0
 (36 0)  (636 352)  (636 352)  LC_0 Logic Functioning bit
 (38 0)  (638 352)  (638 352)  LC_0 Logic Functioning bit
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (43 0)  (643 352)  (643 352)  LC_0 Logic Functioning bit
 (9 1)  (609 353)  (609 353)  routing T_12_22.sp4_v_t_40 <X> T_12_22.sp4_v_b_1
 (10 1)  (610 353)  (610 353)  routing T_12_22.sp4_v_t_40 <X> T_12_22.sp4_v_b_1
 (15 1)  (615 353)  (615 353)  routing T_12_22.sp4_v_t_5 <X> T_12_22.lc_trk_g0_0
 (16 1)  (616 353)  (616 353)  routing T_12_22.sp4_v_t_5 <X> T_12_22.lc_trk_g0_0
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (622 353)  (622 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (628 353)  (628 353)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 353)  (630 353)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 353)  (632 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 353)  (633 353)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.input_2_0
 (35 1)  (635 353)  (635 353)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.input_2_0
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (37 1)  (637 353)  (637 353)  LC_0 Logic Functioning bit
 (38 1)  (638 353)  (638 353)  LC_0 Logic Functioning bit
 (39 1)  (639 353)  (639 353)  LC_0 Logic Functioning bit
 (40 1)  (640 353)  (640 353)  LC_0 Logic Functioning bit
 (42 1)  (642 353)  (642 353)  LC_0 Logic Functioning bit
 (43 1)  (643 353)  (643 353)  LC_0 Logic Functioning bit
 (53 1)  (653 353)  (653 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_3 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (605 354)  (605 354)  routing T_12_22.sp4_v_t_37 <X> T_12_22.sp4_h_l_37
 (12 2)  (612 354)  (612 354)  routing T_12_22.sp4_v_b_2 <X> T_12_22.sp4_h_l_39
 (14 2)  (614 354)  (614 354)  routing T_12_22.wire_logic_cluster/lc_4/out <X> T_12_22.lc_trk_g0_4
 (17 2)  (617 354)  (617 354)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 354)  (618 354)  routing T_12_22.wire_logic_cluster/lc_5/out <X> T_12_22.lc_trk_g0_5
 (21 2)  (621 354)  (621 354)  routing T_12_22.lft_op_7 <X> T_12_22.lc_trk_g0_7
 (22 2)  (622 354)  (622 354)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 354)  (624 354)  routing T_12_22.lft_op_7 <X> T_12_22.lc_trk_g0_7
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 354)  (635 354)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.input_2_1
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (37 2)  (637 354)  (637 354)  LC_1 Logic Functioning bit
 (39 2)  (639 354)  (639 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (45 2)  (645 354)  (645 354)  LC_1 Logic Functioning bit
 (47 2)  (647 354)  (647 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (600 355)  (600 355)  routing T_12_22.glb_netwk_3 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (3 3)  (603 355)  (603 355)  routing T_12_22.sp12_v_b_0 <X> T_12_22.sp12_h_l_23
 (6 3)  (606 355)  (606 355)  routing T_12_22.sp4_v_t_37 <X> T_12_22.sp4_h_l_37
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (627 355)  (627 355)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 355)  (628 355)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 355)  (632 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 355)  (633 355)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.input_2_1
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (37 3)  (637 355)  (637 355)  LC_1 Logic Functioning bit
 (38 3)  (638 355)  (638 355)  LC_1 Logic Functioning bit
 (42 3)  (642 355)  (642 355)  LC_1 Logic Functioning bit
 (48 3)  (648 355)  (648 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (614 356)  (614 356)  routing T_12_22.sp4_v_b_0 <X> T_12_22.lc_trk_g1_0
 (21 4)  (621 356)  (621 356)  routing T_12_22.wire_logic_cluster/lc_3/out <X> T_12_22.lc_trk_g1_3
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 356)  (627 356)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 356)  (629 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 356)  (631 356)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 356)  (632 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 356)  (634 356)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 356)  (636 356)  LC_2 Logic Functioning bit
 (37 4)  (637 356)  (637 356)  LC_2 Logic Functioning bit
 (43 4)  (643 356)  (643 356)  LC_2 Logic Functioning bit
 (45 4)  (645 356)  (645 356)  LC_2 Logic Functioning bit
 (51 4)  (651 356)  (651 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (653 356)  (653 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (16 5)  (616 357)  (616 357)  routing T_12_22.sp4_v_b_0 <X> T_12_22.lc_trk_g1_0
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (29 5)  (629 357)  (629 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 357)  (632 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 357)  (635 357)  routing T_12_22.lc_trk_g0_2 <X> T_12_22.input_2_2
 (36 5)  (636 357)  (636 357)  LC_2 Logic Functioning bit
 (37 5)  (637 357)  (637 357)  LC_2 Logic Functioning bit
 (41 5)  (641 357)  (641 357)  LC_2 Logic Functioning bit
 (42 5)  (642 357)  (642 357)  LC_2 Logic Functioning bit
 (43 5)  (643 357)  (643 357)  LC_2 Logic Functioning bit
 (46 5)  (646 357)  (646 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (648 357)  (648 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (614 358)  (614 358)  routing T_12_22.sp4_v_b_4 <X> T_12_22.lc_trk_g1_4
 (27 6)  (627 358)  (627 358)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 358)  (633 358)  routing T_12_22.lc_trk_g2_0 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 358)  (636 358)  LC_3 Logic Functioning bit
 (38 6)  (638 358)  (638 358)  LC_3 Logic Functioning bit
 (45 6)  (645 358)  (645 358)  LC_3 Logic Functioning bit
 (10 7)  (610 359)  (610 359)  routing T_12_22.sp4_h_l_46 <X> T_12_22.sp4_v_t_41
 (11 7)  (611 359)  (611 359)  routing T_12_22.sp4_h_r_5 <X> T_12_22.sp4_h_l_40
 (16 7)  (616 359)  (616 359)  routing T_12_22.sp4_v_b_4 <X> T_12_22.lc_trk_g1_4
 (17 7)  (617 359)  (617 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (627 359)  (627 359)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 359)  (628 359)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 359)  (630 359)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 359)  (636 359)  LC_3 Logic Functioning bit
 (37 7)  (637 359)  (637 359)  LC_3 Logic Functioning bit
 (38 7)  (638 359)  (638 359)  LC_3 Logic Functioning bit
 (39 7)  (639 359)  (639 359)  LC_3 Logic Functioning bit
 (41 7)  (641 359)  (641 359)  LC_3 Logic Functioning bit
 (43 7)  (643 359)  (643 359)  LC_3 Logic Functioning bit
 (47 7)  (647 359)  (647 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (651 359)  (651 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (13 8)  (613 360)  (613 360)  routing T_12_22.sp4_v_t_45 <X> T_12_22.sp4_v_b_8
 (14 8)  (614 360)  (614 360)  routing T_12_22.sp4_h_r_40 <X> T_12_22.lc_trk_g2_0
 (15 8)  (615 360)  (615 360)  routing T_12_22.sp4_h_r_33 <X> T_12_22.lc_trk_g2_1
 (16 8)  (616 360)  (616 360)  routing T_12_22.sp4_h_r_33 <X> T_12_22.lc_trk_g2_1
 (17 8)  (617 360)  (617 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 360)  (618 360)  routing T_12_22.sp4_h_r_33 <X> T_12_22.lc_trk_g2_1
 (26 8)  (626 360)  (626 360)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 360)  (633 360)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 360)  (635 360)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.input_2_4
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (41 8)  (641 360)  (641 360)  LC_4 Logic Functioning bit
 (43 8)  (643 360)  (643 360)  LC_4 Logic Functioning bit
 (45 8)  (645 360)  (645 360)  LC_4 Logic Functioning bit
 (14 9)  (614 361)  (614 361)  routing T_12_22.sp4_h_r_40 <X> T_12_22.lc_trk_g2_0
 (15 9)  (615 361)  (615 361)  routing T_12_22.sp4_h_r_40 <X> T_12_22.lc_trk_g2_0
 (16 9)  (616 361)  (616 361)  routing T_12_22.sp4_h_r_40 <X> T_12_22.lc_trk_g2_0
 (17 9)  (617 361)  (617 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 361)  (632 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 361)  (633 361)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.input_2_4
 (34 9)  (634 361)  (634 361)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.input_2_4
 (37 9)  (637 361)  (637 361)  LC_4 Logic Functioning bit
 (39 9)  (639 361)  (639 361)  LC_4 Logic Functioning bit
 (41 9)  (641 361)  (641 361)  LC_4 Logic Functioning bit
 (42 9)  (642 361)  (642 361)  LC_4 Logic Functioning bit
 (52 9)  (652 361)  (652 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (614 362)  (614 362)  routing T_12_22.bnl_op_4 <X> T_12_22.lc_trk_g2_4
 (17 10)  (617 362)  (617 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (627 362)  (627 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 362)  (628 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 362)  (630 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 362)  (633 362)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 362)  (634 362)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 362)  (635 362)  routing T_12_22.lc_trk_g0_5 <X> T_12_22.input_2_5
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (37 10)  (637 362)  (637 362)  LC_5 Logic Functioning bit
 (39 10)  (639 362)  (639 362)  LC_5 Logic Functioning bit
 (43 10)  (643 362)  (643 362)  LC_5 Logic Functioning bit
 (45 10)  (645 362)  (645 362)  LC_5 Logic Functioning bit
 (52 10)  (652 362)  (652 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (614 363)  (614 363)  routing T_12_22.bnl_op_4 <X> T_12_22.lc_trk_g2_4
 (17 11)  (617 363)  (617 363)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (618 363)  (618 363)  routing T_12_22.sp4_r_v_b_37 <X> T_12_22.lc_trk_g2_5
 (22 11)  (622 363)  (622 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (628 363)  (628 363)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 363)  (629 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 363)  (631 363)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 363)  (632 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 363)  (636 363)  LC_5 Logic Functioning bit
 (37 11)  (637 363)  (637 363)  LC_5 Logic Functioning bit
 (42 11)  (642 363)  (642 363)  LC_5 Logic Functioning bit
 (43 11)  (643 363)  (643 363)  LC_5 Logic Functioning bit
 (14 12)  (614 364)  (614 364)  routing T_12_22.sp4_h_l_21 <X> T_12_22.lc_trk_g3_0
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 364)  (618 364)  routing T_12_22.wire_logic_cluster/lc_1/out <X> T_12_22.lc_trk_g3_1
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (627 364)  (627 364)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 364)  (628 364)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 364)  (630 364)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 364)  (633 364)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 364)  (635 364)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.input_2_6
 (36 12)  (636 364)  (636 364)  LC_6 Logic Functioning bit
 (38 12)  (638 364)  (638 364)  LC_6 Logic Functioning bit
 (41 12)  (641 364)  (641 364)  LC_6 Logic Functioning bit
 (42 12)  (642 364)  (642 364)  LC_6 Logic Functioning bit
 (43 12)  (643 364)  (643 364)  LC_6 Logic Functioning bit
 (45 12)  (645 364)  (645 364)  LC_6 Logic Functioning bit
 (52 12)  (652 364)  (652 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (615 365)  (615 365)  routing T_12_22.sp4_h_l_21 <X> T_12_22.lc_trk_g3_0
 (16 13)  (616 365)  (616 365)  routing T_12_22.sp4_h_l_21 <X> T_12_22.lc_trk_g3_0
 (17 13)  (617 365)  (617 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 365)  (630 365)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 365)  (632 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (633 365)  (633 365)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.input_2_6
 (34 13)  (634 365)  (634 365)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.input_2_6
 (35 13)  (635 365)  (635 365)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.input_2_6
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (43 13)  (643 365)  (643 365)  LC_6 Logic Functioning bit
 (14 14)  (614 366)  (614 366)  routing T_12_22.sp4_h_r_36 <X> T_12_22.lc_trk_g3_4
 (15 14)  (615 366)  (615 366)  routing T_12_22.sp4_h_l_16 <X> T_12_22.lc_trk_g3_5
 (16 14)  (616 366)  (616 366)  routing T_12_22.sp4_h_l_16 <X> T_12_22.lc_trk_g3_5
 (17 14)  (617 366)  (617 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (622 366)  (622 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (625 366)  (625 366)  routing T_12_22.wire_logic_cluster/lc_6/out <X> T_12_22.lc_trk_g3_6
 (15 15)  (615 367)  (615 367)  routing T_12_22.sp4_h_r_36 <X> T_12_22.lc_trk_g3_4
 (16 15)  (616 367)  (616 367)  routing T_12_22.sp4_h_r_36 <X> T_12_22.lc_trk_g3_4
 (17 15)  (617 367)  (617 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (618 367)  (618 367)  routing T_12_22.sp4_h_l_16 <X> T_12_22.lc_trk_g3_5
 (22 15)  (622 367)  (622 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_22

 (14 0)  (668 352)  (668 352)  routing T_13_22.bnr_op_0 <X> T_13_22.lc_trk_g0_0
 (16 0)  (670 352)  (670 352)  routing T_13_22.sp12_h_r_9 <X> T_13_22.lc_trk_g0_1
 (17 0)  (671 352)  (671 352)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (27 0)  (681 352)  (681 352)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 352)  (682 352)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (43 0)  (697 352)  (697 352)  LC_0 Logic Functioning bit
 (45 0)  (699 352)  (699 352)  LC_0 Logic Functioning bit
 (14 1)  (668 353)  (668 353)  routing T_13_22.bnr_op_0 <X> T_13_22.lc_trk_g0_0
 (17 1)  (671 353)  (671 353)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (677 353)  (677 353)  routing T_13_22.sp12_h_l_17 <X> T_13_22.lc_trk_g0_2
 (25 1)  (679 353)  (679 353)  routing T_13_22.sp12_h_l_17 <X> T_13_22.lc_trk_g0_2
 (26 1)  (680 353)  (680 353)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 353)  (681 353)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 353)  (682 353)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 353)  (684 353)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 353)  (685 353)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 353)  (687 353)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.input_2_0
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (37 1)  (691 353)  (691 353)  LC_0 Logic Functioning bit
 (43 1)  (697 353)  (697 353)  LC_0 Logic Functioning bit
 (44 1)  (698 353)  (698 353)  LC_0 Logic Functioning bit
 (46 1)  (700 353)  (700 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_3 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 354)  (688 354)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (0 3)  (654 355)  (654 355)  routing T_13_22.glb_netwk_3 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (12 3)  (666 355)  (666 355)  routing T_13_22.sp4_h_l_39 <X> T_13_22.sp4_v_t_39
 (14 3)  (668 355)  (668 355)  routing T_13_22.sp4_h_r_4 <X> T_13_22.lc_trk_g0_4
 (15 3)  (669 355)  (669 355)  routing T_13_22.sp4_h_r_4 <X> T_13_22.lc_trk_g0_4
 (16 3)  (670 355)  (670 355)  routing T_13_22.sp4_h_r_4 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (47 3)  (701 355)  (701 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (659 356)  (659 356)  routing T_13_22.sp4_h_l_37 <X> T_13_22.sp4_h_r_3
 (10 4)  (664 356)  (664 356)  routing T_13_22.sp4_v_t_46 <X> T_13_22.sp4_h_r_4
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 356)  (691 356)  LC_2 Logic Functioning bit
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (41 4)  (695 356)  (695 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (47 4)  (701 356)  (701 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (658 357)  (658 357)  routing T_13_22.sp4_h_l_37 <X> T_13_22.sp4_h_r_3
 (22 5)  (676 357)  (676 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (677 357)  (677 357)  routing T_13_22.sp12_h_r_10 <X> T_13_22.lc_trk_g1_2
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (41 5)  (695 357)  (695 357)  LC_2 Logic Functioning bit
 (43 5)  (697 357)  (697 357)  LC_2 Logic Functioning bit
 (26 6)  (680 358)  (680 358)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 358)  (690 358)  LC_3 Logic Functioning bit
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (38 6)  (692 358)  (692 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (40 6)  (694 358)  (694 358)  LC_3 Logic Functioning bit
 (42 6)  (696 358)  (696 358)  LC_3 Logic Functioning bit
 (46 6)  (700 358)  (700 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (671 359)  (671 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (681 359)  (681 359)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 359)  (682 359)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 359)  (685 359)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (38 7)  (692 359)  (692 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (41 7)  (695 359)  (695 359)  LC_3 Logic Functioning bit
 (43 7)  (697 359)  (697 359)  LC_3 Logic Functioning bit
 (48 7)  (702 359)  (702 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (668 360)  (668 360)  routing T_13_22.wire_logic_cluster/lc_0/out <X> T_13_22.lc_trk_g2_0
 (21 8)  (675 360)  (675 360)  routing T_13_22.sp4_v_t_14 <X> T_13_22.lc_trk_g2_3
 (22 8)  (676 360)  (676 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 360)  (677 360)  routing T_13_22.sp4_v_t_14 <X> T_13_22.lc_trk_g2_3
 (31 8)  (685 360)  (685 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (37 8)  (691 360)  (691 360)  LC_4 Logic Functioning bit
 (38 8)  (692 360)  (692 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (40 8)  (694 360)  (694 360)  LC_4 Logic Functioning bit
 (42 8)  (696 360)  (696 360)  LC_4 Logic Functioning bit
 (46 8)  (700 360)  (700 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (13 9)  (667 361)  (667 361)  routing T_13_22.sp4_v_t_38 <X> T_13_22.sp4_h_r_8
 (17 9)  (671 361)  (671 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (680 361)  (680 361)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (38 9)  (692 361)  (692 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (43 9)  (697 361)  (697 361)  LC_4 Logic Functioning bit
 (6 10)  (660 362)  (660 362)  routing T_13_22.sp4_h_l_36 <X> T_13_22.sp4_v_t_43
 (14 10)  (668 362)  (668 362)  routing T_13_22.sp4_v_b_36 <X> T_13_22.lc_trk_g2_4
 (26 10)  (680 362)  (680 362)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (37 10)  (691 362)  (691 362)  LC_5 Logic Functioning bit
 (38 10)  (692 362)  (692 362)  LC_5 Logic Functioning bit
 (39 10)  (693 362)  (693 362)  LC_5 Logic Functioning bit
 (41 10)  (695 362)  (695 362)  LC_5 Logic Functioning bit
 (43 10)  (697 362)  (697 362)  LC_5 Logic Functioning bit
 (52 10)  (706 362)  (706 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (665 363)  (665 363)  routing T_13_22.sp4_h_r_0 <X> T_13_22.sp4_h_l_45
 (13 11)  (667 363)  (667 363)  routing T_13_22.sp4_h_r_0 <X> T_13_22.sp4_h_l_45
 (14 11)  (668 363)  (668 363)  routing T_13_22.sp4_v_b_36 <X> T_13_22.lc_trk_g2_4
 (16 11)  (670 363)  (670 363)  routing T_13_22.sp4_v_b_36 <X> T_13_22.lc_trk_g2_4
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 363)  (682 363)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 363)  (690 363)  LC_5 Logic Functioning bit
 (37 11)  (691 363)  (691 363)  LC_5 Logic Functioning bit
 (38 11)  (692 363)  (692 363)  LC_5 Logic Functioning bit
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (40 11)  (694 363)  (694 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (15 12)  (669 364)  (669 364)  routing T_13_22.sp4_h_r_33 <X> T_13_22.lc_trk_g3_1
 (16 12)  (670 364)  (670 364)  routing T_13_22.sp4_h_r_33 <X> T_13_22.lc_trk_g3_1
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (672 364)  (672 364)  routing T_13_22.sp4_h_r_33 <X> T_13_22.lc_trk_g3_1
 (21 12)  (675 364)  (675 364)  routing T_13_22.sp4_h_r_43 <X> T_13_22.lc_trk_g3_3
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 364)  (677 364)  routing T_13_22.sp4_h_r_43 <X> T_13_22.lc_trk_g3_3
 (24 12)  (678 364)  (678 364)  routing T_13_22.sp4_h_r_43 <X> T_13_22.lc_trk_g3_3
 (31 12)  (685 364)  (685 364)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 364)  (687 364)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (38 12)  (692 364)  (692 364)  LC_6 Logic Functioning bit
 (52 12)  (706 364)  (706 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (665 365)  (665 365)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_h_r_11
 (21 13)  (675 365)  (675 365)  routing T_13_22.sp4_h_r_43 <X> T_13_22.lc_trk_g3_3
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 365)  (678 365)  routing T_13_22.tnr_op_2 <X> T_13_22.lc_trk_g3_2
 (26 13)  (680 365)  (680 365)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 365)  (691 365)  LC_6 Logic Functioning bit
 (39 13)  (693 365)  (693 365)  LC_6 Logic Functioning bit
 (52 13)  (706 365)  (706 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (654 366)  (654 366)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 366)  (690 366)  LC_7 Logic Functioning bit
 (37 14)  (691 366)  (691 366)  LC_7 Logic Functioning bit
 (38 14)  (692 366)  (692 366)  LC_7 Logic Functioning bit
 (39 14)  (693 366)  (693 366)  LC_7 Logic Functioning bit
 (41 14)  (695 366)  (695 366)  LC_7 Logic Functioning bit
 (43 14)  (697 366)  (697 366)  LC_7 Logic Functioning bit
 (51 14)  (705 366)  (705 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (655 367)  (655 367)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (14 15)  (668 367)  (668 367)  routing T_13_22.sp4_r_v_b_44 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (680 367)  (680 367)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 367)  (682 367)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (37 15)  (691 367)  (691 367)  LC_7 Logic Functioning bit
 (38 15)  (692 367)  (692 367)  LC_7 Logic Functioning bit
 (39 15)  (693 367)  (693 367)  LC_7 Logic Functioning bit
 (40 15)  (694 367)  (694 367)  LC_7 Logic Functioning bit
 (42 15)  (696 367)  (696 367)  LC_7 Logic Functioning bit
 (51 15)  (705 367)  (705 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (707 367)  (707 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_22

 (11 0)  (719 352)  (719 352)  routing T_14_22.sp4_h_l_45 <X> T_14_22.sp4_v_b_2
 (13 0)  (721 352)  (721 352)  routing T_14_22.sp4_h_l_45 <X> T_14_22.sp4_v_b_2
 (14 0)  (722 352)  (722 352)  routing T_14_22.wire_logic_cluster/lc_0/out <X> T_14_22.lc_trk_g0_0
 (27 0)  (735 352)  (735 352)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 352)  (739 352)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 352)  (744 352)  LC_0 Logic Functioning bit
 (43 0)  (751 352)  (751 352)  LC_0 Logic Functioning bit
 (45 0)  (753 352)  (753 352)  LC_0 Logic Functioning bit
 (11 1)  (719 353)  (719 353)  routing T_14_22.sp4_h_l_43 <X> T_14_22.sp4_h_r_2
 (12 1)  (720 353)  (720 353)  routing T_14_22.sp4_h_l_45 <X> T_14_22.sp4_v_b_2
 (13 1)  (721 353)  (721 353)  routing T_14_22.sp4_h_l_43 <X> T_14_22.sp4_h_r_2
 (17 1)  (725 353)  (725 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (730 353)  (730 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 353)  (731 353)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g0_2
 (24 1)  (732 353)  (732 353)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g0_2
 (25 1)  (733 353)  (733 353)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g0_2
 (26 1)  (734 353)  (734 353)  routing T_14_22.lc_trk_g0_2 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 353)  (738 353)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 353)  (740 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 353)  (744 353)  LC_0 Logic Functioning bit
 (37 1)  (745 353)  (745 353)  LC_0 Logic Functioning bit
 (43 1)  (751 353)  (751 353)  LC_0 Logic Functioning bit
 (44 1)  (752 353)  (752 353)  LC_0 Logic Functioning bit
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_3 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (724 354)  (724 354)  routing T_14_22.sp12_h_r_13 <X> T_14_22.lc_trk_g0_5
 (17 2)  (725 354)  (725 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (0 3)  (708 355)  (708 355)  routing T_14_22.glb_netwk_3 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (22 3)  (730 355)  (730 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (731 355)  (731 355)  routing T_14_22.sp12_h_l_21 <X> T_14_22.lc_trk_g0_6
 (25 3)  (733 355)  (733 355)  routing T_14_22.sp12_h_l_21 <X> T_14_22.lc_trk_g0_6
 (4 4)  (712 356)  (712 356)  routing T_14_22.sp4_h_l_44 <X> T_14_22.sp4_v_b_3
 (6 4)  (714 356)  (714 356)  routing T_14_22.sp4_h_l_44 <X> T_14_22.sp4_v_b_3
 (14 4)  (722 356)  (722 356)  routing T_14_22.bnr_op_0 <X> T_14_22.lc_trk_g1_0
 (26 4)  (734 356)  (734 356)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (31 4)  (739 356)  (739 356)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 356)  (742 356)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 356)  (745 356)  LC_2 Logic Functioning bit
 (39 4)  (747 356)  (747 356)  LC_2 Logic Functioning bit
 (41 4)  (749 356)  (749 356)  LC_2 Logic Functioning bit
 (43 4)  (751 356)  (751 356)  LC_2 Logic Functioning bit
 (5 5)  (713 357)  (713 357)  routing T_14_22.sp4_h_l_44 <X> T_14_22.sp4_v_b_3
 (14 5)  (722 357)  (722 357)  routing T_14_22.bnr_op_0 <X> T_14_22.lc_trk_g1_0
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (730 357)  (730 357)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 357)  (732 357)  routing T_14_22.top_op_2 <X> T_14_22.lc_trk_g1_2
 (25 5)  (733 357)  (733 357)  routing T_14_22.top_op_2 <X> T_14_22.lc_trk_g1_2
 (26 5)  (734 357)  (734 357)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 357)  (739 357)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 357)  (744 357)  LC_2 Logic Functioning bit
 (38 5)  (746 357)  (746 357)  LC_2 Logic Functioning bit
 (40 5)  (748 357)  (748 357)  LC_2 Logic Functioning bit
 (42 5)  (750 357)  (750 357)  LC_2 Logic Functioning bit
 (47 5)  (755 357)  (755 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (723 358)  (723 358)  routing T_14_22.sp4_h_r_21 <X> T_14_22.lc_trk_g1_5
 (16 6)  (724 358)  (724 358)  routing T_14_22.sp4_h_r_21 <X> T_14_22.lc_trk_g1_5
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 358)  (726 358)  routing T_14_22.sp4_h_r_21 <X> T_14_22.lc_trk_g1_5
 (21 6)  (729 358)  (729 358)  routing T_14_22.sp4_v_b_7 <X> T_14_22.lc_trk_g1_7
 (22 6)  (730 358)  (730 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (731 358)  (731 358)  routing T_14_22.sp4_v_b_7 <X> T_14_22.lc_trk_g1_7
 (25 6)  (733 358)  (733 358)  routing T_14_22.sp4_h_r_14 <X> T_14_22.lc_trk_g1_6
 (26 6)  (734 358)  (734 358)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (31 6)  (739 358)  (739 358)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 358)  (742 358)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 358)  (745 358)  LC_3 Logic Functioning bit
 (39 6)  (747 358)  (747 358)  LC_3 Logic Functioning bit
 (41 6)  (749 358)  (749 358)  LC_3 Logic Functioning bit
 (43 6)  (751 358)  (751 358)  LC_3 Logic Functioning bit
 (53 6)  (761 358)  (761 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (13 7)  (721 359)  (721 359)  routing T_14_22.sp4_v_b_0 <X> T_14_22.sp4_h_l_40
 (14 7)  (722 359)  (722 359)  routing T_14_22.sp12_h_r_20 <X> T_14_22.lc_trk_g1_4
 (16 7)  (724 359)  (724 359)  routing T_14_22.sp12_h_r_20 <X> T_14_22.lc_trk_g1_4
 (17 7)  (725 359)  (725 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (726 359)  (726 359)  routing T_14_22.sp4_h_r_21 <X> T_14_22.lc_trk_g1_5
 (22 7)  (730 359)  (730 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 359)  (731 359)  routing T_14_22.sp4_h_r_14 <X> T_14_22.lc_trk_g1_6
 (24 7)  (732 359)  (732 359)  routing T_14_22.sp4_h_r_14 <X> T_14_22.lc_trk_g1_6
 (27 7)  (735 359)  (735 359)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 359)  (736 359)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 359)  (739 359)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 359)  (744 359)  LC_3 Logic Functioning bit
 (38 7)  (746 359)  (746 359)  LC_3 Logic Functioning bit
 (40 7)  (748 359)  (748 359)  LC_3 Logic Functioning bit
 (42 7)  (750 359)  (750 359)  LC_3 Logic Functioning bit
 (14 8)  (722 360)  (722 360)  routing T_14_22.rgt_op_0 <X> T_14_22.lc_trk_g2_0
 (15 8)  (723 360)  (723 360)  routing T_14_22.sp4_v_t_28 <X> T_14_22.lc_trk_g2_1
 (16 8)  (724 360)  (724 360)  routing T_14_22.sp4_v_t_28 <X> T_14_22.lc_trk_g2_1
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (735 360)  (735 360)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 360)  (745 360)  LC_4 Logic Functioning bit
 (39 8)  (747 360)  (747 360)  LC_4 Logic Functioning bit
 (41 8)  (749 360)  (749 360)  LC_4 Logic Functioning bit
 (43 8)  (751 360)  (751 360)  LC_4 Logic Functioning bit
 (48 8)  (756 360)  (756 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (15 9)  (723 361)  (723 361)  routing T_14_22.rgt_op_0 <X> T_14_22.lc_trk_g2_0
 (17 9)  (725 361)  (725 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (37 9)  (745 361)  (745 361)  LC_4 Logic Functioning bit
 (39 9)  (747 361)  (747 361)  LC_4 Logic Functioning bit
 (41 9)  (749 361)  (749 361)  LC_4 Logic Functioning bit
 (43 9)  (751 361)  (751 361)  LC_4 Logic Functioning bit
 (8 10)  (716 362)  (716 362)  routing T_14_22.sp4_v_t_36 <X> T_14_22.sp4_h_l_42
 (9 10)  (717 362)  (717 362)  routing T_14_22.sp4_v_t_36 <X> T_14_22.sp4_h_l_42
 (10 10)  (718 362)  (718 362)  routing T_14_22.sp4_v_t_36 <X> T_14_22.sp4_h_l_42
 (14 10)  (722 362)  (722 362)  routing T_14_22.sp4_h_r_44 <X> T_14_22.lc_trk_g2_4
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 362)  (741 362)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 362)  (744 362)  LC_5 Logic Functioning bit
 (38 10)  (746 362)  (746 362)  LC_5 Logic Functioning bit
 (5 11)  (713 363)  (713 363)  routing T_14_22.sp4_h_l_43 <X> T_14_22.sp4_v_t_43
 (14 11)  (722 363)  (722 363)  routing T_14_22.sp4_h_r_44 <X> T_14_22.lc_trk_g2_4
 (15 11)  (723 363)  (723 363)  routing T_14_22.sp4_h_r_44 <X> T_14_22.lc_trk_g2_4
 (16 11)  (724 363)  (724 363)  routing T_14_22.sp4_h_r_44 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 363)  (731 363)  routing T_14_22.sp4_v_b_46 <X> T_14_22.lc_trk_g2_6
 (24 11)  (732 363)  (732 363)  routing T_14_22.sp4_v_b_46 <X> T_14_22.lc_trk_g2_6
 (27 11)  (735 363)  (735 363)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 363)  (739 363)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (39 11)  (747 363)  (747 363)  LC_5 Logic Functioning bit
 (26 12)  (734 364)  (734 364)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 364)  (741 364)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 364)  (744 364)  LC_6 Logic Functioning bit
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (14 13)  (722 365)  (722 365)  routing T_14_22.sp4_r_v_b_40 <X> T_14_22.lc_trk_g3_0
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (734 365)  (734 365)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 365)  (736 365)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (39 13)  (747 365)  (747 365)  LC_6 Logic Functioning bit
 (51 13)  (759 365)  (759 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (709 366)  (709 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (28 14)  (736 366)  (736 366)  routing T_14_22.lc_trk_g2_0 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 366)  (741 366)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (38 14)  (746 366)  (746 366)  LC_7 Logic Functioning bit
 (0 15)  (708 367)  (708 367)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 367)  (709 367)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (14 15)  (722 367)  (722 367)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g3_4
 (15 15)  (723 367)  (723 367)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g3_4
 (16 15)  (724 367)  (724 367)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g3_4
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (38 15)  (746 367)  (746 367)  LC_7 Logic Functioning bit
 (47 15)  (755 367)  (755 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_15_22

 (9 0)  (771 352)  (771 352)  routing T_15_22.sp4_h_l_47 <X> T_15_22.sp4_h_r_1
 (10 0)  (772 352)  (772 352)  routing T_15_22.sp4_h_l_47 <X> T_15_22.sp4_h_r_1
 (14 0)  (776 352)  (776 352)  routing T_15_22.wire_logic_cluster/lc_0/out <X> T_15_22.lc_trk_g0_0
 (26 0)  (788 352)  (788 352)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 352)  (789 352)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 352)  (790 352)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 352)  (793 352)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (43 0)  (805 352)  (805 352)  LC_0 Logic Functioning bit
 (45 0)  (807 352)  (807 352)  LC_0 Logic Functioning bit
 (8 1)  (770 353)  (770 353)  routing T_15_22.sp4_h_r_1 <X> T_15_22.sp4_v_b_1
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (788 353)  (788 353)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 353)  (789 353)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 353)  (792 353)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 353)  (793 353)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 353)  (794 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 353)  (798 353)  LC_0 Logic Functioning bit
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (43 1)  (805 353)  (805 353)  LC_0 Logic Functioning bit
 (44 1)  (806 353)  (806 353)  LC_0 Logic Functioning bit
 (48 1)  (810 353)  (810 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_3 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 355)  (762 355)  routing T_15_22.glb_netwk_3 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (11 4)  (773 356)  (773 356)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (16 6)  (778 358)  (778 358)  routing T_15_22.sp4_v_b_5 <X> T_15_22.lc_trk_g1_5
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 358)  (780 358)  routing T_15_22.sp4_v_b_5 <X> T_15_22.lc_trk_g1_5
 (21 6)  (783 358)  (783 358)  routing T_15_22.sp4_h_l_2 <X> T_15_22.lc_trk_g1_7
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 358)  (785 358)  routing T_15_22.sp4_h_l_2 <X> T_15_22.lc_trk_g1_7
 (24 6)  (786 358)  (786 358)  routing T_15_22.sp4_h_l_2 <X> T_15_22.lc_trk_g1_7
 (5 7)  (767 359)  (767 359)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_v_t_38
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (785 359)  (785 359)  routing T_15_22.sp12_h_r_14 <X> T_15_22.lc_trk_g1_6
 (13 8)  (775 360)  (775 360)  routing T_15_22.sp4_v_t_45 <X> T_15_22.sp4_v_b_8
 (4 12)  (766 364)  (766 364)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_v_b_9
 (6 12)  (768 364)  (768 364)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_v_b_9
 (11 12)  (773 364)  (773 364)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_11
 (13 12)  (775 364)  (775 364)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_11
 (5 13)  (767 365)  (767 365)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_v_b_9
 (12 13)  (774 365)  (774 365)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_11
 (22 13)  (784 365)  (784 365)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 365)  (786 365)  routing T_15_22.tnl_op_2 <X> T_15_22.lc_trk_g3_2
 (25 13)  (787 365)  (787 365)  routing T_15_22.tnl_op_2 <X> T_15_22.lc_trk_g3_2
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 367)  (762 367)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 367)  (763 367)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r


LogicTile_16_22

 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_3 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 355)  (816 355)  routing T_16_22.glb_netwk_3 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 358)  (834 358)  routing T_16_22.wire_logic_cluster/lc_5/out <X> T_16_22.lc_trk_g1_5
 (13 7)  (829 359)  (829 359)  routing T_16_22.sp4_v_b_0 <X> T_16_22.sp4_h_l_40
 (16 8)  (832 360)  (832 360)  routing T_16_22.sp4_v_b_33 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 360)  (834 360)  routing T_16_22.sp4_v_b_33 <X> T_16_22.lc_trk_g2_1
 (18 9)  (834 361)  (834 361)  routing T_16_22.sp4_v_b_33 <X> T_16_22.lc_trk_g2_1
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 362)  (850 362)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (39 10)  (855 362)  (855 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (45 10)  (861 362)  (861 362)  LC_5 Logic Functioning bit
 (27 11)  (843 363)  (843 363)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 363)  (846 363)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 363)  (848 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (849 363)  (849 363)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.input_2_5
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (48 11)  (864 363)  (864 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (13 12)  (829 364)  (829 364)  routing T_16_22.sp4_h_l_46 <X> T_16_22.sp4_v_b_11
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 364)  (839 364)  routing T_16_22.sp12_v_b_11 <X> T_16_22.lc_trk_g3_3
 (12 13)  (828 365)  (828 365)  routing T_16_22.sp4_h_l_46 <X> T_16_22.sp4_v_b_11
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_17_22

 (10 7)  (884 359)  (884 359)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_t_41


LogicTile_1_21

 (3 0)  (21 336)  (21 336)  routing T_1_21.sp12_h_r_0 <X> T_1_21.sp12_v_b_0
 (15 0)  (33 336)  (33 336)  routing T_1_21.sp4_h_r_9 <X> T_1_21.lc_trk_g0_1
 (16 0)  (34 336)  (34 336)  routing T_1_21.sp4_h_r_9 <X> T_1_21.lc_trk_g0_1
 (17 0)  (35 336)  (35 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (36 336)  (36 336)  routing T_1_21.sp4_h_r_9 <X> T_1_21.lc_trk_g0_1
 (22 0)  (40 336)  (40 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (41 336)  (41 336)  routing T_1_21.sp4_h_r_3 <X> T_1_21.lc_trk_g0_3
 (24 0)  (42 336)  (42 336)  routing T_1_21.sp4_h_r_3 <X> T_1_21.lc_trk_g0_3
 (25 0)  (43 336)  (43 336)  routing T_1_21.sp4_h_l_7 <X> T_1_21.lc_trk_g0_2
 (26 0)  (44 336)  (44 336)  routing T_1_21.lc_trk_g1_5 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 336)  (47 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 336)  (50 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 336)  (52 336)  routing T_1_21.lc_trk_g1_0 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 336)  (53 336)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.input_2_0
 (36 0)  (54 336)  (54 336)  LC_0 Logic Functioning bit
 (38 0)  (56 336)  (56 336)  LC_0 Logic Functioning bit
 (3 1)  (21 337)  (21 337)  routing T_1_21.sp12_h_r_0 <X> T_1_21.sp12_v_b_0
 (9 1)  (27 337)  (27 337)  routing T_1_21.sp4_v_t_40 <X> T_1_21.sp4_v_b_1
 (10 1)  (28 337)  (28 337)  routing T_1_21.sp4_v_t_40 <X> T_1_21.sp4_v_b_1
 (21 1)  (39 337)  (39 337)  routing T_1_21.sp4_h_r_3 <X> T_1_21.lc_trk_g0_3
 (22 1)  (40 337)  (40 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (41 337)  (41 337)  routing T_1_21.sp4_h_l_7 <X> T_1_21.lc_trk_g0_2
 (24 1)  (42 337)  (42 337)  routing T_1_21.sp4_h_l_7 <X> T_1_21.lc_trk_g0_2
 (25 1)  (43 337)  (43 337)  routing T_1_21.sp4_h_l_7 <X> T_1_21.lc_trk_g0_2
 (27 1)  (45 337)  (45 337)  routing T_1_21.lc_trk_g1_5 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 337)  (47 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 337)  (50 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (51 337)  (51 337)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.input_2_0
 (35 1)  (53 337)  (53 337)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.input_2_0
 (36 1)  (54 337)  (54 337)  LC_0 Logic Functioning bit
 (37 1)  (55 337)  (55 337)  LC_0 Logic Functioning bit
 (38 1)  (56 337)  (56 337)  LC_0 Logic Functioning bit
 (41 1)  (59 337)  (59 337)  LC_0 Logic Functioning bit
 (42 1)  (60 337)  (60 337)  LC_0 Logic Functioning bit
 (43 1)  (61 337)  (61 337)  LC_0 Logic Functioning bit
 (51 1)  (69 337)  (69 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (18 338)  (18 338)  routing T_1_21.glb_netwk_3 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (2 2)  (20 338)  (20 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (33 338)  (33 338)  routing T_1_21.sp4_h_r_5 <X> T_1_21.lc_trk_g0_5
 (16 2)  (34 338)  (34 338)  routing T_1_21.sp4_h_r_5 <X> T_1_21.lc_trk_g0_5
 (17 2)  (35 338)  (35 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (45 338)  (45 338)  routing T_1_21.lc_trk_g1_1 <X> T_1_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 338)  (47 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 338)  (50 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 338)  (51 338)  routing T_1_21.lc_trk_g3_1 <X> T_1_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 338)  (52 338)  routing T_1_21.lc_trk_g3_1 <X> T_1_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (56 338)  (56 338)  LC_1 Logic Functioning bit
 (39 2)  (57 338)  (57 338)  LC_1 Logic Functioning bit
 (42 2)  (60 338)  (60 338)  LC_1 Logic Functioning bit
 (43 2)  (61 338)  (61 338)  LC_1 Logic Functioning bit
 (0 3)  (18 339)  (18 339)  routing T_1_21.glb_netwk_3 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (8 3)  (26 339)  (26 339)  routing T_1_21.sp4_h_r_1 <X> T_1_21.sp4_v_t_36
 (9 3)  (27 339)  (27 339)  routing T_1_21.sp4_h_r_1 <X> T_1_21.sp4_v_t_36
 (18 3)  (36 339)  (36 339)  routing T_1_21.sp4_h_r_5 <X> T_1_21.lc_trk_g0_5
 (26 3)  (44 339)  (44 339)  routing T_1_21.lc_trk_g0_3 <X> T_1_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 339)  (47 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (50 339)  (50 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 339)  (51 339)  routing T_1_21.lc_trk_g2_1 <X> T_1_21.input_2_1
 (36 3)  (54 339)  (54 339)  LC_1 Logic Functioning bit
 (37 3)  (55 339)  (55 339)  LC_1 Logic Functioning bit
 (40 3)  (58 339)  (58 339)  LC_1 Logic Functioning bit
 (41 3)  (59 339)  (59 339)  LC_1 Logic Functioning bit
 (51 3)  (69 339)  (69 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (33 340)  (33 340)  routing T_1_21.sp12_h_r_1 <X> T_1_21.lc_trk_g1_1
 (17 4)  (35 340)  (35 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (36 340)  (36 340)  routing T_1_21.sp12_h_r_1 <X> T_1_21.lc_trk_g1_1
 (26 4)  (44 340)  (44 340)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 340)  (47 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 340)  (50 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 340)  (51 340)  routing T_1_21.lc_trk_g3_2 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 340)  (52 340)  routing T_1_21.lc_trk_g3_2 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 340)  (54 340)  LC_2 Logic Functioning bit
 (37 4)  (55 340)  (55 340)  LC_2 Logic Functioning bit
 (38 4)  (56 340)  (56 340)  LC_2 Logic Functioning bit
 (39 4)  (57 340)  (57 340)  LC_2 Logic Functioning bit
 (41 4)  (59 340)  (59 340)  LC_2 Logic Functioning bit
 (43 4)  (61 340)  (61 340)  LC_2 Logic Functioning bit
 (16 5)  (34 341)  (34 341)  routing T_1_21.sp12_h_r_8 <X> T_1_21.lc_trk_g1_0
 (17 5)  (35 341)  (35 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (36 341)  (36 341)  routing T_1_21.sp12_h_r_1 <X> T_1_21.lc_trk_g1_1
 (26 5)  (44 341)  (44 341)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 341)  (45 341)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 341)  (47 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 341)  (49 341)  routing T_1_21.lc_trk_g3_2 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (55 341)  (55 341)  LC_2 Logic Functioning bit
 (39 5)  (57 341)  (57 341)  LC_2 Logic Functioning bit
 (47 5)  (65 341)  (65 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (32 342)  (32 342)  routing T_1_21.wire_logic_cluster/lc_4/out <X> T_1_21.lc_trk_g1_4
 (16 6)  (34 342)  (34 342)  routing T_1_21.sp4_v_b_13 <X> T_1_21.lc_trk_g1_5
 (17 6)  (35 342)  (35 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (36 342)  (36 342)  routing T_1_21.sp4_v_b_13 <X> T_1_21.lc_trk_g1_5
 (21 6)  (39 342)  (39 342)  routing T_1_21.sp4_h_l_2 <X> T_1_21.lc_trk_g1_7
 (22 6)  (40 342)  (40 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (41 342)  (41 342)  routing T_1_21.sp4_h_l_2 <X> T_1_21.lc_trk_g1_7
 (24 6)  (42 342)  (42 342)  routing T_1_21.sp4_h_l_2 <X> T_1_21.lc_trk_g1_7
 (27 6)  (45 342)  (45 342)  routing T_1_21.lc_trk_g3_5 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 342)  (46 342)  routing T_1_21.lc_trk_g3_5 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 342)  (47 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 342)  (48 342)  routing T_1_21.lc_trk_g3_5 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 342)  (50 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 342)  (54 342)  LC_3 Logic Functioning bit
 (38 6)  (56 342)  (56 342)  LC_3 Logic Functioning bit
 (41 6)  (59 342)  (59 342)  LC_3 Logic Functioning bit
 (43 6)  (61 342)  (61 342)  LC_3 Logic Functioning bit
 (45 6)  (63 342)  (63 342)  LC_3 Logic Functioning bit
 (17 7)  (35 343)  (35 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (36 343)  (36 343)  routing T_1_21.sp4_v_b_13 <X> T_1_21.lc_trk_g1_5
 (26 7)  (44 343)  (44 343)  routing T_1_21.lc_trk_g2_3 <X> T_1_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 343)  (46 343)  routing T_1_21.lc_trk_g2_3 <X> T_1_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 343)  (47 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 343)  (49 343)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 343)  (54 343)  LC_3 Logic Functioning bit
 (38 7)  (56 343)  (56 343)  LC_3 Logic Functioning bit
 (40 7)  (58 343)  (58 343)  LC_3 Logic Functioning bit
 (42 7)  (60 343)  (60 343)  LC_3 Logic Functioning bit
 (51 7)  (69 343)  (69 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (70 343)  (70 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (33 344)  (33 344)  routing T_1_21.sp4_h_r_41 <X> T_1_21.lc_trk_g2_1
 (16 8)  (34 344)  (34 344)  routing T_1_21.sp4_h_r_41 <X> T_1_21.lc_trk_g2_1
 (17 8)  (35 344)  (35 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (36 344)  (36 344)  routing T_1_21.sp4_h_r_41 <X> T_1_21.lc_trk_g2_1
 (21 8)  (39 344)  (39 344)  routing T_1_21.wire_logic_cluster/lc_3/out <X> T_1_21.lc_trk_g2_3
 (22 8)  (40 344)  (40 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (46 344)  (46 344)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 344)  (47 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 344)  (48 344)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 344)  (49 344)  routing T_1_21.lc_trk_g1_4 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 344)  (50 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 344)  (52 344)  routing T_1_21.lc_trk_g1_4 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 344)  (54 344)  LC_4 Logic Functioning bit
 (37 8)  (55 344)  (55 344)  LC_4 Logic Functioning bit
 (38 8)  (56 344)  (56 344)  LC_4 Logic Functioning bit
 (39 8)  (57 344)  (57 344)  LC_4 Logic Functioning bit
 (41 8)  (59 344)  (59 344)  LC_4 Logic Functioning bit
 (43 8)  (61 344)  (61 344)  LC_4 Logic Functioning bit
 (45 8)  (63 344)  (63 344)  LC_4 Logic Functioning bit
 (51 8)  (69 344)  (69 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (70 344)  (70 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (36 345)  (36 345)  routing T_1_21.sp4_h_r_41 <X> T_1_21.lc_trk_g2_1
 (26 9)  (44 345)  (44 345)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 345)  (47 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 345)  (48 345)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 345)  (54 345)  LC_4 Logic Functioning bit
 (38 9)  (56 345)  (56 345)  LC_4 Logic Functioning bit
 (52 9)  (70 345)  (70 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (32 346)  (32 346)  routing T_1_21.sp4_v_b_36 <X> T_1_21.lc_trk_g2_4
 (15 10)  (33 346)  (33 346)  routing T_1_21.sp4_h_r_45 <X> T_1_21.lc_trk_g2_5
 (16 10)  (34 346)  (34 346)  routing T_1_21.sp4_h_r_45 <X> T_1_21.lc_trk_g2_5
 (17 10)  (35 346)  (35 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (36 346)  (36 346)  routing T_1_21.sp4_h_r_45 <X> T_1_21.lc_trk_g2_5
 (22 10)  (40 346)  (40 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (41 346)  (41 346)  routing T_1_21.sp4_v_b_47 <X> T_1_21.lc_trk_g2_7
 (24 10)  (42 346)  (42 346)  routing T_1_21.sp4_v_b_47 <X> T_1_21.lc_trk_g2_7
 (25 10)  (43 346)  (43 346)  routing T_1_21.sp4_h_r_46 <X> T_1_21.lc_trk_g2_6
 (26 10)  (44 346)  (44 346)  routing T_1_21.lc_trk_g3_4 <X> T_1_21.wire_logic_cluster/lc_5/in_0
 (31 10)  (49 346)  (49 346)  routing T_1_21.lc_trk_g2_4 <X> T_1_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 346)  (50 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 346)  (51 346)  routing T_1_21.lc_trk_g2_4 <X> T_1_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (55 346)  (55 346)  LC_5 Logic Functioning bit
 (39 10)  (57 346)  (57 346)  LC_5 Logic Functioning bit
 (41 10)  (59 346)  (59 346)  LC_5 Logic Functioning bit
 (43 10)  (61 346)  (61 346)  LC_5 Logic Functioning bit
 (51 10)  (69 346)  (69 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (32 347)  (32 347)  routing T_1_21.sp4_v_b_36 <X> T_1_21.lc_trk_g2_4
 (16 11)  (34 347)  (34 347)  routing T_1_21.sp4_v_b_36 <X> T_1_21.lc_trk_g2_4
 (17 11)  (35 347)  (35 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (36 347)  (36 347)  routing T_1_21.sp4_h_r_45 <X> T_1_21.lc_trk_g2_5
 (22 11)  (40 347)  (40 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (41 347)  (41 347)  routing T_1_21.sp4_h_r_46 <X> T_1_21.lc_trk_g2_6
 (24 11)  (42 347)  (42 347)  routing T_1_21.sp4_h_r_46 <X> T_1_21.lc_trk_g2_6
 (25 11)  (43 347)  (43 347)  routing T_1_21.sp4_h_r_46 <X> T_1_21.lc_trk_g2_6
 (27 11)  (45 347)  (45 347)  routing T_1_21.lc_trk_g3_4 <X> T_1_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 347)  (46 347)  routing T_1_21.lc_trk_g3_4 <X> T_1_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 347)  (47 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 347)  (54 347)  LC_5 Logic Functioning bit
 (38 11)  (56 347)  (56 347)  LC_5 Logic Functioning bit
 (40 11)  (58 347)  (58 347)  LC_5 Logic Functioning bit
 (42 11)  (60 347)  (60 347)  LC_5 Logic Functioning bit
 (6 12)  (24 348)  (24 348)  routing T_1_21.sp4_h_r_4 <X> T_1_21.sp4_v_b_9
 (11 12)  (29 348)  (29 348)  routing T_1_21.sp4_h_r_6 <X> T_1_21.sp4_v_b_11
 (16 12)  (34 348)  (34 348)  routing T_1_21.sp4_v_b_33 <X> T_1_21.lc_trk_g3_1
 (17 12)  (35 348)  (35 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (36 348)  (36 348)  routing T_1_21.sp4_v_b_33 <X> T_1_21.lc_trk_g3_1
 (25 12)  (43 348)  (43 348)  routing T_1_21.rgt_op_2 <X> T_1_21.lc_trk_g3_2
 (29 12)  (47 348)  (47 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 348)  (48 348)  routing T_1_21.lc_trk_g0_5 <X> T_1_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 348)  (49 348)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 348)  (50 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 348)  (51 348)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 348)  (52 348)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 348)  (54 348)  LC_6 Logic Functioning bit
 (37 12)  (55 348)  (55 348)  LC_6 Logic Functioning bit
 (38 12)  (56 348)  (56 348)  LC_6 Logic Functioning bit
 (39 12)  (57 348)  (57 348)  LC_6 Logic Functioning bit
 (41 12)  (59 348)  (59 348)  LC_6 Logic Functioning bit
 (43 12)  (61 348)  (61 348)  LC_6 Logic Functioning bit
 (45 12)  (63 348)  (63 348)  LC_6 Logic Functioning bit
 (18 13)  (36 349)  (36 349)  routing T_1_21.sp4_v_b_33 <X> T_1_21.lc_trk_g3_1
 (22 13)  (40 349)  (40 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 349)  (42 349)  routing T_1_21.rgt_op_2 <X> T_1_21.lc_trk_g3_2
 (26 13)  (44 349)  (44 349)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 349)  (47 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 349)  (49 349)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 349)  (54 349)  LC_6 Logic Functioning bit
 (38 13)  (56 349)  (56 349)  LC_6 Logic Functioning bit
 (52 13)  (70 349)  (70 349)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (35 350)  (35 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (40 350)  (40 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (43 350)  (43 350)  routing T_1_21.wire_logic_cluster/lc_6/out <X> T_1_21.lc_trk_g3_6
 (27 14)  (45 350)  (45 350)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 350)  (46 350)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 350)  (47 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 350)  (48 350)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 350)  (49 350)  routing T_1_21.lc_trk_g1_5 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 350)  (50 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 350)  (52 350)  routing T_1_21.lc_trk_g1_5 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 350)  (53 350)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.input_2_7
 (36 14)  (54 350)  (54 350)  LC_7 Logic Functioning bit
 (37 14)  (55 350)  (55 350)  LC_7 Logic Functioning bit
 (41 14)  (59 350)  (59 350)  LC_7 Logic Functioning bit
 (43 14)  (61 350)  (61 350)  LC_7 Logic Functioning bit
 (14 15)  (32 351)  (32 351)  routing T_1_21.sp4_r_v_b_44 <X> T_1_21.lc_trk_g3_4
 (17 15)  (35 351)  (35 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (36 351)  (36 351)  routing T_1_21.sp4_r_v_b_45 <X> T_1_21.lc_trk_g3_5
 (21 15)  (39 351)  (39 351)  routing T_1_21.sp4_r_v_b_47 <X> T_1_21.lc_trk_g3_7
 (22 15)  (40 351)  (40 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (47 351)  (47 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 351)  (48 351)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 351)  (50 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (51 351)  (51 351)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.input_2_7
 (36 15)  (54 351)  (54 351)  LC_7 Logic Functioning bit
 (37 15)  (55 351)  (55 351)  LC_7 Logic Functioning bit
 (46 15)  (64 351)  (64 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_21

 (12 0)  (84 336)  (84 336)  routing T_2_21.sp4_v_t_39 <X> T_2_21.sp4_h_r_2
 (22 0)  (94 336)  (94 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (95 336)  (95 336)  routing T_2_21.sp12_h_l_16 <X> T_2_21.lc_trk_g0_3
 (26 0)  (98 336)  (98 336)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 336)  (99 336)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 336)  (100 336)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 336)  (101 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 336)  (103 336)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 336)  (104 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 336)  (105 336)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 336)  (106 336)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 336)  (107 336)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.input_2_0
 (38 0)  (110 336)  (110 336)  LC_0 Logic Functioning bit
 (39 0)  (111 336)  (111 336)  LC_0 Logic Functioning bit
 (42 0)  (114 336)  (114 336)  LC_0 Logic Functioning bit
 (43 0)  (115 336)  (115 336)  LC_0 Logic Functioning bit
 (14 1)  (86 337)  (86 337)  routing T_2_21.sp4_h_r_0 <X> T_2_21.lc_trk_g0_0
 (15 1)  (87 337)  (87 337)  routing T_2_21.sp4_h_r_0 <X> T_2_21.lc_trk_g0_0
 (16 1)  (88 337)  (88 337)  routing T_2_21.sp4_h_r_0 <X> T_2_21.lc_trk_g0_0
 (17 1)  (89 337)  (89 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (93 337)  (93 337)  routing T_2_21.sp12_h_l_16 <X> T_2_21.lc_trk_g0_3
 (26 1)  (98 337)  (98 337)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 337)  (100 337)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 337)  (101 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 337)  (104 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (105 337)  (105 337)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.input_2_0
 (34 1)  (106 337)  (106 337)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.input_2_0
 (36 1)  (108 337)  (108 337)  LC_0 Logic Functioning bit
 (37 1)  (109 337)  (109 337)  LC_0 Logic Functioning bit
 (40 1)  (112 337)  (112 337)  LC_0 Logic Functioning bit
 (41 1)  (113 337)  (113 337)  LC_0 Logic Functioning bit
 (0 2)  (72 338)  (72 338)  routing T_2_21.glb_netwk_3 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (2 2)  (74 338)  (74 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (88 338)  (88 338)  routing T_2_21.sp12_h_r_13 <X> T_2_21.lc_trk_g0_5
 (17 2)  (89 338)  (89 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (93 338)  (93 338)  routing T_2_21.sp4_h_l_2 <X> T_2_21.lc_trk_g0_7
 (22 2)  (94 338)  (94 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (95 338)  (95 338)  routing T_2_21.sp4_h_l_2 <X> T_2_21.lc_trk_g0_7
 (24 2)  (96 338)  (96 338)  routing T_2_21.sp4_h_l_2 <X> T_2_21.lc_trk_g0_7
 (25 2)  (97 338)  (97 338)  routing T_2_21.sp4_h_l_11 <X> T_2_21.lc_trk_g0_6
 (27 2)  (99 338)  (99 338)  routing T_2_21.lc_trk_g3_1 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 338)  (100 338)  routing T_2_21.lc_trk_g3_1 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 338)  (101 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 338)  (104 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 338)  (105 338)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 338)  (106 338)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 338)  (108 338)  LC_1 Logic Functioning bit
 (38 2)  (110 338)  (110 338)  LC_1 Logic Functioning bit
 (41 2)  (113 338)  (113 338)  LC_1 Logic Functioning bit
 (43 2)  (115 338)  (115 338)  LC_1 Logic Functioning bit
 (45 2)  (117 338)  (117 338)  LC_1 Logic Functioning bit
 (51 2)  (123 338)  (123 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (72 339)  (72 339)  routing T_2_21.glb_netwk_3 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (1 3)  (73 339)  (73 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (8 3)  (80 339)  (80 339)  routing T_2_21.sp4_h_r_1 <X> T_2_21.sp4_v_t_36
 (9 3)  (81 339)  (81 339)  routing T_2_21.sp4_h_r_1 <X> T_2_21.sp4_v_t_36
 (22 3)  (94 339)  (94 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (95 339)  (95 339)  routing T_2_21.sp4_h_l_11 <X> T_2_21.lc_trk_g0_6
 (24 3)  (96 339)  (96 339)  routing T_2_21.sp4_h_l_11 <X> T_2_21.lc_trk_g0_6
 (25 3)  (97 339)  (97 339)  routing T_2_21.sp4_h_l_11 <X> T_2_21.lc_trk_g0_6
 (26 3)  (98 339)  (98 339)  routing T_2_21.lc_trk_g0_3 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 339)  (101 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 339)  (103 339)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (109 339)  (109 339)  LC_1 Logic Functioning bit
 (39 3)  (111 339)  (111 339)  LC_1 Logic Functioning bit
 (41 3)  (113 339)  (113 339)  LC_1 Logic Functioning bit
 (43 3)  (115 339)  (115 339)  LC_1 Logic Functioning bit
 (9 4)  (81 340)  (81 340)  routing T_2_21.sp4_h_l_36 <X> T_2_21.sp4_h_r_4
 (10 4)  (82 340)  (82 340)  routing T_2_21.sp4_h_l_36 <X> T_2_21.sp4_h_r_4
 (15 4)  (87 340)  (87 340)  routing T_2_21.sp4_h_l_4 <X> T_2_21.lc_trk_g1_1
 (16 4)  (88 340)  (88 340)  routing T_2_21.sp4_h_l_4 <X> T_2_21.lc_trk_g1_1
 (17 4)  (89 340)  (89 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (90 340)  (90 340)  routing T_2_21.sp4_h_l_4 <X> T_2_21.lc_trk_g1_1
 (29 4)  (101 340)  (101 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 340)  (102 340)  routing T_2_21.lc_trk_g0_7 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 340)  (104 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 340)  (105 340)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 340)  (106 340)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 340)  (108 340)  LC_2 Logic Functioning bit
 (37 4)  (109 340)  (109 340)  LC_2 Logic Functioning bit
 (38 4)  (110 340)  (110 340)  LC_2 Logic Functioning bit
 (39 4)  (111 340)  (111 340)  LC_2 Logic Functioning bit
 (41 4)  (113 340)  (113 340)  LC_2 Logic Functioning bit
 (43 4)  (115 340)  (115 340)  LC_2 Logic Functioning bit
 (45 4)  (117 340)  (117 340)  LC_2 Logic Functioning bit
 (18 5)  (90 341)  (90 341)  routing T_2_21.sp4_h_l_4 <X> T_2_21.lc_trk_g1_1
 (26 5)  (98 341)  (98 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 341)  (99 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 341)  (100 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 341)  (101 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 341)  (102 341)  routing T_2_21.lc_trk_g0_7 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 341)  (103 341)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 341)  (108 341)  LC_2 Logic Functioning bit
 (38 5)  (110 341)  (110 341)  LC_2 Logic Functioning bit
 (47 5)  (119 341)  (119 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (123 341)  (123 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (76 342)  (76 342)  routing T_2_21.sp4_h_r_3 <X> T_2_21.sp4_v_t_38
 (9 6)  (81 342)  (81 342)  routing T_2_21.sp4_h_r_1 <X> T_2_21.sp4_h_l_41
 (10 6)  (82 342)  (82 342)  routing T_2_21.sp4_h_r_1 <X> T_2_21.sp4_h_l_41
 (15 6)  (87 342)  (87 342)  routing T_2_21.sp4_h_r_5 <X> T_2_21.lc_trk_g1_5
 (16 6)  (88 342)  (88 342)  routing T_2_21.sp4_h_r_5 <X> T_2_21.lc_trk_g1_5
 (17 6)  (89 342)  (89 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (93 342)  (93 342)  routing T_2_21.sp12_h_l_4 <X> T_2_21.lc_trk_g1_7
 (22 6)  (94 342)  (94 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (96 342)  (96 342)  routing T_2_21.sp12_h_l_4 <X> T_2_21.lc_trk_g1_7
 (26 6)  (98 342)  (98 342)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 342)  (101 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 342)  (104 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 342)  (105 342)  routing T_2_21.lc_trk_g3_1 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 342)  (106 342)  routing T_2_21.lc_trk_g3_1 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 342)  (108 342)  LC_3 Logic Functioning bit
 (37 6)  (109 342)  (109 342)  LC_3 Logic Functioning bit
 (38 6)  (110 342)  (110 342)  LC_3 Logic Functioning bit
 (39 6)  (111 342)  (111 342)  LC_3 Logic Functioning bit
 (47 6)  (119 342)  (119 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (77 343)  (77 343)  routing T_2_21.sp4_h_r_3 <X> T_2_21.sp4_v_t_38
 (14 7)  (86 343)  (86 343)  routing T_2_21.sp4_r_v_b_28 <X> T_2_21.lc_trk_g1_4
 (17 7)  (89 343)  (89 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (90 343)  (90 343)  routing T_2_21.sp4_h_r_5 <X> T_2_21.lc_trk_g1_5
 (21 7)  (93 343)  (93 343)  routing T_2_21.sp12_h_l_4 <X> T_2_21.lc_trk_g1_7
 (22 7)  (94 343)  (94 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 343)  (96 343)  routing T_2_21.top_op_6 <X> T_2_21.lc_trk_g1_6
 (25 7)  (97 343)  (97 343)  routing T_2_21.top_op_6 <X> T_2_21.lc_trk_g1_6
 (28 7)  (100 343)  (100 343)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 343)  (101 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (40 7)  (112 343)  (112 343)  LC_3 Logic Functioning bit
 (41 7)  (113 343)  (113 343)  LC_3 Logic Functioning bit
 (42 7)  (114 343)  (114 343)  LC_3 Logic Functioning bit
 (43 7)  (115 343)  (115 343)  LC_3 Logic Functioning bit
 (26 8)  (98 344)  (98 344)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 344)  (99 344)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 344)  (101 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 344)  (102 344)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 344)  (103 344)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 344)  (104 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 344)  (105 344)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 344)  (106 344)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (110 344)  (110 344)  LC_4 Logic Functioning bit
 (39 8)  (111 344)  (111 344)  LC_4 Logic Functioning bit
 (42 8)  (114 344)  (114 344)  LC_4 Logic Functioning bit
 (43 8)  (115 344)  (115 344)  LC_4 Logic Functioning bit
 (50 8)  (122 344)  (122 344)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (123 344)  (123 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (98 345)  (98 345)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 345)  (99 345)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 345)  (101 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 345)  (102 345)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 345)  (103 345)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 345)  (108 345)  LC_4 Logic Functioning bit
 (37 9)  (109 345)  (109 345)  LC_4 Logic Functioning bit
 (40 9)  (112 345)  (112 345)  LC_4 Logic Functioning bit
 (41 9)  (113 345)  (113 345)  LC_4 Logic Functioning bit
 (12 10)  (84 346)  (84 346)  routing T_2_21.sp4_v_t_45 <X> T_2_21.sp4_h_l_45
 (17 10)  (89 346)  (89 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 346)  (90 346)  routing T_2_21.wire_logic_cluster/lc_5/out <X> T_2_21.lc_trk_g2_5
 (21 10)  (93 346)  (93 346)  routing T_2_21.wire_logic_cluster/lc_7/out <X> T_2_21.lc_trk_g2_7
 (22 10)  (94 346)  (94 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (98 346)  (98 346)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 346)  (99 346)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 346)  (101 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 346)  (102 346)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 346)  (104 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 346)  (105 346)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 346)  (106 346)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 346)  (108 346)  LC_5 Logic Functioning bit
 (38 10)  (110 346)  (110 346)  LC_5 Logic Functioning bit
 (41 10)  (113 346)  (113 346)  LC_5 Logic Functioning bit
 (43 10)  (115 346)  (115 346)  LC_5 Logic Functioning bit
 (45 10)  (117 346)  (117 346)  LC_5 Logic Functioning bit
 (11 11)  (83 347)  (83 347)  routing T_2_21.sp4_v_t_45 <X> T_2_21.sp4_h_l_45
 (22 11)  (94 347)  (94 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (97 347)  (97 347)  routing T_2_21.sp4_r_v_b_38 <X> T_2_21.lc_trk_g2_6
 (28 11)  (100 347)  (100 347)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 347)  (101 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 347)  (103 347)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 347)  (108 347)  LC_5 Logic Functioning bit
 (38 11)  (110 347)  (110 347)  LC_5 Logic Functioning bit
 (40 11)  (112 347)  (112 347)  LC_5 Logic Functioning bit
 (42 11)  (114 347)  (114 347)  LC_5 Logic Functioning bit
 (48 11)  (120 347)  (120 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (125 347)  (125 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (86 348)  (86 348)  routing T_2_21.rgt_op_0 <X> T_2_21.lc_trk_g3_0
 (17 12)  (89 348)  (89 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 348)  (90 348)  routing T_2_21.wire_logic_cluster/lc_1/out <X> T_2_21.lc_trk_g3_1
 (21 12)  (93 348)  (93 348)  routing T_2_21.sp4_h_r_43 <X> T_2_21.lc_trk_g3_3
 (22 12)  (94 348)  (94 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (95 348)  (95 348)  routing T_2_21.sp4_h_r_43 <X> T_2_21.lc_trk_g3_3
 (24 12)  (96 348)  (96 348)  routing T_2_21.sp4_h_r_43 <X> T_2_21.lc_trk_g3_3
 (25 12)  (97 348)  (97 348)  routing T_2_21.wire_logic_cluster/lc_2/out <X> T_2_21.lc_trk_g3_2
 (26 12)  (98 348)  (98 348)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 348)  (101 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 348)  (102 348)  routing T_2_21.lc_trk_g0_5 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 348)  (103 348)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 348)  (104 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 348)  (106 348)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (110 348)  (110 348)  LC_6 Logic Functioning bit
 (39 12)  (111 348)  (111 348)  LC_6 Logic Functioning bit
 (42 12)  (114 348)  (114 348)  LC_6 Logic Functioning bit
 (43 12)  (115 348)  (115 348)  LC_6 Logic Functioning bit
 (4 13)  (76 349)  (76 349)  routing T_2_21.sp4_v_t_41 <X> T_2_21.sp4_h_r_9
 (15 13)  (87 349)  (87 349)  routing T_2_21.rgt_op_0 <X> T_2_21.lc_trk_g3_0
 (17 13)  (89 349)  (89 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (93 349)  (93 349)  routing T_2_21.sp4_h_r_43 <X> T_2_21.lc_trk_g3_3
 (22 13)  (94 349)  (94 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 349)  (98 349)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 349)  (101 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 349)  (103 349)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 349)  (104 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (106 349)  (106 349)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.input_2_6
 (36 13)  (108 349)  (108 349)  LC_6 Logic Functioning bit
 (37 13)  (109 349)  (109 349)  LC_6 Logic Functioning bit
 (40 13)  (112 349)  (112 349)  LC_6 Logic Functioning bit
 (41 13)  (113 349)  (113 349)  LC_6 Logic Functioning bit
 (15 14)  (87 350)  (87 350)  routing T_2_21.rgt_op_5 <X> T_2_21.lc_trk_g3_5
 (17 14)  (89 350)  (89 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (90 350)  (90 350)  routing T_2_21.rgt_op_5 <X> T_2_21.lc_trk_g3_5
 (26 14)  (98 350)  (98 350)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (32 14)  (104 350)  (104 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 350)  (105 350)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 350)  (106 350)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 350)  (107 350)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.input_2_7
 (36 14)  (108 350)  (108 350)  LC_7 Logic Functioning bit
 (38 14)  (110 350)  (110 350)  LC_7 Logic Functioning bit
 (42 14)  (114 350)  (114 350)  LC_7 Logic Functioning bit
 (43 14)  (115 350)  (115 350)  LC_7 Logic Functioning bit
 (45 14)  (117 350)  (117 350)  LC_7 Logic Functioning bit
 (51 14)  (123 350)  (123 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (83 351)  (83 351)  routing T_2_21.sp4_h_r_3 <X> T_2_21.sp4_h_l_46
 (13 15)  (85 351)  (85 351)  routing T_2_21.sp4_h_r_3 <X> T_2_21.sp4_h_l_46
 (14 15)  (86 351)  (86 351)  routing T_2_21.sp4_h_l_17 <X> T_2_21.lc_trk_g3_4
 (15 15)  (87 351)  (87 351)  routing T_2_21.sp4_h_l_17 <X> T_2_21.lc_trk_g3_4
 (16 15)  (88 351)  (88 351)  routing T_2_21.sp4_h_l_17 <X> T_2_21.lc_trk_g3_4
 (17 15)  (89 351)  (89 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (94 351)  (94 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (99 351)  (99 351)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 351)  (101 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 351)  (103 351)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 351)  (104 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 351)  (105 351)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.input_2_7
 (35 15)  (107 351)  (107 351)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.input_2_7
 (37 15)  (109 351)  (109 351)  LC_7 Logic Functioning bit
 (39 15)  (111 351)  (111 351)  LC_7 Logic Functioning bit
 (42 15)  (114 351)  (114 351)  LC_7 Logic Functioning bit
 (43 15)  (115 351)  (115 351)  LC_7 Logic Functioning bit
 (48 15)  (120 351)  (120 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (123 351)  (123 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_21

 (6 0)  (132 336)  (132 336)  routing T_3_21.sp4_h_r_7 <X> T_3_21.sp4_v_b_0
 (11 0)  (137 336)  (137 336)  routing T_3_21.sp4_h_r_9 <X> T_3_21.sp4_v_b_2
 (14 0)  (140 336)  (140 336)  routing T_3_21.bnr_op_0 <X> T_3_21.lc_trk_g0_0
 (22 0)  (148 336)  (148 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (149 336)  (149 336)  routing T_3_21.sp4_h_r_3 <X> T_3_21.lc_trk_g0_3
 (24 0)  (150 336)  (150 336)  routing T_3_21.sp4_h_r_3 <X> T_3_21.lc_trk_g0_3
 (25 0)  (151 336)  (151 336)  routing T_3_21.sp4_h_r_10 <X> T_3_21.lc_trk_g0_2
 (26 0)  (152 336)  (152 336)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 336)  (153 336)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 336)  (155 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 336)  (156 336)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 336)  (157 336)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 336)  (158 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 336)  (160 336)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 336)  (162 336)  LC_0 Logic Functioning bit
 (37 0)  (163 336)  (163 336)  LC_0 Logic Functioning bit
 (38 0)  (164 336)  (164 336)  LC_0 Logic Functioning bit
 (39 0)  (165 336)  (165 336)  LC_0 Logic Functioning bit
 (8 1)  (134 337)  (134 337)  routing T_3_21.sp4_h_r_1 <X> T_3_21.sp4_v_b_1
 (14 1)  (140 337)  (140 337)  routing T_3_21.bnr_op_0 <X> T_3_21.lc_trk_g0_0
 (17 1)  (143 337)  (143 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (147 337)  (147 337)  routing T_3_21.sp4_h_r_3 <X> T_3_21.lc_trk_g0_3
 (22 1)  (148 337)  (148 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (149 337)  (149 337)  routing T_3_21.sp4_h_r_10 <X> T_3_21.lc_trk_g0_2
 (24 1)  (150 337)  (150 337)  routing T_3_21.sp4_h_r_10 <X> T_3_21.lc_trk_g0_2
 (26 1)  (152 337)  (152 337)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 337)  (155 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 337)  (156 337)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (40 1)  (166 337)  (166 337)  LC_0 Logic Functioning bit
 (41 1)  (167 337)  (167 337)  LC_0 Logic Functioning bit
 (42 1)  (168 337)  (168 337)  LC_0 Logic Functioning bit
 (43 1)  (169 337)  (169 337)  LC_0 Logic Functioning bit
 (51 1)  (177 337)  (177 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (126 338)  (126 338)  routing T_3_21.glb_netwk_3 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (2 2)  (128 338)  (128 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (130 338)  (130 338)  routing T_3_21.sp4_h_r_6 <X> T_3_21.sp4_v_t_37
 (6 2)  (132 338)  (132 338)  routing T_3_21.sp4_h_r_6 <X> T_3_21.sp4_v_t_37
 (14 2)  (140 338)  (140 338)  routing T_3_21.lft_op_4 <X> T_3_21.lc_trk_g0_4
 (25 2)  (151 338)  (151 338)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g0_6
 (29 2)  (155 338)  (155 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 338)  (157 338)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 338)  (158 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 338)  (160 338)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 338)  (162 338)  LC_1 Logic Functioning bit
 (38 2)  (164 338)  (164 338)  LC_1 Logic Functioning bit
 (41 2)  (167 338)  (167 338)  LC_1 Logic Functioning bit
 (0 3)  (126 339)  (126 339)  routing T_3_21.glb_netwk_3 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (5 3)  (131 339)  (131 339)  routing T_3_21.sp4_h_r_6 <X> T_3_21.sp4_v_t_37
 (8 3)  (134 339)  (134 339)  routing T_3_21.sp4_h_l_36 <X> T_3_21.sp4_v_t_36
 (11 3)  (137 339)  (137 339)  routing T_3_21.sp4_h_r_2 <X> T_3_21.sp4_h_l_39
 (15 3)  (141 339)  (141 339)  routing T_3_21.lft_op_4 <X> T_3_21.lc_trk_g0_4
 (17 3)  (143 339)  (143 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (148 339)  (148 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 339)  (149 339)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g0_6
 (24 3)  (150 339)  (150 339)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g0_6
 (25 3)  (151 339)  (151 339)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g0_6
 (28 3)  (154 339)  (154 339)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 339)  (155 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 339)  (158 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (159 339)  (159 339)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.input_2_1
 (34 3)  (160 339)  (160 339)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.input_2_1
 (35 3)  (161 339)  (161 339)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.input_2_1
 (36 3)  (162 339)  (162 339)  LC_1 Logic Functioning bit
 (37 3)  (163 339)  (163 339)  LC_1 Logic Functioning bit
 (39 3)  (165 339)  (165 339)  LC_1 Logic Functioning bit
 (40 3)  (166 339)  (166 339)  LC_1 Logic Functioning bit
 (43 3)  (169 339)  (169 339)  LC_1 Logic Functioning bit
 (47 3)  (173 339)  (173 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (137 340)  (137 340)  routing T_3_21.sp4_v_t_39 <X> T_3_21.sp4_v_b_5
 (16 4)  (142 340)  (142 340)  routing T_3_21.sp12_h_l_14 <X> T_3_21.lc_trk_g1_1
 (17 4)  (143 340)  (143 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (147 340)  (147 340)  routing T_3_21.sp4_v_b_3 <X> T_3_21.lc_trk_g1_3
 (22 4)  (148 340)  (148 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (149 340)  (149 340)  routing T_3_21.sp4_v_b_3 <X> T_3_21.lc_trk_g1_3
 (25 4)  (151 340)  (151 340)  routing T_3_21.sp4_h_l_7 <X> T_3_21.lc_trk_g1_2
 (26 4)  (152 340)  (152 340)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 340)  (153 340)  routing T_3_21.lc_trk_g1_0 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 340)  (155 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 340)  (158 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (164 340)  (164 340)  LC_2 Logic Functioning bit
 (39 4)  (165 340)  (165 340)  LC_2 Logic Functioning bit
 (42 4)  (168 340)  (168 340)  LC_2 Logic Functioning bit
 (43 4)  (169 340)  (169 340)  LC_2 Logic Functioning bit
 (12 5)  (138 341)  (138 341)  routing T_3_21.sp4_v_t_39 <X> T_3_21.sp4_v_b_5
 (14 5)  (140 341)  (140 341)  routing T_3_21.sp4_r_v_b_24 <X> T_3_21.lc_trk_g1_0
 (17 5)  (143 341)  (143 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (144 341)  (144 341)  routing T_3_21.sp12_h_l_14 <X> T_3_21.lc_trk_g1_1
 (22 5)  (148 341)  (148 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (149 341)  (149 341)  routing T_3_21.sp4_h_l_7 <X> T_3_21.lc_trk_g1_2
 (24 5)  (150 341)  (150 341)  routing T_3_21.sp4_h_l_7 <X> T_3_21.lc_trk_g1_2
 (25 5)  (151 341)  (151 341)  routing T_3_21.sp4_h_l_7 <X> T_3_21.lc_trk_g1_2
 (27 5)  (153 341)  (153 341)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 341)  (155 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 341)  (157 341)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 341)  (158 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (160 341)  (160 341)  routing T_3_21.lc_trk_g1_1 <X> T_3_21.input_2_2
 (36 5)  (162 341)  (162 341)  LC_2 Logic Functioning bit
 (37 5)  (163 341)  (163 341)  LC_2 Logic Functioning bit
 (40 5)  (166 341)  (166 341)  LC_2 Logic Functioning bit
 (41 5)  (167 341)  (167 341)  LC_2 Logic Functioning bit
 (47 5)  (173 341)  (173 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (130 342)  (130 342)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_38
 (17 6)  (143 342)  (143 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (144 342)  (144 342)  routing T_3_21.bnr_op_5 <X> T_3_21.lc_trk_g1_5
 (27 6)  (153 342)  (153 342)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 342)  (154 342)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 342)  (155 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 342)  (157 342)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 342)  (158 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 342)  (159 342)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 342)  (161 342)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.input_2_3
 (36 6)  (162 342)  (162 342)  LC_3 Logic Functioning bit
 (41 6)  (167 342)  (167 342)  LC_3 Logic Functioning bit
 (43 6)  (169 342)  (169 342)  LC_3 Logic Functioning bit
 (5 7)  (131 343)  (131 343)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_38
 (8 7)  (134 343)  (134 343)  routing T_3_21.sp4_h_r_10 <X> T_3_21.sp4_v_t_41
 (9 7)  (135 343)  (135 343)  routing T_3_21.sp4_h_r_10 <X> T_3_21.sp4_v_t_41
 (10 7)  (136 343)  (136 343)  routing T_3_21.sp4_h_r_10 <X> T_3_21.sp4_v_t_41
 (14 7)  (140 343)  (140 343)  routing T_3_21.sp4_h_r_4 <X> T_3_21.lc_trk_g1_4
 (15 7)  (141 343)  (141 343)  routing T_3_21.sp4_h_r_4 <X> T_3_21.lc_trk_g1_4
 (16 7)  (142 343)  (142 343)  routing T_3_21.sp4_h_r_4 <X> T_3_21.lc_trk_g1_4
 (17 7)  (143 343)  (143 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (144 343)  (144 343)  routing T_3_21.bnr_op_5 <X> T_3_21.lc_trk_g1_5
 (22 7)  (148 343)  (148 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (149 343)  (149 343)  routing T_3_21.sp4_h_r_6 <X> T_3_21.lc_trk_g1_6
 (24 7)  (150 343)  (150 343)  routing T_3_21.sp4_h_r_6 <X> T_3_21.lc_trk_g1_6
 (25 7)  (151 343)  (151 343)  routing T_3_21.sp4_h_r_6 <X> T_3_21.lc_trk_g1_6
 (28 7)  (154 343)  (154 343)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 343)  (155 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 343)  (158 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (160 343)  (160 343)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.input_2_3
 (35 7)  (161 343)  (161 343)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.input_2_3
 (36 7)  (162 343)  (162 343)  LC_3 Logic Functioning bit
 (37 7)  (163 343)  (163 343)  LC_3 Logic Functioning bit
 (38 7)  (164 343)  (164 343)  LC_3 Logic Functioning bit
 (40 7)  (166 343)  (166 343)  LC_3 Logic Functioning bit
 (42 7)  (168 343)  (168 343)  LC_3 Logic Functioning bit
 (3 8)  (129 344)  (129 344)  routing T_3_21.sp12_h_r_1 <X> T_3_21.sp12_v_b_1
 (4 8)  (130 344)  (130 344)  routing T_3_21.sp4_h_l_43 <X> T_3_21.sp4_v_b_6
 (9 8)  (135 344)  (135 344)  routing T_3_21.sp4_v_t_42 <X> T_3_21.sp4_h_r_7
 (11 8)  (137 344)  (137 344)  routing T_3_21.sp4_h_l_39 <X> T_3_21.sp4_v_b_8
 (13 8)  (139 344)  (139 344)  routing T_3_21.sp4_h_l_39 <X> T_3_21.sp4_v_b_8
 (15 8)  (141 344)  (141 344)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g2_1
 (16 8)  (142 344)  (142 344)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g2_1
 (17 8)  (143 344)  (143 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (144 344)  (144 344)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g2_1
 (25 8)  (151 344)  (151 344)  routing T_3_21.sp12_v_t_1 <X> T_3_21.lc_trk_g2_2
 (26 8)  (152 344)  (152 344)  routing T_3_21.lc_trk_g0_4 <X> T_3_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (154 344)  (154 344)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 344)  (155 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 344)  (156 344)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 344)  (157 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 344)  (158 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 344)  (159 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 344)  (160 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (164 344)  (164 344)  LC_4 Logic Functioning bit
 (39 8)  (165 344)  (165 344)  LC_4 Logic Functioning bit
 (42 8)  (168 344)  (168 344)  LC_4 Logic Functioning bit
 (43 8)  (169 344)  (169 344)  LC_4 Logic Functioning bit
 (3 9)  (129 345)  (129 345)  routing T_3_21.sp12_h_r_1 <X> T_3_21.sp12_v_b_1
 (5 9)  (131 345)  (131 345)  routing T_3_21.sp4_h_l_43 <X> T_3_21.sp4_v_b_6
 (12 9)  (138 345)  (138 345)  routing T_3_21.sp4_h_l_39 <X> T_3_21.sp4_v_b_8
 (22 9)  (148 345)  (148 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (150 345)  (150 345)  routing T_3_21.sp12_v_t_1 <X> T_3_21.lc_trk_g2_2
 (25 9)  (151 345)  (151 345)  routing T_3_21.sp12_v_t_1 <X> T_3_21.lc_trk_g2_2
 (29 9)  (155 345)  (155 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 345)  (157 345)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 345)  (158 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (160 345)  (160 345)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.input_2_4
 (35 9)  (161 345)  (161 345)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.input_2_4
 (36 9)  (162 345)  (162 345)  LC_4 Logic Functioning bit
 (37 9)  (163 345)  (163 345)  LC_4 Logic Functioning bit
 (40 9)  (166 345)  (166 345)  LC_4 Logic Functioning bit
 (41 9)  (167 345)  (167 345)  LC_4 Logic Functioning bit
 (46 9)  (172 345)  (172 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (141 346)  (141 346)  routing T_3_21.sp4_v_t_32 <X> T_3_21.lc_trk_g2_5
 (16 10)  (142 346)  (142 346)  routing T_3_21.sp4_v_t_32 <X> T_3_21.lc_trk_g2_5
 (17 10)  (143 346)  (143 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (147 346)  (147 346)  routing T_3_21.sp4_v_t_26 <X> T_3_21.lc_trk_g2_7
 (22 10)  (148 346)  (148 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (149 346)  (149 346)  routing T_3_21.sp4_v_t_26 <X> T_3_21.lc_trk_g2_7
 (27 10)  (153 346)  (153 346)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 346)  (154 346)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 346)  (155 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 346)  (156 346)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 346)  (158 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 346)  (162 346)  LC_5 Logic Functioning bit
 (38 10)  (164 346)  (164 346)  LC_5 Logic Functioning bit
 (41 10)  (167 346)  (167 346)  LC_5 Logic Functioning bit
 (43 10)  (169 346)  (169 346)  LC_5 Logic Functioning bit
 (45 10)  (171 346)  (171 346)  LC_5 Logic Functioning bit
 (52 10)  (178 346)  (178 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (130 347)  (130 347)  routing T_3_21.sp4_h_r_10 <X> T_3_21.sp4_h_l_43
 (6 11)  (132 347)  (132 347)  routing T_3_21.sp4_h_r_10 <X> T_3_21.sp4_h_l_43
 (17 11)  (143 347)  (143 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (147 347)  (147 347)  routing T_3_21.sp4_v_t_26 <X> T_3_21.lc_trk_g2_7
 (26 11)  (152 347)  (152 347)  routing T_3_21.lc_trk_g1_2 <X> T_3_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 347)  (153 347)  routing T_3_21.lc_trk_g1_2 <X> T_3_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 347)  (155 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 347)  (157 347)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (37 11)  (163 347)  (163 347)  LC_5 Logic Functioning bit
 (39 11)  (165 347)  (165 347)  LC_5 Logic Functioning bit
 (41 11)  (167 347)  (167 347)  LC_5 Logic Functioning bit
 (43 11)  (169 347)  (169 347)  LC_5 Logic Functioning bit
 (51 11)  (177 347)  (177 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (141 348)  (141 348)  routing T_3_21.sp4_v_t_28 <X> T_3_21.lc_trk_g3_1
 (16 12)  (142 348)  (142 348)  routing T_3_21.sp4_v_t_28 <X> T_3_21.lc_trk_g3_1
 (17 12)  (143 348)  (143 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (152 348)  (152 348)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 348)  (153 348)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 348)  (154 348)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 348)  (155 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 348)  (157 348)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 348)  (158 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 348)  (159 348)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 348)  (160 348)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 348)  (162 348)  LC_6 Logic Functioning bit
 (37 12)  (163 348)  (163 348)  LC_6 Logic Functioning bit
 (38 12)  (164 348)  (164 348)  LC_6 Logic Functioning bit
 (8 13)  (134 349)  (134 349)  routing T_3_21.sp4_h_r_10 <X> T_3_21.sp4_v_b_10
 (22 13)  (148 349)  (148 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (153 349)  (153 349)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 349)  (154 349)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 349)  (155 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 349)  (156 349)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 349)  (158 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (159 349)  (159 349)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.input_2_6
 (35 13)  (161 349)  (161 349)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.input_2_6
 (36 13)  (162 349)  (162 349)  LC_6 Logic Functioning bit
 (37 13)  (163 349)  (163 349)  LC_6 Logic Functioning bit
 (38 13)  (164 349)  (164 349)  LC_6 Logic Functioning bit
 (40 13)  (166 349)  (166 349)  LC_6 Logic Functioning bit
 (42 13)  (168 349)  (168 349)  LC_6 Logic Functioning bit
 (48 13)  (174 349)  (174 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_9 <X> T_3_21.sp4_v_t_44
 (11 14)  (137 350)  (137 350)  routing T_3_21.sp4_h_r_5 <X> T_3_21.sp4_v_t_46
 (13 14)  (139 350)  (139 350)  routing T_3_21.sp4_h_r_5 <X> T_3_21.sp4_v_t_46
 (17 14)  (143 350)  (143 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (144 350)  (144 350)  routing T_3_21.wire_logic_cluster/lc_5/out <X> T_3_21.lc_trk_g3_5
 (21 14)  (147 350)  (147 350)  routing T_3_21.wire_logic_cluster/lc_7/out <X> T_3_21.lc_trk_g3_7
 (22 14)  (148 350)  (148 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (152 350)  (152 350)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 350)  (153 350)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 350)  (154 350)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 350)  (155 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 350)  (156 350)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 350)  (158 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (162 350)  (162 350)  LC_7 Logic Functioning bit
 (38 14)  (164 350)  (164 350)  LC_7 Logic Functioning bit
 (41 14)  (167 350)  (167 350)  LC_7 Logic Functioning bit
 (43 14)  (169 350)  (169 350)  LC_7 Logic Functioning bit
 (45 14)  (171 350)  (171 350)  LC_7 Logic Functioning bit
 (46 14)  (172 350)  (172 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_9 <X> T_3_21.sp4_v_t_44
 (12 15)  (138 351)  (138 351)  routing T_3_21.sp4_h_r_5 <X> T_3_21.sp4_v_t_46
 (14 15)  (140 351)  (140 351)  routing T_3_21.sp4_r_v_b_44 <X> T_3_21.lc_trk_g3_4
 (17 15)  (143 351)  (143 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (148 351)  (148 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (149 351)  (149 351)  routing T_3_21.sp4_v_b_46 <X> T_3_21.lc_trk_g3_6
 (24 15)  (150 351)  (150 351)  routing T_3_21.sp4_v_b_46 <X> T_3_21.lc_trk_g3_6
 (26 15)  (152 351)  (152 351)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 351)  (154 351)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 351)  (155 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 351)  (156 351)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 351)  (157 351)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (163 351)  (163 351)  LC_7 Logic Functioning bit
 (39 15)  (165 351)  (165 351)  LC_7 Logic Functioning bit
 (41 15)  (167 351)  (167 351)  LC_7 Logic Functioning bit
 (43 15)  (169 351)  (169 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (4 0)  (184 336)  (184 336)  routing T_4_21.sp4_v_t_41 <X> T_4_21.sp4_v_b_0
 (6 0)  (186 336)  (186 336)  routing T_4_21.sp4_v_t_41 <X> T_4_21.sp4_v_b_0
 (13 0)  (193 336)  (193 336)  routing T_4_21.sp4_v_t_39 <X> T_4_21.sp4_v_b_2
 (17 0)  (197 336)  (197 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (201 336)  (201 336)  routing T_4_21.wire_logic_cluster/lc_3/out <X> T_4_21.lc_trk_g0_3
 (22 0)  (202 336)  (202 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (207 336)  (207 336)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 336)  (208 336)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 336)  (209 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 336)  (210 336)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 336)  (212 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 336)  (214 336)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 336)  (216 336)  LC_0 Logic Functioning bit
 (37 0)  (217 336)  (217 336)  LC_0 Logic Functioning bit
 (38 0)  (218 336)  (218 336)  LC_0 Logic Functioning bit
 (39 0)  (219 336)  (219 336)  LC_0 Logic Functioning bit
 (41 0)  (221 336)  (221 336)  LC_0 Logic Functioning bit
 (43 0)  (223 336)  (223 336)  LC_0 Logic Functioning bit
 (45 0)  (225 336)  (225 336)  LC_0 Logic Functioning bit
 (8 1)  (188 337)  (188 337)  routing T_4_21.sp4_h_l_36 <X> T_4_21.sp4_v_b_1
 (9 1)  (189 337)  (189 337)  routing T_4_21.sp4_h_l_36 <X> T_4_21.sp4_v_b_1
 (27 1)  (207 337)  (207 337)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 337)  (208 337)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 337)  (209 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (216 337)  (216 337)  LC_0 Logic Functioning bit
 (38 1)  (218 337)  (218 337)  LC_0 Logic Functioning bit
 (48 1)  (228 337)  (228 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (231 337)  (231 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (232 337)  (232 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (180 338)  (180 338)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (182 338)  (182 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (202 338)  (202 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (206 338)  (206 338)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 338)  (207 338)  routing T_4_21.lc_trk_g1_1 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 338)  (209 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 338)  (212 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 338)  (213 338)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 338)  (214 338)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 338)  (216 338)  LC_1 Logic Functioning bit
 (38 2)  (218 338)  (218 338)  LC_1 Logic Functioning bit
 (41 2)  (221 338)  (221 338)  LC_1 Logic Functioning bit
 (43 2)  (223 338)  (223 338)  LC_1 Logic Functioning bit
 (45 2)  (225 338)  (225 338)  LC_1 Logic Functioning bit
 (52 2)  (232 338)  (232 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (180 339)  (180 339)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (8 3)  (188 339)  (188 339)  routing T_4_21.sp4_h_r_7 <X> T_4_21.sp4_v_t_36
 (9 3)  (189 339)  (189 339)  routing T_4_21.sp4_h_r_7 <X> T_4_21.sp4_v_t_36
 (10 3)  (190 339)  (190 339)  routing T_4_21.sp4_h_r_7 <X> T_4_21.sp4_v_t_36
 (11 3)  (191 339)  (191 339)  routing T_4_21.sp4_h_r_6 <X> T_4_21.sp4_h_l_39
 (13 3)  (193 339)  (193 339)  routing T_4_21.sp4_h_r_6 <X> T_4_21.sp4_h_l_39
 (21 3)  (201 339)  (201 339)  routing T_4_21.sp4_r_v_b_31 <X> T_4_21.lc_trk_g0_7
 (26 3)  (206 339)  (206 339)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 339)  (208 339)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 339)  (209 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (217 339)  (217 339)  LC_1 Logic Functioning bit
 (39 3)  (219 339)  (219 339)  LC_1 Logic Functioning bit
 (41 3)  (221 339)  (221 339)  LC_1 Logic Functioning bit
 (43 3)  (223 339)  (223 339)  LC_1 Logic Functioning bit
 (4 4)  (184 340)  (184 340)  routing T_4_21.sp4_h_l_38 <X> T_4_21.sp4_v_b_3
 (13 4)  (193 340)  (193 340)  routing T_4_21.sp4_v_t_40 <X> T_4_21.sp4_v_b_5
 (14 4)  (194 340)  (194 340)  routing T_4_21.wire_logic_cluster/lc_0/out <X> T_4_21.lc_trk_g1_0
 (17 4)  (197 340)  (197 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (198 340)  (198 340)  routing T_4_21.wire_logic_cluster/lc_1/out <X> T_4_21.lc_trk_g1_1
 (25 4)  (205 340)  (205 340)  routing T_4_21.wire_logic_cluster/lc_2/out <X> T_4_21.lc_trk_g1_2
 (27 4)  (207 340)  (207 340)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 340)  (208 340)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 340)  (209 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 340)  (212 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 340)  (214 340)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 340)  (216 340)  LC_2 Logic Functioning bit
 (37 4)  (217 340)  (217 340)  LC_2 Logic Functioning bit
 (38 4)  (218 340)  (218 340)  LC_2 Logic Functioning bit
 (39 4)  (219 340)  (219 340)  LC_2 Logic Functioning bit
 (41 4)  (221 340)  (221 340)  LC_2 Logic Functioning bit
 (43 4)  (223 340)  (223 340)  LC_2 Logic Functioning bit
 (45 4)  (225 340)  (225 340)  LC_2 Logic Functioning bit
 (46 4)  (226 340)  (226 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (185 341)  (185 341)  routing T_4_21.sp4_h_l_38 <X> T_4_21.sp4_v_b_3
 (17 5)  (197 341)  (197 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (202 341)  (202 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (207 341)  (207 341)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 341)  (208 341)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 341)  (209 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 341)  (210 341)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 341)  (211 341)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 341)  (216 341)  LC_2 Logic Functioning bit
 (38 5)  (218 341)  (218 341)  LC_2 Logic Functioning bit
 (47 5)  (227 341)  (227 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (10 6)  (190 342)  (190 342)  routing T_4_21.sp4_v_b_11 <X> T_4_21.sp4_h_l_41
 (14 6)  (194 342)  (194 342)  routing T_4_21.wire_logic_cluster/lc_4/out <X> T_4_21.lc_trk_g1_4
 (17 6)  (197 342)  (197 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (208 342)  (208 342)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 342)  (209 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 342)  (212 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 342)  (213 342)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 342)  (214 342)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 342)  (216 342)  LC_3 Logic Functioning bit
 (38 6)  (218 342)  (218 342)  LC_3 Logic Functioning bit
 (41 6)  (221 342)  (221 342)  LC_3 Logic Functioning bit
 (43 6)  (223 342)  (223 342)  LC_3 Logic Functioning bit
 (45 6)  (225 342)  (225 342)  LC_3 Logic Functioning bit
 (17 7)  (197 343)  (197 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (198 343)  (198 343)  routing T_4_21.sp4_r_v_b_29 <X> T_4_21.lc_trk_g1_5
 (26 7)  (206 343)  (206 343)  routing T_4_21.lc_trk_g0_3 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 343)  (209 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 343)  (210 343)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 343)  (216 343)  LC_3 Logic Functioning bit
 (38 7)  (218 343)  (218 343)  LC_3 Logic Functioning bit
 (40 7)  (220 343)  (220 343)  LC_3 Logic Functioning bit
 (42 7)  (222 343)  (222 343)  LC_3 Logic Functioning bit
 (46 7)  (226 343)  (226 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (231 343)  (231 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (191 344)  (191 344)  routing T_4_21.sp4_v_t_37 <X> T_4_21.sp4_v_b_8
 (12 8)  (192 344)  (192 344)  routing T_4_21.sp4_v_t_45 <X> T_4_21.sp4_h_r_8
 (13 8)  (193 344)  (193 344)  routing T_4_21.sp4_v_t_37 <X> T_4_21.sp4_v_b_8
 (15 8)  (195 344)  (195 344)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g2_1
 (16 8)  (196 344)  (196 344)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g2_1
 (17 8)  (197 344)  (197 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (198 344)  (198 344)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g2_1
 (25 8)  (205 344)  (205 344)  routing T_4_21.sp4_h_r_34 <X> T_4_21.lc_trk_g2_2
 (28 8)  (208 344)  (208 344)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 344)  (209 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 344)  (210 344)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 344)  (211 344)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 344)  (212 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 344)  (214 344)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 344)  (216 344)  LC_4 Logic Functioning bit
 (37 8)  (217 344)  (217 344)  LC_4 Logic Functioning bit
 (38 8)  (218 344)  (218 344)  LC_4 Logic Functioning bit
 (39 8)  (219 344)  (219 344)  LC_4 Logic Functioning bit
 (41 8)  (221 344)  (221 344)  LC_4 Logic Functioning bit
 (43 8)  (223 344)  (223 344)  LC_4 Logic Functioning bit
 (45 8)  (225 344)  (225 344)  LC_4 Logic Functioning bit
 (47 8)  (227 344)  (227 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (202 345)  (202 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 345)  (203 345)  routing T_4_21.sp4_h_r_34 <X> T_4_21.lc_trk_g2_2
 (24 9)  (204 345)  (204 345)  routing T_4_21.sp4_h_r_34 <X> T_4_21.lc_trk_g2_2
 (27 9)  (207 345)  (207 345)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 345)  (208 345)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 345)  (209 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 345)  (216 345)  LC_4 Logic Functioning bit
 (38 9)  (218 345)  (218 345)  LC_4 Logic Functioning bit
 (8 10)  (188 346)  (188 346)  routing T_4_21.sp4_h_r_7 <X> T_4_21.sp4_h_l_42
 (17 10)  (197 346)  (197 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (202 346)  (202 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 346)  (203 346)  routing T_4_21.sp4_h_r_31 <X> T_4_21.lc_trk_g2_7
 (24 10)  (204 346)  (204 346)  routing T_4_21.sp4_h_r_31 <X> T_4_21.lc_trk_g2_7
 (26 10)  (206 346)  (206 346)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 346)  (207 346)  routing T_4_21.lc_trk_g3_5 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 346)  (208 346)  routing T_4_21.lc_trk_g3_5 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 346)  (209 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 346)  (210 346)  routing T_4_21.lc_trk_g3_5 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 346)  (212 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 346)  (213 346)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 346)  (214 346)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 346)  (216 346)  LC_5 Logic Functioning bit
 (38 10)  (218 346)  (218 346)  LC_5 Logic Functioning bit
 (41 10)  (221 346)  (221 346)  LC_5 Logic Functioning bit
 (43 10)  (223 346)  (223 346)  LC_5 Logic Functioning bit
 (45 10)  (225 346)  (225 346)  LC_5 Logic Functioning bit
 (47 10)  (227 346)  (227 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (195 347)  (195 347)  routing T_4_21.tnr_op_4 <X> T_4_21.lc_trk_g2_4
 (17 11)  (197 347)  (197 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (198 347)  (198 347)  routing T_4_21.sp4_r_v_b_37 <X> T_4_21.lc_trk_g2_5
 (21 11)  (201 347)  (201 347)  routing T_4_21.sp4_h_r_31 <X> T_4_21.lc_trk_g2_7
 (27 11)  (207 347)  (207 347)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 347)  (208 347)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 347)  (209 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (217 347)  (217 347)  LC_5 Logic Functioning bit
 (39 11)  (219 347)  (219 347)  LC_5 Logic Functioning bit
 (41 11)  (221 347)  (221 347)  LC_5 Logic Functioning bit
 (43 11)  (223 347)  (223 347)  LC_5 Logic Functioning bit
 (4 12)  (184 348)  (184 348)  routing T_4_21.sp4_v_t_36 <X> T_4_21.sp4_v_b_9
 (6 12)  (186 348)  (186 348)  routing T_4_21.sp4_v_t_36 <X> T_4_21.sp4_v_b_9
 (15 12)  (195 348)  (195 348)  routing T_4_21.rgt_op_1 <X> T_4_21.lc_trk_g3_1
 (17 12)  (197 348)  (197 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (198 348)  (198 348)  routing T_4_21.rgt_op_1 <X> T_4_21.lc_trk_g3_1
 (25 12)  (205 348)  (205 348)  routing T_4_21.sp4_h_r_42 <X> T_4_21.lc_trk_g3_2
 (29 12)  (209 348)  (209 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 348)  (210 348)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 348)  (211 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 348)  (212 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 348)  (213 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 348)  (214 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 348)  (216 348)  LC_6 Logic Functioning bit
 (37 12)  (217 348)  (217 348)  LC_6 Logic Functioning bit
 (38 12)  (218 348)  (218 348)  LC_6 Logic Functioning bit
 (39 12)  (219 348)  (219 348)  LC_6 Logic Functioning bit
 (41 12)  (221 348)  (221 348)  LC_6 Logic Functioning bit
 (43 12)  (223 348)  (223 348)  LC_6 Logic Functioning bit
 (45 12)  (225 348)  (225 348)  LC_6 Logic Functioning bit
 (4 13)  (184 349)  (184 349)  routing T_4_21.sp4_v_t_41 <X> T_4_21.sp4_h_r_9
 (9 13)  (189 349)  (189 349)  routing T_4_21.sp4_v_t_47 <X> T_4_21.sp4_v_b_10
 (22 13)  (202 349)  (202 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (203 349)  (203 349)  routing T_4_21.sp4_h_r_42 <X> T_4_21.lc_trk_g3_2
 (24 13)  (204 349)  (204 349)  routing T_4_21.sp4_h_r_42 <X> T_4_21.lc_trk_g3_2
 (25 13)  (205 349)  (205 349)  routing T_4_21.sp4_h_r_42 <X> T_4_21.lc_trk_g3_2
 (27 13)  (207 349)  (207 349)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 349)  (208 349)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 349)  (209 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 349)  (210 349)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 349)  (211 349)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 349)  (216 349)  LC_6 Logic Functioning bit
 (38 13)  (218 349)  (218 349)  LC_6 Logic Functioning bit
 (46 13)  (226 349)  (226 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (194 350)  (194 350)  routing T_4_21.sp4_v_b_36 <X> T_4_21.lc_trk_g3_4
 (17 14)  (197 350)  (197 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 350)  (198 350)  routing T_4_21.wire_logic_cluster/lc_5/out <X> T_4_21.lc_trk_g3_5
 (25 14)  (205 350)  (205 350)  routing T_4_21.wire_logic_cluster/lc_6/out <X> T_4_21.lc_trk_g3_6
 (28 14)  (208 350)  (208 350)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 350)  (209 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 350)  (210 350)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 350)  (211 350)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 350)  (212 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 350)  (214 350)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (218 350)  (218 350)  LC_7 Logic Functioning bit
 (39 14)  (219 350)  (219 350)  LC_7 Logic Functioning bit
 (42 14)  (222 350)  (222 350)  LC_7 Logic Functioning bit
 (43 14)  (223 350)  (223 350)  LC_7 Logic Functioning bit
 (14 15)  (194 351)  (194 351)  routing T_4_21.sp4_v_b_36 <X> T_4_21.lc_trk_g3_4
 (16 15)  (196 351)  (196 351)  routing T_4_21.sp4_v_b_36 <X> T_4_21.lc_trk_g3_4
 (17 15)  (197 351)  (197 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (202 351)  (202 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (208 351)  (208 351)  routing T_4_21.lc_trk_g2_1 <X> T_4_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 351)  (209 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 351)  (212 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (216 351)  (216 351)  LC_7 Logic Functioning bit
 (37 15)  (217 351)  (217 351)  LC_7 Logic Functioning bit
 (40 15)  (220 351)  (220 351)  LC_7 Logic Functioning bit
 (41 15)  (221 351)  (221 351)  LC_7 Logic Functioning bit
 (48 15)  (228 351)  (228 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_21

 (4 0)  (238 336)  (238 336)  routing T_5_21.sp4_v_t_37 <X> T_5_21.sp4_v_b_0
 (12 0)  (246 336)  (246 336)  routing T_5_21.sp4_v_t_39 <X> T_5_21.sp4_h_r_2
 (14 0)  (248 336)  (248 336)  routing T_5_21.wire_logic_cluster/lc_0/out <X> T_5_21.lc_trk_g0_0
 (15 0)  (249 336)  (249 336)  routing T_5_21.sp4_h_r_1 <X> T_5_21.lc_trk_g0_1
 (16 0)  (250 336)  (250 336)  routing T_5_21.sp4_h_r_1 <X> T_5_21.lc_trk_g0_1
 (17 0)  (251 336)  (251 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (259 336)  (259 336)  routing T_5_21.sp12_h_r_2 <X> T_5_21.lc_trk_g0_2
 (27 0)  (261 336)  (261 336)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 336)  (263 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 336)  (264 336)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 336)  (266 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 336)  (267 336)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 336)  (270 336)  LC_0 Logic Functioning bit
 (38 0)  (272 336)  (272 336)  LC_0 Logic Functioning bit
 (41 0)  (275 336)  (275 336)  LC_0 Logic Functioning bit
 (43 0)  (277 336)  (277 336)  LC_0 Logic Functioning bit
 (45 0)  (279 336)  (279 336)  LC_0 Logic Functioning bit
 (46 0)  (280 336)  (280 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (251 337)  (251 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (252 337)  (252 337)  routing T_5_21.sp4_h_r_1 <X> T_5_21.lc_trk_g0_1
 (22 1)  (256 337)  (256 337)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (258 337)  (258 337)  routing T_5_21.sp12_h_r_2 <X> T_5_21.lc_trk_g0_2
 (25 1)  (259 337)  (259 337)  routing T_5_21.sp12_h_r_2 <X> T_5_21.lc_trk_g0_2
 (29 1)  (263 337)  (263 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (270 337)  (270 337)  LC_0 Logic Functioning bit
 (38 1)  (272 337)  (272 337)  LC_0 Logic Functioning bit
 (40 1)  (274 337)  (274 337)  LC_0 Logic Functioning bit
 (42 1)  (276 337)  (276 337)  LC_0 Logic Functioning bit
 (48 1)  (282 337)  (282 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (234 338)  (234 338)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (237 338)  (237 338)  routing T_5_21.sp12_v_t_23 <X> T_5_21.sp12_h_l_23
 (27 2)  (261 338)  (261 338)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 338)  (262 338)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (42 2)  (276 338)  (276 338)  LC_1 Logic Functioning bit
 (46 2)  (280 338)  (280 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (282 338)  (282 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (285 338)  (285 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (287 338)  (287 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 339)  (234 339)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (8 3)  (242 339)  (242 339)  routing T_5_21.sp4_h_r_1 <X> T_5_21.sp4_v_t_36
 (9 3)  (243 339)  (243 339)  routing T_5_21.sp4_h_r_1 <X> T_5_21.sp4_v_t_36
 (13 3)  (247 339)  (247 339)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_h_l_39
 (22 3)  (256 339)  (256 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (257 339)  (257 339)  routing T_5_21.sp12_h_r_14 <X> T_5_21.lc_trk_g0_6
 (26 3)  (260 339)  (260 339)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 339)  (261 339)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 339)  (265 339)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 339)  (266 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (267 339)  (267 339)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.input_2_1
 (34 3)  (268 339)  (268 339)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.input_2_1
 (47 3)  (281 339)  (281 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (282 339)  (282 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (249 340)  (249 340)  routing T_5_21.sp4_h_r_9 <X> T_5_21.lc_trk_g1_1
 (16 4)  (250 340)  (250 340)  routing T_5_21.sp4_h_r_9 <X> T_5_21.lc_trk_g1_1
 (17 4)  (251 340)  (251 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (252 340)  (252 340)  routing T_5_21.sp4_h_r_9 <X> T_5_21.lc_trk_g1_1
 (21 4)  (255 340)  (255 340)  routing T_5_21.wire_logic_cluster/lc_3/out <X> T_5_21.lc_trk_g1_3
 (22 4)  (256 340)  (256 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 340)  (259 340)  routing T_5_21.sp4_h_r_10 <X> T_5_21.lc_trk_g1_2
 (28 4)  (262 340)  (262 340)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 340)  (263 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 340)  (264 340)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 340)  (267 340)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 340)  (268 340)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 340)  (270 340)  LC_2 Logic Functioning bit
 (38 4)  (272 340)  (272 340)  LC_2 Logic Functioning bit
 (39 4)  (273 340)  (273 340)  LC_2 Logic Functioning bit
 (43 4)  (277 340)  (277 340)  LC_2 Logic Functioning bit
 (45 4)  (279 340)  (279 340)  LC_2 Logic Functioning bit
 (50 4)  (284 340)  (284 340)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (238 341)  (238 341)  routing T_5_21.sp4_v_t_47 <X> T_5_21.sp4_h_r_3
 (8 5)  (242 341)  (242 341)  routing T_5_21.sp4_v_t_36 <X> T_5_21.sp4_v_b_4
 (10 5)  (244 341)  (244 341)  routing T_5_21.sp4_v_t_36 <X> T_5_21.sp4_v_b_4
 (14 5)  (248 341)  (248 341)  routing T_5_21.sp4_r_v_b_24 <X> T_5_21.lc_trk_g1_0
 (17 5)  (251 341)  (251 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (256 341)  (256 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (257 341)  (257 341)  routing T_5_21.sp4_h_r_10 <X> T_5_21.lc_trk_g1_2
 (24 5)  (258 341)  (258 341)  routing T_5_21.sp4_h_r_10 <X> T_5_21.lc_trk_g1_2
 (30 5)  (264 341)  (264 341)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 341)  (265 341)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 341)  (270 341)  LC_2 Logic Functioning bit
 (38 5)  (272 341)  (272 341)  LC_2 Logic Functioning bit
 (39 5)  (273 341)  (273 341)  LC_2 Logic Functioning bit
 (43 5)  (277 341)  (277 341)  LC_2 Logic Functioning bit
 (47 5)  (281 341)  (281 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (282 341)  (282 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (240 342)  (240 342)  routing T_5_21.sp4_h_l_47 <X> T_5_21.sp4_v_t_38
 (12 6)  (246 342)  (246 342)  routing T_5_21.sp4_h_r_2 <X> T_5_21.sp4_h_l_40
 (17 6)  (251 342)  (251 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 342)  (252 342)  routing T_5_21.wire_logic_cluster/lc_5/out <X> T_5_21.lc_trk_g1_5
 (21 6)  (255 342)  (255 342)  routing T_5_21.wire_logic_cluster/lc_7/out <X> T_5_21.lc_trk_g1_7
 (22 6)  (256 342)  (256 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (262 342)  (262 342)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 342)  (263 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 342)  (264 342)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 342)  (266 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 342)  (268 342)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 342)  (270 342)  LC_3 Logic Functioning bit
 (37 6)  (271 342)  (271 342)  LC_3 Logic Functioning bit
 (38 6)  (272 342)  (272 342)  LC_3 Logic Functioning bit
 (39 6)  (273 342)  (273 342)  LC_3 Logic Functioning bit
 (41 6)  (275 342)  (275 342)  LC_3 Logic Functioning bit
 (43 6)  (277 342)  (277 342)  LC_3 Logic Functioning bit
 (45 6)  (279 342)  (279 342)  LC_3 Logic Functioning bit
 (4 7)  (238 343)  (238 343)  routing T_5_21.sp4_h_r_7 <X> T_5_21.sp4_h_l_38
 (6 7)  (240 343)  (240 343)  routing T_5_21.sp4_h_r_7 <X> T_5_21.sp4_h_l_38
 (13 7)  (247 343)  (247 343)  routing T_5_21.sp4_h_r_2 <X> T_5_21.sp4_h_l_40
 (14 7)  (248 343)  (248 343)  routing T_5_21.sp4_r_v_b_28 <X> T_5_21.lc_trk_g1_4
 (17 7)  (251 343)  (251 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (28 7)  (262 343)  (262 343)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 343)  (263 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 343)  (264 343)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 343)  (265 343)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 343)  (270 343)  LC_3 Logic Functioning bit
 (38 7)  (272 343)  (272 343)  LC_3 Logic Functioning bit
 (47 7)  (281 343)  (281 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (282 343)  (282 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (251 344)  (251 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 344)  (252 344)  routing T_5_21.wire_logic_cluster/lc_1/out <X> T_5_21.lc_trk_g2_1
 (26 8)  (260 344)  (260 344)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 344)  (263 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 344)  (268 344)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 344)  (269 344)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.input_2_4
 (36 8)  (270 344)  (270 344)  LC_4 Logic Functioning bit
 (38 8)  (272 344)  (272 344)  LC_4 Logic Functioning bit
 (51 8)  (285 344)  (285 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (242 345)  (242 345)  routing T_5_21.sp4_h_r_7 <X> T_5_21.sp4_v_b_7
 (28 9)  (262 345)  (262 345)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 345)  (263 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 345)  (266 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (269 345)  (269 345)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.input_2_4
 (36 9)  (270 345)  (270 345)  LC_4 Logic Functioning bit
 (37 9)  (271 345)  (271 345)  LC_4 Logic Functioning bit
 (38 9)  (272 345)  (272 345)  LC_4 Logic Functioning bit
 (41 9)  (275 345)  (275 345)  LC_4 Logic Functioning bit
 (42 9)  (276 345)  (276 345)  LC_4 Logic Functioning bit
 (43 9)  (277 345)  (277 345)  LC_4 Logic Functioning bit
 (8 10)  (242 346)  (242 346)  routing T_5_21.sp4_v_t_42 <X> T_5_21.sp4_h_l_42
 (9 10)  (243 346)  (243 346)  routing T_5_21.sp4_v_t_42 <X> T_5_21.sp4_h_l_42
 (14 10)  (248 346)  (248 346)  routing T_5_21.sp4_v_t_17 <X> T_5_21.lc_trk_g2_4
 (22 10)  (256 346)  (256 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (261 346)  (261 346)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 346)  (262 346)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 346)  (263 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 346)  (264 346)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 346)  (265 346)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 346)  (268 346)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 346)  (270 346)  LC_5 Logic Functioning bit
 (37 10)  (271 346)  (271 346)  LC_5 Logic Functioning bit
 (38 10)  (272 346)  (272 346)  LC_5 Logic Functioning bit
 (39 10)  (273 346)  (273 346)  LC_5 Logic Functioning bit
 (41 10)  (275 346)  (275 346)  LC_5 Logic Functioning bit
 (43 10)  (277 346)  (277 346)  LC_5 Logic Functioning bit
 (45 10)  (279 346)  (279 346)  LC_5 Logic Functioning bit
 (46 10)  (280 346)  (280 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (285 346)  (285 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (16 11)  (250 347)  (250 347)  routing T_5_21.sp4_v_t_17 <X> T_5_21.lc_trk_g2_4
 (17 11)  (251 347)  (251 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (255 347)  (255 347)  routing T_5_21.sp4_r_v_b_39 <X> T_5_21.lc_trk_g2_7
 (22 11)  (256 347)  (256 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (257 347)  (257 347)  routing T_5_21.sp12_v_b_14 <X> T_5_21.lc_trk_g2_6
 (28 11)  (262 347)  (262 347)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 347)  (270 347)  LC_5 Logic Functioning bit
 (38 11)  (272 347)  (272 347)  LC_5 Logic Functioning bit
 (52 11)  (286 347)  (286 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (3 12)  (237 348)  (237 348)  routing T_5_21.sp12_v_t_22 <X> T_5_21.sp12_h_r_1
 (5 12)  (239 348)  (239 348)  routing T_5_21.sp4_v_t_44 <X> T_5_21.sp4_h_r_9
 (16 12)  (250 348)  (250 348)  routing T_5_21.sp12_v_t_6 <X> T_5_21.lc_trk_g3_1
 (17 12)  (251 348)  (251 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (25 12)  (259 348)  (259 348)  routing T_5_21.wire_logic_cluster/lc_2/out <X> T_5_21.lc_trk_g3_2
 (27 12)  (261 348)  (261 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 348)  (262 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 348)  (263 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 348)  (264 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 348)  (267 348)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 348)  (270 348)  LC_6 Logic Functioning bit
 (38 12)  (272 348)  (272 348)  LC_6 Logic Functioning bit
 (41 12)  (275 348)  (275 348)  LC_6 Logic Functioning bit
 (43 12)  (277 348)  (277 348)  LC_6 Logic Functioning bit
 (45 12)  (279 348)  (279 348)  LC_6 Logic Functioning bit
 (46 12)  (280 348)  (280 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (285 348)  (285 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (248 349)  (248 349)  routing T_5_21.sp4_h_r_24 <X> T_5_21.lc_trk_g3_0
 (15 13)  (249 349)  (249 349)  routing T_5_21.sp4_h_r_24 <X> T_5_21.lc_trk_g3_0
 (16 13)  (250 349)  (250 349)  routing T_5_21.sp4_h_r_24 <X> T_5_21.lc_trk_g3_0
 (17 13)  (251 349)  (251 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (256 349)  (256 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (261 349)  (261 349)  routing T_5_21.lc_trk_g1_1 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 349)  (263 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 349)  (264 349)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (271 349)  (271 349)  LC_6 Logic Functioning bit
 (39 13)  (273 349)  (273 349)  LC_6 Logic Functioning bit
 (41 13)  (275 349)  (275 349)  LC_6 Logic Functioning bit
 (43 13)  (277 349)  (277 349)  LC_6 Logic Functioning bit
 (52 13)  (286 349)  (286 349)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (251 350)  (251 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (255 350)  (255 350)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (22 14)  (256 350)  (256 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (257 350)  (257 350)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (24 14)  (258 350)  (258 350)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (25 14)  (259 350)  (259 350)  routing T_5_21.wire_logic_cluster/lc_6/out <X> T_5_21.lc_trk_g3_6
 (27 14)  (261 350)  (261 350)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 350)  (262 350)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 350)  (263 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 350)  (264 350)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 350)  (265 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 350)  (266 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 350)  (268 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 350)  (270 350)  LC_7 Logic Functioning bit
 (37 14)  (271 350)  (271 350)  LC_7 Logic Functioning bit
 (38 14)  (272 350)  (272 350)  LC_7 Logic Functioning bit
 (39 14)  (273 350)  (273 350)  LC_7 Logic Functioning bit
 (41 14)  (275 350)  (275 350)  LC_7 Logic Functioning bit
 (43 14)  (277 350)  (277 350)  LC_7 Logic Functioning bit
 (45 14)  (279 350)  (279 350)  LC_7 Logic Functioning bit
 (46 14)  (280 350)  (280 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (4 15)  (238 351)  (238 351)  routing T_5_21.sp4_h_r_1 <X> T_5_21.sp4_h_l_44
 (6 15)  (240 351)  (240 351)  routing T_5_21.sp4_h_r_1 <X> T_5_21.sp4_h_l_44
 (11 15)  (245 351)  (245 351)  routing T_5_21.sp4_h_r_3 <X> T_5_21.sp4_h_l_46
 (13 15)  (247 351)  (247 351)  routing T_5_21.sp4_h_r_3 <X> T_5_21.sp4_h_l_46
 (18 15)  (252 351)  (252 351)  routing T_5_21.sp4_r_v_b_45 <X> T_5_21.lc_trk_g3_5
 (21 15)  (255 351)  (255 351)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (22 15)  (256 351)  (256 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (262 351)  (262 351)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 351)  (263 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 351)  (264 351)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 351)  (265 351)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 351)  (270 351)  LC_7 Logic Functioning bit
 (38 15)  (272 351)  (272 351)  LC_7 Logic Functioning bit


LogicTile_6_21

 (9 0)  (297 336)  (297 336)  routing T_6_21.sp4_h_l_47 <X> T_6_21.sp4_h_r_1
 (10 0)  (298 336)  (298 336)  routing T_6_21.sp4_h_l_47 <X> T_6_21.sp4_h_r_1
 (13 0)  (301 336)  (301 336)  routing T_6_21.sp4_h_l_39 <X> T_6_21.sp4_v_b_2
 (17 0)  (305 336)  (305 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (306 336)  (306 336)  routing T_6_21.wire_logic_cluster/lc_1/out <X> T_6_21.lc_trk_g0_1
 (21 0)  (309 336)  (309 336)  routing T_6_21.sp4_h_r_19 <X> T_6_21.lc_trk_g0_3
 (22 0)  (310 336)  (310 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (311 336)  (311 336)  routing T_6_21.sp4_h_r_19 <X> T_6_21.lc_trk_g0_3
 (24 0)  (312 336)  (312 336)  routing T_6_21.sp4_h_r_19 <X> T_6_21.lc_trk_g0_3
 (28 0)  (316 336)  (316 336)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 336)  (322 336)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 336)  (324 336)  LC_0 Logic Functioning bit
 (37 0)  (325 336)  (325 336)  LC_0 Logic Functioning bit
 (38 0)  (326 336)  (326 336)  LC_0 Logic Functioning bit
 (39 0)  (327 336)  (327 336)  LC_0 Logic Functioning bit
 (41 0)  (329 336)  (329 336)  LC_0 Logic Functioning bit
 (43 0)  (331 336)  (331 336)  LC_0 Logic Functioning bit
 (45 0)  (333 336)  (333 336)  LC_0 Logic Functioning bit
 (53 0)  (341 336)  (341 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (10 1)  (298 337)  (298 337)  routing T_6_21.sp4_h_r_8 <X> T_6_21.sp4_v_b_1
 (12 1)  (300 337)  (300 337)  routing T_6_21.sp4_h_l_39 <X> T_6_21.sp4_v_b_2
 (13 1)  (301 337)  (301 337)  routing T_6_21.sp4_v_t_44 <X> T_6_21.sp4_h_r_2
 (21 1)  (309 337)  (309 337)  routing T_6_21.sp4_h_r_19 <X> T_6_21.lc_trk_g0_3
 (27 1)  (315 337)  (315 337)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 337)  (317 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 337)  (318 337)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (324 337)  (324 337)  LC_0 Logic Functioning bit
 (38 1)  (326 337)  (326 337)  LC_0 Logic Functioning bit
 (0 2)  (288 338)  (288 338)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 338)  (322 338)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 338)  (324 338)  LC_1 Logic Functioning bit
 (37 2)  (325 338)  (325 338)  LC_1 Logic Functioning bit
 (41 2)  (329 338)  (329 338)  LC_1 Logic Functioning bit
 (43 2)  (331 338)  (331 338)  LC_1 Logic Functioning bit
 (45 2)  (333 338)  (333 338)  LC_1 Logic Functioning bit
 (47 2)  (335 338)  (335 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (288 339)  (288 339)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (4 3)  (292 339)  (292 339)  routing T_6_21.sp4_v_b_7 <X> T_6_21.sp4_h_l_37
 (29 3)  (317 339)  (317 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 339)  (320 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (321 339)  (321 339)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.input_2_1
 (34 3)  (322 339)  (322 339)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.input_2_1
 (36 3)  (324 339)  (324 339)  LC_1 Logic Functioning bit
 (37 3)  (325 339)  (325 339)  LC_1 Logic Functioning bit
 (40 3)  (328 339)  (328 339)  LC_1 Logic Functioning bit
 (42 3)  (330 339)  (330 339)  LC_1 Logic Functioning bit
 (52 3)  (340 339)  (340 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (11 4)  (299 340)  (299 340)  routing T_6_21.sp4_v_t_39 <X> T_6_21.sp4_v_b_5
 (14 4)  (302 340)  (302 340)  routing T_6_21.wire_logic_cluster/lc_0/out <X> T_6_21.lc_trk_g1_0
 (15 4)  (303 340)  (303 340)  routing T_6_21.lft_op_1 <X> T_6_21.lc_trk_g1_1
 (17 4)  (305 340)  (305 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (306 340)  (306 340)  routing T_6_21.lft_op_1 <X> T_6_21.lc_trk_g1_1
 (25 4)  (313 340)  (313 340)  routing T_6_21.wire_logic_cluster/lc_2/out <X> T_6_21.lc_trk_g1_2
 (28 4)  (316 340)  (316 340)  routing T_6_21.lc_trk_g2_1 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 340)  (322 340)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 340)  (324 340)  LC_2 Logic Functioning bit
 (37 4)  (325 340)  (325 340)  LC_2 Logic Functioning bit
 (38 4)  (326 340)  (326 340)  LC_2 Logic Functioning bit
 (39 4)  (327 340)  (327 340)  LC_2 Logic Functioning bit
 (41 4)  (329 340)  (329 340)  LC_2 Logic Functioning bit
 (43 4)  (331 340)  (331 340)  LC_2 Logic Functioning bit
 (45 4)  (333 340)  (333 340)  LC_2 Logic Functioning bit
 (4 5)  (292 341)  (292 341)  routing T_6_21.sp4_v_t_47 <X> T_6_21.sp4_h_r_3
 (5 5)  (293 341)  (293 341)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_b_3
 (8 5)  (296 341)  (296 341)  routing T_6_21.sp4_h_l_41 <X> T_6_21.sp4_v_b_4
 (9 5)  (297 341)  (297 341)  routing T_6_21.sp4_h_l_41 <X> T_6_21.sp4_v_b_4
 (12 5)  (300 341)  (300 341)  routing T_6_21.sp4_v_t_39 <X> T_6_21.sp4_v_b_5
 (17 5)  (305 341)  (305 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (310 341)  (310 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (315 341)  (315 341)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 341)  (317 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 341)  (319 341)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 341)  (324 341)  LC_2 Logic Functioning bit
 (38 5)  (326 341)  (326 341)  LC_2 Logic Functioning bit
 (48 5)  (336 341)  (336 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (52 5)  (340 341)  (340 341)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (12 6)  (300 342)  (300 342)  routing T_6_21.sp4_v_t_40 <X> T_6_21.sp4_h_l_40
 (14 6)  (302 342)  (302 342)  routing T_6_21.wire_logic_cluster/lc_4/out <X> T_6_21.lc_trk_g1_4
 (26 6)  (314 342)  (314 342)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 342)  (315 342)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 342)  (316 342)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 342)  (317 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 342)  (319 342)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 342)  (321 342)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (326 342)  (326 342)  LC_3 Logic Functioning bit
 (39 6)  (327 342)  (327 342)  LC_3 Logic Functioning bit
 (42 6)  (330 342)  (330 342)  LC_3 Logic Functioning bit
 (43 6)  (331 342)  (331 342)  LC_3 Logic Functioning bit
 (11 7)  (299 343)  (299 343)  routing T_6_21.sp4_v_t_40 <X> T_6_21.sp4_h_l_40
 (17 7)  (305 343)  (305 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (316 343)  (316 343)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 343)  (317 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 343)  (318 343)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 343)  (319 343)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 343)  (320 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (321 343)  (321 343)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.input_2_3
 (34 7)  (322 343)  (322 343)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.input_2_3
 (35 7)  (323 343)  (323 343)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.input_2_3
 (36 7)  (324 343)  (324 343)  LC_3 Logic Functioning bit
 (37 7)  (325 343)  (325 343)  LC_3 Logic Functioning bit
 (40 7)  (328 343)  (328 343)  LC_3 Logic Functioning bit
 (41 7)  (329 343)  (329 343)  LC_3 Logic Functioning bit
 (47 7)  (335 343)  (335 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (336 343)  (336 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (302 344)  (302 344)  routing T_6_21.sp4_h_l_21 <X> T_6_21.lc_trk_g2_0
 (15 8)  (303 344)  (303 344)  routing T_6_21.sp4_v_t_28 <X> T_6_21.lc_trk_g2_1
 (16 8)  (304 344)  (304 344)  routing T_6_21.sp4_v_t_28 <X> T_6_21.lc_trk_g2_1
 (17 8)  (305 344)  (305 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (309 344)  (309 344)  routing T_6_21.sp4_v_t_22 <X> T_6_21.lc_trk_g2_3
 (22 8)  (310 344)  (310 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (311 344)  (311 344)  routing T_6_21.sp4_v_t_22 <X> T_6_21.lc_trk_g2_3
 (27 8)  (315 344)  (315 344)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 344)  (316 344)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 344)  (317 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 344)  (318 344)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 344)  (319 344)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 344)  (322 344)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 344)  (324 344)  LC_4 Logic Functioning bit
 (37 8)  (325 344)  (325 344)  LC_4 Logic Functioning bit
 (38 8)  (326 344)  (326 344)  LC_4 Logic Functioning bit
 (39 8)  (327 344)  (327 344)  LC_4 Logic Functioning bit
 (41 8)  (329 344)  (329 344)  LC_4 Logic Functioning bit
 (43 8)  (331 344)  (331 344)  LC_4 Logic Functioning bit
 (45 8)  (333 344)  (333 344)  LC_4 Logic Functioning bit
 (53 8)  (341 344)  (341 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (303 345)  (303 345)  routing T_6_21.sp4_h_l_21 <X> T_6_21.lc_trk_g2_0
 (16 9)  (304 345)  (304 345)  routing T_6_21.sp4_h_l_21 <X> T_6_21.lc_trk_g2_0
 (17 9)  (305 345)  (305 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (309 345)  (309 345)  routing T_6_21.sp4_v_t_22 <X> T_6_21.lc_trk_g2_3
 (27 9)  (315 345)  (315 345)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 345)  (317 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (324 345)  (324 345)  LC_4 Logic Functioning bit
 (38 9)  (326 345)  (326 345)  LC_4 Logic Functioning bit
 (53 9)  (341 345)  (341 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (296 346)  (296 346)  routing T_6_21.sp4_v_t_36 <X> T_6_21.sp4_h_l_42
 (9 10)  (297 346)  (297 346)  routing T_6_21.sp4_v_t_36 <X> T_6_21.sp4_h_l_42
 (10 10)  (298 346)  (298 346)  routing T_6_21.sp4_v_t_36 <X> T_6_21.sp4_h_l_42
 (17 10)  (305 346)  (305 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 346)  (306 346)  routing T_6_21.wire_logic_cluster/lc_5/out <X> T_6_21.lc_trk_g2_5
 (21 10)  (309 346)  (309 346)  routing T_6_21.wire_logic_cluster/lc_7/out <X> T_6_21.lc_trk_g2_7
 (22 10)  (310 346)  (310 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (313 346)  (313 346)  routing T_6_21.rgt_op_6 <X> T_6_21.lc_trk_g2_6
 (26 10)  (314 346)  (314 346)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (32 10)  (320 346)  (320 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 346)  (322 346)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 346)  (323 346)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.input_2_5
 (36 10)  (324 346)  (324 346)  LC_5 Logic Functioning bit
 (37 10)  (325 346)  (325 346)  LC_5 Logic Functioning bit
 (41 10)  (329 346)  (329 346)  LC_5 Logic Functioning bit
 (43 10)  (331 346)  (331 346)  LC_5 Logic Functioning bit
 (45 10)  (333 346)  (333 346)  LC_5 Logic Functioning bit
 (48 10)  (336 346)  (336 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (310 347)  (310 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (312 347)  (312 347)  routing T_6_21.rgt_op_6 <X> T_6_21.lc_trk_g2_6
 (28 11)  (316 347)  (316 347)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 347)  (317 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 347)  (320 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (321 347)  (321 347)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.input_2_5
 (34 11)  (322 347)  (322 347)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.input_2_5
 (35 11)  (323 347)  (323 347)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.input_2_5
 (36 11)  (324 347)  (324 347)  LC_5 Logic Functioning bit
 (37 11)  (325 347)  (325 347)  LC_5 Logic Functioning bit
 (40 11)  (328 347)  (328 347)  LC_5 Logic Functioning bit
 (42 11)  (330 347)  (330 347)  LC_5 Logic Functioning bit
 (52 11)  (340 347)  (340 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (6 12)  (294 348)  (294 348)  routing T_6_21.sp4_v_t_43 <X> T_6_21.sp4_v_b_9
 (14 12)  (302 348)  (302 348)  routing T_6_21.sp4_v_t_21 <X> T_6_21.lc_trk_g3_0
 (15 12)  (303 348)  (303 348)  routing T_6_21.sp4_h_r_33 <X> T_6_21.lc_trk_g3_1
 (16 12)  (304 348)  (304 348)  routing T_6_21.sp4_h_r_33 <X> T_6_21.lc_trk_g3_1
 (17 12)  (305 348)  (305 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (306 348)  (306 348)  routing T_6_21.sp4_h_r_33 <X> T_6_21.lc_trk_g3_1
 (21 12)  (309 348)  (309 348)  routing T_6_21.bnl_op_3 <X> T_6_21.lc_trk_g3_3
 (22 12)  (310 348)  (310 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (313 348)  (313 348)  routing T_6_21.bnl_op_2 <X> T_6_21.lc_trk_g3_2
 (28 12)  (316 348)  (316 348)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 348)  (318 348)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (323 348)  (323 348)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.input_2_6
 (36 12)  (324 348)  (324 348)  LC_6 Logic Functioning bit
 (38 12)  (326 348)  (326 348)  LC_6 Logic Functioning bit
 (39 12)  (327 348)  (327 348)  LC_6 Logic Functioning bit
 (43 12)  (331 348)  (331 348)  LC_6 Logic Functioning bit
 (5 13)  (293 349)  (293 349)  routing T_6_21.sp4_v_t_43 <X> T_6_21.sp4_v_b_9
 (13 13)  (301 349)  (301 349)  routing T_6_21.sp4_v_t_43 <X> T_6_21.sp4_h_r_11
 (14 13)  (302 349)  (302 349)  routing T_6_21.sp4_v_t_21 <X> T_6_21.lc_trk_g3_0
 (16 13)  (304 349)  (304 349)  routing T_6_21.sp4_v_t_21 <X> T_6_21.lc_trk_g3_0
 (17 13)  (305 349)  (305 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (309 349)  (309 349)  routing T_6_21.bnl_op_3 <X> T_6_21.lc_trk_g3_3
 (22 13)  (310 349)  (310 349)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (313 349)  (313 349)  routing T_6_21.bnl_op_2 <X> T_6_21.lc_trk_g3_2
 (27 13)  (315 349)  (315 349)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 349)  (316 349)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 349)  (317 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 349)  (318 349)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 349)  (319 349)  routing T_6_21.lc_trk_g0_3 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 349)  (320 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (321 349)  (321 349)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.input_2_6
 (34 13)  (322 349)  (322 349)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.input_2_6
 (37 13)  (325 349)  (325 349)  LC_6 Logic Functioning bit
 (38 13)  (326 349)  (326 349)  LC_6 Logic Functioning bit
 (39 13)  (327 349)  (327 349)  LC_6 Logic Functioning bit
 (43 13)  (331 349)  (331 349)  LC_6 Logic Functioning bit
 (8 14)  (296 350)  (296 350)  routing T_6_21.sp4_v_t_47 <X> T_6_21.sp4_h_l_47
 (9 14)  (297 350)  (297 350)  routing T_6_21.sp4_v_t_47 <X> T_6_21.sp4_h_l_47
 (12 14)  (300 350)  (300 350)  routing T_6_21.sp4_v_b_11 <X> T_6_21.sp4_h_l_46
 (17 14)  (305 350)  (305 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (313 350)  (313 350)  routing T_6_21.sp4_v_b_38 <X> T_6_21.lc_trk_g3_6
 (26 14)  (314 350)  (314 350)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 350)  (316 350)  routing T_6_21.lc_trk_g2_0 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 350)  (317 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 350)  (320 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 350)  (322 350)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 350)  (324 350)  LC_7 Logic Functioning bit
 (38 14)  (326 350)  (326 350)  LC_7 Logic Functioning bit
 (41 14)  (329 350)  (329 350)  LC_7 Logic Functioning bit
 (43 14)  (331 350)  (331 350)  LC_7 Logic Functioning bit
 (45 14)  (333 350)  (333 350)  LC_7 Logic Functioning bit
 (15 15)  (303 351)  (303 351)  routing T_6_21.sp4_v_t_33 <X> T_6_21.lc_trk_g3_4
 (16 15)  (304 351)  (304 351)  routing T_6_21.sp4_v_t_33 <X> T_6_21.lc_trk_g3_4
 (17 15)  (305 351)  (305 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (310 351)  (310 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (311 351)  (311 351)  routing T_6_21.sp4_v_b_38 <X> T_6_21.lc_trk_g3_6
 (25 15)  (313 351)  (313 351)  routing T_6_21.sp4_v_b_38 <X> T_6_21.lc_trk_g3_6
 (26 15)  (314 351)  (314 351)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 351)  (316 351)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 351)  (317 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (324 351)  (324 351)  LC_7 Logic Functioning bit
 (38 15)  (326 351)  (326 351)  LC_7 Logic Functioning bit
 (40 15)  (328 351)  (328 351)  LC_7 Logic Functioning bit
 (42 15)  (330 351)  (330 351)  LC_7 Logic Functioning bit
 (48 15)  (336 351)  (336 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (339 351)  (339 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_21

 (9 0)  (351 336)  (351 336)  routing T_7_21.sp4_v_t_36 <X> T_7_21.sp4_h_r_1
 (12 0)  (354 336)  (354 336)  routing T_7_21.sp4_v_t_39 <X> T_7_21.sp4_h_r_2
 (14 0)  (356 336)  (356 336)  routing T_7_21.lft_op_0 <X> T_7_21.lc_trk_g0_0
 (17 0)  (359 336)  (359 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (368 336)  (368 336)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 336)  (369 336)  routing T_7_21.lc_trk_g1_0 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 336)  (375 336)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 336)  (376 336)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 336)  (378 336)  LC_0 Logic Functioning bit
 (38 0)  (380 336)  (380 336)  LC_0 Logic Functioning bit
 (41 0)  (383 336)  (383 336)  LC_0 Logic Functioning bit
 (43 0)  (385 336)  (385 336)  LC_0 Logic Functioning bit
 (45 0)  (387 336)  (387 336)  LC_0 Logic Functioning bit
 (48 0)  (390 336)  (390 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (10 1)  (352 337)  (352 337)  routing T_7_21.sp4_h_r_8 <X> T_7_21.sp4_v_b_1
 (15 1)  (357 337)  (357 337)  routing T_7_21.lft_op_0 <X> T_7_21.lc_trk_g0_0
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (364 337)  (364 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (365 337)  (365 337)  routing T_7_21.sp4_h_r_2 <X> T_7_21.lc_trk_g0_2
 (24 1)  (366 337)  (366 337)  routing T_7_21.sp4_h_r_2 <X> T_7_21.lc_trk_g0_2
 (25 1)  (367 337)  (367 337)  routing T_7_21.sp4_h_r_2 <X> T_7_21.lc_trk_g0_2
 (28 1)  (370 337)  (370 337)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 337)  (373 337)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (379 337)  (379 337)  LC_0 Logic Functioning bit
 (39 1)  (381 337)  (381 337)  LC_0 Logic Functioning bit
 (41 1)  (383 337)  (383 337)  LC_0 Logic Functioning bit
 (43 1)  (385 337)  (385 337)  LC_0 Logic Functioning bit
 (51 1)  (393 337)  (393 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 338)  (342 338)  routing T_7_21.glb_netwk_3 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 338)  (356 338)  routing T_7_21.sp4_h_l_1 <X> T_7_21.lc_trk_g0_4
 (21 2)  (363 338)  (363 338)  routing T_7_21.sp4_h_l_2 <X> T_7_21.lc_trk_g0_7
 (22 2)  (364 338)  (364 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (365 338)  (365 338)  routing T_7_21.sp4_h_l_2 <X> T_7_21.lc_trk_g0_7
 (24 2)  (366 338)  (366 338)  routing T_7_21.sp4_h_l_2 <X> T_7_21.lc_trk_g0_7
 (26 2)  (368 338)  (368 338)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 338)  (370 338)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 338)  (373 338)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 338)  (375 338)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 338)  (376 338)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 338)  (377 338)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.input_2_1
 (36 2)  (378 338)  (378 338)  LC_1 Logic Functioning bit
 (37 2)  (379 338)  (379 338)  LC_1 Logic Functioning bit
 (38 2)  (380 338)  (380 338)  LC_1 Logic Functioning bit
 (42 2)  (384 338)  (384 338)  LC_1 Logic Functioning bit
 (46 2)  (388 338)  (388 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 339)  (342 339)  routing T_7_21.glb_netwk_3 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (4 3)  (346 339)  (346 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.sp4_h_l_37
 (6 3)  (348 339)  (348 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.sp4_h_l_37
 (15 3)  (357 339)  (357 339)  routing T_7_21.sp4_h_l_1 <X> T_7_21.lc_trk_g0_4
 (16 3)  (358 339)  (358 339)  routing T_7_21.sp4_h_l_1 <X> T_7_21.lc_trk_g0_4
 (17 3)  (359 339)  (359 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (364 339)  (364 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (365 339)  (365 339)  routing T_7_21.sp12_h_r_14 <X> T_7_21.lc_trk_g0_6
 (28 3)  (370 339)  (370 339)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 339)  (371 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 339)  (374 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (376 339)  (376 339)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.input_2_1
 (35 3)  (377 339)  (377 339)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.input_2_1
 (14 4)  (356 340)  (356 340)  routing T_7_21.wire_logic_cluster/lc_0/out <X> T_7_21.lc_trk_g1_0
 (21 4)  (363 340)  (363 340)  routing T_7_21.wire_logic_cluster/lc_3/out <X> T_7_21.lc_trk_g1_3
 (22 4)  (364 340)  (364 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (367 340)  (367 340)  routing T_7_21.lft_op_2 <X> T_7_21.lc_trk_g1_2
 (26 4)  (368 340)  (368 340)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 340)  (371 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 340)  (373 340)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 340)  (375 340)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (47 4)  (389 340)  (389 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (393 340)  (393 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (395 340)  (395 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (359 341)  (359 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (364 341)  (364 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (366 341)  (366 341)  routing T_7_21.lft_op_2 <X> T_7_21.lc_trk_g1_2
 (26 5)  (368 341)  (368 341)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 341)  (371 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 341)  (374 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (375 341)  (375 341)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.input_2_2
 (40 5)  (382 341)  (382 341)  LC_2 Logic Functioning bit
 (6 6)  (348 342)  (348 342)  routing T_7_21.sp4_h_l_47 <X> T_7_21.sp4_v_t_38
 (17 6)  (359 342)  (359 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 342)  (360 342)  routing T_7_21.wire_logic_cluster/lc_5/out <X> T_7_21.lc_trk_g1_5
 (21 6)  (363 342)  (363 342)  routing T_7_21.wire_logic_cluster/lc_7/out <X> T_7_21.lc_trk_g1_7
 (22 6)  (364 342)  (364 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (370 342)  (370 342)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 342)  (376 342)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 342)  (378 342)  LC_3 Logic Functioning bit
 (37 6)  (379 342)  (379 342)  LC_3 Logic Functioning bit
 (38 6)  (380 342)  (380 342)  LC_3 Logic Functioning bit
 (39 6)  (381 342)  (381 342)  LC_3 Logic Functioning bit
 (41 6)  (383 342)  (383 342)  LC_3 Logic Functioning bit
 (43 6)  (385 342)  (385 342)  LC_3 Logic Functioning bit
 (45 6)  (387 342)  (387 342)  LC_3 Logic Functioning bit
 (11 7)  (353 343)  (353 343)  routing T_7_21.sp4_h_r_5 <X> T_7_21.sp4_h_l_40
 (22 7)  (364 343)  (364 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (365 343)  (365 343)  routing T_7_21.sp12_h_r_14 <X> T_7_21.lc_trk_g1_6
 (26 7)  (368 343)  (368 343)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 343)  (369 343)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 343)  (370 343)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 343)  (371 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 343)  (372 343)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 343)  (373 343)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 343)  (378 343)  LC_3 Logic Functioning bit
 (38 7)  (380 343)  (380 343)  LC_3 Logic Functioning bit
 (48 7)  (390 343)  (390 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (395 343)  (395 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (354 344)  (354 344)  routing T_7_21.sp4_h_l_40 <X> T_7_21.sp4_h_r_8
 (13 8)  (355 344)  (355 344)  routing T_7_21.sp4_h_l_45 <X> T_7_21.sp4_v_b_8
 (32 8)  (374 344)  (374 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 344)  (376 344)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 344)  (379 344)  LC_4 Logic Functioning bit
 (39 8)  (381 344)  (381 344)  LC_4 Logic Functioning bit
 (41 8)  (383 344)  (383 344)  LC_4 Logic Functioning bit
 (43 8)  (385 344)  (385 344)  LC_4 Logic Functioning bit
 (48 8)  (390 344)  (390 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (12 9)  (354 345)  (354 345)  routing T_7_21.sp4_h_l_45 <X> T_7_21.sp4_v_b_8
 (13 9)  (355 345)  (355 345)  routing T_7_21.sp4_h_l_40 <X> T_7_21.sp4_h_r_8
 (14 9)  (356 345)  (356 345)  routing T_7_21.sp4_h_r_24 <X> T_7_21.lc_trk_g2_0
 (15 9)  (357 345)  (357 345)  routing T_7_21.sp4_h_r_24 <X> T_7_21.lc_trk_g2_0
 (16 9)  (358 345)  (358 345)  routing T_7_21.sp4_h_r_24 <X> T_7_21.lc_trk_g2_0
 (17 9)  (359 345)  (359 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (364 345)  (364 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (367 345)  (367 345)  routing T_7_21.sp4_r_v_b_34 <X> T_7_21.lc_trk_g2_2
 (29 9)  (371 345)  (371 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 345)  (373 345)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 345)  (378 345)  LC_4 Logic Functioning bit
 (38 9)  (380 345)  (380 345)  LC_4 Logic Functioning bit
 (40 9)  (382 345)  (382 345)  LC_4 Logic Functioning bit
 (42 9)  (384 345)  (384 345)  LC_4 Logic Functioning bit
 (51 9)  (393 345)  (393 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (2 10)  (344 346)  (344 346)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (14 10)  (356 346)  (356 346)  routing T_7_21.sp4_h_r_36 <X> T_7_21.lc_trk_g2_4
 (17 10)  (359 346)  (359 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (29 10)  (371 346)  (371 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 346)  (373 346)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 346)  (376 346)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 346)  (378 346)  LC_5 Logic Functioning bit
 (37 10)  (379 346)  (379 346)  LC_5 Logic Functioning bit
 (38 10)  (380 346)  (380 346)  LC_5 Logic Functioning bit
 (39 10)  (381 346)  (381 346)  LC_5 Logic Functioning bit
 (41 10)  (383 346)  (383 346)  LC_5 Logic Functioning bit
 (43 10)  (385 346)  (385 346)  LC_5 Logic Functioning bit
 (45 10)  (387 346)  (387 346)  LC_5 Logic Functioning bit
 (48 10)  (390 346)  (390 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (393 346)  (393 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (357 347)  (357 347)  routing T_7_21.sp4_h_r_36 <X> T_7_21.lc_trk_g2_4
 (16 11)  (358 347)  (358 347)  routing T_7_21.sp4_h_r_36 <X> T_7_21.lc_trk_g2_4
 (17 11)  (359 347)  (359 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (368 347)  (368 347)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 347)  (369 347)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 347)  (370 347)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 347)  (371 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 347)  (372 347)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (378 347)  (378 347)  LC_5 Logic Functioning bit
 (38 11)  (380 347)  (380 347)  LC_5 Logic Functioning bit
 (25 12)  (367 348)  (367 348)  routing T_7_21.sp4_h_r_42 <X> T_7_21.lc_trk_g3_2
 (26 12)  (368 348)  (368 348)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 348)  (369 348)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 348)  (370 348)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 348)  (372 348)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 348)  (375 348)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 348)  (376 348)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 348)  (378 348)  LC_6 Logic Functioning bit
 (38 12)  (380 348)  (380 348)  LC_6 Logic Functioning bit
 (41 12)  (383 348)  (383 348)  LC_6 Logic Functioning bit
 (43 12)  (385 348)  (385 348)  LC_6 Logic Functioning bit
 (45 12)  (387 348)  (387 348)  LC_6 Logic Functioning bit
 (48 12)  (390 348)  (390 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (393 348)  (393 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (364 349)  (364 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (365 349)  (365 349)  routing T_7_21.sp4_h_r_42 <X> T_7_21.lc_trk_g3_2
 (24 13)  (366 349)  (366 349)  routing T_7_21.sp4_h_r_42 <X> T_7_21.lc_trk_g3_2
 (25 13)  (367 349)  (367 349)  routing T_7_21.sp4_h_r_42 <X> T_7_21.lc_trk_g3_2
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 349)  (372 349)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 349)  (373 349)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 349)  (379 349)  LC_6 Logic Functioning bit
 (39 13)  (381 349)  (381 349)  LC_6 Logic Functioning bit
 (41 13)  (383 349)  (383 349)  LC_6 Logic Functioning bit
 (43 13)  (385 349)  (385 349)  LC_6 Logic Functioning bit
 (11 14)  (353 350)  (353 350)  routing T_7_21.sp4_h_l_43 <X> T_7_21.sp4_v_t_46
 (15 14)  (357 350)  (357 350)  routing T_7_21.tnl_op_5 <X> T_7_21.lc_trk_g3_5
 (17 14)  (359 350)  (359 350)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (367 350)  (367 350)  routing T_7_21.wire_logic_cluster/lc_6/out <X> T_7_21.lc_trk_g3_6
 (31 14)  (373 350)  (373 350)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 350)  (374 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 350)  (376 350)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 350)  (377 350)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.input_2_7
 (36 14)  (378 350)  (378 350)  LC_7 Logic Functioning bit
 (37 14)  (379 350)  (379 350)  LC_7 Logic Functioning bit
 (39 14)  (381 350)  (381 350)  LC_7 Logic Functioning bit
 (43 14)  (385 350)  (385 350)  LC_7 Logic Functioning bit
 (45 14)  (387 350)  (387 350)  LC_7 Logic Functioning bit
 (48 14)  (390 350)  (390 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (393 350)  (393 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (350 351)  (350 351)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_47
 (9 15)  (351 351)  (351 351)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_47
 (18 15)  (360 351)  (360 351)  routing T_7_21.tnl_op_5 <X> T_7_21.lc_trk_g3_5
 (22 15)  (364 351)  (364 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (368 351)  (368 351)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 351)  (369 351)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 351)  (370 351)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 351)  (371 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 351)  (373 351)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 351)  (374 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (377 351)  (377 351)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.input_2_7
 (36 15)  (378 351)  (378 351)  LC_7 Logic Functioning bit
 (37 15)  (379 351)  (379 351)  LC_7 Logic Functioning bit
 (38 15)  (380 351)  (380 351)  LC_7 Logic Functioning bit
 (42 15)  (384 351)  (384 351)  LC_7 Logic Functioning bit


RAM_Tile_8_21

 (2 0)  (398 336)  (398 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (8 2)  (404 338)  (404 338)  routing T_8_21.sp4_v_t_42 <X> T_8_21.sp4_h_l_36
 (9 2)  (405 338)  (405 338)  routing T_8_21.sp4_v_t_42 <X> T_8_21.sp4_h_l_36
 (10 2)  (406 338)  (406 338)  routing T_8_21.sp4_v_t_42 <X> T_8_21.sp4_h_l_36
 (13 4)  (409 340)  (409 340)  routing T_8_21.sp4_h_l_40 <X> T_8_21.sp4_v_b_5
 (12 5)  (408 341)  (408 341)  routing T_8_21.sp4_h_l_40 <X> T_8_21.sp4_v_b_5
 (8 9)  (404 345)  (404 345)  routing T_8_21.sp4_h_l_42 <X> T_8_21.sp4_v_b_7
 (9 9)  (405 345)  (405 345)  routing T_8_21.sp4_h_l_42 <X> T_8_21.sp4_v_b_7
 (4 12)  (400 348)  (400 348)  routing T_8_21.sp4_h_l_44 <X> T_8_21.sp4_v_b_9
 (5 13)  (401 349)  (401 349)  routing T_8_21.sp4_h_l_44 <X> T_8_21.sp4_v_b_9
 (10 15)  (406 351)  (406 351)  routing T_8_21.sp4_h_l_40 <X> T_8_21.sp4_v_t_47


LogicTile_9_21

 (14 0)  (452 336)  (452 336)  routing T_9_21.wire_logic_cluster/lc_0/out <X> T_9_21.lc_trk_g0_0
 (27 0)  (465 336)  (465 336)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 336)  (466 336)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 336)  (468 336)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 336)  (469 336)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 336)  (471 336)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 336)  (474 336)  LC_0 Logic Functioning bit
 (38 0)  (476 336)  (476 336)  LC_0 Logic Functioning bit
 (41 0)  (479 336)  (479 336)  LC_0 Logic Functioning bit
 (43 0)  (481 336)  (481 336)  LC_0 Logic Functioning bit
 (45 0)  (483 336)  (483 336)  LC_0 Logic Functioning bit
 (52 0)  (490 336)  (490 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (455 337)  (455 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 337)  (474 337)  LC_0 Logic Functioning bit
 (38 1)  (476 337)  (476 337)  LC_0 Logic Functioning bit
 (40 1)  (478 337)  (478 337)  LC_0 Logic Functioning bit
 (42 1)  (480 337)  (480 337)  LC_0 Logic Functioning bit
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_3 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (443 338)  (443 338)  routing T_9_21.sp4_v_b_0 <X> T_9_21.sp4_h_l_37
 (9 2)  (447 338)  (447 338)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_h_l_36
 (26 2)  (464 338)  (464 338)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 338)  (465 338)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 338)  (472 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (37 2)  (475 338)  (475 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (45 2)  (483 338)  (483 338)  LC_1 Logic Functioning bit
 (0 3)  (438 339)  (438 339)  routing T_9_21.glb_netwk_3 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (26 3)  (464 339)  (464 339)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 339)  (465 339)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 339)  (466 339)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (16 4)  (454 340)  (454 340)  routing T_9_21.sp12_h_r_9 <X> T_9_21.lc_trk_g1_1
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (465 340)  (465 340)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 340)  (466 340)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 340)  (469 340)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (37 4)  (475 340)  (475 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (41 4)  (479 340)  (479 340)  LC_2 Logic Functioning bit
 (42 4)  (480 340)  (480 340)  LC_2 Logic Functioning bit
 (43 4)  (481 340)  (481 340)  LC_2 Logic Functioning bit
 (53 4)  (491 340)  (491 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (21 5)  (459 341)  (459 341)  routing T_9_21.sp4_r_v_b_27 <X> T_9_21.lc_trk_g1_3
 (27 5)  (465 341)  (465 341)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 341)  (469 341)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 341)  (470 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (472 341)  (472 341)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.input_2_2
 (35 5)  (473 341)  (473 341)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.input_2_2
 (36 5)  (474 341)  (474 341)  LC_2 Logic Functioning bit
 (37 5)  (475 341)  (475 341)  LC_2 Logic Functioning bit
 (38 5)  (476 341)  (476 341)  LC_2 Logic Functioning bit
 (39 5)  (477 341)  (477 341)  LC_2 Logic Functioning bit
 (40 5)  (478 341)  (478 341)  LC_2 Logic Functioning bit
 (41 5)  (479 341)  (479 341)  LC_2 Logic Functioning bit
 (42 5)  (480 341)  (480 341)  LC_2 Logic Functioning bit
 (43 5)  (481 341)  (481 341)  LC_2 Logic Functioning bit
 (14 6)  (452 342)  (452 342)  routing T_9_21.wire_logic_cluster/lc_4/out <X> T_9_21.lc_trk_g1_4
 (15 6)  (453 342)  (453 342)  routing T_9_21.sp4_h_r_21 <X> T_9_21.lc_trk_g1_5
 (16 6)  (454 342)  (454 342)  routing T_9_21.sp4_h_r_21 <X> T_9_21.lc_trk_g1_5
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 342)  (456 342)  routing T_9_21.sp4_h_r_21 <X> T_9_21.lc_trk_g1_5
 (21 6)  (459 342)  (459 342)  routing T_9_21.wire_logic_cluster/lc_7/out <X> T_9_21.lc_trk_g1_7
 (22 6)  (460 342)  (460 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (466 342)  (466 342)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 342)  (468 342)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 342)  (472 342)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 342)  (474 342)  LC_3 Logic Functioning bit
 (38 6)  (476 342)  (476 342)  LC_3 Logic Functioning bit
 (9 7)  (447 343)  (447 343)  routing T_9_21.sp4_v_b_4 <X> T_9_21.sp4_v_t_41
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (456 343)  (456 343)  routing T_9_21.sp4_h_r_21 <X> T_9_21.lc_trk_g1_5
 (36 7)  (474 343)  (474 343)  LC_3 Logic Functioning bit
 (38 7)  (476 343)  (476 343)  LC_3 Logic Functioning bit
 (26 8)  (464 344)  (464 344)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 344)  (468 344)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 344)  (474 344)  LC_4 Logic Functioning bit
 (37 8)  (475 344)  (475 344)  LC_4 Logic Functioning bit
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (41 8)  (479 344)  (479 344)  LC_4 Logic Functioning bit
 (43 8)  (481 344)  (481 344)  LC_4 Logic Functioning bit
 (45 8)  (483 344)  (483 344)  LC_4 Logic Functioning bit
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (10 10)  (448 346)  (448 346)  routing T_9_21.sp4_v_b_2 <X> T_9_21.sp4_h_l_42
 (14 10)  (452 346)  (452 346)  routing T_9_21.rgt_op_4 <X> T_9_21.lc_trk_g2_4
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (459 346)  (459 346)  routing T_9_21.rgt_op_7 <X> T_9_21.lc_trk_g2_7
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 346)  (462 346)  routing T_9_21.rgt_op_7 <X> T_9_21.lc_trk_g2_7
 (26 10)  (464 346)  (464 346)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 346)  (465 346)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 346)  (466 346)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 346)  (472 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (45 10)  (483 346)  (483 346)  LC_5 Logic Functioning bit
 (4 11)  (442 347)  (442 347)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_h_l_43
 (15 11)  (453 347)  (453 347)  routing T_9_21.rgt_op_4 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (466 347)  (466 347)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (38 11)  (476 347)  (476 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (41 11)  (479 347)  (479 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (14 12)  (452 348)  (452 348)  routing T_9_21.wire_logic_cluster/lc_0/out <X> T_9_21.lc_trk_g3_0
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 348)  (456 348)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g3_1
 (26 12)  (464 348)  (464 348)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 348)  (466 348)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 348)  (468 348)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 348)  (469 348)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 348)  (471 348)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 348)  (472 348)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (41 12)  (479 348)  (479 348)  LC_6 Logic Functioning bit
 (43 12)  (481 348)  (481 348)  LC_6 Logic Functioning bit
 (45 12)  (483 348)  (483 348)  LC_6 Logic Functioning bit
 (17 13)  (455 349)  (455 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (465 349)  (465 349)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 349)  (466 349)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 349)  (469 349)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (39 13)  (477 349)  (477 349)  LC_6 Logic Functioning bit
 (9 14)  (447 350)  (447 350)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_h_l_47
 (10 14)  (448 350)  (448 350)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_h_l_47
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 350)  (456 350)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g3_5
 (25 14)  (463 350)  (463 350)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g3_6
 (26 14)  (464 350)  (464 350)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 350)  (465 350)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 350)  (469 350)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 350)  (472 350)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 350)  (474 350)  LC_7 Logic Functioning bit
 (37 14)  (475 350)  (475 350)  LC_7 Logic Functioning bit
 (38 14)  (476 350)  (476 350)  LC_7 Logic Functioning bit
 (39 14)  (477 350)  (477 350)  LC_7 Logic Functioning bit
 (41 14)  (479 350)  (479 350)  LC_7 Logic Functioning bit
 (43 14)  (481 350)  (481 350)  LC_7 Logic Functioning bit
 (45 14)  (483 350)  (483 350)  LC_7 Logic Functioning bit
 (47 14)  (485 350)  (485 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 351)  (468 351)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 351)  (469 351)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (38 15)  (476 351)  (476 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (11 0)  (503 336)  (503 336)  routing T_10_21.sp4_v_t_46 <X> T_10_21.sp4_v_b_2
 (14 0)  (506 336)  (506 336)  routing T_10_21.lft_op_0 <X> T_10_21.lc_trk_g0_0
 (15 0)  (507 336)  (507 336)  routing T_10_21.sp4_h_r_1 <X> T_10_21.lc_trk_g0_1
 (16 0)  (508 336)  (508 336)  routing T_10_21.sp4_h_r_1 <X> T_10_21.lc_trk_g0_1
 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (518 336)  (518 336)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 336)  (519 336)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 336)  (525 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (12 1)  (504 337)  (504 337)  routing T_10_21.sp4_v_t_46 <X> T_10_21.sp4_v_b_2
 (15 1)  (507 337)  (507 337)  routing T_10_21.lft_op_0 <X> T_10_21.lc_trk_g0_0
 (17 1)  (509 337)  (509 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (510 337)  (510 337)  routing T_10_21.sp4_h_r_1 <X> T_10_21.lc_trk_g0_1
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 337)  (515 337)  routing T_10_21.sp4_v_b_18 <X> T_10_21.lc_trk_g0_2
 (24 1)  (516 337)  (516 337)  routing T_10_21.sp4_v_b_18 <X> T_10_21.lc_trk_g0_2
 (27 1)  (519 337)  (519 337)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 337)  (523 337)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (38 1)  (530 337)  (530 337)  LC_0 Logic Functioning bit
 (39 1)  (531 337)  (531 337)  LC_0 Logic Functioning bit
 (41 1)  (533 337)  (533 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (51 1)  (543 337)  (543 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_3 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (508 338)  (508 338)  routing T_10_21.sp4_v_b_13 <X> T_10_21.lc_trk_g0_5
 (17 2)  (509 338)  (509 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (510 338)  (510 338)  routing T_10_21.sp4_v_b_13 <X> T_10_21.lc_trk_g0_5
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 338)  (523 338)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 338)  (526 338)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (0 3)  (492 339)  (492 339)  routing T_10_21.glb_netwk_3 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (18 3)  (510 339)  (510 339)  routing T_10_21.sp4_v_b_13 <X> T_10_21.lc_trk_g0_5
 (27 3)  (519 339)  (519 339)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 339)  (523 339)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (5 4)  (497 340)  (497 340)  routing T_10_21.sp4_v_t_38 <X> T_10_21.sp4_h_r_3
 (6 4)  (498 340)  (498 340)  routing T_10_21.sp4_h_r_10 <X> T_10_21.sp4_v_b_3
 (11 4)  (503 340)  (503 340)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (13 4)  (505 340)  (505 340)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (14 4)  (506 340)  (506 340)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g1_0
 (21 4)  (513 340)  (513 340)  routing T_10_21.lft_op_3 <X> T_10_21.lc_trk_g1_3
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 340)  (516 340)  routing T_10_21.lft_op_3 <X> T_10_21.lc_trk_g1_3
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 340)  (525 340)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (37 4)  (529 340)  (529 340)  LC_2 Logic Functioning bit
 (38 4)  (530 340)  (530 340)  LC_2 Logic Functioning bit
 (39 4)  (531 340)  (531 340)  LC_2 Logic Functioning bit
 (40 4)  (532 340)  (532 340)  LC_2 Logic Functioning bit
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (42 4)  (534 340)  (534 340)  LC_2 Logic Functioning bit
 (50 4)  (542 340)  (542 340)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (504 341)  (504 341)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (518 341)  (518 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 341)  (519 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (37 5)  (529 341)  (529 341)  LC_2 Logic Functioning bit
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (39 5)  (531 341)  (531 341)  LC_2 Logic Functioning bit
 (40 5)  (532 341)  (532 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (16 6)  (508 342)  (508 342)  routing T_10_21.sp4_v_b_13 <X> T_10_21.lc_trk_g1_5
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (510 342)  (510 342)  routing T_10_21.sp4_v_b_13 <X> T_10_21.lc_trk_g1_5
 (21 6)  (513 342)  (513 342)  routing T_10_21.wire_logic_cluster/lc_7/out <X> T_10_21.lc_trk_g1_7
 (22 6)  (514 342)  (514 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 342)  (518 342)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 342)  (520 342)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 342)  (522 342)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 342)  (526 342)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (38 6)  (530 342)  (530 342)  LC_3 Logic Functioning bit
 (40 6)  (532 342)  (532 342)  LC_3 Logic Functioning bit
 (41 6)  (533 342)  (533 342)  LC_3 Logic Functioning bit
 (42 6)  (534 342)  (534 342)  LC_3 Logic Functioning bit
 (43 6)  (535 342)  (535 342)  LC_3 Logic Functioning bit
 (50 6)  (542 342)  (542 342)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (507 343)  (507 343)  routing T_10_21.sp4_v_t_9 <X> T_10_21.lc_trk_g1_4
 (16 7)  (508 343)  (508 343)  routing T_10_21.sp4_v_t_9 <X> T_10_21.lc_trk_g1_4
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (510 343)  (510 343)  routing T_10_21.sp4_v_b_13 <X> T_10_21.lc_trk_g1_5
 (27 7)  (519 343)  (519 343)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 343)  (523 343)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 343)  (528 343)  LC_3 Logic Functioning bit
 (37 7)  (529 343)  (529 343)  LC_3 Logic Functioning bit
 (38 7)  (530 343)  (530 343)  LC_3 Logic Functioning bit
 (39 7)  (531 343)  (531 343)  LC_3 Logic Functioning bit
 (40 7)  (532 343)  (532 343)  LC_3 Logic Functioning bit
 (41 7)  (533 343)  (533 343)  LC_3 Logic Functioning bit
 (42 7)  (534 343)  (534 343)  LC_3 Logic Functioning bit
 (43 7)  (535 343)  (535 343)  LC_3 Logic Functioning bit
 (16 8)  (508 344)  (508 344)  routing T_10_21.sp4_v_t_12 <X> T_10_21.lc_trk_g2_1
 (17 8)  (509 344)  (509 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (510 344)  (510 344)  routing T_10_21.sp4_v_t_12 <X> T_10_21.lc_trk_g2_1
 (26 8)  (518 344)  (518 344)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 344)  (519 344)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 344)  (520 344)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 344)  (522 344)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (52 8)  (544 344)  (544 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (496 345)  (496 345)  routing T_10_21.sp4_v_t_36 <X> T_10_21.sp4_h_r_6
 (12 9)  (504 345)  (504 345)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_v_b_8
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (516 345)  (516 345)  routing T_10_21.tnr_op_2 <X> T_10_21.lc_trk_g2_2
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (37 9)  (529 345)  (529 345)  LC_4 Logic Functioning bit
 (38 9)  (530 345)  (530 345)  LC_4 Logic Functioning bit
 (39 9)  (531 345)  (531 345)  LC_4 Logic Functioning bit
 (41 9)  (533 345)  (533 345)  LC_4 Logic Functioning bit
 (43 9)  (535 345)  (535 345)  LC_4 Logic Functioning bit
 (14 10)  (506 346)  (506 346)  routing T_10_21.sp4_h_r_36 <X> T_10_21.lc_trk_g2_4
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 346)  (510 346)  routing T_10_21.wire_logic_cluster/lc_5/out <X> T_10_21.lc_trk_g2_5
 (25 10)  (517 346)  (517 346)  routing T_10_21.sp4_v_b_38 <X> T_10_21.lc_trk_g2_6
 (28 10)  (520 346)  (520 346)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 346)  (522 346)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 346)  (525 346)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 346)  (527 346)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.input_2_5
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (37 10)  (529 346)  (529 346)  LC_5 Logic Functioning bit
 (43 10)  (535 346)  (535 346)  LC_5 Logic Functioning bit
 (45 10)  (537 346)  (537 346)  LC_5 Logic Functioning bit
 (8 11)  (500 347)  (500 347)  routing T_10_21.sp4_h_r_1 <X> T_10_21.sp4_v_t_42
 (9 11)  (501 347)  (501 347)  routing T_10_21.sp4_h_r_1 <X> T_10_21.sp4_v_t_42
 (10 11)  (502 347)  (502 347)  routing T_10_21.sp4_h_r_1 <X> T_10_21.sp4_v_t_42
 (15 11)  (507 347)  (507 347)  routing T_10_21.sp4_h_r_36 <X> T_10_21.lc_trk_g2_4
 (16 11)  (508 347)  (508 347)  routing T_10_21.sp4_h_r_36 <X> T_10_21.lc_trk_g2_4
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 347)  (515 347)  routing T_10_21.sp4_v_b_38 <X> T_10_21.lc_trk_g2_6
 (25 11)  (517 347)  (517 347)  routing T_10_21.sp4_v_b_38 <X> T_10_21.lc_trk_g2_6
 (28 11)  (520 347)  (520 347)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 347)  (522 347)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 347)  (523 347)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 347)  (524 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 347)  (525 347)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.input_2_5
 (36 11)  (528 347)  (528 347)  LC_5 Logic Functioning bit
 (37 11)  (529 347)  (529 347)  LC_5 Logic Functioning bit
 (41 11)  (533 347)  (533 347)  LC_5 Logic Functioning bit
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (43 11)  (535 347)  (535 347)  LC_5 Logic Functioning bit
 (48 11)  (540 347)  (540 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (9 12)  (501 348)  (501 348)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_h_r_10
 (10 12)  (502 348)  (502 348)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_h_r_10
 (12 12)  (504 348)  (504 348)  routing T_10_21.sp4_v_t_46 <X> T_10_21.sp4_h_r_11
 (15 12)  (507 348)  (507 348)  routing T_10_21.sp4_h_r_33 <X> T_10_21.lc_trk_g3_1
 (16 12)  (508 348)  (508 348)  routing T_10_21.sp4_h_r_33 <X> T_10_21.lc_trk_g3_1
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.sp4_h_r_33 <X> T_10_21.lc_trk_g3_1
 (21 12)  (513 348)  (513 348)  routing T_10_21.sp4_v_t_14 <X> T_10_21.lc_trk_g3_3
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 348)  (515 348)  routing T_10_21.sp4_v_t_14 <X> T_10_21.lc_trk_g3_3
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (45 12)  (537 348)  (537 348)  LC_6 Logic Functioning bit
 (51 12)  (543 348)  (543 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (507 349)  (507 349)  routing T_10_21.tnr_op_0 <X> T_10_21.lc_trk_g3_0
 (17 13)  (509 349)  (509 349)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (14 14)  (506 350)  (506 350)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g3_4
 (25 14)  (517 350)  (517 350)  routing T_10_21.wire_logic_cluster/lc_6/out <X> T_10_21.lc_trk_g3_6
 (26 14)  (518 350)  (518 350)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 350)  (519 350)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (37 14)  (529 350)  (529 350)  LC_7 Logic Functioning bit
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (39 14)  (531 350)  (531 350)  LC_7 Logic Functioning bit
 (41 14)  (533 350)  (533 350)  LC_7 Logic Functioning bit
 (43 14)  (535 350)  (535 350)  LC_7 Logic Functioning bit
 (45 14)  (537 350)  (537 350)  LC_7 Logic Functioning bit
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 351)  (523 351)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (38 15)  (530 351)  (530 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (14 0)  (560 336)  (560 336)  routing T_11_21.wire_logic_cluster/lc_0/out <X> T_11_21.lc_trk_g0_0
 (21 0)  (567 336)  (567 336)  routing T_11_21.bnr_op_3 <X> T_11_21.lc_trk_g0_3
 (22 0)  (568 336)  (568 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 336)  (582 336)  LC_0 Logic Functioning bit
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (40 0)  (586 336)  (586 336)  LC_0 Logic Functioning bit
 (41 0)  (587 336)  (587 336)  LC_0 Logic Functioning bit
 (42 0)  (588 336)  (588 336)  LC_0 Logic Functioning bit
 (9 1)  (555 337)  (555 337)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_v_b_1
 (17 1)  (563 337)  (563 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (567 337)  (567 337)  routing T_11_21.bnr_op_3 <X> T_11_21.lc_trk_g0_3
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 337)  (570 337)  routing T_11_21.bot_op_2 <X> T_11_21.lc_trk_g0_2
 (28 1)  (574 337)  (574 337)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 337)  (576 337)  routing T_11_21.lc_trk_g0_3 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 337)  (578 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 337)  (579 337)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.input_2_0
 (35 1)  (581 337)  (581 337)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.input_2_0
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (38 1)  (584 337)  (584 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (41 1)  (587 337)  (587 337)  LC_0 Logic Functioning bit
 (42 1)  (588 337)  (588 337)  LC_0 Logic Functioning bit
 (43 1)  (589 337)  (589 337)  LC_0 Logic Functioning bit
 (17 2)  (563 338)  (563 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (564 338)  (564 338)  routing T_11_21.bnr_op_5 <X> T_11_21.lc_trk_g0_5
 (21 2)  (567 338)  (567 338)  routing T_11_21.sp4_h_l_2 <X> T_11_21.lc_trk_g0_7
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (569 338)  (569 338)  routing T_11_21.sp4_h_l_2 <X> T_11_21.lc_trk_g0_7
 (24 2)  (570 338)  (570 338)  routing T_11_21.sp4_h_l_2 <X> T_11_21.lc_trk_g0_7
 (25 2)  (571 338)  (571 338)  routing T_11_21.sp4_v_b_6 <X> T_11_21.lc_trk_g0_6
 (26 2)  (572 338)  (572 338)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 338)  (573 338)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 338)  (574 338)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 338)  (576 338)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 338)  (581 338)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.input_2_1
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (40 2)  (586 338)  (586 338)  LC_1 Logic Functioning bit
 (41 2)  (587 338)  (587 338)  LC_1 Logic Functioning bit
 (18 3)  (564 339)  (564 339)  routing T_11_21.bnr_op_5 <X> T_11_21.lc_trk_g0_5
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (569 339)  (569 339)  routing T_11_21.sp4_v_b_6 <X> T_11_21.lc_trk_g0_6
 (26 3)  (572 339)  (572 339)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 339)  (573 339)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 339)  (574 339)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 339)  (576 339)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 339)  (577 339)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 339)  (578 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (581 339)  (581 339)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.input_2_1
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (39 3)  (585 339)  (585 339)  LC_1 Logic Functioning bit
 (40 3)  (586 339)  (586 339)  LC_1 Logic Functioning bit
 (41 3)  (587 339)  (587 339)  LC_1 Logic Functioning bit
 (42 3)  (588 339)  (588 339)  LC_1 Logic Functioning bit
 (43 3)  (589 339)  (589 339)  LC_1 Logic Functioning bit
 (21 4)  (567 340)  (567 340)  routing T_11_21.sp4_v_b_3 <X> T_11_21.lc_trk_g1_3
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (569 340)  (569 340)  routing T_11_21.sp4_v_b_3 <X> T_11_21.lc_trk_g1_3
 (26 4)  (572 340)  (572 340)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 340)  (573 340)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 340)  (576 340)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 340)  (577 340)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (39 4)  (585 340)  (585 340)  LC_2 Logic Functioning bit
 (40 4)  (586 340)  (586 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (50 4)  (596 340)  (596 340)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (557 341)  (557 341)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_h_r_5
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 341)  (576 341)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (37 5)  (583 341)  (583 341)  LC_2 Logic Functioning bit
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (39 5)  (585 341)  (585 341)  LC_2 Logic Functioning bit
 (40 5)  (586 341)  (586 341)  LC_2 Logic Functioning bit
 (41 5)  (587 341)  (587 341)  LC_2 Logic Functioning bit
 (42 5)  (588 341)  (588 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (8 6)  (554 342)  (554 342)  routing T_11_21.sp4_v_t_47 <X> T_11_21.sp4_h_l_41
 (9 6)  (555 342)  (555 342)  routing T_11_21.sp4_v_t_47 <X> T_11_21.sp4_h_l_41
 (10 6)  (556 342)  (556 342)  routing T_11_21.sp4_v_t_47 <X> T_11_21.sp4_h_l_41
 (16 6)  (562 342)  (562 342)  routing T_11_21.sp4_v_b_13 <X> T_11_21.lc_trk_g1_5
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 342)  (564 342)  routing T_11_21.sp4_v_b_13 <X> T_11_21.lc_trk_g1_5
 (21 6)  (567 342)  (567 342)  routing T_11_21.bnr_op_7 <X> T_11_21.lc_trk_g1_7
 (22 6)  (568 342)  (568 342)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (571 342)  (571 342)  routing T_11_21.sp4_v_t_3 <X> T_11_21.lc_trk_g1_6
 (26 6)  (572 342)  (572 342)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (37 6)  (583 342)  (583 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (39 6)  (585 342)  (585 342)  LC_3 Logic Functioning bit
 (41 6)  (587 342)  (587 342)  LC_3 Logic Functioning bit
 (42 6)  (588 342)  (588 342)  LC_3 Logic Functioning bit
 (43 6)  (589 342)  (589 342)  LC_3 Logic Functioning bit
 (47 6)  (593 342)  (593 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (596 342)  (596 342)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (598 342)  (598 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (561 343)  (561 343)  routing T_11_21.bot_op_4 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (564 343)  (564 343)  routing T_11_21.sp4_v_b_13 <X> T_11_21.lc_trk_g1_5
 (21 7)  (567 343)  (567 343)  routing T_11_21.bnr_op_7 <X> T_11_21.lc_trk_g1_7
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 343)  (569 343)  routing T_11_21.sp4_v_t_3 <X> T_11_21.lc_trk_g1_6
 (25 7)  (571 343)  (571 343)  routing T_11_21.sp4_v_t_3 <X> T_11_21.lc_trk_g1_6
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 343)  (577 343)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (38 7)  (584 343)  (584 343)  LC_3 Logic Functioning bit
 (39 7)  (585 343)  (585 343)  LC_3 Logic Functioning bit
 (40 7)  (586 343)  (586 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (42 7)  (588 343)  (588 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (13 8)  (559 344)  (559 344)  routing T_11_21.sp4_v_t_45 <X> T_11_21.sp4_v_b_8
 (15 8)  (561 344)  (561 344)  routing T_11_21.sp4_v_t_28 <X> T_11_21.lc_trk_g2_1
 (16 8)  (562 344)  (562 344)  routing T_11_21.sp4_v_t_28 <X> T_11_21.lc_trk_g2_1
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (567 344)  (567 344)  routing T_11_21.bnl_op_3 <X> T_11_21.lc_trk_g2_3
 (22 8)  (568 344)  (568 344)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 344)  (579 344)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (41 8)  (587 344)  (587 344)  LC_4 Logic Functioning bit
 (50 8)  (596 344)  (596 344)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (550 345)  (550 345)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_h_r_6
 (14 9)  (560 345)  (560 345)  routing T_11_21.sp4_h_r_24 <X> T_11_21.lc_trk_g2_0
 (15 9)  (561 345)  (561 345)  routing T_11_21.sp4_h_r_24 <X> T_11_21.lc_trk_g2_0
 (16 9)  (562 345)  (562 345)  routing T_11_21.sp4_h_r_24 <X> T_11_21.lc_trk_g2_0
 (17 9)  (563 345)  (563 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (567 345)  (567 345)  routing T_11_21.bnl_op_3 <X> T_11_21.lc_trk_g2_3
 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 345)  (571 345)  routing T_11_21.sp4_r_v_b_34 <X> T_11_21.lc_trk_g2_2
 (26 9)  (572 345)  (572 345)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 345)  (574 345)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (40 9)  (586 345)  (586 345)  LC_4 Logic Functioning bit
 (53 9)  (599 345)  (599 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (26 10)  (572 346)  (572 346)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 346)  (573 346)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 346)  (576 346)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 346)  (577 346)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 346)  (581 346)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.input_2_5
 (38 10)  (584 346)  (584 346)  LC_5 Logic Functioning bit
 (39 10)  (585 346)  (585 346)  LC_5 Logic Functioning bit
 (42 10)  (588 346)  (588 346)  LC_5 Logic Functioning bit
 (43 10)  (589 346)  (589 346)  LC_5 Logic Functioning bit
 (46 10)  (592 346)  (592 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (572 347)  (572 347)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 347)  (577 347)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 347)  (578 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (579 347)  (579 347)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.input_2_5
 (34 11)  (580 347)  (580 347)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.input_2_5
 (36 11)  (582 347)  (582 347)  LC_5 Logic Functioning bit
 (37 11)  (583 347)  (583 347)  LC_5 Logic Functioning bit
 (40 11)  (586 347)  (586 347)  LC_5 Logic Functioning bit
 (41 11)  (587 347)  (587 347)  LC_5 Logic Functioning bit
 (11 12)  (557 348)  (557 348)  routing T_11_21.sp4_v_t_45 <X> T_11_21.sp4_v_b_11
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (569 348)  (569 348)  routing T_11_21.sp12_v_b_19 <X> T_11_21.lc_trk_g3_3
 (8 13)  (554 349)  (554 349)  routing T_11_21.sp4_h_l_47 <X> T_11_21.sp4_v_b_10
 (9 13)  (555 349)  (555 349)  routing T_11_21.sp4_h_l_47 <X> T_11_21.sp4_v_b_10
 (12 13)  (558 349)  (558 349)  routing T_11_21.sp4_v_t_45 <X> T_11_21.sp4_v_b_11
 (21 13)  (567 349)  (567 349)  routing T_11_21.sp12_v_b_19 <X> T_11_21.lc_trk_g3_3
 (9 14)  (555 350)  (555 350)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_h_l_47
 (10 14)  (556 350)  (556 350)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_h_l_47
 (22 14)  (568 350)  (568 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (14 15)  (560 351)  (560 351)  routing T_11_21.sp4_r_v_b_44 <X> T_11_21.lc_trk_g3_4
 (17 15)  (563 351)  (563 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_12_21

 (4 0)  (604 336)  (604 336)  routing T_12_21.sp4_v_t_37 <X> T_12_21.sp4_v_b_0
 (14 0)  (614 336)  (614 336)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g0_0
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 336)  (618 336)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g0_1
 (21 0)  (621 336)  (621 336)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g0_3
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 336)  (623 336)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g0_3
 (24 0)  (624 336)  (624 336)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g0_3
 (26 0)  (626 336)  (626 336)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 336)  (630 336)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 336)  (633 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (43 0)  (643 336)  (643 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (53 0)  (653 336)  (653 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (621 337)  (621 337)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g0_3
 (27 1)  (627 337)  (627 337)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 337)  (628 337)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (41 1)  (641 337)  (641 337)  LC_0 Logic Functioning bit
 (42 1)  (642 337)  (642 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_3 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (616 338)  (616 338)  routing T_12_21.sp4_v_b_13 <X> T_12_21.lc_trk_g0_5
 (17 2)  (617 338)  (617 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (618 338)  (618 338)  routing T_12_21.sp4_v_b_13 <X> T_12_21.lc_trk_g0_5
 (26 2)  (626 338)  (626 338)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 338)  (627 338)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 338)  (628 338)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 338)  (633 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (45 2)  (645 338)  (645 338)  LC_1 Logic Functioning bit
 (46 2)  (646 338)  (646 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (648 338)  (648 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (600 339)  (600 339)  routing T_12_21.glb_netwk_3 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (18 3)  (618 339)  (618 339)  routing T_12_21.sp4_v_b_13 <X> T_12_21.lc_trk_g0_5
 (27 3)  (627 339)  (627 339)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 339)  (630 339)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 339)  (632 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (41 3)  (641 339)  (641 339)  LC_1 Logic Functioning bit
 (42 3)  (642 339)  (642 339)  LC_1 Logic Functioning bit
 (43 3)  (643 339)  (643 339)  LC_1 Logic Functioning bit
 (21 4)  (621 340)  (621 340)  routing T_12_21.sp4_h_r_11 <X> T_12_21.lc_trk_g1_3
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 340)  (623 340)  routing T_12_21.sp4_h_r_11 <X> T_12_21.lc_trk_g1_3
 (24 4)  (624 340)  (624 340)  routing T_12_21.sp4_h_r_11 <X> T_12_21.lc_trk_g1_3
 (26 4)  (626 340)  (626 340)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 340)  (631 340)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 340)  (633 340)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (46 4)  (646 340)  (646 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (648 340)  (648 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (626 341)  (626 341)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 341)  (630 341)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 341)  (631 341)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 341)  (632 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 341)  (634 341)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.input_2_2
 (35 5)  (635 341)  (635 341)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.input_2_2
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (41 5)  (641 341)  (641 341)  LC_2 Logic Functioning bit
 (43 5)  (643 341)  (643 341)  LC_2 Logic Functioning bit
 (48 5)  (648 341)  (648 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (651 341)  (651 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (614 342)  (614 342)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g1_4
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp12_h_r_13 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (19 6)  (619 342)  (619 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (621 342)  (621 342)  routing T_12_21.wire_logic_cluster/lc_7/out <X> T_12_21.lc_trk_g1_7
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (617 343)  (617 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 343)  (623 343)  routing T_12_21.sp12_h_r_14 <X> T_12_21.lc_trk_g1_6
 (26 8)  (626 344)  (626 344)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 344)  (630 344)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (39 8)  (639 344)  (639 344)  LC_4 Logic Functioning bit
 (41 8)  (641 344)  (641 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (28 9)  (628 345)  (628 345)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (39 9)  (639 345)  (639 345)  LC_4 Logic Functioning bit
 (51 9)  (651 345)  (651 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (653 345)  (653 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (3 10)  (603 346)  (603 346)  routing T_12_21.sp12_v_t_22 <X> T_12_21.sp12_h_l_22
 (12 10)  (612 346)  (612 346)  routing T_12_21.sp4_v_t_45 <X> T_12_21.sp4_h_l_45
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 346)  (626 346)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 346)  (633 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (42 10)  (642 346)  (642 346)  LC_5 Logic Functioning bit
 (47 10)  (647 346)  (647 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (651 346)  (651 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (611 347)  (611 347)  routing T_12_21.sp4_v_t_45 <X> T_12_21.sp4_h_l_45
 (17 11)  (617 347)  (617 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (621 347)  (621 347)  routing T_12_21.sp4_r_v_b_39 <X> T_12_21.lc_trk_g2_7
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 347)  (623 347)  routing T_12_21.sp4_v_b_46 <X> T_12_21.lc_trk_g2_6
 (24 11)  (624 347)  (624 347)  routing T_12_21.sp4_v_b_46 <X> T_12_21.lc_trk_g2_6
 (26 11)  (626 347)  (626 347)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 347)  (630 347)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 347)  (631 347)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (635 347)  (635 347)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.input_2_5
 (41 11)  (641 347)  (641 347)  LC_5 Logic Functioning bit
 (48 11)  (648 347)  (648 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (651 347)  (651 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (652 347)  (652 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (604 348)  (604 348)  routing T_12_21.sp4_v_t_44 <X> T_12_21.sp4_v_b_9
 (9 12)  (609 348)  (609 348)  routing T_12_21.sp4_v_t_47 <X> T_12_21.sp4_h_r_10
 (13 12)  (613 348)  (613 348)  routing T_12_21.sp4_v_t_46 <X> T_12_21.sp4_v_b_11
 (14 12)  (614 348)  (614 348)  routing T_12_21.rgt_op_0 <X> T_12_21.lc_trk_g3_0
 (19 12)  (619 348)  (619 348)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (627 348)  (627 348)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 348)  (628 348)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 348)  (631 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 348)  (633 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 348)  (636 348)  LC_6 Logic Functioning bit
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (13 13)  (613 349)  (613 349)  routing T_12_21.sp4_v_t_43 <X> T_12_21.sp4_h_r_11
 (15 13)  (615 349)  (615 349)  routing T_12_21.rgt_op_0 <X> T_12_21.lc_trk_g3_0
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 349)  (624 349)  routing T_12_21.tnl_op_2 <X> T_12_21.lc_trk_g3_2
 (25 13)  (625 349)  (625 349)  routing T_12_21.tnl_op_2 <X> T_12_21.lc_trk_g3_2
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (53 13)  (653 349)  (653 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (605 350)  (605 350)  routing T_12_21.sp4_v_t_38 <X> T_12_21.sp4_h_l_44
 (16 14)  (616 350)  (616 350)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g3_5
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 350)  (618 350)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g3_5
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (624 350)  (624 350)  routing T_12_21.tnr_op_7 <X> T_12_21.lc_trk_g3_7
 (26 14)  (626 350)  (626 350)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 350)  (627 350)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 350)  (630 350)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 350)  (631 350)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 350)  (634 350)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 350)  (636 350)  LC_7 Logic Functioning bit
 (38 14)  (638 350)  (638 350)  LC_7 Logic Functioning bit
 (45 14)  (645 350)  (645 350)  LC_7 Logic Functioning bit
 (4 15)  (604 351)  (604 351)  routing T_12_21.sp4_v_t_38 <X> T_12_21.sp4_h_l_44
 (6 15)  (606 351)  (606 351)  routing T_12_21.sp4_v_t_38 <X> T_12_21.sp4_h_l_44
 (15 15)  (615 351)  (615 351)  routing T_12_21.tnr_op_4 <X> T_12_21.lc_trk_g3_4
 (17 15)  (617 351)  (617 351)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 351)  (623 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (24 15)  (624 351)  (624 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (25 15)  (625 351)  (625 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (26 15)  (626 351)  (626 351)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 351)  (627 351)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 351)  (630 351)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (38 15)  (638 351)  (638 351)  LC_7 Logic Functioning bit
 (39 15)  (639 351)  (639 351)  LC_7 Logic Functioning bit
 (41 15)  (641 351)  (641 351)  LC_7 Logic Functioning bit
 (43 15)  (643 351)  (643 351)  LC_7 Logic Functioning bit
 (53 15)  (653 351)  (653 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_21

 (11 0)  (665 336)  (665 336)  routing T_13_21.sp4_v_t_46 <X> T_13_21.sp4_v_b_2
 (14 0)  (668 336)  (668 336)  routing T_13_21.wire_logic_cluster/lc_0/out <X> T_13_21.lc_trk_g0_0
 (26 0)  (680 336)  (680 336)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 336)  (682 336)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 336)  (684 336)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 336)  (685 336)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (43 0)  (697 336)  (697 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (12 1)  (666 337)  (666 337)  routing T_13_21.sp4_v_t_46 <X> T_13_21.sp4_v_b_2
 (17 1)  (671 337)  (671 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (680 337)  (680 337)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 337)  (682 337)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 337)  (685 337)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (43 1)  (697 337)  (697 337)  LC_0 Logic Functioning bit
 (44 1)  (698 337)  (698 337)  LC_0 Logic Functioning bit
 (53 1)  (707 337)  (707 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_3 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (660 338)  (660 338)  routing T_13_21.sp4_v_b_9 <X> T_13_21.sp4_v_t_37
 (21 2)  (675 338)  (675 338)  routing T_13_21.sp4_h_l_10 <X> T_13_21.lc_trk_g0_7
 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 338)  (677 338)  routing T_13_21.sp4_h_l_10 <X> T_13_21.lc_trk_g0_7
 (24 2)  (678 338)  (678 338)  routing T_13_21.sp4_h_l_10 <X> T_13_21.lc_trk_g0_7
 (0 3)  (654 339)  (654 339)  routing T_13_21.glb_netwk_3 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (4 3)  (658 339)  (658 339)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_h_l_37
 (5 3)  (659 339)  (659 339)  routing T_13_21.sp4_v_b_9 <X> T_13_21.sp4_v_t_37
 (21 3)  (675 339)  (675 339)  routing T_13_21.sp4_h_l_10 <X> T_13_21.lc_trk_g0_7
 (4 4)  (658 340)  (658 340)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_v_b_3
 (6 4)  (660 340)  (660 340)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_v_b_3
 (4 8)  (658 344)  (658 344)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_v_b_6
 (11 8)  (665 344)  (665 344)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_b_8
 (13 8)  (667 344)  (667 344)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_b_8
 (12 9)  (666 345)  (666 345)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_b_8
 (8 10)  (662 346)  (662 346)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_h_l_42
 (9 10)  (663 346)  (663 346)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_h_l_42
 (25 10)  (679 346)  (679 346)  routing T_13_21.sp4_h_r_38 <X> T_13_21.lc_trk_g2_6
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 347)  (677 347)  routing T_13_21.sp4_h_r_38 <X> T_13_21.lc_trk_g2_6
 (24 11)  (678 347)  (678 347)  routing T_13_21.sp4_h_r_38 <X> T_13_21.lc_trk_g2_6
 (0 14)  (654 350)  (654 350)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 350)  (669 350)  routing T_13_21.sp4_v_t_32 <X> T_13_21.lc_trk_g3_5
 (16 14)  (670 350)  (670 350)  routing T_13_21.sp4_v_t_32 <X> T_13_21.lc_trk_g3_5
 (17 14)  (671 350)  (671 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (654 351)  (654 351)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 351)  (655 351)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (668 351)  (668 351)  routing T_13_21.sp4_r_v_b_44 <X> T_13_21.lc_trk_g3_4
 (17 15)  (671 351)  (671 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_14_21

 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 336)  (739 336)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 336)  (741 336)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 336)  (742 336)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (8 1)  (716 337)  (716 337)  routing T_14_21.sp4_v_t_47 <X> T_14_21.sp4_v_b_1
 (10 1)  (718 337)  (718 337)  routing T_14_21.sp4_v_t_47 <X> T_14_21.sp4_v_b_1
 (31 1)  (739 337)  (739 337)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (38 1)  (746 337)  (746 337)  LC_0 Logic Functioning bit
 (44 1)  (752 337)  (752 337)  LC_0 Logic Functioning bit
 (51 1)  (759 337)  (759 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (718 338)  (718 338)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_h_l_36
 (12 2)  (720 338)  (720 338)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_h_l_39
 (0 3)  (708 339)  (708 339)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (11 4)  (719 340)  (719 340)  routing T_14_21.sp4_h_l_46 <X> T_14_21.sp4_v_b_5
 (13 4)  (721 340)  (721 340)  routing T_14_21.sp4_h_l_46 <X> T_14_21.sp4_v_b_5
 (14 4)  (722 340)  (722 340)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g1_0
 (6 5)  (714 341)  (714 341)  routing T_14_21.sp4_h_l_38 <X> T_14_21.sp4_h_r_3
 (12 5)  (720 341)  (720 341)  routing T_14_21.sp4_h_l_46 <X> T_14_21.sp4_v_b_5
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (12 10)  (720 346)  (720 346)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_h_l_45
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (708 350)  (708 350)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (719 350)  (719 350)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_v_t_46
 (1 15)  (709 351)  (709 351)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (731 351)  (731 351)  routing T_14_21.sp4_v_b_46 <X> T_14_21.lc_trk_g3_6
 (24 15)  (732 351)  (732 351)  routing T_14_21.sp4_v_b_46 <X> T_14_21.lc_trk_g3_6


LogicTile_15_21

 (14 0)  (776 336)  (776 336)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g0_0
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 336)  (790 336)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (788 337)  (788 337)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (44 1)  (806 337)  (806 337)  LC_0 Logic Functioning bit
 (51 1)  (813 337)  (813 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (787 338)  (787 338)  routing T_15_21.sp4_h_r_14 <X> T_15_21.lc_trk_g0_6
 (0 3)  (762 339)  (762 339)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 339)  (785 339)  routing T_15_21.sp4_h_r_14 <X> T_15_21.lc_trk_g0_6
 (24 3)  (786 339)  (786 339)  routing T_15_21.sp4_h_r_14 <X> T_15_21.lc_trk_g0_6
 (4 4)  (766 340)  (766 340)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_3
 (6 4)  (768 340)  (768 340)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_3
 (5 5)  (767 341)  (767 341)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_3
 (12 7)  (774 343)  (774 343)  routing T_15_21.sp4_h_l_40 <X> T_15_21.sp4_v_t_40
 (4 8)  (766 344)  (766 344)  routing T_15_21.sp4_h_l_37 <X> T_15_21.sp4_v_b_6
 (6 8)  (768 344)  (768 344)  routing T_15_21.sp4_h_l_37 <X> T_15_21.sp4_v_b_6
 (16 8)  (778 344)  (778 344)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (17 8)  (779 344)  (779 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 344)  (780 344)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (5 9)  (767 345)  (767 345)  routing T_15_21.sp4_h_l_37 <X> T_15_21.sp4_v_b_6
 (18 9)  (780 345)  (780 345)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (15 10)  (777 346)  (777 346)  routing T_15_21.sp4_v_t_32 <X> T_15_21.lc_trk_g2_5
 (16 10)  (778 346)  (778 346)  routing T_15_21.sp4_v_t_32 <X> T_15_21.lc_trk_g2_5
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (8 11)  (770 347)  (770 347)  routing T_15_21.sp4_v_b_4 <X> T_15_21.sp4_v_t_42
 (10 11)  (772 347)  (772 347)  routing T_15_21.sp4_v_b_4 <X> T_15_21.sp4_v_t_42
 (4 12)  (766 348)  (766 348)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_9
 (5 13)  (767 349)  (767 349)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_9
 (0 14)  (762 350)  (762 350)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 350)  (777 350)  routing T_15_21.tnl_op_5 <X> T_15_21.lc_trk_g3_5
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (0 15)  (762 351)  (762 351)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 351)  (763 351)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 351)  (780 351)  routing T_15_21.tnl_op_5 <X> T_15_21.lc_trk_g3_5


IO_Tile_0_20

 (14 1)  (3 321)  (3 321)  routing T_0_20.span4_vert_t_12 <X> T_0_20.span4_vert_b_0


LogicTile_1_20

 (12 0)  (30 320)  (30 320)  routing T_1_20.sp4_v_t_39 <X> T_1_20.sp4_h_r_2
 (25 0)  (43 320)  (43 320)  routing T_1_20.sp12_h_r_2 <X> T_1_20.lc_trk_g0_2
 (27 0)  (45 320)  (45 320)  routing T_1_20.lc_trk_g1_0 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 320)  (47 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 320)  (49 320)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 320)  (50 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 320)  (51 320)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 320)  (53 320)  routing T_1_20.lc_trk_g0_6 <X> T_1_20.input_2_0
 (38 0)  (56 320)  (56 320)  LC_0 Logic Functioning bit
 (39 0)  (57 320)  (57 320)  LC_0 Logic Functioning bit
 (42 0)  (60 320)  (60 320)  LC_0 Logic Functioning bit
 (43 0)  (61 320)  (61 320)  LC_0 Logic Functioning bit
 (22 1)  (40 321)  (40 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (42 321)  (42 321)  routing T_1_20.sp12_h_r_2 <X> T_1_20.lc_trk_g0_2
 (25 1)  (43 321)  (43 321)  routing T_1_20.sp12_h_r_2 <X> T_1_20.lc_trk_g0_2
 (26 1)  (44 321)  (44 321)  routing T_1_20.lc_trk_g0_2 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 321)  (47 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 321)  (50 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (53 321)  (53 321)  routing T_1_20.lc_trk_g0_6 <X> T_1_20.input_2_0
 (36 1)  (54 321)  (54 321)  LC_0 Logic Functioning bit
 (37 1)  (55 321)  (55 321)  LC_0 Logic Functioning bit
 (40 1)  (58 321)  (58 321)  LC_0 Logic Functioning bit
 (41 1)  (59 321)  (59 321)  LC_0 Logic Functioning bit
 (53 1)  (71 321)  (71 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (18 322)  (18 322)  routing T_1_20.glb_netwk_3 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (2 2)  (20 322)  (20 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (43 322)  (43 322)  routing T_1_20.sp4_h_r_14 <X> T_1_20.lc_trk_g0_6
 (27 2)  (45 322)  (45 322)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 322)  (46 322)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 322)  (47 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 322)  (49 322)  routing T_1_20.lc_trk_g1_5 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 322)  (50 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 322)  (52 322)  routing T_1_20.lc_trk_g1_5 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 322)  (55 322)  LC_1 Logic Functioning bit
 (39 2)  (57 322)  (57 322)  LC_1 Logic Functioning bit
 (41 2)  (59 322)  (59 322)  LC_1 Logic Functioning bit
 (43 2)  (61 322)  (61 322)  LC_1 Logic Functioning bit
 (0 3)  (18 323)  (18 323)  routing T_1_20.glb_netwk_3 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (15 3)  (33 323)  (33 323)  routing T_1_20.sp4_v_t_9 <X> T_1_20.lc_trk_g0_4
 (16 3)  (34 323)  (34 323)  routing T_1_20.sp4_v_t_9 <X> T_1_20.lc_trk_g0_4
 (17 3)  (35 323)  (35 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (40 323)  (40 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (41 323)  (41 323)  routing T_1_20.sp4_h_r_14 <X> T_1_20.lc_trk_g0_6
 (24 3)  (42 323)  (42 323)  routing T_1_20.sp4_h_r_14 <X> T_1_20.lc_trk_g0_6
 (30 3)  (48 323)  (48 323)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (55 323)  (55 323)  LC_1 Logic Functioning bit
 (39 3)  (57 323)  (57 323)  LC_1 Logic Functioning bit
 (41 3)  (59 323)  (59 323)  LC_1 Logic Functioning bit
 (43 3)  (61 323)  (61 323)  LC_1 Logic Functioning bit
 (0 4)  (18 324)  (18 324)  routing T_1_20.lc_trk_g2_2 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (1 4)  (19 324)  (19 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (40 324)  (40 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (41 324)  (41 324)  routing T_1_20.sp4_v_b_19 <X> T_1_20.lc_trk_g1_3
 (24 4)  (42 324)  (42 324)  routing T_1_20.sp4_v_b_19 <X> T_1_20.lc_trk_g1_3
 (26 4)  (44 324)  (44 324)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 324)  (46 324)  routing T_1_20.lc_trk_g2_3 <X> T_1_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 324)  (47 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 324)  (50 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 324)  (51 324)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 324)  (52 324)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (56 324)  (56 324)  LC_2 Logic Functioning bit
 (39 4)  (57 324)  (57 324)  LC_2 Logic Functioning bit
 (42 4)  (60 324)  (60 324)  LC_2 Logic Functioning bit
 (43 4)  (61 324)  (61 324)  LC_2 Logic Functioning bit
 (50 4)  (68 324)  (68 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (19 325)  (19 325)  routing T_1_20.lc_trk_g2_2 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (14 5)  (32 325)  (32 325)  routing T_1_20.sp12_h_r_16 <X> T_1_20.lc_trk_g1_0
 (16 5)  (34 325)  (34 325)  routing T_1_20.sp12_h_r_16 <X> T_1_20.lc_trk_g1_0
 (17 5)  (35 325)  (35 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (44 325)  (44 325)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 325)  (45 325)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 325)  (47 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 325)  (48 325)  routing T_1_20.lc_trk_g2_3 <X> T_1_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 325)  (49 325)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 325)  (54 325)  LC_2 Logic Functioning bit
 (37 5)  (55 325)  (55 325)  LC_2 Logic Functioning bit
 (40 5)  (58 325)  (58 325)  LC_2 Logic Functioning bit
 (41 5)  (59 325)  (59 325)  LC_2 Logic Functioning bit
 (14 6)  (32 326)  (32 326)  routing T_1_20.sp12_h_l_3 <X> T_1_20.lc_trk_g1_4
 (15 6)  (33 326)  (33 326)  routing T_1_20.sp4_h_r_21 <X> T_1_20.lc_trk_g1_5
 (16 6)  (34 326)  (34 326)  routing T_1_20.sp4_h_r_21 <X> T_1_20.lc_trk_g1_5
 (17 6)  (35 326)  (35 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (36 326)  (36 326)  routing T_1_20.sp4_h_r_21 <X> T_1_20.lc_trk_g1_5
 (21 6)  (39 326)  (39 326)  routing T_1_20.sp4_h_l_10 <X> T_1_20.lc_trk_g1_7
 (22 6)  (40 326)  (40 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (41 326)  (41 326)  routing T_1_20.sp4_h_l_10 <X> T_1_20.lc_trk_g1_7
 (24 6)  (42 326)  (42 326)  routing T_1_20.sp4_h_l_10 <X> T_1_20.lc_trk_g1_7
 (28 6)  (46 326)  (46 326)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 326)  (47 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 326)  (48 326)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 326)  (50 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 326)  (51 326)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 326)  (52 326)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 326)  (54 326)  LC_3 Logic Functioning bit
 (37 6)  (55 326)  (55 326)  LC_3 Logic Functioning bit
 (40 6)  (58 326)  (58 326)  LC_3 Logic Functioning bit
 (41 6)  (59 326)  (59 326)  LC_3 Logic Functioning bit
 (45 6)  (63 326)  (63 326)  LC_3 Logic Functioning bit
 (50 6)  (68 326)  (68 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (32 327)  (32 327)  routing T_1_20.sp12_h_l_3 <X> T_1_20.lc_trk_g1_4
 (15 7)  (33 327)  (33 327)  routing T_1_20.sp12_h_l_3 <X> T_1_20.lc_trk_g1_4
 (17 7)  (35 327)  (35 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (36 327)  (36 327)  routing T_1_20.sp4_h_r_21 <X> T_1_20.lc_trk_g1_5
 (21 7)  (39 327)  (39 327)  routing T_1_20.sp4_h_l_10 <X> T_1_20.lc_trk_g1_7
 (28 7)  (46 327)  (46 327)  routing T_1_20.lc_trk_g2_1 <X> T_1_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 327)  (47 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 327)  (48 327)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_3/in_1
 (38 7)  (56 327)  (56 327)  LC_3 Logic Functioning bit
 (39 7)  (57 327)  (57 327)  LC_3 Logic Functioning bit
 (42 7)  (60 327)  (60 327)  LC_3 Logic Functioning bit
 (43 7)  (61 327)  (61 327)  LC_3 Logic Functioning bit
 (9 8)  (27 328)  (27 328)  routing T_1_20.sp4_v_t_42 <X> T_1_20.sp4_h_r_7
 (17 8)  (35 328)  (35 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (40 328)  (40 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (43 328)  (43 328)  routing T_1_20.sp4_v_t_23 <X> T_1_20.lc_trk_g2_2
 (13 9)  (31 329)  (31 329)  routing T_1_20.sp4_v_t_38 <X> T_1_20.sp4_h_r_8
 (18 9)  (36 329)  (36 329)  routing T_1_20.sp4_r_v_b_33 <X> T_1_20.lc_trk_g2_1
 (21 9)  (39 329)  (39 329)  routing T_1_20.sp4_r_v_b_35 <X> T_1_20.lc_trk_g2_3
 (22 9)  (40 329)  (40 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (41 329)  (41 329)  routing T_1_20.sp4_v_t_23 <X> T_1_20.lc_trk_g2_2
 (25 9)  (43 329)  (43 329)  routing T_1_20.sp4_v_t_23 <X> T_1_20.lc_trk_g2_2
 (17 10)  (35 330)  (35 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (43 330)  (43 330)  routing T_1_20.sp4_v_b_30 <X> T_1_20.lc_trk_g2_6
 (26 10)  (44 330)  (44 330)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_5/in_0
 (32 10)  (50 330)  (50 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (55 330)  (55 330)  LC_5 Logic Functioning bit
 (39 10)  (57 330)  (57 330)  LC_5 Logic Functioning bit
 (41 10)  (59 330)  (59 330)  LC_5 Logic Functioning bit
 (43 10)  (61 330)  (61 330)  LC_5 Logic Functioning bit
 (18 11)  (36 331)  (36 331)  routing T_1_20.sp4_r_v_b_37 <X> T_1_20.lc_trk_g2_5
 (22 11)  (40 331)  (40 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (41 331)  (41 331)  routing T_1_20.sp4_v_b_30 <X> T_1_20.lc_trk_g2_6
 (28 11)  (46 331)  (46 331)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 331)  (47 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 331)  (49 331)  routing T_1_20.lc_trk_g0_2 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 331)  (54 331)  LC_5 Logic Functioning bit
 (38 11)  (56 331)  (56 331)  LC_5 Logic Functioning bit
 (40 11)  (58 331)  (58 331)  LC_5 Logic Functioning bit
 (42 11)  (60 331)  (60 331)  LC_5 Logic Functioning bit
 (17 12)  (35 332)  (35 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (40 332)  (40 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (41 332)  (41 332)  routing T_1_20.sp12_v_b_11 <X> T_1_20.lc_trk_g3_3
 (27 12)  (45 332)  (45 332)  routing T_1_20.lc_trk_g3_0 <X> T_1_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 332)  (46 332)  routing T_1_20.lc_trk_g3_0 <X> T_1_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 332)  (47 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 332)  (49 332)  routing T_1_20.lc_trk_g1_4 <X> T_1_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 332)  (50 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 332)  (52 332)  routing T_1_20.lc_trk_g1_4 <X> T_1_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (56 332)  (56 332)  LC_6 Logic Functioning bit
 (39 12)  (57 332)  (57 332)  LC_6 Logic Functioning bit
 (42 12)  (60 332)  (60 332)  LC_6 Logic Functioning bit
 (43 12)  (61 332)  (61 332)  LC_6 Logic Functioning bit
 (45 12)  (63 332)  (63 332)  LC_6 Logic Functioning bit
 (50 12)  (68 332)  (68 332)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (33 333)  (33 333)  routing T_1_20.tnr_op_0 <X> T_1_20.lc_trk_g3_0
 (17 13)  (35 333)  (35 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (36 333)  (36 333)  routing T_1_20.sp4_r_v_b_41 <X> T_1_20.lc_trk_g3_1
 (22 13)  (40 333)  (40 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (41 333)  (41 333)  routing T_1_20.sp12_v_b_18 <X> T_1_20.lc_trk_g3_2
 (25 13)  (43 333)  (43 333)  routing T_1_20.sp12_v_b_18 <X> T_1_20.lc_trk_g3_2
 (26 13)  (44 333)  (44 333)  routing T_1_20.lc_trk_g1_3 <X> T_1_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 333)  (45 333)  routing T_1_20.lc_trk_g1_3 <X> T_1_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 333)  (47 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (54 333)  (54 333)  LC_6 Logic Functioning bit
 (37 13)  (55 333)  (55 333)  LC_6 Logic Functioning bit
 (40 13)  (58 333)  (58 333)  LC_6 Logic Functioning bit
 (41 13)  (59 333)  (59 333)  LC_6 Logic Functioning bit
 (51 13)  (69 333)  (69 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (44 334)  (44 334)  routing T_1_20.lc_trk_g1_4 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (31 14)  (49 334)  (49 334)  routing T_1_20.lc_trk_g0_4 <X> T_1_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 334)  (50 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (55 334)  (55 334)  LC_7 Logic Functioning bit
 (39 14)  (57 334)  (57 334)  LC_7 Logic Functioning bit
 (41 14)  (59 334)  (59 334)  LC_7 Logic Functioning bit
 (43 14)  (61 334)  (61 334)  LC_7 Logic Functioning bit
 (53 14)  (71 334)  (71 334)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (27 15)  (45 335)  (45 335)  routing T_1_20.lc_trk_g1_4 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 335)  (47 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (54 335)  (54 335)  LC_7 Logic Functioning bit
 (38 15)  (56 335)  (56 335)  LC_7 Logic Functioning bit
 (40 15)  (58 335)  (58 335)  LC_7 Logic Functioning bit
 (42 15)  (60 335)  (60 335)  LC_7 Logic Functioning bit


LogicTile_2_20

 (5 0)  (77 320)  (77 320)  routing T_2_20.sp4_v_t_37 <X> T_2_20.sp4_h_r_0
 (15 0)  (87 320)  (87 320)  routing T_2_20.sp4_h_r_1 <X> T_2_20.lc_trk_g0_1
 (16 0)  (88 320)  (88 320)  routing T_2_20.sp4_h_r_1 <X> T_2_20.lc_trk_g0_1
 (17 0)  (89 320)  (89 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (15 1)  (87 321)  (87 321)  routing T_2_20.bot_op_0 <X> T_2_20.lc_trk_g0_0
 (17 1)  (89 321)  (89 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (90 321)  (90 321)  routing T_2_20.sp4_h_r_1 <X> T_2_20.lc_trk_g0_1
 (0 2)  (72 322)  (72 322)  routing T_2_20.glb_netwk_3 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (74 322)  (74 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 323)  (72 323)  routing T_2_20.glb_netwk_3 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (22 3)  (94 323)  (94 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 323)  (95 323)  routing T_2_20.sp4_h_r_6 <X> T_2_20.lc_trk_g0_6
 (24 3)  (96 323)  (96 323)  routing T_2_20.sp4_h_r_6 <X> T_2_20.lc_trk_g0_6
 (25 3)  (97 323)  (97 323)  routing T_2_20.sp4_h_r_6 <X> T_2_20.lc_trk_g0_6
 (0 4)  (72 324)  (72 324)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (1 4)  (73 324)  (73 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (87 324)  (87 324)  routing T_2_20.sp4_h_r_9 <X> T_2_20.lc_trk_g1_1
 (16 4)  (88 324)  (88 324)  routing T_2_20.sp4_h_r_9 <X> T_2_20.lc_trk_g1_1
 (17 4)  (89 324)  (89 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (90 324)  (90 324)  routing T_2_20.sp4_h_r_9 <X> T_2_20.lc_trk_g1_1
 (26 4)  (98 324)  (98 324)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 324)  (99 324)  routing T_2_20.lc_trk_g1_2 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 324)  (101 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 324)  (104 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 324)  (105 324)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 324)  (106 324)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 324)  (108 324)  LC_2 Logic Functioning bit
 (37 4)  (109 324)  (109 324)  LC_2 Logic Functioning bit
 (38 4)  (110 324)  (110 324)  LC_2 Logic Functioning bit
 (39 4)  (111 324)  (111 324)  LC_2 Logic Functioning bit
 (0 5)  (72 325)  (72 325)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (1 5)  (73 325)  (73 325)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (22 5)  (94 325)  (94 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (95 325)  (95 325)  routing T_2_20.sp12_h_r_10 <X> T_2_20.lc_trk_g1_2
 (28 5)  (100 325)  (100 325)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 325)  (101 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 325)  (102 325)  routing T_2_20.lc_trk_g1_2 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 325)  (112 325)  LC_2 Logic Functioning bit
 (41 5)  (113 325)  (113 325)  LC_2 Logic Functioning bit
 (42 5)  (114 325)  (114 325)  LC_2 Logic Functioning bit
 (43 5)  (115 325)  (115 325)  LC_2 Logic Functioning bit
 (26 6)  (98 326)  (98 326)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 326)  (99 326)  routing T_2_20.lc_trk_g1_1 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 326)  (101 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 326)  (103 326)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 326)  (104 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 326)  (105 326)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 326)  (106 326)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 326)  (108 326)  LC_3 Logic Functioning bit
 (37 6)  (109 326)  (109 326)  LC_3 Logic Functioning bit
 (40 6)  (112 326)  (112 326)  LC_3 Logic Functioning bit
 (41 6)  (113 326)  (113 326)  LC_3 Logic Functioning bit
 (45 6)  (117 326)  (117 326)  LC_3 Logic Functioning bit
 (50 6)  (122 326)  (122 326)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (94 327)  (94 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 327)  (96 327)  routing T_2_20.top_op_6 <X> T_2_20.lc_trk_g1_6
 (25 7)  (97 327)  (97 327)  routing T_2_20.top_op_6 <X> T_2_20.lc_trk_g1_6
 (26 7)  (98 327)  (98 327)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 327)  (99 327)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 327)  (100 327)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 327)  (101 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (38 7)  (110 327)  (110 327)  LC_3 Logic Functioning bit
 (39 7)  (111 327)  (111 327)  LC_3 Logic Functioning bit
 (42 7)  (114 327)  (114 327)  LC_3 Logic Functioning bit
 (43 7)  (115 327)  (115 327)  LC_3 Logic Functioning bit
 (52 7)  (124 327)  (124 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (2 8)  (74 328)  (74 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 8)  (82 328)  (82 328)  routing T_2_20.sp4_v_t_39 <X> T_2_20.sp4_h_r_7
 (21 8)  (93 328)  (93 328)  routing T_2_20.sp4_h_r_35 <X> T_2_20.lc_trk_g2_3
 (22 8)  (94 328)  (94 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (95 328)  (95 328)  routing T_2_20.sp4_h_r_35 <X> T_2_20.lc_trk_g2_3
 (24 8)  (96 328)  (96 328)  routing T_2_20.sp4_h_r_35 <X> T_2_20.lc_trk_g2_3
 (29 8)  (101 328)  (101 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 328)  (103 328)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 328)  (104 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 328)  (105 328)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 328)  (106 328)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 328)  (109 328)  LC_4 Logic Functioning bit
 (39 8)  (111 328)  (111 328)  LC_4 Logic Functioning bit
 (41 8)  (113 328)  (113 328)  LC_4 Logic Functioning bit
 (43 8)  (115 328)  (115 328)  LC_4 Logic Functioning bit
 (37 9)  (109 329)  (109 329)  LC_4 Logic Functioning bit
 (39 9)  (111 329)  (111 329)  LC_4 Logic Functioning bit
 (41 9)  (113 329)  (113 329)  LC_4 Logic Functioning bit
 (43 9)  (115 329)  (115 329)  LC_4 Logic Functioning bit
 (14 10)  (86 330)  (86 330)  routing T_2_20.sp4_h_r_36 <X> T_2_20.lc_trk_g2_4
 (29 10)  (101 330)  (101 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 330)  (103 330)  routing T_2_20.lc_trk_g0_6 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 330)  (104 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (110 330)  (110 330)  LC_5 Logic Functioning bit
 (39 10)  (111 330)  (111 330)  LC_5 Logic Functioning bit
 (42 10)  (114 330)  (114 330)  LC_5 Logic Functioning bit
 (43 10)  (115 330)  (115 330)  LC_5 Logic Functioning bit
 (50 10)  (122 330)  (122 330)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (87 331)  (87 331)  routing T_2_20.sp4_h_r_36 <X> T_2_20.lc_trk_g2_4
 (16 11)  (88 331)  (88 331)  routing T_2_20.sp4_h_r_36 <X> T_2_20.lc_trk_g2_4
 (17 11)  (89 331)  (89 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (98 331)  (98 331)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 331)  (99 331)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 331)  (100 331)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 331)  (101 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 331)  (103 331)  routing T_2_20.lc_trk_g0_6 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 331)  (108 331)  LC_5 Logic Functioning bit
 (37 11)  (109 331)  (109 331)  LC_5 Logic Functioning bit
 (40 11)  (112 331)  (112 331)  LC_5 Logic Functioning bit
 (41 11)  (113 331)  (113 331)  LC_5 Logic Functioning bit
 (9 12)  (81 332)  (81 332)  routing T_2_20.sp4_v_t_47 <X> T_2_20.sp4_h_r_10
 (14 12)  (86 332)  (86 332)  routing T_2_20.sp4_v_t_21 <X> T_2_20.lc_trk_g3_0
 (22 12)  (94 332)  (94 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (98 332)  (98 332)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 332)  (100 332)  routing T_2_20.lc_trk_g2_3 <X> T_2_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 332)  (101 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 332)  (103 332)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 332)  (104 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 332)  (106 332)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 332)  (108 332)  LC_6 Logic Functioning bit
 (37 12)  (109 332)  (109 332)  LC_6 Logic Functioning bit
 (40 12)  (112 332)  (112 332)  LC_6 Logic Functioning bit
 (41 12)  (113 332)  (113 332)  LC_6 Logic Functioning bit
 (45 12)  (117 332)  (117 332)  LC_6 Logic Functioning bit
 (50 12)  (122 332)  (122 332)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (124 332)  (124 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (86 333)  (86 333)  routing T_2_20.sp4_v_t_21 <X> T_2_20.lc_trk_g3_0
 (16 13)  (88 333)  (88 333)  routing T_2_20.sp4_v_t_21 <X> T_2_20.lc_trk_g3_0
 (17 13)  (89 333)  (89 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (94 333)  (94 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (95 333)  (95 333)  routing T_2_20.sp4_v_b_42 <X> T_2_20.lc_trk_g3_2
 (24 13)  (96 333)  (96 333)  routing T_2_20.sp4_v_b_42 <X> T_2_20.lc_trk_g3_2
 (28 13)  (100 333)  (100 333)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 333)  (101 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 333)  (102 333)  routing T_2_20.lc_trk_g2_3 <X> T_2_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 333)  (103 333)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (38 13)  (110 333)  (110 333)  LC_6 Logic Functioning bit
 (39 13)  (111 333)  (111 333)  LC_6 Logic Functioning bit
 (42 13)  (114 333)  (114 333)  LC_6 Logic Functioning bit
 (43 13)  (115 333)  (115 333)  LC_6 Logic Functioning bit
 (16 14)  (88 334)  (88 334)  routing T_2_20.sp12_v_b_21 <X> T_2_20.lc_trk_g3_5
 (17 14)  (89 334)  (89 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (14 15)  (86 335)  (86 335)  routing T_2_20.sp4_h_l_17 <X> T_2_20.lc_trk_g3_4
 (15 15)  (87 335)  (87 335)  routing T_2_20.sp4_h_l_17 <X> T_2_20.lc_trk_g3_4
 (16 15)  (88 335)  (88 335)  routing T_2_20.sp4_h_l_17 <X> T_2_20.lc_trk_g3_4
 (17 15)  (89 335)  (89 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (90 335)  (90 335)  routing T_2_20.sp12_v_b_21 <X> T_2_20.lc_trk_g3_5
 (22 15)  (94 335)  (94 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (97 335)  (97 335)  routing T_2_20.sp4_r_v_b_46 <X> T_2_20.lc_trk_g3_6


LogicTile_3_20

 (22 0)  (148 320)  (148 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (149 320)  (149 320)  routing T_3_20.sp12_h_r_11 <X> T_3_20.lc_trk_g0_3
 (26 0)  (152 320)  (152 320)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 320)  (155 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 320)  (158 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 320)  (159 320)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 320)  (161 320)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.input_2_0
 (38 0)  (164 320)  (164 320)  LC_0 Logic Functioning bit
 (39 0)  (165 320)  (165 320)  LC_0 Logic Functioning bit
 (42 0)  (168 320)  (168 320)  LC_0 Logic Functioning bit
 (43 0)  (169 320)  (169 320)  LC_0 Logic Functioning bit
 (10 1)  (136 321)  (136 321)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_v_b_1
 (15 1)  (141 321)  (141 321)  routing T_3_20.bot_op_0 <X> T_3_20.lc_trk_g0_0
 (17 1)  (143 321)  (143 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (28 1)  (154 321)  (154 321)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 321)  (155 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 321)  (156 321)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 321)  (157 321)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 321)  (158 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (161 321)  (161 321)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.input_2_0
 (36 1)  (162 321)  (162 321)  LC_0 Logic Functioning bit
 (37 1)  (163 321)  (163 321)  LC_0 Logic Functioning bit
 (40 1)  (166 321)  (166 321)  LC_0 Logic Functioning bit
 (41 1)  (167 321)  (167 321)  LC_0 Logic Functioning bit
 (0 2)  (126 322)  (126 322)  routing T_3_20.glb_netwk_3 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (2 2)  (128 322)  (128 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (134 322)  (134 322)  routing T_3_20.sp4_h_r_1 <X> T_3_20.sp4_h_l_36
 (14 2)  (140 322)  (140 322)  routing T_3_20.sp12_h_l_3 <X> T_3_20.lc_trk_g0_4
 (15 2)  (141 322)  (141 322)  routing T_3_20.sp12_h_r_5 <X> T_3_20.lc_trk_g0_5
 (17 2)  (143 322)  (143 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (144 322)  (144 322)  routing T_3_20.sp12_h_r_5 <X> T_3_20.lc_trk_g0_5
 (29 2)  (155 322)  (155 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 322)  (158 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 322)  (159 322)  routing T_3_20.lc_trk_g2_0 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 322)  (163 322)  LC_1 Logic Functioning bit
 (39 2)  (165 322)  (165 322)  LC_1 Logic Functioning bit
 (41 2)  (167 322)  (167 322)  LC_1 Logic Functioning bit
 (43 2)  (169 322)  (169 322)  LC_1 Logic Functioning bit
 (0 3)  (126 323)  (126 323)  routing T_3_20.glb_netwk_3 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (14 3)  (140 323)  (140 323)  routing T_3_20.sp12_h_l_3 <X> T_3_20.lc_trk_g0_4
 (15 3)  (141 323)  (141 323)  routing T_3_20.sp12_h_l_3 <X> T_3_20.lc_trk_g0_4
 (17 3)  (143 323)  (143 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (144 323)  (144 323)  routing T_3_20.sp12_h_r_5 <X> T_3_20.lc_trk_g0_5
 (22 3)  (148 323)  (148 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (149 323)  (149 323)  routing T_3_20.sp4_h_r_6 <X> T_3_20.lc_trk_g0_6
 (24 3)  (150 323)  (150 323)  routing T_3_20.sp4_h_r_6 <X> T_3_20.lc_trk_g0_6
 (25 3)  (151 323)  (151 323)  routing T_3_20.sp4_h_r_6 <X> T_3_20.lc_trk_g0_6
 (37 3)  (163 323)  (163 323)  LC_1 Logic Functioning bit
 (39 3)  (165 323)  (165 323)  LC_1 Logic Functioning bit
 (41 3)  (167 323)  (167 323)  LC_1 Logic Functioning bit
 (43 3)  (169 323)  (169 323)  LC_1 Logic Functioning bit
 (1 4)  (127 324)  (127 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (140 324)  (140 324)  routing T_3_20.sp4_h_l_5 <X> T_3_20.lc_trk_g1_0
 (16 4)  (142 324)  (142 324)  routing T_3_20.sp12_h_r_9 <X> T_3_20.lc_trk_g1_1
 (17 4)  (143 324)  (143 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (22 4)  (148 324)  (148 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (149 324)  (149 324)  routing T_3_20.sp4_v_b_19 <X> T_3_20.lc_trk_g1_3
 (24 4)  (150 324)  (150 324)  routing T_3_20.sp4_v_b_19 <X> T_3_20.lc_trk_g1_3
 (28 4)  (154 324)  (154 324)  routing T_3_20.lc_trk_g2_1 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 324)  (155 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 324)  (157 324)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 324)  (158 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 324)  (159 324)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (164 324)  (164 324)  LC_2 Logic Functioning bit
 (39 4)  (165 324)  (165 324)  LC_2 Logic Functioning bit
 (42 4)  (168 324)  (168 324)  LC_2 Logic Functioning bit
 (43 4)  (169 324)  (169 324)  LC_2 Logic Functioning bit
 (50 4)  (176 324)  (176 324)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (126 325)  (126 325)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_7/cen
 (1 5)  (127 325)  (127 325)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_7/cen
 (13 5)  (139 325)  (139 325)  routing T_3_20.sp4_v_t_37 <X> T_3_20.sp4_h_r_5
 (14 5)  (140 325)  (140 325)  routing T_3_20.sp4_h_l_5 <X> T_3_20.lc_trk_g1_0
 (15 5)  (141 325)  (141 325)  routing T_3_20.sp4_h_l_5 <X> T_3_20.lc_trk_g1_0
 (16 5)  (142 325)  (142 325)  routing T_3_20.sp4_h_l_5 <X> T_3_20.lc_trk_g1_0
 (17 5)  (143 325)  (143 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (152 325)  (152 325)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 325)  (153 325)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 325)  (154 325)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 325)  (155 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 325)  (157 325)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 325)  (162 325)  LC_2 Logic Functioning bit
 (37 5)  (163 325)  (163 325)  LC_2 Logic Functioning bit
 (40 5)  (166 325)  (166 325)  LC_2 Logic Functioning bit
 (41 5)  (167 325)  (167 325)  LC_2 Logic Functioning bit
 (4 6)  (130 326)  (130 326)  routing T_3_20.sp4_h_r_9 <X> T_3_20.sp4_v_t_38
 (6 6)  (132 326)  (132 326)  routing T_3_20.sp4_h_r_9 <X> T_3_20.sp4_v_t_38
 (8 6)  (134 326)  (134 326)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_h_l_41
 (10 6)  (136 326)  (136 326)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_h_l_41
 (11 6)  (137 326)  (137 326)  routing T_3_20.sp4_h_r_11 <X> T_3_20.sp4_v_t_40
 (13 6)  (139 326)  (139 326)  routing T_3_20.sp4_h_r_11 <X> T_3_20.sp4_v_t_40
 (21 6)  (147 326)  (147 326)  routing T_3_20.sp4_h_l_10 <X> T_3_20.lc_trk_g1_7
 (22 6)  (148 326)  (148 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (149 326)  (149 326)  routing T_3_20.sp4_h_l_10 <X> T_3_20.lc_trk_g1_7
 (24 6)  (150 326)  (150 326)  routing T_3_20.sp4_h_l_10 <X> T_3_20.lc_trk_g1_7
 (26 6)  (152 326)  (152 326)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (155 326)  (155 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 326)  (156 326)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 326)  (157 326)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 326)  (158 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 326)  (159 326)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (164 326)  (164 326)  LC_3 Logic Functioning bit
 (39 6)  (165 326)  (165 326)  LC_3 Logic Functioning bit
 (42 6)  (168 326)  (168 326)  LC_3 Logic Functioning bit
 (43 6)  (169 326)  (169 326)  LC_3 Logic Functioning bit
 (45 6)  (171 326)  (171 326)  LC_3 Logic Functioning bit
 (50 6)  (176 326)  (176 326)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (131 327)  (131 327)  routing T_3_20.sp4_h_r_9 <X> T_3_20.sp4_v_t_38
 (12 7)  (138 327)  (138 327)  routing T_3_20.sp4_h_r_11 <X> T_3_20.sp4_v_t_40
 (21 7)  (147 327)  (147 327)  routing T_3_20.sp4_h_l_10 <X> T_3_20.lc_trk_g1_7
 (28 7)  (154 327)  (154 327)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 327)  (155 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 327)  (157 327)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 327)  (162 327)  LC_3 Logic Functioning bit
 (37 7)  (163 327)  (163 327)  LC_3 Logic Functioning bit
 (40 7)  (166 327)  (166 327)  LC_3 Logic Functioning bit
 (41 7)  (167 327)  (167 327)  LC_3 Logic Functioning bit
 (48 7)  (174 327)  (174 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (140 328)  (140 328)  routing T_3_20.sp4_h_l_21 <X> T_3_20.lc_trk_g2_0
 (16 8)  (142 328)  (142 328)  routing T_3_20.sp12_v_t_6 <X> T_3_20.lc_trk_g2_1
 (17 8)  (143 328)  (143 328)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (148 328)  (148 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (155 328)  (155 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 328)  (156 328)  routing T_3_20.lc_trk_g0_5 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 328)  (158 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 328)  (160 328)  routing T_3_20.lc_trk_g1_0 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 328)  (163 328)  LC_4 Logic Functioning bit
 (39 8)  (165 328)  (165 328)  LC_4 Logic Functioning bit
 (41 8)  (167 328)  (167 328)  LC_4 Logic Functioning bit
 (43 8)  (169 328)  (169 328)  LC_4 Logic Functioning bit
 (15 9)  (141 329)  (141 329)  routing T_3_20.sp4_h_l_21 <X> T_3_20.lc_trk_g2_0
 (16 9)  (142 329)  (142 329)  routing T_3_20.sp4_h_l_21 <X> T_3_20.lc_trk_g2_0
 (17 9)  (143 329)  (143 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (19 9)  (145 329)  (145 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (147 329)  (147 329)  routing T_3_20.sp4_r_v_b_35 <X> T_3_20.lc_trk_g2_3
 (37 9)  (163 329)  (163 329)  LC_4 Logic Functioning bit
 (39 9)  (165 329)  (165 329)  LC_4 Logic Functioning bit
 (41 9)  (167 329)  (167 329)  LC_4 Logic Functioning bit
 (43 9)  (169 329)  (169 329)  LC_4 Logic Functioning bit
 (11 10)  (137 330)  (137 330)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_v_t_45
 (13 10)  (139 330)  (139 330)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_v_t_45
 (17 10)  (143 330)  (143 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 330)  (144 330)  routing T_3_20.wire_logic_cluster/lc_5/out <X> T_3_20.lc_trk_g2_5
 (22 10)  (148 330)  (148 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (149 330)  (149 330)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g2_7
 (24 10)  (150 330)  (150 330)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g2_7
 (25 10)  (151 330)  (151 330)  routing T_3_20.rgt_op_6 <X> T_3_20.lc_trk_g2_6
 (27 10)  (153 330)  (153 330)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 330)  (155 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 330)  (156 330)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 330)  (158 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 330)  (160 330)  routing T_3_20.lc_trk_g1_1 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (164 330)  (164 330)  LC_5 Logic Functioning bit
 (39 10)  (165 330)  (165 330)  LC_5 Logic Functioning bit
 (42 10)  (168 330)  (168 330)  LC_5 Logic Functioning bit
 (43 10)  (169 330)  (169 330)  LC_5 Logic Functioning bit
 (50 10)  (176 330)  (176 330)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (135 331)  (135 331)  routing T_3_20.sp4_v_b_7 <X> T_3_20.sp4_v_t_42
 (12 11)  (138 331)  (138 331)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_v_t_45
 (15 11)  (141 331)  (141 331)  routing T_3_20.sp4_v_t_33 <X> T_3_20.lc_trk_g2_4
 (16 11)  (142 331)  (142 331)  routing T_3_20.sp4_v_t_33 <X> T_3_20.lc_trk_g2_4
 (17 11)  (143 331)  (143 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (147 331)  (147 331)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g2_7
 (22 11)  (148 331)  (148 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (150 331)  (150 331)  routing T_3_20.rgt_op_6 <X> T_3_20.lc_trk_g2_6
 (27 11)  (153 331)  (153 331)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 331)  (154 331)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 331)  (155 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 331)  (156 331)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 331)  (162 331)  LC_5 Logic Functioning bit
 (37 11)  (163 331)  (163 331)  LC_5 Logic Functioning bit
 (40 11)  (166 331)  (166 331)  LC_5 Logic Functioning bit
 (41 11)  (167 331)  (167 331)  LC_5 Logic Functioning bit
 (14 12)  (140 332)  (140 332)  routing T_3_20.wire_logic_cluster/lc_0/out <X> T_3_20.lc_trk_g3_0
 (21 12)  (147 332)  (147 332)  routing T_3_20.sp4_v_t_14 <X> T_3_20.lc_trk_g3_3
 (22 12)  (148 332)  (148 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (149 332)  (149 332)  routing T_3_20.sp4_v_t_14 <X> T_3_20.lc_trk_g3_3
 (17 13)  (143 333)  (143 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (6 14)  (132 334)  (132 334)  routing T_3_20.sp4_h_l_41 <X> T_3_20.sp4_v_t_44
 (8 15)  (134 335)  (134 335)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_v_t_47
 (9 15)  (135 335)  (135 335)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_v_t_47
 (10 15)  (136 335)  (136 335)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_v_t_47


LogicTile_4_20

 (3 0)  (183 320)  (183 320)  routing T_4_20.sp12_v_t_23 <X> T_4_20.sp12_v_b_0
 (4 0)  (184 320)  (184 320)  routing T_4_20.sp4_v_t_41 <X> T_4_20.sp4_v_b_0
 (6 0)  (186 320)  (186 320)  routing T_4_20.sp4_v_t_41 <X> T_4_20.sp4_v_b_0
 (14 0)  (194 320)  (194 320)  routing T_4_20.sp4_h_l_5 <X> T_4_20.lc_trk_g0_0
 (21 0)  (201 320)  (201 320)  routing T_4_20.sp12_h_r_3 <X> T_4_20.lc_trk_g0_3
 (22 0)  (202 320)  (202 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (204 320)  (204 320)  routing T_4_20.sp12_h_r_3 <X> T_4_20.lc_trk_g0_3
 (26 0)  (206 320)  (206 320)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 320)  (207 320)  routing T_4_20.lc_trk_g1_0 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 320)  (209 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 320)  (212 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 320)  (213 320)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 320)  (216 320)  LC_0 Logic Functioning bit
 (38 0)  (218 320)  (218 320)  LC_0 Logic Functioning bit
 (41 0)  (221 320)  (221 320)  LC_0 Logic Functioning bit
 (43 0)  (223 320)  (223 320)  LC_0 Logic Functioning bit
 (45 0)  (225 320)  (225 320)  LC_0 Logic Functioning bit
 (8 1)  (188 321)  (188 321)  routing T_4_20.sp4_v_t_47 <X> T_4_20.sp4_v_b_1
 (10 1)  (190 321)  (190 321)  routing T_4_20.sp4_v_t_47 <X> T_4_20.sp4_v_b_1
 (14 1)  (194 321)  (194 321)  routing T_4_20.sp4_h_l_5 <X> T_4_20.lc_trk_g0_0
 (15 1)  (195 321)  (195 321)  routing T_4_20.sp4_h_l_5 <X> T_4_20.lc_trk_g0_0
 (16 1)  (196 321)  (196 321)  routing T_4_20.sp4_h_l_5 <X> T_4_20.lc_trk_g0_0
 (17 1)  (197 321)  (197 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (201 321)  (201 321)  routing T_4_20.sp12_h_r_3 <X> T_4_20.lc_trk_g0_3
 (22 1)  (202 321)  (202 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (203 321)  (203 321)  routing T_4_20.sp4_h_r_2 <X> T_4_20.lc_trk_g0_2
 (24 1)  (204 321)  (204 321)  routing T_4_20.sp4_h_r_2 <X> T_4_20.lc_trk_g0_2
 (25 1)  (205 321)  (205 321)  routing T_4_20.sp4_h_r_2 <X> T_4_20.lc_trk_g0_2
 (27 1)  (207 321)  (207 321)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 321)  (209 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (217 321)  (217 321)  LC_0 Logic Functioning bit
 (39 1)  (219 321)  (219 321)  LC_0 Logic Functioning bit
 (41 1)  (221 321)  (221 321)  LC_0 Logic Functioning bit
 (43 1)  (223 321)  (223 321)  LC_0 Logic Functioning bit
 (51 1)  (231 321)  (231 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (180 322)  (180 322)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (182 322)  (182 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (197 322)  (197 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (198 322)  (198 322)  routing T_4_20.wire_logic_cluster/lc_5/out <X> T_4_20.lc_trk_g0_5
 (27 2)  (207 322)  (207 322)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 322)  (208 322)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 322)  (209 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 322)  (210 322)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 322)  (211 322)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 322)  (212 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 322)  (213 322)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 322)  (214 322)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 322)  (216 322)  LC_1 Logic Functioning bit
 (38 2)  (218 322)  (218 322)  LC_1 Logic Functioning bit
 (41 2)  (221 322)  (221 322)  LC_1 Logic Functioning bit
 (42 2)  (222 322)  (222 322)  LC_1 Logic Functioning bit
 (43 2)  (223 322)  (223 322)  LC_1 Logic Functioning bit
 (0 3)  (180 323)  (180 323)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (6 3)  (186 323)  (186 323)  routing T_4_20.sp4_h_r_0 <X> T_4_20.sp4_h_l_37
 (26 3)  (206 323)  (206 323)  routing T_4_20.lc_trk_g2_3 <X> T_4_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 323)  (208 323)  routing T_4_20.lc_trk_g2_3 <X> T_4_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 323)  (209 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 323)  (211 323)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 323)  (212 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (215 323)  (215 323)  routing T_4_20.lc_trk_g0_3 <X> T_4_20.input_2_1
 (37 3)  (217 323)  (217 323)  LC_1 Logic Functioning bit
 (39 3)  (219 323)  (219 323)  LC_1 Logic Functioning bit
 (43 3)  (223 323)  (223 323)  LC_1 Logic Functioning bit
 (51 3)  (231 323)  (231 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (194 324)  (194 324)  routing T_4_20.wire_logic_cluster/lc_0/out <X> T_4_20.lc_trk_g1_0
 (27 4)  (207 324)  (207 324)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 324)  (209 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 324)  (210 324)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 324)  (211 324)  routing T_4_20.lc_trk_g2_5 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 324)  (212 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 324)  (213 324)  routing T_4_20.lc_trk_g2_5 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 324)  (217 324)  LC_2 Logic Functioning bit
 (39 4)  (219 324)  (219 324)  LC_2 Logic Functioning bit
 (41 4)  (221 324)  (221 324)  LC_2 Logic Functioning bit
 (43 4)  (223 324)  (223 324)  LC_2 Logic Functioning bit
 (17 5)  (197 325)  (197 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (202 325)  (202 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (203 325)  (203 325)  routing T_4_20.sp12_h_r_10 <X> T_4_20.lc_trk_g1_2
 (37 5)  (217 325)  (217 325)  LC_2 Logic Functioning bit
 (39 5)  (219 325)  (219 325)  LC_2 Logic Functioning bit
 (41 5)  (221 325)  (221 325)  LC_2 Logic Functioning bit
 (43 5)  (223 325)  (223 325)  LC_2 Logic Functioning bit
 (5 6)  (185 326)  (185 326)  routing T_4_20.sp4_v_t_38 <X> T_4_20.sp4_h_l_38
 (8 6)  (188 326)  (188 326)  routing T_4_20.sp4_v_t_41 <X> T_4_20.sp4_h_l_41
 (9 6)  (189 326)  (189 326)  routing T_4_20.sp4_v_t_41 <X> T_4_20.sp4_h_l_41
 (11 6)  (191 326)  (191 326)  routing T_4_20.sp4_h_l_37 <X> T_4_20.sp4_v_t_40
 (15 6)  (195 326)  (195 326)  routing T_4_20.sp4_v_b_21 <X> T_4_20.lc_trk_g1_5
 (16 6)  (196 326)  (196 326)  routing T_4_20.sp4_v_b_21 <X> T_4_20.lc_trk_g1_5
 (17 6)  (197 326)  (197 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (206 326)  (206 326)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 326)  (209 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 326)  (212 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 326)  (213 326)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 326)  (214 326)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (218 326)  (218 326)  LC_3 Logic Functioning bit
 (39 6)  (219 326)  (219 326)  LC_3 Logic Functioning bit
 (42 6)  (222 326)  (222 326)  LC_3 Logic Functioning bit
 (43 6)  (223 326)  (223 326)  LC_3 Logic Functioning bit
 (50 6)  (230 326)  (230 326)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (186 327)  (186 327)  routing T_4_20.sp4_v_t_38 <X> T_4_20.sp4_h_l_38
 (14 7)  (194 327)  (194 327)  routing T_4_20.sp12_h_r_20 <X> T_4_20.lc_trk_g1_4
 (16 7)  (196 327)  (196 327)  routing T_4_20.sp12_h_r_20 <X> T_4_20.lc_trk_g1_4
 (17 7)  (197 327)  (197 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (202 327)  (202 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (203 327)  (203 327)  routing T_4_20.sp4_h_r_6 <X> T_4_20.lc_trk_g1_6
 (24 7)  (204 327)  (204 327)  routing T_4_20.sp4_h_r_6 <X> T_4_20.lc_trk_g1_6
 (25 7)  (205 327)  (205 327)  routing T_4_20.sp4_h_r_6 <X> T_4_20.lc_trk_g1_6
 (26 7)  (206 327)  (206 327)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 327)  (207 327)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 327)  (209 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 327)  (210 327)  routing T_4_20.lc_trk_g0_2 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 327)  (211 327)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 327)  (216 327)  LC_3 Logic Functioning bit
 (37 7)  (217 327)  (217 327)  LC_3 Logic Functioning bit
 (40 7)  (220 327)  (220 327)  LC_3 Logic Functioning bit
 (41 7)  (221 327)  (221 327)  LC_3 Logic Functioning bit
 (48 7)  (228 327)  (228 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (231 327)  (231 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (186 328)  (186 328)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_v_b_6
 (11 8)  (191 328)  (191 328)  routing T_4_20.sp4_h_r_3 <X> T_4_20.sp4_v_b_8
 (15 8)  (195 328)  (195 328)  routing T_4_20.tnr_op_1 <X> T_4_20.lc_trk_g2_1
 (17 8)  (197 328)  (197 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (202 328)  (202 328)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (204 328)  (204 328)  routing T_4_20.tnl_op_3 <X> T_4_20.lc_trk_g2_3
 (29 8)  (209 328)  (209 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 328)  (210 328)  routing T_4_20.lc_trk_g0_5 <X> T_4_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 328)  (212 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 328)  (214 328)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (217 328)  (217 328)  LC_4 Logic Functioning bit
 (39 8)  (219 328)  (219 328)  LC_4 Logic Functioning bit
 (41 8)  (221 328)  (221 328)  LC_4 Logic Functioning bit
 (43 8)  (223 328)  (223 328)  LC_4 Logic Functioning bit
 (8 9)  (188 329)  (188 329)  routing T_4_20.sp4_h_r_7 <X> T_4_20.sp4_v_b_7
 (14 9)  (194 329)  (194 329)  routing T_4_20.sp4_h_r_24 <X> T_4_20.lc_trk_g2_0
 (15 9)  (195 329)  (195 329)  routing T_4_20.sp4_h_r_24 <X> T_4_20.lc_trk_g2_0
 (16 9)  (196 329)  (196 329)  routing T_4_20.sp4_h_r_24 <X> T_4_20.lc_trk_g2_0
 (17 9)  (197 329)  (197 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (201 329)  (201 329)  routing T_4_20.tnl_op_3 <X> T_4_20.lc_trk_g2_3
 (31 9)  (211 329)  (211 329)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (217 329)  (217 329)  LC_4 Logic Functioning bit
 (39 9)  (219 329)  (219 329)  LC_4 Logic Functioning bit
 (41 9)  (221 329)  (221 329)  LC_4 Logic Functioning bit
 (43 9)  (223 329)  (223 329)  LC_4 Logic Functioning bit
 (52 9)  (232 329)  (232 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (192 330)  (192 330)  routing T_4_20.sp4_v_t_39 <X> T_4_20.sp4_h_l_45
 (15 10)  (195 330)  (195 330)  routing T_4_20.rgt_op_5 <X> T_4_20.lc_trk_g2_5
 (17 10)  (197 330)  (197 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (198 330)  (198 330)  routing T_4_20.rgt_op_5 <X> T_4_20.lc_trk_g2_5
 (21 10)  (201 330)  (201 330)  routing T_4_20.sp4_h_r_39 <X> T_4_20.lc_trk_g2_7
 (22 10)  (202 330)  (202 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (203 330)  (203 330)  routing T_4_20.sp4_h_r_39 <X> T_4_20.lc_trk_g2_7
 (24 10)  (204 330)  (204 330)  routing T_4_20.sp4_h_r_39 <X> T_4_20.lc_trk_g2_7
 (32 10)  (212 330)  (212 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 330)  (213 330)  routing T_4_20.lc_trk_g3_1 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 330)  (214 330)  routing T_4_20.lc_trk_g3_1 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 330)  (215 330)  routing T_4_20.lc_trk_g0_5 <X> T_4_20.input_2_5
 (36 10)  (216 330)  (216 330)  LC_5 Logic Functioning bit
 (37 10)  (217 330)  (217 330)  LC_5 Logic Functioning bit
 (38 10)  (218 330)  (218 330)  LC_5 Logic Functioning bit
 (42 10)  (222 330)  (222 330)  LC_5 Logic Functioning bit
 (45 10)  (225 330)  (225 330)  LC_5 Logic Functioning bit
 (11 11)  (191 331)  (191 331)  routing T_4_20.sp4_v_t_39 <X> T_4_20.sp4_h_l_45
 (13 11)  (193 331)  (193 331)  routing T_4_20.sp4_v_t_39 <X> T_4_20.sp4_h_l_45
 (28 11)  (208 331)  (208 331)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 331)  (209 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 331)  (212 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (216 331)  (216 331)  LC_5 Logic Functioning bit
 (37 11)  (217 331)  (217 331)  LC_5 Logic Functioning bit
 (39 11)  (219 331)  (219 331)  LC_5 Logic Functioning bit
 (43 11)  (223 331)  (223 331)  LC_5 Logic Functioning bit
 (51 11)  (231 331)  (231 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (185 332)  (185 332)  routing T_4_20.sp4_v_b_9 <X> T_4_20.sp4_h_r_9
 (15 12)  (195 332)  (195 332)  routing T_4_20.sp4_h_r_41 <X> T_4_20.lc_trk_g3_1
 (16 12)  (196 332)  (196 332)  routing T_4_20.sp4_h_r_41 <X> T_4_20.lc_trk_g3_1
 (17 12)  (197 332)  (197 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (198 332)  (198 332)  routing T_4_20.sp4_h_r_41 <X> T_4_20.lc_trk_g3_1
 (21 12)  (201 332)  (201 332)  routing T_4_20.rgt_op_3 <X> T_4_20.lc_trk_g3_3
 (22 12)  (202 332)  (202 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (204 332)  (204 332)  routing T_4_20.rgt_op_3 <X> T_4_20.lc_trk_g3_3
 (27 12)  (207 332)  (207 332)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 332)  (208 332)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 332)  (209 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 332)  (210 332)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 332)  (211 332)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 332)  (212 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 332)  (213 332)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (218 332)  (218 332)  LC_6 Logic Functioning bit
 (39 12)  (219 332)  (219 332)  LC_6 Logic Functioning bit
 (42 12)  (222 332)  (222 332)  LC_6 Logic Functioning bit
 (43 12)  (223 332)  (223 332)  LC_6 Logic Functioning bit
 (6 13)  (186 333)  (186 333)  routing T_4_20.sp4_v_b_9 <X> T_4_20.sp4_h_r_9
 (9 13)  (189 333)  (189 333)  routing T_4_20.sp4_v_t_39 <X> T_4_20.sp4_v_b_10
 (10 13)  (190 333)  (190 333)  routing T_4_20.sp4_v_t_39 <X> T_4_20.sp4_v_b_10
 (18 13)  (198 333)  (198 333)  routing T_4_20.sp4_h_r_41 <X> T_4_20.lc_trk_g3_1
 (29 13)  (209 333)  (209 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 333)  (211 333)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 333)  (212 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (213 333)  (213 333)  routing T_4_20.lc_trk_g2_0 <X> T_4_20.input_2_6
 (36 13)  (216 333)  (216 333)  LC_6 Logic Functioning bit
 (37 13)  (217 333)  (217 333)  LC_6 Logic Functioning bit
 (40 13)  (220 333)  (220 333)  LC_6 Logic Functioning bit
 (41 13)  (221 333)  (221 333)  LC_6 Logic Functioning bit
 (8 14)  (188 334)  (188 334)  routing T_4_20.sp4_h_r_10 <X> T_4_20.sp4_h_l_47
 (12 14)  (192 334)  (192 334)  routing T_4_20.sp4_v_t_46 <X> T_4_20.sp4_h_l_46
 (14 14)  (194 334)  (194 334)  routing T_4_20.sp4_v_t_17 <X> T_4_20.lc_trk_g3_4
 (16 14)  (196 334)  (196 334)  routing T_4_20.sp12_v_t_10 <X> T_4_20.lc_trk_g3_5
 (17 14)  (197 334)  (197 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (201 334)  (201 334)  routing T_4_20.sp4_v_t_18 <X> T_4_20.lc_trk_g3_7
 (22 14)  (202 334)  (202 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (203 334)  (203 334)  routing T_4_20.sp4_v_t_18 <X> T_4_20.lc_trk_g3_7
 (11 15)  (191 335)  (191 335)  routing T_4_20.sp4_v_t_46 <X> T_4_20.sp4_h_l_46
 (16 15)  (196 335)  (196 335)  routing T_4_20.sp4_v_t_17 <X> T_4_20.lc_trk_g3_4
 (17 15)  (197 335)  (197 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_5_20

 (3 0)  (237 320)  (237 320)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_v_b_0
 (11 0)  (245 320)  (245 320)  routing T_5_20.sp4_h_l_45 <X> T_5_20.sp4_v_b_2
 (13 0)  (247 320)  (247 320)  routing T_5_20.sp4_h_l_45 <X> T_5_20.sp4_v_b_2
 (15 0)  (249 320)  (249 320)  routing T_5_20.top_op_1 <X> T_5_20.lc_trk_g0_1
 (17 0)  (251 320)  (251 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (260 320)  (260 320)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (263 320)  (263 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 320)  (266 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 320)  (268 320)  routing T_5_20.lc_trk_g1_0 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 320)  (270 320)  LC_0 Logic Functioning bit
 (37 0)  (271 320)  (271 320)  LC_0 Logic Functioning bit
 (38 0)  (272 320)  (272 320)  LC_0 Logic Functioning bit
 (39 0)  (273 320)  (273 320)  LC_0 Logic Functioning bit
 (41 0)  (275 320)  (275 320)  LC_0 Logic Functioning bit
 (43 0)  (277 320)  (277 320)  LC_0 Logic Functioning bit
 (45 0)  (279 320)  (279 320)  LC_0 Logic Functioning bit
 (3 1)  (237 321)  (237 321)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_v_b_0
 (12 1)  (246 321)  (246 321)  routing T_5_20.sp4_h_l_45 <X> T_5_20.sp4_v_b_2
 (15 1)  (249 321)  (249 321)  routing T_5_20.bot_op_0 <X> T_5_20.lc_trk_g0_0
 (17 1)  (251 321)  (251 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (252 321)  (252 321)  routing T_5_20.top_op_1 <X> T_5_20.lc_trk_g0_1
 (26 1)  (260 321)  (260 321)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 321)  (261 321)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 321)  (262 321)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 321)  (263 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (271 321)  (271 321)  LC_0 Logic Functioning bit
 (39 1)  (273 321)  (273 321)  LC_0 Logic Functioning bit
 (47 1)  (281 321)  (281 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (234 322)  (234 322)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (237 322)  (237 322)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_h_l_23
 (14 2)  (248 322)  (248 322)  routing T_5_20.lft_op_4 <X> T_5_20.lc_trk_g0_4
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 322)  (267 322)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 322)  (268 322)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 322)  (270 322)  LC_1 Logic Functioning bit
 (37 2)  (271 322)  (271 322)  LC_1 Logic Functioning bit
 (39 2)  (273 322)  (273 322)  LC_1 Logic Functioning bit
 (43 2)  (277 322)  (277 322)  LC_1 Logic Functioning bit
 (45 2)  (279 322)  (279 322)  LC_1 Logic Functioning bit
 (46 2)  (280 322)  (280 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 323)  (234 323)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (3 3)  (237 323)  (237 323)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_h_l_23
 (15 3)  (249 323)  (249 323)  routing T_5_20.lft_op_4 <X> T_5_20.lc_trk_g0_4
 (17 3)  (251 323)  (251 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (256 323)  (256 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (257 323)  (257 323)  routing T_5_20.sp4_h_r_6 <X> T_5_20.lc_trk_g0_6
 (24 3)  (258 323)  (258 323)  routing T_5_20.sp4_h_r_6 <X> T_5_20.lc_trk_g0_6
 (25 3)  (259 323)  (259 323)  routing T_5_20.sp4_h_r_6 <X> T_5_20.lc_trk_g0_6
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (266 323)  (266 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (267 323)  (267 323)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.input_2_1
 (36 3)  (270 323)  (270 323)  LC_1 Logic Functioning bit
 (37 3)  (271 323)  (271 323)  LC_1 Logic Functioning bit
 (38 3)  (272 323)  (272 323)  LC_1 Logic Functioning bit
 (42 3)  (276 323)  (276 323)  LC_1 Logic Functioning bit
 (4 4)  (238 324)  (238 324)  routing T_5_20.sp4_h_l_44 <X> T_5_20.sp4_v_b_3
 (6 4)  (240 324)  (240 324)  routing T_5_20.sp4_h_l_44 <X> T_5_20.sp4_v_b_3
 (9 4)  (243 324)  (243 324)  routing T_5_20.sp4_v_t_41 <X> T_5_20.sp4_h_r_4
 (14 4)  (248 324)  (248 324)  routing T_5_20.wire_logic_cluster/lc_0/out <X> T_5_20.lc_trk_g1_0
 (21 4)  (255 324)  (255 324)  routing T_5_20.wire_logic_cluster/lc_3/out <X> T_5_20.lc_trk_g1_3
 (22 4)  (256 324)  (256 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (263 324)  (263 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 324)  (266 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 324)  (267 324)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 324)  (268 324)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 324)  (270 324)  LC_2 Logic Functioning bit
 (37 4)  (271 324)  (271 324)  LC_2 Logic Functioning bit
 (38 4)  (272 324)  (272 324)  LC_2 Logic Functioning bit
 (39 4)  (273 324)  (273 324)  LC_2 Logic Functioning bit
 (41 4)  (275 324)  (275 324)  LC_2 Logic Functioning bit
 (43 4)  (277 324)  (277 324)  LC_2 Logic Functioning bit
 (45 4)  (279 324)  (279 324)  LC_2 Logic Functioning bit
 (47 4)  (281 324)  (281 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (239 325)  (239 325)  routing T_5_20.sp4_h_l_44 <X> T_5_20.sp4_v_b_3
 (8 5)  (242 325)  (242 325)  routing T_5_20.sp4_v_t_36 <X> T_5_20.sp4_v_b_4
 (10 5)  (244 325)  (244 325)  routing T_5_20.sp4_v_t_36 <X> T_5_20.sp4_v_b_4
 (17 5)  (251 325)  (251 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (260 325)  (260 325)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 325)  (262 325)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 325)  (263 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 325)  (265 325)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 325)  (271 325)  LC_2 Logic Functioning bit
 (39 5)  (273 325)  (273 325)  LC_2 Logic Functioning bit
 (53 5)  (287 325)  (287 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (242 326)  (242 326)  routing T_5_20.sp4_v_t_41 <X> T_5_20.sp4_h_l_41
 (9 6)  (243 326)  (243 326)  routing T_5_20.sp4_v_t_41 <X> T_5_20.sp4_h_l_41
 (21 6)  (255 326)  (255 326)  routing T_5_20.wire_logic_cluster/lc_7/out <X> T_5_20.lc_trk_g1_7
 (22 6)  (256 326)  (256 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (262 326)  (262 326)  routing T_5_20.lc_trk_g2_0 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 326)  (263 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 326)  (266 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 326)  (268 326)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 326)  (270 326)  LC_3 Logic Functioning bit
 (37 6)  (271 326)  (271 326)  LC_3 Logic Functioning bit
 (38 6)  (272 326)  (272 326)  LC_3 Logic Functioning bit
 (39 6)  (273 326)  (273 326)  LC_3 Logic Functioning bit
 (41 6)  (275 326)  (275 326)  LC_3 Logic Functioning bit
 (43 6)  (277 326)  (277 326)  LC_3 Logic Functioning bit
 (45 6)  (279 326)  (279 326)  LC_3 Logic Functioning bit
 (29 7)  (263 327)  (263 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 327)  (265 327)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 327)  (270 327)  LC_3 Logic Functioning bit
 (38 7)  (272 327)  (272 327)  LC_3 Logic Functioning bit
 (16 8)  (250 328)  (250 328)  routing T_5_20.sp12_v_t_6 <X> T_5_20.lc_trk_g2_1
 (17 8)  (251 328)  (251 328)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (31 8)  (265 328)  (265 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 328)  (267 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 328)  (268 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 328)  (271 328)  LC_4 Logic Functioning bit
 (39 8)  (273 328)  (273 328)  LC_4 Logic Functioning bit
 (41 8)  (275 328)  (275 328)  LC_4 Logic Functioning bit
 (43 8)  (277 328)  (277 328)  LC_4 Logic Functioning bit
 (4 9)  (238 329)  (238 329)  routing T_5_20.sp4_v_t_36 <X> T_5_20.sp4_h_r_6
 (14 9)  (248 329)  (248 329)  routing T_5_20.sp12_v_b_16 <X> T_5_20.lc_trk_g2_0
 (16 9)  (250 329)  (250 329)  routing T_5_20.sp12_v_b_16 <X> T_5_20.lc_trk_g2_0
 (17 9)  (251 329)  (251 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (19 9)  (253 329)  (253 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (256 329)  (256 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (257 329)  (257 329)  routing T_5_20.sp12_v_b_18 <X> T_5_20.lc_trk_g2_2
 (25 9)  (259 329)  (259 329)  routing T_5_20.sp12_v_b_18 <X> T_5_20.lc_trk_g2_2
 (29 9)  (263 329)  (263 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (270 329)  (270 329)  LC_4 Logic Functioning bit
 (38 9)  (272 329)  (272 329)  LC_4 Logic Functioning bit
 (40 9)  (274 329)  (274 329)  LC_4 Logic Functioning bit
 (42 9)  (276 329)  (276 329)  LC_4 Logic Functioning bit
 (22 10)  (256 330)  (256 330)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (258 330)  (258 330)  routing T_5_20.tnr_op_7 <X> T_5_20.lc_trk_g2_7
 (26 10)  (260 330)  (260 330)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 330)  (263 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 330)  (264 330)  routing T_5_20.lc_trk_g0_4 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 330)  (266 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 330)  (267 330)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 330)  (268 330)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (272 330)  (272 330)  LC_5 Logic Functioning bit
 (39 10)  (273 330)  (273 330)  LC_5 Logic Functioning bit
 (42 10)  (276 330)  (276 330)  LC_5 Logic Functioning bit
 (43 10)  (277 330)  (277 330)  LC_5 Logic Functioning bit
 (46 10)  (280 330)  (280 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (284 330)  (284 330)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (260 331)  (260 331)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 331)  (262 331)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 331)  (263 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 331)  (265 331)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 331)  (270 331)  LC_5 Logic Functioning bit
 (37 11)  (271 331)  (271 331)  LC_5 Logic Functioning bit
 (40 11)  (274 331)  (274 331)  LC_5 Logic Functioning bit
 (41 11)  (275 331)  (275 331)  LC_5 Logic Functioning bit
 (17 12)  (251 332)  (251 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 332)  (252 332)  routing T_5_20.wire_logic_cluster/lc_1/out <X> T_5_20.lc_trk_g3_1
 (22 12)  (256 332)  (256 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (257 332)  (257 332)  routing T_5_20.sp4_h_r_27 <X> T_5_20.lc_trk_g3_3
 (24 12)  (258 332)  (258 332)  routing T_5_20.sp4_h_r_27 <X> T_5_20.lc_trk_g3_3
 (25 12)  (259 332)  (259 332)  routing T_5_20.wire_logic_cluster/lc_2/out <X> T_5_20.lc_trk_g3_2
 (26 12)  (260 332)  (260 332)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 332)  (263 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 332)  (265 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 332)  (267 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 332)  (268 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 332)  (270 332)  LC_6 Logic Functioning bit
 (37 12)  (271 332)  (271 332)  LC_6 Logic Functioning bit
 (38 12)  (272 332)  (272 332)  LC_6 Logic Functioning bit
 (39 12)  (273 332)  (273 332)  LC_6 Logic Functioning bit
 (41 12)  (275 332)  (275 332)  LC_6 Logic Functioning bit
 (43 12)  (277 332)  (277 332)  LC_6 Logic Functioning bit
 (45 12)  (279 332)  (279 332)  LC_6 Logic Functioning bit
 (46 12)  (280 332)  (280 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (19 13)  (253 333)  (253 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (255 333)  (255 333)  routing T_5_20.sp4_h_r_27 <X> T_5_20.lc_trk_g3_3
 (22 13)  (256 333)  (256 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (260 333)  (260 333)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 333)  (263 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 333)  (265 333)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (271 333)  (271 333)  LC_6 Logic Functioning bit
 (39 13)  (273 333)  (273 333)  LC_6 Logic Functioning bit
 (16 14)  (250 334)  (250 334)  routing T_5_20.sp12_v_t_10 <X> T_5_20.lc_trk_g3_5
 (17 14)  (251 334)  (251 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (257 334)  (257 334)  routing T_5_20.sp12_v_t_12 <X> T_5_20.lc_trk_g3_7
 (25 14)  (259 334)  (259 334)  routing T_5_20.wire_logic_cluster/lc_6/out <X> T_5_20.lc_trk_g3_6
 (27 14)  (261 334)  (261 334)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 334)  (262 334)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 334)  (263 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 334)  (264 334)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 334)  (265 334)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 334)  (266 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 334)  (268 334)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 334)  (270 334)  LC_7 Logic Functioning bit
 (37 14)  (271 334)  (271 334)  LC_7 Logic Functioning bit
 (38 14)  (272 334)  (272 334)  LC_7 Logic Functioning bit
 (39 14)  (273 334)  (273 334)  LC_7 Logic Functioning bit
 (41 14)  (275 334)  (275 334)  LC_7 Logic Functioning bit
 (43 14)  (277 334)  (277 334)  LC_7 Logic Functioning bit
 (45 14)  (279 334)  (279 334)  LC_7 Logic Functioning bit
 (15 15)  (249 335)  (249 335)  routing T_5_20.sp4_v_t_33 <X> T_5_20.lc_trk_g3_4
 (16 15)  (250 335)  (250 335)  routing T_5_20.sp4_v_t_33 <X> T_5_20.lc_trk_g3_4
 (17 15)  (251 335)  (251 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (256 335)  (256 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (263 335)  (263 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 335)  (265 335)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 335)  (270 335)  LC_7 Logic Functioning bit
 (38 15)  (272 335)  (272 335)  LC_7 Logic Functioning bit
 (48 15)  (282 335)  (282 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (287 335)  (287 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_20

 (12 0)  (300 320)  (300 320)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_h_r_2
 (14 0)  (302 320)  (302 320)  routing T_6_20.sp4_h_r_8 <X> T_6_20.lc_trk_g0_0
 (25 0)  (313 320)  (313 320)  routing T_6_20.wire_logic_cluster/lc_2/out <X> T_6_20.lc_trk_g0_2
 (26 0)  (314 320)  (314 320)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 320)  (315 320)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 320)  (321 320)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 320)  (324 320)  LC_0 Logic Functioning bit
 (38 0)  (326 320)  (326 320)  LC_0 Logic Functioning bit
 (41 0)  (329 320)  (329 320)  LC_0 Logic Functioning bit
 (43 0)  (331 320)  (331 320)  LC_0 Logic Functioning bit
 (45 0)  (333 320)  (333 320)  LC_0 Logic Functioning bit
 (53 0)  (341 320)  (341 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (9 1)  (297 321)  (297 321)  routing T_6_20.sp4_v_t_36 <X> T_6_20.sp4_v_b_1
 (15 1)  (303 321)  (303 321)  routing T_6_20.sp4_h_r_8 <X> T_6_20.lc_trk_g0_0
 (16 1)  (304 321)  (304 321)  routing T_6_20.sp4_h_r_8 <X> T_6_20.lc_trk_g0_0
 (17 1)  (305 321)  (305 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (310 321)  (310 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (314 321)  (314 321)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 321)  (317 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (325 321)  (325 321)  LC_0 Logic Functioning bit
 (39 1)  (327 321)  (327 321)  LC_0 Logic Functioning bit
 (41 1)  (329 321)  (329 321)  LC_0 Logic Functioning bit
 (43 1)  (331 321)  (331 321)  LC_0 Logic Functioning bit
 (0 2)  (288 322)  (288 322)  routing T_6_20.glb_netwk_3 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (291 322)  (291 322)  routing T_6_20.sp12_h_r_0 <X> T_6_20.sp12_h_l_23
 (8 2)  (296 322)  (296 322)  routing T_6_20.sp4_v_t_42 <X> T_6_20.sp4_h_l_36
 (9 2)  (297 322)  (297 322)  routing T_6_20.sp4_v_t_42 <X> T_6_20.sp4_h_l_36
 (10 2)  (298 322)  (298 322)  routing T_6_20.sp4_v_t_42 <X> T_6_20.sp4_h_l_36
 (25 2)  (313 322)  (313 322)  routing T_6_20.sp4_v_t_3 <X> T_6_20.lc_trk_g0_6
 (29 2)  (317 322)  (317 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 322)  (321 322)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 322)  (322 322)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (37 2)  (325 322)  (325 322)  LC_1 Logic Functioning bit
 (38 2)  (326 322)  (326 322)  LC_1 Logic Functioning bit
 (39 2)  (327 322)  (327 322)  LC_1 Logic Functioning bit
 (41 2)  (329 322)  (329 322)  LC_1 Logic Functioning bit
 (43 2)  (331 322)  (331 322)  LC_1 Logic Functioning bit
 (45 2)  (333 322)  (333 322)  LC_1 Logic Functioning bit
 (47 2)  (335 322)  (335 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (341 322)  (341 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (288 323)  (288 323)  routing T_6_20.glb_netwk_3 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (3 3)  (291 323)  (291 323)  routing T_6_20.sp12_h_r_0 <X> T_6_20.sp12_h_l_23
 (14 3)  (302 323)  (302 323)  routing T_6_20.top_op_4 <X> T_6_20.lc_trk_g0_4
 (15 3)  (303 323)  (303 323)  routing T_6_20.top_op_4 <X> T_6_20.lc_trk_g0_4
 (17 3)  (305 323)  (305 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (310 323)  (310 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (311 323)  (311 323)  routing T_6_20.sp4_v_t_3 <X> T_6_20.lc_trk_g0_6
 (25 3)  (313 323)  (313 323)  routing T_6_20.sp4_v_t_3 <X> T_6_20.lc_trk_g0_6
 (28 3)  (316 323)  (316 323)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 323)  (324 323)  LC_1 Logic Functioning bit
 (38 3)  (326 323)  (326 323)  LC_1 Logic Functioning bit
 (48 3)  (336 323)  (336 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (339 323)  (339 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (302 324)  (302 324)  routing T_6_20.wire_logic_cluster/lc_0/out <X> T_6_20.lc_trk_g1_0
 (15 4)  (303 324)  (303 324)  routing T_6_20.sp4_h_l_4 <X> T_6_20.lc_trk_g1_1
 (16 4)  (304 324)  (304 324)  routing T_6_20.sp4_h_l_4 <X> T_6_20.lc_trk_g1_1
 (17 4)  (305 324)  (305 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (306 324)  (306 324)  routing T_6_20.sp4_h_l_4 <X> T_6_20.lc_trk_g1_1
 (21 4)  (309 324)  (309 324)  routing T_6_20.wire_logic_cluster/lc_3/out <X> T_6_20.lc_trk_g1_3
 (22 4)  (310 324)  (310 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 324)  (313 324)  routing T_6_20.sp4_h_r_10 <X> T_6_20.lc_trk_g1_2
 (27 4)  (315 324)  (315 324)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 324)  (316 324)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 324)  (318 324)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 324)  (321 324)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (38 4)  (326 324)  (326 324)  LC_2 Logic Functioning bit
 (41 4)  (329 324)  (329 324)  LC_2 Logic Functioning bit
 (43 4)  (331 324)  (331 324)  LC_2 Logic Functioning bit
 (45 4)  (333 324)  (333 324)  LC_2 Logic Functioning bit
 (8 5)  (296 325)  (296 325)  routing T_6_20.sp4_h_l_47 <X> T_6_20.sp4_v_b_4
 (9 5)  (297 325)  (297 325)  routing T_6_20.sp4_h_l_47 <X> T_6_20.sp4_v_b_4
 (10 5)  (298 325)  (298 325)  routing T_6_20.sp4_h_l_47 <X> T_6_20.sp4_v_b_4
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (306 325)  (306 325)  routing T_6_20.sp4_h_l_4 <X> T_6_20.lc_trk_g1_1
 (22 5)  (310 325)  (310 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (311 325)  (311 325)  routing T_6_20.sp4_h_r_10 <X> T_6_20.lc_trk_g1_2
 (24 5)  (312 325)  (312 325)  routing T_6_20.sp4_h_r_10 <X> T_6_20.lc_trk_g1_2
 (26 5)  (314 325)  (314 325)  routing T_6_20.lc_trk_g0_2 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (324 325)  (324 325)  LC_2 Logic Functioning bit
 (38 5)  (326 325)  (326 325)  LC_2 Logic Functioning bit
 (40 5)  (328 325)  (328 325)  LC_2 Logic Functioning bit
 (42 5)  (330 325)  (330 325)  LC_2 Logic Functioning bit
 (12 6)  (300 326)  (300 326)  routing T_6_20.sp4_v_t_40 <X> T_6_20.sp4_h_l_40
 (14 6)  (302 326)  (302 326)  routing T_6_20.wire_logic_cluster/lc_4/out <X> T_6_20.lc_trk_g1_4
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 326)  (306 326)  routing T_6_20.wire_logic_cluster/lc_5/out <X> T_6_20.lc_trk_g1_5
 (21 6)  (309 326)  (309 326)  routing T_6_20.wire_logic_cluster/lc_7/out <X> T_6_20.lc_trk_g1_7
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (315 326)  (315 326)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 326)  (316 326)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 326)  (318 326)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 326)  (322 326)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 326)  (324 326)  LC_3 Logic Functioning bit
 (37 6)  (325 326)  (325 326)  LC_3 Logic Functioning bit
 (38 6)  (326 326)  (326 326)  LC_3 Logic Functioning bit
 (39 6)  (327 326)  (327 326)  LC_3 Logic Functioning bit
 (41 6)  (329 326)  (329 326)  LC_3 Logic Functioning bit
 (43 6)  (331 326)  (331 326)  LC_3 Logic Functioning bit
 (45 6)  (333 326)  (333 326)  LC_3 Logic Functioning bit
 (47 6)  (335 326)  (335 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (299 327)  (299 327)  routing T_6_20.sp4_v_t_40 <X> T_6_20.sp4_h_l_40
 (17 7)  (305 327)  (305 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (316 327)  (316 327)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 327)  (319 327)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 327)  (324 327)  LC_3 Logic Functioning bit
 (38 7)  (326 327)  (326 327)  LC_3 Logic Functioning bit
 (51 7)  (339 327)  (339 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (302 328)  (302 328)  routing T_6_20.sp4_v_t_21 <X> T_6_20.lc_trk_g2_0
 (15 8)  (303 328)  (303 328)  routing T_6_20.tnl_op_1 <X> T_6_20.lc_trk_g2_1
 (17 8)  (305 328)  (305 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (314 328)  (314 328)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 328)  (315 328)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 328)  (318 328)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 328)  (321 328)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 328)  (324 328)  LC_4 Logic Functioning bit
 (38 8)  (326 328)  (326 328)  LC_4 Logic Functioning bit
 (41 8)  (329 328)  (329 328)  LC_4 Logic Functioning bit
 (43 8)  (331 328)  (331 328)  LC_4 Logic Functioning bit
 (45 8)  (333 328)  (333 328)  LC_4 Logic Functioning bit
 (46 8)  (334 328)  (334 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (336 328)  (336 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (10 9)  (298 329)  (298 329)  routing T_6_20.sp4_h_r_2 <X> T_6_20.sp4_v_b_7
 (13 9)  (301 329)  (301 329)  routing T_6_20.sp4_v_t_38 <X> T_6_20.sp4_h_r_8
 (14 9)  (302 329)  (302 329)  routing T_6_20.sp4_v_t_21 <X> T_6_20.lc_trk_g2_0
 (16 9)  (304 329)  (304 329)  routing T_6_20.sp4_v_t_21 <X> T_6_20.lc_trk_g2_0
 (17 9)  (305 329)  (305 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (306 329)  (306 329)  routing T_6_20.tnl_op_1 <X> T_6_20.lc_trk_g2_1
 (26 9)  (314 329)  (314 329)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 329)  (315 329)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 329)  (316 329)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 329)  (317 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 329)  (325 329)  LC_4 Logic Functioning bit
 (39 9)  (327 329)  (327 329)  LC_4 Logic Functioning bit
 (41 9)  (329 329)  (329 329)  LC_4 Logic Functioning bit
 (43 9)  (331 329)  (331 329)  LC_4 Logic Functioning bit
 (5 10)  (293 330)  (293 330)  routing T_6_20.sp4_v_t_43 <X> T_6_20.sp4_h_l_43
 (28 10)  (316 330)  (316 330)  routing T_6_20.lc_trk_g2_0 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 330)  (317 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 330)  (319 330)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 330)  (322 330)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 330)  (324 330)  LC_5 Logic Functioning bit
 (37 10)  (325 330)  (325 330)  LC_5 Logic Functioning bit
 (38 10)  (326 330)  (326 330)  LC_5 Logic Functioning bit
 (39 10)  (327 330)  (327 330)  LC_5 Logic Functioning bit
 (41 10)  (329 330)  (329 330)  LC_5 Logic Functioning bit
 (43 10)  (331 330)  (331 330)  LC_5 Logic Functioning bit
 (45 10)  (333 330)  (333 330)  LC_5 Logic Functioning bit
 (46 10)  (334 330)  (334 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (336 330)  (336 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (6 11)  (294 331)  (294 331)  routing T_6_20.sp4_v_t_43 <X> T_6_20.sp4_h_l_43
 (15 11)  (303 331)  (303 331)  routing T_6_20.sp4_v_t_33 <X> T_6_20.lc_trk_g2_4
 (16 11)  (304 331)  (304 331)  routing T_6_20.sp4_v_t_33 <X> T_6_20.lc_trk_g2_4
 (17 11)  (305 331)  (305 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (28 11)  (316 331)  (316 331)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (324 331)  (324 331)  LC_5 Logic Functioning bit
 (38 11)  (326 331)  (326 331)  LC_5 Logic Functioning bit
 (51 11)  (339 331)  (339 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (291 332)  (291 332)  routing T_6_20.sp12_v_t_22 <X> T_6_20.sp12_h_r_1
 (9 12)  (297 332)  (297 332)  routing T_6_20.sp4_h_l_42 <X> T_6_20.sp4_h_r_10
 (10 12)  (298 332)  (298 332)  routing T_6_20.sp4_h_l_42 <X> T_6_20.sp4_h_r_10
 (17 12)  (305 332)  (305 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 332)  (306 332)  routing T_6_20.wire_logic_cluster/lc_1/out <X> T_6_20.lc_trk_g3_1
 (26 12)  (314 332)  (314 332)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 332)  (315 332)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 332)  (316 332)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 332)  (317 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 332)  (322 332)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 332)  (323 332)  routing T_6_20.lc_trk_g0_4 <X> T_6_20.input_2_6
 (38 12)  (326 332)  (326 332)  LC_6 Logic Functioning bit
 (39 12)  (327 332)  (327 332)  LC_6 Logic Functioning bit
 (42 12)  (330 332)  (330 332)  LC_6 Logic Functioning bit
 (43 12)  (331 332)  (331 332)  LC_6 Logic Functioning bit
 (22 13)  (310 333)  (310 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (311 333)  (311 333)  routing T_6_20.sp12_v_b_18 <X> T_6_20.lc_trk_g3_2
 (25 13)  (313 333)  (313 333)  routing T_6_20.sp12_v_b_18 <X> T_6_20.lc_trk_g3_2
 (28 13)  (316 333)  (316 333)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 333)  (317 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 333)  (318 333)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 333)  (319 333)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 333)  (320 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (324 333)  (324 333)  LC_6 Logic Functioning bit
 (37 13)  (325 333)  (325 333)  LC_6 Logic Functioning bit
 (40 13)  (328 333)  (328 333)  LC_6 Logic Functioning bit
 (41 13)  (329 333)  (329 333)  LC_6 Logic Functioning bit
 (47 13)  (335 333)  (335 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (293 334)  (293 334)  routing T_6_20.sp4_v_b_9 <X> T_6_20.sp4_h_l_44
 (14 14)  (302 334)  (302 334)  routing T_6_20.sp4_v_b_36 <X> T_6_20.lc_trk_g3_4
 (15 14)  (303 334)  (303 334)  routing T_6_20.sp4_v_t_32 <X> T_6_20.lc_trk_g3_5
 (16 14)  (304 334)  (304 334)  routing T_6_20.sp4_v_t_32 <X> T_6_20.lc_trk_g3_5
 (17 14)  (305 334)  (305 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (309 334)  (309 334)  routing T_6_20.sp4_v_t_26 <X> T_6_20.lc_trk_g3_7
 (22 14)  (310 334)  (310 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 334)  (311 334)  routing T_6_20.sp4_v_t_26 <X> T_6_20.lc_trk_g3_7
 (27 14)  (315 334)  (315 334)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 334)  (317 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 334)  (319 334)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 334)  (322 334)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (37 14)  (325 334)  (325 334)  LC_7 Logic Functioning bit
 (38 14)  (326 334)  (326 334)  LC_7 Logic Functioning bit
 (39 14)  (327 334)  (327 334)  LC_7 Logic Functioning bit
 (41 14)  (329 334)  (329 334)  LC_7 Logic Functioning bit
 (43 14)  (331 334)  (331 334)  LC_7 Logic Functioning bit
 (45 14)  (333 334)  (333 334)  LC_7 Logic Functioning bit
 (46 14)  (334 334)  (334 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (53 14)  (341 334)  (341 334)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (302 335)  (302 335)  routing T_6_20.sp4_v_b_36 <X> T_6_20.lc_trk_g3_4
 (16 15)  (304 335)  (304 335)  routing T_6_20.sp4_v_b_36 <X> T_6_20.lc_trk_g3_4
 (17 15)  (305 335)  (305 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (309 335)  (309 335)  routing T_6_20.sp4_v_t_26 <X> T_6_20.lc_trk_g3_7
 (28 15)  (316 335)  (316 335)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 335)  (319 335)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 335)  (324 335)  LC_7 Logic Functioning bit
 (38 15)  (326 335)  (326 335)  LC_7 Logic Functioning bit


LogicTile_7_20

 (17 0)  (359 320)  (359 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (367 320)  (367 320)  routing T_7_20.lft_op_2 <X> T_7_20.lc_trk_g0_2
 (26 0)  (368 320)  (368 320)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 320)  (369 320)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 320)  (375 320)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 320)  (376 320)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 320)  (378 320)  LC_0 Logic Functioning bit
 (38 0)  (380 320)  (380 320)  LC_0 Logic Functioning bit
 (41 0)  (383 320)  (383 320)  LC_0 Logic Functioning bit
 (43 0)  (385 320)  (385 320)  LC_0 Logic Functioning bit
 (45 0)  (387 320)  (387 320)  LC_0 Logic Functioning bit
 (47 0)  (389 320)  (389 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (364 321)  (364 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (366 321)  (366 321)  routing T_7_20.lft_op_2 <X> T_7_20.lc_trk_g0_2
 (26 1)  (368 321)  (368 321)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 321)  (369 321)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 321)  (370 321)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 321)  (371 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 321)  (373 321)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (379 321)  (379 321)  LC_0 Logic Functioning bit
 (39 1)  (381 321)  (381 321)  LC_0 Logic Functioning bit
 (41 1)  (383 321)  (383 321)  LC_0 Logic Functioning bit
 (43 1)  (385 321)  (385 321)  LC_0 Logic Functioning bit
 (53 1)  (395 321)  (395 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_3 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (351 322)  (351 322)  routing T_7_20.sp4_v_b_1 <X> T_7_20.sp4_h_l_36
 (14 2)  (356 322)  (356 322)  routing T_7_20.sp4_v_t_1 <X> T_7_20.lc_trk_g0_4
 (17 2)  (359 322)  (359 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (360 322)  (360 322)  routing T_7_20.wire_logic_cluster/lc_5/out <X> T_7_20.lc_trk_g0_5
 (19 2)  (361 322)  (361 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (367 322)  (367 322)  routing T_7_20.wire_logic_cluster/lc_6/out <X> T_7_20.lc_trk_g0_6
 (28 2)  (370 322)  (370 322)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 322)  (371 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 322)  (372 322)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 322)  (378 322)  LC_1 Logic Functioning bit
 (37 2)  (379 322)  (379 322)  LC_1 Logic Functioning bit
 (38 2)  (380 322)  (380 322)  LC_1 Logic Functioning bit
 (41 2)  (383 322)  (383 322)  LC_1 Logic Functioning bit
 (43 2)  (385 322)  (385 322)  LC_1 Logic Functioning bit
 (48 2)  (390 322)  (390 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (342 323)  (342 323)  routing T_7_20.glb_netwk_3 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (9 3)  (351 323)  (351 323)  routing T_7_20.sp4_v_b_5 <X> T_7_20.sp4_v_t_36
 (10 3)  (352 323)  (352 323)  routing T_7_20.sp4_v_b_5 <X> T_7_20.sp4_v_t_36
 (14 3)  (356 323)  (356 323)  routing T_7_20.sp4_v_t_1 <X> T_7_20.lc_trk_g0_4
 (16 3)  (358 323)  (358 323)  routing T_7_20.sp4_v_t_1 <X> T_7_20.lc_trk_g0_4
 (17 3)  (359 323)  (359 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (364 323)  (364 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (370 323)  (370 323)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 323)  (371 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 323)  (373 323)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 323)  (374 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (375 323)  (375 323)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.input_2_1
 (34 3)  (376 323)  (376 323)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.input_2_1
 (36 3)  (378 323)  (378 323)  LC_1 Logic Functioning bit
 (39 3)  (381 323)  (381 323)  LC_1 Logic Functioning bit
 (40 3)  (382 323)  (382 323)  LC_1 Logic Functioning bit
 (4 4)  (346 324)  (346 324)  routing T_7_20.sp4_v_t_38 <X> T_7_20.sp4_v_b_3
 (14 4)  (356 324)  (356 324)  routing T_7_20.wire_logic_cluster/lc_0/out <X> T_7_20.lc_trk_g1_0
 (26 4)  (368 324)  (368 324)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 324)  (369 324)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 324)  (370 324)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 324)  (371 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 324)  (372 324)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 324)  (373 324)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 324)  (376 324)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 324)  (380 324)  LC_2 Logic Functioning bit
 (39 4)  (381 324)  (381 324)  LC_2 Logic Functioning bit
 (42 4)  (384 324)  (384 324)  LC_2 Logic Functioning bit
 (43 4)  (385 324)  (385 324)  LC_2 Logic Functioning bit
 (47 4)  (389 324)  (389 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (8 5)  (350 325)  (350 325)  routing T_7_20.sp4_h_l_41 <X> T_7_20.sp4_v_b_4
 (9 5)  (351 325)  (351 325)  routing T_7_20.sp4_h_l_41 <X> T_7_20.sp4_v_b_4
 (17 5)  (359 325)  (359 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (371 325)  (371 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 325)  (372 325)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 325)  (373 325)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 325)  (374 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (375 325)  (375 325)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_2
 (34 5)  (376 325)  (376 325)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_2
 (35 5)  (377 325)  (377 325)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_2
 (36 5)  (378 325)  (378 325)  LC_2 Logic Functioning bit
 (37 5)  (379 325)  (379 325)  LC_2 Logic Functioning bit
 (40 5)  (382 325)  (382 325)  LC_2 Logic Functioning bit
 (41 5)  (383 325)  (383 325)  LC_2 Logic Functioning bit
 (5 6)  (347 326)  (347 326)  routing T_7_20.sp4_v_t_44 <X> T_7_20.sp4_h_l_38
 (14 6)  (356 326)  (356 326)  routing T_7_20.lft_op_4 <X> T_7_20.lc_trk_g1_4
 (21 6)  (363 326)  (363 326)  routing T_7_20.sp4_h_l_2 <X> T_7_20.lc_trk_g1_7
 (22 6)  (364 326)  (364 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (365 326)  (365 326)  routing T_7_20.sp4_h_l_2 <X> T_7_20.lc_trk_g1_7
 (24 6)  (366 326)  (366 326)  routing T_7_20.sp4_h_l_2 <X> T_7_20.lc_trk_g1_7
 (25 6)  (367 326)  (367 326)  routing T_7_20.lft_op_6 <X> T_7_20.lc_trk_g1_6
 (28 6)  (370 326)  (370 326)  routing T_7_20.lc_trk_g2_0 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 326)  (375 326)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 326)  (377 326)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.input_2_3
 (36 6)  (378 326)  (378 326)  LC_3 Logic Functioning bit
 (37 6)  (379 326)  (379 326)  LC_3 Logic Functioning bit
 (38 6)  (380 326)  (380 326)  LC_3 Logic Functioning bit
 (39 6)  (381 326)  (381 326)  LC_3 Logic Functioning bit
 (41 6)  (383 326)  (383 326)  LC_3 Logic Functioning bit
 (43 6)  (385 326)  (385 326)  LC_3 Logic Functioning bit
 (4 7)  (346 327)  (346 327)  routing T_7_20.sp4_v_t_44 <X> T_7_20.sp4_h_l_38
 (6 7)  (348 327)  (348 327)  routing T_7_20.sp4_v_t_44 <X> T_7_20.sp4_h_l_38
 (15 7)  (357 327)  (357 327)  routing T_7_20.lft_op_4 <X> T_7_20.lc_trk_g1_4
 (17 7)  (359 327)  (359 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (364 327)  (364 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (366 327)  (366 327)  routing T_7_20.lft_op_6 <X> T_7_20.lc_trk_g1_6
 (27 7)  (369 327)  (369 327)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 327)  (370 327)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 327)  (373 327)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 327)  (374 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (376 327)  (376 327)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.input_2_3
 (36 7)  (378 327)  (378 327)  LC_3 Logic Functioning bit
 (43 7)  (385 327)  (385 327)  LC_3 Logic Functioning bit
 (47 7)  (389 327)  (389 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (357 328)  (357 328)  routing T_7_20.sp4_v_t_28 <X> T_7_20.lc_trk_g2_1
 (16 8)  (358 328)  (358 328)  routing T_7_20.sp4_v_t_28 <X> T_7_20.lc_trk_g2_1
 (17 8)  (359 328)  (359 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (367 328)  (367 328)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g2_2
 (26 8)  (368 328)  (368 328)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 328)  (369 328)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 328)  (373 328)  routing T_7_20.lc_trk_g0_5 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 328)  (378 328)  LC_4 Logic Functioning bit
 (37 8)  (379 328)  (379 328)  LC_4 Logic Functioning bit
 (38 8)  (380 328)  (380 328)  LC_4 Logic Functioning bit
 (39 8)  (381 328)  (381 328)  LC_4 Logic Functioning bit
 (15 9)  (357 329)  (357 329)  routing T_7_20.sp4_v_t_29 <X> T_7_20.lc_trk_g2_0
 (16 9)  (358 329)  (358 329)  routing T_7_20.sp4_v_t_29 <X> T_7_20.lc_trk_g2_0
 (17 9)  (359 329)  (359 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (364 329)  (364 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 329)  (365 329)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g2_2
 (24 9)  (366 329)  (366 329)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g2_2
 (25 9)  (367 329)  (367 329)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g2_2
 (26 9)  (368 329)  (368 329)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (40 9)  (382 329)  (382 329)  LC_4 Logic Functioning bit
 (41 9)  (383 329)  (383 329)  LC_4 Logic Functioning bit
 (42 9)  (384 329)  (384 329)  LC_4 Logic Functioning bit
 (43 9)  (385 329)  (385 329)  LC_4 Logic Functioning bit
 (51 9)  (393 329)  (393 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (347 330)  (347 330)  routing T_7_20.sp4_v_t_43 <X> T_7_20.sp4_h_l_43
 (14 10)  (356 330)  (356 330)  routing T_7_20.sp4_h_r_44 <X> T_7_20.lc_trk_g2_4
 (31 10)  (373 330)  (373 330)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 330)  (376 330)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 330)  (377 330)  routing T_7_20.lc_trk_g0_5 <X> T_7_20.input_2_5
 (36 10)  (378 330)  (378 330)  LC_5 Logic Functioning bit
 (37 10)  (379 330)  (379 330)  LC_5 Logic Functioning bit
 (38 10)  (380 330)  (380 330)  LC_5 Logic Functioning bit
 (42 10)  (384 330)  (384 330)  LC_5 Logic Functioning bit
 (45 10)  (387 330)  (387 330)  LC_5 Logic Functioning bit
 (6 11)  (348 331)  (348 331)  routing T_7_20.sp4_v_t_43 <X> T_7_20.sp4_h_l_43
 (14 11)  (356 331)  (356 331)  routing T_7_20.sp4_h_r_44 <X> T_7_20.lc_trk_g2_4
 (15 11)  (357 331)  (357 331)  routing T_7_20.sp4_h_r_44 <X> T_7_20.lc_trk_g2_4
 (16 11)  (358 331)  (358 331)  routing T_7_20.sp4_h_r_44 <X> T_7_20.lc_trk_g2_4
 (17 11)  (359 331)  (359 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (364 331)  (364 331)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (366 331)  (366 331)  routing T_7_20.tnl_op_6 <X> T_7_20.lc_trk_g2_6
 (25 11)  (367 331)  (367 331)  routing T_7_20.tnl_op_6 <X> T_7_20.lc_trk_g2_6
 (26 11)  (368 331)  (368 331)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 331)  (369 331)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 331)  (370 331)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 331)  (371 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 331)  (373 331)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 331)  (374 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (378 331)  (378 331)  LC_5 Logic Functioning bit
 (37 11)  (379 331)  (379 331)  LC_5 Logic Functioning bit
 (39 11)  (381 331)  (381 331)  LC_5 Logic Functioning bit
 (43 11)  (385 331)  (385 331)  LC_5 Logic Functioning bit
 (51 11)  (393 331)  (393 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (13 12)  (355 332)  (355 332)  routing T_7_20.sp4_h_l_46 <X> T_7_20.sp4_v_b_11
 (14 12)  (356 332)  (356 332)  routing T_7_20.sp4_v_t_21 <X> T_7_20.lc_trk_g3_0
 (16 12)  (358 332)  (358 332)  routing T_7_20.sp12_v_t_6 <X> T_7_20.lc_trk_g3_1
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (364 332)  (364 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (368 332)  (368 332)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 332)  (371 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 332)  (374 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 332)  (375 332)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 332)  (376 332)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 332)  (378 332)  LC_6 Logic Functioning bit
 (38 12)  (380 332)  (380 332)  LC_6 Logic Functioning bit
 (41 12)  (383 332)  (383 332)  LC_6 Logic Functioning bit
 (43 12)  (385 332)  (385 332)  LC_6 Logic Functioning bit
 (45 12)  (387 332)  (387 332)  LC_6 Logic Functioning bit
 (12 13)  (354 333)  (354 333)  routing T_7_20.sp4_h_l_46 <X> T_7_20.sp4_v_b_11
 (14 13)  (356 333)  (356 333)  routing T_7_20.sp4_v_t_21 <X> T_7_20.lc_trk_g3_0
 (16 13)  (358 333)  (358 333)  routing T_7_20.sp4_v_t_21 <X> T_7_20.lc_trk_g3_0
 (17 13)  (359 333)  (359 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (363 333)  (363 333)  routing T_7_20.sp4_r_v_b_43 <X> T_7_20.lc_trk_g3_3
 (22 13)  (364 333)  (364 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (368 333)  (368 333)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 333)  (371 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 333)  (373 333)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 333)  (378 333)  LC_6 Logic Functioning bit
 (38 13)  (380 333)  (380 333)  LC_6 Logic Functioning bit
 (40 13)  (382 333)  (382 333)  LC_6 Logic Functioning bit
 (42 13)  (384 333)  (384 333)  LC_6 Logic Functioning bit
 (53 13)  (395 333)  (395 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (364 334)  (364 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (370 334)  (370 334)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 334)  (371 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 334)  (372 334)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 334)  (374 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 334)  (375 334)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 334)  (376 334)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 334)  (377 334)  routing T_7_20.lc_trk_g0_5 <X> T_7_20.input_2_7
 (36 14)  (378 334)  (378 334)  LC_7 Logic Functioning bit
 (37 14)  (379 334)  (379 334)  LC_7 Logic Functioning bit
 (38 14)  (380 334)  (380 334)  LC_7 Logic Functioning bit
 (41 14)  (383 334)  (383 334)  LC_7 Logic Functioning bit
 (42 14)  (384 334)  (384 334)  LC_7 Logic Functioning bit
 (43 14)  (385 334)  (385 334)  LC_7 Logic Functioning bit
 (13 15)  (355 335)  (355 335)  routing T_7_20.sp4_v_b_6 <X> T_7_20.sp4_h_l_46
 (21 15)  (363 335)  (363 335)  routing T_7_20.sp4_r_v_b_47 <X> T_7_20.lc_trk_g3_7
 (22 15)  (364 335)  (364 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (365 335)  (365 335)  routing T_7_20.sp4_v_b_46 <X> T_7_20.lc_trk_g3_6
 (24 15)  (366 335)  (366 335)  routing T_7_20.sp4_v_b_46 <X> T_7_20.lc_trk_g3_6
 (27 15)  (369 335)  (369 335)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 335)  (370 335)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 335)  (371 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 335)  (372 335)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 335)  (374 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (378 335)  (378 335)  LC_7 Logic Functioning bit
 (38 15)  (380 335)  (380 335)  LC_7 Logic Functioning bit
 (51 15)  (393 335)  (393 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_20

 (8 9)  (404 329)  (404 329)  routing T_8_20.sp4_h_l_42 <X> T_8_20.sp4_v_b_7
 (9 9)  (405 329)  (405 329)  routing T_8_20.sp4_h_l_42 <X> T_8_20.sp4_v_b_7
 (8 14)  (404 334)  (404 334)  routing T_8_20.sp4_v_t_41 <X> T_8_20.sp4_h_l_47
 (9 14)  (405 334)  (405 334)  routing T_8_20.sp4_v_t_41 <X> T_8_20.sp4_h_l_47
 (10 14)  (406 334)  (406 334)  routing T_8_20.sp4_v_t_41 <X> T_8_20.sp4_h_l_47


LogicTile_9_20

 (28 0)  (466 320)  (466 320)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 320)  (468 320)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 320)  (469 320)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 320)  (475 320)  LC_0 Logic Functioning bit
 (39 0)  (477 320)  (477 320)  LC_0 Logic Functioning bit
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 321)  (461 321)  routing T_9_20.sp12_h_r_10 <X> T_9_20.lc_trk_g0_2
 (27 1)  (465 321)  (465 321)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 321)  (466 321)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (37 1)  (475 321)  (475 321)  LC_0 Logic Functioning bit
 (39 1)  (477 321)  (477 321)  LC_0 Logic Functioning bit
 (40 1)  (478 321)  (478 321)  LC_0 Logic Functioning bit
 (42 1)  (480 321)  (480 321)  LC_0 Logic Functioning bit
 (47 1)  (485 321)  (485 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (489 321)  (489 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_3 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (461 322)  (461 322)  routing T_9_20.sp4_h_r_7 <X> T_9_20.lc_trk_g0_7
 (24 2)  (462 322)  (462 322)  routing T_9_20.sp4_h_r_7 <X> T_9_20.lc_trk_g0_7
 (25 2)  (463 322)  (463 322)  routing T_9_20.sp4_h_r_14 <X> T_9_20.lc_trk_g0_6
 (26 2)  (464 322)  (464 322)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 322)  (469 322)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (473 322)  (473 322)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.input_2_1
 (36 2)  (474 322)  (474 322)  LC_1 Logic Functioning bit
 (41 2)  (479 322)  (479 322)  LC_1 Logic Functioning bit
 (46 2)  (484 322)  (484 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (438 323)  (438 323)  routing T_9_20.glb_netwk_3 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (15 3)  (453 323)  (453 323)  routing T_9_20.bot_op_4 <X> T_9_20.lc_trk_g0_4
 (17 3)  (455 323)  (455 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (459 323)  (459 323)  routing T_9_20.sp4_h_r_7 <X> T_9_20.lc_trk_g0_7
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (461 323)  (461 323)  routing T_9_20.sp4_h_r_14 <X> T_9_20.lc_trk_g0_6
 (24 3)  (462 323)  (462 323)  routing T_9_20.sp4_h_r_14 <X> T_9_20.lc_trk_g0_6
 (27 3)  (465 323)  (465 323)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 323)  (467 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 323)  (468 323)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 323)  (469 323)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 323)  (470 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (471 323)  (471 323)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.input_2_1
 (34 3)  (472 323)  (472 323)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.input_2_1
 (39 3)  (477 323)  (477 323)  LC_1 Logic Functioning bit
 (42 3)  (480 323)  (480 323)  LC_1 Logic Functioning bit
 (25 4)  (463 324)  (463 324)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g1_2
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 324)  (469 324)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 324)  (472 324)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (41 4)  (479 324)  (479 324)  LC_2 Logic Functioning bit
 (43 4)  (481 324)  (481 324)  LC_2 Logic Functioning bit
 (45 4)  (483 324)  (483 324)  LC_2 Logic Functioning bit
 (14 5)  (452 325)  (452 325)  routing T_9_20.sp4_r_v_b_24 <X> T_9_20.lc_trk_g1_0
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (464 325)  (464 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 325)  (465 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 325)  (466 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 325)  (468 325)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (38 5)  (476 325)  (476 325)  LC_2 Logic Functioning bit
 (40 5)  (478 325)  (478 325)  LC_2 Logic Functioning bit
 (42 5)  (480 325)  (480 325)  LC_2 Logic Functioning bit
 (53 5)  (491 325)  (491 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (452 326)  (452 326)  routing T_9_20.sp4_h_l_1 <X> T_9_20.lc_trk_g1_4
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 326)  (456 326)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g1_5
 (21 6)  (459 326)  (459 326)  routing T_9_20.wire_logic_cluster/lc_7/out <X> T_9_20.lc_trk_g1_7
 (22 6)  (460 326)  (460 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (466 326)  (466 326)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 326)  (468 326)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 326)  (469 326)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 326)  (474 326)  LC_3 Logic Functioning bit
 (37 6)  (475 326)  (475 326)  LC_3 Logic Functioning bit
 (42 6)  (480 326)  (480 326)  LC_3 Logic Functioning bit
 (43 6)  (481 326)  (481 326)  LC_3 Logic Functioning bit
 (45 6)  (483 326)  (483 326)  LC_3 Logic Functioning bit
 (15 7)  (453 327)  (453 327)  routing T_9_20.sp4_h_l_1 <X> T_9_20.lc_trk_g1_4
 (16 7)  (454 327)  (454 327)  routing T_9_20.sp4_h_l_1 <X> T_9_20.lc_trk_g1_4
 (17 7)  (455 327)  (455 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (466 327)  (466 327)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 327)  (468 327)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 327)  (470 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (471 327)  (471 327)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.input_2_3
 (35 7)  (473 327)  (473 327)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.input_2_3
 (37 7)  (475 327)  (475 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (48 7)  (486 327)  (486 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (16 8)  (454 328)  (454 328)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g2_1
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 328)  (456 328)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g2_1
 (21 8)  (459 328)  (459 328)  routing T_9_20.wire_logic_cluster/lc_3/out <X> T_9_20.lc_trk_g2_3
 (22 8)  (460 328)  (460 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (18 9)  (456 329)  (456 329)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g2_1
 (15 10)  (453 330)  (453 330)  routing T_9_20.sp4_v_t_32 <X> T_9_20.lc_trk_g2_5
 (16 10)  (454 330)  (454 330)  routing T_9_20.sp4_v_t_32 <X> T_9_20.lc_trk_g2_5
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (461 330)  (461 330)  routing T_9_20.sp4_v_b_47 <X> T_9_20.lc_trk_g2_7
 (24 10)  (462 330)  (462 330)  routing T_9_20.sp4_v_b_47 <X> T_9_20.lc_trk_g2_7
 (26 10)  (464 330)  (464 330)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 330)  (466 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (45 10)  (483 330)  (483 330)  LC_5 Logic Functioning bit
 (15 11)  (453 331)  (453 331)  routing T_9_20.sp4_v_t_33 <X> T_9_20.lc_trk_g2_4
 (16 11)  (454 331)  (454 331)  routing T_9_20.sp4_v_t_33 <X> T_9_20.lc_trk_g2_4
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (464 331)  (464 331)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 331)  (465 331)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 331)  (466 331)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 331)  (468 331)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 331)  (474 331)  LC_5 Logic Functioning bit
 (37 11)  (475 331)  (475 331)  LC_5 Logic Functioning bit
 (38 11)  (476 331)  (476 331)  LC_5 Logic Functioning bit
 (39 11)  (477 331)  (477 331)  LC_5 Logic Functioning bit
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (46 11)  (484 331)  (484 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (459 332)  (459 332)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (22 12)  (460 332)  (460 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (461 332)  (461 332)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (24 12)  (462 332)  (462 332)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (26 12)  (464 332)  (464 332)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 332)  (468 332)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 332)  (469 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (41 12)  (479 332)  (479 332)  LC_6 Logic Functioning bit
 (43 12)  (481 332)  (481 332)  LC_6 Logic Functioning bit
 (45 12)  (483 332)  (483 332)  LC_6 Logic Functioning bit
 (51 12)  (489 332)  (489 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (456 333)  (456 333)  routing T_9_20.sp4_r_v_b_41 <X> T_9_20.lc_trk_g3_1
 (21 13)  (459 333)  (459 333)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (28 13)  (466 333)  (466 333)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 333)  (468 333)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 333)  (475 333)  LC_6 Logic Functioning bit
 (39 13)  (477 333)  (477 333)  LC_6 Logic Functioning bit
 (41 13)  (479 333)  (479 333)  LC_6 Logic Functioning bit
 (43 13)  (481 333)  (481 333)  LC_6 Logic Functioning bit
 (14 14)  (452 334)  (452 334)  routing T_9_20.sp4_v_t_17 <X> T_9_20.lc_trk_g3_4
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (459 334)  (459 334)  routing T_9_20.sp4_v_t_18 <X> T_9_20.lc_trk_g3_7
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (461 334)  (461 334)  routing T_9_20.sp4_v_t_18 <X> T_9_20.lc_trk_g3_7
 (25 14)  (463 334)  (463 334)  routing T_9_20.rgt_op_6 <X> T_9_20.lc_trk_g3_6
 (27 14)  (465 334)  (465 334)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 334)  (468 334)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 334)  (469 334)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 334)  (472 334)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 334)  (474 334)  LC_7 Logic Functioning bit
 (38 14)  (476 334)  (476 334)  LC_7 Logic Functioning bit
 (45 14)  (483 334)  (483 334)  LC_7 Logic Functioning bit
 (52 14)  (490 334)  (490 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (16 15)  (454 335)  (454 335)  routing T_9_20.sp4_v_t_17 <X> T_9_20.lc_trk_g3_4
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (460 335)  (460 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 335)  (462 335)  routing T_9_20.rgt_op_6 <X> T_9_20.lc_trk_g3_6
 (27 15)  (465 335)  (465 335)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 335)  (468 335)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 335)  (474 335)  LC_7 Logic Functioning bit
 (37 15)  (475 335)  (475 335)  LC_7 Logic Functioning bit
 (38 15)  (476 335)  (476 335)  LC_7 Logic Functioning bit
 (39 15)  (477 335)  (477 335)  LC_7 Logic Functioning bit
 (41 15)  (479 335)  (479 335)  LC_7 Logic Functioning bit
 (43 15)  (481 335)  (481 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (6 0)  (498 320)  (498 320)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_v_b_0
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (515 320)  (515 320)  routing T_10_20.sp4_h_r_3 <X> T_10_20.lc_trk_g0_3
 (24 0)  (516 320)  (516 320)  routing T_10_20.sp4_h_r_3 <X> T_10_20.lc_trk_g0_3
 (26 0)  (518 320)  (518 320)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (41 0)  (533 320)  (533 320)  LC_0 Logic Functioning bit
 (42 0)  (534 320)  (534 320)  LC_0 Logic Functioning bit
 (43 0)  (535 320)  (535 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (46 0)  (538 320)  (538 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (545 320)  (545 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (513 321)  (513 321)  routing T_10_20.sp4_h_r_3 <X> T_10_20.lc_trk_g0_3
 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (515 321)  (515 321)  routing T_10_20.sp4_h_r_2 <X> T_10_20.lc_trk_g0_2
 (24 1)  (516 321)  (516 321)  routing T_10_20.sp4_h_r_2 <X> T_10_20.lc_trk_g0_2
 (25 1)  (517 321)  (517 321)  routing T_10_20.sp4_h_r_2 <X> T_10_20.lc_trk_g0_2
 (28 1)  (520 321)  (520 321)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (526 321)  (526 321)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.input_2_0
 (35 1)  (527 321)  (527 321)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.input_2_0
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (43 1)  (535 321)  (535 321)  LC_0 Logic Functioning bit
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_3 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (506 322)  (506 322)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g0_4
 (21 2)  (513 322)  (513 322)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g0_7
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 322)  (515 322)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g0_7
 (25 2)  (517 322)  (517 322)  routing T_10_20.sp4_h_r_14 <X> T_10_20.lc_trk_g0_6
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 322)  (526 322)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (41 2)  (533 322)  (533 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (0 3)  (492 323)  (492 323)  routing T_10_20.glb_netwk_3 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (513 323)  (513 323)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g0_7
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 323)  (515 323)  routing T_10_20.sp4_h_r_14 <X> T_10_20.lc_trk_g0_6
 (24 3)  (516 323)  (516 323)  routing T_10_20.sp4_h_r_14 <X> T_10_20.lc_trk_g0_6
 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 323)  (522 323)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (527 323)  (527 323)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.input_2_1
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (41 3)  (533 323)  (533 323)  LC_1 Logic Functioning bit
 (43 3)  (535 323)  (535 323)  LC_1 Logic Functioning bit
 (46 3)  (538 323)  (538 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (12 4)  (504 324)  (504 324)  routing T_10_20.sp4_v_b_11 <X> T_10_20.sp4_h_r_5
 (14 4)  (506 324)  (506 324)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g1_0
 (16 4)  (508 324)  (508 324)  routing T_10_20.sp12_h_r_9 <X> T_10_20.lc_trk_g1_1
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (513 324)  (513 324)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 324)  (515 324)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g1_3
 (24 4)  (516 324)  (516 324)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g1_3
 (25 4)  (517 324)  (517 324)  routing T_10_20.sp4_h_r_10 <X> T_10_20.lc_trk_g1_2
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 324)  (520 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (38 4)  (530 324)  (530 324)  LC_2 Logic Functioning bit
 (41 4)  (533 324)  (533 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (46 4)  (538 324)  (538 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (11 5)  (503 325)  (503 325)  routing T_10_20.sp4_v_b_11 <X> T_10_20.sp4_h_r_5
 (13 5)  (505 325)  (505 325)  routing T_10_20.sp4_v_b_11 <X> T_10_20.sp4_h_r_5
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 325)  (513 325)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g1_3
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (515 325)  (515 325)  routing T_10_20.sp4_h_r_10 <X> T_10_20.lc_trk_g1_2
 (24 5)  (516 325)  (516 325)  routing T_10_20.sp4_h_r_10 <X> T_10_20.lc_trk_g1_2
 (26 5)  (518 325)  (518 325)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 325)  (520 325)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 325)  (522 325)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 325)  (523 325)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (38 5)  (530 325)  (530 325)  LC_2 Logic Functioning bit
 (40 5)  (532 325)  (532 325)  LC_2 Logic Functioning bit
 (42 5)  (534 325)  (534 325)  LC_2 Logic Functioning bit
 (4 6)  (496 326)  (496 326)  routing T_10_20.sp4_h_r_3 <X> T_10_20.sp4_v_t_38
 (14 6)  (506 326)  (506 326)  routing T_10_20.bnr_op_4 <X> T_10_20.lc_trk_g1_4
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g1_5
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 326)  (526 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (5 7)  (497 327)  (497 327)  routing T_10_20.sp4_h_r_3 <X> T_10_20.sp4_v_t_38
 (14 7)  (506 327)  (506 327)  routing T_10_20.bnr_op_4 <X> T_10_20.lc_trk_g1_4
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (26 7)  (518 327)  (518 327)  routing T_10_20.lc_trk_g2_3 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 327)  (520 327)  routing T_10_20.lc_trk_g2_3 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 327)  (532 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (43 7)  (535 327)  (535 327)  LC_3 Logic Functioning bit
 (16 8)  (508 328)  (508 328)  routing T_10_20.sp4_v_t_12 <X> T_10_20.lc_trk_g2_1
 (17 8)  (509 328)  (509 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (510 328)  (510 328)  routing T_10_20.sp4_v_t_12 <X> T_10_20.lc_trk_g2_1
 (21 8)  (513 328)  (513 328)  routing T_10_20.rgt_op_3 <X> T_10_20.lc_trk_g2_3
 (22 8)  (514 328)  (514 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 328)  (516 328)  routing T_10_20.rgt_op_3 <X> T_10_20.lc_trk_g2_3
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (41 8)  (533 328)  (533 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (45 8)  (537 328)  (537 328)  LC_4 Logic Functioning bit
 (51 8)  (543 328)  (543 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 329)  (522 329)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 329)  (524 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (526 329)  (526 329)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.input_2_4
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (39 9)  (531 329)  (531 329)  LC_4 Logic Functioning bit
 (40 9)  (532 329)  (532 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (14 10)  (506 330)  (506 330)  routing T_10_20.sp4_v_b_36 <X> T_10_20.lc_trk_g2_4
 (26 10)  (518 330)  (518 330)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 330)  (519 330)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 330)  (523 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (52 10)  (544 330)  (544 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (496 331)  (496 331)  routing T_10_20.sp4_h_r_10 <X> T_10_20.sp4_h_l_43
 (6 11)  (498 331)  (498 331)  routing T_10_20.sp4_h_r_10 <X> T_10_20.sp4_h_l_43
 (14 11)  (506 331)  (506 331)  routing T_10_20.sp4_v_b_36 <X> T_10_20.lc_trk_g2_4
 (16 11)  (508 331)  (508 331)  routing T_10_20.sp4_v_b_36 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (518 331)  (518 331)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 331)  (519 331)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 331)  (520 331)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 331)  (522 331)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (37 11)  (529 331)  (529 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (39 11)  (531 331)  (531 331)  LC_5 Logic Functioning bit
 (41 11)  (533 331)  (533 331)  LC_5 Logic Functioning bit
 (43 11)  (535 331)  (535 331)  LC_5 Logic Functioning bit
 (15 12)  (507 332)  (507 332)  routing T_10_20.rgt_op_1 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 332)  (510 332)  routing T_10_20.rgt_op_1 <X> T_10_20.lc_trk_g3_1
 (22 12)  (514 332)  (514 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 332)  (515 332)  routing T_10_20.sp4_h_r_27 <X> T_10_20.lc_trk_g3_3
 (24 12)  (516 332)  (516 332)  routing T_10_20.sp4_h_r_27 <X> T_10_20.lc_trk_g3_3
 (25 12)  (517 332)  (517 332)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g3_2
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (37 12)  (529 332)  (529 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (39 12)  (531 332)  (531 332)  LC_6 Logic Functioning bit
 (40 12)  (532 332)  (532 332)  LC_6 Logic Functioning bit
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (42 12)  (534 332)  (534 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (21 13)  (513 333)  (513 333)  routing T_10_20.sp4_h_r_27 <X> T_10_20.lc_trk_g3_3
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 333)  (520 333)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (38 13)  (530 333)  (530 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (41 13)  (533 333)  (533 333)  LC_6 Logic Functioning bit
 (43 13)  (535 333)  (535 333)  LC_6 Logic Functioning bit
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (517 334)  (517 334)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g3_6
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (37 14)  (529 334)  (529 334)  LC_7 Logic Functioning bit
 (38 14)  (530 334)  (530 334)  LC_7 Logic Functioning bit
 (41 14)  (533 334)  (533 334)  LC_7 Logic Functioning bit
 (45 14)  (537 334)  (537 334)  LC_7 Logic Functioning bit
 (50 14)  (542 334)  (542 334)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (506 335)  (506 335)  routing T_10_20.sp4_r_v_b_44 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (510 335)  (510 335)  routing T_10_20.sp4_r_v_b_45 <X> T_10_20.lc_trk_g3_5
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (520 335)  (520 335)  routing T_10_20.lc_trk_g2_1 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 335)  (523 335)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (39 15)  (531 335)  (531 335)  LC_7 Logic Functioning bit
 (40 15)  (532 335)  (532 335)  LC_7 Logic Functioning bit
 (46 15)  (538 335)  (538 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_20

 (12 0)  (558 320)  (558 320)  routing T_11_20.sp4_v_b_8 <X> T_11_20.sp4_h_r_2
 (14 0)  (560 320)  (560 320)  routing T_11_20.lft_op_0 <X> T_11_20.lc_trk_g0_0
 (21 0)  (567 320)  (567 320)  routing T_11_20.wire_logic_cluster/lc_3/out <X> T_11_20.lc_trk_g0_3
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (573 320)  (573 320)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 320)  (574 320)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 320)  (577 320)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 320)  (583 320)  LC_0 Logic Functioning bit
 (39 0)  (585 320)  (585 320)  LC_0 Logic Functioning bit
 (41 0)  (587 320)  (587 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (48 0)  (594 320)  (594 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (11 1)  (557 321)  (557 321)  routing T_11_20.sp4_v_b_8 <X> T_11_20.sp4_h_r_2
 (13 1)  (559 321)  (559 321)  routing T_11_20.sp4_v_b_8 <X> T_11_20.sp4_h_r_2
 (15 1)  (561 321)  (561 321)  routing T_11_20.lft_op_0 <X> T_11_20.lc_trk_g0_0
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 321)  (570 321)  routing T_11_20.bot_op_2 <X> T_11_20.lc_trk_g0_2
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (39 1)  (585 321)  (585 321)  LC_0 Logic Functioning bit
 (41 1)  (587 321)  (587 321)  LC_0 Logic Functioning bit
 (43 1)  (589 321)  (589 321)  LC_0 Logic Functioning bit
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_3 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (561 322)  (561 322)  routing T_11_20.bot_op_5 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (567 322)  (567 322)  routing T_11_20.wire_logic_cluster/lc_7/out <X> T_11_20.lc_trk_g0_7
 (22 2)  (568 322)  (568 322)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (571 322)  (571 322)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g0_6
 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (584 322)  (584 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (42 2)  (588 322)  (588 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (50 2)  (596 322)  (596 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 323)  (546 323)  routing T_11_20.glb_netwk_3 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (10 3)  (556 323)  (556 323)  routing T_11_20.sp4_h_l_45 <X> T_11_20.sp4_v_t_36
 (14 3)  (560 323)  (560 323)  routing T_11_20.sp4_h_r_4 <X> T_11_20.lc_trk_g0_4
 (15 3)  (561 323)  (561 323)  routing T_11_20.sp4_h_r_4 <X> T_11_20.lc_trk_g0_4
 (16 3)  (562 323)  (562 323)  routing T_11_20.sp4_h_r_4 <X> T_11_20.lc_trk_g0_4
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (41 3)  (587 323)  (587 323)  LC_1 Logic Functioning bit
 (15 4)  (561 324)  (561 324)  routing T_11_20.bot_op_1 <X> T_11_20.lc_trk_g1_1
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (567 324)  (567 324)  routing T_11_20.wire_logic_cluster/lc_3/out <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (572 324)  (572 324)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 324)  (576 324)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (42 4)  (588 324)  (588 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (46 4)  (592 324)  (592 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 324)  (596 324)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (556 325)  (556 325)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_v_b_4
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (569 325)  (569 325)  routing T_11_20.sp12_h_r_10 <X> T_11_20.lc_trk_g1_2
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (40 5)  (586 325)  (586 325)  LC_2 Logic Functioning bit
 (41 5)  (587 325)  (587 325)  LC_2 Logic Functioning bit
 (48 5)  (594 325)  (594 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 326)  (564 326)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g1_5
 (21 6)  (567 326)  (567 326)  routing T_11_20.bnr_op_7 <X> T_11_20.lc_trk_g1_7
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 326)  (581 326)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.input_2_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (47 6)  (593 326)  (593 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (561 327)  (561 327)  routing T_11_20.bot_op_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (567 327)  (567 327)  routing T_11_20.bnr_op_7 <X> T_11_20.lc_trk_g1_7
 (22 7)  (568 327)  (568 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 327)  (574 327)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 327)  (576 327)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (580 327)  (580 327)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.input_2_3
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (43 7)  (589 327)  (589 327)  LC_3 Logic Functioning bit
 (14 8)  (560 328)  (560 328)  routing T_11_20.rgt_op_0 <X> T_11_20.lc_trk_g2_0
 (27 8)  (573 328)  (573 328)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (40 8)  (586 328)  (586 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (42 8)  (588 328)  (588 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (15 9)  (561 329)  (561 329)  routing T_11_20.rgt_op_0 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 9)  (574 329)  (574 329)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 329)  (576 329)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (38 9)  (584 329)  (584 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (40 9)  (586 329)  (586 329)  LC_4 Logic Functioning bit
 (41 9)  (587 329)  (587 329)  LC_4 Logic Functioning bit
 (43 9)  (589 329)  (589 329)  LC_4 Logic Functioning bit
 (21 10)  (567 330)  (567 330)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 330)  (570 330)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g2_7
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 330)  (574 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 330)  (576 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (39 10)  (585 330)  (585 330)  LC_5 Logic Functioning bit
 (45 10)  (591 330)  (591 330)  LC_5 Logic Functioning bit
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 331)  (571 331)  routing T_11_20.sp4_r_v_b_38 <X> T_11_20.lc_trk_g2_6
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (580 331)  (580 331)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.input_2_5
 (35 11)  (581 331)  (581 331)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.input_2_5
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (38 11)  (584 331)  (584 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (3 12)  (549 332)  (549 332)  routing T_11_20.sp12_v_t_22 <X> T_11_20.sp12_h_r_1
 (5 12)  (551 332)  (551 332)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_h_r_9
 (26 12)  (572 332)  (572 332)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 332)  (573 332)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 332)  (576 332)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 332)  (581 332)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.input_2_6
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (45 12)  (591 332)  (591 332)  LC_6 Logic Functioning bit
 (4 13)  (550 333)  (550 333)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_h_r_9
 (6 13)  (552 333)  (552 333)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_h_r_9
 (14 13)  (560 333)  (560 333)  routing T_11_20.sp4_r_v_b_40 <X> T_11_20.lc_trk_g3_0
 (17 13)  (563 333)  (563 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (574 333)  (574 333)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 333)  (578 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 333)  (581 333)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.input_2_6
 (36 13)  (582 333)  (582 333)  LC_6 Logic Functioning bit
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (40 13)  (586 333)  (586 333)  LC_6 Logic Functioning bit
 (42 13)  (588 333)  (588 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (47 13)  (593 333)  (593 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 334)  (569 334)  routing T_11_20.sp4_h_r_31 <X> T_11_20.lc_trk_g3_7
 (24 14)  (570 334)  (570 334)  routing T_11_20.sp4_h_r_31 <X> T_11_20.lc_trk_g3_7
 (25 14)  (571 334)  (571 334)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g3_6
 (26 14)  (572 334)  (572 334)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 334)  (574 334)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 334)  (576 334)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 334)  (579 334)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 334)  (581 334)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.input_2_7
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (38 14)  (584 334)  (584 334)  LC_7 Logic Functioning bit
 (41 14)  (587 334)  (587 334)  LC_7 Logic Functioning bit
 (43 14)  (589 334)  (589 334)  LC_7 Logic Functioning bit
 (45 14)  (591 334)  (591 334)  LC_7 Logic Functioning bit
 (47 14)  (593 334)  (593 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (560 335)  (560 335)  routing T_11_20.sp4_r_v_b_44 <X> T_11_20.lc_trk_g3_4
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (567 335)  (567 335)  routing T_11_20.sp4_h_r_31 <X> T_11_20.lc_trk_g3_7
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (572 335)  (572 335)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 335)  (576 335)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 335)  (577 335)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 335)  (578 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (580 335)  (580 335)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.input_2_7
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit
 (41 15)  (587 335)  (587 335)  LC_7 Logic Functioning bit
 (42 15)  (588 335)  (588 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (9 0)  (609 320)  (609 320)  routing T_12_20.sp4_v_t_36 <X> T_12_20.sp4_h_r_1
 (21 0)  (621 320)  (621 320)  routing T_12_20.lft_op_3 <X> T_12_20.lc_trk_g0_3
 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 320)  (624 320)  routing T_12_20.lft_op_3 <X> T_12_20.lc_trk_g0_3
 (25 0)  (625 320)  (625 320)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g0_2
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 320)  (631 320)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (41 0)  (641 320)  (641 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (4 1)  (604 321)  (604 321)  routing T_12_20.sp4_v_t_42 <X> T_12_20.sp4_h_r_0
 (8 1)  (608 321)  (608 321)  routing T_12_20.sp4_h_l_42 <X> T_12_20.sp4_v_b_1
 (9 1)  (609 321)  (609 321)  routing T_12_20.sp4_h_l_42 <X> T_12_20.sp4_v_b_1
 (10 1)  (610 321)  (610 321)  routing T_12_20.sp4_h_l_42 <X> T_12_20.sp4_v_b_1
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 321)  (623 321)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g0_2
 (25 1)  (625 321)  (625 321)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g0_2
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 321)  (631 321)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (43 1)  (643 321)  (643 321)  LC_0 Logic Functioning bit
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_3 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (610 322)  (610 322)  routing T_12_20.sp4_v_b_8 <X> T_12_20.sp4_h_l_36
 (22 2)  (622 322)  (622 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 322)  (624 322)  routing T_12_20.bot_op_7 <X> T_12_20.lc_trk_g0_7
 (25 2)  (625 322)  (625 322)  routing T_12_20.lft_op_6 <X> T_12_20.lc_trk_g0_6
 (26 2)  (626 322)  (626 322)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 322)  (627 322)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 322)  (630 322)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 322)  (633 322)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (42 2)  (642 322)  (642 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (50 2)  (650 322)  (650 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 323)  (600 323)  routing T_12_20.glb_netwk_3 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 323)  (624 323)  routing T_12_20.lft_op_6 <X> T_12_20.lc_trk_g0_6
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 323)  (628 323)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (40 3)  (640 323)  (640 323)  LC_1 Logic Functioning bit
 (41 3)  (641 323)  (641 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (48 3)  (648 323)  (648 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (621 324)  (621 324)  routing T_12_20.bnr_op_3 <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (625 324)  (625 324)  routing T_12_20.wire_logic_cluster/lc_2/out <X> T_12_20.lc_trk_g1_2
 (26 4)  (626 324)  (626 324)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 324)  (630 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (39 4)  (639 324)  (639 324)  LC_2 Logic Functioning bit
 (41 4)  (641 324)  (641 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (45 4)  (645 324)  (645 324)  LC_2 Logic Functioning bit
 (51 4)  (651 324)  (651 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (21 5)  (621 325)  (621 325)  routing T_12_20.bnr_op_3 <X> T_12_20.lc_trk_g1_3
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 325)  (631 325)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (51 5)  (651 325)  (651 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (605 326)  (605 326)  routing T_12_20.sp4_v_b_3 <X> T_12_20.sp4_h_l_38
 (15 6)  (615 326)  (615 326)  routing T_12_20.lft_op_5 <X> T_12_20.lc_trk_g1_5
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.lft_op_5 <X> T_12_20.lc_trk_g1_5
 (21 6)  (621 326)  (621 326)  routing T_12_20.wire_logic_cluster/lc_7/out <X> T_12_20.lc_trk_g1_7
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (46 6)  (646 326)  (646 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (615 327)  (615 327)  routing T_12_20.sp4_v_t_9 <X> T_12_20.lc_trk_g1_4
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_v_t_9 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (31 7)  (631 327)  (631 327)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (43 7)  (643 327)  (643 327)  LC_3 Logic Functioning bit
 (14 8)  (614 328)  (614 328)  routing T_12_20.rgt_op_0 <X> T_12_20.lc_trk_g2_0
 (21 8)  (621 328)  (621 328)  routing T_12_20.rgt_op_3 <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 328)  (624 328)  routing T_12_20.rgt_op_3 <X> T_12_20.lc_trk_g2_3
 (25 8)  (625 328)  (625 328)  routing T_12_20.bnl_op_2 <X> T_12_20.lc_trk_g2_2
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (40 8)  (640 328)  (640 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (15 9)  (615 329)  (615 329)  routing T_12_20.rgt_op_0 <X> T_12_20.lc_trk_g2_0
 (17 9)  (617 329)  (617 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 329)  (625 329)  routing T_12_20.bnl_op_2 <X> T_12_20.lc_trk_g2_2
 (26 9)  (626 329)  (626 329)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 329)  (628 329)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 329)  (630 329)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 329)  (632 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (634 329)  (634 329)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.input_2_4
 (35 9)  (635 329)  (635 329)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.input_2_4
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (3 10)  (603 330)  (603 330)  routing T_12_20.sp12_h_r_1 <X> T_12_20.sp12_h_l_22
 (14 10)  (614 330)  (614 330)  routing T_12_20.bnl_op_4 <X> T_12_20.lc_trk_g2_4
 (25 10)  (625 330)  (625 330)  routing T_12_20.wire_logic_cluster/lc_6/out <X> T_12_20.lc_trk_g2_6
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 330)  (633 330)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (40 10)  (640 330)  (640 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (50 10)  (650 330)  (650 330)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (603 331)  (603 331)  routing T_12_20.sp12_h_r_1 <X> T_12_20.sp12_h_l_22
 (14 11)  (614 331)  (614 331)  routing T_12_20.bnl_op_4 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 331)  (628 331)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (40 11)  (640 331)  (640 331)  LC_5 Logic Functioning bit
 (42 11)  (642 331)  (642 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.bnl_op_1 <X> T_12_20.lc_trk_g3_1
 (25 12)  (625 332)  (625 332)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g3_2
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (41 12)  (641 332)  (641 332)  LC_6 Logic Functioning bit
 (43 12)  (643 332)  (643 332)  LC_6 Logic Functioning bit
 (15 13)  (615 333)  (615 333)  routing T_12_20.sp4_v_t_29 <X> T_12_20.lc_trk_g3_0
 (16 13)  (616 333)  (616 333)  routing T_12_20.sp4_v_t_29 <X> T_12_20.lc_trk_g3_0
 (17 13)  (617 333)  (617 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (618 333)  (618 333)  routing T_12_20.bnl_op_1 <X> T_12_20.lc_trk_g3_1
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 333)  (624 333)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g3_2
 (26 13)  (626 333)  (626 333)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 333)  (628 333)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (38 13)  (638 333)  (638 333)  LC_6 Logic Functioning bit
 (40 13)  (640 333)  (640 333)  LC_6 Logic Functioning bit
 (42 13)  (642 333)  (642 333)  LC_6 Logic Functioning bit
 (15 14)  (615 334)  (615 334)  routing T_12_20.sp4_h_l_24 <X> T_12_20.lc_trk_g3_5
 (16 14)  (616 334)  (616 334)  routing T_12_20.sp4_h_l_24 <X> T_12_20.lc_trk_g3_5
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 334)  (618 334)  routing T_12_20.sp4_h_l_24 <X> T_12_20.lc_trk_g3_5
 (25 14)  (625 334)  (625 334)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (28 14)  (628 334)  (628 334)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 334)  (630 334)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 334)  (631 334)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 334)  (634 334)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 334)  (635 334)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_7
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (42 14)  (642 334)  (642 334)  LC_7 Logic Functioning bit
 (45 14)  (645 334)  (645 334)  LC_7 Logic Functioning bit
 (5 15)  (605 335)  (605 335)  routing T_12_20.sp4_h_l_44 <X> T_12_20.sp4_v_t_44
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 335)  (623 335)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (24 15)  (624 335)  (624 335)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 335)  (628 335)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 335)  (631 335)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 335)  (632 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (633 335)  (633 335)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_7
 (34 15)  (634 335)  (634 335)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_7
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (37 15)  (637 335)  (637 335)  LC_7 Logic Functioning bit
 (38 15)  (638 335)  (638 335)  LC_7 Logic Functioning bit
 (39 15)  (639 335)  (639 335)  LC_7 Logic Functioning bit
 (48 15)  (648 335)  (648 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_20

 (12 0)  (666 320)  (666 320)  routing T_13_20.sp4_v_t_39 <X> T_13_20.sp4_h_r_2
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 320)  (672 320)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g0_1
 (21 0)  (675 320)  (675 320)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (682 320)  (682 320)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (48 1)  (702 321)  (702 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_3 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (669 322)  (669 322)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g0_5
 (16 2)  (670 322)  (670 322)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g0_5
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 322)  (672 322)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g0_5
 (21 2)  (675 322)  (675 322)  routing T_13_20.lft_op_7 <X> T_13_20.lc_trk_g0_7
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 322)  (678 322)  routing T_13_20.lft_op_7 <X> T_13_20.lc_trk_g0_7
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 322)  (689 322)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_1
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (42 2)  (696 322)  (696 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (0 3)  (654 323)  (654 323)  routing T_13_20.glb_netwk_3 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (4 3)  (658 323)  (658 323)  routing T_13_20.sp4_h_r_4 <X> T_13_20.sp4_h_l_37
 (6 3)  (660 323)  (660 323)  routing T_13_20.sp4_h_r_4 <X> T_13_20.sp4_h_l_37
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 323)  (686 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 323)  (687 323)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_1
 (35 3)  (689 323)  (689 323)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_1
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (48 3)  (702 323)  (702 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (658 324)  (658 324)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (6 4)  (660 324)  (660 324)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (8 4)  (662 324)  (662 324)  routing T_13_20.sp4_v_b_10 <X> T_13_20.sp4_h_r_4
 (9 4)  (663 324)  (663 324)  routing T_13_20.sp4_v_b_10 <X> T_13_20.sp4_h_r_4
 (10 4)  (664 324)  (664 324)  routing T_13_20.sp4_v_b_10 <X> T_13_20.sp4_h_r_4
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_5
 (15 4)  (669 324)  (669 324)  routing T_13_20.bot_op_1 <X> T_13_20.lc_trk_g1_1
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (679 324)  (679 324)  routing T_13_20.sp12_h_r_2 <X> T_13_20.lc_trk_g1_2
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 324)  (689 324)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_2
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (5 5)  (659 325)  (659 325)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (8 5)  (662 325)  (662 325)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_v_b_4
 (9 5)  (663 325)  (663 325)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_v_b_4
 (10 5)  (664 325)  (664 325)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_v_b_4
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_5
 (21 5)  (675 325)  (675 325)  routing T_13_20.sp4_r_v_b_27 <X> T_13_20.lc_trk_g1_3
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.sp12_h_r_2 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.sp12_h_r_2 <X> T_13_20.lc_trk_g1_2
 (26 5)  (680 325)  (680 325)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 325)  (687 325)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_2
 (34 5)  (688 325)  (688 325)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (41 5)  (695 325)  (695 325)  LC_2 Logic Functioning bit
 (51 5)  (705 325)  (705 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (665 326)  (665 326)  routing T_13_20.sp4_v_b_2 <X> T_13_20.sp4_v_t_40
 (14 6)  (668 326)  (668 326)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g1_4
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 326)  (678 326)  routing T_13_20.bot_op_7 <X> T_13_20.lc_trk_g1_7
 (25 6)  (679 326)  (679 326)  routing T_13_20.lft_op_6 <X> T_13_20.lc_trk_g1_6
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 326)  (682 326)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (12 7)  (666 327)  (666 327)  routing T_13_20.sp4_v_b_2 <X> T_13_20.sp4_v_t_40
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 327)  (678 327)  routing T_13_20.lft_op_6 <X> T_13_20.lc_trk_g1_6
 (28 7)  (682 327)  (682 327)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 327)  (689 327)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.input_2_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (40 7)  (694 327)  (694 327)  LC_3 Logic Functioning bit
 (42 7)  (696 327)  (696 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (5 8)  (659 328)  (659 328)  routing T_13_20.sp4_v_t_43 <X> T_13_20.sp4_h_r_6
 (12 8)  (666 328)  (666 328)  routing T_13_20.sp4_v_b_2 <X> T_13_20.sp4_h_r_8
 (14 8)  (668 328)  (668 328)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g2_0
 (15 8)  (669 328)  (669 328)  routing T_13_20.tnl_op_1 <X> T_13_20.lc_trk_g2_1
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (689 328)  (689 328)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_4
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (48 8)  (702 328)  (702 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (11 9)  (665 329)  (665 329)  routing T_13_20.sp4_v_b_2 <X> T_13_20.sp4_h_r_8
 (13 9)  (667 329)  (667 329)  routing T_13_20.sp4_v_b_2 <X> T_13_20.sp4_h_r_8
 (14 9)  (668 329)  (668 329)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g2_0
 (15 9)  (669 329)  (669 329)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g2_0
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (672 329)  (672 329)  routing T_13_20.tnl_op_1 <X> T_13_20.lc_trk_g2_1
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 329)  (681 329)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 329)  (686 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (687 329)  (687 329)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_4
 (35 9)  (689 329)  (689 329)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_4
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (41 9)  (695 329)  (695 329)  LC_4 Logic Functioning bit
 (42 9)  (696 329)  (696 329)  LC_4 Logic Functioning bit
 (5 10)  (659 330)  (659 330)  routing T_13_20.sp4_v_b_6 <X> T_13_20.sp4_h_l_43
 (9 10)  (663 330)  (663 330)  routing T_13_20.sp4_h_r_4 <X> T_13_20.sp4_h_l_42
 (10 10)  (664 330)  (664 330)  routing T_13_20.sp4_h_r_4 <X> T_13_20.sp4_h_l_42
 (15 10)  (669 330)  (669 330)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g2_5
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (675 330)  (675 330)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g2_7
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 330)  (677 330)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g2_7
 (24 10)  (678 330)  (678 330)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g2_7
 (25 10)  (679 330)  (679 330)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g2_6
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 330)  (682 330)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 330)  (688 330)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (38 10)  (692 330)  (692 330)  LC_5 Logic Functioning bit
 (41 10)  (695 330)  (695 330)  LC_5 Logic Functioning bit
 (42 10)  (696 330)  (696 330)  LC_5 Logic Functioning bit
 (43 10)  (697 330)  (697 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (47 10)  (701 330)  (701 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (705 330)  (705 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (675 331)  (675 331)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g2_7
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g2_6
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 331)  (684 331)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 331)  (688 331)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_5
 (35 11)  (689 331)  (689 331)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_5
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (38 11)  (692 331)  (692 331)  LC_5 Logic Functioning bit
 (47 11)  (701 331)  (701 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (52 11)  (706 331)  (706 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (16 12)  (670 332)  (670 332)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (21 12)  (675 332)  (675 332)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g3_3
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (679 332)  (679 332)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g3_2
 (27 12)  (681 332)  (681 332)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 332)  (687 332)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (42 12)  (696 332)  (696 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (18 13)  (672 333)  (672 333)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 333)  (684 333)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 333)  (686 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 333)  (687 333)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.input_2_6
 (34 13)  (688 333)  (688 333)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.input_2_6
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (41 13)  (695 333)  (695 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (43 13)  (697 333)  (697 333)  LC_6 Logic Functioning bit
 (14 14)  (668 334)  (668 334)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_v_b_37 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 334)  (672 334)  routing T_13_20.sp4_v_b_37 <X> T_13_20.lc_trk_g3_5
 (21 14)  (675 334)  (675 334)  routing T_13_20.bnl_op_7 <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (679 334)  (679 334)  routing T_13_20.sp12_v_b_6 <X> T_13_20.lc_trk_g3_6
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 334)  (682 334)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 334)  (688 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (40 14)  (694 334)  (694 334)  LC_7 Logic Functioning bit
 (41 14)  (695 334)  (695 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (43 14)  (697 334)  (697 334)  LC_7 Logic Functioning bit
 (50 14)  (704 334)  (704 334)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (668 335)  (668 335)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (15 15)  (669 335)  (669 335)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (16 15)  (670 335)  (670 335)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (672 335)  (672 335)  routing T_13_20.sp4_v_b_37 <X> T_13_20.lc_trk_g3_5
 (21 15)  (675 335)  (675 335)  routing T_13_20.bnl_op_7 <X> T_13_20.lc_trk_g3_7
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (678 335)  (678 335)  routing T_13_20.sp12_v_b_6 <X> T_13_20.lc_trk_g3_6
 (25 15)  (679 335)  (679 335)  routing T_13_20.sp12_v_b_6 <X> T_13_20.lc_trk_g3_6
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 335)  (684 335)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (40 15)  (694 335)  (694 335)  LC_7 Logic Functioning bit
 (42 15)  (696 335)  (696 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (13 0)  (721 320)  (721 320)  routing T_14_20.sp4_h_l_39 <X> T_14_20.sp4_v_b_2
 (12 1)  (720 321)  (720 321)  routing T_14_20.sp4_h_l_39 <X> T_14_20.sp4_v_b_2
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_3 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (723 322)  (723 322)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g0_5
 (16 2)  (724 322)  (724 322)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 322)  (726 322)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g0_5
 (0 3)  (708 323)  (708 323)  routing T_14_20.glb_netwk_3 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (18 3)  (726 323)  (726 323)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g0_5
 (5 6)  (713 326)  (713 326)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_h_l_38
 (13 6)  (721 326)  (721 326)  routing T_14_20.sp4_h_r_5 <X> T_14_20.sp4_v_t_40
 (16 6)  (724 326)  (724 326)  routing T_14_20.sp12_h_r_13 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (729 326)  (729 326)  routing T_14_20.sp4_h_l_2 <X> T_14_20.lc_trk_g1_7
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 326)  (731 326)  routing T_14_20.sp4_h_l_2 <X> T_14_20.lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.sp4_h_l_2 <X> T_14_20.lc_trk_g1_7
 (25 6)  (733 326)  (733 326)  routing T_14_20.sp12_h_l_5 <X> T_14_20.lc_trk_g1_6
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 326)  (741 326)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 326)  (743 326)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.input_2_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (37 6)  (745 326)  (745 326)  LC_3 Logic Functioning bit
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (4 7)  (712 327)  (712 327)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_h_l_38
 (12 7)  (720 327)  (720 327)  routing T_14_20.sp4_h_r_5 <X> T_14_20.sp4_v_t_40
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.sp12_h_l_5 <X> T_14_20.lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.sp12_h_l_5 <X> T_14_20.lc_trk_g1_6
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 327)  (741 327)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.input_2_3
 (34 7)  (742 327)  (742 327)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.input_2_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (37 7)  (745 327)  (745 327)  LC_3 Logic Functioning bit
 (38 7)  (746 327)  (746 327)  LC_3 Logic Functioning bit
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (48 8)  (756 328)  (756 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (758 328)  (758 328)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (721 329)  (721 329)  routing T_14_20.sp4_v_t_38 <X> T_14_20.sp4_h_r_8
 (14 9)  (722 329)  (722 329)  routing T_14_20.sp4_h_r_24 <X> T_14_20.lc_trk_g2_0
 (15 9)  (723 329)  (723 329)  routing T_14_20.sp4_h_r_24 <X> T_14_20.lc_trk_g2_0
 (16 9)  (724 329)  (724 329)  routing T_14_20.sp4_h_r_24 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (41 9)  (749 329)  (749 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (53 9)  (761 329)  (761 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (722 330)  (722 330)  routing T_14_20.sp4_h_r_44 <X> T_14_20.lc_trk_g2_4
 (21 10)  (729 330)  (729 330)  routing T_14_20.sp4_h_r_39 <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (731 330)  (731 330)  routing T_14_20.sp4_h_r_39 <X> T_14_20.lc_trk_g2_7
 (24 10)  (732 330)  (732 330)  routing T_14_20.sp4_h_r_39 <X> T_14_20.lc_trk_g2_7
 (25 10)  (733 330)  (733 330)  routing T_14_20.bnl_op_6 <X> T_14_20.lc_trk_g2_6
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 330)  (735 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 330)  (741 330)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (14 11)  (722 331)  (722 331)  routing T_14_20.sp4_h_r_44 <X> T_14_20.lc_trk_g2_4
 (15 11)  (723 331)  (723 331)  routing T_14_20.sp4_h_r_44 <X> T_14_20.lc_trk_g2_4
 (16 11)  (724 331)  (724 331)  routing T_14_20.sp4_h_r_44 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.bnl_op_6 <X> T_14_20.lc_trk_g2_6
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (40 11)  (748 331)  (748 331)  LC_5 Logic Functioning bit
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (42 11)  (750 331)  (750 331)  LC_5 Logic Functioning bit
 (43 11)  (751 331)  (751 331)  LC_5 Logic Functioning bit
 (5 12)  (713 332)  (713 332)  routing T_14_20.sp4_v_t_44 <X> T_14_20.sp4_h_r_9
 (14 12)  (722 332)  (722 332)  routing T_14_20.bnl_op_0 <X> T_14_20.lc_trk_g3_0
 (15 12)  (723 332)  (723 332)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (16 12)  (724 332)  (724 332)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (42 12)  (750 332)  (750 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (14 13)  (722 333)  (722 333)  routing T_14_20.bnl_op_0 <X> T_14_20.lc_trk_g3_0
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (726 333)  (726 333)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (741 333)  (741 333)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.input_2_6
 (34 13)  (742 333)  (742 333)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.input_2_6
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (10 14)  (718 334)  (718 334)  routing T_14_20.sp4_v_b_5 <X> T_14_20.sp4_h_l_47
 (14 14)  (722 334)  (722 334)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g3_4
 (25 14)  (733 334)  (733 334)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g3_6
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_20

 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 320)  (797 320)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.input_2_0
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (46 0)  (808 320)  (808 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (789 321)  (789 321)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.input_2_0
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (44 1)  (806 321)  (806 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_3 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_3 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (14 4)  (776 324)  (776 324)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g1_0
 (14 5)  (776 325)  (776 325)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g1_0
 (15 5)  (777 325)  (777 325)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g1_0
 (16 5)  (778 325)  (778 325)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (10 6)  (772 326)  (772 326)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_h_l_41
 (14 6)  (776 326)  (776 326)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (15 6)  (777 326)  (777 326)  routing T_15_20.sp4_h_r_21 <X> T_15_20.lc_trk_g1_5
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_h_r_21 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.sp4_h_r_21 <X> T_15_20.lc_trk_g1_5
 (14 7)  (776 327)  (776 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (15 7)  (777 327)  (777 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (16 7)  (778 327)  (778 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (780 327)  (780 327)  routing T_15_20.sp4_h_r_21 <X> T_15_20.lc_trk_g1_5
 (13 8)  (775 328)  (775 328)  routing T_15_20.sp4_v_t_45 <X> T_15_20.sp4_v_b_8
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (16 12)  (778 332)  (778 332)  routing T_15_20.sp4_v_b_33 <X> T_15_20.lc_trk_g3_1
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.sp4_v_b_33 <X> T_15_20.lc_trk_g3_1
 (18 13)  (780 333)  (780 333)  routing T_15_20.sp4_v_b_33 <X> T_15_20.lc_trk_g3_1
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 335)  (762 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r


LogicTile_16_20

 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_3 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 322)  (830 322)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g0_4
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_3 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 7)  (838 327)  (838 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 327)  (841 327)  routing T_16_20.sp4_r_v_b_30 <X> T_16_20.lc_trk_g1_6
 (21 8)  (837 328)  (837 328)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g2_3
 (22 8)  (838 328)  (838 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 328)  (839 328)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g2_3
 (24 8)  (840 328)  (840 328)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g2_3
 (27 8)  (843 328)  (843 328)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 328)  (846 328)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 328)  (851 328)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.input_2_4
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (46 8)  (862 328)  (862 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (867 328)  (867 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (868 328)  (868 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (837 329)  (837 329)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g2_3
 (26 9)  (842 329)  (842 329)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 329)  (844 329)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 329)  (846 329)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 329)  (847 329)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 329)  (848 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (41 9)  (857 329)  (857 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (43 9)  (859 329)  (859 329)  LC_4 Logic Functioning bit
 (51 9)  (867 329)  (867 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 12)  (837 332)  (837 332)  routing T_16_20.sp4_v_t_22 <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp4_v_t_22 <X> T_16_20.lc_trk_g3_3
 (21 13)  (837 333)  (837 333)  routing T_16_20.sp4_v_t_22 <X> T_16_20.lc_trk_g3_3


LogicTile_1_19

 (10 0)  (28 304)  (28 304)  routing T_1_19.sp4_v_t_45 <X> T_1_19.sp4_h_r_1
 (22 0)  (40 304)  (40 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 304)  (42 304)  routing T_1_19.top_op_3 <X> T_1_19.lc_trk_g0_3
 (25 0)  (43 304)  (43 304)  routing T_1_19.sp4_v_b_2 <X> T_1_19.lc_trk_g0_2
 (26 0)  (44 304)  (44 304)  routing T_1_19.lc_trk_g0_6 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (46 304)  (46 304)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 304)  (47 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 304)  (48 304)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 304)  (50 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 304)  (51 304)  routing T_1_19.lc_trk_g3_0 <X> T_1_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 304)  (52 304)  routing T_1_19.lc_trk_g3_0 <X> T_1_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 304)  (53 304)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.input_2_0
 (36 0)  (54 304)  (54 304)  LC_0 Logic Functioning bit
 (37 0)  (55 304)  (55 304)  LC_0 Logic Functioning bit
 (39 0)  (57 304)  (57 304)  LC_0 Logic Functioning bit
 (41 0)  (59 304)  (59 304)  LC_0 Logic Functioning bit
 (43 0)  (61 304)  (61 304)  LC_0 Logic Functioning bit
 (14 1)  (32 305)  (32 305)  routing T_1_19.sp4_r_v_b_35 <X> T_1_19.lc_trk_g0_0
 (17 1)  (35 305)  (35 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (39 305)  (39 305)  routing T_1_19.top_op_3 <X> T_1_19.lc_trk_g0_3
 (22 1)  (40 305)  (40 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (41 305)  (41 305)  routing T_1_19.sp4_v_b_2 <X> T_1_19.lc_trk_g0_2
 (26 1)  (44 305)  (44 305)  routing T_1_19.lc_trk_g0_6 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 305)  (47 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 305)  (50 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (51 305)  (51 305)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.input_2_0
 (34 1)  (52 305)  (52 305)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.input_2_0
 (35 1)  (53 305)  (53 305)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.input_2_0
 (36 1)  (54 305)  (54 305)  LC_0 Logic Functioning bit
 (37 1)  (55 305)  (55 305)  LC_0 Logic Functioning bit
 (38 1)  (56 305)  (56 305)  LC_0 Logic Functioning bit
 (0 2)  (18 306)  (18 306)  routing T_1_19.glb_netwk_3 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (2 2)  (20 306)  (20 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (29 306)  (29 306)  routing T_1_19.sp4_h_r_8 <X> T_1_19.sp4_v_t_39
 (13 2)  (31 306)  (31 306)  routing T_1_19.sp4_h_r_8 <X> T_1_19.sp4_v_t_39
 (22 2)  (40 306)  (40 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (41 306)  (41 306)  routing T_1_19.sp12_h_r_23 <X> T_1_19.lc_trk_g0_7
 (29 2)  (47 306)  (47 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 306)  (48 306)  routing T_1_19.lc_trk_g0_6 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 306)  (49 306)  routing T_1_19.lc_trk_g1_5 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 306)  (50 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 306)  (52 306)  routing T_1_19.lc_trk_g1_5 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 306)  (54 306)  LC_1 Logic Functioning bit
 (39 2)  (57 306)  (57 306)  LC_1 Logic Functioning bit
 (43 2)  (61 306)  (61 306)  LC_1 Logic Functioning bit
 (50 2)  (68 306)  (68 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 307)  (18 307)  routing T_1_19.glb_netwk_3 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (12 3)  (30 307)  (30 307)  routing T_1_19.sp4_h_r_8 <X> T_1_19.sp4_v_t_39
 (21 3)  (39 307)  (39 307)  routing T_1_19.sp12_h_r_23 <X> T_1_19.lc_trk_g0_7
 (22 3)  (40 307)  (40 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (41 307)  (41 307)  routing T_1_19.sp4_h_r_6 <X> T_1_19.lc_trk_g0_6
 (24 3)  (42 307)  (42 307)  routing T_1_19.sp4_h_r_6 <X> T_1_19.lc_trk_g0_6
 (25 3)  (43 307)  (43 307)  routing T_1_19.sp4_h_r_6 <X> T_1_19.lc_trk_g0_6
 (26 3)  (44 307)  (44 307)  routing T_1_19.lc_trk_g2_3 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 307)  (46 307)  routing T_1_19.lc_trk_g2_3 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 307)  (47 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 307)  (48 307)  routing T_1_19.lc_trk_g0_6 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 307)  (54 307)  LC_1 Logic Functioning bit
 (37 3)  (55 307)  (55 307)  LC_1 Logic Functioning bit
 (39 3)  (57 307)  (57 307)  LC_1 Logic Functioning bit
 (42 3)  (60 307)  (60 307)  LC_1 Logic Functioning bit
 (43 3)  (61 307)  (61 307)  LC_1 Logic Functioning bit
 (1 4)  (19 308)  (19 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (44 308)  (44 308)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 308)  (47 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 308)  (49 308)  routing T_1_19.lc_trk_g1_4 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 308)  (50 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 308)  (52 308)  routing T_1_19.lc_trk_g1_4 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 308)  (55 308)  LC_2 Logic Functioning bit
 (41 4)  (59 308)  (59 308)  LC_2 Logic Functioning bit
 (42 4)  (60 308)  (60 308)  LC_2 Logic Functioning bit
 (43 4)  (61 308)  (61 308)  LC_2 Logic Functioning bit
 (50 4)  (68 308)  (68 308)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (19 309)  (19 309)  routing T_1_19.lc_trk_g0_2 <X> T_1_19.wire_logic_cluster/lc_7/cen
 (4 5)  (22 309)  (22 309)  routing T_1_19.sp4_v_t_47 <X> T_1_19.sp4_h_r_3
 (17 5)  (35 309)  (35 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 5)  (45 309)  (45 309)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 309)  (46 309)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 309)  (47 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 309)  (48 309)  routing T_1_19.lc_trk_g0_3 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 309)  (54 309)  LC_2 Logic Functioning bit
 (43 5)  (61 309)  (61 309)  LC_2 Logic Functioning bit
 (15 6)  (33 310)  (33 310)  routing T_1_19.sp4_h_r_5 <X> T_1_19.lc_trk_g1_5
 (16 6)  (34 310)  (34 310)  routing T_1_19.sp4_h_r_5 <X> T_1_19.lc_trk_g1_5
 (17 6)  (35 310)  (35 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (44 310)  (44 310)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (47 310)  (47 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 310)  (49 310)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 310)  (50 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 310)  (51 310)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 310)  (52 310)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 310)  (53 310)  routing T_1_19.lc_trk_g0_7 <X> T_1_19.input_2_3
 (36 6)  (54 310)  (54 310)  LC_3 Logic Functioning bit
 (37 6)  (55 310)  (55 310)  LC_3 Logic Functioning bit
 (39 6)  (57 310)  (57 310)  LC_3 Logic Functioning bit
 (41 6)  (59 310)  (59 310)  LC_3 Logic Functioning bit
 (43 6)  (61 310)  (61 310)  LC_3 Logic Functioning bit
 (14 7)  (32 311)  (32 311)  routing T_1_19.sp4_r_v_b_28 <X> T_1_19.lc_trk_g1_4
 (17 7)  (35 311)  (35 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (36 311)  (36 311)  routing T_1_19.sp4_h_r_5 <X> T_1_19.lc_trk_g1_5
 (27 7)  (45 311)  (45 311)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 311)  (46 311)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 311)  (47 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (50 311)  (50 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (53 311)  (53 311)  routing T_1_19.lc_trk_g0_7 <X> T_1_19.input_2_3
 (36 7)  (54 311)  (54 311)  LC_3 Logic Functioning bit
 (37 7)  (55 311)  (55 311)  LC_3 Logic Functioning bit
 (39 7)  (57 311)  (57 311)  LC_3 Logic Functioning bit
 (21 8)  (39 312)  (39 312)  routing T_1_19.sp4_v_t_22 <X> T_1_19.lc_trk_g2_3
 (22 8)  (40 312)  (40 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (41 312)  (41 312)  routing T_1_19.sp4_v_t_22 <X> T_1_19.lc_trk_g2_3
 (28 8)  (46 312)  (46 312)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 312)  (47 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 312)  (48 312)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 312)  (50 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 312)  (52 312)  routing T_1_19.lc_trk_g1_0 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 312)  (54 312)  LC_4 Logic Functioning bit
 (37 8)  (55 312)  (55 312)  LC_4 Logic Functioning bit
 (43 8)  (61 312)  (61 312)  LC_4 Logic Functioning bit
 (50 8)  (68 312)  (68 312)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (39 313)  (39 313)  routing T_1_19.sp4_v_t_22 <X> T_1_19.lc_trk_g2_3
 (29 9)  (47 313)  (47 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 313)  (48 313)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 313)  (54 313)  LC_4 Logic Functioning bit
 (37 9)  (55 313)  (55 313)  LC_4 Logic Functioning bit
 (38 9)  (56 313)  (56 313)  LC_4 Logic Functioning bit
 (41 9)  (59 313)  (59 313)  LC_4 Logic Functioning bit
 (42 9)  (60 313)  (60 313)  LC_4 Logic Functioning bit
 (17 10)  (35 314)  (35 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (39 314)  (39 314)  routing T_1_19.sp4_v_t_26 <X> T_1_19.lc_trk_g2_7
 (22 10)  (40 314)  (40 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (41 314)  (41 314)  routing T_1_19.sp4_v_t_26 <X> T_1_19.lc_trk_g2_7
 (29 10)  (47 314)  (47 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 314)  (49 314)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 314)  (50 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 314)  (51 314)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (42 10)  (60 314)  (60 314)  LC_5 Logic Functioning bit
 (43 10)  (61 314)  (61 314)  LC_5 Logic Functioning bit
 (45 10)  (63 314)  (63 314)  LC_5 Logic Functioning bit
 (50 10)  (68 314)  (68 314)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (71 314)  (71 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (17 11)  (35 315)  (35 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (36 315)  (36 315)  routing T_1_19.sp4_r_v_b_37 <X> T_1_19.lc_trk_g2_5
 (21 11)  (39 315)  (39 315)  routing T_1_19.sp4_v_t_26 <X> T_1_19.lc_trk_g2_7
 (26 11)  (44 315)  (44 315)  routing T_1_19.lc_trk_g3_2 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 315)  (45 315)  routing T_1_19.lc_trk_g3_2 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 315)  (46 315)  routing T_1_19.lc_trk_g3_2 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 315)  (47 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (55 315)  (55 315)  LC_5 Logic Functioning bit
 (39 11)  (57 315)  (57 315)  LC_5 Logic Functioning bit
 (42 11)  (60 315)  (60 315)  LC_5 Logic Functioning bit
 (43 11)  (61 315)  (61 315)  LC_5 Logic Functioning bit
 (25 12)  (43 316)  (43 316)  routing T_1_19.wire_logic_cluster/lc_2/out <X> T_1_19.lc_trk_g3_2
 (14 13)  (32 317)  (32 317)  routing T_1_19.sp4_h_r_24 <X> T_1_19.lc_trk_g3_0
 (15 13)  (33 317)  (33 317)  routing T_1_19.sp4_h_r_24 <X> T_1_19.lc_trk_g3_0
 (16 13)  (34 317)  (34 317)  routing T_1_19.sp4_h_r_24 <X> T_1_19.lc_trk_g3_0
 (17 13)  (35 317)  (35 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (40 317)  (40 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (17 14)  (35 318)  (35 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (40 318)  (40 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (41 318)  (41 318)  routing T_1_19.sp12_v_b_23 <X> T_1_19.lc_trk_g3_7
 (14 15)  (32 319)  (32 319)  routing T_1_19.sp4_h_l_17 <X> T_1_19.lc_trk_g3_4
 (15 15)  (33 319)  (33 319)  routing T_1_19.sp4_h_l_17 <X> T_1_19.lc_trk_g3_4
 (16 15)  (34 319)  (34 319)  routing T_1_19.sp4_h_l_17 <X> T_1_19.lc_trk_g3_4
 (17 15)  (35 319)  (35 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (39 319)  (39 319)  routing T_1_19.sp12_v_b_23 <X> T_1_19.lc_trk_g3_7


LogicTile_2_19

 (15 0)  (87 304)  (87 304)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g0_1
 (16 0)  (88 304)  (88 304)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g0_1
 (17 0)  (89 304)  (89 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (90 304)  (90 304)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g0_1
 (21 0)  (93 304)  (93 304)  routing T_2_19.wire_logic_cluster/lc_3/out <X> T_2_19.lc_trk_g0_3
 (22 0)  (94 304)  (94 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (97 304)  (97 304)  routing T_2_19.sp12_h_r_2 <X> T_2_19.lc_trk_g0_2
 (29 0)  (101 304)  (101 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 304)  (103 304)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 304)  (104 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 304)  (105 304)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 304)  (107 304)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.input_2_0
 (38 0)  (110 304)  (110 304)  LC_0 Logic Functioning bit
 (39 0)  (111 304)  (111 304)  LC_0 Logic Functioning bit
 (42 0)  (114 304)  (114 304)  LC_0 Logic Functioning bit
 (43 0)  (115 304)  (115 304)  LC_0 Logic Functioning bit
 (22 1)  (94 305)  (94 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (96 305)  (96 305)  routing T_2_19.sp12_h_r_2 <X> T_2_19.lc_trk_g0_2
 (25 1)  (97 305)  (97 305)  routing T_2_19.sp12_h_r_2 <X> T_2_19.lc_trk_g0_2
 (26 1)  (98 305)  (98 305)  routing T_2_19.lc_trk_g0_2 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 305)  (101 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 305)  (104 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (105 305)  (105 305)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.input_2_0
 (35 1)  (107 305)  (107 305)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.input_2_0
 (36 1)  (108 305)  (108 305)  LC_0 Logic Functioning bit
 (37 1)  (109 305)  (109 305)  LC_0 Logic Functioning bit
 (40 1)  (112 305)  (112 305)  LC_0 Logic Functioning bit
 (41 1)  (113 305)  (113 305)  LC_0 Logic Functioning bit
 (0 2)  (72 306)  (72 306)  routing T_2_19.glb_netwk_3 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (74 306)  (74 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (75 306)  (75 306)  routing T_2_19.sp12_v_t_23 <X> T_2_19.sp12_h_l_23
 (17 2)  (89 306)  (89 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (90 306)  (90 306)  routing T_2_19.wire_logic_cluster/lc_5/out <X> T_2_19.lc_trk_g0_5
 (25 2)  (97 306)  (97 306)  routing T_2_19.sp4_h_r_14 <X> T_2_19.lc_trk_g0_6
 (29 2)  (101 306)  (101 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 306)  (102 306)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 306)  (103 306)  routing T_2_19.lc_trk_g2_4 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 306)  (104 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 306)  (105 306)  routing T_2_19.lc_trk_g2_4 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (110 306)  (110 306)  LC_1 Logic Functioning bit
 (39 2)  (111 306)  (111 306)  LC_1 Logic Functioning bit
 (42 2)  (114 306)  (114 306)  LC_1 Logic Functioning bit
 (43 2)  (115 306)  (115 306)  LC_1 Logic Functioning bit
 (50 2)  (122 306)  (122 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 307)  (72 307)  routing T_2_19.glb_netwk_3 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (22 3)  (94 307)  (94 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (95 307)  (95 307)  routing T_2_19.sp4_h_r_14 <X> T_2_19.lc_trk_g0_6
 (24 3)  (96 307)  (96 307)  routing T_2_19.sp4_h_r_14 <X> T_2_19.lc_trk_g0_6
 (27 3)  (99 307)  (99 307)  routing T_2_19.lc_trk_g1_0 <X> T_2_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 307)  (101 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 307)  (102 307)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (108 307)  (108 307)  LC_1 Logic Functioning bit
 (37 3)  (109 307)  (109 307)  LC_1 Logic Functioning bit
 (40 3)  (112 307)  (112 307)  LC_1 Logic Functioning bit
 (41 3)  (113 307)  (113 307)  LC_1 Logic Functioning bit
 (0 4)  (72 308)  (72 308)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_7/cen
 (1 4)  (73 308)  (73 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (29 4)  (101 308)  (101 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 308)  (103 308)  routing T_2_19.lc_trk_g0_5 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 308)  (104 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 308)  (108 308)  LC_2 Logic Functioning bit
 (39 4)  (111 308)  (111 308)  LC_2 Logic Functioning bit
 (41 4)  (113 308)  (113 308)  LC_2 Logic Functioning bit
 (42 4)  (114 308)  (114 308)  LC_2 Logic Functioning bit
 (45 4)  (117 308)  (117 308)  LC_2 Logic Functioning bit
 (50 4)  (122 308)  (122 308)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (125 308)  (125 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (73 309)  (73 309)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_7/cen
 (4 5)  (76 309)  (76 309)  routing T_2_19.sp4_v_t_47 <X> T_2_19.sp4_h_r_3
 (14 5)  (86 309)  (86 309)  routing T_2_19.sp4_r_v_b_24 <X> T_2_19.lc_trk_g1_0
 (17 5)  (89 309)  (89 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (94 309)  (94 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (95 309)  (95 309)  routing T_2_19.sp4_h_r_2 <X> T_2_19.lc_trk_g1_2
 (24 5)  (96 309)  (96 309)  routing T_2_19.sp4_h_r_2 <X> T_2_19.lc_trk_g1_2
 (25 5)  (97 309)  (97 309)  routing T_2_19.sp4_h_r_2 <X> T_2_19.lc_trk_g1_2
 (30 5)  (102 309)  (102 309)  routing T_2_19.lc_trk_g0_3 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 309)  (108 309)  LC_2 Logic Functioning bit
 (39 5)  (111 309)  (111 309)  LC_2 Logic Functioning bit
 (41 5)  (113 309)  (113 309)  LC_2 Logic Functioning bit
 (42 5)  (114 309)  (114 309)  LC_2 Logic Functioning bit
 (28 6)  (100 310)  (100 310)  routing T_2_19.lc_trk_g2_0 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 310)  (101 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 310)  (104 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 310)  (105 310)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 310)  (106 310)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 310)  (110 310)  LC_3 Logic Functioning bit
 (39 6)  (111 310)  (111 310)  LC_3 Logic Functioning bit
 (42 6)  (114 310)  (114 310)  LC_3 Logic Functioning bit
 (43 6)  (115 310)  (115 310)  LC_3 Logic Functioning bit
 (10 7)  (82 311)  (82 311)  routing T_2_19.sp4_h_l_46 <X> T_2_19.sp4_v_t_41
 (26 7)  (98 311)  (98 311)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 311)  (100 311)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 311)  (101 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (104 311)  (104 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (106 311)  (106 311)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.input_2_3
 (35 7)  (107 311)  (107 311)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.input_2_3
 (36 7)  (108 311)  (108 311)  LC_3 Logic Functioning bit
 (37 7)  (109 311)  (109 311)  LC_3 Logic Functioning bit
 (40 7)  (112 311)  (112 311)  LC_3 Logic Functioning bit
 (41 7)  (113 311)  (113 311)  LC_3 Logic Functioning bit
 (10 8)  (82 312)  (82 312)  routing T_2_19.sp4_v_t_39 <X> T_2_19.sp4_h_r_7
 (16 8)  (88 312)  (88 312)  routing T_2_19.sp4_v_b_33 <X> T_2_19.lc_trk_g2_1
 (17 8)  (89 312)  (89 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (90 312)  (90 312)  routing T_2_19.sp4_v_b_33 <X> T_2_19.lc_trk_g2_1
 (21 8)  (93 312)  (93 312)  routing T_2_19.sp4_h_r_43 <X> T_2_19.lc_trk_g2_3
 (22 8)  (94 312)  (94 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (95 312)  (95 312)  routing T_2_19.sp4_h_r_43 <X> T_2_19.lc_trk_g2_3
 (24 8)  (96 312)  (96 312)  routing T_2_19.sp4_h_r_43 <X> T_2_19.lc_trk_g2_3
 (9 9)  (81 313)  (81 313)  routing T_2_19.sp4_v_t_46 <X> T_2_19.sp4_v_b_7
 (10 9)  (82 313)  (82 313)  routing T_2_19.sp4_v_t_46 <X> T_2_19.sp4_v_b_7
 (14 9)  (86 313)  (86 313)  routing T_2_19.sp4_h_r_24 <X> T_2_19.lc_trk_g2_0
 (15 9)  (87 313)  (87 313)  routing T_2_19.sp4_h_r_24 <X> T_2_19.lc_trk_g2_0
 (16 9)  (88 313)  (88 313)  routing T_2_19.sp4_h_r_24 <X> T_2_19.lc_trk_g2_0
 (17 9)  (89 313)  (89 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (90 313)  (90 313)  routing T_2_19.sp4_v_b_33 <X> T_2_19.lc_trk_g2_1
 (21 9)  (93 313)  (93 313)  routing T_2_19.sp4_h_r_43 <X> T_2_19.lc_trk_g2_3
 (22 9)  (94 313)  (94 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (97 313)  (97 313)  routing T_2_19.sp4_r_v_b_34 <X> T_2_19.lc_trk_g2_2
 (14 10)  (86 314)  (86 314)  routing T_2_19.sp4_h_r_36 <X> T_2_19.lc_trk_g2_4
 (15 10)  (87 314)  (87 314)  routing T_2_19.sp4_h_r_45 <X> T_2_19.lc_trk_g2_5
 (16 10)  (88 314)  (88 314)  routing T_2_19.sp4_h_r_45 <X> T_2_19.lc_trk_g2_5
 (17 10)  (89 314)  (89 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (90 314)  (90 314)  routing T_2_19.sp4_h_r_45 <X> T_2_19.lc_trk_g2_5
 (25 10)  (97 314)  (97 314)  routing T_2_19.sp4_h_r_38 <X> T_2_19.lc_trk_g2_6
 (27 10)  (99 314)  (99 314)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 314)  (100 314)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 314)  (101 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 314)  (102 314)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 314)  (104 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 314)  (105 314)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 314)  (106 314)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (110 314)  (110 314)  LC_5 Logic Functioning bit
 (39 10)  (111 314)  (111 314)  LC_5 Logic Functioning bit
 (42 10)  (114 314)  (114 314)  LC_5 Logic Functioning bit
 (43 10)  (115 314)  (115 314)  LC_5 Logic Functioning bit
 (15 11)  (87 315)  (87 315)  routing T_2_19.sp4_h_r_36 <X> T_2_19.lc_trk_g2_4
 (16 11)  (88 315)  (88 315)  routing T_2_19.sp4_h_r_36 <X> T_2_19.lc_trk_g2_4
 (17 11)  (89 315)  (89 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (90 315)  (90 315)  routing T_2_19.sp4_h_r_45 <X> T_2_19.lc_trk_g2_5
 (22 11)  (94 315)  (94 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (95 315)  (95 315)  routing T_2_19.sp4_h_r_38 <X> T_2_19.lc_trk_g2_6
 (24 11)  (96 315)  (96 315)  routing T_2_19.sp4_h_r_38 <X> T_2_19.lc_trk_g2_6
 (28 11)  (100 315)  (100 315)  routing T_2_19.lc_trk_g2_1 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 315)  (101 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 315)  (102 315)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 315)  (103 315)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 315)  (104 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (105 315)  (105 315)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.input_2_5
 (34 11)  (106 315)  (106 315)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.input_2_5
 (35 11)  (107 315)  (107 315)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.input_2_5
 (36 11)  (108 315)  (108 315)  LC_5 Logic Functioning bit
 (37 11)  (109 315)  (109 315)  LC_5 Logic Functioning bit
 (40 11)  (112 315)  (112 315)  LC_5 Logic Functioning bit
 (41 11)  (113 315)  (113 315)  LC_5 Logic Functioning bit
 (6 12)  (78 316)  (78 316)  routing T_2_19.sp4_v_t_43 <X> T_2_19.sp4_v_b_9
 (15 12)  (87 316)  (87 316)  routing T_2_19.sp4_h_r_33 <X> T_2_19.lc_trk_g3_1
 (16 12)  (88 316)  (88 316)  routing T_2_19.sp4_h_r_33 <X> T_2_19.lc_trk_g3_1
 (17 12)  (89 316)  (89 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (90 316)  (90 316)  routing T_2_19.sp4_h_r_33 <X> T_2_19.lc_trk_g3_1
 (22 12)  (94 316)  (94 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (97 316)  (97 316)  routing T_2_19.sp4_h_r_34 <X> T_2_19.lc_trk_g3_2
 (5 13)  (77 317)  (77 317)  routing T_2_19.sp4_v_t_43 <X> T_2_19.sp4_v_b_9
 (21 13)  (93 317)  (93 317)  routing T_2_19.sp4_r_v_b_43 <X> T_2_19.lc_trk_g3_3
 (22 13)  (94 317)  (94 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (95 317)  (95 317)  routing T_2_19.sp4_h_r_34 <X> T_2_19.lc_trk_g3_2
 (24 13)  (96 317)  (96 317)  routing T_2_19.sp4_h_r_34 <X> T_2_19.lc_trk_g3_2
 (22 14)  (94 318)  (94 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (95 318)  (95 318)  routing T_2_19.sp12_v_b_23 <X> T_2_19.lc_trk_g3_7
 (11 15)  (83 319)  (83 319)  routing T_2_19.sp4_h_r_11 <X> T_2_19.sp4_h_l_46
 (21 15)  (93 319)  (93 319)  routing T_2_19.sp12_v_b_23 <X> T_2_19.lc_trk_g3_7


LogicTile_3_19

 (3 0)  (129 304)  (129 304)  routing T_3_19.sp12_h_r_0 <X> T_3_19.sp12_v_b_0
 (6 0)  (132 304)  (132 304)  routing T_3_19.sp4_v_t_44 <X> T_3_19.sp4_v_b_0
 (15 0)  (141 304)  (141 304)  routing T_3_19.sp12_h_r_1 <X> T_3_19.lc_trk_g0_1
 (17 0)  (143 304)  (143 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (144 304)  (144 304)  routing T_3_19.sp12_h_r_1 <X> T_3_19.lc_trk_g0_1
 (29 0)  (155 304)  (155 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 304)  (157 304)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 304)  (158 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 304)  (160 304)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (164 304)  (164 304)  LC_0 Logic Functioning bit
 (39 0)  (165 304)  (165 304)  LC_0 Logic Functioning bit
 (42 0)  (168 304)  (168 304)  LC_0 Logic Functioning bit
 (43 0)  (169 304)  (169 304)  LC_0 Logic Functioning bit
 (46 0)  (172 304)  (172 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (179 304)  (179 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (3 1)  (129 305)  (129 305)  routing T_3_19.sp12_h_r_0 <X> T_3_19.sp12_v_b_0
 (5 1)  (131 305)  (131 305)  routing T_3_19.sp4_v_t_44 <X> T_3_19.sp4_v_b_0
 (18 1)  (144 305)  (144 305)  routing T_3_19.sp12_h_r_1 <X> T_3_19.lc_trk_g0_1
 (22 1)  (148 305)  (148 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (151 305)  (151 305)  routing T_3_19.sp4_r_v_b_33 <X> T_3_19.lc_trk_g0_2
 (27 1)  (153 305)  (153 305)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 305)  (154 305)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 305)  (155 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 305)  (158 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (160 305)  (160 305)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.input_2_0
 (35 1)  (161 305)  (161 305)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.input_2_0
 (36 1)  (162 305)  (162 305)  LC_0 Logic Functioning bit
 (37 1)  (163 305)  (163 305)  LC_0 Logic Functioning bit
 (40 1)  (166 305)  (166 305)  LC_0 Logic Functioning bit
 (41 1)  (167 305)  (167 305)  LC_0 Logic Functioning bit
 (0 2)  (126 306)  (126 306)  routing T_3_19.glb_netwk_3 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (2 2)  (128 306)  (128 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (130 306)  (130 306)  routing T_3_19.sp4_h_r_0 <X> T_3_19.sp4_v_t_37
 (8 2)  (134 306)  (134 306)  routing T_3_19.sp4_v_t_36 <X> T_3_19.sp4_h_l_36
 (9 2)  (135 306)  (135 306)  routing T_3_19.sp4_v_t_36 <X> T_3_19.sp4_h_l_36
 (28 2)  (154 306)  (154 306)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 306)  (155 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 306)  (158 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 306)  (160 306)  routing T_3_19.lc_trk_g1_1 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 306)  (163 306)  LC_1 Logic Functioning bit
 (39 2)  (165 306)  (165 306)  LC_1 Logic Functioning bit
 (41 2)  (167 306)  (167 306)  LC_1 Logic Functioning bit
 (43 2)  (169 306)  (169 306)  LC_1 Logic Functioning bit
 (0 3)  (126 307)  (126 307)  routing T_3_19.glb_netwk_3 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (4 3)  (130 307)  (130 307)  routing T_3_19.sp4_h_r_4 <X> T_3_19.sp4_h_l_37
 (5 3)  (131 307)  (131 307)  routing T_3_19.sp4_h_r_0 <X> T_3_19.sp4_v_t_37
 (6 3)  (132 307)  (132 307)  routing T_3_19.sp4_h_r_4 <X> T_3_19.sp4_h_l_37
 (19 3)  (145 307)  (145 307)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (30 3)  (156 307)  (156 307)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (163 307)  (163 307)  LC_1 Logic Functioning bit
 (39 3)  (165 307)  (165 307)  LC_1 Logic Functioning bit
 (41 3)  (167 307)  (167 307)  LC_1 Logic Functioning bit
 (43 3)  (169 307)  (169 307)  LC_1 Logic Functioning bit
 (1 4)  (127 308)  (127 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (131 308)  (131 308)  routing T_3_19.sp4_v_t_38 <X> T_3_19.sp4_h_r_3
 (6 4)  (132 308)  (132 308)  routing T_3_19.sp4_h_r_10 <X> T_3_19.sp4_v_b_3
 (11 4)  (137 308)  (137 308)  routing T_3_19.sp4_h_r_0 <X> T_3_19.sp4_v_b_5
 (15 4)  (141 308)  (141 308)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g1_1
 (16 4)  (142 308)  (142 308)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g1_1
 (17 4)  (143 308)  (143 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (147 308)  (147 308)  routing T_3_19.sp4_h_r_11 <X> T_3_19.lc_trk_g1_3
 (22 4)  (148 308)  (148 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (149 308)  (149 308)  routing T_3_19.sp4_h_r_11 <X> T_3_19.lc_trk_g1_3
 (24 4)  (150 308)  (150 308)  routing T_3_19.sp4_h_r_11 <X> T_3_19.lc_trk_g1_3
 (27 4)  (153 308)  (153 308)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 308)  (155 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 308)  (158 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 308)  (160 308)  routing T_3_19.lc_trk_g1_0 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 308)  (163 308)  LC_2 Logic Functioning bit
 (39 4)  (165 308)  (165 308)  LC_2 Logic Functioning bit
 (41 4)  (167 308)  (167 308)  LC_2 Logic Functioning bit
 (43 4)  (169 308)  (169 308)  LC_2 Logic Functioning bit
 (1 5)  (127 309)  (127 309)  routing T_3_19.lc_trk_g0_2 <X> T_3_19.wire_logic_cluster/lc_7/cen
 (14 5)  (140 309)  (140 309)  routing T_3_19.sp4_r_v_b_24 <X> T_3_19.lc_trk_g1_0
 (17 5)  (143 309)  (143 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (144 309)  (144 309)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g1_1
 (22 5)  (148 309)  (148 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (151 309)  (151 309)  routing T_3_19.sp4_r_v_b_26 <X> T_3_19.lc_trk_g1_2
 (30 5)  (156 309)  (156 309)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (37 5)  (163 309)  (163 309)  LC_2 Logic Functioning bit
 (39 5)  (165 309)  (165 309)  LC_2 Logic Functioning bit
 (41 5)  (167 309)  (167 309)  LC_2 Logic Functioning bit
 (43 5)  (169 309)  (169 309)  LC_2 Logic Functioning bit
 (47 5)  (173 309)  (173 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (131 310)  (131 310)  routing T_3_19.sp4_v_t_38 <X> T_3_19.sp4_h_l_38
 (8 6)  (134 310)  (134 310)  routing T_3_19.sp4_v_t_47 <X> T_3_19.sp4_h_l_41
 (9 6)  (135 310)  (135 310)  routing T_3_19.sp4_v_t_47 <X> T_3_19.sp4_h_l_41
 (10 6)  (136 310)  (136 310)  routing T_3_19.sp4_v_t_47 <X> T_3_19.sp4_h_l_41
 (14 6)  (140 310)  (140 310)  routing T_3_19.wire_logic_cluster/lc_4/out <X> T_3_19.lc_trk_g1_4
 (6 7)  (132 311)  (132 311)  routing T_3_19.sp4_v_t_38 <X> T_3_19.sp4_h_l_38
 (17 7)  (143 311)  (143 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (11 8)  (137 312)  (137 312)  routing T_3_19.sp4_v_t_37 <X> T_3_19.sp4_v_b_8
 (13 8)  (139 312)  (139 312)  routing T_3_19.sp4_v_t_37 <X> T_3_19.sp4_v_b_8
 (14 8)  (140 312)  (140 312)  routing T_3_19.sp4_v_t_21 <X> T_3_19.lc_trk_g2_0
 (15 8)  (141 312)  (141 312)  routing T_3_19.sp4_h_r_33 <X> T_3_19.lc_trk_g2_1
 (16 8)  (142 312)  (142 312)  routing T_3_19.sp4_h_r_33 <X> T_3_19.lc_trk_g2_1
 (17 8)  (143 312)  (143 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (144 312)  (144 312)  routing T_3_19.sp4_h_r_33 <X> T_3_19.lc_trk_g2_1
 (22 8)  (148 312)  (148 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (149 312)  (149 312)  routing T_3_19.sp12_v_b_11 <X> T_3_19.lc_trk_g2_3
 (25 8)  (151 312)  (151 312)  routing T_3_19.sp4_h_r_34 <X> T_3_19.lc_trk_g2_2
 (32 8)  (158 312)  (158 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 312)  (159 312)  routing T_3_19.lc_trk_g2_1 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 312)  (163 312)  LC_4 Logic Functioning bit
 (39 8)  (165 312)  (165 312)  LC_4 Logic Functioning bit
 (41 8)  (167 312)  (167 312)  LC_4 Logic Functioning bit
 (43 8)  (169 312)  (169 312)  LC_4 Logic Functioning bit
 (14 9)  (140 313)  (140 313)  routing T_3_19.sp4_v_t_21 <X> T_3_19.lc_trk_g2_0
 (16 9)  (142 313)  (142 313)  routing T_3_19.sp4_v_t_21 <X> T_3_19.lc_trk_g2_0
 (17 9)  (143 313)  (143 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (148 313)  (148 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (149 313)  (149 313)  routing T_3_19.sp4_h_r_34 <X> T_3_19.lc_trk_g2_2
 (24 9)  (150 313)  (150 313)  routing T_3_19.sp4_h_r_34 <X> T_3_19.lc_trk_g2_2
 (26 9)  (152 313)  (152 313)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 313)  (153 313)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 313)  (154 313)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 313)  (155 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (162 313)  (162 313)  LC_4 Logic Functioning bit
 (38 9)  (164 313)  (164 313)  LC_4 Logic Functioning bit
 (40 9)  (166 313)  (166 313)  LC_4 Logic Functioning bit
 (42 9)  (168 313)  (168 313)  LC_4 Logic Functioning bit
 (12 10)  (138 314)  (138 314)  routing T_3_19.sp4_v_t_39 <X> T_3_19.sp4_h_l_45
 (14 10)  (140 314)  (140 314)  routing T_3_19.sp4_h_r_36 <X> T_3_19.lc_trk_g2_4
 (16 10)  (142 314)  (142 314)  routing T_3_19.sp4_v_t_16 <X> T_3_19.lc_trk_g2_5
 (17 10)  (143 314)  (143 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (144 314)  (144 314)  routing T_3_19.sp4_v_t_16 <X> T_3_19.lc_trk_g2_5
 (28 10)  (154 314)  (154 314)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 314)  (155 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 314)  (156 314)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 314)  (158 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 314)  (159 314)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (164 314)  (164 314)  LC_5 Logic Functioning bit
 (39 10)  (165 314)  (165 314)  LC_5 Logic Functioning bit
 (42 10)  (168 314)  (168 314)  LC_5 Logic Functioning bit
 (43 10)  (169 314)  (169 314)  LC_5 Logic Functioning bit
 (50 10)  (176 314)  (176 314)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (132 315)  (132 315)  routing T_3_19.sp4_h_r_6 <X> T_3_19.sp4_h_l_43
 (11 11)  (137 315)  (137 315)  routing T_3_19.sp4_v_t_39 <X> T_3_19.sp4_h_l_45
 (13 11)  (139 315)  (139 315)  routing T_3_19.sp4_v_t_39 <X> T_3_19.sp4_h_l_45
 (15 11)  (141 315)  (141 315)  routing T_3_19.sp4_h_r_36 <X> T_3_19.lc_trk_g2_4
 (16 11)  (142 315)  (142 315)  routing T_3_19.sp4_h_r_36 <X> T_3_19.lc_trk_g2_4
 (17 11)  (143 315)  (143 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (148 315)  (148 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (151 315)  (151 315)  routing T_3_19.sp4_r_v_b_38 <X> T_3_19.lc_trk_g2_6
 (26 11)  (152 315)  (152 315)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 315)  (154 315)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 315)  (155 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 315)  (162 315)  LC_5 Logic Functioning bit
 (37 11)  (163 315)  (163 315)  LC_5 Logic Functioning bit
 (40 11)  (166 315)  (166 315)  LC_5 Logic Functioning bit
 (41 11)  (167 315)  (167 315)  LC_5 Logic Functioning bit
 (6 12)  (132 316)  (132 316)  routing T_3_19.sp4_v_t_43 <X> T_3_19.sp4_v_b_9
 (17 12)  (143 316)  (143 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 316)  (144 316)  routing T_3_19.wire_logic_cluster/lc_1/out <X> T_3_19.lc_trk_g3_1
 (22 12)  (148 316)  (148 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (152 316)  (152 316)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 316)  (153 316)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 316)  (154 316)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 316)  (155 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 316)  (156 316)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 316)  (157 316)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 316)  (158 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 316)  (159 316)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (164 316)  (164 316)  LC_6 Logic Functioning bit
 (39 12)  (165 316)  (165 316)  LC_6 Logic Functioning bit
 (42 12)  (168 316)  (168 316)  LC_6 Logic Functioning bit
 (43 12)  (169 316)  (169 316)  LC_6 Logic Functioning bit
 (45 12)  (171 316)  (171 316)  LC_6 Logic Functioning bit
 (46 12)  (172 316)  (172 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (176 316)  (176 316)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (131 317)  (131 317)  routing T_3_19.sp4_v_t_43 <X> T_3_19.sp4_v_b_9
 (26 13)  (152 317)  (152 317)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 317)  (154 317)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 317)  (155 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (162 317)  (162 317)  LC_6 Logic Functioning bit
 (37 13)  (163 317)  (163 317)  LC_6 Logic Functioning bit
 (40 13)  (166 317)  (166 317)  LC_6 Logic Functioning bit
 (41 13)  (167 317)  (167 317)  LC_6 Logic Functioning bit
 (15 15)  (141 319)  (141 319)  routing T_3_19.sp4_v_t_33 <X> T_3_19.lc_trk_g3_4
 (16 15)  (142 319)  (142 319)  routing T_3_19.sp4_v_t_33 <X> T_3_19.lc_trk_g3_4
 (17 15)  (143 319)  (143 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_4_19

 (14 0)  (194 304)  (194 304)  routing T_4_19.sp4_h_r_8 <X> T_4_19.lc_trk_g0_0
 (26 0)  (206 304)  (206 304)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 304)  (208 304)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 304)  (209 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 304)  (210 304)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 304)  (211 304)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 304)  (212 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 304)  (213 304)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 304)  (214 304)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (218 304)  (218 304)  LC_0 Logic Functioning bit
 (39 0)  (219 304)  (219 304)  LC_0 Logic Functioning bit
 (42 0)  (222 304)  (222 304)  LC_0 Logic Functioning bit
 (43 0)  (223 304)  (223 304)  LC_0 Logic Functioning bit
 (45 0)  (225 304)  (225 304)  LC_0 Logic Functioning bit
 (52 0)  (232 304)  (232 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (192 305)  (192 305)  routing T_4_19.sp4_h_r_2 <X> T_4_19.sp4_v_b_2
 (15 1)  (195 305)  (195 305)  routing T_4_19.sp4_h_r_8 <X> T_4_19.lc_trk_g0_0
 (16 1)  (196 305)  (196 305)  routing T_4_19.sp4_h_r_8 <X> T_4_19.lc_trk_g0_0
 (17 1)  (197 305)  (197 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (202 305)  (202 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (207 305)  (207 305)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 305)  (208 305)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 305)  (209 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 305)  (210 305)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 305)  (212 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (214 305)  (214 305)  routing T_4_19.lc_trk_g1_1 <X> T_4_19.input_2_0
 (36 1)  (216 305)  (216 305)  LC_0 Logic Functioning bit
 (37 1)  (217 305)  (217 305)  LC_0 Logic Functioning bit
 (40 1)  (220 305)  (220 305)  LC_0 Logic Functioning bit
 (41 1)  (221 305)  (221 305)  LC_0 Logic Functioning bit
 (0 2)  (180 306)  (180 306)  routing T_4_19.glb_netwk_3 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (182 306)  (182 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (185 306)  (185 306)  routing T_4_19.sp4_v_t_43 <X> T_4_19.sp4_h_l_37
 (11 2)  (191 306)  (191 306)  routing T_4_19.sp4_h_r_8 <X> T_4_19.sp4_v_t_39
 (13 2)  (193 306)  (193 306)  routing T_4_19.sp4_h_r_8 <X> T_4_19.sp4_v_t_39
 (26 2)  (206 306)  (206 306)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 306)  (207 306)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 306)  (208 306)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 306)  (209 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 306)  (210 306)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 306)  (212 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 306)  (213 306)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (218 306)  (218 306)  LC_1 Logic Functioning bit
 (39 2)  (219 306)  (219 306)  LC_1 Logic Functioning bit
 (42 2)  (222 306)  (222 306)  LC_1 Logic Functioning bit
 (43 2)  (223 306)  (223 306)  LC_1 Logic Functioning bit
 (0 3)  (180 307)  (180 307)  routing T_4_19.glb_netwk_3 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (4 3)  (184 307)  (184 307)  routing T_4_19.sp4_v_t_43 <X> T_4_19.sp4_h_l_37
 (6 3)  (186 307)  (186 307)  routing T_4_19.sp4_v_t_43 <X> T_4_19.sp4_h_l_37
 (12 3)  (192 307)  (192 307)  routing T_4_19.sp4_h_r_8 <X> T_4_19.sp4_v_t_39
 (22 3)  (202 307)  (202 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (203 307)  (203 307)  routing T_4_19.sp4_h_r_6 <X> T_4_19.lc_trk_g0_6
 (24 3)  (204 307)  (204 307)  routing T_4_19.sp4_h_r_6 <X> T_4_19.lc_trk_g0_6
 (25 3)  (205 307)  (205 307)  routing T_4_19.sp4_h_r_6 <X> T_4_19.lc_trk_g0_6
 (26 3)  (206 307)  (206 307)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 307)  (208 307)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 307)  (209 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 307)  (210 307)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (212 307)  (212 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (214 307)  (214 307)  routing T_4_19.lc_trk_g1_0 <X> T_4_19.input_2_1
 (36 3)  (216 307)  (216 307)  LC_1 Logic Functioning bit
 (37 3)  (217 307)  (217 307)  LC_1 Logic Functioning bit
 (40 3)  (220 307)  (220 307)  LC_1 Logic Functioning bit
 (41 3)  (221 307)  (221 307)  LC_1 Logic Functioning bit
 (1 4)  (181 308)  (181 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (189 308)  (189 308)  routing T_4_19.sp4_v_t_41 <X> T_4_19.sp4_h_r_4
 (14 4)  (194 308)  (194 308)  routing T_4_19.sp4_h_l_5 <X> T_4_19.lc_trk_g1_0
 (15 4)  (195 308)  (195 308)  routing T_4_19.sp4_v_b_17 <X> T_4_19.lc_trk_g1_1
 (16 4)  (196 308)  (196 308)  routing T_4_19.sp4_v_b_17 <X> T_4_19.lc_trk_g1_1
 (17 4)  (197 308)  (197 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (207 308)  (207 308)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 308)  (208 308)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 308)  (209 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 308)  (211 308)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 308)  (212 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 308)  (214 308)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (218 308)  (218 308)  LC_2 Logic Functioning bit
 (39 4)  (219 308)  (219 308)  LC_2 Logic Functioning bit
 (42 4)  (222 308)  (222 308)  LC_2 Logic Functioning bit
 (43 4)  (223 308)  (223 308)  LC_2 Logic Functioning bit
 (45 4)  (225 308)  (225 308)  LC_2 Logic Functioning bit
 (50 4)  (230 308)  (230 308)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (181 309)  (181 309)  routing T_4_19.lc_trk_g0_2 <X> T_4_19.wire_logic_cluster/lc_7/cen
 (14 5)  (194 309)  (194 309)  routing T_4_19.sp4_h_l_5 <X> T_4_19.lc_trk_g1_0
 (15 5)  (195 309)  (195 309)  routing T_4_19.sp4_h_l_5 <X> T_4_19.lc_trk_g1_0
 (16 5)  (196 309)  (196 309)  routing T_4_19.sp4_h_l_5 <X> T_4_19.lc_trk_g1_0
 (17 5)  (197 309)  (197 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (207 309)  (207 309)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 309)  (208 309)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 309)  (209 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 309)  (211 309)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 309)  (216 309)  LC_2 Logic Functioning bit
 (37 5)  (217 309)  (217 309)  LC_2 Logic Functioning bit
 (40 5)  (220 309)  (220 309)  LC_2 Logic Functioning bit
 (41 5)  (221 309)  (221 309)  LC_2 Logic Functioning bit
 (48 5)  (228 309)  (228 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (195 310)  (195 310)  routing T_4_19.sp4_h_r_5 <X> T_4_19.lc_trk_g1_5
 (16 6)  (196 310)  (196 310)  routing T_4_19.sp4_h_r_5 <X> T_4_19.lc_trk_g1_5
 (17 6)  (197 310)  (197 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (201 310)  (201 310)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g1_7
 (22 6)  (202 310)  (202 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (203 310)  (203 310)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g1_7
 (24 6)  (204 310)  (204 310)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g1_7
 (25 6)  (205 310)  (205 310)  routing T_4_19.sp4_h_l_11 <X> T_4_19.lc_trk_g1_6
 (29 6)  (209 310)  (209 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 310)  (212 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 310)  (213 310)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 310)  (216 310)  LC_3 Logic Functioning bit
 (37 6)  (217 310)  (217 310)  LC_3 Logic Functioning bit
 (38 6)  (218 310)  (218 310)  LC_3 Logic Functioning bit
 (39 6)  (219 310)  (219 310)  LC_3 Logic Functioning bit
 (4 7)  (184 311)  (184 311)  routing T_4_19.sp4_h_r_7 <X> T_4_19.sp4_h_l_38
 (6 7)  (186 311)  (186 311)  routing T_4_19.sp4_h_r_7 <X> T_4_19.sp4_h_l_38
 (18 7)  (198 311)  (198 311)  routing T_4_19.sp4_h_r_5 <X> T_4_19.lc_trk_g1_5
 (22 7)  (202 311)  (202 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (203 311)  (203 311)  routing T_4_19.sp4_h_l_11 <X> T_4_19.lc_trk_g1_6
 (24 7)  (204 311)  (204 311)  routing T_4_19.sp4_h_l_11 <X> T_4_19.lc_trk_g1_6
 (25 7)  (205 311)  (205 311)  routing T_4_19.sp4_h_l_11 <X> T_4_19.lc_trk_g1_6
 (26 7)  (206 311)  (206 311)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 311)  (207 311)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 311)  (208 311)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 311)  (209 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (40 7)  (220 311)  (220 311)  LC_3 Logic Functioning bit
 (41 7)  (221 311)  (221 311)  LC_3 Logic Functioning bit
 (42 7)  (222 311)  (222 311)  LC_3 Logic Functioning bit
 (43 7)  (223 311)  (223 311)  LC_3 Logic Functioning bit
 (53 7)  (233 311)  (233 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (194 312)  (194 312)  routing T_4_19.sp4_v_b_24 <X> T_4_19.lc_trk_g2_0
 (15 8)  (195 312)  (195 312)  routing T_4_19.tnr_op_1 <X> T_4_19.lc_trk_g2_1
 (17 8)  (197 312)  (197 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (202 312)  (202 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (203 312)  (203 312)  routing T_4_19.sp12_v_b_19 <X> T_4_19.lc_trk_g2_3
 (26 8)  (206 312)  (206 312)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 312)  (208 312)  routing T_4_19.lc_trk_g2_1 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 312)  (209 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 312)  (212 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 312)  (214 312)  routing T_4_19.lc_trk_g1_0 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 312)  (215 312)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.input_2_4
 (38 8)  (218 312)  (218 312)  LC_4 Logic Functioning bit
 (39 8)  (219 312)  (219 312)  LC_4 Logic Functioning bit
 (42 8)  (222 312)  (222 312)  LC_4 Logic Functioning bit
 (43 8)  (223 312)  (223 312)  LC_4 Logic Functioning bit
 (16 9)  (196 313)  (196 313)  routing T_4_19.sp4_v_b_24 <X> T_4_19.lc_trk_g2_0
 (17 9)  (197 313)  (197 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (201 313)  (201 313)  routing T_4_19.sp12_v_b_19 <X> T_4_19.lc_trk_g2_3
 (26 9)  (206 313)  (206 313)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 313)  (209 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 313)  (212 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (214 313)  (214 313)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.input_2_4
 (35 9)  (215 313)  (215 313)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.input_2_4
 (36 9)  (216 313)  (216 313)  LC_4 Logic Functioning bit
 (37 9)  (217 313)  (217 313)  LC_4 Logic Functioning bit
 (40 9)  (220 313)  (220 313)  LC_4 Logic Functioning bit
 (41 9)  (221 313)  (221 313)  LC_4 Logic Functioning bit
 (22 10)  (202 314)  (202 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (207 314)  (207 314)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 314)  (209 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 314)  (210 314)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 314)  (212 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 314)  (213 314)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 314)  (214 314)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (218 314)  (218 314)  LC_5 Logic Functioning bit
 (39 10)  (219 314)  (219 314)  LC_5 Logic Functioning bit
 (42 10)  (222 314)  (222 314)  LC_5 Logic Functioning bit
 (43 10)  (223 314)  (223 314)  LC_5 Logic Functioning bit
 (45 10)  (225 314)  (225 314)  LC_5 Logic Functioning bit
 (50 10)  (230 314)  (230 314)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (188 315)  (188 315)  routing T_4_19.sp4_h_r_1 <X> T_4_19.sp4_v_t_42
 (9 11)  (189 315)  (189 315)  routing T_4_19.sp4_h_r_1 <X> T_4_19.sp4_v_t_42
 (10 11)  (190 315)  (190 315)  routing T_4_19.sp4_h_r_1 <X> T_4_19.sp4_v_t_42
 (26 11)  (206 315)  (206 315)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 315)  (208 315)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 315)  (209 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 315)  (211 315)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 315)  (216 315)  LC_5 Logic Functioning bit
 (37 11)  (217 315)  (217 315)  LC_5 Logic Functioning bit
 (40 11)  (220 315)  (220 315)  LC_5 Logic Functioning bit
 (41 11)  (221 315)  (221 315)  LC_5 Logic Functioning bit
 (48 11)  (228 315)  (228 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (184 316)  (184 316)  routing T_4_19.sp4_h_l_38 <X> T_4_19.sp4_v_b_9
 (5 12)  (185 316)  (185 316)  routing T_4_19.sp4_v_t_44 <X> T_4_19.sp4_h_r_9
 (6 12)  (186 316)  (186 316)  routing T_4_19.sp4_h_l_38 <X> T_4_19.sp4_v_b_9
 (16 12)  (196 316)  (196 316)  routing T_4_19.sp4_v_t_12 <X> T_4_19.lc_trk_g3_1
 (17 12)  (197 316)  (197 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (198 316)  (198 316)  routing T_4_19.sp4_v_t_12 <X> T_4_19.lc_trk_g3_1
 (22 12)  (202 316)  (202 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 316)  (203 316)  routing T_4_19.sp4_h_r_27 <X> T_4_19.lc_trk_g3_3
 (24 12)  (204 316)  (204 316)  routing T_4_19.sp4_h_r_27 <X> T_4_19.lc_trk_g3_3
 (25 12)  (205 316)  (205 316)  routing T_4_19.sp4_v_b_26 <X> T_4_19.lc_trk_g3_2
 (5 13)  (185 317)  (185 317)  routing T_4_19.sp4_h_l_38 <X> T_4_19.sp4_v_b_9
 (13 13)  (193 317)  (193 317)  routing T_4_19.sp4_v_t_43 <X> T_4_19.sp4_h_r_11
 (16 13)  (196 317)  (196 317)  routing T_4_19.sp12_v_b_8 <X> T_4_19.lc_trk_g3_0
 (17 13)  (197 317)  (197 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (201 317)  (201 317)  routing T_4_19.sp4_h_r_27 <X> T_4_19.lc_trk_g3_3
 (22 13)  (202 317)  (202 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (203 317)  (203 317)  routing T_4_19.sp4_v_b_26 <X> T_4_19.lc_trk_g3_2
 (10 14)  (190 318)  (190 318)  routing T_4_19.sp4_v_b_5 <X> T_4_19.sp4_h_l_47
 (17 14)  (197 318)  (197 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (202 318)  (202 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (203 318)  (203 318)  routing T_4_19.sp4_h_r_31 <X> T_4_19.lc_trk_g3_7
 (24 14)  (204 318)  (204 318)  routing T_4_19.sp4_h_r_31 <X> T_4_19.lc_trk_g3_7
 (4 15)  (184 319)  (184 319)  routing T_4_19.sp4_h_r_1 <X> T_4_19.sp4_h_l_44
 (6 15)  (186 319)  (186 319)  routing T_4_19.sp4_h_r_1 <X> T_4_19.sp4_h_l_44
 (15 15)  (195 319)  (195 319)  routing T_4_19.sp4_v_t_33 <X> T_4_19.lc_trk_g3_4
 (16 15)  (196 319)  (196 319)  routing T_4_19.sp4_v_t_33 <X> T_4_19.lc_trk_g3_4
 (17 15)  (197 319)  (197 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (198 319)  (198 319)  routing T_4_19.sp4_r_v_b_45 <X> T_4_19.lc_trk_g3_5
 (21 15)  (201 319)  (201 319)  routing T_4_19.sp4_h_r_31 <X> T_4_19.lc_trk_g3_7


LogicTile_5_19

 (4 0)  (238 304)  (238 304)  routing T_5_19.sp4_v_t_37 <X> T_5_19.sp4_v_b_0
 (14 0)  (248 304)  (248 304)  routing T_5_19.wire_logic_cluster/lc_0/out <X> T_5_19.lc_trk_g0_0
 (25 0)  (259 304)  (259 304)  routing T_5_19.sp4_h_l_7 <X> T_5_19.lc_trk_g0_2
 (27 0)  (261 304)  (261 304)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 304)  (262 304)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 304)  (263 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 304)  (267 304)  routing T_5_19.lc_trk_g2_1 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 304)  (270 304)  LC_0 Logic Functioning bit
 (37 0)  (271 304)  (271 304)  LC_0 Logic Functioning bit
 (38 0)  (272 304)  (272 304)  LC_0 Logic Functioning bit
 (42 0)  (276 304)  (276 304)  LC_0 Logic Functioning bit
 (45 0)  (279 304)  (279 304)  LC_0 Logic Functioning bit
 (8 1)  (242 305)  (242 305)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_v_b_1
 (10 1)  (244 305)  (244 305)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_v_b_1
 (17 1)  (251 305)  (251 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (256 305)  (256 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (257 305)  (257 305)  routing T_5_19.sp4_h_l_7 <X> T_5_19.lc_trk_g0_2
 (24 1)  (258 305)  (258 305)  routing T_5_19.sp4_h_l_7 <X> T_5_19.lc_trk_g0_2
 (25 1)  (259 305)  (259 305)  routing T_5_19.sp4_h_l_7 <X> T_5_19.lc_trk_g0_2
 (30 1)  (264 305)  (264 305)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 305)  (266 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (270 305)  (270 305)  LC_0 Logic Functioning bit
 (37 1)  (271 305)  (271 305)  LC_0 Logic Functioning bit
 (38 1)  (272 305)  (272 305)  LC_0 Logic Functioning bit
 (42 1)  (276 305)  (276 305)  LC_0 Logic Functioning bit
 (46 1)  (280 305)  (280 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (285 305)  (285 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 306)  (234 306)  routing T_5_19.glb_netwk_3 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (255 306)  (255 306)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g0_7
 (22 2)  (256 306)  (256 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (257 306)  (257 306)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g0_7
 (24 2)  (258 306)  (258 306)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g0_7
 (25 2)  (259 306)  (259 306)  routing T_5_19.sp4_h_r_14 <X> T_5_19.lc_trk_g0_6
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (36 2)  (270 306)  (270 306)  LC_1 Logic Functioning bit
 (38 2)  (272 306)  (272 306)  LC_1 Logic Functioning bit
 (41 2)  (275 306)  (275 306)  LC_1 Logic Functioning bit
 (43 2)  (277 306)  (277 306)  LC_1 Logic Functioning bit
 (45 2)  (279 306)  (279 306)  LC_1 Logic Functioning bit
 (46 2)  (280 306)  (280 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 307)  (234 307)  routing T_5_19.glb_netwk_3 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (22 3)  (256 307)  (256 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (257 307)  (257 307)  routing T_5_19.sp4_h_r_14 <X> T_5_19.lc_trk_g0_6
 (24 3)  (258 307)  (258 307)  routing T_5_19.sp4_h_r_14 <X> T_5_19.lc_trk_g0_6
 (28 3)  (262 307)  (262 307)  routing T_5_19.lc_trk_g2_1 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 307)  (264 307)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 307)  (266 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (267 307)  (267 307)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.input_2_1
 (34 3)  (268 307)  (268 307)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.input_2_1
 (35 3)  (269 307)  (269 307)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.input_2_1
 (37 3)  (271 307)  (271 307)  LC_1 Logic Functioning bit
 (38 3)  (272 307)  (272 307)  LC_1 Logic Functioning bit
 (41 3)  (275 307)  (275 307)  LC_1 Logic Functioning bit
 (42 3)  (276 307)  (276 307)  LC_1 Logic Functioning bit
 (3 4)  (237 308)  (237 308)  routing T_5_19.sp12_v_t_23 <X> T_5_19.sp12_h_r_0
 (6 4)  (240 308)  (240 308)  routing T_5_19.sp4_h_r_10 <X> T_5_19.sp4_v_b_3
 (9 4)  (243 308)  (243 308)  routing T_5_19.sp4_h_l_36 <X> T_5_19.sp4_h_r_4
 (10 4)  (244 308)  (244 308)  routing T_5_19.sp4_h_l_36 <X> T_5_19.sp4_h_r_4
 (15 4)  (249 308)  (249 308)  routing T_5_19.top_op_1 <X> T_5_19.lc_trk_g1_1
 (17 4)  (251 308)  (251 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (255 308)  (255 308)  routing T_5_19.sp4_v_b_3 <X> T_5_19.lc_trk_g1_3
 (22 4)  (256 308)  (256 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (257 308)  (257 308)  routing T_5_19.sp4_v_b_3 <X> T_5_19.lc_trk_g1_3
 (27 4)  (261 308)  (261 308)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 308)  (263 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 308)  (264 308)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 308)  (265 308)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 308)  (266 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 308)  (267 308)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 308)  (270 308)  LC_2 Logic Functioning bit
 (37 4)  (271 308)  (271 308)  LC_2 Logic Functioning bit
 (38 4)  (272 308)  (272 308)  LC_2 Logic Functioning bit
 (10 5)  (244 309)  (244 309)  routing T_5_19.sp4_h_r_11 <X> T_5_19.sp4_v_b_4
 (12 5)  (246 309)  (246 309)  routing T_5_19.sp4_h_r_5 <X> T_5_19.sp4_v_b_5
 (14 5)  (248 309)  (248 309)  routing T_5_19.top_op_0 <X> T_5_19.lc_trk_g1_0
 (15 5)  (249 309)  (249 309)  routing T_5_19.top_op_0 <X> T_5_19.lc_trk_g1_0
 (17 5)  (251 309)  (251 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (252 309)  (252 309)  routing T_5_19.top_op_1 <X> T_5_19.lc_trk_g1_1
 (26 5)  (260 309)  (260 309)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 309)  (261 309)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 309)  (263 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 309)  (264 309)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 309)  (265 309)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 309)  (266 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (267 309)  (267 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.input_2_2
 (34 5)  (268 309)  (268 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.input_2_2
 (35 5)  (269 309)  (269 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.input_2_2
 (36 5)  (270 309)  (270 309)  LC_2 Logic Functioning bit
 (37 5)  (271 309)  (271 309)  LC_2 Logic Functioning bit
 (39 5)  (273 309)  (273 309)  LC_2 Logic Functioning bit
 (41 5)  (275 309)  (275 309)  LC_2 Logic Functioning bit
 (43 5)  (277 309)  (277 309)  LC_2 Logic Functioning bit
 (51 5)  (285 309)  (285 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (246 310)  (246 310)  routing T_5_19.sp4_v_t_46 <X> T_5_19.sp4_h_l_40
 (15 6)  (249 310)  (249 310)  routing T_5_19.sp4_h_r_13 <X> T_5_19.lc_trk_g1_5
 (16 6)  (250 310)  (250 310)  routing T_5_19.sp4_h_r_13 <X> T_5_19.lc_trk_g1_5
 (17 6)  (251 310)  (251 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (252 310)  (252 310)  routing T_5_19.sp4_h_r_13 <X> T_5_19.lc_trk_g1_5
 (25 6)  (259 310)  (259 310)  routing T_5_19.sp4_h_l_11 <X> T_5_19.lc_trk_g1_6
 (27 6)  (261 310)  (261 310)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 310)  (262 310)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 310)  (264 310)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 310)  (267 310)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 310)  (268 310)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 310)  (271 310)  LC_3 Logic Functioning bit
 (39 6)  (273 310)  (273 310)  LC_3 Logic Functioning bit
 (41 6)  (275 310)  (275 310)  LC_3 Logic Functioning bit
 (43 6)  (277 310)  (277 310)  LC_3 Logic Functioning bit
 (8 7)  (242 311)  (242 311)  routing T_5_19.sp4_h_r_10 <X> T_5_19.sp4_v_t_41
 (9 7)  (243 311)  (243 311)  routing T_5_19.sp4_h_r_10 <X> T_5_19.sp4_v_t_41
 (10 7)  (244 311)  (244 311)  routing T_5_19.sp4_h_r_10 <X> T_5_19.sp4_v_t_41
 (11 7)  (245 311)  (245 311)  routing T_5_19.sp4_v_t_46 <X> T_5_19.sp4_h_l_40
 (13 7)  (247 311)  (247 311)  routing T_5_19.sp4_v_t_46 <X> T_5_19.sp4_h_l_40
 (14 7)  (248 311)  (248 311)  routing T_5_19.sp4_r_v_b_28 <X> T_5_19.lc_trk_g1_4
 (17 7)  (251 311)  (251 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (256 311)  (256 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (257 311)  (257 311)  routing T_5_19.sp4_h_l_11 <X> T_5_19.lc_trk_g1_6
 (24 7)  (258 311)  (258 311)  routing T_5_19.sp4_h_l_11 <X> T_5_19.lc_trk_g1_6
 (25 7)  (259 311)  (259 311)  routing T_5_19.sp4_h_l_11 <X> T_5_19.lc_trk_g1_6
 (37 7)  (271 311)  (271 311)  LC_3 Logic Functioning bit
 (39 7)  (273 311)  (273 311)  LC_3 Logic Functioning bit
 (41 7)  (275 311)  (275 311)  LC_3 Logic Functioning bit
 (43 7)  (277 311)  (277 311)  LC_3 Logic Functioning bit
 (14 8)  (248 312)  (248 312)  routing T_5_19.sp4_h_r_40 <X> T_5_19.lc_trk_g2_0
 (17 8)  (251 312)  (251 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (256 312)  (256 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (257 312)  (257 312)  routing T_5_19.sp4_h_r_27 <X> T_5_19.lc_trk_g2_3
 (24 8)  (258 312)  (258 312)  routing T_5_19.sp4_h_r_27 <X> T_5_19.lc_trk_g2_3
 (28 8)  (262 312)  (262 312)  routing T_5_19.lc_trk_g2_3 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 312)  (265 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 312)  (267 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 312)  (268 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 312)  (269 312)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.input_2_4
 (38 8)  (272 312)  (272 312)  LC_4 Logic Functioning bit
 (39 8)  (273 312)  (273 312)  LC_4 Logic Functioning bit
 (42 8)  (276 312)  (276 312)  LC_4 Logic Functioning bit
 (43 8)  (277 312)  (277 312)  LC_4 Logic Functioning bit
 (13 9)  (247 313)  (247 313)  routing T_5_19.sp4_v_t_38 <X> T_5_19.sp4_h_r_8
 (14 9)  (248 313)  (248 313)  routing T_5_19.sp4_h_r_40 <X> T_5_19.lc_trk_g2_0
 (15 9)  (249 313)  (249 313)  routing T_5_19.sp4_h_r_40 <X> T_5_19.lc_trk_g2_0
 (16 9)  (250 313)  (250 313)  routing T_5_19.sp4_h_r_40 <X> T_5_19.lc_trk_g2_0
 (17 9)  (251 313)  (251 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (252 313)  (252 313)  routing T_5_19.sp4_r_v_b_33 <X> T_5_19.lc_trk_g2_1
 (21 9)  (255 313)  (255 313)  routing T_5_19.sp4_h_r_27 <X> T_5_19.lc_trk_g2_3
 (28 9)  (262 313)  (262 313)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 313)  (264 313)  routing T_5_19.lc_trk_g2_3 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 313)  (266 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (268 313)  (268 313)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.input_2_4
 (36 9)  (270 313)  (270 313)  LC_4 Logic Functioning bit
 (37 9)  (271 313)  (271 313)  LC_4 Logic Functioning bit
 (40 9)  (274 313)  (274 313)  LC_4 Logic Functioning bit
 (41 9)  (275 313)  (275 313)  LC_4 Logic Functioning bit
 (48 9)  (282 313)  (282 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (248 314)  (248 314)  routing T_5_19.sp4_v_t_17 <X> T_5_19.lc_trk_g2_4
 (19 10)  (253 314)  (253 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (255 314)  (255 314)  routing T_5_19.rgt_op_7 <X> T_5_19.lc_trk_g2_7
 (22 10)  (256 314)  (256 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (258 314)  (258 314)  routing T_5_19.rgt_op_7 <X> T_5_19.lc_trk_g2_7
 (26 10)  (260 314)  (260 314)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 314)  (261 314)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 314)  (263 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 314)  (265 314)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 314)  (267 314)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 314)  (269 314)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.input_2_5
 (36 10)  (270 314)  (270 314)  LC_5 Logic Functioning bit
 (37 10)  (271 314)  (271 314)  LC_5 Logic Functioning bit
 (38 10)  (272 314)  (272 314)  LC_5 Logic Functioning bit
 (41 10)  (275 314)  (275 314)  LC_5 Logic Functioning bit
 (43 10)  (277 314)  (277 314)  LC_5 Logic Functioning bit
 (4 11)  (238 315)  (238 315)  routing T_5_19.sp4_h_r_10 <X> T_5_19.sp4_h_l_43
 (6 11)  (240 315)  (240 315)  routing T_5_19.sp4_h_r_10 <X> T_5_19.sp4_h_l_43
 (11 11)  (245 315)  (245 315)  routing T_5_19.sp4_h_r_0 <X> T_5_19.sp4_h_l_45
 (13 11)  (247 315)  (247 315)  routing T_5_19.sp4_h_r_0 <X> T_5_19.sp4_h_l_45
 (16 11)  (250 315)  (250 315)  routing T_5_19.sp4_v_t_17 <X> T_5_19.lc_trk_g2_4
 (17 11)  (251 315)  (251 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (256 315)  (256 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 315)  (259 315)  routing T_5_19.sp4_r_v_b_38 <X> T_5_19.lc_trk_g2_6
 (27 11)  (261 315)  (261 315)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 315)  (264 315)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 315)  (266 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (269 315)  (269 315)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.input_2_5
 (37 11)  (271 315)  (271 315)  LC_5 Logic Functioning bit
 (11 12)  (245 316)  (245 316)  routing T_5_19.sp4_v_t_38 <X> T_5_19.sp4_v_b_11
 (13 12)  (247 316)  (247 316)  routing T_5_19.sp4_v_t_38 <X> T_5_19.sp4_v_b_11
 (16 12)  (250 316)  (250 316)  routing T_5_19.sp12_v_t_14 <X> T_5_19.lc_trk_g3_1
 (17 12)  (251 316)  (251 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (256 316)  (256 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 316)  (257 316)  routing T_5_19.sp4_v_t_30 <X> T_5_19.lc_trk_g3_3
 (24 12)  (258 316)  (258 316)  routing T_5_19.sp4_v_t_30 <X> T_5_19.lc_trk_g3_3
 (27 12)  (261 316)  (261 316)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 316)  (263 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 316)  (266 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 316)  (267 316)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 316)  (268 316)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 316)  (270 316)  LC_6 Logic Functioning bit
 (37 12)  (271 316)  (271 316)  LC_6 Logic Functioning bit
 (38 12)  (272 316)  (272 316)  LC_6 Logic Functioning bit
 (39 12)  (273 316)  (273 316)  LC_6 Logic Functioning bit
 (8 13)  (242 317)  (242 317)  routing T_5_19.sp4_h_l_41 <X> T_5_19.sp4_v_b_10
 (9 13)  (243 317)  (243 317)  routing T_5_19.sp4_h_l_41 <X> T_5_19.sp4_v_b_10
 (10 13)  (244 317)  (244 317)  routing T_5_19.sp4_h_l_41 <X> T_5_19.sp4_v_b_10
 (14 13)  (248 317)  (248 317)  routing T_5_19.tnl_op_0 <X> T_5_19.lc_trk_g3_0
 (15 13)  (249 317)  (249 317)  routing T_5_19.tnl_op_0 <X> T_5_19.lc_trk_g3_0
 (17 13)  (251 317)  (251 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (252 317)  (252 317)  routing T_5_19.sp12_v_t_14 <X> T_5_19.lc_trk_g3_1
 (22 13)  (256 317)  (256 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 317)  (257 317)  routing T_5_19.sp4_v_b_42 <X> T_5_19.lc_trk_g3_2
 (24 13)  (258 317)  (258 317)  routing T_5_19.sp4_v_b_42 <X> T_5_19.lc_trk_g3_2
 (27 13)  (261 317)  (261 317)  routing T_5_19.lc_trk_g1_1 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (274 317)  (274 317)  LC_6 Logic Functioning bit
 (41 13)  (275 317)  (275 317)  LC_6 Logic Functioning bit
 (42 13)  (276 317)  (276 317)  LC_6 Logic Functioning bit
 (43 13)  (277 317)  (277 317)  LC_6 Logic Functioning bit
 (46 13)  (280 317)  (280 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (9 14)  (243 318)  (243 318)  routing T_5_19.sp4_h_r_7 <X> T_5_19.sp4_h_l_47
 (10 14)  (244 318)  (244 318)  routing T_5_19.sp4_h_r_7 <X> T_5_19.sp4_h_l_47
 (16 14)  (250 318)  (250 318)  routing T_5_19.sp4_v_b_37 <X> T_5_19.lc_trk_g3_5
 (17 14)  (251 318)  (251 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (252 318)  (252 318)  routing T_5_19.sp4_v_b_37 <X> T_5_19.lc_trk_g3_5
 (29 14)  (263 318)  (263 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 318)  (264 318)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 318)  (265 318)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 318)  (266 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 318)  (267 318)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 318)  (270 318)  LC_7 Logic Functioning bit
 (37 14)  (271 318)  (271 318)  LC_7 Logic Functioning bit
 (38 14)  (272 318)  (272 318)  LC_7 Logic Functioning bit
 (39 14)  (273 318)  (273 318)  LC_7 Logic Functioning bit
 (4 15)  (238 319)  (238 319)  routing T_5_19.sp4_h_r_1 <X> T_5_19.sp4_h_l_44
 (6 15)  (240 319)  (240 319)  routing T_5_19.sp4_h_r_1 <X> T_5_19.sp4_h_l_44
 (15 15)  (249 319)  (249 319)  routing T_5_19.sp4_v_t_33 <X> T_5_19.lc_trk_g3_4
 (16 15)  (250 319)  (250 319)  routing T_5_19.sp4_v_t_33 <X> T_5_19.lc_trk_g3_4
 (17 15)  (251 319)  (251 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (252 319)  (252 319)  routing T_5_19.sp4_v_b_37 <X> T_5_19.lc_trk_g3_5
 (26 15)  (260 319)  (260 319)  routing T_5_19.lc_trk_g2_3 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 319)  (262 319)  routing T_5_19.lc_trk_g2_3 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 319)  (263 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 319)  (264 319)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 319)  (265 319)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (40 15)  (274 319)  (274 319)  LC_7 Logic Functioning bit
 (41 15)  (275 319)  (275 319)  LC_7 Logic Functioning bit
 (42 15)  (276 319)  (276 319)  LC_7 Logic Functioning bit
 (43 15)  (277 319)  (277 319)  LC_7 Logic Functioning bit
 (47 15)  (281 319)  (281 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_6_19

 (6 0)  (294 304)  (294 304)  routing T_6_19.sp4_v_t_44 <X> T_6_19.sp4_v_b_0
 (16 0)  (304 304)  (304 304)  routing T_6_19.sp4_v_b_1 <X> T_6_19.lc_trk_g0_1
 (17 0)  (305 304)  (305 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (306 304)  (306 304)  routing T_6_19.sp4_v_b_1 <X> T_6_19.lc_trk_g0_1
 (21 0)  (309 304)  (309 304)  routing T_6_19.sp4_h_r_19 <X> T_6_19.lc_trk_g0_3
 (22 0)  (310 304)  (310 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (311 304)  (311 304)  routing T_6_19.sp4_h_r_19 <X> T_6_19.lc_trk_g0_3
 (24 0)  (312 304)  (312 304)  routing T_6_19.sp4_h_r_19 <X> T_6_19.lc_trk_g0_3
 (25 0)  (313 304)  (313 304)  routing T_6_19.sp4_v_b_10 <X> T_6_19.lc_trk_g0_2
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 304)  (322 304)  routing T_6_19.lc_trk_g1_0 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 304)  (324 304)  LC_0 Logic Functioning bit
 (37 0)  (325 304)  (325 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (39 0)  (327 304)  (327 304)  LC_0 Logic Functioning bit
 (41 0)  (329 304)  (329 304)  LC_0 Logic Functioning bit
 (43 0)  (331 304)  (331 304)  LC_0 Logic Functioning bit
 (45 0)  (333 304)  (333 304)  LC_0 Logic Functioning bit
 (5 1)  (293 305)  (293 305)  routing T_6_19.sp4_v_t_44 <X> T_6_19.sp4_v_b_0
 (9 1)  (297 305)  (297 305)  routing T_6_19.sp4_v_t_40 <X> T_6_19.sp4_v_b_1
 (10 1)  (298 305)  (298 305)  routing T_6_19.sp4_v_t_40 <X> T_6_19.sp4_v_b_1
 (14 1)  (302 305)  (302 305)  routing T_6_19.sp4_r_v_b_35 <X> T_6_19.lc_trk_g0_0
 (17 1)  (305 305)  (305 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (309 305)  (309 305)  routing T_6_19.sp4_h_r_19 <X> T_6_19.lc_trk_g0_3
 (22 1)  (310 305)  (310 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (311 305)  (311 305)  routing T_6_19.sp4_v_b_10 <X> T_6_19.lc_trk_g0_2
 (25 1)  (313 305)  (313 305)  routing T_6_19.sp4_v_b_10 <X> T_6_19.lc_trk_g0_2
 (26 1)  (314 305)  (314 305)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 305)  (315 305)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 305)  (316 305)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 305)  (318 305)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (38 1)  (326 305)  (326 305)  LC_0 Logic Functioning bit
 (47 1)  (335 305)  (335 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (339 305)  (339 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (288 306)  (288 306)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (300 306)  (300 306)  routing T_6_19.sp4_v_b_2 <X> T_6_19.sp4_h_l_39
 (15 2)  (303 306)  (303 306)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g0_5
 (16 2)  (304 306)  (304 306)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g0_5
 (17 2)  (305 306)  (305 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (306 306)  (306 306)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g0_5
 (22 2)  (310 306)  (310 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (311 306)  (311 306)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g0_7
 (24 2)  (312 306)  (312 306)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g0_7
 (26 2)  (314 306)  (314 306)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 306)  (317 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 306)  (321 306)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 306)  (322 306)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 306)  (324 306)  LC_1 Logic Functioning bit
 (38 2)  (326 306)  (326 306)  LC_1 Logic Functioning bit
 (41 2)  (329 306)  (329 306)  LC_1 Logic Functioning bit
 (43 2)  (331 306)  (331 306)  LC_1 Logic Functioning bit
 (45 2)  (333 306)  (333 306)  LC_1 Logic Functioning bit
 (47 2)  (335 306)  (335 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (341 306)  (341 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (288 307)  (288 307)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (18 3)  (306 307)  (306 307)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g0_5
 (21 3)  (309 307)  (309 307)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g0_7
 (26 3)  (314 307)  (314 307)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 307)  (315 307)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 307)  (316 307)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 307)  (318 307)  routing T_6_19.lc_trk_g0_2 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 307)  (319 307)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 307)  (324 307)  LC_1 Logic Functioning bit
 (38 3)  (326 307)  (326 307)  LC_1 Logic Functioning bit
 (40 3)  (328 307)  (328 307)  LC_1 Logic Functioning bit
 (42 3)  (330 307)  (330 307)  LC_1 Logic Functioning bit
 (14 4)  (302 308)  (302 308)  routing T_6_19.wire_logic_cluster/lc_0/out <X> T_6_19.lc_trk_g1_0
 (27 4)  (315 308)  (315 308)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 308)  (316 308)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 308)  (321 308)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 308)  (324 308)  LC_2 Logic Functioning bit
 (37 4)  (325 308)  (325 308)  LC_2 Logic Functioning bit
 (38 4)  (326 308)  (326 308)  LC_2 Logic Functioning bit
 (39 4)  (327 308)  (327 308)  LC_2 Logic Functioning bit
 (17 5)  (305 309)  (305 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (310 309)  (310 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (311 309)  (311 309)  routing T_6_19.sp4_v_b_18 <X> T_6_19.lc_trk_g1_2
 (24 5)  (312 309)  (312 309)  routing T_6_19.sp4_v_b_18 <X> T_6_19.lc_trk_g1_2
 (29 5)  (317 309)  (317 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 309)  (318 309)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 309)  (319 309)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (40 5)  (328 309)  (328 309)  LC_2 Logic Functioning bit
 (41 5)  (329 309)  (329 309)  LC_2 Logic Functioning bit
 (42 5)  (330 309)  (330 309)  LC_2 Logic Functioning bit
 (43 5)  (331 309)  (331 309)  LC_2 Logic Functioning bit
 (48 5)  (336 309)  (336 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (302 310)  (302 310)  routing T_6_19.wire_logic_cluster/lc_4/out <X> T_6_19.lc_trk_g1_4
 (17 6)  (305 310)  (305 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 310)  (306 310)  routing T_6_19.wire_logic_cluster/lc_5/out <X> T_6_19.lc_trk_g1_5
 (26 6)  (314 310)  (314 310)  routing T_6_19.lc_trk_g0_5 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 310)  (316 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 310)  (318 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 310)  (321 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 310)  (322 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (38 6)  (326 310)  (326 310)  LC_3 Logic Functioning bit
 (43 6)  (331 310)  (331 310)  LC_3 Logic Functioning bit
 (46 6)  (334 310)  (334 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (305 311)  (305 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 311)  (318 311)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 311)  (320 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (324 311)  (324 311)  LC_3 Logic Functioning bit
 (38 7)  (326 311)  (326 311)  LC_3 Logic Functioning bit
 (40 7)  (328 311)  (328 311)  LC_3 Logic Functioning bit
 (42 7)  (330 311)  (330 311)  LC_3 Logic Functioning bit
 (43 7)  (331 311)  (331 311)  LC_3 Logic Functioning bit
 (9 8)  (297 312)  (297 312)  routing T_6_19.sp4_v_t_42 <X> T_6_19.sp4_h_r_7
 (15 8)  (303 312)  (303 312)  routing T_6_19.sp4_h_r_33 <X> T_6_19.lc_trk_g2_1
 (16 8)  (304 312)  (304 312)  routing T_6_19.sp4_h_r_33 <X> T_6_19.lc_trk_g2_1
 (17 8)  (305 312)  (305 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (306 312)  (306 312)  routing T_6_19.sp4_h_r_33 <X> T_6_19.lc_trk_g2_1
 (22 8)  (310 312)  (310 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (312 312)  (312 312)  routing T_6_19.tnl_op_3 <X> T_6_19.lc_trk_g2_3
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 312)  (318 312)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 312)  (319 312)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 312)  (322 312)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 312)  (324 312)  LC_4 Logic Functioning bit
 (37 8)  (325 312)  (325 312)  LC_4 Logic Functioning bit
 (38 8)  (326 312)  (326 312)  LC_4 Logic Functioning bit
 (39 8)  (327 312)  (327 312)  LC_4 Logic Functioning bit
 (41 8)  (329 312)  (329 312)  LC_4 Logic Functioning bit
 (43 8)  (331 312)  (331 312)  LC_4 Logic Functioning bit
 (45 8)  (333 312)  (333 312)  LC_4 Logic Functioning bit
 (10 9)  (298 313)  (298 313)  routing T_6_19.sp4_h_r_2 <X> T_6_19.sp4_v_b_7
 (21 9)  (309 313)  (309 313)  routing T_6_19.tnl_op_3 <X> T_6_19.lc_trk_g2_3
 (26 9)  (314 313)  (314 313)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 313)  (315 313)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 313)  (316 313)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 313)  (318 313)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (324 313)  (324 313)  LC_4 Logic Functioning bit
 (38 9)  (326 313)  (326 313)  LC_4 Logic Functioning bit
 (14 10)  (302 314)  (302 314)  routing T_6_19.sp4_v_b_36 <X> T_6_19.lc_trk_g2_4
 (22 10)  (310 314)  (310 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (315 314)  (315 314)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 314)  (317 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 314)  (318 314)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 314)  (321 314)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 314)  (322 314)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 314)  (324 314)  LC_5 Logic Functioning bit
 (38 10)  (326 314)  (326 314)  LC_5 Logic Functioning bit
 (41 10)  (329 314)  (329 314)  LC_5 Logic Functioning bit
 (43 10)  (331 314)  (331 314)  LC_5 Logic Functioning bit
 (45 10)  (333 314)  (333 314)  LC_5 Logic Functioning bit
 (51 10)  (339 314)  (339 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (340 314)  (340 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (302 315)  (302 315)  routing T_6_19.sp4_v_b_36 <X> T_6_19.lc_trk_g2_4
 (16 11)  (304 315)  (304 315)  routing T_6_19.sp4_v_b_36 <X> T_6_19.lc_trk_g2_4
 (17 11)  (305 315)  (305 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (314 315)  (314 315)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 315)  (315 315)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 315)  (317 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 315)  (319 315)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (325 315)  (325 315)  LC_5 Logic Functioning bit
 (39 11)  (327 315)  (327 315)  LC_5 Logic Functioning bit
 (41 11)  (329 315)  (329 315)  LC_5 Logic Functioning bit
 (43 11)  (331 315)  (331 315)  LC_5 Logic Functioning bit
 (4 12)  (292 316)  (292 316)  routing T_6_19.sp4_v_t_44 <X> T_6_19.sp4_v_b_9
 (9 12)  (297 316)  (297 316)  routing T_6_19.sp4_v_t_47 <X> T_6_19.sp4_h_r_10
 (15 12)  (303 316)  (303 316)  routing T_6_19.sp4_h_r_41 <X> T_6_19.lc_trk_g3_1
 (16 12)  (304 316)  (304 316)  routing T_6_19.sp4_h_r_41 <X> T_6_19.lc_trk_g3_1
 (17 12)  (305 316)  (305 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 316)  (306 316)  routing T_6_19.sp4_h_r_41 <X> T_6_19.lc_trk_g3_1
 (22 12)  (310 316)  (310 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (311 316)  (311 316)  routing T_6_19.sp4_v_t_30 <X> T_6_19.lc_trk_g3_3
 (24 12)  (312 316)  (312 316)  routing T_6_19.sp4_v_t_30 <X> T_6_19.lc_trk_g3_3
 (26 12)  (314 316)  (314 316)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 316)  (316 316)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 316)  (317 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 316)  (318 316)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 316)  (320 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 316)  (321 316)  routing T_6_19.lc_trk_g2_1 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 316)  (323 316)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.input_2_6
 (36 12)  (324 316)  (324 316)  LC_6 Logic Functioning bit
 (37 12)  (325 316)  (325 316)  LC_6 Logic Functioning bit
 (38 12)  (326 316)  (326 316)  LC_6 Logic Functioning bit
 (39 12)  (327 316)  (327 316)  LC_6 Logic Functioning bit
 (41 12)  (329 316)  (329 316)  LC_6 Logic Functioning bit
 (43 12)  (331 316)  (331 316)  LC_6 Logic Functioning bit
 (52 12)  (340 316)  (340 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (9 13)  (297 317)  (297 317)  routing T_6_19.sp4_v_t_39 <X> T_6_19.sp4_v_b_10
 (10 13)  (298 317)  (298 317)  routing T_6_19.sp4_v_t_39 <X> T_6_19.sp4_v_b_10
 (18 13)  (306 317)  (306 317)  routing T_6_19.sp4_h_r_41 <X> T_6_19.lc_trk_g3_1
 (22 13)  (310 317)  (310 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 317)  (312 317)  routing T_6_19.tnl_op_2 <X> T_6_19.lc_trk_g3_2
 (25 13)  (313 317)  (313 317)  routing T_6_19.tnl_op_2 <X> T_6_19.lc_trk_g3_2
 (27 13)  (315 317)  (315 317)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 317)  (316 317)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 317)  (317 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 317)  (318 317)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 317)  (320 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (321 317)  (321 317)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.input_2_6
 (36 13)  (324 317)  (324 317)  LC_6 Logic Functioning bit
 (43 13)  (331 317)  (331 317)  LC_6 Logic Functioning bit
 (5 14)  (293 318)  (293 318)  routing T_6_19.sp4_v_t_38 <X> T_6_19.sp4_h_l_44
 (17 14)  (305 318)  (305 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (309 318)  (309 318)  routing T_6_19.rgt_op_7 <X> T_6_19.lc_trk_g3_7
 (22 14)  (310 318)  (310 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (312 318)  (312 318)  routing T_6_19.rgt_op_7 <X> T_6_19.lc_trk_g3_7
 (27 14)  (315 318)  (315 318)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 318)  (316 318)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 318)  (317 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 318)  (318 318)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 318)  (320 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 318)  (321 318)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 318)  (322 318)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 318)  (323 318)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.input_2_7
 (36 14)  (324 318)  (324 318)  LC_7 Logic Functioning bit
 (37 14)  (325 318)  (325 318)  LC_7 Logic Functioning bit
 (38 14)  (326 318)  (326 318)  LC_7 Logic Functioning bit
 (39 14)  (327 318)  (327 318)  LC_7 Logic Functioning bit
 (43 14)  (331 318)  (331 318)  LC_7 Logic Functioning bit
 (4 15)  (292 319)  (292 319)  routing T_6_19.sp4_v_t_38 <X> T_6_19.sp4_h_l_44
 (6 15)  (294 319)  (294 319)  routing T_6_19.sp4_v_t_38 <X> T_6_19.sp4_h_l_44
 (15 15)  (303 319)  (303 319)  routing T_6_19.sp4_v_t_33 <X> T_6_19.lc_trk_g3_4
 (16 15)  (304 319)  (304 319)  routing T_6_19.sp4_v_t_33 <X> T_6_19.lc_trk_g3_4
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (306 319)  (306 319)  routing T_6_19.sp4_r_v_b_45 <X> T_6_19.lc_trk_g3_5
 (22 15)  (310 319)  (310 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (314 319)  (314 319)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 319)  (316 319)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 319)  (317 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 319)  (320 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (321 319)  (321 319)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.input_2_7
 (34 15)  (322 319)  (322 319)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.input_2_7
 (37 15)  (325 319)  (325 319)  LC_7 Logic Functioning bit
 (39 15)  (327 319)  (327 319)  LC_7 Logic Functioning bit
 (43 15)  (331 319)  (331 319)  LC_7 Logic Functioning bit


LogicTile_7_19

 (6 0)  (348 304)  (348 304)  routing T_7_19.sp4_v_t_44 <X> T_7_19.sp4_v_b_0
 (26 0)  (368 304)  (368 304)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 304)  (369 304)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 304)  (372 304)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 304)  (373 304)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 304)  (375 304)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (38 0)  (380 304)  (380 304)  LC_0 Logic Functioning bit
 (43 0)  (385 304)  (385 304)  LC_0 Logic Functioning bit
 (47 0)  (389 304)  (389 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (347 305)  (347 305)  routing T_7_19.sp4_v_t_44 <X> T_7_19.sp4_v_b_0
 (6 1)  (348 305)  (348 305)  routing T_7_19.sp4_h_l_37 <X> T_7_19.sp4_h_r_0
 (14 1)  (356 305)  (356 305)  routing T_7_19.sp12_h_r_16 <X> T_7_19.lc_trk_g0_0
 (16 1)  (358 305)  (358 305)  routing T_7_19.sp12_h_r_16 <X> T_7_19.lc_trk_g0_0
 (17 1)  (359 305)  (359 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (367 305)  (367 305)  routing T_7_19.sp4_r_v_b_33 <X> T_7_19.lc_trk_g0_2
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (376 305)  (376 305)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.input_2_0
 (36 1)  (378 305)  (378 305)  LC_0 Logic Functioning bit
 (38 1)  (380 305)  (380 305)  LC_0 Logic Functioning bit
 (42 1)  (384 305)  (384 305)  LC_0 Logic Functioning bit
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (351 306)  (351 306)  routing T_7_19.sp4_h_r_10 <X> T_7_19.sp4_h_l_36
 (10 2)  (352 306)  (352 306)  routing T_7_19.sp4_h_r_10 <X> T_7_19.sp4_h_l_36
 (12 2)  (354 306)  (354 306)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_l_39
 (13 2)  (355 306)  (355 306)  routing T_7_19.sp4_h_r_2 <X> T_7_19.sp4_v_t_39
 (17 2)  (359 306)  (359 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (367 306)  (367 306)  routing T_7_19.sp12_h_l_5 <X> T_7_19.lc_trk_g0_6
 (26 2)  (368 306)  (368 306)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 306)  (370 306)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 306)  (372 306)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 306)  (373 306)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 306)  (377 306)  routing T_7_19.lc_trk_g0_5 <X> T_7_19.input_2_1
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (39 2)  (381 306)  (381 306)  LC_1 Logic Functioning bit
 (41 2)  (383 306)  (383 306)  LC_1 Logic Functioning bit
 (43 2)  (385 306)  (385 306)  LC_1 Logic Functioning bit
 (0 3)  (342 307)  (342 307)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (4 3)  (346 307)  (346 307)  routing T_7_19.sp4_h_r_4 <X> T_7_19.sp4_h_l_37
 (6 3)  (348 307)  (348 307)  routing T_7_19.sp4_h_r_4 <X> T_7_19.sp4_h_l_37
 (11 3)  (353 307)  (353 307)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_l_39
 (12 3)  (354 307)  (354 307)  routing T_7_19.sp4_h_r_2 <X> T_7_19.sp4_v_t_39
 (13 3)  (355 307)  (355 307)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_l_39
 (14 3)  (356 307)  (356 307)  routing T_7_19.sp4_h_r_4 <X> T_7_19.lc_trk_g0_4
 (15 3)  (357 307)  (357 307)  routing T_7_19.sp4_h_r_4 <X> T_7_19.lc_trk_g0_4
 (16 3)  (358 307)  (358 307)  routing T_7_19.sp4_h_r_4 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (360 307)  (360 307)  routing T_7_19.sp4_r_v_b_29 <X> T_7_19.lc_trk_g0_5
 (22 3)  (364 307)  (364 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (366 307)  (366 307)  routing T_7_19.sp12_h_l_5 <X> T_7_19.lc_trk_g0_6
 (25 3)  (367 307)  (367 307)  routing T_7_19.sp12_h_l_5 <X> T_7_19.lc_trk_g0_6
 (28 3)  (370 307)  (370 307)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 307)  (373 307)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 307)  (374 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (43 3)  (385 307)  (385 307)  LC_1 Logic Functioning bit
 (15 4)  (357 308)  (357 308)  routing T_7_19.lft_op_1 <X> T_7_19.lc_trk_g1_1
 (17 4)  (359 308)  (359 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (360 308)  (360 308)  routing T_7_19.lft_op_1 <X> T_7_19.lc_trk_g1_1
 (26 4)  (368 308)  (368 308)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 308)  (369 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 308)  (370 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 308)  (371 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 308)  (372 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 308)  (373 308)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 308)  (376 308)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (41 4)  (383 308)  (383 308)  LC_2 Logic Functioning bit
 (45 4)  (387 308)  (387 308)  LC_2 Logic Functioning bit
 (46 4)  (388 308)  (388 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (390 308)  (390 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (356 309)  (356 309)  routing T_7_19.top_op_0 <X> T_7_19.lc_trk_g1_0
 (15 5)  (357 309)  (357 309)  routing T_7_19.top_op_0 <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (365 309)  (365 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (24 5)  (366 309)  (366 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (25 5)  (367 309)  (367 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (26 5)  (368 309)  (368 309)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 309)  (369 309)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 309)  (370 309)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 309)  (373 309)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 309)  (374 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (39 5)  (381 309)  (381 309)  LC_2 Logic Functioning bit
 (40 5)  (382 309)  (382 309)  LC_2 Logic Functioning bit
 (41 5)  (383 309)  (383 309)  LC_2 Logic Functioning bit
 (51 5)  (393 309)  (393 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (395 309)  (395 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (350 310)  (350 310)  routing T_7_19.sp4_h_r_4 <X> T_7_19.sp4_h_l_41
 (12 6)  (354 310)  (354 310)  routing T_7_19.sp4_v_t_46 <X> T_7_19.sp4_h_l_40
 (14 6)  (356 310)  (356 310)  routing T_7_19.wire_logic_cluster/lc_4/out <X> T_7_19.lc_trk_g1_4
 (21 6)  (363 310)  (363 310)  routing T_7_19.sp4_h_l_10 <X> T_7_19.lc_trk_g1_7
 (22 6)  (364 310)  (364 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (365 310)  (365 310)  routing T_7_19.sp4_h_l_10 <X> T_7_19.lc_trk_g1_7
 (24 6)  (366 310)  (366 310)  routing T_7_19.sp4_h_l_10 <X> T_7_19.lc_trk_g1_7
 (25 6)  (367 310)  (367 310)  routing T_7_19.sp4_v_t_3 <X> T_7_19.lc_trk_g1_6
 (8 7)  (350 311)  (350 311)  routing T_7_19.sp4_h_r_4 <X> T_7_19.sp4_v_t_41
 (9 7)  (351 311)  (351 311)  routing T_7_19.sp4_h_r_4 <X> T_7_19.sp4_v_t_41
 (11 7)  (353 311)  (353 311)  routing T_7_19.sp4_v_t_46 <X> T_7_19.sp4_h_l_40
 (13 7)  (355 311)  (355 311)  routing T_7_19.sp4_v_t_46 <X> T_7_19.sp4_h_l_40
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (363 311)  (363 311)  routing T_7_19.sp4_h_l_10 <X> T_7_19.lc_trk_g1_7
 (22 7)  (364 311)  (364 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (365 311)  (365 311)  routing T_7_19.sp4_v_t_3 <X> T_7_19.lc_trk_g1_6
 (25 7)  (367 311)  (367 311)  routing T_7_19.sp4_v_t_3 <X> T_7_19.lc_trk_g1_6
 (15 8)  (357 312)  (357 312)  routing T_7_19.sp4_h_r_41 <X> T_7_19.lc_trk_g2_1
 (16 8)  (358 312)  (358 312)  routing T_7_19.sp4_h_r_41 <X> T_7_19.lc_trk_g2_1
 (17 8)  (359 312)  (359 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (360 312)  (360 312)  routing T_7_19.sp4_h_r_41 <X> T_7_19.lc_trk_g2_1
 (22 8)  (364 312)  (364 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (366 312)  (366 312)  routing T_7_19.tnl_op_3 <X> T_7_19.lc_trk_g2_3
 (26 8)  (368 312)  (368 312)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 312)  (375 312)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 312)  (377 312)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.input_2_4
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (37 8)  (379 312)  (379 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (43 8)  (385 312)  (385 312)  LC_4 Logic Functioning bit
 (13 9)  (355 313)  (355 313)  routing T_7_19.sp4_v_t_38 <X> T_7_19.sp4_h_r_8
 (18 9)  (360 313)  (360 313)  routing T_7_19.sp4_h_r_41 <X> T_7_19.lc_trk_g2_1
 (21 9)  (363 313)  (363 313)  routing T_7_19.tnl_op_3 <X> T_7_19.lc_trk_g2_3
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 313)  (374 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (377 313)  (377 313)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.input_2_4
 (36 9)  (378 313)  (378 313)  LC_4 Logic Functioning bit
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (38 9)  (380 313)  (380 313)  LC_4 Logic Functioning bit
 (42 9)  (384 313)  (384 313)  LC_4 Logic Functioning bit
 (4 10)  (346 314)  (346 314)  routing T_7_19.sp4_h_r_0 <X> T_7_19.sp4_v_t_43
 (5 10)  (347 314)  (347 314)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_h_l_43
 (6 10)  (348 314)  (348 314)  routing T_7_19.sp4_h_r_0 <X> T_7_19.sp4_v_t_43
 (15 10)  (357 314)  (357 314)  routing T_7_19.sp4_v_t_32 <X> T_7_19.lc_trk_g2_5
 (16 10)  (358 314)  (358 314)  routing T_7_19.sp4_v_t_32 <X> T_7_19.lc_trk_g2_5
 (17 10)  (359 314)  (359 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (379 314)  (379 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (41 10)  (383 314)  (383 314)  LC_5 Logic Functioning bit
 (43 10)  (385 314)  (385 314)  LC_5 Logic Functioning bit
 (4 11)  (346 315)  (346 315)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_h_l_43
 (5 11)  (347 315)  (347 315)  routing T_7_19.sp4_h_r_0 <X> T_7_19.sp4_v_t_43
 (6 11)  (348 315)  (348 315)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_h_l_43
 (14 11)  (356 315)  (356 315)  routing T_7_19.sp4_h_l_17 <X> T_7_19.lc_trk_g2_4
 (15 11)  (357 315)  (357 315)  routing T_7_19.sp4_h_l_17 <X> T_7_19.lc_trk_g2_4
 (16 11)  (358 315)  (358 315)  routing T_7_19.sp4_h_l_17 <X> T_7_19.lc_trk_g2_4
 (17 11)  (359 315)  (359 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (368 315)  (368 315)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 315)  (369 315)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 315)  (371 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 315)  (373 315)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 315)  (378 315)  LC_5 Logic Functioning bit
 (38 11)  (380 315)  (380 315)  LC_5 Logic Functioning bit
 (40 11)  (382 315)  (382 315)  LC_5 Logic Functioning bit
 (42 11)  (384 315)  (384 315)  LC_5 Logic Functioning bit
 (21 12)  (363 316)  (363 316)  routing T_7_19.sp4_v_t_22 <X> T_7_19.lc_trk_g3_3
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 316)  (365 316)  routing T_7_19.sp4_v_t_22 <X> T_7_19.lc_trk_g3_3
 (26 12)  (368 316)  (368 316)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 316)  (369 316)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 316)  (375 316)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 316)  (376 316)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (380 316)  (380 316)  LC_6 Logic Functioning bit
 (39 12)  (381 316)  (381 316)  LC_6 Logic Functioning bit
 (42 12)  (384 316)  (384 316)  LC_6 Logic Functioning bit
 (43 12)  (385 316)  (385 316)  LC_6 Logic Functioning bit
 (50 12)  (392 316)  (392 316)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (363 317)  (363 317)  routing T_7_19.sp4_v_t_22 <X> T_7_19.lc_trk_g3_3
 (22 13)  (364 317)  (364 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (369 317)  (369 317)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 317)  (370 317)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 317)  (371 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 317)  (373 317)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 317)  (378 317)  LC_6 Logic Functioning bit
 (37 13)  (379 317)  (379 317)  LC_6 Logic Functioning bit
 (40 13)  (382 317)  (382 317)  LC_6 Logic Functioning bit
 (41 13)  (383 317)  (383 317)  LC_6 Logic Functioning bit
 (48 13)  (390 317)  (390 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (8 14)  (350 318)  (350 318)  routing T_7_19.sp4_h_r_2 <X> T_7_19.sp4_h_l_47
 (10 14)  (352 318)  (352 318)  routing T_7_19.sp4_h_r_2 <X> T_7_19.sp4_h_l_47
 (12 14)  (354 318)  (354 318)  routing T_7_19.sp4_v_b_11 <X> T_7_19.sp4_h_l_46
 (14 14)  (356 318)  (356 318)  routing T_7_19.sp4_v_b_36 <X> T_7_19.lc_trk_g3_4
 (16 14)  (358 318)  (358 318)  routing T_7_19.sp4_v_t_16 <X> T_7_19.lc_trk_g3_5
 (17 14)  (359 318)  (359 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (360 318)  (360 318)  routing T_7_19.sp4_v_t_16 <X> T_7_19.lc_trk_g3_5
 (19 14)  (361 318)  (361 318)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 318)  (372 318)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 318)  (375 318)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 318)  (376 318)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 318)  (377 318)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.input_2_7
 (36 14)  (378 318)  (378 318)  LC_7 Logic Functioning bit
 (38 14)  (380 318)  (380 318)  LC_7 Logic Functioning bit
 (41 14)  (383 318)  (383 318)  LC_7 Logic Functioning bit
 (14 15)  (356 319)  (356 319)  routing T_7_19.sp4_v_b_36 <X> T_7_19.lc_trk_g3_4
 (16 15)  (358 319)  (358 319)  routing T_7_19.sp4_v_b_36 <X> T_7_19.lc_trk_g3_4
 (17 15)  (359 319)  (359 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (368 319)  (368 319)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 319)  (370 319)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 319)  (371 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 319)  (373 319)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 319)  (374 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (375 319)  (375 319)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.input_2_7
 (36 15)  (378 319)  (378 319)  LC_7 Logic Functioning bit
 (37 15)  (379 319)  (379 319)  LC_7 Logic Functioning bit
 (38 15)  (380 319)  (380 319)  LC_7 Logic Functioning bit
 (41 15)  (383 319)  (383 319)  LC_7 Logic Functioning bit
 (42 15)  (384 319)  (384 319)  LC_7 Logic Functioning bit


RAM_Tile_8_19

 (5 2)  (401 306)  (401 306)  routing T_8_19.sp4_v_t_37 <X> T_8_19.sp4_h_l_37
 (12 2)  (408 306)  (408 306)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_l_39
 (6 3)  (402 307)  (402 307)  routing T_8_19.sp4_v_t_37 <X> T_8_19.sp4_h_l_37
 (8 3)  (404 307)  (404 307)  routing T_8_19.sp4_h_r_1 <X> T_8_19.sp4_v_t_36
 (9 3)  (405 307)  (405 307)  routing T_8_19.sp4_h_r_1 <X> T_8_19.sp4_v_t_36
 (11 3)  (407 307)  (407 307)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_l_39
 (13 3)  (409 307)  (409 307)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_l_39
 (5 6)  (401 310)  (401 310)  routing T_8_19.sp4_v_t_38 <X> T_8_19.sp4_h_l_38
 (12 6)  (408 310)  (408 310)  routing T_8_19.sp4_v_t_46 <X> T_8_19.sp4_h_l_40
 (6 7)  (402 311)  (402 311)  routing T_8_19.sp4_v_t_38 <X> T_8_19.sp4_h_l_38
 (11 7)  (407 311)  (407 311)  routing T_8_19.sp4_v_t_46 <X> T_8_19.sp4_h_l_40
 (13 7)  (409 311)  (409 311)  routing T_8_19.sp4_v_t_46 <X> T_8_19.sp4_h_l_40
 (5 10)  (401 314)  (401 314)  routing T_8_19.sp4_h_r_3 <X> T_8_19.sp4_h_l_43
 (4 11)  (400 315)  (400 315)  routing T_8_19.sp4_h_r_3 <X> T_8_19.sp4_h_l_43


LogicTile_9_19

 (12 0)  (450 304)  (450 304)  routing T_9_19.sp4_v_t_39 <X> T_9_19.sp4_h_r_2
 (25 0)  (463 304)  (463 304)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g0_2
 (27 0)  (465 304)  (465 304)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (41 0)  (479 304)  (479 304)  LC_0 Logic Functioning bit
 (43 0)  (481 304)  (481 304)  LC_0 Logic Functioning bit
 (46 0)  (484 304)  (484 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 305)  (461 305)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g0_2
 (24 1)  (462 305)  (462 305)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g0_2
 (25 1)  (463 305)  (463 305)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g0_2
 (30 1)  (468 305)  (468 305)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (37 1)  (475 305)  (475 305)  LC_0 Logic Functioning bit
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (39 1)  (477 305)  (477 305)  LC_0 Logic Functioning bit
 (41 1)  (479 305)  (479 305)  LC_0 Logic Functioning bit
 (43 1)  (481 305)  (481 305)  LC_0 Logic Functioning bit
 (46 1)  (484 305)  (484 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_3 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (447 306)  (447 306)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_h_l_36
 (10 2)  (448 306)  (448 306)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_h_l_36
 (14 2)  (452 306)  (452 306)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g0_4
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (464 306)  (464 306)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 306)  (471 306)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (41 2)  (479 306)  (479 306)  LC_1 Logic Functioning bit
 (43 2)  (481 306)  (481 306)  LC_1 Logic Functioning bit
 (45 2)  (483 306)  (483 306)  LC_1 Logic Functioning bit
 (47 2)  (485 306)  (485 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 307)  (438 307)  routing T_9_19.glb_netwk_3 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (456 307)  (456 307)  routing T_9_19.sp4_r_v_b_29 <X> T_9_19.lc_trk_g0_5
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 307)  (469 307)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (39 3)  (477 307)  (477 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (43 3)  (481 307)  (481 307)  LC_1 Logic Functioning bit
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (456 308)  (456 308)  routing T_9_19.wire_logic_cluster/lc_1/out <X> T_9_19.lc_trk_g1_1
 (21 4)  (459 308)  (459 308)  routing T_9_19.wire_logic_cluster/lc_3/out <X> T_9_19.lc_trk_g1_3
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (6 5)  (444 309)  (444 309)  routing T_9_19.sp4_h_l_38 <X> T_9_19.sp4_h_r_3
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp12_h_r_8 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (460 309)  (460 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 309)  (463 309)  routing T_9_19.sp4_r_v_b_26 <X> T_9_19.lc_trk_g1_2
 (5 6)  (443 310)  (443 310)  routing T_9_19.sp4_v_t_44 <X> T_9_19.sp4_h_l_38
 (26 6)  (464 310)  (464 310)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 310)  (465 310)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (45 6)  (483 310)  (483 310)  LC_3 Logic Functioning bit
 (4 7)  (442 311)  (442 311)  routing T_9_19.sp4_v_t_44 <X> T_9_19.sp4_h_l_38
 (6 7)  (444 311)  (444 311)  routing T_9_19.sp4_v_t_44 <X> T_9_19.sp4_h_l_38
 (11 7)  (449 311)  (449 311)  routing T_9_19.sp4_h_r_9 <X> T_9_19.sp4_h_l_40
 (13 7)  (451 311)  (451 311)  routing T_9_19.sp4_h_r_9 <X> T_9_19.sp4_h_l_40
 (28 7)  (466 311)  (466 311)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 311)  (468 311)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 311)  (469 311)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (37 7)  (475 311)  (475 311)  LC_3 Logic Functioning bit
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (41 7)  (479 311)  (479 311)  LC_3 Logic Functioning bit
 (43 7)  (481 311)  (481 311)  LC_3 Logic Functioning bit
 (47 7)  (485 311)  (485 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (465 312)  (465 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 312)  (466 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 312)  (471 312)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 312)  (473 312)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.input_2_4
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (42 8)  (480 312)  (480 312)  LC_4 Logic Functioning bit
 (45 8)  (483 312)  (483 312)  LC_4 Logic Functioning bit
 (51 8)  (489 312)  (489 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (465 313)  (465 313)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 313)  (469 313)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (480 313)  (480 313)  LC_4 Logic Functioning bit
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (51 9)  (489 313)  (489 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (443 314)  (443 314)  routing T_9_19.sp4_v_t_43 <X> T_9_19.sp4_h_l_43
 (8 10)  (446 314)  (446 314)  routing T_9_19.sp4_h_r_7 <X> T_9_19.sp4_h_l_42
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (463 314)  (463 314)  routing T_9_19.sp4_v_b_38 <X> T_9_19.lc_trk_g2_6
 (27 10)  (465 314)  (465 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 314)  (466 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (38 10)  (476 314)  (476 314)  LC_5 Logic Functioning bit
 (41 10)  (479 314)  (479 314)  LC_5 Logic Functioning bit
 (43 10)  (481 314)  (481 314)  LC_5 Logic Functioning bit
 (45 10)  (483 314)  (483 314)  LC_5 Logic Functioning bit
 (46 10)  (484 314)  (484 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (6 11)  (444 315)  (444 315)  routing T_9_19.sp4_v_t_43 <X> T_9_19.sp4_h_l_43
 (18 11)  (456 315)  (456 315)  routing T_9_19.sp4_r_v_b_37 <X> T_9_19.lc_trk_g2_5
 (22 11)  (460 315)  (460 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 315)  (461 315)  routing T_9_19.sp4_v_b_38 <X> T_9_19.lc_trk_g2_6
 (25 11)  (463 315)  (463 315)  routing T_9_19.sp4_v_b_38 <X> T_9_19.lc_trk_g2_6
 (27 11)  (465 315)  (465 315)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 315)  (469 315)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (41 11)  (479 315)  (479 315)  LC_5 Logic Functioning bit
 (43 11)  (481 315)  (481 315)  LC_5 Logic Functioning bit
 (51 11)  (489 315)  (489 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (452 316)  (452 316)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g3_0
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (465 316)  (465 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 316)  (466 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 316)  (468 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 316)  (471 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 316)  (473 316)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.input_2_6
 (43 12)  (481 316)  (481 316)  LC_6 Logic Functioning bit
 (45 12)  (483 316)  (483 316)  LC_6 Logic Functioning bit
 (48 12)  (486 316)  (486 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (489 316)  (489 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (443 317)  (443 317)  routing T_9_19.sp4_h_r_9 <X> T_9_19.sp4_v_b_9
 (15 13)  (453 317)  (453 317)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g3_0
 (16 13)  (454 317)  (454 317)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g3_0
 (17 13)  (455 317)  (455 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (456 317)  (456 317)  routing T_9_19.sp4_r_v_b_41 <X> T_9_19.lc_trk_g3_1
 (27 13)  (465 317)  (465 317)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 317)  (469 317)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 317)  (470 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (46 13)  (484 317)  (484 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (489 317)  (489 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (10 14)  (448 318)  (448 318)  routing T_9_19.sp4_v_b_5 <X> T_9_19.sp4_h_l_47
 (14 14)  (452 318)  (452 318)  routing T_9_19.sp4_h_r_44 <X> T_9_19.lc_trk_g3_4
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 318)  (456 318)  routing T_9_19.wire_logic_cluster/lc_5/out <X> T_9_19.lc_trk_g3_5
 (25 14)  (463 318)  (463 318)  routing T_9_19.wire_logic_cluster/lc_6/out <X> T_9_19.lc_trk_g3_6
 (14 15)  (452 319)  (452 319)  routing T_9_19.sp4_h_r_44 <X> T_9_19.lc_trk_g3_4
 (15 15)  (453 319)  (453 319)  routing T_9_19.sp4_h_r_44 <X> T_9_19.lc_trk_g3_4
 (16 15)  (454 319)  (454 319)  routing T_9_19.sp4_h_r_44 <X> T_9_19.lc_trk_g3_4
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_19

 (5 0)  (497 304)  (497 304)  routing T_10_19.sp4_v_t_37 <X> T_10_19.sp4_h_r_0
 (14 0)  (506 304)  (506 304)  routing T_10_19.sp4_h_l_5 <X> T_10_19.lc_trk_g0_0
 (15 0)  (507 304)  (507 304)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g0_1
 (16 0)  (508 304)  (508 304)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g0_1
 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 304)  (510 304)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g0_1
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 304)  (516 304)  routing T_10_19.top_op_3 <X> T_10_19.lc_trk_g0_3
 (26 0)  (518 304)  (518 304)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (46 0)  (538 304)  (538 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (500 305)  (500 305)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_b_1
 (14 1)  (506 305)  (506 305)  routing T_10_19.sp4_h_l_5 <X> T_10_19.lc_trk_g0_0
 (15 1)  (507 305)  (507 305)  routing T_10_19.sp4_h_l_5 <X> T_10_19.lc_trk_g0_0
 (16 1)  (508 305)  (508 305)  routing T_10_19.sp4_h_l_5 <X> T_10_19.lc_trk_g0_0
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (510 305)  (510 305)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g0_1
 (21 1)  (513 305)  (513 305)  routing T_10_19.top_op_3 <X> T_10_19.lc_trk_g0_3
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 305)  (520 305)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (41 1)  (533 305)  (533 305)  LC_0 Logic Functioning bit
 (42 1)  (534 305)  (534 305)  LC_0 Logic Functioning bit
 (43 1)  (535 305)  (535 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_3 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (506 306)  (506 306)  routing T_10_19.sp4_h_l_1 <X> T_10_19.lc_trk_g0_4
 (21 2)  (513 306)  (513 306)  routing T_10_19.sp4_h_l_2 <X> T_10_19.lc_trk_g0_7
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 306)  (515 306)  routing T_10_19.sp4_h_l_2 <X> T_10_19.lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.sp4_h_l_2 <X> T_10_19.lc_trk_g0_7
 (0 3)  (492 307)  (492 307)  routing T_10_19.glb_netwk_3 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (8 3)  (500 307)  (500 307)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_t_36
 (9 3)  (501 307)  (501 307)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_t_36
 (15 3)  (507 307)  (507 307)  routing T_10_19.sp4_h_l_1 <X> T_10_19.lc_trk_g0_4
 (16 3)  (508 307)  (508 307)  routing T_10_19.sp4_h_l_1 <X> T_10_19.lc_trk_g0_4
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (12 4)  (504 308)  (504 308)  routing T_10_19.sp4_v_t_40 <X> T_10_19.sp4_h_r_5
 (14 4)  (506 308)  (506 308)  routing T_10_19.sp4_v_b_0 <X> T_10_19.lc_trk_g1_0
 (21 4)  (513 308)  (513 308)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g1_3
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (515 308)  (515 308)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g1_3
 (24 4)  (516 308)  (516 308)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g1_3
 (27 4)  (519 308)  (519 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 308)  (520 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (41 4)  (533 308)  (533 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (45 4)  (537 308)  (537 308)  LC_2 Logic Functioning bit
 (8 5)  (500 309)  (500 309)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_v_b_4
 (10 5)  (502 309)  (502 309)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_v_b_4
 (16 5)  (508 309)  (508 309)  routing T_10_19.sp4_v_b_0 <X> T_10_19.lc_trk_g1_0
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (38 5)  (530 309)  (530 309)  LC_2 Logic Functioning bit
 (40 5)  (532 309)  (532 309)  LC_2 Logic Functioning bit
 (42 5)  (534 309)  (534 309)  LC_2 Logic Functioning bit
 (53 5)  (545 309)  (545 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (506 310)  (506 310)  routing T_10_19.sp4_v_b_4 <X> T_10_19.lc_trk_g1_4
 (15 6)  (507 310)  (507 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (16 6)  (508 310)  (508 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 310)  (510 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (26 6)  (518 310)  (518 310)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 310)  (520 310)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 310)  (522 310)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 310)  (525 310)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (45 6)  (537 310)  (537 310)  LC_3 Logic Functioning bit
 (5 7)  (497 311)  (497 311)  routing T_10_19.sp4_h_l_38 <X> T_10_19.sp4_v_t_38
 (16 7)  (508 311)  (508 311)  routing T_10_19.sp4_v_b_4 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (510 311)  (510 311)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (22 7)  (514 311)  (514 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 311)  (516 311)  routing T_10_19.top_op_6 <X> T_10_19.lc_trk_g1_6
 (25 7)  (517 311)  (517 311)  routing T_10_19.top_op_6 <X> T_10_19.lc_trk_g1_6
 (27 7)  (519 311)  (519 311)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (525 311)  (525 311)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.input_2_3
 (35 7)  (527 311)  (527 311)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.input_2_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (41 7)  (533 311)  (533 311)  LC_3 Logic Functioning bit
 (42 7)  (534 311)  (534 311)  LC_3 Logic Functioning bit
 (43 7)  (535 311)  (535 311)  LC_3 Logic Functioning bit
 (48 7)  (540 311)  (540 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (513 312)  (513 312)  routing T_10_19.wire_logic_cluster/lc_3/out <X> T_10_19.lc_trk_g2_3
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 312)  (519 312)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 312)  (520 312)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (40 8)  (532 312)  (532 312)  LC_4 Logic Functioning bit
 (41 8)  (533 312)  (533 312)  LC_4 Logic Functioning bit
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (516 313)  (516 313)  routing T_10_19.tnr_op_2 <X> T_10_19.lc_trk_g2_2
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (526 313)  (526 313)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.input_2_4
 (35 9)  (527 313)  (527 313)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.input_2_4
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (40 9)  (532 313)  (532 313)  LC_4 Logic Functioning bit
 (41 9)  (533 313)  (533 313)  LC_4 Logic Functioning bit
 (42 9)  (534 313)  (534 313)  LC_4 Logic Functioning bit
 (43 9)  (535 313)  (535 313)  LC_4 Logic Functioning bit
 (14 10)  (506 314)  (506 314)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g2_4
 (16 10)  (508 314)  (508 314)  routing T_10_19.sp4_v_b_37 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 314)  (510 314)  routing T_10_19.sp4_v_b_37 <X> T_10_19.lc_trk_g2_5
 (21 10)  (513 314)  (513 314)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g2_7
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 314)  (522 314)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (37 10)  (529 314)  (529 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (39 10)  (531 314)  (531 314)  LC_5 Logic Functioning bit
 (40 10)  (532 314)  (532 314)  LC_5 Logic Functioning bit
 (42 10)  (534 314)  (534 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (50 10)  (542 314)  (542 314)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (506 315)  (506 315)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g2_4
 (16 11)  (508 315)  (508 315)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (510 315)  (510 315)  routing T_10_19.sp4_v_b_37 <X> T_10_19.lc_trk_g2_5
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 315)  (523 315)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (38 11)  (530 315)  (530 315)  LC_5 Logic Functioning bit
 (40 11)  (532 315)  (532 315)  LC_5 Logic Functioning bit
 (41 11)  (533 315)  (533 315)  LC_5 Logic Functioning bit
 (42 11)  (534 315)  (534 315)  LC_5 Logic Functioning bit
 (43 11)  (535 315)  (535 315)  LC_5 Logic Functioning bit
 (46 11)  (538 315)  (538 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (517 316)  (517 316)  routing T_10_19.wire_logic_cluster/lc_2/out <X> T_10_19.lc_trk_g3_2
 (26 12)  (518 316)  (518 316)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 316)  (522 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 316)  (526 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (37 12)  (529 316)  (529 316)  LC_6 Logic Functioning bit
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (39 12)  (531 316)  (531 316)  LC_6 Logic Functioning bit
 (41 12)  (533 316)  (533 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (45 12)  (537 316)  (537 316)  LC_6 Logic Functioning bit
 (51 12)  (543 316)  (543 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (507 317)  (507 317)  routing T_10_19.tnr_op_0 <X> T_10_19.lc_trk_g3_0
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (510 317)  (510 317)  routing T_10_19.sp4_r_v_b_41 <X> T_10_19.lc_trk_g3_1
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (519 317)  (519 317)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (39 13)  (531 317)  (531 317)  LC_6 Logic Functioning bit
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (513 318)  (513 318)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (517 318)  (517 318)  routing T_10_19.wire_logic_cluster/lc_6/out <X> T_10_19.lc_trk_g3_6
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 318)  (527 318)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.input_2_7
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (41 14)  (533 318)  (533 318)  LC_7 Logic Functioning bit
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (18 15)  (510 319)  (510 319)  routing T_10_19.sp4_r_v_b_45 <X> T_10_19.lc_trk_g3_5
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 319)  (520 319)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (526 319)  (526 319)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.input_2_7
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (39 15)  (531 319)  (531 319)  LC_7 Logic Functioning bit
 (41 15)  (533 319)  (533 319)  LC_7 Logic Functioning bit
 (42 15)  (534 319)  (534 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (5 0)  (551 304)  (551 304)  routing T_11_19.sp4_v_b_6 <X> T_11_19.sp4_h_r_0
 (21 0)  (567 304)  (567 304)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g0_3
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 304)  (576 304)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 304)  (581 304)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.input_2_0
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (40 0)  (586 304)  (586 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (42 0)  (588 304)  (588 304)  LC_0 Logic Functioning bit
 (47 0)  (593 304)  (593 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (550 305)  (550 305)  routing T_11_19.sp4_v_b_6 <X> T_11_19.sp4_h_r_0
 (6 1)  (552 305)  (552 305)  routing T_11_19.sp4_v_b_6 <X> T_11_19.sp4_h_r_0
 (14 1)  (560 305)  (560 305)  routing T_11_19.sp4_r_v_b_35 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 305)  (571 305)  routing T_11_19.sp4_r_v_b_33 <X> T_11_19.lc_trk_g0_2
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (40 1)  (586 305)  (586 305)  LC_0 Logic Functioning bit
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (43 1)  (589 305)  (589 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_3 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 306)  (560 306)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g0_4
 (21 2)  (567 306)  (567 306)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g0_7
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (0 3)  (546 307)  (546 307)  routing T_11_19.glb_netwk_3 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (580 307)  (580 307)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.input_2_1
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (48 3)  (594 307)  (594 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (560 308)  (560 308)  routing T_11_19.lft_op_0 <X> T_11_19.lc_trk_g1_0
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 308)  (574 308)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (6 5)  (552 309)  (552 309)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_h_r_3
 (15 5)  (561 309)  (561 309)  routing T_11_19.lft_op_0 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 309)  (578 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (579 309)  (579 309)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.input_2_2
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (38 5)  (584 309)  (584 309)  LC_2 Logic Functioning bit
 (39 5)  (585 309)  (585 309)  LC_2 Logic Functioning bit
 (10 6)  (556 310)  (556 310)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_l_41
 (14 6)  (560 310)  (560 310)  routing T_11_19.sp4_h_l_1 <X> T_11_19.lc_trk_g1_4
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g1_5
 (25 6)  (571 310)  (571 310)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g1_6
 (26 6)  (572 310)  (572 310)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 310)  (576 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (4 7)  (550 311)  (550 311)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_l_38
 (15 7)  (561 311)  (561 311)  routing T_11_19.sp4_h_l_1 <X> T_11_19.lc_trk_g1_4
 (16 7)  (562 311)  (562 311)  routing T_11_19.sp4_h_l_1 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 311)  (581 311)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.input_2_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (42 7)  (588 311)  (588 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (51 7)  (597 311)  (597 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (560 312)  (560 312)  routing T_11_19.sp4_h_l_21 <X> T_11_19.lc_trk_g2_0
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp12_v_b_19 <X> T_11_19.lc_trk_g2_3
 (27 8)  (573 312)  (573 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 312)  (574 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (40 8)  (586 312)  (586 312)  LC_4 Logic Functioning bit
 (41 8)  (587 312)  (587 312)  LC_4 Logic Functioning bit
 (42 8)  (588 312)  (588 312)  LC_4 Logic Functioning bit
 (43 8)  (589 312)  (589 312)  LC_4 Logic Functioning bit
 (15 9)  (561 313)  (561 313)  routing T_11_19.sp4_h_l_21 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp4_h_l_21 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (19 9)  (565 313)  (565 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (567 313)  (567 313)  routing T_11_19.sp12_v_b_19 <X> T_11_19.lc_trk_g2_3
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (581 313)  (581 313)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.input_2_4
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (40 9)  (586 313)  (586 313)  LC_4 Logic Functioning bit
 (41 9)  (587 313)  (587 313)  LC_4 Logic Functioning bit
 (42 9)  (588 313)  (588 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (46 9)  (592 313)  (592 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (594 313)  (594 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (599 313)  (599 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (16 10)  (562 314)  (562 314)  routing T_11_19.sp12_v_t_10 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (567 314)  (567 314)  routing T_11_19.bnl_op_7 <X> T_11_19.lc_trk_g2_7
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (50 10)  (596 314)  (596 314)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (558 315)  (558 315)  routing T_11_19.sp4_h_l_45 <X> T_11_19.sp4_v_t_45
 (17 11)  (563 315)  (563 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (567 315)  (567 315)  routing T_11_19.bnl_op_7 <X> T_11_19.lc_trk_g2_7
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 315)  (569 315)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g2_6
 (24 11)  (570 315)  (570 315)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g2_6
 (25 11)  (571 315)  (571 315)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g2_6
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (41 11)  (587 315)  (587 315)  LC_5 Logic Functioning bit
 (52 11)  (598 315)  (598 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (551 316)  (551 316)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_h_r_9
 (12 12)  (558 316)  (558 316)  routing T_11_19.sp4_h_l_45 <X> T_11_19.sp4_h_r_11
 (14 12)  (560 316)  (560 316)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g3_1
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (571 316)  (571 316)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g3_2
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (6 13)  (552 317)  (552 317)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_h_r_9
 (13 13)  (559 317)  (559 317)  routing T_11_19.sp4_h_l_45 <X> T_11_19.sp4_h_r_11
 (14 13)  (560 317)  (560 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (15 13)  (561 317)  (561 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (16 13)  (562 317)  (562 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (567 317)  (567 317)  routing T_11_19.sp4_r_v_b_43 <X> T_11_19.lc_trk_g3_3
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (40 13)  (586 317)  (586 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (8 14)  (554 318)  (554 318)  routing T_11_19.sp4_h_r_10 <X> T_11_19.sp4_h_l_47
 (14 14)  (560 318)  (560 318)  routing T_11_19.sp4_v_b_36 <X> T_11_19.lc_trk_g3_4
 (21 14)  (567 318)  (567 318)  routing T_11_19.sp4_h_r_39 <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (569 318)  (569 318)  routing T_11_19.sp4_h_r_39 <X> T_11_19.lc_trk_g3_7
 (24 14)  (570 318)  (570 318)  routing T_11_19.sp4_h_r_39 <X> T_11_19.lc_trk_g3_7
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 318)  (581 318)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.input_2_7
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (39 14)  (585 318)  (585 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (14 15)  (560 319)  (560 319)  routing T_11_19.sp4_v_b_36 <X> T_11_19.lc_trk_g3_4
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_v_b_36 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (570 319)  (570 319)  routing T_11_19.tnl_op_6 <X> T_11_19.lc_trk_g3_6
 (25 15)  (571 319)  (571 319)  routing T_11_19.tnl_op_6 <X> T_11_19.lc_trk_g3_6
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.input_2_7
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit
 (48 15)  (594 319)  (594 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (599 319)  (599 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_19

 (12 0)  (612 304)  (612 304)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_h_r_2
 (15 0)  (615 304)  (615 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (16 0)  (616 304)  (616 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (18 1)  (618 305)  (618 305)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.input_2_0
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_3 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (612 306)  (612 306)  routing T_12_19.sp4_h_r_11 <X> T_12_19.sp4_h_l_39
 (14 2)  (614 306)  (614 306)  routing T_12_19.lft_op_4 <X> T_12_19.lc_trk_g0_4
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 306)  (618 306)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g0_5
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_v_b_23 <X> T_12_19.lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.sp4_v_b_23 <X> T_12_19.lc_trk_g0_7
 (25 2)  (625 306)  (625 306)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (26 2)  (626 306)  (626 306)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 307)  (600 307)  routing T_12_19.glb_netwk_3 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (13 3)  (613 307)  (613 307)  routing T_12_19.sp4_h_r_11 <X> T_12_19.sp4_h_l_39
 (15 3)  (615 307)  (615 307)  routing T_12_19.lft_op_4 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (618 307)  (618 307)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g0_5
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 307)  (623 307)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (13 4)  (613 308)  (613 308)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_v_b_5
 (21 4)  (621 308)  (621 308)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 308)  (624 308)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g1_3
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_2
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (42 4)  (642 308)  (642 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (11 5)  (611 309)  (611 309)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_h_r_5
 (12 5)  (612 309)  (612 309)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_v_b_5
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 309)  (627 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 309)  (635 309)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (40 5)  (640 309)  (640 309)  LC_2 Logic Functioning bit
 (41 5)  (641 309)  (641 309)  LC_2 Logic Functioning bit
 (4 6)  (604 310)  (604 310)  routing T_12_19.sp4_h_r_9 <X> T_12_19.sp4_v_t_38
 (5 6)  (605 310)  (605 310)  routing T_12_19.sp4_v_b_3 <X> T_12_19.sp4_h_l_38
 (6 6)  (606 310)  (606 310)  routing T_12_19.sp4_h_r_9 <X> T_12_19.sp4_v_t_38
 (15 6)  (615 310)  (615 310)  routing T_12_19.sp4_h_r_5 <X> T_12_19.lc_trk_g1_5
 (16 6)  (616 310)  (616 310)  routing T_12_19.sp4_h_r_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (621 310)  (621 310)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g1_7
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (5 7)  (605 311)  (605 311)  routing T_12_19.sp4_h_r_9 <X> T_12_19.sp4_v_t_38
 (12 7)  (612 311)  (612 311)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_v_t_40
 (18 7)  (618 311)  (618 311)  routing T_12_19.sp4_h_r_5 <X> T_12_19.lc_trk_g1_5
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 312)  (624 312)  routing T_12_19.tnl_op_3 <X> T_12_19.lc_trk_g2_3
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (42 8)  (642 312)  (642 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (50 8)  (650 312)  (650 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (614 313)  (614 313)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g2_0
 (15 9)  (615 313)  (615 313)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g2_0
 (16 9)  (616 313)  (616 313)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (621 313)  (621 313)  routing T_12_19.tnl_op_3 <X> T_12_19.lc_trk_g2_3
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 313)  (623 313)  routing T_12_19.sp4_v_b_42 <X> T_12_19.lc_trk_g2_2
 (24 9)  (624 313)  (624 313)  routing T_12_19.sp4_v_b_42 <X> T_12_19.lc_trk_g2_2
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (8 10)  (608 314)  (608 314)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_h_l_42
 (9 10)  (609 314)  (609 314)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_h_l_42
 (10 10)  (610 314)  (610 314)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_h_l_42
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g2_5
 (21 10)  (621 314)  (621 314)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 314)  (625 314)  routing T_12_19.sp4_h_r_38 <X> T_12_19.lc_trk_g2_6
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (42 10)  (642 314)  (642 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (50 10)  (650 314)  (650 314)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 315)  (623 315)  routing T_12_19.sp4_h_r_38 <X> T_12_19.lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.sp4_h_r_38 <X> T_12_19.lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (40 11)  (640 315)  (640 315)  LC_5 Logic Functioning bit
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (15 12)  (615 316)  (615 316)  routing T_12_19.tnl_op_1 <X> T_12_19.lc_trk_g3_1
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (621 316)  (621 316)  routing T_12_19.rgt_op_3 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.rgt_op_3 <X> T_12_19.lc_trk_g3_3
 (26 12)  (626 316)  (626 316)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (42 12)  (642 316)  (642 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (605 317)  (605 317)  routing T_12_19.sp4_h_r_9 <X> T_12_19.sp4_v_b_9
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (618 317)  (618 317)  routing T_12_19.tnl_op_1 <X> T_12_19.lc_trk_g3_1
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (40 13)  (640 317)  (640 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (15 14)  (615 318)  (615 318)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.tnl_op_7 <X> T_12_19.lc_trk_g3_7
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.input_2_7
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (51 14)  (651 318)  (651 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (618 319)  (618 319)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (21 15)  (621 319)  (621 319)  routing T_12_19.tnl_op_7 <X> T_12_19.lc_trk_g3_7
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (48 15)  (648 319)  (648 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_19

 (13 0)  (667 304)  (667 304)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_v_b_2
 (15 0)  (669 304)  (669 304)  routing T_13_19.sp4_v_b_17 <X> T_13_19.lc_trk_g0_1
 (16 0)  (670 304)  (670 304)  routing T_13_19.sp4_v_b_17 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (675 304)  (675 304)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.lft_op_2 <X> T_13_19.lc_trk_g0_2
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.input_2_0
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (12 1)  (666 305)  (666 305)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_v_b_2
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.lft_op_2 <X> T_13_19.lc_trk_g0_2
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_3 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (662 306)  (662 306)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_36
 (9 2)  (663 306)  (663 306)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_36
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.top_op_7 <X> T_13_19.lc_trk_g0_7
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_1
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (0 3)  (654 307)  (654 307)  routing T_13_19.glb_netwk_3 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (5 3)  (659 307)  (659 307)  routing T_13_19.sp4_h_l_37 <X> T_13_19.sp4_v_t_37
 (16 3)  (670 307)  (670 307)  routing T_13_19.sp12_h_r_12 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (672 307)  (672 307)  routing T_13_19.sp4_r_v_b_29 <X> T_13_19.lc_trk_g0_5
 (21 3)  (675 307)  (675 307)  routing T_13_19.top_op_7 <X> T_13_19.lc_trk_g0_7
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.bnr_op_1 <X> T_13_19.lc_trk_g1_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (40 4)  (694 308)  (694 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (46 4)  (700 308)  (700 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (669 309)  (669 309)  routing T_13_19.bot_op_0 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (672 309)  (672 309)  routing T_13_19.bnr_op_1 <X> T_13_19.lc_trk_g1_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (47 5)  (701 309)  (701 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (707 309)  (707 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (10 6)  (664 310)  (664 310)  routing T_13_19.sp4_v_b_11 <X> T_13_19.sp4_h_l_41
 (21 6)  (675 310)  (675 310)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 310)  (677 310)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g1_7
 (25 6)  (679 310)  (679 310)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g1_6
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 311)  (668 311)  routing T_13_19.top_op_4 <X> T_13_19.lc_trk_g1_4
 (15 7)  (669 311)  (669 311)  routing T_13_19.top_op_4 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (675 311)  (675 311)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g1_7
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (14 8)  (668 312)  (668 312)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g2_0
 (21 8)  (675 312)  (675 312)  routing T_13_19.sp4_h_r_35 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 312)  (677 312)  routing T_13_19.sp4_h_r_35 <X> T_13_19.lc_trk_g2_3
 (24 8)  (678 312)  (678 312)  routing T_13_19.sp4_h_r_35 <X> T_13_19.lc_trk_g2_3
 (9 9)  (663 313)  (663 313)  routing T_13_19.sp4_v_t_46 <X> T_13_19.sp4_v_b_7
 (10 9)  (664 313)  (664 313)  routing T_13_19.sp4_v_t_46 <X> T_13_19.sp4_v_b_7
 (15 9)  (669 313)  (669 313)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g2_0
 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (6 10)  (660 314)  (660 314)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_v_t_43
 (8 10)  (662 314)  (662 314)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_h_l_42
 (9 10)  (663 314)  (663 314)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_h_l_42
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (40 10)  (694 314)  (694 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (4 11)  (658 315)  (658 315)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_l_43
 (5 11)  (659 315)  (659 315)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_v_t_43
 (13 11)  (667 315)  (667 315)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_h_l_45
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (14 12)  (668 316)  (668 316)  routing T_13_19.bnl_op_0 <X> T_13_19.lc_trk_g3_0
 (15 12)  (669 316)  (669 316)  routing T_13_19.sp4_h_r_33 <X> T_13_19.lc_trk_g3_1
 (16 12)  (670 316)  (670 316)  routing T_13_19.sp4_h_r_33 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.sp4_h_r_33 <X> T_13_19.lc_trk_g3_1
 (21 12)  (675 316)  (675 316)  routing T_13_19.sp4_v_t_14 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 316)  (677 316)  routing T_13_19.sp4_v_t_14 <X> T_13_19.lc_trk_g3_3
 (25 12)  (679 316)  (679 316)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g3_2
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 317)  (668 317)  routing T_13_19.bnl_op_0 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 317)  (678 317)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g3_2
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (5 14)  (659 318)  (659 318)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_h_l_44
 (9 14)  (663 318)  (663 318)  routing T_13_19.sp4_v_b_10 <X> T_13_19.sp4_h_l_47
 (14 14)  (668 318)  (668 318)  routing T_13_19.bnl_op_4 <X> T_13_19.lc_trk_g3_4
 (21 14)  (675 318)  (675 318)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g3_7
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 318)  (677 318)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g3_7
 (24 14)  (678 318)  (678 318)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g3_7
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 318)  (687 318)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (50 14)  (704 318)  (704 318)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (660 319)  (660 319)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_h_l_44
 (10 15)  (664 319)  (664 319)  routing T_13_19.sp4_h_l_40 <X> T_13_19.sp4_v_t_47
 (14 15)  (668 319)  (668 319)  routing T_13_19.bnl_op_4 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (675 319)  (675 319)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g3_7
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g0_0
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (15 1)  (723 305)  (723 305)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (51 1)  (759 305)  (759 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_3 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 306)  (726 306)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g0_5
 (21 2)  (729 306)  (729 306)  routing T_14_19.wire_logic_cluster/lc_7/out <X> T_14_19.lc_trk_g0_7
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (733 306)  (733 306)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (0 3)  (708 307)  (708 307)  routing T_14_19.glb_netwk_3 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (6 4)  (714 308)  (714 308)  routing T_14_19.sp4_v_t_37 <X> T_14_19.sp4_v_b_3
 (14 4)  (722 308)  (722 308)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g1_0
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 308)  (743 308)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_2
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (5 5)  (713 309)  (713 309)  routing T_14_19.sp4_v_t_37 <X> T_14_19.sp4_v_b_3
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (729 309)  (729 309)  routing T_14_19.sp4_r_v_b_27 <X> T_14_19.lc_trk_g1_3
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_2
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (15 6)  (723 310)  (723 310)  routing T_14_19.top_op_5 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (729 310)  (729 310)  routing T_14_19.sp4_v_b_15 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (731 310)  (731 310)  routing T_14_19.sp4_v_b_15 <X> T_14_19.lc_trk_g1_7
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (18 7)  (726 311)  (726 311)  routing T_14_19.top_op_5 <X> T_14_19.lc_trk_g1_5
 (21 7)  (729 311)  (729 311)  routing T_14_19.sp4_v_b_15 <X> T_14_19.lc_trk_g1_7
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 311)  (741 311)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_3
 (34 7)  (742 311)  (742 311)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (15 8)  (723 312)  (723 312)  routing T_14_19.sp4_h_r_33 <X> T_14_19.lc_trk_g2_1
 (16 8)  (724 312)  (724 312)  routing T_14_19.sp4_h_r_33 <X> T_14_19.lc_trk_g2_1
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.sp4_h_r_33 <X> T_14_19.lc_trk_g2_1
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 313)  (731 313)  routing T_14_19.sp4_h_l_15 <X> T_14_19.lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.sp4_h_l_15 <X> T_14_19.lc_trk_g2_2
 (25 9)  (733 313)  (733 313)  routing T_14_19.sp4_h_l_15 <X> T_14_19.lc_trk_g2_2
 (15 10)  (723 314)  (723 314)  routing T_14_19.sp4_h_l_24 <X> T_14_19.lc_trk_g2_5
 (16 10)  (724 314)  (724 314)  routing T_14_19.sp4_h_l_24 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.sp4_h_l_24 <X> T_14_19.lc_trk_g2_5
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp4_v_b_47 <X> T_14_19.lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.sp4_v_b_47 <X> T_14_19.lc_trk_g2_7
 (25 10)  (733 314)  (733 314)  routing T_14_19.sp4_v_b_30 <X> T_14_19.lc_trk_g2_6
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 314)  (743 314)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.input_2_5
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (51 10)  (759 314)  (759 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_v_b_30 <X> T_14_19.lc_trk_g2_6
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (51 11)  (759 315)  (759 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (733 316)  (733 316)  routing T_14_19.bnl_op_2 <X> T_14_19.lc_trk_g3_2
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 317)  (733 317)  routing T_14_19.bnl_op_2 <X> T_14_19.lc_trk_g3_2
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (742 317)  (742 317)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_6
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (11 14)  (719 318)  (719 318)  routing T_14_19.sp4_h_r_5 <X> T_14_19.sp4_v_t_46
 (12 14)  (720 318)  (720 318)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_h_l_46
 (13 14)  (721 318)  (721 318)  routing T_14_19.sp4_h_r_5 <X> T_14_19.sp4_v_t_46
 (14 14)  (722 318)  (722 318)  routing T_14_19.bnl_op_4 <X> T_14_19.lc_trk_g3_4
 (15 14)  (723 318)  (723 318)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g3_5
 (16 14)  (724 318)  (724 318)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g3_5
 (21 14)  (729 318)  (729 318)  routing T_14_19.sp4_v_t_26 <X> T_14_19.lc_trk_g3_7
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_v_t_26 <X> T_14_19.lc_trk_g3_7
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (48 14)  (756 318)  (756 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (758 318)  (758 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (759 318)  (759 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (720 319)  (720 319)  routing T_14_19.sp4_h_r_5 <X> T_14_19.sp4_v_t_46
 (14 15)  (722 319)  (722 319)  routing T_14_19.bnl_op_4 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (726 319)  (726 319)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g3_5
 (21 15)  (729 319)  (729 319)  routing T_14_19.sp4_v_t_26 <X> T_14_19.lc_trk_g3_7
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 319)  (733 319)  routing T_14_19.sp4_r_v_b_46 <X> T_14_19.lc_trk_g3_6
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (14 0)  (776 304)  (776 304)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g0_0
 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (45 0)  (807 304)  (807 304)  LC_0 Logic Functioning bit
 (46 0)  (808 304)  (808 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (775 305)  (775 305)  routing T_15_19.sp4_v_t_44 <X> T_15_19.sp4_h_r_2
 (14 1)  (776 305)  (776 305)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g0_0
 (15 1)  (777 305)  (777 305)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g0_0
 (16 1)  (778 305)  (778 305)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g0_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (44 1)  (806 305)  (806 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 306)  (777 306)  routing T_15_19.sp4_v_b_21 <X> T_15_19.lc_trk_g0_5
 (16 2)  (778 306)  (778 306)  routing T_15_19.sp4_v_b_21 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 309)  (785 309)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g1_2
 (24 5)  (786 309)  (786 309)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g1_2
 (25 5)  (787 309)  (787 309)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g1_2
 (8 6)  (770 310)  (770 310)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_h_l_41
 (9 6)  (771 310)  (771 310)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_h_l_41
 (10 6)  (772 310)  (772 310)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_h_l_41
 (15 11)  (777 315)  (777 315)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (762 318)  (762 318)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (770 318)  (770 318)  routing T_15_19.sp4_v_t_41 <X> T_15_19.sp4_h_l_47
 (9 14)  (771 318)  (771 318)  routing T_15_19.sp4_v_t_41 <X> T_15_19.sp4_h_l_47
 (10 14)  (772 318)  (772 318)  routing T_15_19.sp4_v_t_41 <X> T_15_19.sp4_h_l_47
 (15 14)  (777 318)  (777 318)  routing T_15_19.sp4_v_t_32 <X> T_15_19.lc_trk_g3_5
 (16 14)  (778 318)  (778 318)  routing T_15_19.sp4_v_t_32 <X> T_15_19.lc_trk_g3_5
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (762 319)  (762 319)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r


LogicTile_16_19

 (12 14)  (828 318)  (828 318)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_h_l_46
 (11 15)  (827 319)  (827 319)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_h_l_46
 (13 15)  (829 319)  (829 319)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_h_l_46


IO_Tile_0_18

 (11 7)  (6 295)  (6 295)  routing T_0_18.span4_horz_13 <X> T_0_18.span4_horz_37
 (12 7)  (5 295)  (5 295)  routing T_0_18.span4_horz_13 <X> T_0_18.span4_horz_37


LogicTile_1_18

 (25 0)  (43 288)  (43 288)  routing T_1_18.sp4_h_l_7 <X> T_1_18.lc_trk_g0_2
 (22 1)  (40 289)  (40 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (41 289)  (41 289)  routing T_1_18.sp4_h_l_7 <X> T_1_18.lc_trk_g0_2
 (24 1)  (42 289)  (42 289)  routing T_1_18.sp4_h_l_7 <X> T_1_18.lc_trk_g0_2
 (25 1)  (43 289)  (43 289)  routing T_1_18.sp4_h_l_7 <X> T_1_18.lc_trk_g0_2
 (0 2)  (18 290)  (18 290)  routing T_1_18.glb_netwk_3 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (2 2)  (20 290)  (20 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (31 290)  (31 290)  routing T_1_18.sp4_h_r_2 <X> T_1_18.sp4_v_t_39
 (19 2)  (37 290)  (37 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (40 290)  (40 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (42 290)  (42 290)  routing T_1_18.bot_op_7 <X> T_1_18.lc_trk_g0_7
 (0 3)  (18 291)  (18 291)  routing T_1_18.glb_netwk_3 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (5 3)  (23 291)  (23 291)  routing T_1_18.sp4_h_l_37 <X> T_1_18.sp4_v_t_37
 (12 3)  (30 291)  (30 291)  routing T_1_18.sp4_h_r_2 <X> T_1_18.sp4_v_t_39
 (1 4)  (19 292)  (19 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (6 4)  (24 292)  (24 292)  routing T_1_18.sp4_v_t_37 <X> T_1_18.sp4_v_b_3
 (9 4)  (27 292)  (27 292)  routing T_1_18.sp4_v_t_41 <X> T_1_18.sp4_h_r_4
 (11 4)  (29 292)  (29 292)  routing T_1_18.sp4_h_r_0 <X> T_1_18.sp4_v_b_5
 (17 4)  (35 292)  (35 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (1 5)  (19 293)  (19 293)  routing T_1_18.lc_trk_g0_2 <X> T_1_18.wire_logic_cluster/lc_7/cen
 (5 5)  (23 293)  (23 293)  routing T_1_18.sp4_v_t_37 <X> T_1_18.sp4_v_b_3
 (18 5)  (36 293)  (36 293)  routing T_1_18.sp4_r_v_b_25 <X> T_1_18.lc_trk_g1_1
 (3 6)  (21 294)  (21 294)  routing T_1_18.sp12_h_r_0 <X> T_1_18.sp12_v_t_23
 (14 6)  (32 294)  (32 294)  routing T_1_18.sp4_h_l_1 <X> T_1_18.lc_trk_g1_4
 (27 6)  (45 294)  (45 294)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 294)  (46 294)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 294)  (47 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 294)  (48 294)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 294)  (50 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 294)  (51 294)  routing T_1_18.lc_trk_g2_0 <X> T_1_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 294)  (54 294)  LC_3 Logic Functioning bit
 (37 6)  (55 294)  (55 294)  LC_3 Logic Functioning bit
 (39 6)  (57 294)  (57 294)  LC_3 Logic Functioning bit
 (41 6)  (59 294)  (59 294)  LC_3 Logic Functioning bit
 (43 6)  (61 294)  (61 294)  LC_3 Logic Functioning bit
 (3 7)  (21 295)  (21 295)  routing T_1_18.sp12_h_r_0 <X> T_1_18.sp12_v_t_23
 (6 7)  (24 295)  (24 295)  routing T_1_18.sp4_h_r_3 <X> T_1_18.sp4_h_l_38
 (15 7)  (33 295)  (33 295)  routing T_1_18.sp4_h_l_1 <X> T_1_18.lc_trk_g1_4
 (16 7)  (34 295)  (34 295)  routing T_1_18.sp4_h_l_1 <X> T_1_18.lc_trk_g1_4
 (17 7)  (35 295)  (35 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (46 295)  (46 295)  routing T_1_18.lc_trk_g2_1 <X> T_1_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 295)  (47 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (50 295)  (50 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (51 295)  (51 295)  routing T_1_18.lc_trk_g2_3 <X> T_1_18.input_2_3
 (35 7)  (53 295)  (53 295)  routing T_1_18.lc_trk_g2_3 <X> T_1_18.input_2_3
 (36 7)  (54 295)  (54 295)  LC_3 Logic Functioning bit
 (37 7)  (55 295)  (55 295)  LC_3 Logic Functioning bit
 (39 7)  (57 295)  (57 295)  LC_3 Logic Functioning bit
 (15 8)  (33 296)  (33 296)  routing T_1_18.sp4_h_r_33 <X> T_1_18.lc_trk_g2_1
 (16 8)  (34 296)  (34 296)  routing T_1_18.sp4_h_r_33 <X> T_1_18.lc_trk_g2_1
 (17 8)  (35 296)  (35 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (36 296)  (36 296)  routing T_1_18.sp4_h_r_33 <X> T_1_18.lc_trk_g2_1
 (22 8)  (40 296)  (40 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (41 296)  (41 296)  routing T_1_18.sp12_v_b_11 <X> T_1_18.lc_trk_g2_3
 (13 9)  (31 297)  (31 297)  routing T_1_18.sp4_v_t_38 <X> T_1_18.sp4_h_r_8
 (14 9)  (32 297)  (32 297)  routing T_1_18.sp4_r_v_b_32 <X> T_1_18.lc_trk_g2_0
 (17 9)  (35 297)  (35 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (11 10)  (29 298)  (29 298)  routing T_1_18.sp4_h_l_38 <X> T_1_18.sp4_v_t_45
 (26 10)  (44 298)  (44 298)  routing T_1_18.lc_trk_g0_7 <X> T_1_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 298)  (45 298)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 298)  (46 298)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 298)  (47 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 298)  (48 298)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 298)  (50 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 298)  (52 298)  routing T_1_18.lc_trk_g1_1 <X> T_1_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 298)  (53 298)  routing T_1_18.lc_trk_g1_4 <X> T_1_18.input_2_5
 (37 10)  (55 298)  (55 298)  LC_5 Logic Functioning bit
 (41 10)  (59 298)  (59 298)  LC_5 Logic Functioning bit
 (43 10)  (61 298)  (61 298)  LC_5 Logic Functioning bit
 (45 10)  (63 298)  (63 298)  LC_5 Logic Functioning bit
 (51 10)  (69 298)  (69 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (44 299)  (44 299)  routing T_1_18.lc_trk_g0_7 <X> T_1_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 299)  (47 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 299)  (50 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (52 299)  (52 299)  routing T_1_18.lc_trk_g1_4 <X> T_1_18.input_2_5
 (37 11)  (55 299)  (55 299)  LC_5 Logic Functioning bit
 (40 11)  (58 299)  (58 299)  LC_5 Logic Functioning bit
 (42 11)  (60 299)  (60 299)  LC_5 Logic Functioning bit
 (15 14)  (33 302)  (33 302)  routing T_1_18.sp4_h_r_45 <X> T_1_18.lc_trk_g3_5
 (16 14)  (34 302)  (34 302)  routing T_1_18.sp4_h_r_45 <X> T_1_18.lc_trk_g3_5
 (17 14)  (35 302)  (35 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (36 302)  (36 302)  routing T_1_18.sp4_h_r_45 <X> T_1_18.lc_trk_g3_5
 (18 15)  (36 303)  (36 303)  routing T_1_18.sp4_h_r_45 <X> T_1_18.lc_trk_g3_5


LogicTile_2_18

 (14 0)  (86 288)  (86 288)  routing T_2_18.sp4_h_r_8 <X> T_2_18.lc_trk_g0_0
 (15 0)  (87 288)  (87 288)  routing T_2_18.sp4_h_l_4 <X> T_2_18.lc_trk_g0_1
 (16 0)  (88 288)  (88 288)  routing T_2_18.sp4_h_l_4 <X> T_2_18.lc_trk_g0_1
 (17 0)  (89 288)  (89 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (90 288)  (90 288)  routing T_2_18.sp4_h_l_4 <X> T_2_18.lc_trk_g0_1
 (29 0)  (101 288)  (101 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 288)  (102 288)  routing T_2_18.lc_trk_g0_5 <X> T_2_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 288)  (103 288)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 288)  (104 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 288)  (105 288)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 288)  (107 288)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.input_2_0
 (36 0)  (108 288)  (108 288)  LC_0 Logic Functioning bit
 (38 0)  (110 288)  (110 288)  LC_0 Logic Functioning bit
 (42 0)  (114 288)  (114 288)  LC_0 Logic Functioning bit
 (15 1)  (87 289)  (87 289)  routing T_2_18.sp4_h_r_8 <X> T_2_18.lc_trk_g0_0
 (16 1)  (88 289)  (88 289)  routing T_2_18.sp4_h_r_8 <X> T_2_18.lc_trk_g0_0
 (17 1)  (89 289)  (89 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (90 289)  (90 289)  routing T_2_18.sp4_h_l_4 <X> T_2_18.lc_trk_g0_1
 (29 1)  (101 289)  (101 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 289)  (104 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (105 289)  (105 289)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.input_2_0
 (35 1)  (107 289)  (107 289)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.input_2_0
 (36 1)  (108 289)  (108 289)  LC_0 Logic Functioning bit
 (37 1)  (109 289)  (109 289)  LC_0 Logic Functioning bit
 (38 1)  (110 289)  (110 289)  LC_0 Logic Functioning bit
 (39 1)  (111 289)  (111 289)  LC_0 Logic Functioning bit
 (43 1)  (115 289)  (115 289)  LC_0 Logic Functioning bit
 (0 2)  (72 290)  (72 290)  routing T_2_18.glb_netwk_3 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (74 290)  (74 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 290)  (87 290)  routing T_2_18.sp4_h_r_21 <X> T_2_18.lc_trk_g0_5
 (16 2)  (88 290)  (88 290)  routing T_2_18.sp4_h_r_21 <X> T_2_18.lc_trk_g0_5
 (17 2)  (89 290)  (89 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (90 290)  (90 290)  routing T_2_18.sp4_h_r_21 <X> T_2_18.lc_trk_g0_5
 (26 2)  (98 290)  (98 290)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 290)  (101 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 290)  (104 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 290)  (105 290)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 290)  (106 290)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (42 2)  (114 290)  (114 290)  LC_1 Logic Functioning bit
 (43 2)  (115 290)  (115 290)  LC_1 Logic Functioning bit
 (45 2)  (117 290)  (117 290)  LC_1 Logic Functioning bit
 (50 2)  (122 290)  (122 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 291)  (72 291)  routing T_2_18.glb_netwk_3 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (18 3)  (90 291)  (90 291)  routing T_2_18.sp4_h_r_21 <X> T_2_18.lc_trk_g0_5
 (27 3)  (99 291)  (99 291)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 291)  (101 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 291)  (109 291)  LC_1 Logic Functioning bit
 (39 3)  (111 291)  (111 291)  LC_1 Logic Functioning bit
 (42 3)  (114 291)  (114 291)  LC_1 Logic Functioning bit
 (43 3)  (115 291)  (115 291)  LC_1 Logic Functioning bit
 (47 3)  (119 291)  (119 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (72 292)  (72 292)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_7/cen
 (1 4)  (73 292)  (73 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (77 292)  (77 292)  routing T_2_18.sp4_v_t_38 <X> T_2_18.sp4_h_r_3
 (17 4)  (89 292)  (89 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (94 292)  (94 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (97 292)  (97 292)  routing T_2_18.sp4_h_l_7 <X> T_2_18.lc_trk_g1_2
 (26 4)  (98 292)  (98 292)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 292)  (100 292)  routing T_2_18.lc_trk_g2_1 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 292)  (101 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 292)  (104 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 292)  (105 292)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 292)  (106 292)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 292)  (108 292)  LC_2 Logic Functioning bit
 (37 4)  (109 292)  (109 292)  LC_2 Logic Functioning bit
 (39 4)  (111 292)  (111 292)  LC_2 Logic Functioning bit
 (41 4)  (113 292)  (113 292)  LC_2 Logic Functioning bit
 (43 4)  (115 292)  (115 292)  LC_2 Logic Functioning bit
 (0 5)  (72 293)  (72 293)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_7/cen
 (1 5)  (73 293)  (73 293)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_7/cen
 (11 5)  (83 293)  (83 293)  routing T_2_18.sp4_h_l_44 <X> T_2_18.sp4_h_r_5
 (13 5)  (85 293)  (85 293)  routing T_2_18.sp4_h_l_44 <X> T_2_18.sp4_h_r_5
 (18 5)  (90 293)  (90 293)  routing T_2_18.sp4_r_v_b_25 <X> T_2_18.lc_trk_g1_1
 (21 5)  (93 293)  (93 293)  routing T_2_18.sp4_r_v_b_27 <X> T_2_18.lc_trk_g1_3
 (22 5)  (94 293)  (94 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (95 293)  (95 293)  routing T_2_18.sp4_h_l_7 <X> T_2_18.lc_trk_g1_2
 (24 5)  (96 293)  (96 293)  routing T_2_18.sp4_h_l_7 <X> T_2_18.lc_trk_g1_2
 (25 5)  (97 293)  (97 293)  routing T_2_18.sp4_h_l_7 <X> T_2_18.lc_trk_g1_2
 (27 5)  (99 293)  (99 293)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 293)  (101 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 293)  (104 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (105 293)  (105 293)  routing T_2_18.lc_trk_g2_0 <X> T_2_18.input_2_2
 (36 5)  (108 293)  (108 293)  LC_2 Logic Functioning bit
 (37 5)  (109 293)  (109 293)  LC_2 Logic Functioning bit
 (39 5)  (111 293)  (111 293)  LC_2 Logic Functioning bit
 (14 6)  (86 294)  (86 294)  routing T_2_18.wire_logic_cluster/lc_4/out <X> T_2_18.lc_trk_g1_4
 (16 6)  (88 294)  (88 294)  routing T_2_18.sp12_h_l_18 <X> T_2_18.lc_trk_g1_5
 (17 6)  (89 294)  (89 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (27 6)  (99 294)  (99 294)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 294)  (101 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 294)  (104 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 294)  (106 294)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 294)  (108 294)  LC_3 Logic Functioning bit
 (39 6)  (111 294)  (111 294)  LC_3 Logic Functioning bit
 (43 6)  (115 294)  (115 294)  LC_3 Logic Functioning bit
 (50 6)  (122 294)  (122 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (89 295)  (89 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (90 295)  (90 295)  routing T_2_18.sp12_h_l_18 <X> T_2_18.lc_trk_g1_5
 (28 7)  (100 295)  (100 295)  routing T_2_18.lc_trk_g2_1 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 295)  (101 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 295)  (102 295)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 295)  (108 295)  LC_3 Logic Functioning bit
 (37 7)  (109 295)  (109 295)  LC_3 Logic Functioning bit
 (38 7)  (110 295)  (110 295)  LC_3 Logic Functioning bit
 (42 7)  (114 295)  (114 295)  LC_3 Logic Functioning bit
 (43 7)  (115 295)  (115 295)  LC_3 Logic Functioning bit
 (17 8)  (89 296)  (89 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (97 296)  (97 296)  routing T_2_18.sp4_v_b_26 <X> T_2_18.lc_trk_g2_2
 (29 8)  (101 296)  (101 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 296)  (103 296)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 296)  (104 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 296)  (105 296)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 296)  (106 296)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 296)  (109 296)  LC_4 Logic Functioning bit
 (41 8)  (113 296)  (113 296)  LC_4 Logic Functioning bit
 (42 8)  (114 296)  (114 296)  LC_4 Logic Functioning bit
 (43 8)  (115 296)  (115 296)  LC_4 Logic Functioning bit
 (50 8)  (122 296)  (122 296)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (86 297)  (86 297)  routing T_2_18.sp12_v_b_16 <X> T_2_18.lc_trk_g2_0
 (16 9)  (88 297)  (88 297)  routing T_2_18.sp12_v_b_16 <X> T_2_18.lc_trk_g2_0
 (17 9)  (89 297)  (89 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (94 297)  (94 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (95 297)  (95 297)  routing T_2_18.sp4_v_b_26 <X> T_2_18.lc_trk_g2_2
 (26 9)  (98 297)  (98 297)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 297)  (100 297)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 297)  (101 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 297)  (103 297)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 297)  (108 297)  LC_4 Logic Functioning bit
 (43 9)  (115 297)  (115 297)  LC_4 Logic Functioning bit
 (8 10)  (80 298)  (80 298)  routing T_2_18.sp4_v_t_42 <X> T_2_18.sp4_h_l_42
 (9 10)  (81 298)  (81 298)  routing T_2_18.sp4_v_t_42 <X> T_2_18.sp4_h_l_42
 (17 10)  (89 298)  (89 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 298)  (90 298)  routing T_2_18.wire_logic_cluster/lc_5/out <X> T_2_18.lc_trk_g2_5
 (29 10)  (101 298)  (101 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 298)  (104 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 298)  (105 298)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 298)  (107 298)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_5
 (36 10)  (108 298)  (108 298)  LC_5 Logic Functioning bit
 (37 10)  (109 298)  (109 298)  LC_5 Logic Functioning bit
 (39 10)  (111 298)  (111 298)  LC_5 Logic Functioning bit
 (41 10)  (113 298)  (113 298)  LC_5 Logic Functioning bit
 (43 10)  (115 298)  (115 298)  LC_5 Logic Functioning bit
 (11 11)  (83 299)  (83 299)  routing T_2_18.sp4_h_r_8 <X> T_2_18.sp4_h_l_45
 (22 11)  (94 299)  (94 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (95 299)  (95 299)  routing T_2_18.sp12_v_t_21 <X> T_2_18.lc_trk_g2_6
 (25 11)  (97 299)  (97 299)  routing T_2_18.sp12_v_t_21 <X> T_2_18.lc_trk_g2_6
 (26 11)  (98 299)  (98 299)  routing T_2_18.lc_trk_g1_2 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 299)  (99 299)  routing T_2_18.lc_trk_g1_2 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 299)  (101 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 299)  (103 299)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 299)  (104 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (105 299)  (105 299)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_5
 (34 11)  (106 299)  (106 299)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_5
 (36 11)  (108 299)  (108 299)  LC_5 Logic Functioning bit
 (37 11)  (109 299)  (109 299)  LC_5 Logic Functioning bit
 (39 11)  (111 299)  (111 299)  LC_5 Logic Functioning bit
 (9 12)  (81 300)  (81 300)  routing T_2_18.sp4_h_l_42 <X> T_2_18.sp4_h_r_10
 (10 12)  (82 300)  (82 300)  routing T_2_18.sp4_h_l_42 <X> T_2_18.sp4_h_r_10
 (16 12)  (88 300)  (88 300)  routing T_2_18.sp4_v_t_12 <X> T_2_18.lc_trk_g3_1
 (17 12)  (89 300)  (89 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (90 300)  (90 300)  routing T_2_18.sp4_v_t_12 <X> T_2_18.lc_trk_g3_1
 (19 12)  (91 300)  (91 300)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (93 300)  (93 300)  routing T_2_18.sp4_h_r_35 <X> T_2_18.lc_trk_g3_3
 (22 12)  (94 300)  (94 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (95 300)  (95 300)  routing T_2_18.sp4_h_r_35 <X> T_2_18.lc_trk_g3_3
 (24 12)  (96 300)  (96 300)  routing T_2_18.sp4_h_r_35 <X> T_2_18.lc_trk_g3_3
 (4 13)  (76 301)  (76 301)  routing T_2_18.sp4_v_t_41 <X> T_2_18.sp4_h_r_9
 (17 13)  (89 301)  (89 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (14 14)  (86 302)  (86 302)  routing T_2_18.sp4_h_r_36 <X> T_2_18.lc_trk_g3_4
 (6 15)  (78 303)  (78 303)  routing T_2_18.sp4_h_r_9 <X> T_2_18.sp4_h_l_44
 (15 15)  (87 303)  (87 303)  routing T_2_18.sp4_h_r_36 <X> T_2_18.lc_trk_g3_4
 (16 15)  (88 303)  (88 303)  routing T_2_18.sp4_h_r_36 <X> T_2_18.lc_trk_g3_4
 (17 15)  (89 303)  (89 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (94 303)  (94 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (95 303)  (95 303)  routing T_2_18.sp4_h_r_30 <X> T_2_18.lc_trk_g3_6
 (24 15)  (96 303)  (96 303)  routing T_2_18.sp4_h_r_30 <X> T_2_18.lc_trk_g3_6
 (25 15)  (97 303)  (97 303)  routing T_2_18.sp4_h_r_30 <X> T_2_18.lc_trk_g3_6


LogicTile_3_18

 (5 0)  (131 288)  (131 288)  routing T_3_18.sp4_v_t_37 <X> T_3_18.sp4_h_r_0
 (25 0)  (151 288)  (151 288)  routing T_3_18.sp4_h_l_7 <X> T_3_18.lc_trk_g0_2
 (26 0)  (152 288)  (152 288)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 288)  (153 288)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 288)  (154 288)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 288)  (155 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 288)  (157 288)  routing T_3_18.lc_trk_g0_5 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 288)  (158 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (161 288)  (161 288)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.input_2_0
 (36 0)  (162 288)  (162 288)  LC_0 Logic Functioning bit
 (37 0)  (163 288)  (163 288)  LC_0 Logic Functioning bit
 (39 0)  (165 288)  (165 288)  LC_0 Logic Functioning bit
 (41 0)  (167 288)  (167 288)  LC_0 Logic Functioning bit
 (43 0)  (169 288)  (169 288)  LC_0 Logic Functioning bit
 (12 1)  (138 289)  (138 289)  routing T_3_18.sp4_h_r_2 <X> T_3_18.sp4_v_b_2
 (17 1)  (143 289)  (143 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (148 289)  (148 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (149 289)  (149 289)  routing T_3_18.sp4_h_l_7 <X> T_3_18.lc_trk_g0_2
 (24 1)  (150 289)  (150 289)  routing T_3_18.sp4_h_l_7 <X> T_3_18.lc_trk_g0_2
 (25 1)  (151 289)  (151 289)  routing T_3_18.sp4_h_l_7 <X> T_3_18.lc_trk_g0_2
 (29 1)  (155 289)  (155 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 289)  (156 289)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 289)  (158 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (159 289)  (159 289)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.input_2_0
 (35 1)  (161 289)  (161 289)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.input_2_0
 (36 1)  (162 289)  (162 289)  LC_0 Logic Functioning bit
 (37 1)  (163 289)  (163 289)  LC_0 Logic Functioning bit
 (38 1)  (164 289)  (164 289)  LC_0 Logic Functioning bit
 (8 2)  (134 290)  (134 290)  routing T_3_18.sp4_v_t_36 <X> T_3_18.sp4_h_l_36
 (9 2)  (135 290)  (135 290)  routing T_3_18.sp4_v_t_36 <X> T_3_18.sp4_h_l_36
 (15 2)  (141 290)  (141 290)  routing T_3_18.sp4_v_b_21 <X> T_3_18.lc_trk_g0_5
 (16 2)  (142 290)  (142 290)  routing T_3_18.sp4_v_b_21 <X> T_3_18.lc_trk_g0_5
 (17 2)  (143 290)  (143 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (147 290)  (147 290)  routing T_3_18.sp4_h_l_2 <X> T_3_18.lc_trk_g0_7
 (22 2)  (148 290)  (148 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (149 290)  (149 290)  routing T_3_18.sp4_h_l_2 <X> T_3_18.lc_trk_g0_7
 (24 2)  (150 290)  (150 290)  routing T_3_18.sp4_h_l_2 <X> T_3_18.lc_trk_g0_7
 (26 2)  (152 290)  (152 290)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 290)  (155 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 290)  (157 290)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 290)  (158 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (162 290)  (162 290)  LC_1 Logic Functioning bit
 (37 2)  (163 290)  (163 290)  LC_1 Logic Functioning bit
 (41 2)  (167 290)  (167 290)  LC_1 Logic Functioning bit
 (43 2)  (169 290)  (169 290)  LC_1 Logic Functioning bit
 (50 2)  (176 290)  (176 290)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (130 291)  (130 291)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_h_l_37
 (6 3)  (132 291)  (132 291)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_h_l_37
 (14 3)  (140 291)  (140 291)  routing T_3_18.sp4_h_r_4 <X> T_3_18.lc_trk_g0_4
 (15 3)  (141 291)  (141 291)  routing T_3_18.sp4_h_r_4 <X> T_3_18.lc_trk_g0_4
 (16 3)  (142 291)  (142 291)  routing T_3_18.sp4_h_r_4 <X> T_3_18.lc_trk_g0_4
 (17 3)  (143 291)  (143 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (153 291)  (153 291)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 291)  (154 291)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 291)  (155 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 291)  (156 291)  routing T_3_18.lc_trk_g0_2 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (162 291)  (162 291)  LC_1 Logic Functioning bit
 (37 3)  (163 291)  (163 291)  LC_1 Logic Functioning bit
 (41 3)  (167 291)  (167 291)  LC_1 Logic Functioning bit
 (42 3)  (168 291)  (168 291)  LC_1 Logic Functioning bit
 (14 4)  (140 292)  (140 292)  routing T_3_18.sp4_h_l_5 <X> T_3_18.lc_trk_g1_0
 (15 4)  (141 292)  (141 292)  routing T_3_18.sp4_h_r_9 <X> T_3_18.lc_trk_g1_1
 (16 4)  (142 292)  (142 292)  routing T_3_18.sp4_h_r_9 <X> T_3_18.lc_trk_g1_1
 (17 4)  (143 292)  (143 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (144 292)  (144 292)  routing T_3_18.sp4_h_r_9 <X> T_3_18.lc_trk_g1_1
 (26 4)  (152 292)  (152 292)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 292)  (153 292)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 292)  (155 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 292)  (156 292)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 292)  (158 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 292)  (159 292)  routing T_3_18.lc_trk_g2_1 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (42 4)  (168 292)  (168 292)  LC_2 Logic Functioning bit
 (43 4)  (169 292)  (169 292)  LC_2 Logic Functioning bit
 (50 4)  (176 292)  (176 292)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (134 293)  (134 293)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_b_4
 (14 5)  (140 293)  (140 293)  routing T_3_18.sp4_h_l_5 <X> T_3_18.lc_trk_g1_0
 (15 5)  (141 293)  (141 293)  routing T_3_18.sp4_h_l_5 <X> T_3_18.lc_trk_g1_0
 (16 5)  (142 293)  (142 293)  routing T_3_18.sp4_h_l_5 <X> T_3_18.lc_trk_g1_0
 (17 5)  (143 293)  (143 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (152 293)  (152 293)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 293)  (153 293)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 293)  (155 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 293)  (156 293)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (37 5)  (163 293)  (163 293)  LC_2 Logic Functioning bit
 (39 5)  (165 293)  (165 293)  LC_2 Logic Functioning bit
 (42 5)  (168 293)  (168 293)  LC_2 Logic Functioning bit
 (43 5)  (169 293)  (169 293)  LC_2 Logic Functioning bit
 (47 5)  (173 293)  (173 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (141 294)  (141 294)  routing T_3_18.sp4_h_r_13 <X> T_3_18.lc_trk_g1_5
 (16 6)  (142 294)  (142 294)  routing T_3_18.sp4_h_r_13 <X> T_3_18.lc_trk_g1_5
 (17 6)  (143 294)  (143 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (144 294)  (144 294)  routing T_3_18.sp4_h_r_13 <X> T_3_18.lc_trk_g1_5
 (21 6)  (147 294)  (147 294)  routing T_3_18.sp4_v_b_7 <X> T_3_18.lc_trk_g1_7
 (22 6)  (148 294)  (148 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (149 294)  (149 294)  routing T_3_18.sp4_v_b_7 <X> T_3_18.lc_trk_g1_7
 (15 7)  (141 295)  (141 295)  routing T_3_18.sp4_v_t_9 <X> T_3_18.lc_trk_g1_4
 (16 7)  (142 295)  (142 295)  routing T_3_18.sp4_v_t_9 <X> T_3_18.lc_trk_g1_4
 (17 7)  (143 295)  (143 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (148 295)  (148 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (11 8)  (137 296)  (137 296)  routing T_3_18.sp4_v_t_40 <X> T_3_18.sp4_v_b_8
 (12 8)  (138 296)  (138 296)  routing T_3_18.sp4_v_t_45 <X> T_3_18.sp4_h_r_8
 (15 8)  (141 296)  (141 296)  routing T_3_18.sp4_v_t_28 <X> T_3_18.lc_trk_g2_1
 (16 8)  (142 296)  (142 296)  routing T_3_18.sp4_v_t_28 <X> T_3_18.lc_trk_g2_1
 (17 8)  (143 296)  (143 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (152 296)  (152 296)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 296)  (153 296)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 296)  (155 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 296)  (157 296)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 296)  (158 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 296)  (159 296)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 296)  (162 296)  LC_4 Logic Functioning bit
 (37 8)  (163 296)  (163 296)  LC_4 Logic Functioning bit
 (38 8)  (164 296)  (164 296)  LC_4 Logic Functioning bit
 (39 8)  (165 296)  (165 296)  LC_4 Logic Functioning bit
 (41 8)  (167 296)  (167 296)  LC_4 Logic Functioning bit
 (43 8)  (169 296)  (169 296)  LC_4 Logic Functioning bit
 (8 9)  (134 297)  (134 297)  routing T_3_18.sp4_v_t_41 <X> T_3_18.sp4_v_b_7
 (10 9)  (136 297)  (136 297)  routing T_3_18.sp4_v_t_41 <X> T_3_18.sp4_v_b_7
 (12 9)  (138 297)  (138 297)  routing T_3_18.sp4_v_t_40 <X> T_3_18.sp4_v_b_8
 (29 9)  (155 297)  (155 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (158 297)  (158 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (160 297)  (160 297)  routing T_3_18.lc_trk_g1_1 <X> T_3_18.input_2_4
 (36 9)  (162 297)  (162 297)  LC_4 Logic Functioning bit
 (43 9)  (169 297)  (169 297)  LC_4 Logic Functioning bit
 (15 10)  (141 298)  (141 298)  routing T_3_18.sp4_v_t_32 <X> T_3_18.lc_trk_g2_5
 (16 10)  (142 298)  (142 298)  routing T_3_18.sp4_v_t_32 <X> T_3_18.lc_trk_g2_5
 (17 10)  (143 298)  (143 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (19 11)  (145 299)  (145 299)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (148 299)  (148 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (149 299)  (149 299)  routing T_3_18.sp4_v_b_46 <X> T_3_18.lc_trk_g2_6
 (24 11)  (150 299)  (150 299)  routing T_3_18.sp4_v_b_46 <X> T_3_18.lc_trk_g2_6
 (6 12)  (132 300)  (132 300)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_b_9
 (25 12)  (151 300)  (151 300)  routing T_3_18.sp4_h_r_34 <X> T_3_18.lc_trk_g3_2
 (26 12)  (152 300)  (152 300)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (155 300)  (155 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 300)  (156 300)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 300)  (157 300)  routing T_3_18.lc_trk_g0_5 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 300)  (158 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (161 300)  (161 300)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.input_2_6
 (36 12)  (162 300)  (162 300)  LC_6 Logic Functioning bit
 (37 12)  (163 300)  (163 300)  LC_6 Logic Functioning bit
 (39 12)  (165 300)  (165 300)  LC_6 Logic Functioning bit
 (41 12)  (167 300)  (167 300)  LC_6 Logic Functioning bit
 (43 12)  (169 300)  (169 300)  LC_6 Logic Functioning bit
 (22 13)  (148 301)  (148 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 301)  (149 301)  routing T_3_18.sp4_h_r_34 <X> T_3_18.lc_trk_g3_2
 (24 13)  (150 301)  (150 301)  routing T_3_18.sp4_h_r_34 <X> T_3_18.lc_trk_g3_2
 (29 13)  (155 301)  (155 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 301)  (156 301)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 301)  (158 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (160 301)  (160 301)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.input_2_6
 (36 13)  (162 301)  (162 301)  LC_6 Logic Functioning bit
 (37 13)  (163 301)  (163 301)  LC_6 Logic Functioning bit
 (38 13)  (164 301)  (164 301)  LC_6 Logic Functioning bit
 (5 14)  (131 302)  (131 302)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_h_l_44
 (14 14)  (140 302)  (140 302)  routing T_3_18.sp4_v_b_36 <X> T_3_18.lc_trk_g3_4
 (26 14)  (152 302)  (152 302)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 302)  (155 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 302)  (157 302)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 302)  (158 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (162 302)  (162 302)  LC_7 Logic Functioning bit
 (37 14)  (163 302)  (163 302)  LC_7 Logic Functioning bit
 (41 14)  (167 302)  (167 302)  LC_7 Logic Functioning bit
 (43 14)  (169 302)  (169 302)  LC_7 Logic Functioning bit
 (50 14)  (176 302)  (176 302)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (130 303)  (130 303)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_h_l_44
 (8 15)  (134 303)  (134 303)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_t_47
 (9 15)  (135 303)  (135 303)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_t_47
 (10 15)  (136 303)  (136 303)  routing T_3_18.sp4_h_r_4 <X> T_3_18.sp4_v_t_47
 (14 15)  (140 303)  (140 303)  routing T_3_18.sp4_v_b_36 <X> T_3_18.lc_trk_g3_4
 (16 15)  (142 303)  (142 303)  routing T_3_18.sp4_v_b_36 <X> T_3_18.lc_trk_g3_4
 (17 15)  (143 303)  (143 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (153 303)  (153 303)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 303)  (155 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (162 303)  (162 303)  LC_7 Logic Functioning bit
 (37 15)  (163 303)  (163 303)  LC_7 Logic Functioning bit
 (41 15)  (167 303)  (167 303)  LC_7 Logic Functioning bit
 (42 15)  (168 303)  (168 303)  LC_7 Logic Functioning bit
 (51 15)  (177 303)  (177 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_18

 (15 0)  (195 288)  (195 288)  routing T_4_18.sp4_h_r_9 <X> T_4_18.lc_trk_g0_1
 (16 0)  (196 288)  (196 288)  routing T_4_18.sp4_h_r_9 <X> T_4_18.lc_trk_g0_1
 (17 0)  (197 288)  (197 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (198 288)  (198 288)  routing T_4_18.sp4_h_r_9 <X> T_4_18.lc_trk_g0_1
 (22 0)  (202 288)  (202 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (209 288)  (209 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 288)  (211 288)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 288)  (212 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (217 288)  (217 288)  LC_0 Logic Functioning bit
 (39 0)  (219 288)  (219 288)  LC_0 Logic Functioning bit
 (41 0)  (221 288)  (221 288)  LC_0 Logic Functioning bit
 (43 0)  (223 288)  (223 288)  LC_0 Logic Functioning bit
 (8 1)  (188 289)  (188 289)  routing T_4_18.sp4_h_r_1 <X> T_4_18.sp4_v_b_1
 (31 1)  (211 289)  (211 289)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 289)  (217 289)  LC_0 Logic Functioning bit
 (39 1)  (219 289)  (219 289)  LC_0 Logic Functioning bit
 (41 1)  (221 289)  (221 289)  LC_0 Logic Functioning bit
 (43 1)  (223 289)  (223 289)  LC_0 Logic Functioning bit
 (48 1)  (228 289)  (228 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (180 290)  (180 290)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (182 290)  (182 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (201 290)  (201 290)  routing T_4_18.sp4_v_b_15 <X> T_4_18.lc_trk_g0_7
 (22 2)  (202 290)  (202 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (203 290)  (203 290)  routing T_4_18.sp4_v_b_15 <X> T_4_18.lc_trk_g0_7
 (28 2)  (208 290)  (208 290)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 290)  (209 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 290)  (211 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 290)  (212 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 290)  (213 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 290)  (214 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 290)  (216 290)  LC_1 Logic Functioning bit
 (37 2)  (217 290)  (217 290)  LC_1 Logic Functioning bit
 (38 2)  (218 290)  (218 290)  LC_1 Logic Functioning bit
 (39 2)  (219 290)  (219 290)  LC_1 Logic Functioning bit
 (0 3)  (180 291)  (180 291)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (8 3)  (188 291)  (188 291)  routing T_4_18.sp4_h_r_1 <X> T_4_18.sp4_v_t_36
 (9 3)  (189 291)  (189 291)  routing T_4_18.sp4_h_r_1 <X> T_4_18.sp4_v_t_36
 (21 3)  (201 291)  (201 291)  routing T_4_18.sp4_v_b_15 <X> T_4_18.lc_trk_g0_7
 (29 3)  (209 291)  (209 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 291)  (211 291)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (220 291)  (220 291)  LC_1 Logic Functioning bit
 (41 3)  (221 291)  (221 291)  LC_1 Logic Functioning bit
 (42 3)  (222 291)  (222 291)  LC_1 Logic Functioning bit
 (43 3)  (223 291)  (223 291)  LC_1 Logic Functioning bit
 (1 4)  (181 292)  (181 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (10 4)  (190 292)  (190 292)  routing T_4_18.sp4_v_t_46 <X> T_4_18.sp4_h_r_4
 (15 4)  (195 292)  (195 292)  routing T_4_18.sp4_h_r_1 <X> T_4_18.lc_trk_g1_1
 (16 4)  (196 292)  (196 292)  routing T_4_18.sp4_h_r_1 <X> T_4_18.lc_trk_g1_1
 (17 4)  (197 292)  (197 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (202 292)  (202 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (205 292)  (205 292)  routing T_4_18.sp4_v_b_2 <X> T_4_18.lc_trk_g1_2
 (27 4)  (207 292)  (207 292)  routing T_4_18.lc_trk_g1_2 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 292)  (209 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 292)  (211 292)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 292)  (212 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 292)  (213 292)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 292)  (216 292)  LC_2 Logic Functioning bit
 (37 4)  (217 292)  (217 292)  LC_2 Logic Functioning bit
 (40 4)  (220 292)  (220 292)  LC_2 Logic Functioning bit
 (41 4)  (221 292)  (221 292)  LC_2 Logic Functioning bit
 (45 4)  (225 292)  (225 292)  LC_2 Logic Functioning bit
 (47 4)  (227 292)  (227 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (230 292)  (230 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (180 293)  (180 293)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (1 5)  (181 293)  (181 293)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (18 5)  (198 293)  (198 293)  routing T_4_18.sp4_h_r_1 <X> T_4_18.lc_trk_g1_1
 (22 5)  (202 293)  (202 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (203 293)  (203 293)  routing T_4_18.sp4_v_b_2 <X> T_4_18.lc_trk_g1_2
 (26 5)  (206 293)  (206 293)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 293)  (208 293)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 293)  (209 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 293)  (210 293)  routing T_4_18.lc_trk_g1_2 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 293)  (211 293)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (38 5)  (218 293)  (218 293)  LC_2 Logic Functioning bit
 (39 5)  (219 293)  (219 293)  LC_2 Logic Functioning bit
 (42 5)  (222 293)  (222 293)  LC_2 Logic Functioning bit
 (43 5)  (223 293)  (223 293)  LC_2 Logic Functioning bit
 (26 6)  (206 294)  (206 294)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 294)  (207 294)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 294)  (208 294)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 294)  (209 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 294)  (211 294)  routing T_4_18.lc_trk_g2_4 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 294)  (212 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 294)  (213 294)  routing T_4_18.lc_trk_g2_4 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 294)  (215 294)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.input_2_3
 (38 6)  (218 294)  (218 294)  LC_3 Logic Functioning bit
 (39 6)  (219 294)  (219 294)  LC_3 Logic Functioning bit
 (42 6)  (222 294)  (222 294)  LC_3 Logic Functioning bit
 (43 6)  (223 294)  (223 294)  LC_3 Logic Functioning bit
 (22 7)  (202 295)  (202 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (203 295)  (203 295)  routing T_4_18.sp12_h_l_21 <X> T_4_18.lc_trk_g1_6
 (25 7)  (205 295)  (205 295)  routing T_4_18.sp12_h_l_21 <X> T_4_18.lc_trk_g1_6
 (27 7)  (207 295)  (207 295)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 295)  (208 295)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 295)  (209 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 295)  (210 295)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 295)  (212 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (214 295)  (214 295)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.input_2_3
 (35 7)  (215 295)  (215 295)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.input_2_3
 (36 7)  (216 295)  (216 295)  LC_3 Logic Functioning bit
 (37 7)  (217 295)  (217 295)  LC_3 Logic Functioning bit
 (40 7)  (220 295)  (220 295)  LC_3 Logic Functioning bit
 (41 7)  (221 295)  (221 295)  LC_3 Logic Functioning bit
 (47 7)  (227 295)  (227 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (194 296)  (194 296)  routing T_4_18.sp4_h_r_40 <X> T_4_18.lc_trk_g2_0
 (19 8)  (199 296)  (199 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (205 296)  (205 296)  routing T_4_18.sp4_h_r_34 <X> T_4_18.lc_trk_g2_2
 (31 8)  (211 296)  (211 296)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 296)  (212 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 296)  (214 296)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (218 296)  (218 296)  LC_4 Logic Functioning bit
 (39 8)  (219 296)  (219 296)  LC_4 Logic Functioning bit
 (41 8)  (221 296)  (221 296)  LC_4 Logic Functioning bit
 (4 9)  (184 297)  (184 297)  routing T_4_18.sp4_h_l_47 <X> T_4_18.sp4_h_r_6
 (6 9)  (186 297)  (186 297)  routing T_4_18.sp4_h_l_47 <X> T_4_18.sp4_h_r_6
 (14 9)  (194 297)  (194 297)  routing T_4_18.sp4_h_r_40 <X> T_4_18.lc_trk_g2_0
 (15 9)  (195 297)  (195 297)  routing T_4_18.sp4_h_r_40 <X> T_4_18.lc_trk_g2_0
 (16 9)  (196 297)  (196 297)  routing T_4_18.sp4_h_r_40 <X> T_4_18.lc_trk_g2_0
 (17 9)  (197 297)  (197 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (202 297)  (202 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 297)  (203 297)  routing T_4_18.sp4_h_r_34 <X> T_4_18.lc_trk_g2_2
 (24 9)  (204 297)  (204 297)  routing T_4_18.sp4_h_r_34 <X> T_4_18.lc_trk_g2_2
 (27 9)  (207 297)  (207 297)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 297)  (208 297)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 297)  (209 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 297)  (211 297)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 297)  (212 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (214 297)  (214 297)  routing T_4_18.lc_trk_g1_1 <X> T_4_18.input_2_4
 (38 9)  (218 297)  (218 297)  LC_4 Logic Functioning bit
 (39 9)  (219 297)  (219 297)  LC_4 Logic Functioning bit
 (40 9)  (220 297)  (220 297)  LC_4 Logic Functioning bit
 (52 9)  (232 297)  (232 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (3 10)  (183 298)  (183 298)  routing T_4_18.sp12_v_t_22 <X> T_4_18.sp12_h_l_22
 (5 10)  (185 298)  (185 298)  routing T_4_18.sp4_v_b_6 <X> T_4_18.sp4_h_l_43
 (8 10)  (188 298)  (188 298)  routing T_4_18.sp4_h_r_11 <X> T_4_18.sp4_h_l_42
 (10 10)  (190 298)  (190 298)  routing T_4_18.sp4_h_r_11 <X> T_4_18.sp4_h_l_42
 (22 10)  (202 298)  (202 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (203 298)  (203 298)  routing T_4_18.sp4_v_b_47 <X> T_4_18.lc_trk_g2_7
 (24 10)  (204 298)  (204 298)  routing T_4_18.sp4_v_b_47 <X> T_4_18.lc_trk_g2_7
 (27 10)  (207 298)  (207 298)  routing T_4_18.lc_trk_g1_1 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 298)  (209 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 298)  (212 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 298)  (213 298)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 298)  (214 298)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (8 11)  (188 299)  (188 299)  routing T_4_18.sp4_h_r_1 <X> T_4_18.sp4_v_t_42
 (9 11)  (189 299)  (189 299)  routing T_4_18.sp4_h_r_1 <X> T_4_18.sp4_v_t_42
 (10 11)  (190 299)  (190 299)  routing T_4_18.sp4_h_r_1 <X> T_4_18.sp4_v_t_42
 (17 11)  (197 299)  (197 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (206 299)  (206 299)  routing T_4_18.lc_trk_g0_3 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 299)  (209 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (40 11)  (220 299)  (220 299)  LC_5 Logic Functioning bit
 (42 11)  (222 299)  (222 299)  LC_5 Logic Functioning bit
 (51 11)  (231 299)  (231 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (189 300)  (189 300)  routing T_4_18.sp4_v_t_47 <X> T_4_18.sp4_h_r_10
 (17 12)  (197 300)  (197 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (202 300)  (202 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 300)  (203 300)  routing T_4_18.sp4_h_r_27 <X> T_4_18.lc_trk_g3_3
 (24 12)  (204 300)  (204 300)  routing T_4_18.sp4_h_r_27 <X> T_4_18.lc_trk_g3_3
 (12 13)  (192 301)  (192 301)  routing T_4_18.sp4_h_r_11 <X> T_4_18.sp4_v_b_11
 (18 13)  (198 301)  (198 301)  routing T_4_18.sp4_r_v_b_41 <X> T_4_18.lc_trk_g3_1
 (21 13)  (201 301)  (201 301)  routing T_4_18.sp4_h_r_27 <X> T_4_18.lc_trk_g3_3
 (21 14)  (201 302)  (201 302)  routing T_4_18.sp4_v_t_18 <X> T_4_18.lc_trk_g3_7
 (22 14)  (202 302)  (202 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (203 302)  (203 302)  routing T_4_18.sp4_v_t_18 <X> T_4_18.lc_trk_g3_7
 (11 15)  (191 303)  (191 303)  routing T_4_18.sp4_h_r_11 <X> T_4_18.sp4_h_l_46
 (14 15)  (194 303)  (194 303)  routing T_4_18.sp4_h_l_17 <X> T_4_18.lc_trk_g3_4
 (15 15)  (195 303)  (195 303)  routing T_4_18.sp4_h_l_17 <X> T_4_18.lc_trk_g3_4
 (16 15)  (196 303)  (196 303)  routing T_4_18.sp4_h_l_17 <X> T_4_18.lc_trk_g3_4
 (17 15)  (197 303)  (197 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_5_18

 (14 0)  (248 288)  (248 288)  routing T_5_18.sp4_v_b_8 <X> T_5_18.lc_trk_g0_0
 (17 0)  (251 288)  (251 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 288)  (252 288)  routing T_5_18.wire_logic_cluster/lc_1/out <X> T_5_18.lc_trk_g0_1
 (22 0)  (256 288)  (256 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (258 288)  (258 288)  routing T_5_18.top_op_3 <X> T_5_18.lc_trk_g0_3
 (29 0)  (263 288)  (263 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 288)  (265 288)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (270 288)  (270 288)  LC_0 Logic Functioning bit
 (37 0)  (271 288)  (271 288)  LC_0 Logic Functioning bit
 (40 0)  (274 288)  (274 288)  LC_0 Logic Functioning bit
 (41 0)  (275 288)  (275 288)  LC_0 Logic Functioning bit
 (45 0)  (279 288)  (279 288)  LC_0 Logic Functioning bit
 (47 0)  (281 288)  (281 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (248 289)  (248 289)  routing T_5_18.sp4_v_b_8 <X> T_5_18.lc_trk_g0_0
 (16 1)  (250 289)  (250 289)  routing T_5_18.sp4_v_b_8 <X> T_5_18.lc_trk_g0_0
 (17 1)  (251 289)  (251 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (255 289)  (255 289)  routing T_5_18.top_op_3 <X> T_5_18.lc_trk_g0_3
 (22 1)  (256 289)  (256 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (258 289)  (258 289)  routing T_5_18.bot_op_2 <X> T_5_18.lc_trk_g0_2
 (26 1)  (260 289)  (260 289)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 289)  (261 289)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 289)  (262 289)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 289)  (263 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 289)  (265 289)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 289)  (266 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (268 289)  (268 289)  routing T_5_18.lc_trk_g1_1 <X> T_5_18.input_2_0
 (38 1)  (272 289)  (272 289)  LC_0 Logic Functioning bit
 (39 1)  (273 289)  (273 289)  LC_0 Logic Functioning bit
 (42 1)  (276 289)  (276 289)  LC_0 Logic Functioning bit
 (43 1)  (277 289)  (277 289)  LC_0 Logic Functioning bit
 (0 2)  (234 290)  (234 290)  routing T_5_18.glb_netwk_3 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (236 290)  (236 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (258 290)  (258 290)  routing T_5_18.top_op_7 <X> T_5_18.lc_trk_g0_7
 (28 2)  (262 290)  (262 290)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 290)  (263 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 290)  (265 290)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 290)  (267 290)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 290)  (272 290)  LC_1 Logic Functioning bit
 (39 2)  (273 290)  (273 290)  LC_1 Logic Functioning bit
 (42 2)  (276 290)  (276 290)  LC_1 Logic Functioning bit
 (43 2)  (277 290)  (277 290)  LC_1 Logic Functioning bit
 (0 3)  (234 291)  (234 291)  routing T_5_18.glb_netwk_3 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (13 3)  (247 291)  (247 291)  routing T_5_18.sp4_v_b_9 <X> T_5_18.sp4_h_l_39
 (21 3)  (255 291)  (255 291)  routing T_5_18.top_op_7 <X> T_5_18.lc_trk_g0_7
 (26 3)  (260 291)  (260 291)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 291)  (263 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 291)  (265 291)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 291)  (266 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (267 291)  (267 291)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.input_2_1
 (35 3)  (269 291)  (269 291)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.input_2_1
 (36 3)  (270 291)  (270 291)  LC_1 Logic Functioning bit
 (37 3)  (271 291)  (271 291)  LC_1 Logic Functioning bit
 (40 3)  (274 291)  (274 291)  LC_1 Logic Functioning bit
 (41 3)  (275 291)  (275 291)  LC_1 Logic Functioning bit
 (1 4)  (235 292)  (235 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (238 292)  (238 292)  routing T_5_18.sp4_v_t_42 <X> T_5_18.sp4_v_b_3
 (6 4)  (240 292)  (240 292)  routing T_5_18.sp4_v_t_42 <X> T_5_18.sp4_v_b_3
 (15 4)  (249 292)  (249 292)  routing T_5_18.lft_op_1 <X> T_5_18.lc_trk_g1_1
 (17 4)  (251 292)  (251 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (252 292)  (252 292)  routing T_5_18.lft_op_1 <X> T_5_18.lc_trk_g1_1
 (21 4)  (255 292)  (255 292)  routing T_5_18.sp4_v_b_3 <X> T_5_18.lc_trk_g1_3
 (22 4)  (256 292)  (256 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (257 292)  (257 292)  routing T_5_18.sp4_v_b_3 <X> T_5_18.lc_trk_g1_3
 (26 4)  (260 292)  (260 292)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 292)  (261 292)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 292)  (262 292)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 292)  (267 292)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 292)  (268 292)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 292)  (269 292)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.input_2_2
 (38 4)  (272 292)  (272 292)  LC_2 Logic Functioning bit
 (39 4)  (273 292)  (273 292)  LC_2 Logic Functioning bit
 (42 4)  (276 292)  (276 292)  LC_2 Logic Functioning bit
 (43 4)  (277 292)  (277 292)  LC_2 Logic Functioning bit
 (0 5)  (234 293)  (234 293)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_7/cen
 (1 5)  (235 293)  (235 293)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_7/cen
 (28 5)  (262 293)  (262 293)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 293)  (264 293)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 293)  (266 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (268 293)  (268 293)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.input_2_2
 (36 5)  (270 293)  (270 293)  LC_2 Logic Functioning bit
 (37 5)  (271 293)  (271 293)  LC_2 Logic Functioning bit
 (40 5)  (274 293)  (274 293)  LC_2 Logic Functioning bit
 (41 5)  (275 293)  (275 293)  LC_2 Logic Functioning bit
 (48 5)  (282 293)  (282 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (246 294)  (246 294)  routing T_5_18.sp4_v_t_46 <X> T_5_18.sp4_h_l_40
 (16 6)  (250 294)  (250 294)  routing T_5_18.sp4_v_b_13 <X> T_5_18.lc_trk_g1_5
 (17 6)  (251 294)  (251 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (252 294)  (252 294)  routing T_5_18.sp4_v_b_13 <X> T_5_18.lc_trk_g1_5
 (29 6)  (263 294)  (263 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 294)  (267 294)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 294)  (272 294)  LC_3 Logic Functioning bit
 (39 6)  (273 294)  (273 294)  LC_3 Logic Functioning bit
 (42 6)  (276 294)  (276 294)  LC_3 Logic Functioning bit
 (43 6)  (277 294)  (277 294)  LC_3 Logic Functioning bit
 (50 6)  (284 294)  (284 294)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (245 295)  (245 295)  routing T_5_18.sp4_v_t_46 <X> T_5_18.sp4_h_l_40
 (13 7)  (247 295)  (247 295)  routing T_5_18.sp4_v_t_46 <X> T_5_18.sp4_h_l_40
 (18 7)  (252 295)  (252 295)  routing T_5_18.sp4_v_b_13 <X> T_5_18.lc_trk_g1_5
 (28 7)  (262 295)  (262 295)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 295)  (263 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 295)  (265 295)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 295)  (270 295)  LC_3 Logic Functioning bit
 (37 7)  (271 295)  (271 295)  LC_3 Logic Functioning bit
 (40 7)  (274 295)  (274 295)  LC_3 Logic Functioning bit
 (41 7)  (275 295)  (275 295)  LC_3 Logic Functioning bit
 (4 8)  (238 296)  (238 296)  routing T_5_18.sp4_v_t_43 <X> T_5_18.sp4_v_b_6
 (14 8)  (248 296)  (248 296)  routing T_5_18.sp4_h_l_21 <X> T_5_18.lc_trk_g2_0
 (15 8)  (249 296)  (249 296)  routing T_5_18.tnr_op_1 <X> T_5_18.lc_trk_g2_1
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (256 296)  (256 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (258 296)  (258 296)  routing T_5_18.tnl_op_3 <X> T_5_18.lc_trk_g2_3
 (9 9)  (243 297)  (243 297)  routing T_5_18.sp4_v_t_42 <X> T_5_18.sp4_v_b_7
 (15 9)  (249 297)  (249 297)  routing T_5_18.sp4_h_l_21 <X> T_5_18.lc_trk_g2_0
 (16 9)  (250 297)  (250 297)  routing T_5_18.sp4_h_l_21 <X> T_5_18.lc_trk_g2_0
 (17 9)  (251 297)  (251 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (255 297)  (255 297)  routing T_5_18.tnl_op_3 <X> T_5_18.lc_trk_g2_3
 (22 9)  (256 297)  (256 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (257 297)  (257 297)  routing T_5_18.sp4_v_b_42 <X> T_5_18.lc_trk_g2_2
 (24 9)  (258 297)  (258 297)  routing T_5_18.sp4_v_b_42 <X> T_5_18.lc_trk_g2_2
 (3 10)  (237 298)  (237 298)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_h_l_22
 (8 10)  (242 298)  (242 298)  routing T_5_18.sp4_v_t_36 <X> T_5_18.sp4_h_l_42
 (9 10)  (243 298)  (243 298)  routing T_5_18.sp4_v_t_36 <X> T_5_18.sp4_h_l_42
 (10 10)  (244 298)  (244 298)  routing T_5_18.sp4_v_t_36 <X> T_5_18.sp4_h_l_42
 (15 10)  (249 298)  (249 298)  routing T_5_18.sp4_h_l_24 <X> T_5_18.lc_trk_g2_5
 (16 10)  (250 298)  (250 298)  routing T_5_18.sp4_h_l_24 <X> T_5_18.lc_trk_g2_5
 (17 10)  (251 298)  (251 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (252 298)  (252 298)  routing T_5_18.sp4_h_l_24 <X> T_5_18.lc_trk_g2_5
 (25 10)  (259 298)  (259 298)  routing T_5_18.sp4_v_b_38 <X> T_5_18.lc_trk_g2_6
 (31 10)  (265 298)  (265 298)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 298)  (267 298)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (271 298)  (271 298)  LC_5 Logic Functioning bit
 (39 10)  (273 298)  (273 298)  LC_5 Logic Functioning bit
 (41 10)  (275 298)  (275 298)  LC_5 Logic Functioning bit
 (43 10)  (277 298)  (277 298)  LC_5 Logic Functioning bit
 (3 11)  (237 299)  (237 299)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_h_l_22
 (14 11)  (248 299)  (248 299)  routing T_5_18.sp4_r_v_b_36 <X> T_5_18.lc_trk_g2_4
 (17 11)  (251 299)  (251 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (256 299)  (256 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 299)  (257 299)  routing T_5_18.sp4_v_b_38 <X> T_5_18.lc_trk_g2_6
 (25 11)  (259 299)  (259 299)  routing T_5_18.sp4_v_b_38 <X> T_5_18.lc_trk_g2_6
 (26 11)  (260 299)  (260 299)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 299)  (261 299)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 299)  (262 299)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 299)  (263 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 299)  (270 299)  LC_5 Logic Functioning bit
 (38 11)  (272 299)  (272 299)  LC_5 Logic Functioning bit
 (40 11)  (274 299)  (274 299)  LC_5 Logic Functioning bit
 (42 11)  (276 299)  (276 299)  LC_5 Logic Functioning bit
 (21 12)  (255 300)  (255 300)  routing T_5_18.wire_logic_cluster/lc_3/out <X> T_5_18.lc_trk_g3_3
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (262 300)  (262 300)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 300)  (264 300)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 300)  (267 300)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 300)  (268 300)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (272 300)  (272 300)  LC_6 Logic Functioning bit
 (39 12)  (273 300)  (273 300)  LC_6 Logic Functioning bit
 (42 12)  (276 300)  (276 300)  LC_6 Logic Functioning bit
 (43 12)  (277 300)  (277 300)  LC_6 Logic Functioning bit
 (45 12)  (279 300)  (279 300)  LC_6 Logic Functioning bit
 (47 12)  (281 300)  (281 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (284 300)  (284 300)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (248 301)  (248 301)  routing T_5_18.sp4_h_r_24 <X> T_5_18.lc_trk_g3_0
 (15 13)  (249 301)  (249 301)  routing T_5_18.sp4_h_r_24 <X> T_5_18.lc_trk_g3_0
 (16 13)  (250 301)  (250 301)  routing T_5_18.sp4_h_r_24 <X> T_5_18.lc_trk_g3_0
 (17 13)  (251 301)  (251 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (256 301)  (256 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (260 301)  (260 301)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 301)  (270 301)  LC_6 Logic Functioning bit
 (37 13)  (271 301)  (271 301)  LC_6 Logic Functioning bit
 (40 13)  (274 301)  (274 301)  LC_6 Logic Functioning bit
 (41 13)  (275 301)  (275 301)  LC_6 Logic Functioning bit
 (8 14)  (242 302)  (242 302)  routing T_5_18.sp4_v_t_41 <X> T_5_18.sp4_h_l_47
 (9 14)  (243 302)  (243 302)  routing T_5_18.sp4_v_t_41 <X> T_5_18.sp4_h_l_47
 (10 14)  (244 302)  (244 302)  routing T_5_18.sp4_v_t_41 <X> T_5_18.sp4_h_l_47
 (26 14)  (260 302)  (260 302)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (265 302)  (265 302)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 302)  (266 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 302)  (268 302)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (271 302)  (271 302)  LC_7 Logic Functioning bit
 (39 14)  (273 302)  (273 302)  LC_7 Logic Functioning bit
 (41 14)  (275 302)  (275 302)  LC_7 Logic Functioning bit
 (43 14)  (277 302)  (277 302)  LC_7 Logic Functioning bit
 (17 15)  (251 303)  (251 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (261 303)  (261 303)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 303)  (262 303)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 303)  (263 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (270 303)  (270 303)  LC_7 Logic Functioning bit
 (38 15)  (272 303)  (272 303)  LC_7 Logic Functioning bit
 (40 15)  (274 303)  (274 303)  LC_7 Logic Functioning bit
 (42 15)  (276 303)  (276 303)  LC_7 Logic Functioning bit
 (52 15)  (286 303)  (286 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_6_18

 (26 0)  (314 288)  (314 288)  routing T_6_18.lc_trk_g0_4 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 288)  (315 288)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 288)  (318 288)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 288)  (322 288)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 288)  (324 288)  LC_0 Logic Functioning bit
 (37 0)  (325 288)  (325 288)  LC_0 Logic Functioning bit
 (39 0)  (327 288)  (327 288)  LC_0 Logic Functioning bit
 (41 0)  (329 288)  (329 288)  LC_0 Logic Functioning bit
 (43 0)  (331 288)  (331 288)  LC_0 Logic Functioning bit
 (9 1)  (297 289)  (297 289)  routing T_6_18.sp4_v_t_40 <X> T_6_18.sp4_v_b_1
 (10 1)  (298 289)  (298 289)  routing T_6_18.sp4_v_t_40 <X> T_6_18.sp4_v_b_1
 (12 1)  (300 289)  (300 289)  routing T_6_18.sp4_h_r_2 <X> T_6_18.sp4_v_b_2
 (14 1)  (302 289)  (302 289)  routing T_6_18.sp12_h_r_16 <X> T_6_18.lc_trk_g0_0
 (16 1)  (304 289)  (304 289)  routing T_6_18.sp12_h_r_16 <X> T_6_18.lc_trk_g0_0
 (17 1)  (305 289)  (305 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (29 1)  (317 289)  (317 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 289)  (320 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (324 289)  (324 289)  LC_0 Logic Functioning bit
 (37 1)  (325 289)  (325 289)  LC_0 Logic Functioning bit
 (39 1)  (327 289)  (327 289)  LC_0 Logic Functioning bit
 (0 2)  (288 290)  (288 290)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (293 290)  (293 290)  routing T_6_18.sp4_v_t_37 <X> T_6_18.sp4_h_l_37
 (12 2)  (300 290)  (300 290)  routing T_6_18.sp4_v_t_39 <X> T_6_18.sp4_h_l_39
 (21 2)  (309 290)  (309 290)  routing T_6_18.sp12_h_l_4 <X> T_6_18.lc_trk_g0_7
 (22 2)  (310 290)  (310 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (312 290)  (312 290)  routing T_6_18.sp12_h_l_4 <X> T_6_18.lc_trk_g0_7
 (26 2)  (314 290)  (314 290)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 290)  (315 290)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 290)  (316 290)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 290)  (317 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 290)  (321 290)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (39 2)  (327 290)  (327 290)  LC_1 Logic Functioning bit
 (43 2)  (331 290)  (331 290)  LC_1 Logic Functioning bit
 (50 2)  (338 290)  (338 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 291)  (288 291)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (6 3)  (294 291)  (294 291)  routing T_6_18.sp4_v_t_37 <X> T_6_18.sp4_h_l_37
 (11 3)  (299 291)  (299 291)  routing T_6_18.sp4_v_t_39 <X> T_6_18.sp4_h_l_39
 (14 3)  (302 291)  (302 291)  routing T_6_18.top_op_4 <X> T_6_18.lc_trk_g0_4
 (15 3)  (303 291)  (303 291)  routing T_6_18.top_op_4 <X> T_6_18.lc_trk_g0_4
 (17 3)  (305 291)  (305 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (309 291)  (309 291)  routing T_6_18.sp12_h_l_4 <X> T_6_18.lc_trk_g0_7
 (27 3)  (315 291)  (315 291)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 291)  (317 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 291)  (324 291)  LC_1 Logic Functioning bit
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (38 3)  (326 291)  (326 291)  LC_1 Logic Functioning bit
 (42 3)  (330 291)  (330 291)  LC_1 Logic Functioning bit
 (43 3)  (331 291)  (331 291)  LC_1 Logic Functioning bit
 (0 4)  (288 292)  (288 292)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_7/cen
 (1 4)  (289 292)  (289 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (299 292)  (299 292)  routing T_6_18.sp4_h_r_0 <X> T_6_18.sp4_v_b_5
 (25 4)  (313 292)  (313 292)  routing T_6_18.wire_logic_cluster/lc_2/out <X> T_6_18.lc_trk_g1_2
 (29 4)  (317 292)  (317 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 292)  (318 292)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 292)  (321 292)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 292)  (322 292)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 292)  (325 292)  LC_2 Logic Functioning bit
 (41 4)  (329 292)  (329 292)  LC_2 Logic Functioning bit
 (42 4)  (330 292)  (330 292)  LC_2 Logic Functioning bit
 (43 4)  (331 292)  (331 292)  LC_2 Logic Functioning bit
 (50 4)  (338 292)  (338 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (288 293)  (288 293)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_7/cen
 (1 5)  (289 293)  (289 293)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_7/cen
 (9 5)  (297 293)  (297 293)  routing T_6_18.sp4_v_t_41 <X> T_6_18.sp4_v_b_4
 (14 5)  (302 293)  (302 293)  routing T_6_18.sp4_h_r_0 <X> T_6_18.lc_trk_g1_0
 (15 5)  (303 293)  (303 293)  routing T_6_18.sp4_h_r_0 <X> T_6_18.lc_trk_g1_0
 (16 5)  (304 293)  (304 293)  routing T_6_18.sp4_h_r_0 <X> T_6_18.lc_trk_g1_0
 (17 5)  (305 293)  (305 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (310 293)  (310 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (314 293)  (314 293)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 293)  (316 293)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 293)  (317 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 293)  (318 293)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 293)  (324 293)  LC_2 Logic Functioning bit
 (43 5)  (331 293)  (331 293)  LC_2 Logic Functioning bit
 (8 6)  (296 294)  (296 294)  routing T_6_18.sp4_v_t_47 <X> T_6_18.sp4_h_l_41
 (9 6)  (297 294)  (297 294)  routing T_6_18.sp4_v_t_47 <X> T_6_18.sp4_h_l_41
 (10 6)  (298 294)  (298 294)  routing T_6_18.sp4_v_t_47 <X> T_6_18.sp4_h_l_41
 (28 6)  (316 294)  (316 294)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 294)  (317 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 294)  (318 294)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 294)  (321 294)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 294)  (324 294)  LC_3 Logic Functioning bit
 (37 6)  (325 294)  (325 294)  LC_3 Logic Functioning bit
 (39 6)  (327 294)  (327 294)  LC_3 Logic Functioning bit
 (41 6)  (329 294)  (329 294)  LC_3 Logic Functioning bit
 (43 6)  (331 294)  (331 294)  LC_3 Logic Functioning bit
 (17 7)  (305 295)  (305 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (310 295)  (310 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (311 295)  (311 295)  routing T_6_18.sp4_h_r_6 <X> T_6_18.lc_trk_g1_6
 (24 7)  (312 295)  (312 295)  routing T_6_18.sp4_h_r_6 <X> T_6_18.lc_trk_g1_6
 (25 7)  (313 295)  (313 295)  routing T_6_18.sp4_h_r_6 <X> T_6_18.lc_trk_g1_6
 (28 7)  (316 295)  (316 295)  routing T_6_18.lc_trk_g2_1 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 295)  (317 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 295)  (319 295)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 295)  (320 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (321 295)  (321 295)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.input_2_3
 (34 7)  (322 295)  (322 295)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.input_2_3
 (35 7)  (323 295)  (323 295)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.input_2_3
 (36 7)  (324 295)  (324 295)  LC_3 Logic Functioning bit
 (37 7)  (325 295)  (325 295)  LC_3 Logic Functioning bit
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (14 8)  (302 296)  (302 296)  routing T_6_18.sp4_h_r_40 <X> T_6_18.lc_trk_g2_0
 (15 8)  (303 296)  (303 296)  routing T_6_18.tnr_op_1 <X> T_6_18.lc_trk_g2_1
 (17 8)  (305 296)  (305 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (313 296)  (313 296)  routing T_6_18.sp4_v_b_26 <X> T_6_18.lc_trk_g2_2
 (26 8)  (314 296)  (314 296)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 296)  (315 296)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 296)  (317 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 296)  (318 296)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 296)  (319 296)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 296)  (320 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 296)  (321 296)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 296)  (324 296)  LC_4 Logic Functioning bit
 (37 8)  (325 296)  (325 296)  LC_4 Logic Functioning bit
 (43 8)  (331 296)  (331 296)  LC_4 Logic Functioning bit
 (50 8)  (338 296)  (338 296)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (302 297)  (302 297)  routing T_6_18.sp4_h_r_40 <X> T_6_18.lc_trk_g2_0
 (15 9)  (303 297)  (303 297)  routing T_6_18.sp4_h_r_40 <X> T_6_18.lc_trk_g2_0
 (16 9)  (304 297)  (304 297)  routing T_6_18.sp4_h_r_40 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (310 297)  (310 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (311 297)  (311 297)  routing T_6_18.sp4_v_b_26 <X> T_6_18.lc_trk_g2_2
 (28 9)  (316 297)  (316 297)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 297)  (317 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 297)  (318 297)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (324 297)  (324 297)  LC_4 Logic Functioning bit
 (37 9)  (325 297)  (325 297)  LC_4 Logic Functioning bit
 (38 9)  (326 297)  (326 297)  LC_4 Logic Functioning bit
 (41 9)  (329 297)  (329 297)  LC_4 Logic Functioning bit
 (42 9)  (330 297)  (330 297)  LC_4 Logic Functioning bit
 (8 10)  (296 298)  (296 298)  routing T_6_18.sp4_v_t_42 <X> T_6_18.sp4_h_l_42
 (9 10)  (297 298)  (297 298)  routing T_6_18.sp4_v_t_42 <X> T_6_18.sp4_h_l_42
 (15 10)  (303 298)  (303 298)  routing T_6_18.tnl_op_5 <X> T_6_18.lc_trk_g2_5
 (17 10)  (305 298)  (305 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (28 10)  (316 298)  (316 298)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 298)  (318 298)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 298)  (319 298)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 298)  (322 298)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (42 10)  (330 298)  (330 298)  LC_5 Logic Functioning bit
 (43 10)  (331 298)  (331 298)  LC_5 Logic Functioning bit
 (45 10)  (333 298)  (333 298)  LC_5 Logic Functioning bit
 (50 10)  (338 298)  (338 298)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (299 299)  (299 299)  routing T_6_18.sp4_h_r_8 <X> T_6_18.sp4_h_l_45
 (14 11)  (302 299)  (302 299)  routing T_6_18.sp12_v_b_20 <X> T_6_18.lc_trk_g2_4
 (16 11)  (304 299)  (304 299)  routing T_6_18.sp12_v_b_20 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (306 299)  (306 299)  routing T_6_18.tnl_op_5 <X> T_6_18.lc_trk_g2_5
 (26 11)  (314 299)  (314 299)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 299)  (315 299)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 299)  (319 299)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (325 299)  (325 299)  LC_5 Logic Functioning bit
 (39 11)  (327 299)  (327 299)  LC_5 Logic Functioning bit
 (42 11)  (330 299)  (330 299)  LC_5 Logic Functioning bit
 (43 11)  (331 299)  (331 299)  LC_5 Logic Functioning bit
 (48 11)  (336 299)  (336 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (302 300)  (302 300)  routing T_6_18.sp12_v_b_0 <X> T_6_18.lc_trk_g3_0
 (17 12)  (305 300)  (305 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (309 300)  (309 300)  routing T_6_18.sp4_h_r_35 <X> T_6_18.lc_trk_g3_3
 (22 12)  (310 300)  (310 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 300)  (311 300)  routing T_6_18.sp4_h_r_35 <X> T_6_18.lc_trk_g3_3
 (24 12)  (312 300)  (312 300)  routing T_6_18.sp4_h_r_35 <X> T_6_18.lc_trk_g3_3
 (25 12)  (313 300)  (313 300)  routing T_6_18.sp4_h_r_34 <X> T_6_18.lc_trk_g3_2
 (5 13)  (293 301)  (293 301)  routing T_6_18.sp4_h_r_9 <X> T_6_18.sp4_v_b_9
 (14 13)  (302 301)  (302 301)  routing T_6_18.sp12_v_b_0 <X> T_6_18.lc_trk_g3_0
 (15 13)  (303 301)  (303 301)  routing T_6_18.sp12_v_b_0 <X> T_6_18.lc_trk_g3_0
 (17 13)  (305 301)  (305 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (18 13)  (306 301)  (306 301)  routing T_6_18.sp4_r_v_b_41 <X> T_6_18.lc_trk_g3_1
 (22 13)  (310 301)  (310 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (311 301)  (311 301)  routing T_6_18.sp4_h_r_34 <X> T_6_18.lc_trk_g3_2
 (24 13)  (312 301)  (312 301)  routing T_6_18.sp4_h_r_34 <X> T_6_18.lc_trk_g3_2
 (3 14)  (291 302)  (291 302)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_v_t_22
 (22 14)  (310 302)  (310 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (311 302)  (311 302)  routing T_6_18.sp4_v_b_47 <X> T_6_18.lc_trk_g3_7
 (24 14)  (312 302)  (312 302)  routing T_6_18.sp4_v_b_47 <X> T_6_18.lc_trk_g3_7
 (3 15)  (291 303)  (291 303)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_v_t_22


LogicTile_7_18

 (14 0)  (356 288)  (356 288)  routing T_7_18.sp4_h_r_8 <X> T_7_18.lc_trk_g0_0
 (27 0)  (369 288)  (369 288)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 288)  (370 288)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 288)  (371 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 288)  (373 288)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 288)  (376 288)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 288)  (378 288)  LC_0 Logic Functioning bit
 (37 0)  (379 288)  (379 288)  LC_0 Logic Functioning bit
 (38 0)  (380 288)  (380 288)  LC_0 Logic Functioning bit
 (39 0)  (381 288)  (381 288)  LC_0 Logic Functioning bit
 (45 0)  (387 288)  (387 288)  LC_0 Logic Functioning bit
 (52 0)  (394 288)  (394 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (357 289)  (357 289)  routing T_7_18.sp4_h_r_8 <X> T_7_18.lc_trk_g0_0
 (16 1)  (358 289)  (358 289)  routing T_7_18.sp4_h_r_8 <X> T_7_18.lc_trk_g0_0
 (17 1)  (359 289)  (359 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (28 1)  (370 289)  (370 289)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 289)  (371 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 289)  (372 289)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 289)  (373 289)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (48 1)  (390 289)  (390 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 290)  (356 290)  routing T_7_18.sp4_h_l_9 <X> T_7_18.lc_trk_g0_4
 (15 2)  (357 290)  (357 290)  routing T_7_18.sp4_h_r_13 <X> T_7_18.lc_trk_g0_5
 (16 2)  (358 290)  (358 290)  routing T_7_18.sp4_h_r_13 <X> T_7_18.lc_trk_g0_5
 (17 2)  (359 290)  (359 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (360 290)  (360 290)  routing T_7_18.sp4_h_r_13 <X> T_7_18.lc_trk_g0_5
 (25 2)  (367 290)  (367 290)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (26 2)  (368 290)  (368 290)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 290)  (373 290)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 290)  (378 290)  LC_1 Logic Functioning bit
 (37 2)  (379 290)  (379 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (39 2)  (381 290)  (381 290)  LC_1 Logic Functioning bit
 (41 2)  (383 290)  (383 290)  LC_1 Logic Functioning bit
 (43 2)  (385 290)  (385 290)  LC_1 Logic Functioning bit
 (0 3)  (342 291)  (342 291)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (11 3)  (353 291)  (353 291)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_h_l_39
 (14 3)  (356 291)  (356 291)  routing T_7_18.sp4_h_l_9 <X> T_7_18.lc_trk_g0_4
 (15 3)  (357 291)  (357 291)  routing T_7_18.sp4_h_l_9 <X> T_7_18.lc_trk_g0_4
 (16 3)  (358 291)  (358 291)  routing T_7_18.sp4_h_l_9 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (364 291)  (364 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 291)  (365 291)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (24 3)  (366 291)  (366 291)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (25 3)  (367 291)  (367 291)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 291)  (373 291)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 291)  (379 291)  LC_1 Logic Functioning bit
 (39 3)  (381 291)  (381 291)  LC_1 Logic Functioning bit
 (40 3)  (382 291)  (382 291)  LC_1 Logic Functioning bit
 (42 3)  (384 291)  (384 291)  LC_1 Logic Functioning bit
 (46 3)  (388 291)  (388 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (365 292)  (365 292)  routing T_7_18.sp4_h_r_3 <X> T_7_18.lc_trk_g1_3
 (24 4)  (366 292)  (366 292)  routing T_7_18.sp4_h_r_3 <X> T_7_18.lc_trk_g1_3
 (27 4)  (369 292)  (369 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 292)  (370 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 292)  (373 292)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 292)  (377 292)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.input_2_2
 (36 4)  (378 292)  (378 292)  LC_2 Logic Functioning bit
 (37 4)  (379 292)  (379 292)  LC_2 Logic Functioning bit
 (45 4)  (387 292)  (387 292)  LC_2 Logic Functioning bit
 (46 4)  (388 292)  (388 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (394 292)  (394 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (347 293)  (347 293)  routing T_7_18.sp4_h_r_3 <X> T_7_18.sp4_v_b_3
 (9 5)  (351 293)  (351 293)  routing T_7_18.sp4_v_t_45 <X> T_7_18.sp4_v_b_4
 (10 5)  (352 293)  (352 293)  routing T_7_18.sp4_v_t_45 <X> T_7_18.sp4_v_b_4
 (21 5)  (363 293)  (363 293)  routing T_7_18.sp4_h_r_3 <X> T_7_18.lc_trk_g1_3
 (28 5)  (370 293)  (370 293)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 293)  (372 293)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 293)  (373 293)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 293)  (374 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (378 293)  (378 293)  LC_2 Logic Functioning bit
 (39 5)  (381 293)  (381 293)  LC_2 Logic Functioning bit
 (3 6)  (345 294)  (345 294)  routing T_7_18.sp12_h_r_0 <X> T_7_18.sp12_v_t_23
 (8 6)  (350 294)  (350 294)  routing T_7_18.sp4_h_r_8 <X> T_7_18.sp4_h_l_41
 (10 6)  (352 294)  (352 294)  routing T_7_18.sp4_h_r_8 <X> T_7_18.sp4_h_l_41
 (12 6)  (354 294)  (354 294)  routing T_7_18.sp4_v_t_46 <X> T_7_18.sp4_h_l_40
 (16 6)  (358 294)  (358 294)  routing T_7_18.sp12_h_r_13 <X> T_7_18.lc_trk_g1_5
 (17 6)  (359 294)  (359 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (363 294)  (363 294)  routing T_7_18.wire_logic_cluster/lc_7/out <X> T_7_18.lc_trk_g1_7
 (22 6)  (364 294)  (364 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 294)  (367 294)  routing T_7_18.wire_logic_cluster/lc_6/out <X> T_7_18.lc_trk_g1_6
 (27 6)  (369 294)  (369 294)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 294)  (376 294)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 294)  (379 294)  LC_3 Logic Functioning bit
 (39 6)  (381 294)  (381 294)  LC_3 Logic Functioning bit
 (41 6)  (383 294)  (383 294)  LC_3 Logic Functioning bit
 (43 6)  (385 294)  (385 294)  LC_3 Logic Functioning bit
 (3 7)  (345 295)  (345 295)  routing T_7_18.sp12_h_r_0 <X> T_7_18.sp12_v_t_23
 (11 7)  (353 295)  (353 295)  routing T_7_18.sp4_v_t_46 <X> T_7_18.sp4_h_l_40
 (13 7)  (355 295)  (355 295)  routing T_7_18.sp4_v_t_46 <X> T_7_18.sp4_h_l_40
 (22 7)  (364 295)  (364 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (372 295)  (372 295)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (379 295)  (379 295)  LC_3 Logic Functioning bit
 (39 7)  (381 295)  (381 295)  LC_3 Logic Functioning bit
 (41 7)  (383 295)  (383 295)  LC_3 Logic Functioning bit
 (43 7)  (385 295)  (385 295)  LC_3 Logic Functioning bit
 (48 7)  (390 295)  (390 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (356 296)  (356 296)  routing T_7_18.wire_logic_cluster/lc_0/out <X> T_7_18.lc_trk_g2_0
 (16 8)  (358 296)  (358 296)  routing T_7_18.sp4_v_b_33 <X> T_7_18.lc_trk_g2_1
 (17 8)  (359 296)  (359 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (360 296)  (360 296)  routing T_7_18.sp4_v_b_33 <X> T_7_18.lc_trk_g2_1
 (22 8)  (364 296)  (364 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (365 296)  (365 296)  routing T_7_18.sp12_v_b_19 <X> T_7_18.lc_trk_g2_3
 (27 8)  (369 296)  (369 296)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 296)  (370 296)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 296)  (372 296)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 296)  (373 296)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 296)  (378 296)  LC_4 Logic Functioning bit
 (37 8)  (379 296)  (379 296)  LC_4 Logic Functioning bit
 (39 8)  (381 296)  (381 296)  LC_4 Logic Functioning bit
 (41 8)  (383 296)  (383 296)  LC_4 Logic Functioning bit
 (43 8)  (385 296)  (385 296)  LC_4 Logic Functioning bit
 (8 9)  (350 297)  (350 297)  routing T_7_18.sp4_v_t_41 <X> T_7_18.sp4_v_b_7
 (10 9)  (352 297)  (352 297)  routing T_7_18.sp4_v_t_41 <X> T_7_18.sp4_v_b_7
 (17 9)  (359 297)  (359 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (360 297)  (360 297)  routing T_7_18.sp4_v_b_33 <X> T_7_18.lc_trk_g2_1
 (21 9)  (363 297)  (363 297)  routing T_7_18.sp12_v_b_19 <X> T_7_18.lc_trk_g2_3
 (22 9)  (364 297)  (364 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (365 297)  (365 297)  routing T_7_18.sp12_v_b_18 <X> T_7_18.lc_trk_g2_2
 (25 9)  (367 297)  (367 297)  routing T_7_18.sp12_v_b_18 <X> T_7_18.lc_trk_g2_2
 (29 9)  (371 297)  (371 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 297)  (372 297)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 297)  (374 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (375 297)  (375 297)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.input_2_4
 (34 9)  (376 297)  (376 297)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.input_2_4
 (35 9)  (377 297)  (377 297)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.input_2_4
 (36 9)  (378 297)  (378 297)  LC_4 Logic Functioning bit
 (37 9)  (379 297)  (379 297)  LC_4 Logic Functioning bit
 (38 9)  (380 297)  (380 297)  LC_4 Logic Functioning bit
 (5 10)  (347 298)  (347 298)  routing T_7_18.sp4_v_t_43 <X> T_7_18.sp4_h_l_43
 (13 10)  (355 298)  (355 298)  routing T_7_18.sp4_h_r_8 <X> T_7_18.sp4_v_t_45
 (26 10)  (368 298)  (368 298)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 298)  (375 298)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 298)  (378 298)  LC_5 Logic Functioning bit
 (37 10)  (379 298)  (379 298)  LC_5 Logic Functioning bit
 (43 10)  (385 298)  (385 298)  LC_5 Logic Functioning bit
 (50 10)  (392 298)  (392 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (393 298)  (393 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (348 299)  (348 299)  routing T_7_18.sp4_v_t_43 <X> T_7_18.sp4_h_l_43
 (12 11)  (354 299)  (354 299)  routing T_7_18.sp4_h_r_8 <X> T_7_18.sp4_v_t_45
 (27 11)  (369 299)  (369 299)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 299)  (370 299)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 299)  (371 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 299)  (378 299)  LC_5 Logic Functioning bit
 (37 11)  (379 299)  (379 299)  LC_5 Logic Functioning bit
 (39 11)  (381 299)  (381 299)  LC_5 Logic Functioning bit
 (40 11)  (382 299)  (382 299)  LC_5 Logic Functioning bit
 (43 11)  (385 299)  (385 299)  LC_5 Logic Functioning bit
 (15 12)  (357 300)  (357 300)  routing T_7_18.sp4_h_r_41 <X> T_7_18.lc_trk_g3_1
 (16 12)  (358 300)  (358 300)  routing T_7_18.sp4_h_r_41 <X> T_7_18.lc_trk_g3_1
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (360 300)  (360 300)  routing T_7_18.sp4_h_r_41 <X> T_7_18.lc_trk_g3_1
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (365 300)  (365 300)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g3_3
 (24 12)  (366 300)  (366 300)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g3_3
 (26 12)  (368 300)  (368 300)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 300)  (370 300)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 300)  (375 300)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 300)  (376 300)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 300)  (378 300)  LC_6 Logic Functioning bit
 (37 12)  (379 300)  (379 300)  LC_6 Logic Functioning bit
 (38 12)  (380 300)  (380 300)  LC_6 Logic Functioning bit
 (39 12)  (381 300)  (381 300)  LC_6 Logic Functioning bit
 (18 13)  (360 301)  (360 301)  routing T_7_18.sp4_h_r_41 <X> T_7_18.lc_trk_g3_1
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (365 301)  (365 301)  routing T_7_18.sp12_v_b_18 <X> T_7_18.lc_trk_g3_2
 (25 13)  (367 301)  (367 301)  routing T_7_18.sp12_v_b_18 <X> T_7_18.lc_trk_g3_2
 (27 13)  (369 301)  (369 301)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 301)  (370 301)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 301)  (373 301)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 301)  (378 301)  LC_6 Logic Functioning bit
 (37 13)  (379 301)  (379 301)  LC_6 Logic Functioning bit
 (38 13)  (380 301)  (380 301)  LC_6 Logic Functioning bit
 (39 13)  (381 301)  (381 301)  LC_6 Logic Functioning bit
 (40 13)  (382 301)  (382 301)  LC_6 Logic Functioning bit
 (42 13)  (384 301)  (384 301)  LC_6 Logic Functioning bit
 (5 14)  (347 302)  (347 302)  routing T_7_18.sp4_v_t_44 <X> T_7_18.sp4_h_l_44
 (14 14)  (356 302)  (356 302)  routing T_7_18.sp4_v_t_17 <X> T_7_18.lc_trk_g3_4
 (15 14)  (357 302)  (357 302)  routing T_7_18.sp4_h_l_16 <X> T_7_18.lc_trk_g3_5
 (16 14)  (358 302)  (358 302)  routing T_7_18.sp4_h_l_16 <X> T_7_18.lc_trk_g3_5
 (17 14)  (359 302)  (359 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (367 302)  (367 302)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g3_6
 (28 14)  (370 302)  (370 302)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 302)  (371 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 302)  (373 302)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 302)  (374 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 302)  (376 302)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 302)  (378 302)  LC_7 Logic Functioning bit
 (37 14)  (379 302)  (379 302)  LC_7 Logic Functioning bit
 (45 14)  (387 302)  (387 302)  LC_7 Logic Functioning bit
 (50 14)  (392 302)  (392 302)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (348 303)  (348 303)  routing T_7_18.sp4_v_t_44 <X> T_7_18.sp4_h_l_44
 (16 15)  (358 303)  (358 303)  routing T_7_18.sp4_v_t_17 <X> T_7_18.lc_trk_g3_4
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (360 303)  (360 303)  routing T_7_18.sp4_h_l_16 <X> T_7_18.lc_trk_g3_5
 (22 15)  (364 303)  (364 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 303)  (365 303)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g3_6
 (25 15)  (367 303)  (367 303)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g3_6
 (26 15)  (368 303)  (368 303)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 303)  (370 303)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 303)  (371 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 303)  (372 303)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 303)  (373 303)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 303)  (378 303)  LC_7 Logic Functioning bit
 (42 15)  (384 303)  (384 303)  LC_7 Logic Functioning bit


RAM_Tile_8_18

 (4 0)  (400 288)  (400 288)  routing T_8_18.sp4_h_l_43 <X> T_8_18.sp4_v_b_0
 (6 0)  (402 288)  (402 288)  routing T_8_18.sp4_h_l_43 <X> T_8_18.sp4_v_b_0
 (13 0)  (409 288)  (409 288)  routing T_8_18.sp4_h_l_39 <X> T_8_18.sp4_v_b_2
 (5 1)  (401 289)  (401 289)  routing T_8_18.sp4_h_l_43 <X> T_8_18.sp4_v_b_0
 (12 1)  (408 289)  (408 289)  routing T_8_18.sp4_h_l_39 <X> T_8_18.sp4_v_b_2
 (8 2)  (404 290)  (404 290)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_h_l_36
 (10 2)  (406 290)  (406 290)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_h_l_36
 (12 2)  (408 290)  (408 290)  routing T_8_18.sp4_v_t_45 <X> T_8_18.sp4_h_l_39
 (11 3)  (407 291)  (407 291)  routing T_8_18.sp4_v_t_45 <X> T_8_18.sp4_h_l_39
 (13 3)  (409 291)  (409 291)  routing T_8_18.sp4_v_t_45 <X> T_8_18.sp4_h_l_39
 (12 8)  (408 296)  (408 296)  routing T_8_18.sp4_v_t_45 <X> T_8_18.sp4_h_r_8
 (5 14)  (401 302)  (401 302)  routing T_8_18.sp4_v_t_44 <X> T_8_18.sp4_h_l_44
 (12 14)  (408 302)  (408 302)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_h_l_46
 (6 15)  (402 303)  (402 303)  routing T_8_18.sp4_v_t_44 <X> T_8_18.sp4_h_l_44
 (13 15)  (409 303)  (409 303)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_h_l_46


LogicTile_9_18

 (14 0)  (452 288)  (452 288)  routing T_9_18.bnr_op_0 <X> T_9_18.lc_trk_g0_0
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 288)  (466 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 288)  (469 288)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (46 0)  (484 288)  (484 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (486 288)  (486 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (452 289)  (452 289)  routing T_9_18.bnr_op_0 <X> T_9_18.lc_trk_g0_0
 (17 1)  (455 289)  (455 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (27 1)  (465 289)  (465 289)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (44 1)  (482 289)  (482 289)  LC_0 Logic Functioning bit
 (47 1)  (485 289)  (485 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (486 289)  (486 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (438 291)  (438 291)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (15 4)  (453 292)  (453 292)  routing T_9_18.bot_op_1 <X> T_9_18.lc_trk_g1_1
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (12 6)  (450 294)  (450 294)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_l_40
 (14 6)  (452 294)  (452 294)  routing T_9_18.sp4_h_l_1 <X> T_9_18.lc_trk_g1_4
 (8 7)  (446 295)  (446 295)  routing T_9_18.sp4_h_r_10 <X> T_9_18.sp4_v_t_41
 (9 7)  (447 295)  (447 295)  routing T_9_18.sp4_h_r_10 <X> T_9_18.sp4_v_t_41
 (10 7)  (448 295)  (448 295)  routing T_9_18.sp4_h_r_10 <X> T_9_18.sp4_v_t_41
 (11 7)  (449 295)  (449 295)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_l_40
 (15 7)  (453 295)  (453 295)  routing T_9_18.sp4_h_l_1 <X> T_9_18.lc_trk_g1_4
 (16 7)  (454 295)  (454 295)  routing T_9_18.sp4_h_l_1 <X> T_9_18.lc_trk_g1_4
 (17 7)  (455 295)  (455 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (14 10)  (452 298)  (452 298)  routing T_9_18.rgt_op_4 <X> T_9_18.lc_trk_g2_4
 (8 11)  (446 299)  (446 299)  routing T_9_18.sp4_h_r_7 <X> T_9_18.sp4_v_t_42
 (9 11)  (447 299)  (447 299)  routing T_9_18.sp4_h_r_7 <X> T_9_18.sp4_v_t_42
 (15 11)  (453 299)  (453 299)  routing T_9_18.rgt_op_4 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (452 300)  (452 300)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (438 302)  (438 302)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 302)  (439 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (439 303)  (439 303)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r


LogicTile_10_18

 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 288)  (510 288)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g0_1
 (25 0)  (517 288)  (517 288)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (26 0)  (518 288)  (518 288)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 288)  (519 288)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 288)  (523 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 288)  (525 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (41 0)  (533 288)  (533 288)  LC_0 Logic Functioning bit
 (43 0)  (535 288)  (535 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (14 1)  (506 289)  (506 289)  routing T_10_18.top_op_0 <X> T_10_18.lc_trk_g0_0
 (15 1)  (507 289)  (507 289)  routing T_10_18.top_op_0 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 289)  (515 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (24 1)  (516 289)  (516 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (25 1)  (517 289)  (517 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (28 1)  (520 289)  (520 289)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 289)  (527 289)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.input_2_0
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (41 1)  (533 289)  (533 289)  LC_0 Logic Functioning bit
 (43 1)  (535 289)  (535 289)  LC_0 Logic Functioning bit
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_3 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (504 290)  (504 290)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_h_l_39
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 290)  (510 290)  routing T_10_18.wire_logic_cluster/lc_5/out <X> T_10_18.lc_trk_g0_5
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 290)  (527 290)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.input_2_1
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (0 3)  (492 291)  (492 291)  routing T_10_18.glb_netwk_3 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (4 3)  (496 291)  (496 291)  routing T_10_18.sp4_v_b_7 <X> T_10_18.sp4_h_l_37
 (8 3)  (500 291)  (500 291)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_v_t_36
 (9 3)  (501 291)  (501 291)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_v_t_36
 (10 3)  (502 291)  (502 291)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_v_t_36
 (13 3)  (505 291)  (505 291)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_h_l_39
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp4_r_v_b_28 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 291)  (523 291)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (526 291)  (526 291)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.input_2_1
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (41 3)  (533 291)  (533 291)  LC_1 Logic Functioning bit
 (42 3)  (534 291)  (534 291)  LC_1 Logic Functioning bit
 (5 4)  (497 292)  (497 292)  routing T_10_18.sp4_v_b_3 <X> T_10_18.sp4_h_r_3
 (14 4)  (506 292)  (506 292)  routing T_10_18.lft_op_0 <X> T_10_18.lc_trk_g1_0
 (6 5)  (498 293)  (498 293)  routing T_10_18.sp4_v_b_3 <X> T_10_18.sp4_h_r_3
 (15 5)  (507 293)  (507 293)  routing T_10_18.lft_op_0 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 6)  (506 294)  (506 294)  routing T_10_18.sp4_v_t_1 <X> T_10_18.lc_trk_g1_4
 (14 7)  (506 295)  (506 295)  routing T_10_18.sp4_v_t_1 <X> T_10_18.lc_trk_g1_4
 (16 7)  (508 295)  (508 295)  routing T_10_18.sp4_v_t_1 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (517 296)  (517 296)  routing T_10_18.rgt_op_2 <X> T_10_18.lc_trk_g2_2
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (18 9)  (510 297)  (510 297)  routing T_10_18.sp4_r_v_b_33 <X> T_10_18.lc_trk_g2_1
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 297)  (516 297)  routing T_10_18.rgt_op_2 <X> T_10_18.lc_trk_g2_2
 (36 9)  (528 297)  (528 297)  LC_4 Logic Functioning bit
 (38 9)  (530 297)  (530 297)  LC_4 Logic Functioning bit
 (5 10)  (497 298)  (497 298)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_h_l_43
 (12 10)  (504 298)  (504 298)  routing T_10_18.sp4_v_b_8 <X> T_10_18.sp4_h_l_45
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 298)  (515 298)  routing T_10_18.sp4_v_b_47 <X> T_10_18.lc_trk_g2_7
 (24 10)  (516 298)  (516 298)  routing T_10_18.sp4_v_b_47 <X> T_10_18.lc_trk_g2_7
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 298)  (527 298)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.input_2_5
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (37 10)  (529 298)  (529 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (45 10)  (537 298)  (537 298)  LC_5 Logic Functioning bit
 (46 10)  (538 298)  (538 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (496 299)  (496 299)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_h_l_43
 (8 11)  (500 299)  (500 299)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_v_t_42
 (9 11)  (501 299)  (501 299)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_v_t_42
 (15 11)  (507 299)  (507 299)  routing T_10_18.tnr_op_4 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (27 11)  (519 299)  (519 299)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 299)  (524 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (37 11)  (529 299)  (529 299)  LC_5 Logic Functioning bit
 (41 11)  (533 299)  (533 299)  LC_5 Logic Functioning bit
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (46 11)  (538 299)  (538 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (545 299)  (545 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (497 300)  (497 300)  routing T_10_18.sp4_v_b_9 <X> T_10_18.sp4_h_r_9
 (14 12)  (506 300)  (506 300)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g3_0
 (21 12)  (513 300)  (513 300)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 300)  (515 300)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g3_3
 (24 12)  (516 300)  (516 300)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g3_3
 (6 13)  (498 301)  (498 301)  routing T_10_18.sp4_v_b_9 <X> T_10_18.sp4_h_r_9
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 14)  (520 302)  (520 302)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 302)  (527 302)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (42 14)  (534 302)  (534 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (11 15)  (503 303)  (503 303)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_h_l_46
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 303)  (517 303)  routing T_10_18.sp4_r_v_b_46 <X> T_10_18.lc_trk_g3_6
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 303)  (522 303)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 303)  (525 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (35 15)  (527 303)  (527 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit
 (40 15)  (532 303)  (532 303)  LC_7 Logic Functioning bit
 (41 15)  (533 303)  (533 303)  LC_7 Logic Functioning bit
 (42 15)  (534 303)  (534 303)  LC_7 Logic Functioning bit
 (43 15)  (535 303)  (535 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 288)  (570 288)  routing T_11_18.bot_op_3 <X> T_11_18.lc_trk_g0_3
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 288)  (581 288)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_0
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (48 0)  (594 288)  (594 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (561 289)  (561 289)  routing T_11_18.bot_op_0 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (41 1)  (587 289)  (587 289)  LC_0 Logic Functioning bit
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (51 1)  (597 289)  (597 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_3 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 290)  (560 290)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g0_4
 (15 2)  (561 290)  (561 290)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (40 2)  (586 290)  (586 290)  LC_1 Logic Functioning bit
 (41 2)  (587 290)  (587 290)  LC_1 Logic Functioning bit
 (42 2)  (588 290)  (588 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (0 3)  (546 291)  (546 291)  routing T_11_18.glb_netwk_3 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (564 291)  (564 291)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g0_5
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.top_op_6 <X> T_11_18.lc_trk_g0_6
 (25 3)  (571 291)  (571 291)  routing T_11_18.top_op_6 <X> T_11_18.lc_trk_g0_6
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (580 291)  (580 291)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.input_2_1
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (40 3)  (586 291)  (586 291)  LC_1 Logic Functioning bit
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (42 3)  (588 291)  (588 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (14 4)  (560 292)  (560 292)  routing T_11_18.lft_op_0 <X> T_11_18.lc_trk_g1_0
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 292)  (570 292)  routing T_11_18.top_op_3 <X> T_11_18.lc_trk_g1_3
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (15 5)  (561 293)  (561 293)  routing T_11_18.lft_op_0 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (567 293)  (567 293)  routing T_11_18.top_op_3 <X> T_11_18.lc_trk_g1_3
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.top_op_2 <X> T_11_18.lc_trk_g1_2
 (25 5)  (571 293)  (571 293)  routing T_11_18.top_op_2 <X> T_11_18.lc_trk_g1_2
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (48 5)  (594 293)  (594 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (561 294)  (561 294)  routing T_11_18.lft_op_5 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.lft_op_5 <X> T_11_18.lc_trk_g1_5
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (42 6)  (588 294)  (588 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (50 6)  (596 294)  (596 294)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (550 295)  (550 295)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_h_l_38
 (6 7)  (552 295)  (552 295)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_h_l_38
 (14 7)  (560 295)  (560 295)  routing T_11_18.top_op_4 <X> T_11_18.lc_trk_g1_4
 (15 7)  (561 295)  (561 295)  routing T_11_18.top_op_4 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (569 295)  (569 295)  routing T_11_18.sp4_h_r_6 <X> T_11_18.lc_trk_g1_6
 (24 7)  (570 295)  (570 295)  routing T_11_18.sp4_h_r_6 <X> T_11_18.lc_trk_g1_6
 (25 7)  (571 295)  (571 295)  routing T_11_18.sp4_h_r_6 <X> T_11_18.lc_trk_g1_6
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (40 7)  (586 295)  (586 295)  LC_3 Logic Functioning bit
 (41 7)  (587 295)  (587 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (51 7)  (597 295)  (597 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (551 296)  (551 296)  routing T_11_18.sp4_v_b_0 <X> T_11_18.sp4_h_r_6
 (15 8)  (561 296)  (561 296)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g2_1
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 296)  (569 296)  routing T_11_18.sp4_h_r_27 <X> T_11_18.lc_trk_g2_3
 (24 8)  (570 296)  (570 296)  routing T_11_18.sp4_h_r_27 <X> T_11_18.lc_trk_g2_3
 (25 8)  (571 296)  (571 296)  routing T_11_18.sp4_h_r_34 <X> T_11_18.lc_trk_g2_2
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_4
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (4 9)  (550 297)  (550 297)  routing T_11_18.sp4_v_b_0 <X> T_11_18.sp4_h_r_6
 (6 9)  (552 297)  (552 297)  routing T_11_18.sp4_v_b_0 <X> T_11_18.sp4_h_r_6
 (21 9)  (567 297)  (567 297)  routing T_11_18.sp4_h_r_27 <X> T_11_18.lc_trk_g2_3
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 297)  (569 297)  routing T_11_18.sp4_h_r_34 <X> T_11_18.lc_trk_g2_2
 (24 9)  (570 297)  (570 297)  routing T_11_18.sp4_h_r_34 <X> T_11_18.lc_trk_g2_2
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (579 297)  (579 297)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_4
 (34 9)  (580 297)  (580 297)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_4
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (40 9)  (586 297)  (586 297)  LC_4 Logic Functioning bit
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (15 11)  (561 299)  (561 299)  routing T_11_18.sp4_v_t_33 <X> T_11_18.lc_trk_g2_4
 (16 11)  (562 299)  (562 299)  routing T_11_18.sp4_v_t_33 <X> T_11_18.lc_trk_g2_4
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.tnr_op_6 <X> T_11_18.lc_trk_g2_6
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 300)  (581 300)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.input_2_6
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (41 12)  (587 300)  (587 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (14 13)  (560 301)  (560 301)  routing T_11_18.tnl_op_0 <X> T_11_18.lc_trk_g3_0
 (15 13)  (561 301)  (561 301)  routing T_11_18.tnl_op_0 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 301)  (571 301)  routing T_11_18.sp4_r_v_b_42 <X> T_11_18.lc_trk_g3_2
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 301)  (581 301)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.input_2_6
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (39 13)  (585 301)  (585 301)  LC_6 Logic Functioning bit
 (40 13)  (586 301)  (586 301)  LC_6 Logic Functioning bit
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (42 13)  (588 301)  (588 301)  LC_6 Logic Functioning bit
 (46 13)  (592 301)  (592 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (560 302)  (560 302)  routing T_11_18.sp4_v_t_17 <X> T_11_18.lc_trk_g3_4
 (15 14)  (561 302)  (561 302)  routing T_11_18.sp4_v_t_32 <X> T_11_18.lc_trk_g3_5
 (16 14)  (562 302)  (562 302)  routing T_11_18.sp4_v_t_32 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 302)  (569 302)  routing T_11_18.sp4_v_b_47 <X> T_11_18.lc_trk_g3_7
 (24 14)  (570 302)  (570 302)  routing T_11_18.sp4_v_b_47 <X> T_11_18.lc_trk_g3_7
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (37 14)  (583 302)  (583 302)  LC_7 Logic Functioning bit
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (47 14)  (593 302)  (593 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (16 15)  (562 303)  (562 303)  routing T_11_18.sp4_v_t_17 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 303)  (586 303)  LC_7 Logic Functioning bit
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit
 (42 15)  (588 303)  (588 303)  LC_7 Logic Functioning bit
 (43 15)  (589 303)  (589 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (10 0)  (610 288)  (610 288)  routing T_12_18.sp4_v_t_45 <X> T_12_18.sp4_h_r_1
 (14 0)  (614 288)  (614 288)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g0_0
 (15 0)  (615 288)  (615 288)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g0_1
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (9 1)  (609 289)  (609 289)  routing T_12_18.sp4_v_t_40 <X> T_12_18.sp4_v_b_1
 (10 1)  (610 289)  (610 289)  routing T_12_18.sp4_v_t_40 <X> T_12_18.sp4_v_b_1
 (15 1)  (615 289)  (615 289)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g0_0
 (16 1)  (616 289)  (616 289)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_3 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (606 290)  (606 290)  routing T_12_18.sp4_h_l_42 <X> T_12_18.sp4_v_t_37
 (8 2)  (608 290)  (608 290)  routing T_12_18.sp4_v_t_36 <X> T_12_18.sp4_h_l_36
 (9 2)  (609 290)  (609 290)  routing T_12_18.sp4_v_t_36 <X> T_12_18.sp4_h_l_36
 (11 2)  (611 290)  (611 290)  routing T_12_18.sp4_v_b_11 <X> T_12_18.sp4_v_t_39
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (0 3)  (600 291)  (600 291)  routing T_12_18.glb_netwk_3 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (12 3)  (612 291)  (612 291)  routing T_12_18.sp4_v_b_11 <X> T_12_18.sp4_v_t_39
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 291)  (630 291)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (635 291)  (635 291)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.input_2_1
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (12 4)  (612 292)  (612 292)  routing T_12_18.sp4_v_t_40 <X> T_12_18.sp4_h_r_5
 (21 4)  (621 292)  (621 292)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 292)  (628 292)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (42 4)  (642 292)  (642 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (8 5)  (608 293)  (608 293)  routing T_12_18.sp4_v_t_36 <X> T_12_18.sp4_v_b_4
 (10 5)  (610 293)  (610 293)  routing T_12_18.sp4_v_t_36 <X> T_12_18.sp4_v_b_4
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 293)  (632 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 293)  (634 293)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.input_2_2
 (35 5)  (635 293)  (635 293)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.input_2_2
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (14 6)  (614 294)  (614 294)  routing T_12_18.sp4_v_t_1 <X> T_12_18.lc_trk_g1_4
 (21 6)  (621 294)  (621 294)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (45 6)  (645 294)  (645 294)  LC_3 Logic Functioning bit
 (47 6)  (647 294)  (647 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (650 294)  (650 294)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (653 294)  (653 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (614 295)  (614 295)  routing T_12_18.sp4_v_t_1 <X> T_12_18.lc_trk_g1_4
 (16 7)  (616 295)  (616 295)  routing T_12_18.sp4_v_t_1 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (15 8)  (615 296)  (615 296)  routing T_12_18.sp4_v_t_28 <X> T_12_18.lc_trk_g2_1
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_v_t_28 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (13 9)  (613 297)  (613 297)  routing T_12_18.sp4_v_t_38 <X> T_12_18.sp4_h_r_8
 (15 9)  (615 297)  (615 297)  routing T_12_18.tnr_op_0 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (623 297)  (623 297)  routing T_12_18.sp12_v_b_18 <X> T_12_18.lc_trk_g2_2
 (25 9)  (625 297)  (625 297)  routing T_12_18.sp12_v_b_18 <X> T_12_18.lc_trk_g2_2
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 297)  (633 297)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_4
 (34 9)  (634 297)  (634 297)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_4
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (8 10)  (608 298)  (608 298)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_h_l_42
 (14 10)  (614 298)  (614 298)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g2_4
 (25 10)  (625 298)  (625 298)  routing T_12_18.sp4_v_b_38 <X> T_12_18.lc_trk_g2_6
 (10 11)  (610 299)  (610 299)  routing T_12_18.sp4_h_l_39 <X> T_12_18.sp4_v_t_42
 (15 11)  (615 299)  (615 299)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 299)  (623 299)  routing T_12_18.sp4_v_b_38 <X> T_12_18.lc_trk_g2_6
 (25 11)  (625 299)  (625 299)  routing T_12_18.sp4_v_b_38 <X> T_12_18.lc_trk_g2_6
 (5 12)  (605 300)  (605 300)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_h_r_9
 (15 12)  (615 300)  (615 300)  routing T_12_18.sp4_h_r_33 <X> T_12_18.lc_trk_g3_1
 (16 12)  (616 300)  (616 300)  routing T_12_18.sp4_h_r_33 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.sp4_h_r_33 <X> T_12_18.lc_trk_g3_1
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.tnr_op_3 <X> T_12_18.lc_trk_g3_3
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 300)  (635 300)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_6
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (42 12)  (642 300)  (642 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (14 13)  (614 301)  (614 301)  routing T_12_18.sp4_r_v_b_40 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (634 301)  (634 301)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_6
 (35 13)  (635 301)  (635 301)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_6
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (12 14)  (612 302)  (612 302)  routing T_12_18.sp4_v_t_40 <X> T_12_18.sp4_h_l_46
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 302)  (623 302)  routing T_12_18.sp4_v_b_47 <X> T_12_18.lc_trk_g3_7
 (24 14)  (624 302)  (624 302)  routing T_12_18.sp4_v_b_47 <X> T_12_18.lc_trk_g3_7
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (48 14)  (648 302)  (648 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (650 302)  (650 302)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (611 303)  (611 303)  routing T_12_18.sp4_v_t_40 <X> T_12_18.sp4_h_l_46
 (13 15)  (613 303)  (613 303)  routing T_12_18.sp4_v_t_40 <X> T_12_18.sp4_h_l_46
 (16 15)  (616 303)  (616 303)  routing T_12_18.sp12_v_b_12 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (618 303)  (618 303)  routing T_12_18.sp4_r_v_b_45 <X> T_12_18.lc_trk_g3_5
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 303)  (624 303)  routing T_12_18.tnr_op_6 <X> T_12_18.lc_trk_g3_6
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit
 (48 15)  (648 303)  (648 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_18

 (6 0)  (660 288)  (660 288)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_b_0
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g0_1
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (40 0)  (694 288)  (694 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (677 289)  (677 289)  routing T_13_18.sp12_h_r_10 <X> T_13_18.lc_trk_g0_2
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_3 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 290)  (668 290)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 290)  (672 290)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g0_5
 (21 2)  (675 290)  (675 290)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g0_7
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g0_7
 (25 2)  (679 290)  (679 290)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g0_6
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (46 2)  (700 290)  (700 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 291)  (654 291)  routing T_13_18.glb_netwk_3 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (8 3)  (662 291)  (662 291)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_t_36
 (9 3)  (663 291)  (663 291)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_t_36
 (10 3)  (664 291)  (664 291)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_t_36
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (16 3)  (670 291)  (670 291)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (675 291)  (675 291)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g0_7
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (51 3)  (705 291)  (705 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (669 292)  (669 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (21 4)  (675 292)  (675 292)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_2
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (47 4)  (701 292)  (701 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (668 293)  (668 293)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g1_0
 (15 5)  (669 293)  (669 293)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (51 5)  (705 293)  (705 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (47 6)  (701 294)  (701 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (658 295)  (658 295)  routing T_13_18.sp4_v_b_10 <X> T_13_18.sp4_h_l_38
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (46 7)  (700 295)  (700 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (702 295)  (702 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (669 296)  (669 296)  routing T_13_18.tnl_op_1 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.tnr_op_3 <X> T_13_18.lc_trk_g2_3
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (18 9)  (672 297)  (672 297)  routing T_13_18.tnl_op_1 <X> T_13_18.lc_trk_g2_1
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (4 10)  (658 298)  (658 298)  routing T_13_18.sp4_h_r_6 <X> T_13_18.sp4_v_t_43
 (8 10)  (662 298)  (662 298)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_h_l_42
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_5
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (52 10)  (706 298)  (706 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (659 299)  (659 299)  routing T_13_18.sp4_h_r_6 <X> T_13_18.sp4_v_t_43
 (14 11)  (668 299)  (668 299)  routing T_13_18.sp12_v_b_20 <X> T_13_18.lc_trk_g2_4
 (16 11)  (670 299)  (670 299)  routing T_13_18.sp12_v_b_20 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 299)  (677 299)  routing T_13_18.sp4_v_b_46 <X> T_13_18.lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.sp4_v_b_46 <X> T_13_18.lc_trk_g2_6
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (47 11)  (701 299)  (701 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (707 299)  (707 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (675 300)  (675 300)  routing T_13_18.bnl_op_3 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_6
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (51 12)  (705 300)  (705 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (707 300)  (707 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (675 301)  (675 301)  routing T_13_18.bnl_op_3 <X> T_13_18.lc_trk_g3_3
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (677 301)  (677 301)  routing T_13_18.sp12_v_b_18 <X> T_13_18.lc_trk_g3_2
 (25 13)  (679 301)  (679 301)  routing T_13_18.sp12_v_b_18 <X> T_13_18.lc_trk_g3_2
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (40 13)  (694 301)  (694 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (48 13)  (702 301)  (702 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (8 14)  (662 302)  (662 302)  routing T_13_18.sp4_v_t_41 <X> T_13_18.sp4_h_l_47
 (9 14)  (663 302)  (663 302)  routing T_13_18.sp4_v_t_41 <X> T_13_18.sp4_h_l_47
 (10 14)  (664 302)  (664 302)  routing T_13_18.sp4_v_t_41 <X> T_13_18.sp4_h_l_47
 (14 14)  (668 302)  (668 302)  routing T_13_18.sp4_h_r_36 <X> T_13_18.lc_trk_g3_4
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (675 302)  (675 302)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (15 15)  (669 303)  (669 303)  routing T_13_18.sp4_h_r_36 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_h_r_36 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (675 303)  (675 303)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (25 15)  (679 303)  (679 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (688 303)  (688 303)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.input_2_7
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit
 (48 15)  (702 303)  (702 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (705 303)  (705 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (707 303)  (707 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_18

 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g0_1
 (21 0)  (729 288)  (729 288)  routing T_14_18.lft_op_3 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.lft_op_3 <X> T_14_18.lc_trk_g0_3
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_3 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (733 290)  (733 290)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g0_6
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (46 2)  (754 290)  (754 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (708 291)  (708 291)  routing T_14_18.glb_netwk_3 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g0_6
 (25 3)  (733 291)  (733 291)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g0_6
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (53 3)  (761 291)  (761 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (729 292)  (729 292)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (52 4)  (760 292)  (760 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (14 6)  (722 294)  (722 294)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g1_4
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g1_5
 (25 6)  (733 294)  (733 294)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 294)  (743 294)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.input_2_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (8 7)  (716 295)  (716 295)  routing T_14_18.sp4_h_r_10 <X> T_14_18.sp4_v_t_41
 (9 7)  (717 295)  (717 295)  routing T_14_18.sp4_h_r_10 <X> T_14_18.sp4_v_t_41
 (10 7)  (718 295)  (718 295)  routing T_14_18.sp4_h_r_10 <X> T_14_18.sp4_v_t_41
 (15 7)  (723 295)  (723 295)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 295)  (742 295)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.input_2_3
 (35 7)  (743 295)  (743 295)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (48 7)  (756 295)  (756 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (723 296)  (723 296)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g2_1
 (16 8)  (724 296)  (724 296)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (19 8)  (727 296)  (727 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (733 296)  (733 296)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g2_2
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.input_2_4
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (14 9)  (722 297)  (722 297)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g2_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (726 297)  (726 297)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g2_1
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 297)  (731 297)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (14 10)  (722 298)  (722 298)  routing T_14_18.sp4_v_b_36 <X> T_14_18.lc_trk_g2_4
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_v_b_36 <X> T_14_18.lc_trk_g2_4
 (16 11)  (724 299)  (724 299)  routing T_14_18.sp4_v_b_36 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_r_v_b_38 <X> T_14_18.lc_trk_g2_6
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (46 11)  (754 299)  (754 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (755 299)  (755 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_r_v_b_43 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g3_2
 (12 14)  (720 302)  (720 302)  routing T_14_18.sp4_v_t_46 <X> T_14_18.sp4_h_l_46
 (15 14)  (723 302)  (723 302)  routing T_14_18.sp4_h_l_16 <X> T_14_18.lc_trk_g3_5
 (16 14)  (724 302)  (724 302)  routing T_14_18.sp4_h_l_16 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (8 15)  (716 303)  (716 303)  routing T_14_18.sp4_h_l_47 <X> T_14_18.sp4_v_t_47
 (11 15)  (719 303)  (719 303)  routing T_14_18.sp4_v_t_46 <X> T_14_18.sp4_h_l_46
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_r_v_b_44 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (726 303)  (726 303)  routing T_14_18.sp4_h_l_16 <X> T_14_18.lc_trk_g3_5
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g3_6


LogicTile_16_18

 (8 14)  (824 302)  (824 302)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_h_l_47
 (9 14)  (825 302)  (825 302)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_h_l_47


LogicTile_17_18

 (5 11)  (879 299)  (879 299)  routing T_17_18.sp4_h_l_43 <X> T_17_18.sp4_v_t_43


IO_Tile_0_17

 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


LogicTile_1_17

 (22 0)  (40 272)  (40 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (41 272)  (41 272)  routing T_1_17.sp4_h_r_3 <X> T_1_17.lc_trk_g0_3
 (24 0)  (42 272)  (42 272)  routing T_1_17.sp4_h_r_3 <X> T_1_17.lc_trk_g0_3
 (15 1)  (33 273)  (33 273)  routing T_1_17.sp4_v_t_5 <X> T_1_17.lc_trk_g0_0
 (16 1)  (34 273)  (34 273)  routing T_1_17.sp4_v_t_5 <X> T_1_17.lc_trk_g0_0
 (17 1)  (35 273)  (35 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (39 273)  (39 273)  routing T_1_17.sp4_h_r_3 <X> T_1_17.lc_trk_g0_3
 (22 1)  (40 273)  (40 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (43 273)  (43 273)  routing T_1_17.sp4_r_v_b_33 <X> T_1_17.lc_trk_g0_2
 (27 2)  (45 274)  (45 274)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 274)  (47 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 274)  (48 274)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 274)  (50 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 274)  (51 274)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 274)  (52 274)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 274)  (54 274)  LC_1 Logic Functioning bit
 (37 2)  (55 274)  (55 274)  LC_1 Logic Functioning bit
 (38 2)  (56 274)  (56 274)  LC_1 Logic Functioning bit
 (39 2)  (57 274)  (57 274)  LC_1 Logic Functioning bit
 (27 3)  (45 275)  (45 275)  routing T_1_17.lc_trk_g1_0 <X> T_1_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 275)  (47 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 275)  (48 275)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 275)  (49 275)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (58 275)  (58 275)  LC_1 Logic Functioning bit
 (41 3)  (59 275)  (59 275)  LC_1 Logic Functioning bit
 (42 3)  (60 275)  (60 275)  LC_1 Logic Functioning bit
 (43 3)  (61 275)  (61 275)  LC_1 Logic Functioning bit
 (47 3)  (65 275)  (65 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 4)  (40 276)  (40 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 276)  (42 276)  routing T_1_17.top_op_3 <X> T_1_17.lc_trk_g1_3
 (14 5)  (32 277)  (32 277)  routing T_1_17.sp4_h_r_0 <X> T_1_17.lc_trk_g1_0
 (15 5)  (33 277)  (33 277)  routing T_1_17.sp4_h_r_0 <X> T_1_17.lc_trk_g1_0
 (16 5)  (34 277)  (34 277)  routing T_1_17.sp4_h_r_0 <X> T_1_17.lc_trk_g1_0
 (17 5)  (35 277)  (35 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (39 277)  (39 277)  routing T_1_17.top_op_3 <X> T_1_17.lc_trk_g1_3
 (22 6)  (40 278)  (40 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (43 278)  (43 278)  routing T_1_17.sp4_v_t_3 <X> T_1_17.lc_trk_g1_6
 (21 7)  (39 279)  (39 279)  routing T_1_17.sp4_r_v_b_31 <X> T_1_17.lc_trk_g1_7
 (22 7)  (40 279)  (40 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (41 279)  (41 279)  routing T_1_17.sp4_v_t_3 <X> T_1_17.lc_trk_g1_6
 (25 7)  (43 279)  (43 279)  routing T_1_17.sp4_v_t_3 <X> T_1_17.lc_trk_g1_6
 (9 8)  (27 280)  (27 280)  routing T_1_17.sp4_v_t_42 <X> T_1_17.sp4_h_r_7
 (4 9)  (22 281)  (22 281)  routing T_1_17.sp4_v_t_36 <X> T_1_17.sp4_h_r_6
 (4 10)  (22 282)  (22 282)  routing T_1_17.sp4_h_r_0 <X> T_1_17.sp4_v_t_43
 (6 10)  (24 282)  (24 282)  routing T_1_17.sp4_h_r_0 <X> T_1_17.sp4_v_t_43
 (26 10)  (44 282)  (44 282)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 282)  (45 282)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 282)  (46 282)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 282)  (47 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 282)  (50 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 282)  (54 282)  LC_5 Logic Functioning bit
 (37 10)  (55 282)  (55 282)  LC_5 Logic Functioning bit
 (38 10)  (56 282)  (56 282)  LC_5 Logic Functioning bit
 (39 10)  (57 282)  (57 282)  LC_5 Logic Functioning bit
 (41 10)  (59 282)  (59 282)  LC_5 Logic Functioning bit
 (43 10)  (61 282)  (61 282)  LC_5 Logic Functioning bit
 (5 11)  (23 283)  (23 283)  routing T_1_17.sp4_h_r_0 <X> T_1_17.sp4_v_t_43
 (26 11)  (44 283)  (44 283)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 283)  (45 283)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 283)  (47 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 283)  (49 283)  routing T_1_17.lc_trk_g0_2 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 283)  (50 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (51 283)  (51 283)  routing T_1_17.lc_trk_g3_0 <X> T_1_17.input_2_5
 (34 11)  (52 283)  (52 283)  routing T_1_17.lc_trk_g3_0 <X> T_1_17.input_2_5
 (36 11)  (54 283)  (54 283)  LC_5 Logic Functioning bit
 (43 11)  (61 283)  (61 283)  LC_5 Logic Functioning bit
 (46 11)  (64 283)  (64 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (33 284)  (33 284)  routing T_1_17.rgt_op_1 <X> T_1_17.lc_trk_g3_1
 (17 12)  (35 284)  (35 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 284)  (36 284)  routing T_1_17.rgt_op_1 <X> T_1_17.lc_trk_g3_1
 (22 12)  (40 284)  (40 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (41 284)  (41 284)  routing T_1_17.sp4_h_r_27 <X> T_1_17.lc_trk_g3_3
 (24 12)  (42 284)  (42 284)  routing T_1_17.sp4_h_r_27 <X> T_1_17.lc_trk_g3_3
 (29 12)  (47 284)  (47 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 284)  (49 284)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 284)  (50 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 284)  (52 284)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 284)  (54 284)  LC_6 Logic Functioning bit
 (38 12)  (56 284)  (56 284)  LC_6 Logic Functioning bit
 (41 12)  (59 284)  (59 284)  LC_6 Logic Functioning bit
 (43 12)  (61 284)  (61 284)  LC_6 Logic Functioning bit
 (14 13)  (32 285)  (32 285)  routing T_1_17.sp12_v_b_16 <X> T_1_17.lc_trk_g3_0
 (16 13)  (34 285)  (34 285)  routing T_1_17.sp12_v_b_16 <X> T_1_17.lc_trk_g3_0
 (17 13)  (35 285)  (35 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (39 285)  (39 285)  routing T_1_17.sp4_h_r_27 <X> T_1_17.lc_trk_g3_3
 (29 13)  (47 285)  (47 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 285)  (48 285)  routing T_1_17.lc_trk_g0_3 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 285)  (49 285)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 285)  (54 285)  LC_6 Logic Functioning bit
 (38 13)  (56 285)  (56 285)  LC_6 Logic Functioning bit
 (40 13)  (58 285)  (58 285)  LC_6 Logic Functioning bit
 (41 13)  (59 285)  (59 285)  LC_6 Logic Functioning bit
 (42 13)  (60 285)  (60 285)  LC_6 Logic Functioning bit
 (43 13)  (61 285)  (61 285)  LC_6 Logic Functioning bit
 (15 14)  (33 286)  (33 286)  routing T_1_17.sp4_h_r_45 <X> T_1_17.lc_trk_g3_5
 (16 14)  (34 286)  (34 286)  routing T_1_17.sp4_h_r_45 <X> T_1_17.lc_trk_g3_5
 (17 14)  (35 286)  (35 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (36 286)  (36 286)  routing T_1_17.sp4_h_r_45 <X> T_1_17.lc_trk_g3_5
 (26 14)  (44 286)  (44 286)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 286)  (45 286)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 286)  (47 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 286)  (49 286)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 286)  (50 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 286)  (51 286)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 286)  (52 286)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 286)  (54 286)  LC_7 Logic Functioning bit
 (38 14)  (56 286)  (56 286)  LC_7 Logic Functioning bit
 (41 14)  (59 286)  (59 286)  LC_7 Logic Functioning bit
 (42 14)  (60 286)  (60 286)  LC_7 Logic Functioning bit
 (43 14)  (61 286)  (61 286)  LC_7 Logic Functioning bit
 (50 14)  (68 286)  (68 286)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (32 287)  (32 287)  routing T_1_17.sp4_r_v_b_44 <X> T_1_17.lc_trk_g3_4
 (17 15)  (35 287)  (35 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (36 287)  (36 287)  routing T_1_17.sp4_h_r_45 <X> T_1_17.lc_trk_g3_5
 (27 15)  (45 287)  (45 287)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 287)  (46 287)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 287)  (47 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 287)  (48 287)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 287)  (54 287)  LC_7 Logic Functioning bit
 (38 15)  (56 287)  (56 287)  LC_7 Logic Functioning bit
 (42 15)  (60 287)  (60 287)  LC_7 Logic Functioning bit


LogicTile_2_17

 (26 0)  (98 272)  (98 272)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 272)  (100 272)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 272)  (101 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 272)  (104 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 272)  (105 272)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 272)  (106 272)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 272)  (108 272)  LC_0 Logic Functioning bit
 (37 0)  (109 272)  (109 272)  LC_0 Logic Functioning bit
 (38 0)  (110 272)  (110 272)  LC_0 Logic Functioning bit
 (41 0)  (113 272)  (113 272)  LC_0 Logic Functioning bit
 (43 0)  (115 272)  (115 272)  LC_0 Logic Functioning bit
 (17 1)  (89 273)  (89 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (98 273)  (98 273)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 273)  (101 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 273)  (102 273)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 273)  (103 273)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 273)  (104 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (105 273)  (105 273)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.input_2_0
 (34 1)  (106 273)  (106 273)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.input_2_0
 (36 1)  (108 273)  (108 273)  LC_0 Logic Functioning bit
 (39 1)  (111 273)  (111 273)  LC_0 Logic Functioning bit
 (40 1)  (112 273)  (112 273)  LC_0 Logic Functioning bit
 (15 2)  (87 274)  (87 274)  routing T_2_17.sp4_h_r_21 <X> T_2_17.lc_trk_g0_5
 (16 2)  (88 274)  (88 274)  routing T_2_17.sp4_h_r_21 <X> T_2_17.lc_trk_g0_5
 (17 2)  (89 274)  (89 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (90 274)  (90 274)  routing T_2_17.sp4_h_r_21 <X> T_2_17.lc_trk_g0_5
 (25 2)  (97 274)  (97 274)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g0_6
 (27 2)  (99 274)  (99 274)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 274)  (100 274)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 274)  (101 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 274)  (103 274)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 274)  (104 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 274)  (107 274)  routing T_2_17.lc_trk_g0_5 <X> T_2_17.input_2_1
 (36 2)  (108 274)  (108 274)  LC_1 Logic Functioning bit
 (37 2)  (109 274)  (109 274)  LC_1 Logic Functioning bit
 (39 2)  (111 274)  (111 274)  LC_1 Logic Functioning bit
 (41 2)  (113 274)  (113 274)  LC_1 Logic Functioning bit
 (43 2)  (115 274)  (115 274)  LC_1 Logic Functioning bit
 (18 3)  (90 275)  (90 275)  routing T_2_17.sp4_h_r_21 <X> T_2_17.lc_trk_g0_5
 (22 3)  (94 275)  (94 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (95 275)  (95 275)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g0_6
 (24 3)  (96 275)  (96 275)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g0_6
 (26 3)  (98 275)  (98 275)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 275)  (99 275)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 275)  (101 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 275)  (103 275)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 275)  (104 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (108 275)  (108 275)  LC_1 Logic Functioning bit
 (37 3)  (109 275)  (109 275)  LC_1 Logic Functioning bit
 (39 3)  (111 275)  (111 275)  LC_1 Logic Functioning bit
 (4 5)  (76 277)  (76 277)  routing T_2_17.sp4_v_t_47 <X> T_2_17.sp4_h_r_3
 (22 5)  (94 277)  (94 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (95 277)  (95 277)  routing T_2_17.sp4_h_r_2 <X> T_2_17.lc_trk_g1_2
 (24 5)  (96 277)  (96 277)  routing T_2_17.sp4_h_r_2 <X> T_2_17.lc_trk_g1_2
 (25 5)  (97 277)  (97 277)  routing T_2_17.sp4_h_r_2 <X> T_2_17.lc_trk_g1_2
 (21 6)  (93 278)  (93 278)  routing T_2_17.sp4_h_l_2 <X> T_2_17.lc_trk_g1_7
 (22 6)  (94 278)  (94 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (95 278)  (95 278)  routing T_2_17.sp4_h_l_2 <X> T_2_17.lc_trk_g1_7
 (24 6)  (96 278)  (96 278)  routing T_2_17.sp4_h_l_2 <X> T_2_17.lc_trk_g1_7
 (25 6)  (97 278)  (97 278)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g1_6
 (26 6)  (98 278)  (98 278)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 278)  (99 278)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 278)  (100 278)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 278)  (101 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 278)  (102 278)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 278)  (103 278)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 278)  (104 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 278)  (105 278)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 278)  (108 278)  LC_3 Logic Functioning bit
 (38 6)  (110 278)  (110 278)  LC_3 Logic Functioning bit
 (8 7)  (80 279)  (80 279)  routing T_2_17.sp4_h_r_10 <X> T_2_17.sp4_v_t_41
 (9 7)  (81 279)  (81 279)  routing T_2_17.sp4_h_r_10 <X> T_2_17.sp4_v_t_41
 (10 7)  (82 279)  (82 279)  routing T_2_17.sp4_h_r_10 <X> T_2_17.sp4_v_t_41
 (22 7)  (94 279)  (94 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 279)  (95 279)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g1_6
 (24 7)  (96 279)  (96 279)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g1_6
 (26 7)  (98 279)  (98 279)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 279)  (99 279)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 279)  (101 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (108 279)  (108 279)  LC_3 Logic Functioning bit
 (37 7)  (109 279)  (109 279)  LC_3 Logic Functioning bit
 (38 7)  (110 279)  (110 279)  LC_3 Logic Functioning bit
 (39 7)  (111 279)  (111 279)  LC_3 Logic Functioning bit
 (41 7)  (113 279)  (113 279)  LC_3 Logic Functioning bit
 (43 7)  (115 279)  (115 279)  LC_3 Logic Functioning bit
 (9 8)  (81 280)  (81 280)  routing T_2_17.sp4_v_t_42 <X> T_2_17.sp4_h_r_7
 (22 8)  (94 280)  (94 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (98 280)  (98 280)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 280)  (99 280)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 280)  (100 280)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 280)  (101 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 280)  (102 280)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 280)  (103 280)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 280)  (104 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 280)  (106 280)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 280)  (108 280)  LC_4 Logic Functioning bit
 (43 8)  (115 280)  (115 280)  LC_4 Logic Functioning bit
 (50 8)  (122 280)  (122 280)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (85 281)  (85 281)  routing T_2_17.sp4_v_t_38 <X> T_2_17.sp4_h_r_8
 (21 9)  (93 281)  (93 281)  routing T_2_17.sp4_r_v_b_35 <X> T_2_17.lc_trk_g2_3
 (26 9)  (98 281)  (98 281)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 281)  (99 281)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 281)  (100 281)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 281)  (101 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 281)  (103 281)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 281)  (108 281)  LC_4 Logic Functioning bit
 (37 9)  (109 281)  (109 281)  LC_4 Logic Functioning bit
 (39 9)  (111 281)  (111 281)  LC_4 Logic Functioning bit
 (43 9)  (115 281)  (115 281)  LC_4 Logic Functioning bit
 (51 9)  (123 281)  (123 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (84 282)  (84 282)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_h_l_45
 (13 11)  (85 283)  (85 283)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_h_l_45
 (16 11)  (88 283)  (88 283)  routing T_2_17.sp12_v_b_12 <X> T_2_17.lc_trk_g2_4
 (17 11)  (89 283)  (89 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (17 12)  (89 284)  (89 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (98 284)  (98 284)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 284)  (99 284)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 284)  (100 284)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 284)  (101 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 284)  (102 284)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 284)  (103 284)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 284)  (104 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 284)  (106 284)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 284)  (108 284)  LC_6 Logic Functioning bit
 (37 12)  (109 284)  (109 284)  LC_6 Logic Functioning bit
 (38 12)  (110 284)  (110 284)  LC_6 Logic Functioning bit
 (41 12)  (113 284)  (113 284)  LC_6 Logic Functioning bit
 (43 12)  (115 284)  (115 284)  LC_6 Logic Functioning bit
 (51 12)  (123 284)  (123 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (94 285)  (94 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (95 285)  (95 285)  routing T_2_17.sp12_v_t_9 <X> T_2_17.lc_trk_g3_2
 (26 13)  (98 285)  (98 285)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 285)  (99 285)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 285)  (101 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 285)  (103 285)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 285)  (104 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (109 285)  (109 285)  LC_6 Logic Functioning bit
 (3 14)  (75 286)  (75 286)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_v_t_22
 (11 14)  (83 286)  (83 286)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_v_t_46
 (13 14)  (85 286)  (85 286)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_v_t_46
 (17 14)  (89 286)  (89 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (93 286)  (93 286)  routing T_2_17.sp4_h_r_39 <X> T_2_17.lc_trk_g3_7
 (22 14)  (94 286)  (94 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (95 286)  (95 286)  routing T_2_17.sp4_h_r_39 <X> T_2_17.lc_trk_g3_7
 (24 14)  (96 286)  (96 286)  routing T_2_17.sp4_h_r_39 <X> T_2_17.lc_trk_g3_7
 (3 15)  (75 287)  (75 287)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_v_t_22
 (12 15)  (84 287)  (84 287)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_v_t_46
 (17 15)  (89 287)  (89 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_3_17

 (14 0)  (140 272)  (140 272)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g0_0
 (17 0)  (143 272)  (143 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (148 272)  (148 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (155 272)  (155 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 272)  (158 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 272)  (159 272)  routing T_3_17.lc_trk_g3_0 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 272)  (160 272)  routing T_3_17.lc_trk_g3_0 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 272)  (162 272)  LC_0 Logic Functioning bit
 (37 0)  (163 272)  (163 272)  LC_0 Logic Functioning bit
 (38 0)  (164 272)  (164 272)  LC_0 Logic Functioning bit
 (41 0)  (167 272)  (167 272)  LC_0 Logic Functioning bit
 (43 0)  (169 272)  (169 272)  LC_0 Logic Functioning bit
 (14 1)  (140 273)  (140 273)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g0_0
 (15 1)  (141 273)  (141 273)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g0_0
 (16 1)  (142 273)  (142 273)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g0_0
 (17 1)  (143 273)  (143 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (144 273)  (144 273)  routing T_3_17.sp4_r_v_b_34 <X> T_3_17.lc_trk_g0_1
 (21 1)  (147 273)  (147 273)  routing T_3_17.sp4_r_v_b_32 <X> T_3_17.lc_trk_g0_3
 (28 1)  (154 273)  (154 273)  routing T_3_17.lc_trk_g2_0 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 273)  (155 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 273)  (158 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (160 273)  (160 273)  routing T_3_17.lc_trk_g1_1 <X> T_3_17.input_2_0
 (36 1)  (162 273)  (162 273)  LC_0 Logic Functioning bit
 (39 1)  (165 273)  (165 273)  LC_0 Logic Functioning bit
 (40 1)  (166 273)  (166 273)  LC_0 Logic Functioning bit
 (12 2)  (138 274)  (138 274)  routing T_3_17.sp4_v_t_39 <X> T_3_17.sp4_h_l_39
 (21 2)  (147 274)  (147 274)  routing T_3_17.sp4_v_b_15 <X> T_3_17.lc_trk_g0_7
 (22 2)  (148 274)  (148 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (149 274)  (149 274)  routing T_3_17.sp4_v_b_15 <X> T_3_17.lc_trk_g0_7
 (27 2)  (153 274)  (153 274)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 274)  (154 274)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 274)  (155 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 274)  (156 274)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 274)  (158 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 274)  (160 274)  routing T_3_17.lc_trk_g1_1 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 274)  (162 274)  LC_1 Logic Functioning bit
 (37 2)  (163 274)  (163 274)  LC_1 Logic Functioning bit
 (41 2)  (167 274)  (167 274)  LC_1 Logic Functioning bit
 (43 2)  (169 274)  (169 274)  LC_1 Logic Functioning bit
 (50 2)  (176 274)  (176 274)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (137 275)  (137 275)  routing T_3_17.sp4_v_t_39 <X> T_3_17.sp4_h_l_39
 (21 3)  (147 275)  (147 275)  routing T_3_17.sp4_v_b_15 <X> T_3_17.lc_trk_g0_7
 (28 3)  (154 275)  (154 275)  routing T_3_17.lc_trk_g2_1 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 275)  (155 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 275)  (156 275)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (162 275)  (162 275)  LC_1 Logic Functioning bit
 (37 3)  (163 275)  (163 275)  LC_1 Logic Functioning bit
 (41 3)  (167 275)  (167 275)  LC_1 Logic Functioning bit
 (42 3)  (168 275)  (168 275)  LC_1 Logic Functioning bit
 (14 4)  (140 276)  (140 276)  routing T_3_17.lft_op_0 <X> T_3_17.lc_trk_g1_0
 (15 4)  (141 276)  (141 276)  routing T_3_17.sp4_v_b_17 <X> T_3_17.lc_trk_g1_1
 (16 4)  (142 276)  (142 276)  routing T_3_17.sp4_v_b_17 <X> T_3_17.lc_trk_g1_1
 (17 4)  (143 276)  (143 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (151 276)  (151 276)  routing T_3_17.sp4_h_l_7 <X> T_3_17.lc_trk_g1_2
 (26 4)  (152 276)  (152 276)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 276)  (153 276)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 276)  (155 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 276)  (156 276)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 276)  (158 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (163 276)  (163 276)  LC_2 Logic Functioning bit
 (42 4)  (168 276)  (168 276)  LC_2 Logic Functioning bit
 (50 4)  (176 276)  (176 276)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (141 277)  (141 277)  routing T_3_17.lft_op_0 <X> T_3_17.lc_trk_g1_0
 (17 5)  (143 277)  (143 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (148 277)  (148 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (149 277)  (149 277)  routing T_3_17.sp4_h_l_7 <X> T_3_17.lc_trk_g1_2
 (24 5)  (150 277)  (150 277)  routing T_3_17.sp4_h_l_7 <X> T_3_17.lc_trk_g1_2
 (25 5)  (151 277)  (151 277)  routing T_3_17.sp4_h_l_7 <X> T_3_17.lc_trk_g1_2
 (26 5)  (152 277)  (152 277)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 277)  (153 277)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 277)  (155 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 277)  (157 277)  routing T_3_17.lc_trk_g0_3 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 277)  (162 277)  LC_2 Logic Functioning bit
 (37 5)  (163 277)  (163 277)  LC_2 Logic Functioning bit
 (38 5)  (164 277)  (164 277)  LC_2 Logic Functioning bit
 (42 5)  (168 277)  (168 277)  LC_2 Logic Functioning bit
 (5 6)  (131 278)  (131 278)  routing T_3_17.sp4_v_t_44 <X> T_3_17.sp4_h_l_38
 (6 6)  (132 278)  (132 278)  routing T_3_17.sp4_h_l_47 <X> T_3_17.sp4_v_t_38
 (21 6)  (147 278)  (147 278)  routing T_3_17.sp4_h_l_10 <X> T_3_17.lc_trk_g1_7
 (22 6)  (148 278)  (148 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (149 278)  (149 278)  routing T_3_17.sp4_h_l_10 <X> T_3_17.lc_trk_g1_7
 (24 6)  (150 278)  (150 278)  routing T_3_17.sp4_h_l_10 <X> T_3_17.lc_trk_g1_7
 (29 6)  (155 278)  (155 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 278)  (157 278)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 278)  (158 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 278)  (159 278)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 278)  (160 278)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 278)  (161 278)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.input_2_3
 (36 6)  (162 278)  (162 278)  LC_3 Logic Functioning bit
 (37 6)  (163 278)  (163 278)  LC_3 Logic Functioning bit
 (38 6)  (164 278)  (164 278)  LC_3 Logic Functioning bit
 (41 6)  (167 278)  (167 278)  LC_3 Logic Functioning bit
 (42 6)  (168 278)  (168 278)  LC_3 Logic Functioning bit
 (4 7)  (130 279)  (130 279)  routing T_3_17.sp4_v_t_44 <X> T_3_17.sp4_h_l_38
 (6 7)  (132 279)  (132 279)  routing T_3_17.sp4_v_t_44 <X> T_3_17.sp4_h_l_38
 (8 7)  (134 279)  (134 279)  routing T_3_17.sp4_h_r_4 <X> T_3_17.sp4_v_t_41
 (9 7)  (135 279)  (135 279)  routing T_3_17.sp4_h_r_4 <X> T_3_17.sp4_v_t_41
 (14 7)  (140 279)  (140 279)  routing T_3_17.sp4_h_r_4 <X> T_3_17.lc_trk_g1_4
 (15 7)  (141 279)  (141 279)  routing T_3_17.sp4_h_r_4 <X> T_3_17.lc_trk_g1_4
 (16 7)  (142 279)  (142 279)  routing T_3_17.sp4_h_r_4 <X> T_3_17.lc_trk_g1_4
 (17 7)  (143 279)  (143 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (147 279)  (147 279)  routing T_3_17.sp4_h_l_10 <X> T_3_17.lc_trk_g1_7
 (26 7)  (152 279)  (152 279)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 279)  (153 279)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 279)  (154 279)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 279)  (155 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 279)  (158 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (160 279)  (160 279)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.input_2_3
 (36 7)  (162 279)  (162 279)  LC_3 Logic Functioning bit
 (37 7)  (163 279)  (163 279)  LC_3 Logic Functioning bit
 (42 7)  (168 279)  (168 279)  LC_3 Logic Functioning bit
 (14 8)  (140 280)  (140 280)  routing T_3_17.sp4_v_t_21 <X> T_3_17.lc_trk_g2_0
 (17 8)  (143 280)  (143 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (148 280)  (148 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (149 280)  (149 280)  routing T_3_17.sp4_h_r_27 <X> T_3_17.lc_trk_g2_3
 (24 8)  (150 280)  (150 280)  routing T_3_17.sp4_h_r_27 <X> T_3_17.lc_trk_g2_3
 (29 8)  (155 280)  (155 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 280)  (156 280)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 280)  (157 280)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 280)  (158 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 280)  (159 280)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 280)  (160 280)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 280)  (162 280)  LC_4 Logic Functioning bit
 (37 8)  (163 280)  (163 280)  LC_4 Logic Functioning bit
 (43 8)  (169 280)  (169 280)  LC_4 Logic Functioning bit
 (50 8)  (176 280)  (176 280)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (136 281)  (136 281)  routing T_3_17.sp4_h_r_2 <X> T_3_17.sp4_v_b_7
 (14 9)  (140 281)  (140 281)  routing T_3_17.sp4_v_t_21 <X> T_3_17.lc_trk_g2_0
 (16 9)  (142 281)  (142 281)  routing T_3_17.sp4_v_t_21 <X> T_3_17.lc_trk_g2_0
 (17 9)  (143 281)  (143 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (144 281)  (144 281)  routing T_3_17.sp4_r_v_b_33 <X> T_3_17.lc_trk_g2_1
 (21 9)  (147 281)  (147 281)  routing T_3_17.sp4_h_r_27 <X> T_3_17.lc_trk_g2_3
 (29 9)  (155 281)  (155 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 281)  (156 281)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (162 281)  (162 281)  LC_4 Logic Functioning bit
 (37 9)  (163 281)  (163 281)  LC_4 Logic Functioning bit
 (38 9)  (164 281)  (164 281)  LC_4 Logic Functioning bit
 (41 9)  (167 281)  (167 281)  LC_4 Logic Functioning bit
 (42 9)  (168 281)  (168 281)  LC_4 Logic Functioning bit
 (22 10)  (148 282)  (148 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (152 282)  (152 282)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (157 282)  (157 282)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 282)  (158 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 282)  (159 282)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 282)  (162 282)  LC_5 Logic Functioning bit
 (37 10)  (163 282)  (163 282)  LC_5 Logic Functioning bit
 (38 10)  (164 282)  (164 282)  LC_5 Logic Functioning bit
 (41 10)  (167 282)  (167 282)  LC_5 Logic Functioning bit
 (46 10)  (172 282)  (172 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (148 283)  (148 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (149 283)  (149 283)  routing T_3_17.sp4_h_r_30 <X> T_3_17.lc_trk_g2_6
 (24 11)  (150 283)  (150 283)  routing T_3_17.sp4_h_r_30 <X> T_3_17.lc_trk_g2_6
 (25 11)  (151 283)  (151 283)  routing T_3_17.sp4_h_r_30 <X> T_3_17.lc_trk_g2_6
 (26 11)  (152 283)  (152 283)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 283)  (154 283)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 283)  (155 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 283)  (157 283)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 283)  (158 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (159 283)  (159 283)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.input_2_5
 (35 11)  (161 283)  (161 283)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.input_2_5
 (36 11)  (162 283)  (162 283)  LC_5 Logic Functioning bit
 (37 11)  (163 283)  (163 283)  LC_5 Logic Functioning bit
 (39 11)  (165 283)  (165 283)  LC_5 Logic Functioning bit
 (40 11)  (166 283)  (166 283)  LC_5 Logic Functioning bit
 (21 12)  (147 284)  (147 284)  routing T_3_17.sp4_v_t_14 <X> T_3_17.lc_trk_g3_3
 (22 12)  (148 284)  (148 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (149 284)  (149 284)  routing T_3_17.sp4_v_t_14 <X> T_3_17.lc_trk_g3_3
 (25 12)  (151 284)  (151 284)  routing T_3_17.sp4_h_r_34 <X> T_3_17.lc_trk_g3_2
 (17 13)  (143 285)  (143 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (148 285)  (148 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 285)  (149 285)  routing T_3_17.sp4_h_r_34 <X> T_3_17.lc_trk_g3_2
 (24 13)  (150 285)  (150 285)  routing T_3_17.sp4_h_r_34 <X> T_3_17.lc_trk_g3_2
 (14 14)  (140 286)  (140 286)  routing T_3_17.sp12_v_t_3 <X> T_3_17.lc_trk_g3_4
 (17 14)  (143 286)  (143 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (148 286)  (148 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (153 286)  (153 286)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 286)  (154 286)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 286)  (155 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 286)  (158 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 286)  (160 286)  routing T_3_17.lc_trk_g1_1 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 286)  (162 286)  LC_7 Logic Functioning bit
 (38 14)  (164 286)  (164 286)  LC_7 Logic Functioning bit
 (43 14)  (169 286)  (169 286)  LC_7 Logic Functioning bit
 (47 14)  (173 286)  (173 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (140 287)  (140 287)  routing T_3_17.sp12_v_t_3 <X> T_3_17.lc_trk_g3_4
 (15 15)  (141 287)  (141 287)  routing T_3_17.sp12_v_t_3 <X> T_3_17.lc_trk_g3_4
 (17 15)  (143 287)  (143 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (144 287)  (144 287)  routing T_3_17.sp4_r_v_b_45 <X> T_3_17.lc_trk_g3_5
 (21 15)  (147 287)  (147 287)  routing T_3_17.sp4_r_v_b_47 <X> T_3_17.lc_trk_g3_7
 (27 15)  (153 287)  (153 287)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 287)  (155 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 287)  (156 287)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 287)  (158 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (160 287)  (160 287)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.input_2_7
 (35 15)  (161 287)  (161 287)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.input_2_7
 (37 15)  (163 287)  (163 287)  LC_7 Logic Functioning bit
 (39 15)  (165 287)  (165 287)  LC_7 Logic Functioning bit
 (41 15)  (167 287)  (167 287)  LC_7 Logic Functioning bit
 (42 15)  (168 287)  (168 287)  LC_7 Logic Functioning bit
 (43 15)  (169 287)  (169 287)  LC_7 Logic Functioning bit


LogicTile_4_17

 (17 0)  (197 272)  (197 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (202 272)  (202 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (203 272)  (203 272)  routing T_4_17.sp4_h_r_3 <X> T_4_17.lc_trk_g0_3
 (24 0)  (204 272)  (204 272)  routing T_4_17.sp4_h_r_3 <X> T_4_17.lc_trk_g0_3
 (26 0)  (206 272)  (206 272)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 272)  (207 272)  routing T_4_17.lc_trk_g1_0 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 272)  (209 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 272)  (212 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 272)  (213 272)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 272)  (214 272)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 272)  (216 272)  LC_0 Logic Functioning bit
 (38 0)  (218 272)  (218 272)  LC_0 Logic Functioning bit
 (41 0)  (221 272)  (221 272)  LC_0 Logic Functioning bit
 (43 0)  (223 272)  (223 272)  LC_0 Logic Functioning bit
 (45 0)  (225 272)  (225 272)  LC_0 Logic Functioning bit
 (18 1)  (198 273)  (198 273)  routing T_4_17.sp4_r_v_b_34 <X> T_4_17.lc_trk_g0_1
 (21 1)  (201 273)  (201 273)  routing T_4_17.sp4_h_r_3 <X> T_4_17.lc_trk_g0_3
 (22 1)  (202 273)  (202 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (204 273)  (204 273)  routing T_4_17.bot_op_2 <X> T_4_17.lc_trk_g0_2
 (26 1)  (206 273)  (206 273)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 273)  (207 273)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 273)  (208 273)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 273)  (209 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 273)  (211 273)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 273)  (217 273)  LC_0 Logic Functioning bit
 (39 1)  (219 273)  (219 273)  LC_0 Logic Functioning bit
 (41 1)  (221 273)  (221 273)  LC_0 Logic Functioning bit
 (43 1)  (223 273)  (223 273)  LC_0 Logic Functioning bit
 (0 2)  (180 274)  (180 274)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (182 274)  (182 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (195 274)  (195 274)  routing T_4_17.sp4_h_r_13 <X> T_4_17.lc_trk_g0_5
 (16 2)  (196 274)  (196 274)  routing T_4_17.sp4_h_r_13 <X> T_4_17.lc_trk_g0_5
 (17 2)  (197 274)  (197 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (198 274)  (198 274)  routing T_4_17.sp4_h_r_13 <X> T_4_17.lc_trk_g0_5
 (19 2)  (199 274)  (199 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (206 274)  (206 274)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (208 274)  (208 274)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 274)  (209 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 274)  (210 274)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 274)  (212 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 274)  (214 274)  routing T_4_17.lc_trk_g1_1 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 274)  (216 274)  LC_1 Logic Functioning bit
 (37 2)  (217 274)  (217 274)  LC_1 Logic Functioning bit
 (39 2)  (219 274)  (219 274)  LC_1 Logic Functioning bit
 (41 2)  (221 274)  (221 274)  LC_1 Logic Functioning bit
 (43 2)  (223 274)  (223 274)  LC_1 Logic Functioning bit
 (0 3)  (180 275)  (180 275)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (27 3)  (207 275)  (207 275)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 275)  (209 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 275)  (212 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (214 275)  (214 275)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.input_2_1
 (35 3)  (215 275)  (215 275)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.input_2_1
 (36 3)  (216 275)  (216 275)  LC_1 Logic Functioning bit
 (37 3)  (217 275)  (217 275)  LC_1 Logic Functioning bit
 (39 3)  (219 275)  (219 275)  LC_1 Logic Functioning bit
 (5 4)  (185 276)  (185 276)  routing T_4_17.sp4_v_t_38 <X> T_4_17.sp4_h_r_3
 (12 4)  (192 276)  (192 276)  routing T_4_17.sp4_v_t_40 <X> T_4_17.sp4_h_r_5
 (14 4)  (194 276)  (194 276)  routing T_4_17.wire_logic_cluster/lc_0/out <X> T_4_17.lc_trk_g1_0
 (15 4)  (195 276)  (195 276)  routing T_4_17.sp4_h_l_4 <X> T_4_17.lc_trk_g1_1
 (16 4)  (196 276)  (196 276)  routing T_4_17.sp4_h_l_4 <X> T_4_17.lc_trk_g1_1
 (17 4)  (197 276)  (197 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (198 276)  (198 276)  routing T_4_17.sp4_h_l_4 <X> T_4_17.lc_trk_g1_1
 (22 4)  (202 276)  (202 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (205 276)  (205 276)  routing T_4_17.sp4_h_l_7 <X> T_4_17.lc_trk_g1_2
 (26 4)  (206 276)  (206 276)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (209 276)  (209 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 276)  (210 276)  routing T_4_17.lc_trk_g0_5 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 276)  (212 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 276)  (216 276)  LC_2 Logic Functioning bit
 (37 4)  (217 276)  (217 276)  LC_2 Logic Functioning bit
 (43 4)  (223 276)  (223 276)  LC_2 Logic Functioning bit
 (50 4)  (230 276)  (230 276)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (197 277)  (197 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (198 277)  (198 277)  routing T_4_17.sp4_h_l_4 <X> T_4_17.lc_trk_g1_1
 (21 5)  (201 277)  (201 277)  routing T_4_17.sp4_r_v_b_27 <X> T_4_17.lc_trk_g1_3
 (22 5)  (202 277)  (202 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (203 277)  (203 277)  routing T_4_17.sp4_h_l_7 <X> T_4_17.lc_trk_g1_2
 (24 5)  (204 277)  (204 277)  routing T_4_17.sp4_h_l_7 <X> T_4_17.lc_trk_g1_2
 (25 5)  (205 277)  (205 277)  routing T_4_17.sp4_h_l_7 <X> T_4_17.lc_trk_g1_2
 (28 5)  (208 277)  (208 277)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 277)  (209 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 277)  (211 277)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 277)  (216 277)  LC_2 Logic Functioning bit
 (37 5)  (217 277)  (217 277)  LC_2 Logic Functioning bit
 (38 5)  (218 277)  (218 277)  LC_2 Logic Functioning bit
 (41 5)  (221 277)  (221 277)  LC_2 Logic Functioning bit
 (42 5)  (222 277)  (222 277)  LC_2 Logic Functioning bit
 (25 6)  (205 278)  (205 278)  routing T_4_17.sp4_v_t_3 <X> T_4_17.lc_trk_g1_6
 (29 6)  (209 278)  (209 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 278)  (212 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 278)  (214 278)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 278)  (216 278)  LC_3 Logic Functioning bit
 (38 6)  (218 278)  (218 278)  LC_3 Logic Functioning bit
 (43 6)  (223 278)  (223 278)  LC_3 Logic Functioning bit
 (14 7)  (194 279)  (194 279)  routing T_4_17.sp4_r_v_b_28 <X> T_4_17.lc_trk_g1_4
 (17 7)  (197 279)  (197 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (202 279)  (202 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (203 279)  (203 279)  routing T_4_17.sp4_v_t_3 <X> T_4_17.lc_trk_g1_6
 (25 7)  (205 279)  (205 279)  routing T_4_17.sp4_v_t_3 <X> T_4_17.lc_trk_g1_6
 (26 7)  (206 279)  (206 279)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 279)  (208 279)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 279)  (209 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 279)  (210 279)  routing T_4_17.lc_trk_g0_2 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 279)  (211 279)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 279)  (212 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (214 279)  (214 279)  routing T_4_17.lc_trk_g1_0 <X> T_4_17.input_2_3
 (36 7)  (216 279)  (216 279)  LC_3 Logic Functioning bit
 (38 7)  (218 279)  (218 279)  LC_3 Logic Functioning bit
 (40 7)  (220 279)  (220 279)  LC_3 Logic Functioning bit
 (42 7)  (222 279)  (222 279)  LC_3 Logic Functioning bit
 (43 7)  (223 279)  (223 279)  LC_3 Logic Functioning bit
 (15 8)  (195 280)  (195 280)  routing T_4_17.rgt_op_1 <X> T_4_17.lc_trk_g2_1
 (17 8)  (197 280)  (197 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (198 280)  (198 280)  routing T_4_17.rgt_op_1 <X> T_4_17.lc_trk_g2_1
 (22 8)  (202 280)  (202 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (203 280)  (203 280)  routing T_4_17.sp4_h_r_27 <X> T_4_17.lc_trk_g2_3
 (24 8)  (204 280)  (204 280)  routing T_4_17.sp4_h_r_27 <X> T_4_17.lc_trk_g2_3
 (25 8)  (205 280)  (205 280)  routing T_4_17.sp4_h_r_34 <X> T_4_17.lc_trk_g2_2
 (29 8)  (209 280)  (209 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 280)  (211 280)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 280)  (212 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 280)  (214 280)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (217 280)  (217 280)  LC_4 Logic Functioning bit
 (41 8)  (221 280)  (221 280)  LC_4 Logic Functioning bit
 (42 8)  (222 280)  (222 280)  LC_4 Logic Functioning bit
 (43 8)  (223 280)  (223 280)  LC_4 Logic Functioning bit
 (50 8)  (230 280)  (230 280)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (201 281)  (201 281)  routing T_4_17.sp4_h_r_27 <X> T_4_17.lc_trk_g2_3
 (22 9)  (202 281)  (202 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 281)  (203 281)  routing T_4_17.sp4_h_r_34 <X> T_4_17.lc_trk_g2_2
 (24 9)  (204 281)  (204 281)  routing T_4_17.sp4_h_r_34 <X> T_4_17.lc_trk_g2_2
 (27 9)  (207 281)  (207 281)  routing T_4_17.lc_trk_g1_1 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 281)  (209 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 281)  (211 281)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (216 281)  (216 281)  LC_4 Logic Functioning bit
 (43 9)  (223 281)  (223 281)  LC_4 Logic Functioning bit
 (14 11)  (194 283)  (194 283)  routing T_4_17.sp4_r_v_b_36 <X> T_4_17.lc_trk_g2_4
 (17 11)  (197 283)  (197 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 12)  (197 284)  (197 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (207 284)  (207 284)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 284)  (208 284)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 284)  (209 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 284)  (210 284)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 284)  (212 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 284)  (213 284)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 284)  (214 284)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 284)  (216 284)  LC_6 Logic Functioning bit
 (38 12)  (218 284)  (218 284)  LC_6 Logic Functioning bit
 (41 12)  (221 284)  (221 284)  LC_6 Logic Functioning bit
 (43 12)  (223 284)  (223 284)  LC_6 Logic Functioning bit
 (45 12)  (225 284)  (225 284)  LC_6 Logic Functioning bit
 (18 13)  (198 285)  (198 285)  routing T_4_17.sp4_r_v_b_41 <X> T_4_17.lc_trk_g3_1
 (22 13)  (202 285)  (202 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (207 285)  (207 285)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 285)  (208 285)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 285)  (209 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 285)  (210 285)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 285)  (211 285)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 285)  (217 285)  LC_6 Logic Functioning bit
 (39 13)  (219 285)  (219 285)  LC_6 Logic Functioning bit
 (41 13)  (221 285)  (221 285)  LC_6 Logic Functioning bit
 (43 13)  (223 285)  (223 285)  LC_6 Logic Functioning bit
 (22 14)  (202 286)  (202 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (205 286)  (205 286)  routing T_4_17.wire_logic_cluster/lc_6/out <X> T_4_17.lc_trk_g3_6
 (26 14)  (206 286)  (206 286)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 286)  (208 286)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 286)  (209 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 286)  (212 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 286)  (214 286)  routing T_4_17.lc_trk_g1_1 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (217 286)  (217 286)  LC_7 Logic Functioning bit
 (41 14)  (221 286)  (221 286)  LC_7 Logic Functioning bit
 (43 14)  (223 286)  (223 286)  LC_7 Logic Functioning bit
 (51 14)  (231 286)  (231 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (194 287)  (194 287)  routing T_4_17.tnl_op_4 <X> T_4_17.lc_trk_g3_4
 (15 15)  (195 287)  (195 287)  routing T_4_17.tnl_op_4 <X> T_4_17.lc_trk_g3_4
 (17 15)  (197 287)  (197 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (201 287)  (201 287)  routing T_4_17.sp4_r_v_b_47 <X> T_4_17.lc_trk_g3_7
 (22 15)  (202 287)  (202 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (207 287)  (207 287)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 287)  (208 287)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 287)  (209 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 287)  (210 287)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 287)  (212 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (213 287)  (213 287)  routing T_4_17.lc_trk_g2_1 <X> T_4_17.input_2_7
 (37 15)  (217 287)  (217 287)  LC_7 Logic Functioning bit
 (40 15)  (220 287)  (220 287)  LC_7 Logic Functioning bit
 (42 15)  (222 287)  (222 287)  LC_7 Logic Functioning bit


LogicTile_5_17

 (9 0)  (243 272)  (243 272)  routing T_5_17.sp4_v_t_36 <X> T_5_17.sp4_h_r_1
 (15 0)  (249 272)  (249 272)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g0_1
 (16 0)  (250 272)  (250 272)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g0_1
 (17 0)  (251 272)  (251 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (252 272)  (252 272)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g0_1
 (22 0)  (256 272)  (256 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (257 272)  (257 272)  routing T_5_17.sp4_v_b_19 <X> T_5_17.lc_trk_g0_3
 (24 0)  (258 272)  (258 272)  routing T_5_17.sp4_v_b_19 <X> T_5_17.lc_trk_g0_3
 (28 0)  (262 272)  (262 272)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 272)  (263 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (272 272)  (272 272)  LC_0 Logic Functioning bit
 (39 0)  (273 272)  (273 272)  LC_0 Logic Functioning bit
 (42 0)  (276 272)  (276 272)  LC_0 Logic Functioning bit
 (43 0)  (277 272)  (277 272)  LC_0 Logic Functioning bit
 (22 1)  (256 273)  (256 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 273)  (257 273)  routing T_5_17.sp4_v_b_18 <X> T_5_17.lc_trk_g0_2
 (24 1)  (258 273)  (258 273)  routing T_5_17.sp4_v_b_18 <X> T_5_17.lc_trk_g0_2
 (27 1)  (261 273)  (261 273)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 273)  (262 273)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 273)  (263 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 273)  (264 273)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 273)  (265 273)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 273)  (266 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (267 273)  (267 273)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.input_2_0
 (35 1)  (269 273)  (269 273)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.input_2_0
 (36 1)  (270 273)  (270 273)  LC_0 Logic Functioning bit
 (37 1)  (271 273)  (271 273)  LC_0 Logic Functioning bit
 (40 1)  (274 273)  (274 273)  LC_0 Logic Functioning bit
 (41 1)  (275 273)  (275 273)  LC_0 Logic Functioning bit
 (0 2)  (234 274)  (234 274)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (236 274)  (236 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (239 274)  (239 274)  routing T_5_17.sp4_v_t_37 <X> T_5_17.sp4_h_l_37
 (27 2)  (261 274)  (261 274)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 274)  (263 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 274)  (267 274)  routing T_5_17.lc_trk_g2_0 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 274)  (270 274)  LC_1 Logic Functioning bit
 (37 2)  (271 274)  (271 274)  LC_1 Logic Functioning bit
 (40 2)  (274 274)  (274 274)  LC_1 Logic Functioning bit
 (41 2)  (275 274)  (275 274)  LC_1 Logic Functioning bit
 (45 2)  (279 274)  (279 274)  LC_1 Logic Functioning bit
 (50 2)  (284 274)  (284 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 275)  (234 275)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (6 3)  (240 275)  (240 275)  routing T_5_17.sp4_v_t_37 <X> T_5_17.sp4_h_l_37
 (28 3)  (262 275)  (262 275)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 275)  (263 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 275)  (264 275)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (38 3)  (272 275)  (272 275)  LC_1 Logic Functioning bit
 (39 3)  (273 275)  (273 275)  LC_1 Logic Functioning bit
 (42 3)  (276 275)  (276 275)  LC_1 Logic Functioning bit
 (43 3)  (277 275)  (277 275)  LC_1 Logic Functioning bit
 (1 4)  (235 276)  (235 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (248 276)  (248 276)  routing T_5_17.sp4_v_b_8 <X> T_5_17.lc_trk_g1_0
 (15 4)  (249 276)  (249 276)  routing T_5_17.sp4_h_r_1 <X> T_5_17.lc_trk_g1_1
 (16 4)  (250 276)  (250 276)  routing T_5_17.sp4_h_r_1 <X> T_5_17.lc_trk_g1_1
 (17 4)  (251 276)  (251 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (255 276)  (255 276)  routing T_5_17.wire_logic_cluster/lc_3/out <X> T_5_17.lc_trk_g1_3
 (22 4)  (256 276)  (256 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (262 276)  (262 276)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 276)  (263 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 276)  (264 276)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 276)  (265 276)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 276)  (267 276)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 276)  (268 276)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (39 4)  (273 276)  (273 276)  LC_2 Logic Functioning bit
 (41 4)  (275 276)  (275 276)  LC_2 Logic Functioning bit
 (43 4)  (277 276)  (277 276)  LC_2 Logic Functioning bit
 (1 5)  (235 277)  (235 277)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_logic_cluster/lc_7/cen
 (14 5)  (248 277)  (248 277)  routing T_5_17.sp4_v_b_8 <X> T_5_17.lc_trk_g1_0
 (16 5)  (250 277)  (250 277)  routing T_5_17.sp4_v_b_8 <X> T_5_17.lc_trk_g1_0
 (17 5)  (251 277)  (251 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (252 277)  (252 277)  routing T_5_17.sp4_h_r_1 <X> T_5_17.lc_trk_g1_1
 (30 5)  (264 277)  (264 277)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 277)  (265 277)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 277)  (271 277)  LC_2 Logic Functioning bit
 (39 5)  (273 277)  (273 277)  LC_2 Logic Functioning bit
 (41 5)  (275 277)  (275 277)  LC_2 Logic Functioning bit
 (43 5)  (277 277)  (277 277)  LC_2 Logic Functioning bit
 (32 6)  (266 278)  (266 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 278)  (268 278)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 278)  (271 278)  LC_3 Logic Functioning bit
 (39 6)  (273 278)  (273 278)  LC_3 Logic Functioning bit
 (41 6)  (275 278)  (275 278)  LC_3 Logic Functioning bit
 (43 6)  (277 278)  (277 278)  LC_3 Logic Functioning bit
 (6 7)  (240 279)  (240 279)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_h_l_38
 (29 7)  (263 279)  (263 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (270 279)  (270 279)  LC_3 Logic Functioning bit
 (38 7)  (272 279)  (272 279)  LC_3 Logic Functioning bit
 (40 7)  (274 279)  (274 279)  LC_3 Logic Functioning bit
 (42 7)  (276 279)  (276 279)  LC_3 Logic Functioning bit
 (8 8)  (242 280)  (242 280)  routing T_5_17.sp4_h_l_42 <X> T_5_17.sp4_h_r_7
 (11 8)  (245 280)  (245 280)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_v_b_8
 (14 8)  (248 280)  (248 280)  routing T_5_17.sp4_h_l_21 <X> T_5_17.lc_trk_g2_0
 (16 8)  (250 280)  (250 280)  routing T_5_17.sp4_v_b_33 <X> T_5_17.lc_trk_g2_1
 (17 8)  (251 280)  (251 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (252 280)  (252 280)  routing T_5_17.sp4_v_b_33 <X> T_5_17.lc_trk_g2_1
 (21 8)  (255 280)  (255 280)  routing T_5_17.sp4_v_t_22 <X> T_5_17.lc_trk_g2_3
 (22 8)  (256 280)  (256 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (257 280)  (257 280)  routing T_5_17.sp4_v_t_22 <X> T_5_17.lc_trk_g2_3
 (25 8)  (259 280)  (259 280)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g2_2
 (26 8)  (260 280)  (260 280)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 280)  (261 280)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 280)  (262 280)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 280)  (263 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 280)  (265 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 280)  (267 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 280)  (268 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 280)  (270 280)  LC_4 Logic Functioning bit
 (37 8)  (271 280)  (271 280)  LC_4 Logic Functioning bit
 (40 8)  (274 280)  (274 280)  LC_4 Logic Functioning bit
 (41 8)  (275 280)  (275 280)  LC_4 Logic Functioning bit
 (45 8)  (279 280)  (279 280)  LC_4 Logic Functioning bit
 (50 8)  (284 280)  (284 280)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (249 281)  (249 281)  routing T_5_17.sp4_h_l_21 <X> T_5_17.lc_trk_g2_0
 (16 9)  (250 281)  (250 281)  routing T_5_17.sp4_h_l_21 <X> T_5_17.lc_trk_g2_0
 (17 9)  (251 281)  (251 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (252 281)  (252 281)  routing T_5_17.sp4_v_b_33 <X> T_5_17.lc_trk_g2_1
 (21 9)  (255 281)  (255 281)  routing T_5_17.sp4_v_t_22 <X> T_5_17.lc_trk_g2_3
 (22 9)  (256 281)  (256 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (262 281)  (262 281)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 281)  (263 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (38 9)  (272 281)  (272 281)  LC_4 Logic Functioning bit
 (39 9)  (273 281)  (273 281)  LC_4 Logic Functioning bit
 (42 9)  (276 281)  (276 281)  LC_4 Logic Functioning bit
 (43 9)  (277 281)  (277 281)  LC_4 Logic Functioning bit
 (12 10)  (246 282)  (246 282)  routing T_5_17.sp4_v_t_45 <X> T_5_17.sp4_h_l_45
 (22 10)  (256 282)  (256 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (11 11)  (245 283)  (245 283)  routing T_5_17.sp4_v_t_45 <X> T_5_17.sp4_h_l_45
 (15 11)  (249 283)  (249 283)  routing T_5_17.sp4_v_t_33 <X> T_5_17.lc_trk_g2_4
 (16 11)  (250 283)  (250 283)  routing T_5_17.sp4_v_t_33 <X> T_5_17.lc_trk_g2_4
 (17 11)  (251 283)  (251 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (12 12)  (246 284)  (246 284)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_h_r_11
 (14 12)  (248 284)  (248 284)  routing T_5_17.sp4_v_t_21 <X> T_5_17.lc_trk_g3_0
 (17 12)  (251 284)  (251 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (255 284)  (255 284)  routing T_5_17.sp4_v_t_14 <X> T_5_17.lc_trk_g3_3
 (22 12)  (256 284)  (256 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (257 284)  (257 284)  routing T_5_17.sp4_v_t_14 <X> T_5_17.lc_trk_g3_3
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 284)  (268 284)  routing T_5_17.lc_trk_g1_0 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (271 284)  (271 284)  LC_6 Logic Functioning bit
 (39 12)  (273 284)  (273 284)  LC_6 Logic Functioning bit
 (11 13)  (245 285)  (245 285)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_h_r_11
 (13 13)  (247 285)  (247 285)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_h_r_11
 (14 13)  (248 285)  (248 285)  routing T_5_17.sp4_v_t_21 <X> T_5_17.lc_trk_g3_0
 (16 13)  (250 285)  (250 285)  routing T_5_17.sp4_v_t_21 <X> T_5_17.lc_trk_g3_0
 (17 13)  (251 285)  (251 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (252 285)  (252 285)  routing T_5_17.sp4_r_v_b_41 <X> T_5_17.lc_trk_g3_1
 (26 13)  (260 285)  (260 285)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 285)  (261 285)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 285)  (262 285)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 285)  (270 285)  LC_6 Logic Functioning bit
 (38 13)  (272 285)  (272 285)  LC_6 Logic Functioning bit
 (41 13)  (275 285)  (275 285)  LC_6 Logic Functioning bit
 (43 13)  (277 285)  (277 285)  LC_6 Logic Functioning bit
 (21 14)  (255 286)  (255 286)  routing T_5_17.sp12_v_b_7 <X> T_5_17.lc_trk_g3_7
 (22 14)  (256 286)  (256 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (258 286)  (258 286)  routing T_5_17.sp12_v_b_7 <X> T_5_17.lc_trk_g3_7
 (27 14)  (261 286)  (261 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 286)  (262 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 286)  (263 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 286)  (264 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 286)  (266 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 286)  (267 286)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 286)  (268 286)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 286)  (270 286)  LC_7 Logic Functioning bit
 (38 14)  (272 286)  (272 286)  LC_7 Logic Functioning bit
 (47 14)  (281 286)  (281 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (16 15)  (250 287)  (250 287)  routing T_5_17.sp12_v_b_12 <X> T_5_17.lc_trk_g3_4
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (255 287)  (255 287)  routing T_5_17.sp12_v_b_7 <X> T_5_17.lc_trk_g3_7
 (22 15)  (256 287)  (256 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (257 287)  (257 287)  routing T_5_17.sp4_h_r_30 <X> T_5_17.lc_trk_g3_6
 (24 15)  (258 287)  (258 287)  routing T_5_17.sp4_h_r_30 <X> T_5_17.lc_trk_g3_6
 (25 15)  (259 287)  (259 287)  routing T_5_17.sp4_h_r_30 <X> T_5_17.lc_trk_g3_6
 (27 15)  (261 287)  (261 287)  routing T_5_17.lc_trk_g1_0 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 287)  (263 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 287)  (264 287)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 287)  (265 287)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 287)  (271 287)  LC_7 Logic Functioning bit
 (39 15)  (273 287)  (273 287)  LC_7 Logic Functioning bit
 (41 15)  (275 287)  (275 287)  LC_7 Logic Functioning bit
 (43 15)  (277 287)  (277 287)  LC_7 Logic Functioning bit


LogicTile_6_17

 (3 0)  (291 272)  (291 272)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_v_b_0
 (12 0)  (300 272)  (300 272)  routing T_6_17.sp4_v_t_39 <X> T_6_17.sp4_h_r_2
 (28 0)  (316 272)  (316 272)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 272)  (318 272)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 272)  (322 272)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 272)  (323 272)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.input_2_0
 (37 0)  (325 272)  (325 272)  LC_0 Logic Functioning bit
 (38 0)  (326 272)  (326 272)  LC_0 Logic Functioning bit
 (41 0)  (329 272)  (329 272)  LC_0 Logic Functioning bit
 (45 0)  (333 272)  (333 272)  LC_0 Logic Functioning bit
 (3 1)  (291 273)  (291 273)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_v_b_0
 (17 1)  (305 273)  (305 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (310 273)  (310 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (311 273)  (311 273)  routing T_6_17.sp4_h_r_2 <X> T_6_17.lc_trk_g0_2
 (24 1)  (312 273)  (312 273)  routing T_6_17.sp4_h_r_2 <X> T_6_17.lc_trk_g0_2
 (25 1)  (313 273)  (313 273)  routing T_6_17.sp4_h_r_2 <X> T_6_17.lc_trk_g0_2
 (26 1)  (314 273)  (314 273)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 273)  (315 273)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 273)  (317 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 273)  (318 273)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 273)  (320 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (325 273)  (325 273)  LC_0 Logic Functioning bit
 (39 1)  (327 273)  (327 273)  LC_0 Logic Functioning bit
 (40 1)  (328 273)  (328 273)  LC_0 Logic Functioning bit
 (0 2)  (288 274)  (288 274)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (300 274)  (300 274)  routing T_6_17.sp4_v_t_45 <X> T_6_17.sp4_h_l_39
 (25 2)  (313 274)  (313 274)  routing T_6_17.lft_op_6 <X> T_6_17.lc_trk_g0_6
 (0 3)  (288 275)  (288 275)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (11 3)  (299 275)  (299 275)  routing T_6_17.sp4_v_t_45 <X> T_6_17.sp4_h_l_39
 (13 3)  (301 275)  (301 275)  routing T_6_17.sp4_v_t_45 <X> T_6_17.sp4_h_l_39
 (14 3)  (302 275)  (302 275)  routing T_6_17.sp4_h_r_4 <X> T_6_17.lc_trk_g0_4
 (15 3)  (303 275)  (303 275)  routing T_6_17.sp4_h_r_4 <X> T_6_17.lc_trk_g0_4
 (16 3)  (304 275)  (304 275)  routing T_6_17.sp4_h_r_4 <X> T_6_17.lc_trk_g0_4
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (310 275)  (310 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (312 275)  (312 275)  routing T_6_17.lft_op_6 <X> T_6_17.lc_trk_g0_6
 (0 4)  (288 276)  (288 276)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_7/cen
 (1 4)  (289 276)  (289 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (309 276)  (309 276)  routing T_6_17.wire_logic_cluster/lc_3/out <X> T_6_17.lc_trk_g1_3
 (22 4)  (310 276)  (310 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (314 276)  (314 276)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 276)  (316 276)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 276)  (318 276)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 276)  (321 276)  routing T_6_17.lc_trk_g2_1 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 276)  (323 276)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_2
 (36 4)  (324 276)  (324 276)  LC_2 Logic Functioning bit
 (37 4)  (325 276)  (325 276)  LC_2 Logic Functioning bit
 (38 4)  (326 276)  (326 276)  LC_2 Logic Functioning bit
 (39 4)  (327 276)  (327 276)  LC_2 Logic Functioning bit
 (43 4)  (331 276)  (331 276)  LC_2 Logic Functioning bit
 (1 5)  (289 277)  (289 277)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_7/cen
 (15 5)  (303 277)  (303 277)  routing T_6_17.bot_op_0 <X> T_6_17.lc_trk_g1_0
 (17 5)  (305 277)  (305 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (315 277)  (315 277)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 277)  (317 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 277)  (318 277)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 277)  (320 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (321 277)  (321 277)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_2
 (34 5)  (322 277)  (322 277)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_2
 (37 5)  (325 277)  (325 277)  LC_2 Logic Functioning bit
 (39 5)  (327 277)  (327 277)  LC_2 Logic Functioning bit
 (43 5)  (331 277)  (331 277)  LC_2 Logic Functioning bit
 (14 6)  (302 278)  (302 278)  routing T_6_17.sp4_v_t_1 <X> T_6_17.lc_trk_g1_4
 (16 6)  (304 278)  (304 278)  routing T_6_17.sp12_h_r_13 <X> T_6_17.lc_trk_g1_5
 (17 6)  (305 278)  (305 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (313 278)  (313 278)  routing T_6_17.sp4_h_r_14 <X> T_6_17.lc_trk_g1_6
 (26 6)  (314 278)  (314 278)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 278)  (318 278)  routing T_6_17.lc_trk_g0_6 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 278)  (319 278)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 278)  (321 278)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 278)  (324 278)  LC_3 Logic Functioning bit
 (37 6)  (325 278)  (325 278)  LC_3 Logic Functioning bit
 (43 6)  (331 278)  (331 278)  LC_3 Logic Functioning bit
 (50 6)  (338 278)  (338 278)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (299 279)  (299 279)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_h_l_40
 (14 7)  (302 279)  (302 279)  routing T_6_17.sp4_v_t_1 <X> T_6_17.lc_trk_g1_4
 (16 7)  (304 279)  (304 279)  routing T_6_17.sp4_v_t_1 <X> T_6_17.lc_trk_g1_4
 (17 7)  (305 279)  (305 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (310 279)  (310 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (311 279)  (311 279)  routing T_6_17.sp4_h_r_14 <X> T_6_17.lc_trk_g1_6
 (24 7)  (312 279)  (312 279)  routing T_6_17.sp4_h_r_14 <X> T_6_17.lc_trk_g1_6
 (26 7)  (314 279)  (314 279)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 279)  (316 279)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 279)  (317 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 279)  (318 279)  routing T_6_17.lc_trk_g0_6 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 279)  (319 279)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 279)  (324 279)  LC_3 Logic Functioning bit
 (37 7)  (325 279)  (325 279)  LC_3 Logic Functioning bit
 (38 7)  (326 279)  (326 279)  LC_3 Logic Functioning bit
 (41 7)  (329 279)  (329 279)  LC_3 Logic Functioning bit
 (42 7)  (330 279)  (330 279)  LC_3 Logic Functioning bit
 (15 8)  (303 280)  (303 280)  routing T_6_17.sp4_h_r_41 <X> T_6_17.lc_trk_g2_1
 (16 8)  (304 280)  (304 280)  routing T_6_17.sp4_h_r_41 <X> T_6_17.lc_trk_g2_1
 (17 8)  (305 280)  (305 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (306 280)  (306 280)  routing T_6_17.sp4_h_r_41 <X> T_6_17.lc_trk_g2_1
 (26 8)  (314 280)  (314 280)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 280)  (315 280)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 280)  (318 280)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 280)  (319 280)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 280)  (322 280)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 280)  (324 280)  LC_4 Logic Functioning bit
 (38 8)  (326 280)  (326 280)  LC_4 Logic Functioning bit
 (41 8)  (329 280)  (329 280)  LC_4 Logic Functioning bit
 (11 9)  (299 281)  (299 281)  routing T_6_17.sp4_h_l_45 <X> T_6_17.sp4_h_r_8
 (18 9)  (306 281)  (306 281)  routing T_6_17.sp4_h_r_41 <X> T_6_17.lc_trk_g2_1
 (22 9)  (310 281)  (310 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (316 281)  (316 281)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 281)  (317 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 281)  (318 281)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 281)  (320 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (321 281)  (321 281)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.input_2_4
 (34 9)  (322 281)  (322 281)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.input_2_4
 (36 9)  (324 281)  (324 281)  LC_4 Logic Functioning bit
 (37 9)  (325 281)  (325 281)  LC_4 Logic Functioning bit
 (38 9)  (326 281)  (326 281)  LC_4 Logic Functioning bit
 (41 9)  (329 281)  (329 281)  LC_4 Logic Functioning bit
 (42 9)  (330 281)  (330 281)  LC_4 Logic Functioning bit
 (14 10)  (302 282)  (302 282)  routing T_6_17.sp4_v_b_36 <X> T_6_17.lc_trk_g2_4
 (15 10)  (303 282)  (303 282)  routing T_6_17.sp4_h_l_16 <X> T_6_17.lc_trk_g2_5
 (16 10)  (304 282)  (304 282)  routing T_6_17.sp4_h_l_16 <X> T_6_17.lc_trk_g2_5
 (17 10)  (305 282)  (305 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (310 282)  (310 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (311 282)  (311 282)  routing T_6_17.sp12_v_b_23 <X> T_6_17.lc_trk_g2_7
 (25 10)  (313 282)  (313 282)  routing T_6_17.wire_logic_cluster/lc_6/out <X> T_6_17.lc_trk_g2_6
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 282)  (321 282)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 282)  (322 282)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 282)  (324 282)  LC_5 Logic Functioning bit
 (37 10)  (325 282)  (325 282)  LC_5 Logic Functioning bit
 (41 10)  (329 282)  (329 282)  LC_5 Logic Functioning bit
 (43 10)  (331 282)  (331 282)  LC_5 Logic Functioning bit
 (50 10)  (338 282)  (338 282)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (302 283)  (302 283)  routing T_6_17.sp4_v_b_36 <X> T_6_17.lc_trk_g2_4
 (16 11)  (304 283)  (304 283)  routing T_6_17.sp4_v_b_36 <X> T_6_17.lc_trk_g2_4
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (306 283)  (306 283)  routing T_6_17.sp4_h_l_16 <X> T_6_17.lc_trk_g2_5
 (21 11)  (309 283)  (309 283)  routing T_6_17.sp12_v_b_23 <X> T_6_17.lc_trk_g2_7
 (22 11)  (310 283)  (310 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (315 283)  (315 283)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 283)  (316 283)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 283)  (317 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (324 283)  (324 283)  LC_5 Logic Functioning bit
 (37 11)  (325 283)  (325 283)  LC_5 Logic Functioning bit
 (41 11)  (329 283)  (329 283)  LC_5 Logic Functioning bit
 (42 11)  (330 283)  (330 283)  LC_5 Logic Functioning bit
 (10 12)  (298 284)  (298 284)  routing T_6_17.sp4_v_t_40 <X> T_6_17.sp4_h_r_10
 (14 12)  (302 284)  (302 284)  routing T_6_17.sp4_v_b_24 <X> T_6_17.lc_trk_g3_0
 (17 12)  (305 284)  (305 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (28 12)  (316 284)  (316 284)  routing T_6_17.lc_trk_g2_5 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 284)  (318 284)  routing T_6_17.lc_trk_g2_5 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 284)  (319 284)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 284)  (322 284)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 284)  (324 284)  LC_6 Logic Functioning bit
 (43 12)  (331 284)  (331 284)  LC_6 Logic Functioning bit
 (8 13)  (296 285)  (296 285)  routing T_6_17.sp4_h_l_47 <X> T_6_17.sp4_v_b_10
 (9 13)  (297 285)  (297 285)  routing T_6_17.sp4_h_l_47 <X> T_6_17.sp4_v_b_10
 (16 13)  (304 285)  (304 285)  routing T_6_17.sp4_v_b_24 <X> T_6_17.lc_trk_g3_0
 (17 13)  (305 285)  (305 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (27 13)  (315 285)  (315 285)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 285)  (316 285)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 285)  (317 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 285)  (319 285)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 285)  (320 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (323 285)  (323 285)  routing T_6_17.lc_trk_g0_2 <X> T_6_17.input_2_6
 (36 13)  (324 285)  (324 285)  LC_6 Logic Functioning bit
 (37 13)  (325 285)  (325 285)  LC_6 Logic Functioning bit
 (38 13)  (326 285)  (326 285)  LC_6 Logic Functioning bit
 (42 13)  (330 285)  (330 285)  LC_6 Logic Functioning bit
 (10 14)  (298 286)  (298 286)  routing T_6_17.sp4_v_b_5 <X> T_6_17.sp4_h_l_47
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (306 286)  (306 286)  routing T_6_17.wire_logic_cluster/lc_5/out <X> T_6_17.lc_trk_g3_5
 (8 15)  (296 287)  (296 287)  routing T_6_17.sp4_h_r_4 <X> T_6_17.sp4_v_t_47
 (9 15)  (297 287)  (297 287)  routing T_6_17.sp4_h_r_4 <X> T_6_17.sp4_v_t_47
 (10 15)  (298 287)  (298 287)  routing T_6_17.sp4_h_r_4 <X> T_6_17.sp4_v_t_47


LogicTile_7_17

 (15 0)  (357 272)  (357 272)  routing T_7_17.sp4_v_b_17 <X> T_7_17.lc_trk_g0_1
 (16 0)  (358 272)  (358 272)  routing T_7_17.sp4_v_b_17 <X> T_7_17.lc_trk_g0_1
 (17 0)  (359 272)  (359 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (368 272)  (368 272)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 272)  (375 272)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 272)  (378 272)  LC_0 Logic Functioning bit
 (37 0)  (379 272)  (379 272)  LC_0 Logic Functioning bit
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (14 1)  (356 273)  (356 273)  routing T_7_17.top_op_0 <X> T_7_17.lc_trk_g0_0
 (15 1)  (357 273)  (357 273)  routing T_7_17.top_op_0 <X> T_7_17.lc_trk_g0_0
 (17 1)  (359 273)  (359 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (364 273)  (364 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (366 273)  (366 273)  routing T_7_17.top_op_2 <X> T_7_17.lc_trk_g0_2
 (25 1)  (367 273)  (367 273)  routing T_7_17.top_op_2 <X> T_7_17.lc_trk_g0_2
 (26 1)  (368 273)  (368 273)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 273)  (371 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 273)  (373 273)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 273)  (378 273)  LC_0 Logic Functioning bit
 (37 1)  (379 273)  (379 273)  LC_0 Logic Functioning bit
 (38 1)  (380 273)  (380 273)  LC_0 Logic Functioning bit
 (39 1)  (381 273)  (381 273)  LC_0 Logic Functioning bit
 (40 1)  (382 273)  (382 273)  LC_0 Logic Functioning bit
 (42 1)  (384 273)  (384 273)  LC_0 Logic Functioning bit
 (46 1)  (388 273)  (388 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (12 2)  (354 274)  (354 274)  routing T_7_17.sp4_v_t_39 <X> T_7_17.sp4_h_l_39
 (15 2)  (357 274)  (357 274)  routing T_7_17.sp4_h_r_21 <X> T_7_17.lc_trk_g0_5
 (16 2)  (358 274)  (358 274)  routing T_7_17.sp4_h_r_21 <X> T_7_17.lc_trk_g0_5
 (17 2)  (359 274)  (359 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (360 274)  (360 274)  routing T_7_17.sp4_h_r_21 <X> T_7_17.lc_trk_g0_5
 (22 2)  (364 274)  (364 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (366 274)  (366 274)  routing T_7_17.top_op_7 <X> T_7_17.lc_trk_g0_7
 (25 2)  (367 274)  (367 274)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g0_6
 (26 2)  (368 274)  (368 274)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (377 274)  (377 274)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.input_2_1
 (36 2)  (378 274)  (378 274)  LC_1 Logic Functioning bit
 (41 2)  (383 274)  (383 274)  LC_1 Logic Functioning bit
 (43 2)  (385 274)  (385 274)  LC_1 Logic Functioning bit
 (6 3)  (348 275)  (348 275)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_h_l_37
 (11 3)  (353 275)  (353 275)  routing T_7_17.sp4_v_t_39 <X> T_7_17.sp4_h_l_39
 (18 3)  (360 275)  (360 275)  routing T_7_17.sp4_h_r_21 <X> T_7_17.lc_trk_g0_5
 (21 3)  (363 275)  (363 275)  routing T_7_17.top_op_7 <X> T_7_17.lc_trk_g0_7
 (22 3)  (364 275)  (364 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (365 275)  (365 275)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g0_6
 (25 3)  (367 275)  (367 275)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g0_6
 (26 3)  (368 275)  (368 275)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 275)  (369 275)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 275)  (370 275)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 275)  (371 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 275)  (373 275)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 275)  (374 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (375 275)  (375 275)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.input_2_1
 (35 3)  (377 275)  (377 275)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.input_2_1
 (36 3)  (378 275)  (378 275)  LC_1 Logic Functioning bit
 (37 3)  (379 275)  (379 275)  LC_1 Logic Functioning bit
 (39 3)  (381 275)  (381 275)  LC_1 Logic Functioning bit
 (41 3)  (383 275)  (383 275)  LC_1 Logic Functioning bit
 (43 3)  (385 275)  (385 275)  LC_1 Logic Functioning bit
 (28 4)  (370 276)  (370 276)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 276)  (372 276)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 276)  (373 276)  routing T_7_17.lc_trk_g0_5 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (378 276)  (378 276)  LC_2 Logic Functioning bit
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (43 4)  (385 276)  (385 276)  LC_2 Logic Functioning bit
 (50 4)  (392 276)  (392 276)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (364 277)  (364 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (366 277)  (366 277)  routing T_7_17.top_op_2 <X> T_7_17.lc_trk_g1_2
 (25 5)  (367 277)  (367 277)  routing T_7_17.top_op_2 <X> T_7_17.lc_trk_g1_2
 (26 5)  (368 277)  (368 277)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 277)  (371 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 277)  (378 277)  LC_2 Logic Functioning bit
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (41 5)  (383 277)  (383 277)  LC_2 Logic Functioning bit
 (42 5)  (384 277)  (384 277)  LC_2 Logic Functioning bit
 (8 6)  (350 278)  (350 278)  routing T_7_17.sp4_h_r_4 <X> T_7_17.sp4_h_l_41
 (26 6)  (368 278)  (368 278)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (373 278)  (373 278)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 278)  (375 278)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 278)  (376 278)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 278)  (378 278)  LC_3 Logic Functioning bit
 (37 6)  (379 278)  (379 278)  LC_3 Logic Functioning bit
 (39 6)  (381 278)  (381 278)  LC_3 Logic Functioning bit
 (43 6)  (385 278)  (385 278)  LC_3 Logic Functioning bit
 (50 6)  (392 278)  (392 278)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (368 279)  (368 279)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 279)  (371 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 279)  (373 279)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 279)  (378 279)  LC_3 Logic Functioning bit
 (37 7)  (379 279)  (379 279)  LC_3 Logic Functioning bit
 (38 7)  (380 279)  (380 279)  LC_3 Logic Functioning bit
 (42 7)  (384 279)  (384 279)  LC_3 Logic Functioning bit
 (14 8)  (356 280)  (356 280)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g2_0
 (22 8)  (364 280)  (364 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 280)  (365 280)  routing T_7_17.sp4_h_r_27 <X> T_7_17.lc_trk_g2_3
 (24 8)  (366 280)  (366 280)  routing T_7_17.sp4_h_r_27 <X> T_7_17.lc_trk_g2_3
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 280)  (370 280)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 280)  (373 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 280)  (375 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 280)  (376 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 280)  (378 280)  LC_4 Logic Functioning bit
 (38 8)  (380 280)  (380 280)  LC_4 Logic Functioning bit
 (40 8)  (382 280)  (382 280)  LC_4 Logic Functioning bit
 (42 8)  (384 280)  (384 280)  LC_4 Logic Functioning bit
 (43 8)  (385 280)  (385 280)  LC_4 Logic Functioning bit
 (50 8)  (392 280)  (392 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (393 280)  (393 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (357 281)  (357 281)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g2_0
 (16 9)  (358 281)  (358 281)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g2_0
 (17 9)  (359 281)  (359 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (363 281)  (363 281)  routing T_7_17.sp4_h_r_27 <X> T_7_17.lc_trk_g2_3
 (36 9)  (378 281)  (378 281)  LC_4 Logic Functioning bit
 (38 9)  (380 281)  (380 281)  LC_4 Logic Functioning bit
 (40 9)  (382 281)  (382 281)  LC_4 Logic Functioning bit
 (42 9)  (384 281)  (384 281)  LC_4 Logic Functioning bit
 (43 9)  (385 281)  (385 281)  LC_4 Logic Functioning bit
 (5 10)  (347 282)  (347 282)  routing T_7_17.sp4_v_t_37 <X> T_7_17.sp4_h_l_43
 (8 10)  (350 282)  (350 282)  routing T_7_17.sp4_v_t_42 <X> T_7_17.sp4_h_l_42
 (9 10)  (351 282)  (351 282)  routing T_7_17.sp4_v_t_42 <X> T_7_17.sp4_h_l_42
 (12 10)  (354 282)  (354 282)  routing T_7_17.sp4_v_t_45 <X> T_7_17.sp4_h_l_45
 (17 10)  (359 282)  (359 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (364 282)  (364 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (365 282)  (365 282)  routing T_7_17.sp4_h_r_31 <X> T_7_17.lc_trk_g2_7
 (24 10)  (366 282)  (366 282)  routing T_7_17.sp4_h_r_31 <X> T_7_17.lc_trk_g2_7
 (25 10)  (367 282)  (367 282)  routing T_7_17.sp4_v_b_38 <X> T_7_17.lc_trk_g2_6
 (4 11)  (346 283)  (346 283)  routing T_7_17.sp4_v_t_37 <X> T_7_17.sp4_h_l_43
 (6 11)  (348 283)  (348 283)  routing T_7_17.sp4_v_t_37 <X> T_7_17.sp4_h_l_43
 (11 11)  (353 283)  (353 283)  routing T_7_17.sp4_v_t_45 <X> T_7_17.sp4_h_l_45
 (21 11)  (363 283)  (363 283)  routing T_7_17.sp4_h_r_31 <X> T_7_17.lc_trk_g2_7
 (22 11)  (364 283)  (364 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 283)  (365 283)  routing T_7_17.sp4_v_b_38 <X> T_7_17.lc_trk_g2_6
 (25 11)  (367 283)  (367 283)  routing T_7_17.sp4_v_b_38 <X> T_7_17.lc_trk_g2_6
 (29 12)  (371 284)  (371 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 284)  (372 284)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 284)  (374 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 284)  (376 284)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 284)  (378 284)  LC_6 Logic Functioning bit
 (38 12)  (380 284)  (380 284)  LC_6 Logic Functioning bit
 (51 12)  (393 284)  (393 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (351 285)  (351 285)  routing T_7_17.sp4_v_t_39 <X> T_7_17.sp4_v_b_10
 (10 13)  (352 285)  (352 285)  routing T_7_17.sp4_v_t_39 <X> T_7_17.sp4_v_b_10
 (14 13)  (356 285)  (356 285)  routing T_7_17.sp4_h_r_24 <X> T_7_17.lc_trk_g3_0
 (15 13)  (357 285)  (357 285)  routing T_7_17.sp4_h_r_24 <X> T_7_17.lc_trk_g3_0
 (16 13)  (358 285)  (358 285)  routing T_7_17.sp4_h_r_24 <X> T_7_17.lc_trk_g3_0
 (17 13)  (359 285)  (359 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (29 13)  (371 285)  (371 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 285)  (372 285)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 285)  (373 285)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (14 14)  (356 286)  (356 286)  routing T_7_17.sp4_v_t_17 <X> T_7_17.lc_trk_g3_4
 (21 14)  (363 286)  (363 286)  routing T_7_17.bnl_op_7 <X> T_7_17.lc_trk_g3_7
 (22 14)  (364 286)  (364 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (28 14)  (370 286)  (370 286)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 286)  (373 286)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 286)  (375 286)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 286)  (378 286)  LC_7 Logic Functioning bit
 (50 14)  (392 286)  (392 286)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (358 287)  (358 287)  routing T_7_17.sp4_v_t_17 <X> T_7_17.lc_trk_g3_4
 (17 15)  (359 287)  (359 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (363 287)  (363 287)  routing T_7_17.bnl_op_7 <X> T_7_17.lc_trk_g3_7
 (22 15)  (364 287)  (364 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (365 287)  (365 287)  routing T_7_17.sp12_v_t_21 <X> T_7_17.lc_trk_g3_6
 (25 15)  (367 287)  (367 287)  routing T_7_17.sp12_v_t_21 <X> T_7_17.lc_trk_g3_6
 (27 15)  (369 287)  (369 287)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 287)  (370 287)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 287)  (373 287)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (37 15)  (379 287)  (379 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit
 (41 15)  (383 287)  (383 287)  LC_7 Logic Functioning bit
 (43 15)  (385 287)  (385 287)  LC_7 Logic Functioning bit
 (53 15)  (395 287)  (395 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_9_17

 (12 0)  (450 272)  (450 272)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_h_r_2
 (14 0)  (452 272)  (452 272)  routing T_9_17.bnr_op_0 <X> T_9_17.lc_trk_g0_0
 (21 0)  (459 272)  (459 272)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g0_3
 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (462 272)  (462 272)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g0_3
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (41 0)  (479 272)  (479 272)  LC_0 Logic Functioning bit
 (44 0)  (482 272)  (482 272)  LC_0 Logic Functioning bit
 (13 1)  (451 273)  (451 273)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_h_r_2
 (14 1)  (452 273)  (452 273)  routing T_9_17.bnr_op_0 <X> T_9_17.lc_trk_g0_0
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (459 273)  (459 273)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g0_3
 (26 1)  (464 273)  (464 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 273)  (465 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (39 1)  (477 273)  (477 273)  LC_0 Logic Functioning bit
 (42 1)  (480 273)  (480 273)  LC_0 Logic Functioning bit
 (50 1)  (488 273)  (488 273)  Carry_In_Mux bit 

 (5 2)  (443 274)  (443 274)  routing T_9_17.sp4_v_t_37 <X> T_9_17.sp4_h_l_37
 (21 2)  (459 274)  (459 274)  routing T_9_17.sp4_h_l_10 <X> T_9_17.lc_trk_g0_7
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 274)  (461 274)  routing T_9_17.sp4_h_l_10 <X> T_9_17.lc_trk_g0_7
 (24 2)  (462 274)  (462 274)  routing T_9_17.sp4_h_l_10 <X> T_9_17.lc_trk_g0_7
 (27 2)  (465 274)  (465 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 274)  (468 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (41 2)  (479 274)  (479 274)  LC_1 Logic Functioning bit
 (44 2)  (482 274)  (482 274)  LC_1 Logic Functioning bit
 (6 3)  (444 275)  (444 275)  routing T_9_17.sp4_v_t_37 <X> T_9_17.sp4_h_l_37
 (8 3)  (446 275)  (446 275)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_36
 (9 3)  (447 275)  (447 275)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_36
 (10 3)  (448 275)  (448 275)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_36
 (21 3)  (459 275)  (459 275)  routing T_9_17.sp4_h_l_10 <X> T_9_17.lc_trk_g0_7
 (26 3)  (464 275)  (464 275)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (39 3)  (477 275)  (477 275)  LC_1 Logic Functioning bit
 (42 3)  (480 275)  (480 275)  LC_1 Logic Functioning bit
 (15 4)  (453 276)  (453 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (16 4)  (454 276)  (454 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 276)  (456 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (21 4)  (459 276)  (459 276)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (27 4)  (465 276)  (465 276)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 276)  (466 276)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (44 4)  (482 276)  (482 276)  LC_2 Logic Functioning bit
 (15 5)  (453 277)  (453 277)  routing T_9_17.bot_op_0 <X> T_9_17.lc_trk_g1_0
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (456 277)  (456 277)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (24 5)  (462 277)  (462 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (25 5)  (463 277)  (463 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (39 5)  (477 277)  (477 277)  LC_2 Logic Functioning bit
 (42 5)  (480 277)  (480 277)  LC_2 Logic Functioning bit
 (51 5)  (489 277)  (489 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (41 6)  (479 278)  (479 278)  LC_3 Logic Functioning bit
 (44 6)  (482 278)  (482 278)  LC_3 Logic Functioning bit
 (4 7)  (442 279)  (442 279)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_h_l_38
 (6 7)  (444 279)  (444 279)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_h_l_38
 (26 7)  (464 279)  (464 279)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (39 7)  (477 279)  (477 279)  LC_3 Logic Functioning bit
 (42 7)  (480 279)  (480 279)  LC_3 Logic Functioning bit
 (15 8)  (453 280)  (453 280)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g2_1
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 280)  (456 280)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g2_1
 (27 8)  (465 280)  (465 280)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (41 8)  (479 280)  (479 280)  LC_4 Logic Functioning bit
 (44 8)  (482 280)  (482 280)  LC_4 Logic Functioning bit
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (39 9)  (477 281)  (477 281)  LC_4 Logic Functioning bit
 (42 9)  (480 281)  (480 281)  LC_4 Logic Functioning bit
 (27 10)  (465 282)  (465 282)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (41 10)  (479 282)  (479 282)  LC_5 Logic Functioning bit
 (44 10)  (482 282)  (482 282)  LC_5 Logic Functioning bit
 (47 10)  (485 282)  (485 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (11 11)  (449 283)  (449 283)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_h_l_45
 (13 11)  (451 283)  (451 283)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_h_l_45
 (26 11)  (464 283)  (464 283)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (42 11)  (480 283)  (480 283)  LC_5 Logic Functioning bit
 (12 12)  (450 284)  (450 284)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_r_11
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (41 12)  (479 284)  (479 284)  LC_6 Logic Functioning bit
 (44 12)  (482 284)  (482 284)  LC_6 Logic Functioning bit
 (51 12)  (489 284)  (489 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 285)  (465 285)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (42 13)  (480 285)  (480 285)  LC_6 Logic Functioning bit
 (16 14)  (454 286)  (454 286)  routing T_9_17.sp4_v_t_16 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (456 286)  (456 286)  routing T_9_17.sp4_v_t_16 <X> T_9_17.lc_trk_g3_5
 (27 14)  (465 286)  (465 286)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (41 14)  (479 286)  (479 286)  LC_7 Logic Functioning bit
 (51 14)  (489 286)  (489 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (442 287)  (442 287)  routing T_9_17.sp4_h_r_1 <X> T_9_17.sp4_h_l_44
 (6 15)  (444 287)  (444 287)  routing T_9_17.sp4_h_r_1 <X> T_9_17.sp4_h_l_44
 (14 15)  (452 287)  (452 287)  routing T_9_17.sp4_h_l_17 <X> T_9_17.lc_trk_g3_4
 (15 15)  (453 287)  (453 287)  routing T_9_17.sp4_h_l_17 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_h_l_17 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (464 287)  (464 287)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 287)  (465 287)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 287)  (468 287)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit
 (43 15)  (481 287)  (481 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (9 0)  (501 272)  (501 272)  routing T_10_17.sp4_h_l_47 <X> T_10_17.sp4_h_r_1
 (10 0)  (502 272)  (502 272)  routing T_10_17.sp4_h_l_47 <X> T_10_17.sp4_h_r_1
 (25 0)  (517 272)  (517 272)  routing T_10_17.sp4_h_l_7 <X> T_10_17.lc_trk_g0_2
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 272)  (522 272)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 272)  (523 272)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (41 0)  (533 272)  (533 272)  LC_0 Logic Functioning bit
 (43 0)  (535 272)  (535 272)  LC_0 Logic Functioning bit
 (47 0)  (539 272)  (539 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (545 272)  (545 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (507 273)  (507 273)  routing T_10_17.bot_op_0 <X> T_10_17.lc_trk_g0_0
 (17 1)  (509 273)  (509 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 273)  (515 273)  routing T_10_17.sp4_h_l_7 <X> T_10_17.lc_trk_g0_2
 (24 1)  (516 273)  (516 273)  routing T_10_17.sp4_h_l_7 <X> T_10_17.lc_trk_g0_2
 (25 1)  (517 273)  (517 273)  routing T_10_17.sp4_h_l_7 <X> T_10_17.lc_trk_g0_2
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (41 1)  (533 273)  (533 273)  LC_0 Logic Functioning bit
 (43 1)  (535 273)  (535 273)  LC_0 Logic Functioning bit
 (47 1)  (539 273)  (539 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_3 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (506 274)  (506 274)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (15 2)  (507 274)  (507 274)  routing T_10_17.sp4_h_r_13 <X> T_10_17.lc_trk_g0_5
 (16 2)  (508 274)  (508 274)  routing T_10_17.sp4_h_r_13 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (510 274)  (510 274)  routing T_10_17.sp4_h_r_13 <X> T_10_17.lc_trk_g0_5
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (46 2)  (538 274)  (538 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (542 274)  (542 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 275)  (492 275)  routing T_10_17.glb_netwk_3 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (14 3)  (506 275)  (506 275)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (15 3)  (507 275)  (507 275)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (519 275)  (519 275)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (44 3)  (536 275)  (536 275)  LC_1 Logic Functioning bit
 (48 3)  (540 275)  (540 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (545 275)  (545 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (506 276)  (506 276)  routing T_10_17.lft_op_0 <X> T_10_17.lc_trk_g1_0
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (46 4)  (538 276)  (538 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (507 277)  (507 277)  routing T_10_17.lft_op_0 <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (9 6)  (501 278)  (501 278)  routing T_10_17.sp4_v_b_4 <X> T_10_17.sp4_h_l_41
 (12 6)  (504 278)  (504 278)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_l_40
 (25 6)  (517 278)  (517 278)  routing T_10_17.sp4_h_l_11 <X> T_10_17.lc_trk_g1_6
 (22 7)  (514 279)  (514 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (515 279)  (515 279)  routing T_10_17.sp4_h_l_11 <X> T_10_17.lc_trk_g1_6
 (24 7)  (516 279)  (516 279)  routing T_10_17.sp4_h_l_11 <X> T_10_17.lc_trk_g1_6
 (25 7)  (517 279)  (517 279)  routing T_10_17.sp4_h_l_11 <X> T_10_17.lc_trk_g1_6
 (14 9)  (506 281)  (506 281)  routing T_10_17.tnl_op_0 <X> T_10_17.lc_trk_g2_0
 (15 9)  (507 281)  (507 281)  routing T_10_17.tnl_op_0 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (19 9)  (511 281)  (511 281)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (16 10)  (508 282)  (508 282)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g2_5
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 282)  (510 282)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g2_5
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (41 10)  (533 282)  (533 282)  LC_5 Logic Functioning bit
 (43 10)  (535 282)  (535 282)  LC_5 Logic Functioning bit
 (18 11)  (510 283)  (510 283)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g2_5
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 283)  (515 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (24 11)  (516 283)  (516 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (25 11)  (517 283)  (517 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 283)  (520 283)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 286)  (520 286)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (1 15)  (493 287)  (493 287)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (506 287)  (506 287)  routing T_10_17.sp4_r_v_b_44 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (28 15)  (520 287)  (520 287)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (38 15)  (530 287)  (530 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (40 15)  (532 287)  (532 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit
 (48 15)  (540 287)  (540 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_17

 (15 0)  (561 272)  (561 272)  routing T_11_17.sp4_h_l_4 <X> T_11_17.lc_trk_g0_1
 (16 0)  (562 272)  (562 272)  routing T_11_17.sp4_h_l_4 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 272)  (564 272)  routing T_11_17.sp4_h_l_4 <X> T_11_17.lc_trk_g0_1
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (18 1)  (564 273)  (564 273)  routing T_11_17.sp4_h_l_4 <X> T_11_17.lc_trk_g0_1
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_3 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (561 274)  (561 274)  routing T_11_17.sp4_h_r_13 <X> T_11_17.lc_trk_g0_5
 (16 2)  (562 274)  (562 274)  routing T_11_17.sp4_h_r_13 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (564 274)  (564 274)  routing T_11_17.sp4_h_r_13 <X> T_11_17.lc_trk_g0_5
 (21 2)  (567 274)  (567 274)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g0_7
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (572 274)  (572 274)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 274)  (581 274)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.input_2_1
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (0 3)  (546 275)  (546 275)  routing T_11_17.glb_netwk_3 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (14 3)  (560 275)  (560 275)  routing T_11_17.top_op_4 <X> T_11_17.lc_trk_g0_4
 (15 3)  (561 275)  (561 275)  routing T_11_17.top_op_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (51 3)  (597 275)  (597 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (567 276)  (567 276)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g1_3
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (10 6)  (556 278)  (556 278)  routing T_11_17.sp4_v_b_11 <X> T_11_17.sp4_h_l_41
 (14 6)  (560 278)  (560 278)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (571 278)  (571 278)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g1_6
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (564 279)  (564 279)  routing T_11_17.sp4_r_v_b_29 <X> T_11_17.lc_trk_g1_5
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (41 7)  (587 279)  (587 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (43 7)  (589 279)  (589 279)  LC_3 Logic Functioning bit
 (14 8)  (560 280)  (560 280)  routing T_11_17.sp4_v_t_21 <X> T_11_17.lc_trk_g2_0
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (53 8)  (599 280)  (599 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (550 281)  (550 281)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_h_r_6
 (14 9)  (560 281)  (560 281)  routing T_11_17.sp4_v_t_21 <X> T_11_17.lc_trk_g2_0
 (16 9)  (562 281)  (562 281)  routing T_11_17.sp4_v_t_21 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (564 281)  (564 281)  routing T_11_17.sp4_r_v_b_33 <X> T_11_17.lc_trk_g2_1
 (21 9)  (567 281)  (567 281)  routing T_11_17.sp4_r_v_b_35 <X> T_11_17.lc_trk_g2_3
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (576 281)  (576 281)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (26 10)  (572 282)  (572 282)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 282)  (574 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (42 10)  (588 282)  (588 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (50 10)  (596 282)  (596 282)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (572 283)  (572 283)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (40 11)  (586 283)  (586 283)  LC_5 Logic Functioning bit
 (41 11)  (587 283)  (587 283)  LC_5 Logic Functioning bit
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (53 11)  (599 283)  (599 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (551 284)  (551 284)  routing T_11_17.sp4_v_b_3 <X> T_11_17.sp4_h_r_9
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g3_1
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 284)  (581 284)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.input_2_6
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (4 13)  (550 285)  (550 285)  routing T_11_17.sp4_v_b_3 <X> T_11_17.sp4_h_r_9
 (6 13)  (552 285)  (552 285)  routing T_11_17.sp4_v_b_3 <X> T_11_17.sp4_h_r_9
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 285)  (569 285)  routing T_11_17.sp4_v_b_42 <X> T_11_17.lc_trk_g3_2
 (24 13)  (570 285)  (570 285)  routing T_11_17.sp4_v_b_42 <X> T_11_17.lc_trk_g3_2
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (579 285)  (579 285)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.input_2_6
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (53 13)  (599 285)  (599 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (16 14)  (562 286)  (562 286)  routing T_11_17.sp4_v_b_37 <X> T_11_17.lc_trk_g3_5
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 286)  (564 286)  routing T_11_17.sp4_v_b_37 <X> T_11_17.lc_trk_g3_5
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (571 286)  (571 286)  routing T_11_17.sp4_v_b_38 <X> T_11_17.lc_trk_g3_6
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (18 15)  (564 287)  (564 287)  routing T_11_17.sp4_v_b_37 <X> T_11_17.lc_trk_g3_5
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 287)  (569 287)  routing T_11_17.sp4_v_b_38 <X> T_11_17.lc_trk_g3_6
 (25 15)  (571 287)  (571 287)  routing T_11_17.sp4_v_b_38 <X> T_11_17.lc_trk_g3_6
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (579 287)  (579 287)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.input_2_7
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit
 (41 15)  (587 287)  (587 287)  LC_7 Logic Functioning bit
 (42 15)  (588 287)  (588 287)  LC_7 Logic Functioning bit
 (51 15)  (597 287)  (597 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (599 287)  (599 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_17

 (11 0)  (611 272)  (611 272)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_v_b_2
 (13 0)  (613 272)  (613 272)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_v_b_2
 (14 0)  (614 272)  (614 272)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (21 0)  (621 272)  (621 272)  routing T_12_17.sp4_h_r_19 <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 272)  (623 272)  routing T_12_17.sp4_h_r_19 <X> T_12_17.lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.sp4_h_r_19 <X> T_12_17.lc_trk_g0_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 272)  (640 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (42 0)  (642 272)  (642 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (47 0)  (647 272)  (647 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (612 273)  (612 273)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_v_b_2
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (16 1)  (616 273)  (616 273)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (621 273)  (621 273)  routing T_12_17.sp4_h_r_19 <X> T_12_17.lc_trk_g0_3
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (640 273)  (640 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (40 2)  (640 274)  (640 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (52 2)  (652 274)  (652 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (608 275)  (608 275)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_v_t_36
 (10 3)  (610 275)  (610 275)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_v_t_36
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (635 275)  (635 275)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.input_2_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (13 5)  (613 277)  (613 277)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_r_5
 (15 5)  (615 277)  (615 277)  routing T_12_17.bot_op_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (8 6)  (608 278)  (608 278)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_h_l_41
 (10 6)  (610 278)  (610 278)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_h_l_41
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (40 6)  (640 278)  (640 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (46 6)  (646 278)  (646 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (48 7)  (648 279)  (648 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (653 279)  (653 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 9)  (612 281)  (612 281)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_b_8
 (5 10)  (605 282)  (605 282)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_l_43
 (19 10)  (619 282)  (619 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (625 282)  (625 282)  routing T_12_17.sp4_h_r_46 <X> T_12_17.lc_trk_g2_6
 (4 11)  (604 283)  (604 283)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_l_43
 (6 11)  (606 283)  (606 283)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_l_43
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (623 283)  (623 283)  routing T_12_17.sp4_h_r_46 <X> T_12_17.lc_trk_g2_6
 (24 11)  (624 283)  (624 283)  routing T_12_17.sp4_h_r_46 <X> T_12_17.lc_trk_g2_6
 (25 11)  (625 283)  (625 283)  routing T_12_17.sp4_h_r_46 <X> T_12_17.lc_trk_g2_6
 (14 12)  (614 284)  (614 284)  routing T_12_17.bnl_op_0 <X> T_12_17.lc_trk_g3_0
 (16 12)  (616 284)  (616 284)  routing T_12_17.sp12_v_t_14 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (25 12)  (625 284)  (625 284)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g3_2
 (9 13)  (609 285)  (609 285)  routing T_12_17.sp4_v_t_39 <X> T_12_17.sp4_v_b_10
 (10 13)  (610 285)  (610 285)  routing T_12_17.sp4_v_t_39 <X> T_12_17.sp4_v_b_10
 (14 13)  (614 285)  (614 285)  routing T_12_17.bnl_op_0 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (618 285)  (618 285)  routing T_12_17.sp12_v_t_14 <X> T_12_17.lc_trk_g3_1
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (10 14)  (610 286)  (610 286)  routing T_12_17.sp4_v_b_5 <X> T_12_17.sp4_h_l_47
 (21 14)  (621 286)  (621 286)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g3_7
 (24 14)  (624 286)  (624 286)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g3_7


LogicTile_13_17

 (5 2)  (659 274)  (659 274)  routing T_13_17.sp4_v_t_43 <X> T_13_17.sp4_h_l_37
 (8 2)  (662 274)  (662 274)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_l_36
 (9 2)  (663 274)  (663 274)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_l_36
 (4 3)  (658 275)  (658 275)  routing T_13_17.sp4_v_t_43 <X> T_13_17.sp4_h_l_37
 (6 3)  (660 275)  (660 275)  routing T_13_17.sp4_v_t_43 <X> T_13_17.sp4_h_l_37


LogicTile_14_17

 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (14 1)  (722 273)  (722 273)  routing T_14_17.sp12_h_r_16 <X> T_14_17.lc_trk_g0_0
 (16 1)  (724 273)  (724 273)  routing T_14_17.sp12_h_r_16 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (44 1)  (752 273)  (752 273)  LC_0 Logic Functioning bit
 (47 1)  (755 273)  (755 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_3 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (713 274)  (713 274)  routing T_14_17.sp4_v_t_43 <X> T_14_17.sp4_h_l_37
 (0 3)  (708 275)  (708 275)  routing T_14_17.glb_netwk_3 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (4 3)  (712 275)  (712 275)  routing T_14_17.sp4_v_t_43 <X> T_14_17.sp4_h_l_37
 (6 3)  (714 275)  (714 275)  routing T_14_17.sp4_v_t_43 <X> T_14_17.sp4_h_l_37
 (14 4)  (722 276)  (722 276)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 6)  (716 278)  (716 278)  routing T_14_17.sp4_v_t_47 <X> T_14_17.sp4_h_l_41
 (9 6)  (717 278)  (717 278)  routing T_14_17.sp4_v_t_47 <X> T_14_17.sp4_h_l_41
 (10 6)  (718 278)  (718 278)  routing T_14_17.sp4_v_t_47 <X> T_14_17.sp4_h_l_41
 (16 6)  (724 278)  (724 278)  routing T_14_17.sp12_h_r_13 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (14 10)  (722 282)  (722 282)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (15 10)  (723 282)  (723 282)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (726 283)  (726 283)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (0 14)  (708 286)  (708 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r


LogicTile_15_17

 (10 7)  (772 279)  (772 279)  routing T_15_17.sp4_h_l_46 <X> T_15_17.sp4_v_t_41
 (19 11)  (781 283)  (781 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


IO_Tile_0_16

 (11 1)  (6 257)  (6 257)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_horz_25
 (12 1)  (5 257)  (5 257)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_horz_25


LogicTile_2_16

 (13 2)  (85 258)  (85 258)  routing T_2_16.sp4_h_r_2 <X> T_2_16.sp4_v_t_39
 (8 3)  (80 259)  (80 259)  routing T_2_16.sp4_h_l_36 <X> T_2_16.sp4_v_t_36
 (12 3)  (84 259)  (84 259)  routing T_2_16.sp4_h_r_2 <X> T_2_16.sp4_v_t_39
 (11 10)  (83 266)  (83 266)  routing T_2_16.sp4_h_r_2 <X> T_2_16.sp4_v_t_45
 (13 10)  (85 266)  (85 266)  routing T_2_16.sp4_h_r_2 <X> T_2_16.sp4_v_t_45
 (12 11)  (84 267)  (84 267)  routing T_2_16.sp4_h_r_2 <X> T_2_16.sp4_v_t_45


LogicTile_3_16

 (22 1)  (148 257)  (148 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (149 257)  (149 257)  routing T_3_16.sp4_v_b_18 <X> T_3_16.lc_trk_g0_2
 (24 1)  (150 257)  (150 257)  routing T_3_16.sp4_v_b_18 <X> T_3_16.lc_trk_g0_2
 (0 2)  (126 258)  (126 258)  routing T_3_16.glb_netwk_3 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (2 2)  (128 258)  (128 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (126 259)  (126 259)  routing T_3_16.glb_netwk_3 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (1 4)  (127 260)  (127 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (148 260)  (148 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (149 260)  (149 260)  routing T_3_16.sp12_h_l_16 <X> T_3_16.lc_trk_g1_3
 (1 5)  (127 261)  (127 261)  routing T_3_16.lc_trk_g0_2 <X> T_3_16.wire_logic_cluster/lc_7/cen
 (21 5)  (147 261)  (147 261)  routing T_3_16.sp12_h_l_16 <X> T_3_16.lc_trk_g1_3
 (22 5)  (148 261)  (148 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (150 261)  (150 261)  routing T_3_16.top_op_2 <X> T_3_16.lc_trk_g1_2
 (25 5)  (151 261)  (151 261)  routing T_3_16.top_op_2 <X> T_3_16.lc_trk_g1_2
 (14 7)  (140 263)  (140 263)  routing T_3_16.top_op_4 <X> T_3_16.lc_trk_g1_4
 (15 7)  (141 263)  (141 263)  routing T_3_16.top_op_4 <X> T_3_16.lc_trk_g1_4
 (17 7)  (143 263)  (143 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (5 8)  (131 264)  (131 264)  routing T_3_16.sp4_v_t_43 <X> T_3_16.sp4_h_r_6
 (12 8)  (138 264)  (138 264)  routing T_3_16.sp4_v_t_45 <X> T_3_16.sp4_h_r_8
 (14 10)  (140 266)  (140 266)  routing T_3_16.sp4_h_r_36 <X> T_3_16.lc_trk_g2_4
 (15 11)  (141 267)  (141 267)  routing T_3_16.sp4_h_r_36 <X> T_3_16.lc_trk_g2_4
 (16 11)  (142 267)  (142 267)  routing T_3_16.sp4_h_r_36 <X> T_3_16.lc_trk_g2_4
 (17 11)  (143 267)  (143 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 14)  (152 270)  (152 270)  routing T_3_16.lc_trk_g1_4 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 270)  (153 270)  routing T_3_16.lc_trk_g1_3 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 270)  (155 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 270)  (157 270)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 270)  (158 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 270)  (159 270)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (163 270)  (163 270)  LC_7 Logic Functioning bit
 (41 14)  (167 270)  (167 270)  LC_7 Logic Functioning bit
 (43 14)  (169 270)  (169 270)  LC_7 Logic Functioning bit
 (45 14)  (171 270)  (171 270)  LC_7 Logic Functioning bit
 (47 14)  (173 270)  (173 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (153 271)  (153 271)  routing T_3_16.lc_trk_g1_4 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 271)  (155 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 271)  (156 271)  routing T_3_16.lc_trk_g1_3 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 271)  (158 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (160 271)  (160 271)  routing T_3_16.lc_trk_g1_2 <X> T_3_16.input_2_7
 (35 15)  (161 271)  (161 271)  routing T_3_16.lc_trk_g1_2 <X> T_3_16.input_2_7
 (37 15)  (163 271)  (163 271)  LC_7 Logic Functioning bit
 (40 15)  (166 271)  (166 271)  LC_7 Logic Functioning bit
 (42 15)  (168 271)  (168 271)  LC_7 Logic Functioning bit


LogicTile_4_16

 (0 2)  (180 258)  (180 258)  routing T_4_16.glb_netwk_3 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (182 258)  (182 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (188 258)  (188 258)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_h_l_36
 (0 3)  (180 259)  (180 259)  routing T_4_16.glb_netwk_3 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (14 3)  (194 259)  (194 259)  routing T_4_16.sp12_h_r_20 <X> T_4_16.lc_trk_g0_4
 (16 3)  (196 259)  (196 259)  routing T_4_16.sp12_h_r_20 <X> T_4_16.lc_trk_g0_4
 (17 3)  (197 259)  (197 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (0 4)  (180 260)  (180 260)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_7/cen
 (1 4)  (181 260)  (181 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (10 4)  (190 260)  (190 260)  routing T_4_16.sp4_v_t_46 <X> T_4_16.sp4_h_r_4
 (15 4)  (195 260)  (195 260)  routing T_4_16.sp4_h_r_1 <X> T_4_16.lc_trk_g1_1
 (16 4)  (196 260)  (196 260)  routing T_4_16.sp4_h_r_1 <X> T_4_16.lc_trk_g1_1
 (17 4)  (197 260)  (197 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (206 260)  (206 260)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 260)  (207 260)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 260)  (209 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 260)  (210 260)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 260)  (212 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 260)  (213 260)  routing T_4_16.lc_trk_g2_1 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 260)  (215 260)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.input_2_2
 (36 4)  (216 260)  (216 260)  LC_2 Logic Functioning bit
 (41 4)  (221 260)  (221 260)  LC_2 Logic Functioning bit
 (43 4)  (223 260)  (223 260)  LC_2 Logic Functioning bit
 (0 5)  (180 261)  (180 261)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_7/cen
 (1 5)  (181 261)  (181 261)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_7/cen
 (18 5)  (198 261)  (198 261)  routing T_4_16.sp4_h_r_1 <X> T_4_16.lc_trk_g1_1
 (22 5)  (202 261)  (202 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (204 261)  (204 261)  routing T_4_16.top_op_2 <X> T_4_16.lc_trk_g1_2
 (25 5)  (205 261)  (205 261)  routing T_4_16.top_op_2 <X> T_4_16.lc_trk_g1_2
 (27 5)  (207 261)  (207 261)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 261)  (208 261)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 261)  (209 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 261)  (210 261)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 261)  (212 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (214 261)  (214 261)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.input_2_2
 (36 5)  (216 261)  (216 261)  LC_2 Logic Functioning bit
 (37 5)  (217 261)  (217 261)  LC_2 Logic Functioning bit
 (38 5)  (218 261)  (218 261)  LC_2 Logic Functioning bit
 (40 5)  (220 261)  (220 261)  LC_2 Logic Functioning bit
 (42 5)  (222 261)  (222 261)  LC_2 Logic Functioning bit
 (15 6)  (195 262)  (195 262)  routing T_4_16.sp4_h_r_21 <X> T_4_16.lc_trk_g1_5
 (16 6)  (196 262)  (196 262)  routing T_4_16.sp4_h_r_21 <X> T_4_16.lc_trk_g1_5
 (17 6)  (197 262)  (197 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (198 262)  (198 262)  routing T_4_16.sp4_h_r_21 <X> T_4_16.lc_trk_g1_5
 (14 7)  (194 263)  (194 263)  routing T_4_16.top_op_4 <X> T_4_16.lc_trk_g1_4
 (15 7)  (195 263)  (195 263)  routing T_4_16.top_op_4 <X> T_4_16.lc_trk_g1_4
 (17 7)  (197 263)  (197 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (198 263)  (198 263)  routing T_4_16.sp4_h_r_21 <X> T_4_16.lc_trk_g1_5
 (22 7)  (202 263)  (202 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (204 263)  (204 263)  routing T_4_16.top_op_6 <X> T_4_16.lc_trk_g1_6
 (25 7)  (205 263)  (205 263)  routing T_4_16.top_op_6 <X> T_4_16.lc_trk_g1_6
 (10 8)  (190 264)  (190 264)  routing T_4_16.sp4_v_t_39 <X> T_4_16.sp4_h_r_7
 (16 8)  (196 264)  (196 264)  routing T_4_16.sp4_v_t_12 <X> T_4_16.lc_trk_g2_1
 (17 8)  (197 264)  (197 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (198 264)  (198 264)  routing T_4_16.sp4_v_t_12 <X> T_4_16.lc_trk_g2_1
 (4 9)  (184 265)  (184 265)  routing T_4_16.sp4_v_t_36 <X> T_4_16.sp4_h_r_6
 (29 10)  (209 266)  (209 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 266)  (210 266)  routing T_4_16.lc_trk_g0_4 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 266)  (212 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 266)  (214 266)  routing T_4_16.lc_trk_g1_1 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 266)  (215 266)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.input_2_5
 (37 10)  (217 266)  (217 266)  LC_5 Logic Functioning bit
 (41 10)  (221 266)  (221 266)  LC_5 Logic Functioning bit
 (43 10)  (223 266)  (223 266)  LC_5 Logic Functioning bit
 (45 10)  (225 266)  (225 266)  LC_5 Logic Functioning bit
 (48 10)  (228 266)  (228 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (206 267)  (206 267)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 267)  (207 267)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 267)  (209 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 267)  (212 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (214 267)  (214 267)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.input_2_5
 (37 11)  (217 267)  (217 267)  LC_5 Logic Functioning bit
 (40 11)  (220 267)  (220 267)  LC_5 Logic Functioning bit
 (42 11)  (222 267)  (222 267)  LC_5 Logic Functioning bit
 (21 12)  (201 268)  (201 268)  routing T_4_16.sp4_v_t_22 <X> T_4_16.lc_trk_g3_3
 (22 12)  (202 268)  (202 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (203 268)  (203 268)  routing T_4_16.sp4_v_t_22 <X> T_4_16.lc_trk_g3_3
 (21 13)  (201 269)  (201 269)  routing T_4_16.sp4_v_t_22 <X> T_4_16.lc_trk_g3_3
 (17 14)  (197 270)  (197 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_5_16

 (14 0)  (248 256)  (248 256)  routing T_5_16.wire_logic_cluster/lc_0/out <X> T_5_16.lc_trk_g0_0
 (28 0)  (262 256)  (262 256)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 256)  (263 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 256)  (264 256)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 256)  (266 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 256)  (267 256)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 256)  (268 256)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 256)  (270 256)  LC_0 Logic Functioning bit
 (45 0)  (279 256)  (279 256)  LC_0 Logic Functioning bit
 (47 0)  (281 256)  (281 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (251 257)  (251 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (260 257)  (260 257)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 257)  (261 257)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 257)  (263 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 257)  (266 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (270 257)  (270 257)  LC_0 Logic Functioning bit
 (37 1)  (271 257)  (271 257)  LC_0 Logic Functioning bit
 (39 1)  (273 257)  (273 257)  LC_0 Logic Functioning bit
 (44 1)  (278 257)  (278 257)  LC_0 Logic Functioning bit
 (48 1)  (282 257)  (282 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (234 258)  (234 258)  routing T_5_16.glb_netwk_3 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (236 258)  (236 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (234 259)  (234 259)  routing T_5_16.glb_netwk_3 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (8 3)  (242 259)  (242 259)  routing T_5_16.sp4_h_r_1 <X> T_5_16.sp4_v_t_36
 (9 3)  (243 259)  (243 259)  routing T_5_16.sp4_h_r_1 <X> T_5_16.sp4_v_t_36
 (14 3)  (248 259)  (248 259)  routing T_5_16.sp4_h_r_4 <X> T_5_16.lc_trk_g0_4
 (15 3)  (249 259)  (249 259)  routing T_5_16.sp4_h_r_4 <X> T_5_16.lc_trk_g0_4
 (16 3)  (250 259)  (250 259)  routing T_5_16.sp4_h_r_4 <X> T_5_16.lc_trk_g0_4
 (17 3)  (251 259)  (251 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 4)  (255 260)  (255 260)  routing T_5_16.sp4_h_r_11 <X> T_5_16.lc_trk_g1_3
 (22 4)  (256 260)  (256 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (257 260)  (257 260)  routing T_5_16.sp4_h_r_11 <X> T_5_16.lc_trk_g1_3
 (24 4)  (258 260)  (258 260)  routing T_5_16.sp4_h_r_11 <X> T_5_16.lc_trk_g1_3
 (17 10)  (251 266)  (251 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 13)  (249 269)  (249 269)  routing T_5_16.sp4_v_t_29 <X> T_5_16.lc_trk_g3_0
 (16 13)  (250 269)  (250 269)  routing T_5_16.sp4_v_t_29 <X> T_5_16.lc_trk_g3_0
 (17 13)  (251 269)  (251 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (1 14)  (235 270)  (235 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (235 271)  (235 271)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_7/s_r


LogicTile_6_16

 (14 0)  (302 256)  (302 256)  routing T_6_16.sp12_h_r_0 <X> T_6_16.lc_trk_g0_0
 (19 0)  (307 256)  (307 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (27 0)  (315 256)  (315 256)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 256)  (316 256)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 256)  (317 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 256)  (318 256)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 256)  (319 256)  routing T_6_16.lc_trk_g0_7 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 256)  (320 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (325 256)  (325 256)  LC_0 Logic Functioning bit
 (41 0)  (329 256)  (329 256)  LC_0 Logic Functioning bit
 (42 0)  (330 256)  (330 256)  LC_0 Logic Functioning bit
 (43 0)  (331 256)  (331 256)  LC_0 Logic Functioning bit
 (14 1)  (302 257)  (302 257)  routing T_6_16.sp12_h_r_0 <X> T_6_16.lc_trk_g0_0
 (15 1)  (303 257)  (303 257)  routing T_6_16.sp12_h_r_0 <X> T_6_16.lc_trk_g0_0
 (17 1)  (305 257)  (305 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (310 257)  (310 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (311 257)  (311 257)  routing T_6_16.sp4_h_r_2 <X> T_6_16.lc_trk_g0_2
 (24 1)  (312 257)  (312 257)  routing T_6_16.sp4_h_r_2 <X> T_6_16.lc_trk_g0_2
 (25 1)  (313 257)  (313 257)  routing T_6_16.sp4_h_r_2 <X> T_6_16.lc_trk_g0_2
 (26 1)  (314 257)  (314 257)  routing T_6_16.lc_trk_g0_2 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 257)  (317 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 257)  (319 257)  routing T_6_16.lc_trk_g0_7 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 257)  (320 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (321 257)  (321 257)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.input_2_0
 (34 1)  (322 257)  (322 257)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.input_2_0
 (35 1)  (323 257)  (323 257)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.input_2_0
 (36 1)  (324 257)  (324 257)  LC_0 Logic Functioning bit
 (43 1)  (331 257)  (331 257)  LC_0 Logic Functioning bit
 (3 2)  (291 258)  (291 258)  routing T_6_16.sp12_h_r_0 <X> T_6_16.sp12_h_l_23
 (13 2)  (301 258)  (301 258)  routing T_6_16.sp4_h_r_2 <X> T_6_16.sp4_v_t_39
 (22 2)  (310 258)  (310 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (311 258)  (311 258)  routing T_6_16.sp4_v_b_23 <X> T_6_16.lc_trk_g0_7
 (24 2)  (312 258)  (312 258)  routing T_6_16.sp4_v_b_23 <X> T_6_16.lc_trk_g0_7
 (3 3)  (291 259)  (291 259)  routing T_6_16.sp12_h_r_0 <X> T_6_16.sp12_h_l_23
 (11 3)  (299 259)  (299 259)  routing T_6_16.sp4_h_r_2 <X> T_6_16.sp4_h_l_39
 (12 3)  (300 259)  (300 259)  routing T_6_16.sp4_h_r_2 <X> T_6_16.sp4_v_t_39
 (26 4)  (314 260)  (314 260)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 260)  (315 260)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 260)  (317 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 260)  (318 260)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 260)  (319 260)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 260)  (320 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 260)  (321 260)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 260)  (323 260)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.input_2_2
 (36 4)  (324 260)  (324 260)  LC_2 Logic Functioning bit
 (37 4)  (325 260)  (325 260)  LC_2 Logic Functioning bit
 (38 4)  (326 260)  (326 260)  LC_2 Logic Functioning bit
 (41 4)  (329 260)  (329 260)  LC_2 Logic Functioning bit
 (43 4)  (331 260)  (331 260)  LC_2 Logic Functioning bit
 (14 5)  (302 261)  (302 261)  routing T_6_16.top_op_0 <X> T_6_16.lc_trk_g1_0
 (15 5)  (303 261)  (303 261)  routing T_6_16.top_op_0 <X> T_6_16.lc_trk_g1_0
 (17 5)  (305 261)  (305 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (316 261)  (316 261)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 261)  (317 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 261)  (320 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (322 261)  (322 261)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.input_2_2
 (35 5)  (323 261)  (323 261)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.input_2_2
 (37 5)  (325 261)  (325 261)  LC_2 Logic Functioning bit
 (3 6)  (291 262)  (291 262)  routing T_6_16.sp12_h_r_0 <X> T_6_16.sp12_v_t_23
 (16 6)  (304 262)  (304 262)  routing T_6_16.sp12_h_r_13 <X> T_6_16.lc_trk_g1_5
 (17 6)  (305 262)  (305 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (310 262)  (310 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (314 262)  (314 262)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 262)  (317 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 262)  (320 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 262)  (324 262)  LC_3 Logic Functioning bit
 (37 6)  (325 262)  (325 262)  LC_3 Logic Functioning bit
 (39 6)  (327 262)  (327 262)  LC_3 Logic Functioning bit
 (41 6)  (329 262)  (329 262)  LC_3 Logic Functioning bit
 (43 6)  (331 262)  (331 262)  LC_3 Logic Functioning bit
 (3 7)  (291 263)  (291 263)  routing T_6_16.sp12_h_r_0 <X> T_6_16.sp12_v_t_23
 (14 7)  (302 263)  (302 263)  routing T_6_16.sp4_r_v_b_28 <X> T_6_16.lc_trk_g1_4
 (17 7)  (305 263)  (305 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (309 263)  (309 263)  routing T_6_16.sp4_r_v_b_31 <X> T_6_16.lc_trk_g1_7
 (26 7)  (314 263)  (314 263)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 263)  (315 263)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 263)  (316 263)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 263)  (317 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 263)  (319 263)  routing T_6_16.lc_trk_g0_2 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 263)  (320 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (321 263)  (321 263)  routing T_6_16.lc_trk_g2_3 <X> T_6_16.input_2_3
 (35 7)  (323 263)  (323 263)  routing T_6_16.lc_trk_g2_3 <X> T_6_16.input_2_3
 (36 7)  (324 263)  (324 263)  LC_3 Logic Functioning bit
 (37 7)  (325 263)  (325 263)  LC_3 Logic Functioning bit
 (39 7)  (327 263)  (327 263)  LC_3 Logic Functioning bit
 (15 8)  (303 264)  (303 264)  routing T_6_16.rgt_op_1 <X> T_6_16.lc_trk_g2_1
 (17 8)  (305 264)  (305 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 264)  (306 264)  routing T_6_16.rgt_op_1 <X> T_6_16.lc_trk_g2_1
 (21 8)  (309 264)  (309 264)  routing T_6_16.sp4_h_r_43 <X> T_6_16.lc_trk_g2_3
 (22 8)  (310 264)  (310 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (311 264)  (311 264)  routing T_6_16.sp4_h_r_43 <X> T_6_16.lc_trk_g2_3
 (24 8)  (312 264)  (312 264)  routing T_6_16.sp4_h_r_43 <X> T_6_16.lc_trk_g2_3
 (25 8)  (313 264)  (313 264)  routing T_6_16.sp4_v_t_23 <X> T_6_16.lc_trk_g2_2
 (28 8)  (316 264)  (316 264)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 264)  (317 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 264)  (318 264)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 264)  (320 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 264)  (321 264)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 264)  (322 264)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 264)  (324 264)  LC_4 Logic Functioning bit
 (37 8)  (325 264)  (325 264)  LC_4 Logic Functioning bit
 (43 8)  (331 264)  (331 264)  LC_4 Logic Functioning bit
 (50 8)  (338 264)  (338 264)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (309 265)  (309 265)  routing T_6_16.sp4_h_r_43 <X> T_6_16.lc_trk_g2_3
 (22 9)  (310 265)  (310 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (311 265)  (311 265)  routing T_6_16.sp4_v_t_23 <X> T_6_16.lc_trk_g2_2
 (25 9)  (313 265)  (313 265)  routing T_6_16.sp4_v_t_23 <X> T_6_16.lc_trk_g2_2
 (29 9)  (317 265)  (317 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 265)  (318 265)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 265)  (319 265)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 265)  (324 265)  LC_4 Logic Functioning bit
 (37 9)  (325 265)  (325 265)  LC_4 Logic Functioning bit
 (38 9)  (326 265)  (326 265)  LC_4 Logic Functioning bit
 (41 9)  (329 265)  (329 265)  LC_4 Logic Functioning bit
 (42 9)  (330 265)  (330 265)  LC_4 Logic Functioning bit
 (14 10)  (302 266)  (302 266)  routing T_6_16.sp4_v_t_17 <X> T_6_16.lc_trk_g2_4
 (16 10)  (304 266)  (304 266)  routing T_6_16.sp4_v_t_16 <X> T_6_16.lc_trk_g2_5
 (17 10)  (305 266)  (305 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (306 266)  (306 266)  routing T_6_16.sp4_v_t_16 <X> T_6_16.lc_trk_g2_5
 (22 10)  (310 266)  (310 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (311 266)  (311 266)  routing T_6_16.sp4_h_r_31 <X> T_6_16.lc_trk_g2_7
 (24 10)  (312 266)  (312 266)  routing T_6_16.sp4_h_r_31 <X> T_6_16.lc_trk_g2_7
 (16 11)  (304 267)  (304 267)  routing T_6_16.sp4_v_t_17 <X> T_6_16.lc_trk_g2_4
 (17 11)  (305 267)  (305 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (309 267)  (309 267)  routing T_6_16.sp4_h_r_31 <X> T_6_16.lc_trk_g2_7
 (16 12)  (304 268)  (304 268)  routing T_6_16.sp4_v_b_33 <X> T_6_16.lc_trk_g3_1
 (17 12)  (305 268)  (305 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (306 268)  (306 268)  routing T_6_16.sp4_v_b_33 <X> T_6_16.lc_trk_g3_1
 (22 12)  (310 268)  (310 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (311 268)  (311 268)  routing T_6_16.sp12_v_b_19 <X> T_6_16.lc_trk_g3_3
 (25 12)  (313 268)  (313 268)  routing T_6_16.wire_logic_cluster/lc_2/out <X> T_6_16.lc_trk_g3_2
 (28 12)  (316 268)  (316 268)  routing T_6_16.lc_trk_g2_1 <X> T_6_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 268)  (317 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 268)  (320 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 268)  (321 268)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 268)  (322 268)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 268)  (324 268)  LC_6 Logic Functioning bit
 (38 12)  (326 268)  (326 268)  LC_6 Logic Functioning bit
 (39 12)  (327 268)  (327 268)  LC_6 Logic Functioning bit
 (43 12)  (331 268)  (331 268)  LC_6 Logic Functioning bit
 (14 13)  (302 269)  (302 269)  routing T_6_16.sp4_r_v_b_40 <X> T_6_16.lc_trk_g3_0
 (17 13)  (305 269)  (305 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (306 269)  (306 269)  routing T_6_16.sp4_v_b_33 <X> T_6_16.lc_trk_g3_1
 (19 13)  (307 269)  (307 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (309 269)  (309 269)  routing T_6_16.sp12_v_b_19 <X> T_6_16.lc_trk_g3_3
 (22 13)  (310 269)  (310 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 269)  (314 269)  routing T_6_16.lc_trk_g2_2 <X> T_6_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 269)  (316 269)  routing T_6_16.lc_trk_g2_2 <X> T_6_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 269)  (317 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 269)  (320 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (321 269)  (321 269)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.input_2_6
 (34 13)  (322 269)  (322 269)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.input_2_6
 (37 13)  (325 269)  (325 269)  LC_6 Logic Functioning bit
 (38 13)  (326 269)  (326 269)  LC_6 Logic Functioning bit
 (39 13)  (327 269)  (327 269)  LC_6 Logic Functioning bit
 (43 13)  (331 269)  (331 269)  LC_6 Logic Functioning bit
 (27 14)  (315 270)  (315 270)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 270)  (317 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 270)  (318 270)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 270)  (320 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 270)  (321 270)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 270)  (322 270)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 270)  (324 270)  LC_7 Logic Functioning bit
 (37 14)  (325 270)  (325 270)  LC_7 Logic Functioning bit
 (41 14)  (329 270)  (329 270)  LC_7 Logic Functioning bit
 (43 14)  (331 270)  (331 270)  LC_7 Logic Functioning bit
 (50 14)  (338 270)  (338 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (302 271)  (302 271)  routing T_6_16.tnl_op_4 <X> T_6_16.lc_trk_g3_4
 (15 15)  (303 271)  (303 271)  routing T_6_16.tnl_op_4 <X> T_6_16.lc_trk_g3_4
 (17 15)  (305 271)  (305 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (310 271)  (310 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (311 271)  (311 271)  routing T_6_16.sp4_h_r_30 <X> T_6_16.lc_trk_g3_6
 (24 15)  (312 271)  (312 271)  routing T_6_16.sp4_h_r_30 <X> T_6_16.lc_trk_g3_6
 (25 15)  (313 271)  (313 271)  routing T_6_16.sp4_h_r_30 <X> T_6_16.lc_trk_g3_6
 (27 15)  (315 271)  (315 271)  routing T_6_16.lc_trk_g1_0 <X> T_6_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 271)  (317 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (324 271)  (324 271)  LC_7 Logic Functioning bit
 (37 15)  (325 271)  (325 271)  LC_7 Logic Functioning bit
 (40 15)  (328 271)  (328 271)  LC_7 Logic Functioning bit
 (43 15)  (331 271)  (331 271)  LC_7 Logic Functioning bit


LogicTile_7_16

 (22 1)  (364 257)  (364 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (342 258)  (342 258)  routing T_7_16.glb_netwk_3 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (368 258)  (368 258)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 258)  (369 258)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 258)  (371 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 258)  (373 258)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 258)  (374 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 258)  (375 258)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 258)  (379 258)  LC_1 Logic Functioning bit
 (41 2)  (383 258)  (383 258)  LC_1 Logic Functioning bit
 (43 2)  (385 258)  (385 258)  LC_1 Logic Functioning bit
 (45 2)  (387 258)  (387 258)  LC_1 Logic Functioning bit
 (0 3)  (342 259)  (342 259)  routing T_7_16.glb_netwk_3 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (27 3)  (369 259)  (369 259)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 259)  (371 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 259)  (372 259)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 259)  (374 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (375 259)  (375 259)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.input_2_1
 (37 3)  (379 259)  (379 259)  LC_1 Logic Functioning bit
 (40 3)  (382 259)  (382 259)  LC_1 Logic Functioning bit
 (42 3)  (384 259)  (384 259)  LC_1 Logic Functioning bit
 (1 4)  (343 260)  (343 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (363 260)  (363 260)  routing T_7_16.sp12_h_r_3 <X> T_7_16.lc_trk_g1_3
 (22 4)  (364 260)  (364 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (366 260)  (366 260)  routing T_7_16.sp12_h_r_3 <X> T_7_16.lc_trk_g1_3
 (1 5)  (343 261)  (343 261)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (21 5)  (363 261)  (363 261)  routing T_7_16.sp12_h_r_3 <X> T_7_16.lc_trk_g1_3
 (14 6)  (356 262)  (356 262)  routing T_7_16.lft_op_4 <X> T_7_16.lc_trk_g1_4
 (15 7)  (357 263)  (357 263)  routing T_7_16.lft_op_4 <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (15 8)  (357 264)  (357 264)  routing T_7_16.sp4_h_r_41 <X> T_7_16.lc_trk_g2_1
 (16 8)  (358 264)  (358 264)  routing T_7_16.sp4_h_r_41 <X> T_7_16.lc_trk_g2_1
 (17 8)  (359 264)  (359 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (360 264)  (360 264)  routing T_7_16.sp4_h_r_41 <X> T_7_16.lc_trk_g2_1
 (18 9)  (360 265)  (360 265)  routing T_7_16.sp4_h_r_41 <X> T_7_16.lc_trk_g2_1
 (14 10)  (356 266)  (356 266)  routing T_7_16.sp4_h_r_36 <X> T_7_16.lc_trk_g2_4
 (15 11)  (357 267)  (357 267)  routing T_7_16.sp4_h_r_36 <X> T_7_16.lc_trk_g2_4
 (16 11)  (358 267)  (358 267)  routing T_7_16.sp4_h_r_36 <X> T_7_16.lc_trk_g2_4
 (17 11)  (359 267)  (359 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (3 15)  (345 271)  (345 271)  routing T_7_16.sp12_h_l_22 <X> T_7_16.sp12_v_t_22


RAM_Tile_8_16

 (8 2)  (404 258)  (404 258)  routing T_8_16.sp4_h_r_5 <X> T_8_16.sp4_h_l_36
 (10 2)  (406 258)  (406 258)  routing T_8_16.sp4_h_r_5 <X> T_8_16.sp4_h_l_36


LogicTile_9_16

 (26 0)  (464 256)  (464 256)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 256)  (465 256)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 256)  (466 256)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (46 0)  (484 256)  (484 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (490 256)  (490 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (491 256)  (491 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 257)  (470 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (471 257)  (471 257)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.input_2_0
 (36 1)  (474 257)  (474 257)  LC_0 Logic Functioning bit
 (39 1)  (477 257)  (477 257)  LC_0 Logic Functioning bit
 (44 1)  (482 257)  (482 257)  LC_0 Logic Functioning bit
 (0 2)  (438 258)  (438 258)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (438 259)  (438 259)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (14 3)  (452 259)  (452 259)  routing T_9_16.top_op_4 <X> T_9_16.lc_trk_g0_4
 (15 3)  (453 259)  (453 259)  routing T_9_16.top_op_4 <X> T_9_16.lc_trk_g0_4
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (8 6)  (446 262)  (446 262)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_h_l_41
 (4 9)  (442 265)  (442 265)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_h_r_6
 (15 9)  (453 265)  (453 265)  routing T_9_16.tnr_op_0 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (5 12)  (443 268)  (443 268)  routing T_9_16.sp4_v_t_44 <X> T_9_16.sp4_h_r_9
 (14 12)  (452 268)  (452 268)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g3_0
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (438 270)  (438 270)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 270)  (439 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (450 270)  (450 270)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_h_l_46
 (16 14)  (454 270)  (454 270)  routing T_9_16.sp12_v_b_21 <X> T_9_16.lc_trk_g3_5
 (17 14)  (455 270)  (455 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (438 271)  (438 271)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 271)  (439 271)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (449 271)  (449 271)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_h_l_46
 (15 15)  (453 271)  (453 271)  routing T_9_16.sp4_v_t_33 <X> T_9_16.lc_trk_g3_4
 (16 15)  (454 271)  (454 271)  routing T_9_16.sp4_v_t_33 <X> T_9_16.lc_trk_g3_4
 (17 15)  (455 271)  (455 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (456 271)  (456 271)  routing T_9_16.sp12_v_b_21 <X> T_9_16.lc_trk_g3_5


LogicTile_10_16

 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (47 0)  (539 256)  (539 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (506 257)  (506 257)  routing T_10_16.top_op_0 <X> T_10_16.lc_trk_g0_0
 (15 1)  (507 257)  (507 257)  routing T_10_16.top_op_0 <X> T_10_16.lc_trk_g0_0
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (518 257)  (518 257)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 257)  (520 257)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 257)  (523 257)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (44 1)  (536 257)  (536 257)  LC_0 Logic Functioning bit
 (48 1)  (540 257)  (540 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (543 257)  (543 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_3 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (504 258)  (504 258)  routing T_10_16.sp4_h_r_11 <X> T_10_16.sp4_h_l_39
 (0 3)  (492 259)  (492 259)  routing T_10_16.glb_netwk_3 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (13 3)  (505 259)  (505 259)  routing T_10_16.sp4_h_r_11 <X> T_10_16.sp4_h_l_39
 (14 4)  (506 260)  (506 260)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g1_0
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (507 262)  (507 262)  routing T_10_16.top_op_5 <X> T_10_16.lc_trk_g1_5
 (17 6)  (509 262)  (509 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (510 263)  (510 263)  routing T_10_16.top_op_5 <X> T_10_16.lc_trk_g1_5
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.tnl_op_3 <X> T_10_16.lc_trk_g3_3
 (21 13)  (513 269)  (513 269)  routing T_10_16.tnl_op_3 <X> T_10_16.lc_trk_g3_3
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 269)  (517 269)  routing T_10_16.sp4_r_v_b_42 <X> T_10_16.lc_trk_g3_2
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 271)  (492 271)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 271)  (493 271)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r


LogicTile_11_16

 (14 0)  (560 256)  (560 256)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g0_0
 (21 0)  (567 256)  (567 256)  routing T_11_16.wire_logic_cluster/lc_3/out <X> T_11_16.lc_trk_g0_3
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 256)  (582 256)  LC_0 Logic Functioning bit
 (38 0)  (584 256)  (584 256)  LC_0 Logic Functioning bit
 (41 0)  (587 256)  (587 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (15 1)  (561 257)  (561 257)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g0_0
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (38 1)  (584 257)  (584 257)  LC_0 Logic Functioning bit
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_3 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 259)  (546 259)  routing T_11_16.glb_netwk_3 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (14 3)  (560 259)  (560 259)  routing T_11_16.sp4_r_v_b_28 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 262)  (581 262)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (45 6)  (591 262)  (591 262)  LC_3 Logic Functioning bit
 (46 6)  (592 262)  (592 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (560 263)  (560 263)  routing T_11_16.sp12_h_r_20 <X> T_11_16.lc_trk_g1_4
 (16 7)  (562 263)  (562 263)  routing T_11_16.sp12_h_r_20 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 7)  (572 263)  (572 263)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 263)  (578 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (579 263)  (579 263)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_3
 (34 7)  (580 263)  (580 263)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_3
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (44 7)  (590 263)  (590 263)  LC_3 Logic Functioning bit
 (48 7)  (594 263)  (594 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (560 264)  (560 264)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g2_0
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 264)  (579 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (15 9)  (561 265)  (561 265)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (30 9)  (576 265)  (576 265)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (14 10)  (560 266)  (560 266)  routing T_11_16.wire_logic_cluster/lc_4/out <X> T_11_16.lc_trk_g2_4
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 267)  (569 267)  routing T_11_16.sp4_h_r_30 <X> T_11_16.lc_trk_g2_6
 (24 11)  (570 267)  (570 267)  routing T_11_16.sp4_h_r_30 <X> T_11_16.lc_trk_g2_6
 (25 11)  (571 267)  (571 267)  routing T_11_16.sp4_h_r_30 <X> T_11_16.lc_trk_g2_6
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 267)  (573 267)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 267)  (574 267)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (14 12)  (560 268)  (560 268)  routing T_11_16.sp4_h_r_40 <X> T_11_16.lc_trk_g3_0
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (46 12)  (592 268)  (592 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (560 269)  (560 269)  routing T_11_16.sp4_h_r_40 <X> T_11_16.lc_trk_g3_0
 (15 13)  (561 269)  (561 269)  routing T_11_16.sp4_h_r_40 <X> T_11_16.lc_trk_g3_0
 (16 13)  (562 269)  (562 269)  routing T_11_16.sp4_h_r_40 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (0 14)  (546 270)  (546 270)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 270)  (560 270)  routing T_11_16.sp4_v_t_17 <X> T_11_16.lc_trk_g3_4
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (572 270)  (572 270)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 270)  (579 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (1 15)  (547 271)  (547 271)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (16 15)  (562 271)  (562 271)  routing T_11_16.sp4_v_t_17 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (569 271)  (569 271)  routing T_11_16.sp12_v_t_21 <X> T_11_16.lc_trk_g3_6
 (25 15)  (571 271)  (571 271)  routing T_11_16.sp12_v_t_21 <X> T_11_16.lc_trk_g3_6
 (26 15)  (572 271)  (572 271)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 271)  (573 271)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 271)  (574 271)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (48 15)  (594 271)  (594 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_16

 (26 0)  (626 256)  (626 256)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 256)  (635 256)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.input_2_0
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 257)  (634 257)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.input_2_0
 (35 1)  (635 257)  (635 257)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (44 1)  (644 257)  (644 257)  LC_0 Logic Functioning bit
 (48 1)  (648 257)  (648 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_3 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 259)  (600 259)  routing T_12_16.glb_netwk_3 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (14 4)  (614 260)  (614 260)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (615 262)  (615 262)  routing T_12_16.lft_op_5 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.lft_op_5 <X> T_12_16.lc_trk_g1_5
 (21 6)  (621 262)  (621 262)  routing T_12_16.sp4_v_b_15 <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 262)  (623 262)  routing T_12_16.sp4_v_b_15 <X> T_12_16.lc_trk_g1_7
 (21 7)  (621 263)  (621 263)  routing T_12_16.sp4_v_b_15 <X> T_12_16.lc_trk_g1_7
 (14 10)  (614 266)  (614 266)  routing T_12_16.sp4_h_r_44 <X> T_12_16.lc_trk_g2_4
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (623 266)  (623 266)  routing T_12_16.sp12_v_b_23 <X> T_12_16.lc_trk_g2_7
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_h_r_44 <X> T_12_16.lc_trk_g2_4
 (15 11)  (615 267)  (615 267)  routing T_12_16.sp4_h_r_44 <X> T_12_16.lc_trk_g2_4
 (16 11)  (616 267)  (616 267)  routing T_12_16.sp4_h_r_44 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (621 267)  (621 267)  routing T_12_16.sp12_v_b_23 <X> T_12_16.lc_trk_g2_7
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 271)  (600 271)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r


LogicTile_10_15

 (4 2)  (496 242)  (496 242)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_t_37
 (6 2)  (498 242)  (498 242)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_t_37
 (5 3)  (497 243)  (497 243)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_t_37


LogicTile_11_15

 (8 11)  (554 251)  (554 251)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_42
 (9 11)  (555 251)  (555 251)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_42
 (10 11)  (556 251)  (556 251)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_42


LogicTile_12_15

 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_3 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 243)  (600 243)  routing T_12_15.glb_netwk_3 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (3 4)  (603 244)  (603 244)  routing T_12_15.sp12_v_t_23 <X> T_12_15.sp12_h_r_0
 (25 4)  (625 244)  (625 244)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g1_2
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 245)  (623 245)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g1_2
 (24 5)  (624 245)  (624 245)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g1_2
 (21 6)  (621 246)  (621 246)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 10)  (614 250)  (614 250)  routing T_12_15.sp4_v_b_36 <X> T_12_15.lc_trk_g2_4
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (614 251)  (614 251)  routing T_12_15.sp4_v_b_36 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp4_v_b_36 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (618 251)  (618 251)  routing T_12_15.sp4_r_v_b_37 <X> T_12_15.lc_trk_g2_5
 (10 12)  (610 252)  (610 252)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_r_10
 (19 13)  (619 253)  (619 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 254)  (635 254)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.input_2_7
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (46 14)  (646 254)  (646 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 255)  (632 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (633 255)  (633 255)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.input_2_7
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit
 (53 15)  (653 255)  (653 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_3_14

 (3 12)  (129 236)  (129 236)  routing T_3_14.sp12_v_t_22 <X> T_3_14.sp12_h_r_1


LogicTile_4_14

 (5 6)  (185 230)  (185 230)  routing T_4_14.sp4_h_r_0 <X> T_4_14.sp4_h_l_38
 (13 6)  (193 230)  (193 230)  routing T_4_14.sp4_h_r_5 <X> T_4_14.sp4_v_t_40
 (4 7)  (184 231)  (184 231)  routing T_4_14.sp4_h_r_0 <X> T_4_14.sp4_h_l_38
 (5 7)  (185 231)  (185 231)  routing T_4_14.sp4_h_l_38 <X> T_4_14.sp4_v_t_38
 (12 7)  (192 231)  (192 231)  routing T_4_14.sp4_h_r_5 <X> T_4_14.sp4_v_t_40
 (4 10)  (184 234)  (184 234)  routing T_4_14.sp4_h_r_0 <X> T_4_14.sp4_v_t_43
 (6 10)  (186 234)  (186 234)  routing T_4_14.sp4_h_r_0 <X> T_4_14.sp4_v_t_43
 (5 11)  (185 235)  (185 235)  routing T_4_14.sp4_h_r_0 <X> T_4_14.sp4_v_t_43


LogicTile_5_14

 (26 0)  (260 224)  (260 224)  routing T_5_14.lc_trk_g3_5 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 224)  (261 224)  routing T_5_14.lc_trk_g1_0 <X> T_5_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 224)  (263 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 224)  (266 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 224)  (267 224)  routing T_5_14.lc_trk_g2_1 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 224)  (270 224)  LC_0 Logic Functioning bit
 (38 0)  (272 224)  (272 224)  LC_0 Logic Functioning bit
 (41 0)  (275 224)  (275 224)  LC_0 Logic Functioning bit
 (43 0)  (277 224)  (277 224)  LC_0 Logic Functioning bit
 (45 0)  (279 224)  (279 224)  LC_0 Logic Functioning bit
 (46 0)  (280 224)  (280 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (261 225)  (261 225)  routing T_5_14.lc_trk_g3_5 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 225)  (262 225)  routing T_5_14.lc_trk_g3_5 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 225)  (263 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (271 225)  (271 225)  LC_0 Logic Functioning bit
 (39 1)  (273 225)  (273 225)  LC_0 Logic Functioning bit
 (41 1)  (275 225)  (275 225)  LC_0 Logic Functioning bit
 (43 1)  (277 225)  (277 225)  LC_0 Logic Functioning bit
 (0 2)  (234 226)  (234 226)  routing T_5_14.glb_netwk_3 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (236 226)  (236 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (234 227)  (234 227)  routing T_5_14.glb_netwk_3 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (14 4)  (248 228)  (248 228)  routing T_5_14.sp4_h_l_5 <X> T_5_14.lc_trk_g1_0
 (14 5)  (248 229)  (248 229)  routing T_5_14.sp4_h_l_5 <X> T_5_14.lc_trk_g1_0
 (15 5)  (249 229)  (249 229)  routing T_5_14.sp4_h_l_5 <X> T_5_14.lc_trk_g1_0
 (16 5)  (250 229)  (250 229)  routing T_5_14.sp4_h_l_5 <X> T_5_14.lc_trk_g1_0
 (17 5)  (251 229)  (251 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (16 8)  (250 232)  (250 232)  routing T_5_14.sp12_v_t_14 <X> T_5_14.lc_trk_g2_1
 (17 8)  (251 232)  (251 232)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (18 9)  (252 233)  (252 233)  routing T_5_14.sp12_v_t_14 <X> T_5_14.lc_trk_g2_1
 (11 10)  (245 234)  (245 234)  routing T_5_14.sp4_h_r_2 <X> T_5_14.sp4_v_t_45
 (13 10)  (247 234)  (247 234)  routing T_5_14.sp4_h_r_2 <X> T_5_14.sp4_v_t_45
 (12 11)  (246 235)  (246 235)  routing T_5_14.sp4_h_r_2 <X> T_5_14.sp4_v_t_45
 (16 14)  (250 238)  (250 238)  routing T_5_14.sp12_v_b_21 <X> T_5_14.lc_trk_g3_5
 (17 14)  (251 238)  (251 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (18 15)  (252 239)  (252 239)  routing T_5_14.sp12_v_b_21 <X> T_5_14.lc_trk_g3_5


LogicTile_6_14

 (21 0)  (309 224)  (309 224)  routing T_6_14.sp4_h_r_19 <X> T_6_14.lc_trk_g0_3
 (22 0)  (310 224)  (310 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (311 224)  (311 224)  routing T_6_14.sp4_h_r_19 <X> T_6_14.lc_trk_g0_3
 (24 0)  (312 224)  (312 224)  routing T_6_14.sp4_h_r_19 <X> T_6_14.lc_trk_g0_3
 (21 1)  (309 225)  (309 225)  routing T_6_14.sp4_h_r_19 <X> T_6_14.lc_trk_g0_3
 (22 2)  (310 226)  (310 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (311 226)  (311 226)  routing T_6_14.sp4_h_r_7 <X> T_6_14.lc_trk_g0_7
 (24 2)  (312 226)  (312 226)  routing T_6_14.sp4_h_r_7 <X> T_6_14.lc_trk_g0_7
 (21 3)  (309 227)  (309 227)  routing T_6_14.sp4_h_r_7 <X> T_6_14.lc_trk_g0_7
 (29 8)  (317 232)  (317 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 232)  (319 232)  routing T_6_14.lc_trk_g0_7 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 232)  (320 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 232)  (324 232)  LC_4 Logic Functioning bit
 (37 8)  (325 232)  (325 232)  LC_4 Logic Functioning bit
 (38 8)  (326 232)  (326 232)  LC_4 Logic Functioning bit
 (39 8)  (327 232)  (327 232)  LC_4 Logic Functioning bit
 (41 8)  (329 232)  (329 232)  LC_4 Logic Functioning bit
 (43 8)  (331 232)  (331 232)  LC_4 Logic Functioning bit
 (46 8)  (334 232)  (334 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (339 232)  (339 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (340 232)  (340 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (30 9)  (318 233)  (318 233)  routing T_6_14.lc_trk_g0_3 <X> T_6_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 233)  (319 233)  routing T_6_14.lc_trk_g0_7 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 233)  (324 233)  LC_4 Logic Functioning bit
 (37 9)  (325 233)  (325 233)  LC_4 Logic Functioning bit
 (38 9)  (326 233)  (326 233)  LC_4 Logic Functioning bit
 (39 9)  (327 233)  (327 233)  LC_4 Logic Functioning bit
 (41 9)  (329 233)  (329 233)  LC_4 Logic Functioning bit
 (43 9)  (331 233)  (331 233)  LC_4 Logic Functioning bit
 (19 14)  (307 238)  (307 238)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_9_14

 (5 10)  (443 234)  (443 234)  routing T_9_14.sp4_v_t_37 <X> T_9_14.sp4_h_l_43
 (4 11)  (442 235)  (442 235)  routing T_9_14.sp4_v_t_37 <X> T_9_14.sp4_h_l_43
 (6 11)  (444 235)  (444 235)  routing T_9_14.sp4_v_t_37 <X> T_9_14.sp4_h_l_43


LogicTile_10_14

 (8 10)  (500 234)  (500 234)  routing T_10_14.sp4_v_t_42 <X> T_10_14.sp4_h_l_42
 (9 10)  (501 234)  (501 234)  routing T_10_14.sp4_v_t_42 <X> T_10_14.sp4_h_l_42


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9

 (7 10)  (133 154)  (133 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_4_9

 (7 10)  (187 154)  (187 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_5_9

 (7 10)  (241 154)  (241 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_6_9



LogicTile_7_9

 (7 10)  (349 154)  (349 154)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_8_9



LogicTile_9_9

 (7 10)  (445 154)  (445 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_10_9

 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_11_9

 (7 10)  (553 154)  (553 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_12_9

 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8


