// Seed: 68202225
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  uwire id_4, id_5, id_6;
  wire id_7, id_8, id_9;
  reg id_10, id_11;
  always if (id_5) id_10 <= 1;
  integer id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  nor primCall (id_1, id_6, id_5, id_3, id_2);
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
