--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf
-ucf led_test.ucf

Design file:              led_test.ncd
Physical constraint file: led_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2142 paths analyzed, 87 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.039ns.
--------------------------------------------------------------------------------

Paths for end point led_2 (SLICE_X3Y10.C1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_22 (FF)
  Destination:          led_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.992ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.336 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_22 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AQ       Tcko                  0.430   timer<25>
                                                       timer_22
    SLICE_X4Y9.D1        net (fanout=2)        1.192   timer<22>
    SLICE_X4Y9.D         Tilo                  0.235   timer[31]_GND_1_o_equal_10_o<31>11
                                                       timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C1       net (fanout=7)        1.206   timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C        Tilo                  0.259   timer<31>
                                                       led_1_rstpot_SW0
    SLICE_X3Y10.C1       net (fanout=3)        1.297   N14
    SLICE_X3Y10.CLK      Tas                   0.373   led_2
                                                       led_2_rstpot
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      4.992ns (1.297ns logic, 3.695ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_23 (FF)
  Destination:          led_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.336 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_23 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.BQ       Tcko                  0.430   timer<25>
                                                       timer_23
    SLICE_X4Y9.D2        net (fanout=2)        1.191   timer<23>
    SLICE_X4Y9.D         Tilo                  0.235   timer[31]_GND_1_o_equal_10_o<31>11
                                                       timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C1       net (fanout=7)        1.206   timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C        Tilo                  0.259   timer<31>
                                                       led_1_rstpot_SW0
    SLICE_X3Y10.C1       net (fanout=3)        1.297   N14
    SLICE_X3Y10.CLK      Tas                   0.373   led_2
                                                       led_2_rstpot
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (1.297ns logic, 3.694ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_15 (FF)
  Destination:          led_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.336 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_15 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.AQ       Tcko                  0.430   timer<18>
                                                       timer_15
    SLICE_X4Y9.D3        net (fanout=2)        1.079   timer<15>
    SLICE_X4Y9.D         Tilo                  0.235   timer[31]_GND_1_o_equal_10_o<31>11
                                                       timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C1       net (fanout=7)        1.206   timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C        Tilo                  0.259   timer<31>
                                                       led_1_rstpot_SW0
    SLICE_X3Y10.C1       net (fanout=3)        1.297   N14
    SLICE_X3Y10.CLK      Tas                   0.373   led_2
                                                       led_2_rstpot
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.297ns logic, 3.582ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X3Y10.A4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_26 (FF)
  Destination:          led_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.336 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_26 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y14.AQ       Tcko                  0.430   timer<29>
                                                       timer_26
    SLICE_X2Y10.A1       net (fanout=8)        1.694   timer<26>
    SLICE_X2Y10.A        Tilo                  0.254   N12
                                                       timer[31]_GND_1_o_equal_10_o<31>21_SW0
    SLICE_X4Y9.A5        net (fanout=1)        0.823   N24
    SLICE_X4Y9.A         Tilo                  0.235   timer[31]_GND_1_o_equal_10_o<31>11
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X3Y10.A4       net (fanout=4)        1.068   timer[31]_GND_1_o_equal_8_o
    SLICE_X3Y10.CLK      Tas                   0.373   led_2
                                                       led_0_rstpot
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.292ns logic, 3.585ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_18 (FF)
  Destination:          led_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.336 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_18 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.DQ       Tcko                  0.430   timer<18>
                                                       timer_18
    SLICE_X2Y10.A2       net (fanout=7)        1.392   timer<18>
    SLICE_X2Y10.A        Tilo                  0.254   N12
                                                       timer[31]_GND_1_o_equal_10_o<31>21_SW0
    SLICE_X4Y9.A5        net (fanout=1)        0.823   N24
    SLICE_X4Y9.A         Tilo                  0.235   timer[31]_GND_1_o_equal_10_o<31>11
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X3Y10.A4       net (fanout=4)        1.068   timer[31]_GND_1_o_equal_8_o
    SLICE_X3Y10.CLK      Tas                   0.373   led_2
                                                       led_0_rstpot
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.292ns logic, 3.283ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_25 (FF)
  Destination:          led_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.336 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_25 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DQ       Tcko                  0.430   timer<25>
                                                       timer_25
    SLICE_X4Y10.C2       net (fanout=6)        1.258   timer<25>
    SLICE_X4Y10.C        Tilo                  0.235   N20
                                                       timer[31]_GND_1_o_equal_8_o<31>21
    SLICE_X4Y9.A1        net (fanout=4)        0.727   timer[31]_GND_1_o_equal_8_o<31>2
    SLICE_X4Y9.A         Tilo                  0.235   timer[31]_GND_1_o_equal_10_o<31>11
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X3Y10.A4       net (fanout=4)        1.068   timer[31]_GND_1_o_equal_8_o
    SLICE_X3Y10.CLK      Tas                   0.373   led_2
                                                       led_0_rstpot
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (1.273ns logic, 3.053ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (SLICE_X3Y10.B3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_22 (FF)
  Destination:          led_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.336 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_22 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AQ       Tcko                  0.430   timer<25>
                                                       timer_22
    SLICE_X4Y9.D1        net (fanout=2)        1.192   timer<22>
    SLICE_X4Y9.D         Tilo                  0.235   timer[31]_GND_1_o_equal_10_o<31>11
                                                       timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C1       net (fanout=7)        1.206   timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C        Tilo                  0.259   timer<31>
                                                       led_1_rstpot_SW0
    SLICE_X3Y10.B3       net (fanout=3)        1.147   N14
    SLICE_X3Y10.CLK      Tas                   0.373   led_2
                                                       led_1_rstpot1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.297ns logic, 3.545ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_23 (FF)
  Destination:          led_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.841ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.336 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_23 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.BQ       Tcko                  0.430   timer<25>
                                                       timer_23
    SLICE_X4Y9.D2        net (fanout=2)        1.191   timer<23>
    SLICE_X4Y9.D         Tilo                  0.235   timer[31]_GND_1_o_equal_10_o<31>11
                                                       timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C1       net (fanout=7)        1.206   timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C        Tilo                  0.259   timer<31>
                                                       led_1_rstpot_SW0
    SLICE_X3Y10.B3       net (fanout=3)        1.147   N14
    SLICE_X3Y10.CLK      Tas                   0.373   led_2
                                                       led_1_rstpot1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      4.841ns (1.297ns logic, 3.544ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_15 (FF)
  Destination:          led_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.336 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_15 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.AQ       Tcko                  0.430   timer<18>
                                                       timer_15
    SLICE_X4Y9.D3        net (fanout=2)        1.079   timer<15>
    SLICE_X4Y9.D         Tilo                  0.235   timer[31]_GND_1_o_equal_10_o<31>11
                                                       timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C1       net (fanout=7)        1.206   timer[31]_GND_1_o_equal_10_o<31>11
    SLICE_X5Y11.C        Tilo                  0.259   timer<31>
                                                       led_1_rstpot_SW0
    SLICE_X3Y10.B3       net (fanout=3)        1.147   N14
    SLICE_X3Y10.CLK      Tas                   0.373   led_2
                                                       led_1_rstpot1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (1.297ns logic, 3.432ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X3Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_0 (FF)
  Destination:          led_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_0 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y10.AQ       Tcko                  0.198   led_2
                                                       led_0
    SLICE_X3Y10.A6       net (fanout=2)        0.027   led_0
    SLICE_X3Y10.CLK      Tah         (-Th)    -0.215   led_2
                                                       led_0_rstpot
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (SLICE_X3Y10.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_1 (FF)
  Destination:          led_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y10.BQ       Tcko                  0.198   led_2
                                                       led_1
    SLICE_X3Y10.B4       net (fanout=2)        0.244   led_1
    SLICE_X3Y10.CLK      Tah         (-Th)    -0.215   led_2
                                                       led_1_rstpot1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.413ns logic, 0.244ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point led_2 (SLICE_X3Y10.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_2 (FF)
  Destination:          led_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_2 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y10.CQ       Tcko                  0.198   led_2
                                                       led_2
    SLICE_X3Y10.C3       net (fanout=2)        0.283   led_2
    SLICE_X3Y10.CLK      Tah         (-Th)    -0.215   led_2
                                                       led_2_rstpot
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.413ns logic, 0.283ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_3/CLK
  Logical resource: led_3/CK
  Location pin: SLICE_X2Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: led_3/SR
  Logical resource: led_3/SR
  Location pin: SLICE_X2Y9.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.039|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2142 paths, 0 nets, and 291 connections

Design statistics:
   Minimum period:   5.039ns{1}   (Maximum frequency: 198.452MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 08 15:42:14 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



