Analysis & Synthesis Status : Successful - Sat May 20 09:34:08 2017
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : uc
Top-level Entity Name : Main
Family : Stratix III
Logic utilization : N/A
    Combinational ALUTs : 2,614
    Memory ALUTs : 0
    Dedicated logic registers : 1,867
Total registers : 1867
Total pins : 129
Total virtual pins : 0
Total block memory bits : 8,192
DSP block 18-bit elements : 0
Total PLLs : 0
Total DLLs : 0
