<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8">
<title>logical</title></head>
<body>
<h1>logical.sail (8/55) 15%</h1>
<code style="display: block">
val&nbsp;modify_flags_logical&nbsp;:&nbsp;word&nbsp;-&gt;&nbsp;unit<br>
function&nbsp;modify_flags_logical(result)&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp;negative<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">if&nbsp;(signed(result[7..0])&nbsp;&lt;&nbsp;0)&nbsp;then<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg_SR[n]&nbsp;=&nbsp;0b1<br>
&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg_SR[n]&nbsp;=&nbsp;0b0</span>;<br>
<br>
&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp;zero<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">if&nbsp;(unsigned(result[7..0])&nbsp;==&nbsp;0)&nbsp;then<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg_SR[z]&nbsp;=&nbsp;0b1<br>
&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg_SR[z]&nbsp;=&nbsp;0b0</span>;<br>
}</span><br>
<br>
//&nbsp;=======================================<br>
<br>
val&nbsp;perform_logical_instr&nbsp;:&nbsp;(word)&nbsp;-&gt;&nbsp;bool<br>
function&nbsp;perform_logical_instr(result)&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;modify_flags_logical(result);<br>
&nbsp;&nbsp;&nbsp;&nbsp;reg_A&nbsp;=&nbsp;result;<br>
&nbsp;&nbsp;&nbsp;&nbsp;true<br>
}</span><br>
<br>
//&nbsp;=======================================<br>
<br>
function&nbsp;clause&nbsp;execute(AND_IMM(op))&nbsp;&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(2);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;calc_word(mode(imm),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;&&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(AND_ZP(op))&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(3);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;word&nbsp;=&nbsp;calc_word(mode(zp),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read_zp(word);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;&&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(AND_ZP_X(op))&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;word&nbsp;=&nbsp;calc_word(mode(zp_x),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read_zp(word);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;&&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(AND_ABS(op))&nbsp;&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(abs),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;&&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(AND_ABS_X(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(abs_x),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 75%)">if&nbsp;(op[15..8]&nbsp;!=&nbsp;addr[15..8])&nbsp;then&nbsp;<span style="background-color: hsl(0, 85%, 70%)">incr_cycles(1)</span></span><span style="background-color: hsl(0, 85%, 80%)">&#171;Invisible branch not taken here&#187</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;&&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(AND_ABS_Y(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(abs_y),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 75%)">if&nbsp;(op[15..8]&nbsp;!=&nbsp;addr[15..8])&nbsp;then&nbsp;<span style="background-color: hsl(0, 85%, 70%)">incr_cycles(1)</span></span><span style="background-color: hsl(0, 85%, 80%)">&#171;Invisible branch not taken here&#187</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;&&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(AND_IND_X(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(6);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(ind_x),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;&&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(AND_IND_Y(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(5);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(ind_y),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 75%)">if&nbsp;(addr[15..8]&nbsp;!=&nbsp;(read_zp(op&nbsp;+&nbsp;1)&nbsp;@&nbsp;read_zp(op))[15..8])&nbsp;then<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 70%)">incr_cycles(1)</span></span><span style="background-color: hsl(0, 85%, 80%)">&#171;Invisible branch not taken here&#187</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;&&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
<br>
//&nbsp;=======================================<br>
<br>
function&nbsp;clause&nbsp;execute(EOR_IMM(op))&nbsp;&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(2);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;calc_word(mode(imm),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;^&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(EOR_ZP(op))&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(3);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;word&nbsp;=&nbsp;calc_word(mode(zp),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read_zp(word);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;^&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(EOR_ZP_X(op))&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;word&nbsp;=&nbsp;calc_word(mode(zp_x),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read_zp(word);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;^&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(EOR_ABS(op))&nbsp;&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(abs),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;^&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(EOR_ABS_X(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(abs_x),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 75%)">if&nbsp;(op[15..8]&nbsp;!=&nbsp;addr[15..8])&nbsp;then&nbsp;<span style="background-color: hsl(0, 85%, 70%)">incr_cycles(1)</span></span><span style="background-color: hsl(0, 85%, 80%)">&#171;Invisible branch not taken here&#187</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;^&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(EOR_ABS_Y(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(abs_y),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 75%)">if&nbsp;(op[15..8]&nbsp;!=&nbsp;addr[15..8])&nbsp;then&nbsp;<span style="background-color: hsl(0, 85%, 70%)">incr_cycles(1)</span></span><span style="background-color: hsl(0, 85%, 80%)">&#171;Invisible branch not taken here&#187</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;^&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(EOR_IND_X(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(6);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(ind_x),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;^&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(EOR_IND_Y(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(5);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(ind_y),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 75%)">if&nbsp;(addr[15..8]&nbsp;!=&nbsp;(read_zp(op&nbsp;+&nbsp;1)&nbsp;@&nbsp;read_zp(op))[15..8])&nbsp;then<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 70%)">incr_cycles(1)</span></span><span style="background-color: hsl(0, 85%, 80%)">&#171;Invisible branch not taken here&#187</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;^&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
<br>
//&nbsp;=======================================<br>
<br>
function&nbsp;clause&nbsp;execute(ORA_IMM(op))&nbsp;&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(2);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;calc_word(mode(imm),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;|&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(ORA_ZP(op))&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(3);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;word&nbsp;=&nbsp;calc_word(mode(zp),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read_zp(word);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;|&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(ORA_ZP_X(op))&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;word&nbsp;=&nbsp;calc_word(mode(zp_x),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read_zp(word);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;|&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(ORA_ABS(op))&nbsp;&nbsp;&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(abs),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;|&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(ORA_ABS_X(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(abs_x),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 75%)">if&nbsp;(op[15..8]&nbsp;!=&nbsp;addr[15..8])&nbsp;then&nbsp;<span style="background-color: hsl(0, 85%, 70%)">incr_cycles(1)</span></span><span style="background-color: hsl(0, 85%, 80%)">&#171;Invisible branch not taken here&#187</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;|&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(ORA_ABS_Y(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(4);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(abs_y),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 75%)">if&nbsp;(op[15..8]&nbsp;!=&nbsp;addr[15..8])&nbsp;then&nbsp;<span style="background-color: hsl(0, 85%, 70%)">incr_cycles(1)</span></span><span style="background-color: hsl(0, 85%, 80%)">&#171;Invisible branch not taken here&#187</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;|&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(ORA_IND_X(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(6);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(ind_x),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;|&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
function&nbsp;clause&nbsp;execute(ORA_IND_Y(op))&nbsp;=&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;incr_cycles(5);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;addr&nbsp;=&nbsp;calc_addr(mode(ind_y),&nbsp;op);<br>
&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 75%)">if&nbsp;(addr[15..8]&nbsp;!=&nbsp;(read_zp(op&nbsp;+&nbsp;1)&nbsp;@&nbsp;read_zp(op))[15..8])&nbsp;then<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style="background-color: hsl(0, 85%, 70%)">incr_cycles(1)</span></span><span style="background-color: hsl(0, 85%, 80%)">&#171;Invisible branch not taken here&#187</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;input&nbsp;=&nbsp;read(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;input&nbsp;|&nbsp;reg_A;<br>
&nbsp;&nbsp;&nbsp;&nbsp;perform_logical_instr(result)<br>
}</span><br>
</code>
</body>
</html>