{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678727022147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678727022152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:03:42 2023 " "Processing started: Mon Mar 13 17:03:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678727022152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678727022152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FreqDivider_Demo -c FreqDivider_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off FreqDivider_Demo -c FreqDivider_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678727022152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678727022497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678727022497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider_Demo-Structural " "Found design unit 1: FreqDivider_Demo-Structural" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678727030062 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider_Demo " "Found entity 1: FreqDivider_Demo" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678727030062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678727030062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678727030065 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678727030065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678727030065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterupdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterupdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDown4-Behavioral " "Found design unit 1: CounterUpDown4-Behavioral" {  } { { "CounterUpDown4.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/CounterUpDown4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678727030065 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDown4 " "Found entity 1: CounterUpDown4" {  } { { "CounterUpDown4.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/CounterUpDown4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678727030065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678727030065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Behavioral " "Found design unit 1: FreqDivider-Behavioral" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678727030065 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678727030065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678727030065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FreqDivider_Demo " "Elaborating entity \"FreqDivider_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678727030095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider FreqDivider:frequency A:behavioral " "Elaborating entity \"FreqDivider\" using architecture \"A:behavioral\" for hierarchy \"FreqDivider:frequency\"" {  } { { "FreqDivider_Demo.vhd" "frequency" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678727030107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CounterUpDown4 CounterUpDown4:counter A:behavioral " "Elaborating entity \"CounterUpDown4\" using architecture \"A:behavioral\" for hierarchy \"CounterUpDown4:counter\"" {  } { { "FreqDivider_Demo.vhd" "counter" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678727030110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:display A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:display\"" {  } { { "FreqDivider_Demo.vhd" "display" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678727030112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678727030489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678727030795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678727030795 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[0\] " "No output dependent on input pin \"k\[0\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[1\] " "No output dependent on input pin \"k\[1\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[2\] " "No output dependent on input pin \"k\[2\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[3\] " "No output dependent on input pin \"k\[3\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[4\] " "No output dependent on input pin \"k\[4\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[5\] " "No output dependent on input pin \"k\[5\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[6\] " "No output dependent on input pin \"k\[6\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[7\] " "No output dependent on input pin \"k\[7\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[8\] " "No output dependent on input pin \"k\[8\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[9\] " "No output dependent on input pin \"k\[9\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[10\] " "No output dependent on input pin \"k\[10\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[11\] " "No output dependent on input pin \"k\[11\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[12\] " "No output dependent on input pin \"k\[12\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[13\] " "No output dependent on input pin \"k\[13\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[14\] " "No output dependent on input pin \"k\[14\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[15\] " "No output dependent on input pin \"k\[15\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[16\] " "No output dependent on input pin \"k\[16\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[17\] " "No output dependent on input pin \"k\[17\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[18\] " "No output dependent on input pin \"k\[18\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[19\] " "No output dependent on input pin \"k\[19\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[20\] " "No output dependent on input pin \"k\[20\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[21\] " "No output dependent on input pin \"k\[21\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[22\] " "No output dependent on input pin \"k\[22\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[23\] " "No output dependent on input pin \"k\[23\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[24\] " "No output dependent on input pin \"k\[24\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[25\] " "No output dependent on input pin \"k\[25\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[26\] " "No output dependent on input pin \"k\[26\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[27\] " "No output dependent on input pin \"k\[27\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[28\] " "No output dependent on input pin \"k\[28\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[29\] " "No output dependent on input pin \"k\[29\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[30\] " "No output dependent on input pin \"k\[30\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[31\] " "No output dependent on input pin \"k\[31\]\"" {  } { { "FreqDivider_Demo.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part5/FreqDivider_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678727030823 "|FreqDivider_Demo|k[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678727030823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678727030824 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678727030824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678727030824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678727030824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678727030838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:03:50 2023 " "Processing ended: Mon Mar 13 17:03:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678727030838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678727030838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678727030838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678727030838 ""}
