$comment
	File created using the following command:
		vcd file DecoderDemo.msim.vcd -direction
$end
$date
	Thu Nov 17 17:28:39 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module DecoderDemo_vlg_vec_tst $end
$var reg 1 ! input0 $end
$var reg 1 " input1 $end
$var reg 1 # pin_name3 $end
$var wire 1 $ D0 $end
$var wire 1 % D1 $end
$var wire 1 & D2 $end
$var wire 1 ' D3 $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . D0~output_o $end
$var wire 1 / D1~output_o $end
$var wire 1 0 D2~output_o $end
$var wire 1 1 D3~output_o $end
$var wire 1 2 input1~input_o $end
$var wire 1 3 input0~input_o $end
$var wire 1 4 pin_name3~input_o $end
$var wire 1 5 inst|inst~combout $end
$var wire 1 6 inst|inst6~combout $end
$var wire 1 7 inst|inst7~combout $end
$var wire 1 8 inst|inst8~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
0%
0&
1'
0(
1)
x*
1+
1,
1-
0.
0/
00
11
12
13
04
05
06
07
18
$end
#50000
0!
0"
03
02
08
15
1.
01
0'
1$
#100000
1"
12
17
05
0.
10
1&
0$
#150000
1!
0"
13
02
07
16
1/
00
0&
1%
#200000
1"
12
18
06
0/
11
1'
0%
#250000
0!
0"
03
02
08
15
1.
01
0'
1$
#300000
1"
12
17
05
0.
10
1&
0$
#350000
1!
0"
13
02
07
16
1/
00
0&
1%
#400000
1"
12
18
06
0/
11
1'
0%
#450000
0!
0"
03
02
08
15
1.
01
0'
1$
#500000
1"
12
17
05
0.
10
1&
0$
#550000
1!
0"
13
02
07
16
1/
00
0&
1%
#600000
1"
12
18
06
0/
11
1'
0%
#650000
0!
0"
03
02
08
15
1.
01
0'
1$
#700000
1"
12
17
05
0.
10
1&
0$
#750000
1!
0"
13
02
07
16
1/
00
0&
1%
#800000
1"
12
18
06
0/
11
1'
0%
#850000
0!
0"
03
02
08
15
1.
01
0'
1$
#900000
1"
12
17
05
0.
10
1&
0$
#950000
1!
0"
13
02
07
16
1/
00
0&
1%
#1000000
