{
    "os": [
        "Linux"
    ], 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ], 
    "launch": [
        {
            "cmd_args": "BUILD/adder.xclbin", 
            "name": "sw_emu"
        }, 
        {
            "cmd_args": "BUILD/adder.xclbin", 
            "name": "hw_emu"
        }
    ], 
    "description": [
        "This is simple example of vector addition to demonstrate OpenCL Pipe Memory usage. OpenCL PIPE memory functionality allows user to achieve kernel-to-kernel data transfer without using global memory."
    ], 
    "host": [
        {
            "compiler": [
                {
                    "includepaths": [
                        "REPO_DIR/common/includes/xcl2"
                    ]
                }
            ], 
            "linker": [
                {
                    "libraries": [
                        "xcl2"
                    ], 
                    "librarypaths": [
                        "REPO_DIR/common/includes/"
                    ]
                }
            ], 
            "host_exe": "host"
        }
    ], 
    "key_concepts": [
        "Dataflow", 
        "kernel to kernel pipes"
    ], 
    "keywords": [
        "pipe", 
        "xcl_reqd_pipe_depth", 
        "read_pipe_block()", 
        "write_pipe_block()"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "containers": [
        {
            "accelerators": [
                {
                    "name": "adder_stage", 
                    "location": "src/adder.cl"
                }, 
                {
                    "name": "input_stage", 
                    "location": "src/adder.cl"
                }, 
                {
                    "name": "output_stage", 
                    "location": "src/adder.cl"
                }
            ], 
            "name": "adder"
        }
    ], 
    "name": "Blocking Pipes (CL)"
}