// Seed: 2020602543
module module_0 ();
  id_2(
      1, 1
  );
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output tri id_2,
    output wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    output wor id_7,
    input logic id_8,
    output tri1 id_9,
    output wire id_10,
    inout wire id_11,
    output logic id_12,
    output supply1 id_13
);
  always @(posedge 1 or id_6) begin : LABEL_0
    id_1  <= id_8;
    id_12 <= id_8;
  end
  module_0 modCall_1 ();
endmodule
