\section{I2\+C\+\_\+\+Events}
\label{group__I2C__Events}\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+CT}~((uint32\+\_\+t)0x00030001)  /$\ast$ B\+U\+S\+Y, M\+S\+L and S\+B flag $\ast$/
\begin{DoxyCompactList}\small\item\em Communication start. \end{DoxyCompactList}\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED}~((uint32\+\_\+t)0x00070082)  /$\ast$ B\+U\+S\+Y, M\+S\+L, A\+D\+D\+R, T\+X\+E and T\+R\+A flags $\ast$/
\begin{DoxyCompactList}\small\item\em Address Acknowledge. \end{DoxyCompactList}\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED}~((uint32\+\_\+t)0x00030002)  /$\ast$ B\+U\+S\+Y, M\+S\+L and A\+D\+D\+R flags $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S10}~((uint32\+\_\+t)0x00030008)  /$\ast$ B\+U\+S\+Y, M\+S\+L and A\+D\+D10 flags $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED}~((uint32\+\_\+t)0x00030040)  /$\ast$ B\+U\+S\+Y, M\+S\+L and R\+X\+N\+E flags $\ast$/
\begin{DoxyCompactList}\small\item\em Communication events. \end{DoxyCompactList}\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG}~((uint32\+\_\+t)0x00070080) /$\ast$ T\+R\+A, B\+U\+S\+Y, M\+S\+L, T\+X\+E flags $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED}~((uint32\+\_\+t)0x00070084)  /$\ast$ T\+R\+A, B\+U\+S\+Y, M\+S\+L, T\+X\+E and B\+T\+F flags $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}~((uint32\+\_\+t)0x00020002) /$\ast$ B\+U\+S\+Y and A\+D\+D\+R flags $\ast$/
\begin{DoxyCompactList}\small\item\em Communication start events. \end{DoxyCompactList}\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}~((uint32\+\_\+t)0x00060082) /$\ast$ T\+R\+A, B\+U\+S\+Y, T\+X\+E and A\+D\+D\+R flags $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}~((uint32\+\_\+t)0x00820000)  /$\ast$ D\+U\+A\+L\+F and B\+U\+S\+Y flags $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}~((uint32\+\_\+t)0x00860080)  /$\ast$ D\+U\+A\+L\+F, T\+R\+A, B\+U\+S\+Y and T\+X\+E flags $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}~((uint32\+\_\+t)0x00120000)  /$\ast$ G\+E\+N\+C\+A\+L\+L and B\+U\+S\+Y flags $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED}~((uint32\+\_\+t)0x00020040)  /$\ast$ B\+U\+S\+Y and R\+X\+N\+E flags $\ast$/
\begin{DoxyCompactList}\small\item\em Communication events. \end{DoxyCompactList}\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+S\+T\+O\+P\+\_\+\+D\+E\+T\+E\+C\+T\+ED}~((uint32\+\_\+t)0x00000010)  /$\ast$ S\+T\+O\+P\+F flag $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED}~((uint32\+\_\+t)0x00060084)  /$\ast$ T\+R\+A, B\+U\+S\+Y, T\+X\+E and B\+T\+F flags $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG}~((uint32\+\_\+t)0x00060080)  /$\ast$ T\+R\+A, B\+U\+S\+Y and T\+X\+E flags $\ast$/
\item 
\#define \textbf{ I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+C\+K\+\_\+\+F\+A\+I\+L\+U\+RE}~((uint32\+\_\+t)0x00000400)  /$\ast$ A\+F flag $\ast$/
\item 
\#define \textbf{ I\+S\+\_\+\+I2\+C\+\_\+\+E\+V\+E\+NT}(E\+V\+E\+NT)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\label{group__I2C__Events_ga6bcf2ae49961e07e27cf9fdf334719e3}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED~((uint32\+\_\+t)0x00030040)  /$\ast$ B\+U\+S\+Y, M\+S\+L and R\+X\+N\+E flags $\ast$/}



Communication events. 

If a communication is established (S\+T\+A\+RT condition generated and slave address acknowledged) then the master has to check on one of the following events for communication procedures\+:

1) Master Receiver mode\+: The master has to wait on the event E\+V7 then to read the data received from the slave (\doxyref{I2\+C\+\_\+\+Receive\+Data()}{p.}{group__I2C_gaeaaa4b6f77f50eb57465148c55d27fb2} function).

2) Master Transmitter mode\+: The master has to send data (\doxyref{I2\+C\+\_\+\+Send\+Data()}{p.}{group__I2C_ga7bd9e70b8eafde0dd5eb42b0d95fe1a9} function) then to wait on event E\+V8 or E\+V8\+\_\+2. These two events are similar\+:
\begin{DoxyItemize}
\item E\+V8 means that the data has been written in the data register and is being shifted out.
\item E\+V8\+\_\+2 means that the data has been physically shifted out and output on the bus. In most cases, using E\+V8 is sufficient for the application. Using E\+V8\+\_\+2 leads to a slower communication but ensure more reliable test. E\+V8\+\_\+2 is also more suitable than E\+V8 for testing on the last data transmission (before Stop condition generation).
\end{DoxyItemize}

\begin{DoxyNote}{Note}
In case the user software does not guarantee that this event E\+V7 is managed before the current byte end of transfer, then user may check on E\+V7 and B\+TF flag at the same time (ie. (I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED $\vert$ I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+B\+TF)). In this case the communication may be slower. 
\end{DoxyNote}


Definition at line \textbf{ 382} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga8fe3b96b54e3c38e1de5d48536039c8f}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED~((uint32\+\_\+t)0x00070084)  /$\ast$ T\+R\+A, B\+U\+S\+Y, M\+S\+L, T\+X\+E and B\+T\+F flags $\ast$/}



Definition at line \textbf{ 388} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga037ac1e67e44ee085acac6f034bd73b2}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG~((uint32\+\_\+t)0x00070080) /$\ast$ T\+R\+A, B\+U\+S\+Y, M\+S\+L, T\+X\+E flags $\ast$/}



Definition at line \textbf{ 386} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_gad04882597bbf542c6fee7a9c837fbc8c}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S10@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S10}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S10@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S10}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S10}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S10~((uint32\+\_\+t)0x00030008)  /$\ast$ B\+U\+S\+Y, M\+S\+L and A\+D\+D10 flags $\ast$/}



Definition at line \textbf{ 349} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_gaeef8c22ac035122b06e31b360ac7aeb3}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+CT@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+CT}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+CT@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+CT}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+CT}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+CT~((uint32\+\_\+t)0x00030001)  /$\ast$ B\+U\+S\+Y, M\+S\+L and S\+B flag $\ast$/}



Communication start. 

=============================================================================== \subsection*{I2C Master Events (Events grouped in order of communication) }

After sending the S\+T\+A\+RT condition (\doxyref{I2\+C\+\_\+\+Generate\+S\+T\+A\+R\+T()}{p.}{group__I2C_ga36c522b471588be9779c878222ccb20f} function) the master has to wait for this event. It means that the Start condition has been correctly released on the I2C bus (the bus is free, no other devices is communicating). 

Definition at line \textbf{ 318} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_gabfde82864432ddb87b6462234d542e60}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED~((uint32\+\_\+t)0x00030002)  /$\ast$ B\+U\+S\+Y, M\+S\+L and A\+D\+D\+R flags $\ast$/}



Definition at line \textbf{ 347} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga2361a6e60b7dc86fb682dd06fbd3edb7}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED~((uint32\+\_\+t)0x00070082)  /$\ast$ B\+U\+S\+Y, M\+S\+L, A\+D\+D\+R, T\+X\+E and T\+R\+A flags $\ast$/}



Address Acknowledge. 

After checking on E\+V5 (start condition correctly released on the bus), the master sends the address of the slave(s) with which it will communicate (\doxyref{I2\+C\+\_\+\+Send7bit\+Address()}{p.}{group__I2C_ga009fc2a5b2313c36da39ece39a1156a6} function, it also determines the direction of the communication\+: Master transmitter or Receiver). Then the master has to wait that a slave acknowledges his address. If an acknowledge is sent on the bus, one of the following events will be set\+:

1) In case of Master Receiver (7-\/bit addressing)\+: the I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED event is set.

2) In case of Master Transmitter (7-\/bit addressing)\+: the I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED is set

3) In case of 10-\/\+Bit addressing mode, the master (just after generating the S\+T\+A\+RT and checking on E\+V5) has to send the header of 10-\/bit addressing mode (\doxyref{I2\+C\+\_\+\+Send\+Data()}{p.}{group__I2C_ga7bd9e70b8eafde0dd5eb42b0d95fe1a9} function). Then master should wait on E\+V9. It means that the 10-\/bit addressing header has been correctly sent on the bus. Then master should send the second part of the 10-\/bit address (L\+SB) using the function \doxyref{I2\+C\+\_\+\+Send7bit\+Address()}{p.}{group__I2C_ga009fc2a5b2313c36da39ece39a1156a6}. Then master should wait for event E\+V6. 

Definition at line \textbf{ 346} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga249bd611f1ca64653c0bfc606c591088}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+C\+K\+\_\+\+F\+A\+I\+L\+U\+RE@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+C\+K\+\_\+\+F\+A\+I\+L\+U\+RE}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+C\+K\+\_\+\+F\+A\+I\+L\+U\+RE@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+C\+K\+\_\+\+F\+A\+I\+L\+U\+RE}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+C\+K\+\_\+\+F\+A\+I\+L\+U\+RE}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+C\+K\+\_\+\+F\+A\+I\+L\+U\+RE~((uint32\+\_\+t)0x00000400)  /$\ast$ A\+F flag $\ast$/}



Definition at line \textbf{ 473} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga8b244626839940569c6c8bbfc4efe21d}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED~((uint32\+\_\+t)0x00020040)  /$\ast$ B\+U\+S\+Y and R\+X\+N\+E flags $\ast$/}



Communication events. 

Wait on one of these events when E\+V1 has already been checked and\+:


\begin{DoxyItemize}
\item Slave R\+E\+C\+E\+I\+V\+ER mode\+:
\begin{DoxyItemize}
\item E\+V2\+: When the application is expecting a data byte to be received.
\item E\+V4\+: When the application is expecting the end of the communication\+: master sends a stop condition and data transmission is stopped.
\end{DoxyItemize}
\item Slave Transmitter mode\+:
\begin{DoxyItemize}
\item E\+V3\+: When a byte has been transmitted by the slave and the application is expecting the end of the byte transmission. The two events I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED and I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG are similar. The second one can optionally be used when the user software doesn\textquotesingle{}t guarantee the E\+V3 is managed before the current byte end of transfer.
\item E\+V3\+\_\+2\+: When the master sends a N\+A\+CK in order to tell slave that data transmission shall end (before sending the S\+T\+OP condition). In this case slave has to stop sending data bytes and expect a Stop condition on the bus.
\end{DoxyItemize}

\begin{DoxyNote}{Note}
In case the user software does not guarantee that the event E\+V2 is managed before the current byte end of transfer, then user may check on E\+V2 and B\+TF flag at the same time (ie. (I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED $\vert$ I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+B\+TF)). In this case the communication may be slower. 
\end{DoxyNote}

\end{DoxyItemize}

Definition at line \textbf{ 464} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga50652880323b8c2746b5afbdfea03fe1}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED~((uint32\+\_\+t)0x00060084)  /$\ast$ T\+R\+A, B\+U\+S\+Y, T\+X\+E and B\+T\+F flags $\ast$/}



Definition at line \textbf{ 470} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_gaa574c93a99497649f3d8e7ff53796231}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG~((uint32\+\_\+t)0x00060080)  /$\ast$ T\+R\+A, B\+U\+S\+Y and T\+X\+E flags $\ast$/}



Definition at line \textbf{ 471} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga15195f6def95f688ae9725899f49ea23}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED~((uint32\+\_\+t)0x00120000)  /$\ast$ G\+E\+N\+C\+A\+L\+L and B\+U\+S\+Y flags $\ast$/}



Definition at line \textbf{ 433} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga6cf0e334704618b024eee604849f50f7}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED~((uint32\+\_\+t)0x00020002) /$\ast$ B\+U\+S\+Y and A\+D\+D\+R flags $\ast$/}



Communication start events. 

=============================================================================== \subsection*{I2C Slave Events (Events grouped in order of communication) }

Wait on one of these events at the start of the communication. It means that the I2C peripheral detected a Start condition on the bus (generated by master device) followed by the peripheral address. The peripheral generates an A\+CK condition on the bus (if the acknowledge feature is enabled through function \doxyref{I2\+C\+\_\+\+Acknowledge\+Config()}{p.}{group__I2C_ga7bb44e894d68a7991f564c43fb187486}) and the events listed above are set \+:

1) In normal case (only one address managed by the slave), when the address sent by the master matches the own address of the peripheral (configured by I2\+C\+\_\+\+Own\+Address1 field) the I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+X\+X\+X\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED event is set (where X\+XX could be T\+R\+A\+N\+S\+M\+I\+T\+T\+ER or R\+E\+C\+E\+I\+V\+ER).

2) In case the address sent by the master matches the second address of the peripheral (configured by the function \doxyref{I2\+C\+\_\+\+Own\+Address2\+Config()}{p.}{group__I2C_ga7be2cc634a613c8e3539137e897a22df} and enabled by the function \doxyref{I2\+C\+\_\+\+Dual\+Address\+Cmd()}{p.}{group__I2C_ga02145a333a56e79557d6ef4ea03fc313}) the events I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+X\+X\+X\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED (where X\+XX could be T\+R\+A\+N\+S\+M\+I\+T\+T\+ER or R\+E\+C\+E\+I\+V\+ER) are set.

3) In case the address sent by the master is General Call (address 0x00) and if the General Call is enabled for the peripheral (using function \doxyref{I2\+C\+\_\+\+General\+Call\+Cmd()}{p.}{group__I2C_ga65c740fc8d7b3b9f15cc432d8699d471}) the following event is set I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED. 

Definition at line \textbf{ 425} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga17e78ab01fa980b3df10f8d9f6864c48}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED~((uint32\+\_\+t)0x00820000)  /$\ast$ D\+U\+A\+L\+F and B\+U\+S\+Y flags $\ast$/}



Definition at line \textbf{ 429} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga3148d8d7087e418959bc31e2646b2941}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+S\+T\+O\+P\+\_\+\+D\+E\+T\+E\+C\+T\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+S\+T\+O\+P\+\_\+\+D\+E\+T\+E\+C\+T\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+S\+T\+O\+P\+\_\+\+D\+E\+T\+E\+C\+T\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+S\+T\+O\+P\+\_\+\+D\+E\+T\+E\+C\+T\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+S\+T\+O\+P\+\_\+\+D\+E\+T\+E\+C\+T\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+S\+T\+O\+P\+\_\+\+D\+E\+T\+E\+C\+T\+ED~((uint32\+\_\+t)0x00000010)  /$\ast$ S\+T\+O\+P\+F flag $\ast$/}



Definition at line \textbf{ 466} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga3fa381c1fd9a95c8ae13c6cc402b1327}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED~((uint32\+\_\+t)0x00060082) /$\ast$ T\+R\+A, B\+U\+S\+Y, T\+X\+E and A\+D\+D\+R flags $\ast$/}



Definition at line \textbf{ 426} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga6221aa204356bec9146f800ccfc99fc1}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}}
\index{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED@{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED~((uint32\+\_\+t)0x00860080)  /$\ast$ D\+U\+A\+L\+F, T\+R\+A, B\+U\+S\+Y and T\+X\+E flags $\ast$/}



Definition at line \textbf{ 430} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

\mbox{\label{group__I2C__Events_ga4b42e6936006195f89ff4f763d366970}} 
\index{I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}!I\+S\+\_\+\+I2\+C\+\_\+\+E\+V\+E\+NT@{I\+S\+\_\+\+I2\+C\+\_\+\+E\+V\+E\+NT}}
\index{I\+S\+\_\+\+I2\+C\+\_\+\+E\+V\+E\+NT@{I\+S\+\_\+\+I2\+C\+\_\+\+E\+V\+E\+NT}!I2\+C\+\_\+\+Events@{I2\+C\+\_\+\+Events}}
\subsubsection{I\+S\+\_\+\+I2\+C\+\_\+\+E\+V\+E\+NT}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+I2\+C\+\_\+\+E\+V\+E\+NT(\begin{DoxyParamCaption}\item[{}]{E\+V\+E\+NT }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
(((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) || \(\backslash\)
                             ((EVENT) == 
      I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) || \(\backslash\)
                             ((EVENT) == 
      I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) || \(\backslash\)
                             ((EVENT) == 
      I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) || \(\backslash\)
                             ((EVENT) == 
      I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) || \(\backslash\)
                             ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) || \(\backslash\)
                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | 
      I2C_FLAG_DUALF)) || \(\backslash\)
                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | 
      I2C_FLAG_GENCALL)) || \(\backslash\)
                             ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) || \(\backslash\)
                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | 
      I2C_FLAG_DUALF)) || \(\backslash\)
                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | 
      I2C_FLAG_GENCALL)) || \(\backslash\)
                             ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) || \(\backslash\)
                             ((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) || \(\backslash\)
                             ((EVENT) == 
      I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || \(\backslash\)
                             ((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) || \(\backslash\)
                             ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) || \(\backslash\)
                             ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) || \(\backslash\)
                             ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTING) || \(\backslash\)
                             ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10) || \(\backslash\)
                             ((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE))
\end{DoxyCode}


Definition at line \textbf{ 481} of file \textbf{ stm32f4xx\+\_\+i2c.\+h}.

