[
    {
        "ports": [
            {
                "direction": "Input",
                "name": "clock0",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "clock1",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "weA",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "weB",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "addrA",
                "range": {
                    "lsb": 0,
                    "msb": 9
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "addrB",
                "range": {
                    "lsb": 0,
                    "msb": 9
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "dinA",
                "range": {
                    "lsb": 0,
                    "msb": 35
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "dinB",
                "range": {
                    "lsb": 0,
                    "msb": 35
                },
                "type": "WIRE"
            },
            {
                "direction": "Output",
                "name": "doutA",
                "range": {
                    "lsb": 0,
                    "msb": 35
                },
                "type": "REG"
            },
            {
                "direction": "Output",
                "name": "doutB",
                "range": {
                    "lsb": 0,
                    "msb": 35
                },
                "type": "REG"
            }
        ],
        "topModule": "ram_inst_tdp_no_split_36_out_reg"
    }
]
