<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › serial_sci.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>serial_sci.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __LINUX_SERIAL_SCI_H</span>
<span class="cp">#define __LINUX_SERIAL_SCI_H</span>

<span class="cp">#include &lt;linux/serial_core.h&gt;</span>
<span class="cp">#include &lt;linux/sh_dma.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Generic header for SuperH SCI(F) (used by sh/sh64/h8300 and related parts)</span>
<span class="cm"> */</span>

<span class="cp">#define SCIx_NOT_SUPPORTED	(-1)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SCBRR_ALGO_1</span><span class="p">,</span>		<span class="cm">/* ((clk + 16 * bps) / (16 * bps) - 1) */</span>
	<span class="n">SCBRR_ALGO_2</span><span class="p">,</span>		<span class="cm">/* ((clk + 16 * bps) / (32 * bps) - 1) */</span>
	<span class="n">SCBRR_ALGO_3</span><span class="p">,</span>		<span class="cm">/* (((clk * 2) + 16 * bps) / (16 * bps) - 1) */</span>
	<span class="n">SCBRR_ALGO_4</span><span class="p">,</span>		<span class="cm">/* (((clk * 2) + 16 * bps) / (32 * bps) - 1) */</span>
	<span class="n">SCBRR_ALGO_5</span><span class="p">,</span>		<span class="cm">/* (((clk * 1000 / 32) / bps) - 1) */</span>
<span class="p">};</span>

<span class="cp">#define SCSCR_TIE	(1 &lt;&lt; 7)</span>
<span class="cp">#define SCSCR_RIE	(1 &lt;&lt; 6)</span>
<span class="cp">#define SCSCR_TE	(1 &lt;&lt; 5)</span>
<span class="cp">#define SCSCR_RE	(1 &lt;&lt; 4)</span>
<span class="cp">#define SCSCR_REIE	(1 &lt;&lt; 3)	</span><span class="cm">/* not supported by all parts */</span><span class="cp"></span>
<span class="cp">#define SCSCR_TOIE	(1 &lt;&lt; 2)	</span><span class="cm">/* not supported by all parts */</span><span class="cp"></span>
<span class="cp">#define SCSCR_CKE1	(1 &lt;&lt; 1)</span>
<span class="cp">#define SCSCR_CKE0	(1 &lt;&lt; 0)</span>

<span class="cm">/* SCxSR SCI */</span>
<span class="cp">#define SCI_TDRE  0x80</span>
<span class="cp">#define SCI_RDRF  0x40</span>
<span class="cp">#define SCI_ORER  0x20</span>
<span class="cp">#define SCI_FER   0x10</span>
<span class="cp">#define SCI_PER   0x08</span>
<span class="cp">#define SCI_TEND  0x04</span>

<span class="cp">#define SCI_DEFAULT_ERROR_MASK (SCI_PER | SCI_FER)</span>

<span class="cm">/* SCxSR SCIF */</span>
<span class="cp">#define SCIF_ER    0x0080</span>
<span class="cp">#define SCIF_TEND  0x0040</span>
<span class="cp">#define SCIF_TDFE  0x0020</span>
<span class="cp">#define SCIF_BRK   0x0010</span>
<span class="cp">#define SCIF_FER   0x0008</span>
<span class="cp">#define SCIF_PER   0x0004</span>
<span class="cp">#define SCIF_RDF   0x0002</span>
<span class="cp">#define SCIF_DR    0x0001</span>

<span class="cp">#define SCIF_DEFAULT_ERROR_MASK (SCIF_PER | SCIF_FER | SCIF_ER | SCIF_BRK)</span>

<span class="cm">/* SCSPTR, optional */</span>
<span class="cp">#define SCSPTR_RTSIO	(1 &lt;&lt; 7)</span>
<span class="cp">#define SCSPTR_CTSIO	(1 &lt;&lt; 5)</span>
<span class="cp">#define SCSPTR_SPB2IO	(1 &lt;&lt; 1)</span>
<span class="cp">#define SCSPTR_SPB2DT	(1 &lt;&lt; 0)</span>

<span class="cm">/* Offsets into the sci_port-&gt;irqs array */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SCIx_ERI_IRQ</span><span class="p">,</span>
	<span class="n">SCIx_RXI_IRQ</span><span class="p">,</span>
	<span class="n">SCIx_TXI_IRQ</span><span class="p">,</span>
	<span class="n">SCIx_BRI_IRQ</span><span class="p">,</span>
	<span class="n">SCIx_NR_IRQS</span><span class="p">,</span>

	<span class="n">SCIx_MUX_IRQ</span> <span class="o">=</span> <span class="n">SCIx_NR_IRQS</span><span class="p">,</span>	<span class="cm">/* special case */</span>
<span class="p">};</span>

<span class="cm">/* Offsets into the sci_port-&gt;gpios array */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SCIx_SCK</span><span class="p">,</span>
	<span class="n">SCIx_RXD</span><span class="p">,</span>
	<span class="n">SCIx_TXD</span><span class="p">,</span>
	<span class="n">SCIx_CTS</span><span class="p">,</span>
	<span class="n">SCIx_RTS</span><span class="p">,</span>

	<span class="n">SCIx_NR_FNS</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SCIx_PROBE_REGTYPE</span><span class="p">,</span>

	<span class="n">SCIx_SCI_REGTYPE</span><span class="p">,</span>
	<span class="n">SCIx_IRDA_REGTYPE</span><span class="p">,</span>
	<span class="n">SCIx_SCIFA_REGTYPE</span><span class="p">,</span>
	<span class="n">SCIx_SCIFB_REGTYPE</span><span class="p">,</span>
	<span class="n">SCIx_SH2_SCIF_FIFODATA_REGTYPE</span><span class="p">,</span>
	<span class="n">SCIx_SH3_SCIF_REGTYPE</span><span class="p">,</span>
	<span class="n">SCIx_SH4_SCIF_REGTYPE</span><span class="p">,</span>
	<span class="n">SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE</span><span class="p">,</span>
	<span class="n">SCIx_SH4_SCIF_FIFODATA_REGTYPE</span><span class="p">,</span>
	<span class="n">SCIx_SH7705_SCIF_REGTYPE</span><span class="p">,</span>

	<span class="n">SCIx_NR_REGTYPES</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define SCIx_IRQ_MUXED(irq)		\</span>
<span class="cp">{					\</span>
<span class="cp">	[SCIx_ERI_IRQ]	= (irq),	\</span>
<span class="cp">	[SCIx_RXI_IRQ]	= (irq),	\</span>
<span class="cp">	[SCIx_TXI_IRQ]	= (irq),	\</span>
<span class="cp">	[SCIx_BRI_IRQ]	= (irq),	\</span>
<span class="cp">}</span>

<span class="cp">#define SCIx_IRQ_IS_MUXED(port)			\</span>
<span class="cp">	((port)-&gt;cfg-&gt;irqs[SCIx_ERI_IRQ] ==	\</span>
<span class="cp">	 (port)-&gt;cfg-&gt;irqs[SCIx_RXI_IRQ]) ||	\</span>
<span class="cp">	((port)-&gt;cfg-&gt;irqs[SCIx_ERI_IRQ] &amp;&amp;	\</span>
<span class="cp">	 !(port)-&gt;cfg-&gt;irqs[SCIx_RXI_IRQ])</span>
<span class="cm">/*</span>
<span class="cm"> * SCI register subset common for all port types.</span>
<span class="cm"> * Not all registers will exist on all parts.</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SCSMR</span><span class="p">,</span> <span class="n">SCBRR</span><span class="p">,</span> <span class="n">SCSCR</span><span class="p">,</span> <span class="n">SCxSR</span><span class="p">,</span>
	<span class="n">SCFCR</span><span class="p">,</span> <span class="n">SCFDR</span><span class="p">,</span> <span class="n">SCxTDR</span><span class="p">,</span> <span class="n">SCxRDR</span><span class="p">,</span>
	<span class="n">SCLSR</span><span class="p">,</span> <span class="n">SCTFDR</span><span class="p">,</span> <span class="n">SCRFDR</span><span class="p">,</span> <span class="n">SCSPTR</span><span class="p">,</span>

	<span class="n">SCIx_NR_REGS</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">device</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">plat_sci_port_ops</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init_pins</span><span class="p">)(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cflag</span><span class="p">);</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Port-specific capabilities</span>
<span class="cm"> */</span>
<span class="cp">#define SCIx_HAVE_RTSCTS	(1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * Platform device specific platform_data struct</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mapbase</span><span class="p">;</span>		<span class="cm">/* resource base */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">irqs</span><span class="p">[</span><span class="n">SCIx_NR_IRQS</span><span class="p">];</span>	<span class="cm">/* ERI, RXI, TXI, BRI */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">gpios</span><span class="p">[</span><span class="n">SCIx_NR_FNS</span><span class="p">];</span>	<span class="cm">/* SCK, RXD, TXD, CTS, RTS */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">type</span><span class="p">;</span>			<span class="cm">/* SCI / SCIF / IRDA */</span>
	<span class="n">upf_t</span>		<span class="n">flags</span><span class="p">;</span>			<span class="cm">/* UPF_* flags */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">capabilities</span><span class="p">;</span>		<span class="cm">/* Port features/capabilities */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">scbrr_algo_id</span><span class="p">;</span>		<span class="cm">/* SCBRR calculation algo */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">scscr</span><span class="p">;</span>			<span class="cm">/* SCSCR initialization */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Platform overrides if necessary, defaults otherwise.</span>
<span class="cm">	 */</span>
	<span class="kt">int</span>		<span class="n">overrun_bit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">error_mask</span><span class="p">;</span>

	<span class="kt">int</span>		<span class="n">port_reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">regshift</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">regtype</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">plat_sci_port_ops</span>	<span class="o">*</span><span class="n">ops</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">dma_slave_tx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">dma_slave_rx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* __LINUX_SERIAL_SCI_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
