Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun 21 14:35:34 2022
| Host         : AsusTUF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file oledController_control_sets_placed.rpt
| Design       : oledController
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+-------------------------+------------------+----------------+--------------+
| ~i_SC/clock_10 | i_SC/FSM_onehot_state_reg_n_0_[1] | reset_IBUF              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | i_SC/state_reg[0]                 | reset_IBUF              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | oled_vbat_i_1_n_0                 | reset_IBUF              |                1 |              1 |         1.00 |
| ~i_SC/clock_10 |                                   |                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | oled_vdd_i_1_n_0                  | reset_IBUF              |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | i_SC/E[0]                         | reset_IBUF              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | i_SC/state_reg[4][0]              | reset_IBUF              |                2 |              5 |         2.50 |
| ~i_SC/clock_10 |                                   | reset_IBUF              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                   |                         |                2 |              6 |         3.00 |
| ~i_SC/clock_10 | i_SC/shiftReg[7]_i_1_n_0          |                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | g0_b0_n_0                         | reset_IBUF              |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG |                                   | i_DG/counter[0]_i_1_n_0 |                5 |             18 |         3.60 |
+----------------+-----------------------------------+-------------------------+------------------+----------------+--------------+


