DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "i7_22_2_ram_dt"
duLibraryName "NSK600_lib"
duName "ram_s1"
elements [
]
mwi 0
uid 167,0
)
(Instance
name "i7_22_1_mux_tdm_tx"
duLibraryName "NSK600_lib"
duName "mux_tdm_tx"
elements [
]
mwi 0
uid 255,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2aggr\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2aggr\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2aggr"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2aggr"
)
(vvPair
variable "date"
value "2011-06-30"
)
(vvPair
variable "day"
value "Do"
)
(vvPair
variable "day_long"
value "Donnerstag"
)
(vvPair
variable "dd"
value "30"
)
(vvPair
variable "entity_name"
value "dt_2aggr"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "dt_2aggr"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "Juni"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2aggr\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_2aggr\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:47:10"
)
(vvPair
variable "unit"
value "dt_2aggr"
)
(vvPair
variable "user"
value "chstrue"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "8000,13625,9500,14375"
)
(Line
uid 112,0
sl 0
ro 270
xt "9500,14000,10000,14000"
pts [
"9500,14000"
"10000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "5700,13500,7000,14500"
st "clk"
ju 2
blo "7000,14300"
tm "WireNameMgr"
)
)
)
*2 (PortIoIn
uid 115,0
shape (CompositeShape
uid 116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 117,0
sl 0
ro 270
xt "8000,15625,9500,16375"
)
(Line
uid 118,0
sl 0
ro 270
xt "9500,16000,10000,16000"
pts [
"9500,16000"
"10000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "4100,15500,7000,16500"
st "reset_n"
ju 2
blo "7000,16300"
tm "WireNameMgr"
)
)
)
*3 (GlobalConnector
uid 121,0
shape (Circle
uid 122,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "13000,13000,15000,15000"
radius 1000
)
name (Text
uid 123,0
va (VaSet
font "Arial,8,1"
)
xt "13500,13500,14500,14500"
st "G"
blo "13500,14300"
)
)
*4 (GlobalConnector
uid 124,0
shape (Circle
uid 125,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "13000,15000,15000,17000"
radius 1000
)
name (Text
uid 126,0
va (VaSet
font "Arial,8,1"
)
xt "13500,15500,14500,16500"
st "G"
blo "13500,16300"
)
)
*5 (Net
uid 135,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 136,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,37500,2800"
st "clk              : std_logic"
)
)
*6 (Net
uid 137,0
decl (Decl
n "reset_n"
t "std_logic"
o 5
suid 2,0
)
declText (MLText
uid 138,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,37500,6800"
st "reset_n          : std_logic"
)
)
*7 (SaComponent
uid 167,0
optionalChildren [
*8 (CptPort
uid 139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,22625,21000,23375"
)
tg (CPTG
uid 141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 142,0
va (VaSet
)
xt "22000,22500,23400,23500"
st "din"
blo "22000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 14
suid 11,0
)
)
)
*9 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,24625,34750,25375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
)
xt "31200,24500,33000,25500"
st "dout"
ju 2
blo "33000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 13
suid 12,0
)
)
)
*10 (CptPort
uid 147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 148,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,25625,34750,26375"
)
tg (CPTG
uid 149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 150,0
va (VaSet
)
xt "30600,25500,33000,26500"
st "rd_ptr"
ju 2
blo "33000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_ptr"
t "integer"
b "RANGE 0 to 16383"
o 16
suid 13,0
)
)
)
*11 (CptPort
uid 151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,23625,21000,24375"
)
tg (CPTG
uid 153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "22000,23500,23200,24500"
st "wr"
blo "22000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "wr"
t "std_logic"
o 18
suid 14,0
)
)
)
*12 (CptPort
uid 155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,24625,21000,25375"
)
tg (CPTG
uid 157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 158,0
va (VaSet
)
xt "22000,24500,24500,25500"
st "wr_ptr"
blo "22000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_ptr"
t "integer"
b "RANGE 0 to 16383"
o 17
suid 15,0
)
)
)
*13 (CptPort
uid 159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,22625,34750,23375"
)
tg (CPTG
uid 161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 162,0
va (VaSet
)
xt "31700,22500,33000,23500"
st "clk"
ju 2
blo "33000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 16,0
)
)
)
*14 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,23625,34750,24375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
)
xt "30100,23500,33000,24500"
st "reset_n"
ju 2
blo "33000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 3
suid 17,0
)
)
)
]
shape (Rectangle
uid 168,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "21000,22000,34000,27000"
)
oxt "15000,7000,28000,12000"
ttg (MlTextGroup
uid 169,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 170,0
va (VaSet
font "Arial,8,1"
)
xt "24500,23000,29500,24000"
st "NSK600_lib"
blo "24500,23800"
tm "BdLibraryNameMgr"
)
*16 (Text
uid 171,0
va (VaSet
font "Arial,8,1"
)
xt "24500,24000,27500,25000"
st "ram_s1"
blo "24500,24800"
tm "CptNameMgr"
)
*17 (Text
uid 172,0
va (VaSet
font "Arial,8,1"
)
xt "24500,25000,30900,26000"
st "i7_22_2_ram_dt"
blo "24500,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 173,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 174,0
text (MLText
uid 175,0
va (VaSet
font "Courier New,8,0"
)
xt "1000,17800,1000,17800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 176,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "21250,25250,22750,26750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*18 (PortIoIn
uid 189,0
shape (CompositeShape
uid 190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 191,0
sl 0
ro 270
xt "8000,19625,9500,20375"
)
(Line
uid 192,0
sl 0
ro 270
xt "9500,20000,10000,20000"
pts [
"9500,20000"
"10000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 193,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 194,0
va (VaSet
)
xt "2300,19500,7000,20500"
st "rd_ptr_tx_in"
ju 2
blo "7000,20300"
tm "WireNameMgr"
)
)
)
*19 (PortIoIn
uid 201,0
shape (CompositeShape
uid 202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 203,0
sl 0
ro 270
xt "8000,27625,9500,28375"
)
(Line
uid 204,0
sl 0
ro 270
xt "9500,28000,10000,28000"
pts [
"9500,28000"
"10000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
)
xt "700,27500,7000,28500"
st "control_digtrans"
ju 2
blo "7000,28300"
tm "WireNameMgr"
)
)
)
*20 (PortIoOut
uid 207,0
shape (CompositeShape
uid 208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 209,0
sl 0
ro 270
xt "62500,19625,64000,20375"
)
(Line
uid 210,0
sl 0
ro 270
xt "62000,20000,62500,20000"
pts [
"62000,20000"
"62500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 212,0
va (VaSet
)
xt "65000,19500,70100,20500"
st "rd_ptr_tx_out"
blo "65000,20300"
tm "WireNameMgr"
)
)
)
*21 (PortIoOut
uid 213,0
shape (CompositeShape
uid 214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 215,0
sl 0
ro 270
xt "62500,20625,64000,21375"
)
(Line
uid 216,0
sl 0
ro 270
xt "62000,21000,62500,21000"
pts [
"62000,21000"
"62500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
)
xt "65000,20500,70200,21500"
st "data_aggr_tx"
blo "65000,21300"
tm "WireNameMgr"
)
)
)
*22 (SaComponent
uid 255,0
optionalChildren [
*23 (CptPort
uid 223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,16625,42000,17375"
)
tg (CPTG
uid 225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 226,0
va (VaSet
)
xt "43000,16500,44300,17500"
st "clk"
blo "43000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*24 (CptPort
uid 227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,17625,42000,18375"
)
tg (CPTG
uid 229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 230,0
va (VaSet
)
xt "43000,17500,45900,18500"
st "reset_n"
blo "43000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 2
)
)
)
*25 (CptPort
uid 231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,27625,42000,28375"
)
tg (CPTG
uid 233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 234,0
va (VaSet
)
xt "43000,27500,49300,28500"
st "control_digtrans"
blo "43000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 3
)
)
)
*26 (CptPort
uid 235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,20625,42000,21375"
)
tg (CPTG
uid 237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "43000,20500,47700,21500"
st "data_tdm_tx"
blo "43000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "data_tdm_tx"
t "std_logic"
o 4
)
)
)
*27 (CptPort
uid 239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,24625,42000,25375"
)
tg (CPTG
uid 241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 242,0
va (VaSet
)
xt "43000,24500,47100,25500"
st "data_dt_tx"
blo "43000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "data_dt_tx"
t "std_logic"
o 5
)
)
)
*28 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,19625,42000,20375"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
)
xt "43000,19500,47700,20500"
st "rd_ptr_tx_in"
blo "43000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_ptr_tx_in"
t "integer"
b "range 0 to 16383"
o 6
)
)
)
*29 (CptPort
uid 251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,20625,57750,21375"
)
tg (CPTG
uid 253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 254,0
va (VaSet
)
xt "50800,20500,56000,21500"
st "data_aggr_tx"
ju 2
blo "56000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_aggr_tx"
t "std_logic"
o 9
)
)
)
*30 (CptPort
uid 471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 472,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,25625,42000,26375"
)
tg (CPTG
uid 473,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 474,0
va (VaSet
)
xt "43000,25500,49100,26500"
st "rd_ptr_tx_out_dt"
blo "43000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_ptr_tx_out_dt"
t "integer"
b "range 0 to 16383"
o 8
)
)
)
*31 (CptPort
uid 475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,19625,57750,20375"
)
tg (CPTG
uid 477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 478,0
va (VaSet
)
xt "49300,19500,56000,20500"
st "rd_ptr_tx_out_tdm"
ju 2
blo "56000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_ptr_tx_out_tdm"
t "integer"
b "range 0 to 16383"
o 7
)
)
)
]
shape (Rectangle
uid 256,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,16000,57000,31000"
)
ttg (MlTextGroup
uid 257,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 258,0
va (VaSet
font "Arial,8,1"
)
xt "48300,22000,53300,23000"
st "NSK600_lib"
blo "48300,22800"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 259,0
va (VaSet
font "Arial,8,1"
)
xt "48300,23000,53700,24000"
st "mux_tdm_tx"
blo "48300,23800"
tm "CptNameMgr"
)
*34 (Text
uid 260,0
va (VaSet
font "Arial,8,1"
)
xt "48300,24000,56700,25000"
st "i7_22_1_mux_tdm_tx"
blo "48300,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 261,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 262,0
text (MLText
uid 263,0
va (VaSet
font "Courier New,8,0"
)
xt "56000,16000,56000,16000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 264,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,29250,43750,30750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*35 (Net
uid 265,0
decl (Decl
n "rd_ptr_tx_in"
t "integer"
b "range 0 to 16383"
o 4
suid 3,0
)
declText (MLText
uid 266,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,45500,6000"
st "rd_ptr_tx_in     : integer range 0 to 16383"
)
)
*36 (Net
uid 271,0
decl (Decl
n "rd_ptr_tx_out"
t "integer"
b "range 0 to 16383"
o 7
suid 4,0
)
declText (MLText
uid 272,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,45500,8400"
st "rd_ptr_tx_out    : integer range 0 to 16383"
)
)
*37 (Net
uid 277,0
decl (Decl
n "data_aggr_tx"
t "std_logic"
o 6
suid 5,0
)
declText (MLText
uid 278,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,37500,7600"
st "data_aggr_tx     : std_logic"
)
)
*38 (Net
uid 299,0
decl (Decl
n "dout"
t "std_logic"
o 9
suid 8,0
)
declText (MLText
uid 300,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,41000,11000"
st "SIGNAL dout             : std_logic"
)
)
*39 (Net
uid 305,0
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 2
suid 9,0
)
declText (MLText
uid 306,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,42000,3600"
st "control_digtrans : t_control_digtrans"
)
)
*40 (HdlText
uid 333,0
optionalChildren [
*41 (EmbeddedText
uid 339,0
commentText (CommentText
uid 340,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 341,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "15000,32000,33000,37000"
)
text (MLText
uid 342,0
va (VaSet
isHidden 1
)
xt "15200,32200,32800,36200"
st "
-- eb1 1
din    <= ram_ctrl_dt_rx.data;
wr     <= ram_ctrl_dt_rx.enp;
wr_ptr <= ram_ctrl_dt_rx.addr;                                       


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 334,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "12000,22000,15000,26000"
)
oxt "7000,22000,15000,26000"
ttg (MlTextGroup
uid 335,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 336,0
va (VaSet
font "Arial,8,1"
)
xt "12150,23000,13850,24000"
st "eb1"
blo "12150,23800"
tm "HdlTextNameMgr"
)
*43 (Text
uid 337,0
va (VaSet
font "Arial,8,1"
)
xt "12150,24000,12950,25000"
st "1"
blo "12150,24800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 338,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "12250,24250,13750,25750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*44 (Net
uid 343,0
decl (Decl
n "din"
t "std_logic"
o 8
suid 12,0
)
declText (MLText
uid 344,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,41000,10200"
st "SIGNAL din              : std_logic"
)
)
*45 (Net
uid 351,0
decl (Decl
n "wr"
t "std_logic"
o 10
suid 13,0
)
declText (MLText
uid 352,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,41000,12600"
st "SIGNAL wr               : std_logic"
)
)
*46 (Net
uid 359,0
decl (Decl
n "wr_ptr"
t "integer"
b "RANGE 0 to 16383"
o 11
suid 14,0
)
declText (MLText
uid 360,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,49000,13400"
st "SIGNAL wr_ptr           : integer RANGE 0 to 16383"
)
)
*47 (PortIoIn
uid 383,0
shape (CompositeShape
uid 384,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 385,0
sl 0
ro 270
xt "8000,20625,9500,21375"
)
(Line
uid 386,0
sl 0
ro 270
xt "9500,21000,10000,21000"
pts [
"9500,21000"
"10000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 387,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 388,0
va (VaSet
)
xt "2300,20500,7000,21500"
st "data_tdm_tx"
ju 2
blo "7000,21300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 389,0
decl (Decl
n "data_tdm_tx"
t "std_logic"
o 3
suid 15,0
)
declText (MLText
uid 390,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,37500,4400"
st "data_tdm_tx      : std_logic"
)
)
*49 (Net
uid 479,0
decl (Decl
n "rd_ptr_tx_out_dt"
t "integer"
b "range 0 to 16383"
o 12
suid 16,0
)
declText (MLText
uid 480,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,49000,11800"
st "SIGNAL rd_ptr_tx_out_dt : integer range 0 to 16383"
)
)
*50 (PortIoIn
uid 524,0
shape (CompositeShape
uid 525,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 526,0
sl 0
ro 270
xt "8000,22625,9500,23375"
)
(Line
uid 527,0
sl 0
ro 270
xt "9500,23000,10000,23000"
pts [
"9500,23000"
"10000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 528,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 529,0
va (VaSet
)
xt "1400,22500,7000,23500"
st "ram_ctrl_dt_rx"
ju 2
blo "7000,23300"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 536,0
decl (Decl
n "ram_ctrl_dt_rx"
t "t_ram_ctrl_dt"
o 13
suid 17,0
)
declText (MLText
uid 537,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,39500,5200"
st "ram_ctrl_dt_rx   : t_ram_ctrl_dt"
)
)
*52 (CommentText
uid 579,0
shape (Rectangle
uid 580,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49000,4000,60000,7000"
)
autoResize 1
oxt "0,0,15000,5000"
text (MLText
uid 581,0
va (VaSet
fg "0,0,32768"
)
xt "49200,4200,59400,6200"
st "
Last edited:
110630: R4 implementation
"
tm "CommentText"
visibleHeight 3000
visibleWidth 11000
)
)
*53 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "10000,14000,13000,14000"
pts [
"10000,14000"
"13000,14000"
]
)
start &1
end &3
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 130,0
va (VaSet
isHidden 1
)
xt "12000,13000,13300,14000"
st "clk"
blo "12000,13800"
tm "WireNameMgr"
)
)
on &5
)
*54 (Wire
uid 131,0
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
)
xt "10000,16000,13000,16000"
pts [
"10000,16000"
"13000,16000"
]
)
start &2
end &4
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
isHidden 1
)
xt "12000,15000,14900,16000"
st "reset_n"
blo "12000,15800"
tm "WireNameMgr"
)
)
on &6
)
*55 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,20000,41250,20000"
pts [
"41250,20000"
"10000,20000"
]
)
start &28
end &18
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 270,0
va (VaSet
isHidden 1
)
xt "35250,19000,39950,20000"
st "rd_ptr_tx_in"
blo "35250,19800"
tm "WireNameMgr"
)
)
on &35
)
*56 (Wire
uid 273,0
shape (OrthoPolyLine
uid 274,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57750,20000,62000,20000"
pts [
"57750,20000"
"62000,20000"
]
)
start &31
end &20
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
isHidden 1
)
xt "56750,19000,61850,20000"
st "rd_ptr_tx_out"
blo "56750,19800"
tm "WireNameMgr"
)
)
on &36
)
*57 (Wire
uid 279,0
shape (OrthoPolyLine
uid 280,0
va (VaSet
vasetType 3
)
xt "57750,21000,62000,21000"
pts [
"57750,21000"
"62000,21000"
]
)
start &29
end &21
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 282,0
va (VaSet
isHidden 1
)
xt "57750,20000,62950,21000"
st "data_aggr_tx"
blo "57750,20800"
tm "WireNameMgr"
)
)
on &37
)
*58 (Wire
uid 285,0
shape (OrthoPolyLine
uid 286,0
va (VaSet
vasetType 3
)
xt "34750,23000,40000,23000"
pts [
"34750,23000"
"40000,23000"
]
)
start &13
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 290,0
va (VaSet
)
xt "36000,22000,37300,23000"
st "clk"
blo "36000,22800"
tm "WireNameMgr"
)
)
on &5
)
*59 (Wire
uid 293,0
shape (OrthoPolyLine
uid 294,0
va (VaSet
vasetType 3
)
xt "34750,24000,40000,24000"
pts [
"34750,24000"
"40000,24000"
]
)
start &14
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 298,0
va (VaSet
)
xt "36000,23000,38900,24000"
st "reset_n"
blo "36000,23800"
tm "WireNameMgr"
)
)
on &6
)
*60 (Wire
uid 301,0
shape (OrthoPolyLine
uid 302,0
va (VaSet
vasetType 3
)
xt "34750,25000,41250,25000"
pts [
"34750,25000"
"41250,25000"
]
)
start &9
end &27
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 304,0
va (VaSet
isHidden 1
)
xt "36750,24000,38550,25000"
st "dout"
blo "36750,24800"
tm "WireNameMgr"
)
)
on &38
)
*61 (Wire
uid 307,0
shape (OrthoPolyLine
uid 308,0
va (VaSet
vasetType 3
)
xt "10000,28000,41250,28000"
pts [
"10000,28000"
"41250,28000"
]
)
start &19
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
isHidden 1
)
xt "12000,27000,18300,28000"
st "control_digtrans"
blo "12000,27800"
tm "WireNameMgr"
)
)
on &39
)
*62 (Wire
uid 313,0
shape (OrthoPolyLine
uid 314,0
va (VaSet
vasetType 3
)
xt "36000,17000,41250,17000"
pts [
"41250,17000"
"36000,17000"
]
)
start &23
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
)
xt "37000,16000,38300,17000"
st "clk"
blo "37000,16800"
tm "WireNameMgr"
)
)
on &5
)
*63 (Wire
uid 321,0
shape (OrthoPolyLine
uid 322,0
va (VaSet
vasetType 3
)
xt "36000,18000,41250,18000"
pts [
"41250,18000"
"36000,18000"
]
)
start &24
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326,0
va (VaSet
)
xt "37000,17000,39900,18000"
st "reset_n"
blo "37000,17800"
tm "WireNameMgr"
)
)
on &6
)
*64 (Wire
uid 345,0
shape (OrthoPolyLine
uid 346,0
va (VaSet
vasetType 3
)
xt "15000,23000,20250,23000"
pts [
"20250,23000"
"15000,23000"
]
)
start &8
end &40
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
)
xt "17000,22000,18400,23000"
st "din"
blo "17000,22800"
tm "WireNameMgr"
)
)
on &44
)
*65 (Wire
uid 353,0
shape (OrthoPolyLine
uid 354,0
va (VaSet
vasetType 3
)
xt "15000,24000,20250,24000"
pts [
"20250,24000"
"15000,24000"
]
)
start &11
end &40
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 358,0
va (VaSet
)
xt "17000,23000,18200,24000"
st "wr"
blo "17000,23800"
tm "WireNameMgr"
)
)
on &45
)
*66 (Wire
uid 361,0
shape (OrthoPolyLine
uid 362,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,25000,20250,25000"
pts [
"20250,25000"
"15000,25000"
]
)
start &12
end &40
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "17000,24000,19500,25000"
st "wr_ptr"
blo "17000,24800"
tm "WireNameMgr"
)
)
on &46
)
*67 (Wire
uid 391,0
shape (OrthoPolyLine
uid 392,0
va (VaSet
vasetType 3
)
xt "10000,21000,41250,21000"
pts [
"10000,21000"
"41250,21000"
]
)
start &47
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
isHidden 1
)
xt "12000,20000,16700,21000"
st "data_tdm_tx"
blo "12000,20800"
tm "WireNameMgr"
)
)
on &48
)
*68 (Wire
uid 481,0
shape (OrthoPolyLine
uid 482,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34750,26000,41250,26000"
pts [
"41250,26000"
"34750,26000"
]
)
start &30
end &10
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 484,0
va (VaSet
isHidden 1
)
xt "34250,25000,40350,26000"
st "rd_ptr_tx_out_dt"
blo "34250,25800"
tm "WireNameMgr"
)
)
on &49
)
*69 (Wire
uid 530,0
shape (OrthoPolyLine
uid 531,0
va (VaSet
vasetType 3
)
xt "10000,23000,12000,23000"
pts [
"10000,23000"
"12000,23000"
]
)
start &50
end &40
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 535,0
va (VaSet
isHidden 1
)
xt "12000,22000,17600,23000"
st "ram_ctrl_dt_rx"
blo "12000,22800"
tm "WireNameMgr"
)
)
on &51
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *70 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*72 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,11500,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*74 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*75 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*76 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*77 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*78 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*79 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1709,0,2961,956"
viewArea "-6200,-6900,75407,57564"
cachedDiagramExtent "0,0,70200,37000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 581,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*81 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*82 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*84 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*85 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*87 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*88 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*90 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*91 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*93 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*94 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*98 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*100 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,8400,27100,9400"
st "Diagram Signals:"
blo "20000,9200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 17,0
usingSuid 1
emptyRow *101 (LEmptyRow
)
uid 54,0
optionalChildren [
*102 (RefLabelRowHdr
)
*103 (TitleRowHdr
)
*104 (FilterRowHdr
)
*105 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*106 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*107 (GroupColHdr
tm "GroupColHdrMgr"
)
*108 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*109 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*110 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*111 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*112 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*113 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*114 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
uid 219,0
)
*115 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 5
suid 2,0
)
)
uid 221,0
)
*116 (LeafLogPort
port (LogicalPort
decl (Decl
n "rd_ptr_tx_in"
t "integer"
b "range 0 to 16383"
o 4
suid 3,0
)
)
uid 367,0
)
*117 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rd_ptr_tx_out"
t "integer"
b "range 0 to 16383"
o 7
suid 4,0
)
)
uid 369,0
)
*118 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "data_aggr_tx"
t "std_logic"
o 6
suid 5,0
)
)
uid 371,0
)
*119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout"
t "std_logic"
o 9
suid 8,0
)
)
uid 373,0
)
*120 (LeafLogPort
port (LogicalPort
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 2
suid 9,0
)
)
uid 375,0
)
*121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "din"
t "std_logic"
o 8
suid 12,0
)
)
uid 377,0
)
*122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr"
t "std_logic"
o 10
suid 13,0
)
)
uid 379,0
)
*123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_ptr"
t "integer"
b "RANGE 0 to 16383"
o 11
suid 14,0
)
)
uid 381,0
)
*124 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_tdm_tx"
t "std_logic"
o 3
suid 15,0
)
)
uid 395,0
)
*125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_ptr_tx_out_dt"
t "integer"
b "range 0 to 16383"
o 12
suid 16,0
)
)
uid 485,0
)
*126 (LeafLogPort
port (LogicalPort
decl (Decl
n "ram_ctrl_dt_rx"
t "t_ram_ctrl_dt"
o 13
suid 17,0
)
)
uid 538,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*127 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *128 (MRCItem
litem &101
pos 13
dimension 20
)
uid 69,0
optionalChildren [
*129 (MRCItem
litem &102
pos 0
dimension 20
uid 70,0
)
*130 (MRCItem
litem &103
pos 1
dimension 23
uid 71,0
)
*131 (MRCItem
litem &104
pos 2
hidden 1
dimension 20
uid 72,0
)
*132 (MRCItem
litem &114
pos 0
dimension 20
uid 220,0
)
*133 (MRCItem
litem &115
pos 1
dimension 20
uid 222,0
)
*134 (MRCItem
litem &116
pos 2
dimension 20
uid 368,0
)
*135 (MRCItem
litem &117
pos 3
dimension 20
uid 370,0
)
*136 (MRCItem
litem &118
pos 4
dimension 20
uid 372,0
)
*137 (MRCItem
litem &119
pos 7
dimension 20
uid 374,0
)
*138 (MRCItem
litem &120
pos 5
dimension 20
uid 376,0
)
*139 (MRCItem
litem &121
pos 8
dimension 20
uid 378,0
)
*140 (MRCItem
litem &122
pos 9
dimension 20
uid 380,0
)
*141 (MRCItem
litem &123
pos 10
dimension 20
uid 382,0
)
*142 (MRCItem
litem &124
pos 6
dimension 20
uid 396,0
)
*143 (MRCItem
litem &125
pos 11
dimension 20
uid 486,0
)
*144 (MRCItem
litem &126
pos 12
dimension 20
uid 539,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*145 (MRCItem
litem &105
pos 0
dimension 20
uid 74,0
)
*146 (MRCItem
litem &107
pos 1
dimension 50
uid 75,0
)
*147 (MRCItem
litem &108
pos 2
dimension 100
uid 76,0
)
*148 (MRCItem
litem &109
pos 3
dimension 50
uid 77,0
)
*149 (MRCItem
litem &110
pos 4
dimension 100
uid 78,0
)
*150 (MRCItem
litem &111
pos 5
dimension 100
uid 79,0
)
*151 (MRCItem
litem &112
pos 6
dimension 50
uid 80,0
)
*152 (MRCItem
litem &113
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *153 (LEmptyRow
)
uid 83,0
optionalChildren [
*154 (RefLabelRowHdr
)
*155 (TitleRowHdr
)
*156 (FilterRowHdr
)
*157 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*158 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*159 (GroupColHdr
tm "GroupColHdrMgr"
)
*160 (NameColHdr
tm "GenericNameColHdrMgr"
)
*161 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*162 (InitColHdr
tm "GenericValueColHdrMgr"
)
*163 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*164 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*165 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *166 (MRCItem
litem &153
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*167 (MRCItem
litem &154
pos 0
dimension 20
uid 98,0
)
*168 (MRCItem
litem &155
pos 1
dimension 23
uid 99,0
)
*169 (MRCItem
litem &156
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*170 (MRCItem
litem &157
pos 0
dimension 20
uid 102,0
)
*171 (MRCItem
litem &159
pos 1
dimension 50
uid 103,0
)
*172 (MRCItem
litem &160
pos 2
dimension 100
uid 104,0
)
*173 (MRCItem
litem &161
pos 3
dimension 100
uid 105,0
)
*174 (MRCItem
litem &162
pos 4
dimension 50
uid 106,0
)
*175 (MRCItem
litem &163
pos 5
dimension 50
uid 107,0
)
*176 (MRCItem
litem &164
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
