<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/dircc_avalon_st_terminal.v"
   type="VERILOG"
   library="dircc_avalon_st_terminal_0" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG"
   library="dircc_avalon_st_terminal_sys_inst_status_bfm" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG"
   library="dircc_avalon_st_terminal_sys_inst_s1_bfm" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="dircc_avalon_st_terminal_sys_inst_reset_bfm" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="dircc_avalon_st_terminal_sys_inst_clk_bfm" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/submodules/dircc_avalon_st_terminal_sys.v"
   type="VERILOG"
   library="dircc_avalon_st_terminal_sys_inst" />
 <file
   path="dircc_avalon_st_terminal/testbench/dircc_avalon_st_terminal_sys_tb/simulation/dircc_avalon_st_terminal_sys_tb.v"
   type="VERILOG" />
 <topLevel name="dircc_avalon_st_terminal_sys_tb" />
 <deviceFamily name="cyclonev" />
</simPackage>
