\section{Data Structures}
Here are the data structures with brief descriptions\-:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{class_ph2___hw_interface_1_1_cbc_interface}{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface} }{\pageref{class_ph2___hw_interface_1_1_cbc_interface}}{}
\item\contentsline{section}{\hyperlink{class_ph2___hw_interface_1_1_exception}{Ph2\-\_\-\-Hw\-Interface\-::\-Exception} }{\pageref{class_ph2___hw_interface_1_1_exception}}{}
\item\contentsline{section}{\hyperlink{class_ph2___hw_interface_1_1_glib_interface}{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-Interface} }{\pageref{class_ph2___hw_interface_1_1_glib_interface}}{}
\item\contentsline{section}{\hyperlink{class_ph2___hw_interface_1_1_reg_manager}{Ph2\-\_\-\-Hw\-Interface\-::\-Reg\-Manager} \\*Permit to connect to given boards to r/w given registers }{\pageref{class_ph2___hw_interface_1_1_reg_manager}}{}
\end{DoxyCompactList}
