Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: intReg16_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "intReg16_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "intReg16_test"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : intReg16_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../remote_sources/_/debounce/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../remote_sources/_/debounce/ipcore_dir/debounce_counter.v" in library work
Compiling verilog file "debounceRotary.vf" in library work
Module <debounce_counter> compiled
Compiling verilog file "debouncer.vf" in library work
Module <debounceRotary> compiled
Compiling verilog file "intReg16.vf" in library work
Module <debouncer> compiled
Compiling verilog file "buf16.vf" in library work
Module <intReg16> compiled
Compiling verilog file "intReg16_test.vf" in library work
Module <buf16> compiled
Module <buf16_MUSER_intReg16_test> compiled
Module <FTC_MXILINX_intReg16_test> compiled
Module <intReg16_MUSER_intReg16_test> compiled
Module <intReg16_test> compiled
No errors in compilation
Analysis of file <"intReg16_test.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <intReg16_test> in library <work>.

Analyzing hierarchy for module <intReg16_MUSER_intReg16_test> in library <work>.

Analyzing hierarchy for module <debouncer> in library <work>.

Analyzing hierarchy for module <debounceRotary> in library <work>.

Analyzing hierarchy for module <FTC_MXILINX_intReg16_test> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <FTC_MXILINX_intReg16_test> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <buf16_MUSER_intReg16_test> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <intReg16_test>.
Module <intReg16_test> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <XLXI_15> in unit <intReg16_test>.
    Set user-defined property "HU_SET =  XLXI_17_0" for instance <XLXI_17> in unit <intReg16_test>.
Analyzing module <intReg16_MUSER_intReg16_test> in library <work>.
Module <intReg16_MUSER_intReg16_test> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_46> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_47> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_48> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_49> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_50> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_51> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_52> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_53> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_54> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_55> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_56> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_57> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_58> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_59> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_60> in unit <intReg16_MUSER_intReg16_test>.
    Set user-defined property "INIT =  0" for instance <XLXI_61> in unit <intReg16_MUSER_intReg16_test>.
Analyzing module <debouncer> in library <work>.
WARNING:Xst:2211 - "../remote_sources/_/debounce/ipcore_dir/debounce_counter.v" line 91: Instantiating black box module <debounce_counter>.
Module <debouncer> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <debouncer>.
    Set user-defined property "INIT =  0" for instance <XLXI_50> in unit <debouncer>.
    Set user-defined property "INIT =  0" for instance <XLXI_80> in unit <debouncer>.
    Set user-defined property "INIT =  0" for instance <XLXI_81> in unit <debouncer>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <XLXI_85> in unit <debouncer>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <XLXI_85> in unit <debouncer>.
    Set property "SYN_NOPRUNE = 1" for unit <debounce_counter>.
Analyzing module <debounceRotary> in library <work>.
Module <debounceRotary> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <debounceRotary>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <debounceRotary>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <debounceRotary>.
    Set user-defined property "INIT =  0" for instance <XLXI_25> in unit <debounceRotary>.
    Set user-defined property "INIT =  0" for instance <XLXI_49> in unit <debounceRotary>.
    Set user-defined property "INIT =  0" for instance <XLXI_70> in unit <debounceRotary>.
Analyzing module <FTC_MXILINX_intReg16_test.1> in library <work>.
	INIT = 1'b0
Module <FTC_MXILINX_intReg16_test.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTC_MXILINX_intReg16_test.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTC_MXILINX_intReg16_test.1>.
Analyzing module <FTC_MXILINX_intReg16_test.2> in library <work>.
	INIT = 1'b0
Module <FTC_MXILINX_intReg16_test.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTC_MXILINX_intReg16_test.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTC_MXILINX_intReg16_test.2>.
Analyzing module <buf16_MUSER_intReg16_test> in library <work>.
Module <buf16_MUSER_intReg16_test> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <intReg16_MUSER_intReg16_test>.
    Related source file is "intReg16_test.vf".
Unit <intReg16_MUSER_intReg16_test> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "debouncer.vf".
Unit <debouncer> synthesized.


Synthesizing Unit <debounceRotary>.
    Related source file is "debounceRotary.vf".
Unit <debounceRotary> synthesized.


Synthesizing Unit <FTC_MXILINX_intReg16_test_1>.
    Related source file is "intReg16_test.vf".
Unit <FTC_MXILINX_intReg16_test_1> synthesized.


Synthesizing Unit <FTC_MXILINX_intReg16_test_2>.
    Related source file is "intReg16_test.vf".
Unit <FTC_MXILINX_intReg16_test_2> synthesized.


Synthesizing Unit <buf16_MUSER_intReg16_test>.
    Related source file is "intReg16_test.vf".
Unit <buf16_MUSER_intReg16_test> synthesized.


Synthesizing Unit <intReg16_test>.
    Related source file is "intReg16_test.vf".
WARNING:Xst:646 - Signal <dataOut<15:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dataOut<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dataOut<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <intReg16_test> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../remote_sources/_/debounce/ipcore_dir/debounce_counter.ngc>.
Loading core <debounce_counter> for timing and area information for instance <XLXI_85>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <intReg16_test> ...

Optimizing unit <intReg16_MUSER_intReg16_test> ...

Optimizing unit <debouncer> ...

Optimizing unit <debounceRotary> ...

Optimizing unit <FTC_MXILINX_intReg16_test_1> ...

Optimizing unit <FTC_MXILINX_intReg16_test_2> ...

Optimizing unit <buf16_MUSER_intReg16_test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block intReg16_test, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : intReg16_test.ngr
Top Level Output File Name         : intReg16_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 360
#      AND2                        : 13
#      AND2B1                      : 11
#      AND3                        : 1
#      BUF                         : 28
#      GND                         : 6
#      INV                         : 8
#      LUT1                        : 70
#      LUT2                        : 5
#      LUT2_L                      : 5
#      LUT3                        : 10
#      LUT4                        : 10
#      LUT4_L                      : 5
#      MUXCY                       : 75
#      OR2                         : 15
#      OR4                         : 1
#      VCC                         : 5
#      XOR2                        : 12
#      XORCY                       : 80
# FlipFlops/Latches                : 129
#      FDC                         : 12
#      FDCE                        : 16
#      FDRE                        : 85
#      FDRSE                       : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       96  out of   4656     2%  
 Number of Slice Flip Flops:            129  out of   9312     1%  
 Number of 4 input LUTs:                113  out of   9312     1%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 129   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
G(XLXI_16:G)                       | NONE(XLXI_10/XLXI_22)  | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.740ns (Maximum Frequency: 148.368MHz)
   Minimum input arrival time before clock: 6.580ns
   Maximum output required time after clock: 8.890ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.740ns (frequency: 148.368MHz)
  Total number of paths / destination ports: 1716 / 329
-------------------------------------------------------------------------
Delay:               6.740ns (Levels of Logic = 16)
  Source:            XLXI_13/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:       XLXI_13/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_13/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2 to XLXI_13/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.595  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2 (q<1>)
     LUT1:I0->O            1   0.704   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_rt (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_rt)
     MUXCY:S->O            1   0.464   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<1>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<2>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<4>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<6>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<8>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<10>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<11>)
     MUXCY:CI->O           1   0.059   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<12>)
     XORCY:CI->O           2   0.804   0.622  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor (U0/i_synth/i_baseblox.i_baseblox_counter/q_next<13>)
     LUT2:I0->O            1   0.704   0.595  U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00000 (U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00000)
     LUT4:I0->O            1   0.704   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000042 (U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i)
     FDRE:D                    0.308          U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    ----------------------------------------
    Total                      6.740ns (4.928ns logic, 1.812ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 102 / 96
-------------------------------------------------------------------------
Offset:              6.580ns (Levels of Logic = 5)
  Source:            a_button (PAD)
  Destination:       XLXI_14/XLXI_49 (FF)
  Destination Clock: CLK rising

  Data Path: a_button to XLXI_14/XLXI_49
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  a_button_IBUF (a_button_IBUF)
     INV:I->O              2   0.704   0.447  XLXI_14/XLXI_69 (XLXI_14/XLXN_29)
     AND2:I1->O            1   0.704   0.420  XLXI_14/XLXI_45 (XLXI_14/XLXN_23)
     OR2:I0->O             1   0.704   0.420  XLXI_14/XLXI_46 (XLXI_14/XLXN_24)
     AND2:I1->O            1   0.704   0.420  XLXI_14/XLXI_48 (XLXI_14/XLXN_26)
     FDC:D                     0.308          XLXI_14/XLXI_49
    ----------------------------------------
    Total                      6.580ns (4.342ns logic, 2.238ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Offset:              8.890ns (Levels of Logic = 5)
  Source:            XLXI_1/XLXI_48 (FF)
  Destination:       led7 (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_1/XLXI_48 to led7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.591   0.531  XLXI_1/XLXI_48 (dataOut<1>)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_41 (XLXI_1/XLXN_181)
     OR4:I2->O             1   0.704   0.420  XLXI_1/XLXI_44 (XLXI_1/XLXN_184)
     AND3:I0->O            1   0.704   0.420  XLXI_1/XLXI_63 (XLXN_139)
     BUF:I->O              1   0.704   0.420  XLXI_29 (led7_OBUF)
     OBUF:I->O                 3.272          led7_OBUF (led7)
    ----------------------------------------
    Total                      8.890ns (6.679ns logic, 2.211ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to XLXI_13/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to XLXI_13/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to XLXI_12/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to XLXI_12/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to XLXI_11/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to XLXI_11/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to XLXI_10/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to XLXI_10/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to XLXI_5/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to XLXI_5/XLXI_85.


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.90 secs
 
--> 

Total memory usage is 262816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    0 (   0 filtered)

