--
--	Conversion of ServoControl.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Dec 23 20:12:27 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Left_Stabilizer_net_0 : bit;
SIGNAL Net_1 : bit;
SIGNAL tmpFB_0__Left_Stabilizer_net_0 : bit;
SIGNAL tmpIO_0__Left_Stabilizer_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Stabilizer_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Left_Stabilizer_net_0 : bit;
SIGNAL tmpOE__Right_Stabilizer_net_0 : bit;
SIGNAL Net_2 : bit;
SIGNAL tmpFB_0__Right_Stabilizer_net_0 : bit;
SIGNAL tmpIO_0__Right_Stabilizer_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Stabilizer_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Stabilizer_net_0 : bit;
SIGNAL tmpOE__Left_Aileron_net_0 : bit;
SIGNAL Net_3 : bit;
SIGNAL tmpFB_0__Left_Aileron_net_0 : bit;
SIGNAL tmpIO_0__Left_Aileron_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Aileron_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Aileron_net_0 : bit;
SIGNAL tmpOE__Right_Aileron_net_0 : bit;
SIGNAL Net_4 : bit;
SIGNAL tmpFB_0__Right_Aileron_net_0 : bit;
SIGNAL tmpIO_0__Right_Aileron_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Aileron_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Aileron_net_0 : bit;
SIGNAL tmpOE__Motor_Speed_Output_net_0 : bit;
SIGNAL Net_185 : bit;
SIGNAL tmpFB_0__Motor_Speed_Output_net_0 : bit;
SIGNAL tmpIO_0__Motor_Speed_Output_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Speed_Output_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Speed_Output_net_0 : bit;
SIGNAL \Stabilizer:PWMUDB:km_run\ : bit;
SIGNAL \Stabilizer:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1792 : bit;
SIGNAL \Stabilizer:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Stabilizer:PWMUDB:control_7\ : bit;
SIGNAL \Stabilizer:PWMUDB:control_6\ : bit;
SIGNAL \Stabilizer:PWMUDB:control_5\ : bit;
SIGNAL \Stabilizer:PWMUDB:control_4\ : bit;
SIGNAL \Stabilizer:PWMUDB:control_3\ : bit;
SIGNAL \Stabilizer:PWMUDB:control_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:control_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:control_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Stabilizer:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:prevCapture\ : bit;
SIGNAL \Stabilizer:PWMUDB:capt_rising\ : bit;
SIGNAL \Stabilizer:PWMUDB:capt_falling\ : bit;
SIGNAL \Stabilizer:PWMUDB:hwCapture\ : bit;
SIGNAL \Stabilizer:PWMUDB:hwEnable\ : bit;
SIGNAL \Stabilizer:PWMUDB:trig_last\ : bit;
SIGNAL \Stabilizer:PWMUDB:trig_rise\ : bit;
SIGNAL \Stabilizer:PWMUDB:trig_fall\ : bit;
SIGNAL \Stabilizer:PWMUDB:trig_out\ : bit;
SIGNAL \Stabilizer:PWMUDB:runmode_enable\ : bit;
SIGNAL \Stabilizer:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_104 : bit;
SIGNAL \Stabilizer:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Stabilizer:PWMUDB:final_enable\ : bit;
SIGNAL \Stabilizer:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Stabilizer:PWMUDB:tc_i\ : bit;
SIGNAL \Stabilizer:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Stabilizer:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Stabilizer:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Stabilizer:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Stabilizer:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Stabilizer:PWMUDB:sc_kill\ : bit;
SIGNAL \Stabilizer:PWMUDB:min_kill\ : bit;
SIGNAL \Stabilizer:PWMUDB:final_kill\ : bit;
SIGNAL \Stabilizer:PWMUDB:km_tc\ : bit;
SIGNAL \Stabilizer:PWMUDB:db_tc\ : bit;
SIGNAL \Stabilizer:PWMUDB:dith_count_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:dith_count_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Stabilizer:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Stabilizer:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Stabilizer:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Stabilizer:PWMUDB:dith_sel\ : bit;
SIGNAL \Stabilizer:PWMUDB:status_6\ : bit;
SIGNAL \Stabilizer:PWMUDB:status_5\ : bit;
SIGNAL \Stabilizer:PWMUDB:status_4\ : bit;
SIGNAL \Stabilizer:PWMUDB:status_3\ : bit;
SIGNAL \Stabilizer:PWMUDB:status_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:status_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:status_0\ : bit;
SIGNAL \Stabilizer:Net_55\ : bit;
SIGNAL \Stabilizer:PWMUDB:prevCompare1\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp1\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp1_status\ : bit;
SIGNAL \Stabilizer:PWMUDB:prevCompare2\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp2\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp2_status\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Stabilizer:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Stabilizer:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Stabilizer:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Stabilizer:PWMUDB:fifo_full\ : bit;
SIGNAL \Stabilizer:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:final_capture\ : bit;
SIGNAL \Stabilizer:PWMUDB:nc2\ : bit;
SIGNAL \Stabilizer:PWMUDB:nc3\ : bit;
SIGNAL \Stabilizer:PWMUDB:nc1\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:nc4\ : bit;
SIGNAL \Stabilizer:PWMUDB:nc5\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:nc6\ : bit;
SIGNAL \Stabilizer:PWMUDB:nc7\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp1_less\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp2_less\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Stabilizer:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Stabilizer:PWMUDB:compare1\ : bit;
SIGNAL \Stabilizer:PWMUDB:compare2\ : bit;
SIGNAL \Stabilizer:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Stabilizer:PWMUDB:pwm_i\ : bit;
SIGNAL \Stabilizer:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Stabilizer:PWMUDB:pwm1_i\ : bit;
SIGNAL \Stabilizer:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Stabilizer:PWMUDB:pwm2_i\ : bit;
SIGNAL \Stabilizer:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Stabilizer:Net_101\ : bit;
SIGNAL \Stabilizer:Net_96\ : bit;
SIGNAL \Stabilizer:PWMUDB:pwm_temp\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_115 : bit;
SIGNAL Net_109 : bit;
SIGNAL Net_106 : bit;
SIGNAL \Stabilizer:Net_113\ : bit;
SIGNAL \Stabilizer:Net_107\ : bit;
SIGNAL \Stabilizer:Net_114\ : bit;
SIGNAL \Aileron:PWMUDB:km_run\ : bit;
SIGNAL \Aileron:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Aileron:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Aileron:PWMUDB:control_7\ : bit;
SIGNAL \Aileron:PWMUDB:control_6\ : bit;
SIGNAL \Aileron:PWMUDB:control_5\ : bit;
SIGNAL \Aileron:PWMUDB:control_4\ : bit;
SIGNAL \Aileron:PWMUDB:control_3\ : bit;
SIGNAL \Aileron:PWMUDB:control_2\ : bit;
SIGNAL \Aileron:PWMUDB:control_1\ : bit;
SIGNAL \Aileron:PWMUDB:control_0\ : bit;
SIGNAL \Aileron:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Aileron:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Aileron:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Aileron:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Aileron:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Aileron:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Aileron:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Aileron:PWMUDB:prevCapture\ : bit;
SIGNAL \Aileron:PWMUDB:capt_rising\ : bit;
SIGNAL \Aileron:PWMUDB:capt_falling\ : bit;
SIGNAL \Aileron:PWMUDB:hwCapture\ : bit;
SIGNAL \Aileron:PWMUDB:hwEnable\ : bit;
SIGNAL \Aileron:PWMUDB:trig_last\ : bit;
SIGNAL \Aileron:PWMUDB:trig_rise\ : bit;
SIGNAL \Aileron:PWMUDB:trig_fall\ : bit;
SIGNAL \Aileron:PWMUDB:trig_out\ : bit;
SIGNAL \Aileron:PWMUDB:runmode_enable\ : bit;
SIGNAL \Aileron:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_146 : bit;
SIGNAL \Aileron:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Aileron:PWMUDB:final_enable\ : bit;
SIGNAL \Aileron:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Aileron:PWMUDB:tc_i\ : bit;
SIGNAL \Aileron:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Aileron:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Aileron:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Aileron:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Aileron:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Aileron:PWMUDB:sc_kill\ : bit;
SIGNAL \Aileron:PWMUDB:min_kill\ : bit;
SIGNAL \Aileron:PWMUDB:final_kill\ : bit;
SIGNAL \Aileron:PWMUDB:km_tc\ : bit;
SIGNAL \Aileron:PWMUDB:db_tc\ : bit;
SIGNAL \Aileron:PWMUDB:dith_count_1\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \Aileron:PWMUDB:dith_count_0\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \Aileron:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Aileron:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Aileron:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Aileron:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Aileron:PWMUDB:dith_sel\ : bit;
SIGNAL \Aileron:PWMUDB:status_6\ : bit;
SIGNAL \Aileron:PWMUDB:status_5\ : bit;
SIGNAL \Aileron:PWMUDB:status_4\ : bit;
SIGNAL \Aileron:PWMUDB:status_3\ : bit;
SIGNAL \Aileron:PWMUDB:status_2\ : bit;
SIGNAL \Aileron:PWMUDB:status_1\ : bit;
SIGNAL \Aileron:PWMUDB:status_0\ : bit;
SIGNAL \Aileron:Net_55\ : bit;
SIGNAL \Aileron:PWMUDB:prevCompare1\ : bit;
SIGNAL \Aileron:PWMUDB:cmp1\ : bit;
SIGNAL \Aileron:PWMUDB:cmp1_status\ : bit;
SIGNAL \Aileron:PWMUDB:prevCompare2\ : bit;
SIGNAL \Aileron:PWMUDB:cmp2\ : bit;
SIGNAL \Aileron:PWMUDB:cmp2_status\ : bit;
SIGNAL \Aileron:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Aileron:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Aileron:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Aileron:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Aileron:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Aileron:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Aileron:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Aileron:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Aileron:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Aileron:PWMUDB:fifo_full\ : bit;
SIGNAL \Aileron:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Aileron:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Aileron:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Aileron:PWMUDB:final_capture\ : bit;
SIGNAL \Aileron:PWMUDB:nc2\ : bit;
SIGNAL \Aileron:PWMUDB:nc3\ : bit;
SIGNAL \Aileron:PWMUDB:nc1\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:nc4\ : bit;
SIGNAL \Aileron:PWMUDB:nc5\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:nc6\ : bit;
SIGNAL \Aileron:PWMUDB:nc7\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Aileron:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Aileron:PWMUDB:cmp1_less\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Aileron:PWMUDB:cmp2_less\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Aileron:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Aileron:PWMUDB:compare1\ : bit;
SIGNAL \Aileron:PWMUDB:compare2\ : bit;
SIGNAL \Aileron:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Aileron:PWMUDB:pwm_i\ : bit;
SIGNAL \Aileron:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Aileron:PWMUDB:pwm1_i\ : bit;
SIGNAL \Aileron:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Aileron:PWMUDB:pwm2_i\ : bit;
SIGNAL \Aileron:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Aileron:Net_101\ : bit;
SIGNAL \Aileron:Net_96\ : bit;
SIGNAL \Aileron:PWMUDB:pwm_temp\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Aileron:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Aileron:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Aileron:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_157 : bit;
SIGNAL Net_151 : bit;
SIGNAL Net_148 : bit;
SIGNAL \Aileron:Net_113\ : bit;
SIGNAL \Aileron:Net_107\ : bit;
SIGNAL \Aileron:Net_114\ : bit;
SIGNAL \Motor_Speed:Net_107\ : bit;
SIGNAL \Motor_Speed:Net_113\ : bit;
SIGNAL Net_174 : bit;
SIGNAL \Motor_Speed:Net_63\ : bit;
SIGNAL \Motor_Speed:Net_57\ : bit;
SIGNAL \Motor_Speed:Net_54\ : bit;
SIGNAL Net_179 : bit;
SIGNAL Net_176 : bit;
SIGNAL Net_181 : bit;
SIGNAL \Motor_Speed:Net_114\ : bit;
SIGNAL tmpOE__BMP280_SDI_net_0 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpFB_0__BMP280_SDI_net_0 : bit;
SIGNAL tmpIO_0__BMP280_SDI_net_0 : bit;
TERMINAL Net_845 : bit;
SIGNAL tmpINTERRUPT_0__BMP280_SDI_net_0 : bit;
SIGNAL Net_788 : bit;
SIGNAL Net_791 : bit;
SIGNAL \Timer_1:Net_260\ : bit;
SIGNAL \Timer_1:Net_266\ : bit;
SIGNAL \Timer_1:Net_51\ : bit;
SIGNAL \Timer_1:Net_261\ : bit;
SIGNAL \Timer_1:Net_57\ : bit;
SIGNAL Net_722 : bit;
SIGNAL Net_727 : bit;
SIGNAL \Timer_1:Net_102\ : bit;
SIGNAL \emFile_1:SPI0:Net_276\ : bit;
SIGNAL \emFile_1:Net_19\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:clk_fin\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_rx_data\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:pol_supprt\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:miso_to_dp\ : bit;
SIGNAL \emFile_1:SPI0:Net_244\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_after_ld\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send_reg\ : bit;
SIGNAL \emFile_1:Net_10\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_fin\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp\ : bit;
SIGNAL \emFile_1:Net_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:pre_mosi\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_zero\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_cond\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_7\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_0\ : bit;
SIGNAL \emFile_1:SPI0:Net_253\ : bit;
SIGNAL \emFile_1:SPI0:Net_273\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:ld_ident\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_enable\ : bit;
SIGNAL \emFile_1:Net_22\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_tc\ : bit;
SIGNAL \emFile_1:Net_5\ : bit;
SIGNAL \emFile_1:Net_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:Net_16\ : bit;
SIGNAL \emFile_1:SPI0:Net_274\ : bit;
SIGNAL \emFile_1:tmpOE__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__mosi0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpOE__miso0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__miso0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__miso0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__miso0_net_0\ : bit;
SIGNAL \emFile_1:Net_2\ : bit;
SIGNAL \emFile_1:tmpOE__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__sclk0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpOE__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__SPI0_CS_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__SPI0_CS_net_0\ : bit;
SIGNAL tmpOE__BMP280_SCL_net_0 : bit;
SIGNAL Net_846 : bit;
SIGNAL tmpFB_0__BMP280_SCL_net_0 : bit;
SIGNAL tmpIO_0__BMP280_SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BMP280_SCL_net_0 : bit;
SIGNAL \I2C_Orientation:sda_x_wire\ : bit;
SIGNAL \I2C_Orientation:Net_643_1\ : bit;
SIGNAL \I2C_Orientation:Net_697\ : bit;
SIGNAL \I2C_Orientation:bus_clk\ : bit;
SIGNAL \I2C_Orientation:Net_1109_0\ : bit;
SIGNAL \I2C_Orientation:Net_1109_1\ : bit;
SIGNAL \I2C_Orientation:Net_643_0\ : bit;
SIGNAL \I2C_Orientation:Net_643_2\ : bit;
SIGNAL \I2C_Orientation:scl_x_wire\ : bit;
SIGNAL \I2C_Orientation:Net_969\ : bit;
SIGNAL \I2C_Orientation:Net_968\ : bit;
SIGNAL \I2C_Orientation:udb_clk\ : bit;
SIGNAL Net_940 : bit;
SIGNAL \I2C_Orientation:Net_973\ : bit;
SIGNAL Net_941 : bit;
SIGNAL \I2C_Orientation:Net_974\ : bit;
SIGNAL \I2C_Orientation:scl_yfb\ : bit;
SIGNAL \I2C_Orientation:sda_yfb\ : bit;
SIGNAL \I2C_Orientation:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_563 : bit;
SIGNAL \I2C_Orientation:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_535 : bit;
SIGNAL \I2C_Orientation:timeout_clk\ : bit;
SIGNAL Net_946 : bit;
SIGNAL \I2C_Orientation:Net_975\ : bit;
SIGNAL Net_944 : bit;
SIGNAL Net_945 : bit;
SIGNAL tmpOE__Reset_AGM_net_0 : bit;
SIGNAL tmpFB_0__Reset_AGM_net_0 : bit;
SIGNAL tmpIO_0__Reset_AGM_net_0 : bit;
TERMINAL tmpSIOVREF__Reset_AGM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Reset_AGM_net_0 : bit;
SIGNAL tmpOE__Int_AGM_net_0 : bit;
SIGNAL tmpFB_0__Int_AGM_net_0 : bit;
SIGNAL tmpIO_0__Int_AGM_net_0 : bit;
TERMINAL tmpSIOVREF__Int_AGM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Int_AGM_net_0 : bit;
SIGNAL Net_731 : bit;
SIGNAL \Counter_Duration:Net_43\ : bit;
SIGNAL Net_729 : bit;
SIGNAL \Counter_Duration:Net_49\ : bit;
SIGNAL \Counter_Duration:Net_82\ : bit;
SIGNAL \Counter_Duration:Net_89\ : bit;
SIGNAL \Counter_Duration:Net_95\ : bit;
SIGNAL \Counter_Duration:Net_91\ : bit;
SIGNAL \Counter_Duration:Net_102\ : bit;
SIGNAL \Counter_Duration:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_Duration:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_Duration:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_Duration:CounterUDB:control_7\ : bit;
SIGNAL \Counter_Duration:CounterUDB:control_6\ : bit;
SIGNAL \Counter_Duration:CounterUDB:control_5\ : bit;
SIGNAL \Counter_Duration:CounterUDB:control_4\ : bit;
SIGNAL \Counter_Duration:CounterUDB:control_3\ : bit;
SIGNAL \Counter_Duration:CounterUDB:control_2\ : bit;
SIGNAL \Counter_Duration:CounterUDB:control_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:control_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_Duration:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_Duration:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_Duration:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_Duration:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_Duration:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_Duration:CounterUDB:reload\ : bit;
SIGNAL Net_649 : bit;
SIGNAL \Counter_Duration:CounterUDB:reload_tc\ : bit;
SIGNAL \Counter_Duration:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_Duration:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_Duration:CounterUDB:status_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_Duration:CounterUDB:status_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_Duration:CounterUDB:status_2\ : bit;
SIGNAL \Counter_Duration:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_Duration:CounterUDB:status_3\ : bit;
SIGNAL \Counter_Duration:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_Duration:CounterUDB:status_4\ : bit;
SIGNAL \Counter_Duration:CounterUDB:status_5\ : bit;
SIGNAL \Counter_Duration:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_Duration:CounterUDB:status_6\ : bit;
SIGNAL \Counter_Duration:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_Duration:CounterUDB:overflow\ : bit;
SIGNAL \Counter_Duration:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_Duration:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_Duration:CounterUDB:underflow\ : bit;
SIGNAL \Counter_Duration:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_Duration:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_Duration:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_Duration:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_Duration:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_Duration:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_Duration:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_Duration:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_730 : bit;
SIGNAL \Counter_Duration:CounterUDB:count_stored_i\ : bit;
SIGNAL PPS : bit;
SIGNAL \Counter_Duration:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_Duration:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_Duration:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc19\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc21\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc2\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc12\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc4\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc6\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:nc33\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc35\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc18\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc20\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc11\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc3\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc5\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:nc32\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc34\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \Counter_Duration:CounterUDB:nc44\ : bit;
SIGNAL \Counter_Duration:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_Duration:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Duration:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL tmpOE__BNO055_sda_net_0 : bit;
SIGNAL tmpFB_0__BNO055_sda_net_0 : bit;
TERMINAL tmpSIOVREF__BNO055_sda_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BNO055_sda_net_0 : bit;
SIGNAL \VDAC8_1:Net_83\ : bit;
SIGNAL \VDAC8_1:Net_81\ : bit;
SIGNAL \VDAC8_1:Net_82\ : bit;
TERMINAL \VDAC8_1:Net_77\ : bit;
SIGNAL tmpOE__BMP280_CSB_net_0 : bit;
SIGNAL tmpFB_0__BMP280_CSB_net_0 : bit;
SIGNAL tmpIO_0__BMP280_CSB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BMP280_CSB_net_0 : bit;
SIGNAL Net_882 : bit;
SIGNAL \SPI_Altitude:Net_276\ : bit;
SIGNAL \SPI_Altitude:Net_288\ : bit;
SIGNAL Net_953 : bit;
SIGNAL \SPI_Altitude:BSPIM:clk_fin\ : bit;
SIGNAL \SPI_Altitude:BSPIM:load_rx_data\ : bit;
SIGNAL \SPI_Altitude:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPI_Altitude:BSPIM:pol_supprt\ : bit;
SIGNAL \SPI_Altitude:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPI_Altitude:Net_244\ : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPI_Altitude:BSPIM:so_send\ : bit;
SIGNAL \SPI_Altitude:BSPIM:so_send_reg\ : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_reg\ : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_fin\ : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPI_Altitude:BSPIM:state_2\ : bit;
SIGNAL \SPI_Altitude:BSPIM:state_1\ : bit;
SIGNAL \SPI_Altitude:BSPIM:state_0\ : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_950 : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPI_Altitude:BSPIM:pre_mosi\ : bit;
SIGNAL \SPI_Altitude:BSPIM:count_4\ : bit;
SIGNAL \SPI_Altitude:BSPIM:count_3\ : bit;
SIGNAL \SPI_Altitude:BSPIM:count_2\ : bit;
SIGNAL \SPI_Altitude:BSPIM:count_1\ : bit;
SIGNAL \SPI_Altitude:BSPIM:count_0\ : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPI_Altitude:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPI_Altitude:BSPIM:load_cond\ : bit;
SIGNAL \SPI_Altitude:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPI_Altitude:BSPIM:tx_status_0\ : bit;
SIGNAL \SPI_Altitude:BSPIM:tx_status_1\ : bit;
SIGNAL \SPI_Altitude:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPI_Altitude:BSPIM:tx_status_2\ : bit;
SIGNAL \SPI_Altitude:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPI_Altitude:BSPIM:tx_status_3\ : bit;
SIGNAL \SPI_Altitude:BSPIM:tx_status_4\ : bit;
SIGNAL \SPI_Altitude:BSPIM:rx_status_4\ : bit;
SIGNAL \SPI_Altitude:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPI_Altitude:BSPIM:rx_status_5\ : bit;
SIGNAL \SPI_Altitude:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPI_Altitude:BSPIM:rx_status_6\ : bit;
SIGNAL \SPI_Altitude:BSPIM:tx_status_6\ : bit;
SIGNAL \SPI_Altitude:BSPIM:tx_status_5\ : bit;
SIGNAL \SPI_Altitude:BSPIM:rx_status_3\ : bit;
SIGNAL \SPI_Altitude:BSPIM:rx_status_2\ : bit;
SIGNAL \SPI_Altitude:BSPIM:rx_status_1\ : bit;
SIGNAL \SPI_Altitude:BSPIM:rx_status_0\ : bit;
SIGNAL \SPI_Altitude:BSPIM:control_7\ : bit;
SIGNAL \SPI_Altitude:BSPIM:control_6\ : bit;
SIGNAL \SPI_Altitude:BSPIM:control_5\ : bit;
SIGNAL \SPI_Altitude:BSPIM:control_4\ : bit;
SIGNAL \SPI_Altitude:BSPIM:control_3\ : bit;
SIGNAL \SPI_Altitude:BSPIM:control_2\ : bit;
SIGNAL \SPI_Altitude:BSPIM:control_1\ : bit;
SIGNAL \SPI_Altitude:BSPIM:control_0\ : bit;
SIGNAL \SPI_Altitude:Net_294\ : bit;
SIGNAL \SPI_Altitude:BSPIM:ld_ident\ : bit;
SIGNAL \SPI_Altitude:Net_273\ : bit;
SIGNAL \SPI_Altitude:BSPIM:cnt_enable\ : bit;
SIGNAL \SPI_Altitude:BSPIM:count_6\ : bit;
SIGNAL \SPI_Altitude:BSPIM:count_5\ : bit;
SIGNAL \SPI_Altitude:BSPIM:cnt_tc\ : bit;
SIGNAL Net_955 : bit;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_Altitude:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_Altitude:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_19 : bit;
SIGNAL \SPI_Altitude:Net_289\ : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__Button_net_0 : bit;
SIGNAL tmpFB_0__Button_net_0 : bit;
SIGNAL tmpIO_0__Button_net_0 : bit;
TERMINAL tmpSIOVREF__Button_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Button_net_0 : bit;
SIGNAL tmpOE__SDO_net_0 : bit;
SIGNAL tmpIO_0__SDO_net_0 : bit;
TERMINAL tmpSIOVREF__SDO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDO_net_0 : bit;
SIGNAL tmpOE__BNO055_scl_net_0 : bit;
SIGNAL tmpFB_0__BNO055_scl_net_0 : bit;
TERMINAL tmpSIOVREF__BNO055_scl_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BNO055_scl_net_0 : bit;
SIGNAL tmpOE__PPS_GPS_net_0 : bit;
SIGNAL tmpIO_0__PPS_GPS_net_0 : bit;
TERMINAL tmpSIOVREF__PPS_GPS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PPS_GPS_net_0 : bit;
SIGNAL tmpOE__Tx_GPS_net_0 : bit;
SIGNAL Net_832 : bit;
SIGNAL tmpFB_0__Tx_GPS_net_0 : bit;
SIGNAL tmpIO_0__Tx_GPS_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_GPS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_GPS_net_0 : bit;
SIGNAL tmpOE__Rx_GPS_net_0 : bit;
SIGNAL Net_834 : bit;
SIGNAL tmpIO_0__Rx_GPS_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_GPS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_GPS_net_0 : bit;
SIGNAL Net_919 : bit;
SIGNAL Net_920 : bit;
SIGNAL \UART_GPS:Net_61\ : bit;
SIGNAL \UART_GPS:BUART:clock_op\ : bit;
SIGNAL \UART_GPS:BUART:reset_reg\ : bit;
SIGNAL \UART_GPS:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_GPS:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_GPS:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_GPS:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_GPS:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_GPS:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_GPS:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_GPS:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_GPS:BUART:reset_sr\ : bit;
SIGNAL \UART_GPS:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_GPS:BUART:txn\ : bit;
SIGNAL \UART_GPS:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_GPS:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_1\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_0\ : bit;
SIGNAL \UART_GPS:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:tx_shift_out\ : bit;
SIGNAL \UART_GPS:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_GPS:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:counter_load_not\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_2\ : bit;
SIGNAL \UART_GPS:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_GPS:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_7\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_6\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_5\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_4\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_3\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_2\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_1\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_0\ : bit;
SIGNAL \UART_GPS:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_6\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_5\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_4\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_0\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_1\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_2\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_3\ : bit;
SIGNAL Net_917 : bit;
SIGNAL \UART_GPS:BUART:tx_bitclk\ : bit;
SIGNAL \UART_GPS:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_GPS:BUART:tx_mark\ : bit;
SIGNAL \UART_GPS:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_GPS:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_GPS:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_GPS:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_1\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_0\ : bit;
SIGNAL \UART_GPS:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_GPS:BUART:rx_postpoll\ : bit;
SIGNAL \UART_GPS:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:hd_shift_out\ : bit;
SIGNAL \UART_GPS:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_GPS:BUART:rx_fifofull\ : bit;
SIGNAL \UART_GPS:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_GPS:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:rx_counter_load\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_3\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_2\ : bit;
SIGNAL \UART_GPS:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_2\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_1\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_0\ : bit;
SIGNAL \UART_GPS:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_6\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_5\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_4\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_3\ : bit;
SIGNAL \UART_GPS:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_GPS:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_GPS:BUART:rx_bitclk\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_GPS:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_GPS:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_GPS:BUART:pollingrange\ : bit;
SIGNAL \UART_GPS:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_3_1 : bit;
SIGNAL \UART_GPS:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_3_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_0\ : bit;
SIGNAL \UART_GPS:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_1\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_2\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_3\ : bit;
SIGNAL \UART_GPS:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_4\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_5\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_6\ : bit;
SIGNAL \UART_GPS:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_916 : bit;
SIGNAL \UART_GPS:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_GPS:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL \UART_GPS:BUART:rx_address_detected\ : bit;
SIGNAL \UART_GPS:BUART:rx_last\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL MODIN6_6 : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL MODIN6_5 : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_4 : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_3 : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \UART_HC12:Net_9\ : bit;
SIGNAL \UART_HC12:Net_61\ : bit;
SIGNAL \UART_HC12:BUART:clock_op\ : bit;
SIGNAL \UART_HC12:BUART:reset_reg\ : bit;
SIGNAL \UART_HC12:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_HC12:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_HC12:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_HC12:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_HC12:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_HC12:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_HC12:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_HC12:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_HC12:BUART:reset_sr\ : bit;
SIGNAL \UART_HC12:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_926 : bit;
SIGNAL \UART_HC12:BUART:txn\ : bit;
SIGNAL Net_932 : bit;
SIGNAL \UART_HC12:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_933 : bit;
SIGNAL \UART_HC12:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_HC12:BUART:tx_state_1\ : bit;
SIGNAL \UART_HC12:BUART:tx_state_0\ : bit;
SIGNAL \UART_HC12:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:tx_shift_out\ : bit;
SIGNAL \UART_HC12:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_HC12:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:counter_load_not\ : bit;
SIGNAL \UART_HC12:BUART:tx_state_2\ : bit;
SIGNAL \UART_HC12:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_HC12:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_HC12:BUART:sc_out_7\ : bit;
SIGNAL \UART_HC12:BUART:sc_out_6\ : bit;
SIGNAL \UART_HC12:BUART:sc_out_5\ : bit;
SIGNAL \UART_HC12:BUART:sc_out_4\ : bit;
SIGNAL \UART_HC12:BUART:sc_out_3\ : bit;
SIGNAL \UART_HC12:BUART:sc_out_2\ : bit;
SIGNAL \UART_HC12:BUART:sc_out_1\ : bit;
SIGNAL \UART_HC12:BUART:sc_out_0\ : bit;
SIGNAL \UART_HC12:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_HC12:BUART:tx_status_6\ : bit;
SIGNAL \UART_HC12:BUART:tx_status_5\ : bit;
SIGNAL \UART_HC12:BUART:tx_status_4\ : bit;
SIGNAL \UART_HC12:BUART:tx_status_0\ : bit;
SIGNAL \UART_HC12:BUART:tx_status_1\ : bit;
SIGNAL \UART_HC12:BUART:tx_status_2\ : bit;
SIGNAL \UART_HC12:BUART:tx_status_3\ : bit;
SIGNAL Net_929 : bit;
SIGNAL \UART_HC12:BUART:tx_bitclk\ : bit;
SIGNAL \UART_HC12:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_HC12:BUART:tx_mark\ : bit;
SIGNAL \UART_HC12:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_HC12:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_HC12:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_HC12:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_HC12:BUART:rx_state_1\ : bit;
SIGNAL \UART_HC12:BUART:rx_state_0\ : bit;
SIGNAL \UART_HC12:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_HC12:BUART:rx_postpoll\ : bit;
SIGNAL \UART_HC12:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:hd_shift_out\ : bit;
SIGNAL \UART_HC12:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_HC12:BUART:rx_fifofull\ : bit;
SIGNAL \UART_HC12:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_HC12:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:rx_counter_load\ : bit;
SIGNAL \UART_HC12:BUART:rx_state_3\ : bit;
SIGNAL \UART_HC12:BUART:rx_state_2\ : bit;
SIGNAL \UART_HC12:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_HC12:BUART:rx_count_2\ : bit;
SIGNAL \UART_HC12:BUART:rx_count_1\ : bit;
SIGNAL \UART_HC12:BUART:rx_count_0\ : bit;
SIGNAL \UART_HC12:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_HC12:BUART:rx_count_6\ : bit;
SIGNAL \UART_HC12:BUART:rx_count_5\ : bit;
SIGNAL \UART_HC12:BUART:rx_count_4\ : bit;
SIGNAL \UART_HC12:BUART:rx_count_3\ : bit;
SIGNAL \UART_HC12:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_HC12:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_HC12:BUART:rx_bitclk\ : bit;
SIGNAL \UART_HC12:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_HC12:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_HC12:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_HC12:BUART:pollingrange\ : bit;
SIGNAL \UART_HC12:BUART:pollcount_1\ : bit;
SIGNAL Net_925 : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\ : bit;
SIGNAL \UART_HC12:BUART:pollcount_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODIN8_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODIN8_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODIN9_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODIN9_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\ : bit;
SIGNAL \UART_HC12:BUART:rx_status_0\ : bit;
SIGNAL \UART_HC12:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_HC12:BUART:rx_status_1\ : bit;
SIGNAL \UART_HC12:BUART:rx_status_2\ : bit;
SIGNAL \UART_HC12:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_HC12:BUART:rx_status_3\ : bit;
SIGNAL \UART_HC12:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_HC12:BUART:rx_status_4\ : bit;
SIGNAL \UART_HC12:BUART:rx_status_5\ : bit;
SIGNAL \UART_HC12:BUART:rx_status_6\ : bit;
SIGNAL \UART_HC12:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_928 : bit;
SIGNAL \UART_HC12:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_HC12:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_HC12:BUART:rx_break_status\ : bit;
SIGNAL \UART_HC12:BUART:sRX:cmp_vv_vv_MODGEN_11\ : bit;
SIGNAL \UART_HC12:BUART:rx_address_detected\ : bit;
SIGNAL \UART_HC12:BUART:rx_last\ : bit;
SIGNAL \UART_HC12:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_HC12:BUART:sRX:cmp_vv_vv_MODGEN_12\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_6\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_5\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_4\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_3\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODIN10_6\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_2\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODIN10_5\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODIN10_4\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODIN10_3\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_6\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_5\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_4\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_3\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_2\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_6\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_5\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_4\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_3\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_2\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_6\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_5\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_4\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_3\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_2\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_6\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_6\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_5\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_5\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_4\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_4\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_3\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_3\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_2\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_2\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:newa_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:newb_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:dataa_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:datab_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:xeq\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:xneq\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:xlt\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:xlte\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:xgt\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:g1:a0:xgte\ : bit;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:lt\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:MODULE_12:lt\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:eq\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:MODULE_12:eq\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:gt\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:MODULE_12:gt\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:gte\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:MODULE_12:gte\:SIGNAL IS 2;
SIGNAL \UART_HC12:BUART:sRX:MODULE_12:lte\ : bit;
ATTRIBUTE port_state_att of \UART_HC12:BUART:sRX:MODULE_12:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Tx_HC12_net_0 : bit;
SIGNAL tmpFB_0__Tx_HC12_net_0 : bit;
SIGNAL tmpIO_0__Tx_HC12_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_HC12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_HC12_net_0 : bit;
SIGNAL tmpOE__Rx_HC12_net_0 : bit;
SIGNAL tmpIO_0__Rx_HC12_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_HC12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_HC12_net_0 : bit;
SIGNAL \Stabilizer:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Stabilizer:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Aileron:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Aileron:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Aileron:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Aileron:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Aileron:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Aileron:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Aileron:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Aileron:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Aileron:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Aileron:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Aileron:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Aileron:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Aileron:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Aileron:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Aileron:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Aileron:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Aileron:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_2\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_1\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_0\\D\ : bit;
SIGNAL \emFile_1:Net_1\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_cond\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:ld_ident\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \emFile_1:Net_22\\D\ : bit;
SIGNAL Net_846D : bit;
SIGNAL \Counter_Duration:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_Duration:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_Duration:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_Duration:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_Duration:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_Duration:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_Duration:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \SPI_Altitude:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPI_Altitude:BSPIM:state_2\\D\ : bit;
SIGNAL \SPI_Altitude:BSPIM:state_1\\D\ : bit;
SIGNAL \SPI_Altitude:BSPIM:state_0\\D\ : bit;
SIGNAL Net_950D : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPI_Altitude:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPI_Altitude:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPI_Altitude:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPI_Altitude:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPI_Altitude:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \UART_GPS:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_GPS:BUART:txn\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_917D : bit;
SIGNAL \UART_GPS:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_GPS:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_GPS:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_last\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_HC12:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_HC12:BUART:txn\\D\ : bit;
SIGNAL \UART_HC12:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_HC12:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_HC12:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_929D : bit;
SIGNAL \UART_HC12:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_HC12:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_HC12:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_HC12:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_HC12:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_HC12:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_last\\D\ : bit;
SIGNAL \UART_HC12:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Left_Stabilizer_net_0 <=  ('1') ;

\Stabilizer:PWMUDB:sc_kill_tmp\\D\ <= (not \Stabilizer:PWMUDB:tc_i\);

\Stabilizer:PWMUDB:dith_count_1\\D\ <= ((not \Stabilizer:PWMUDB:dith_count_1\ and \Stabilizer:PWMUDB:tc_i\ and \Stabilizer:PWMUDB:dith_count_0\)
	OR (not \Stabilizer:PWMUDB:dith_count_0\ and \Stabilizer:PWMUDB:dith_count_1\)
	OR (not \Stabilizer:PWMUDB:tc_i\ and \Stabilizer:PWMUDB:dith_count_1\));

\Stabilizer:PWMUDB:dith_count_0\\D\ <= ((not \Stabilizer:PWMUDB:dith_count_0\ and \Stabilizer:PWMUDB:tc_i\)
	OR (not \Stabilizer:PWMUDB:tc_i\ and \Stabilizer:PWMUDB:dith_count_0\));

\Stabilizer:PWMUDB:cmp1_status\ <= ((not \Stabilizer:PWMUDB:prevCompare1\ and \Stabilizer:PWMUDB:cmp1_less\));

\Stabilizer:PWMUDB:cmp2_status\ <= ((not \Stabilizer:PWMUDB:prevCompare2\ and \Stabilizer:PWMUDB:cmp2_less\));

\Stabilizer:PWMUDB:status_2\ <= ((\Stabilizer:PWMUDB:runmode_enable\ and \Stabilizer:PWMUDB:tc_i\));

\Stabilizer:PWMUDB:pwm1_i\ <= ((\Stabilizer:PWMUDB:runmode_enable\ and \Stabilizer:PWMUDB:cmp1_less\));

\Stabilizer:PWMUDB:pwm2_i\ <= ((\Stabilizer:PWMUDB:runmode_enable\ and \Stabilizer:PWMUDB:cmp2_less\));

\Aileron:PWMUDB:sc_kill_tmp\\D\ <= (not \Aileron:PWMUDB:tc_i\);

\Aileron:PWMUDB:dith_count_1\\D\ <= ((not \Aileron:PWMUDB:dith_count_1\ and \Aileron:PWMUDB:tc_i\ and \Aileron:PWMUDB:dith_count_0\)
	OR (not \Aileron:PWMUDB:dith_count_0\ and \Aileron:PWMUDB:dith_count_1\)
	OR (not \Aileron:PWMUDB:tc_i\ and \Aileron:PWMUDB:dith_count_1\));

\Aileron:PWMUDB:dith_count_0\\D\ <= ((not \Aileron:PWMUDB:dith_count_0\ and \Aileron:PWMUDB:tc_i\)
	OR (not \Aileron:PWMUDB:tc_i\ and \Aileron:PWMUDB:dith_count_0\));

\Aileron:PWMUDB:cmp1_status\ <= ((not \Aileron:PWMUDB:prevCompare1\ and \Aileron:PWMUDB:cmp1_less\));

\Aileron:PWMUDB:cmp2_status\ <= ((not \Aileron:PWMUDB:prevCompare2\ and \Aileron:PWMUDB:cmp2_less\));

\Aileron:PWMUDB:status_2\ <= ((\Aileron:PWMUDB:runmode_enable\ and \Aileron:PWMUDB:tc_i\));

\Aileron:PWMUDB:pwm1_i\ <= ((\Aileron:PWMUDB:runmode_enable\ and \Aileron:PWMUDB:cmp1_less\));

\Aileron:PWMUDB:pwm2_i\ <= ((\Aileron:PWMUDB:runmode_enable\ and \Aileron:PWMUDB:cmp2_less\));

\emFile_1:SPI0:BSPIM:load_rx_data\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\));

\emFile_1:Net_10\ <= ((not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\));

\emFile_1:SPI0:BSPIM:load_cond\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (\emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:load_cond\));

\emFile_1:SPI0:BSPIM:tx_status_0\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:tx_status_4\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:rx_status_6\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:rx_status_4\));

\emFile_1:SPI0:BSPIM:state_2\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:tx_status_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:state_1\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:tx_status_1\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_4\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_3\)
	OR (not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\));

\emFile_1:SPI0:BSPIM:state_0\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:tx_status_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\));

\emFile_1:Net_1\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:Net_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:Net_1\));

\emFile_1:SPI0:BSPIM:cnt_enable\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:cnt_enable\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:cnt_enable\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:cnt_enable\));

\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_2\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_3\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_4\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\));

\emFile_1:Net_22\\D\ <= ((\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:Net_22\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\));

\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\));

\emFile_1:SPI0:BSPIM:ld_ident\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (not \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:ld_ident\));

\Counter_Duration:CounterUDB:status_0\ <= ((not \Counter_Duration:CounterUDB:prevCompare\ and \Counter_Duration:CounterUDB:cmp_out_i\));

\Counter_Duration:CounterUDB:status_2\ <= ((not \Counter_Duration:CounterUDB:overflow_reg_i\ and \Counter_Duration:CounterUDB:reload\));

\Counter_Duration:CounterUDB:count_enable\ <= ((not \Counter_Duration:CounterUDB:count_stored_i\ and \Counter_Duration:CounterUDB:control_7\ and PPS));

\SPI_Altitude:BSPIM:load_rx_data\ <= ((not \SPI_Altitude:BSPIM:count_4\ and not \SPI_Altitude:BSPIM:count_3\ and not \SPI_Altitude:BSPIM:count_2\ and not \SPI_Altitude:BSPIM:count_1\ and \SPI_Altitude:BSPIM:count_0\));

\SPI_Altitude:BSPIM:load_cond\\D\ <= ((not \SPI_Altitude:BSPIM:state_1\ and not \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:state_2\)
	OR (\SPI_Altitude:BSPIM:count_0\ and \SPI_Altitude:BSPIM:load_cond\)
	OR (\SPI_Altitude:BSPIM:count_1\ and \SPI_Altitude:BSPIM:load_cond\)
	OR (\SPI_Altitude:BSPIM:count_2\ and \SPI_Altitude:BSPIM:load_cond\)
	OR (\SPI_Altitude:BSPIM:count_3\ and \SPI_Altitude:BSPIM:load_cond\)
	OR (\SPI_Altitude:BSPIM:count_4\ and \SPI_Altitude:BSPIM:load_cond\));

\SPI_Altitude:BSPIM:tx_status_0\ <= ((not \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:state_0\));

\SPI_Altitude:BSPIM:tx_status_4\ <= ((not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_1\ and not \SPI_Altitude:BSPIM:state_0\));

\SPI_Altitude:BSPIM:rx_status_6\ <= ((not \SPI_Altitude:BSPIM:count_4\ and not \SPI_Altitude:BSPIM:count_3\ and not \SPI_Altitude:BSPIM:count_2\ and not \SPI_Altitude:BSPIM:count_1\ and \SPI_Altitude:BSPIM:count_0\ and \SPI_Altitude:BSPIM:rx_status_4\));

\SPI_Altitude:BSPIM:state_2\\D\ <= ((not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and not \SPI_Altitude:BSPIM:count_4\ and not \SPI_Altitude:BSPIM:count_3\ and not \SPI_Altitude:BSPIM:count_2\ and not \SPI_Altitude:BSPIM:count_0\ and not \SPI_Altitude:BSPIM:tx_status_1\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:count_1\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:count_4\ and not \SPI_Altitude:BSPIM:count_3\ and not \SPI_Altitude:BSPIM:count_2\ and not \SPI_Altitude:BSPIM:count_1\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:count_0\));

\SPI_Altitude:BSPIM:state_1\\D\ <= ((not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:count_0\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:count_1\ and not \SPI_Altitude:BSPIM:count_0\ and \SPI_Altitude:BSPIM:state_1\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:count_1\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:tx_status_1\)
	OR (not \SPI_Altitude:BSPIM:state_1\ and not \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:state_2\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:state_0\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:count_2\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:count_3\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:count_4\));

\SPI_Altitude:BSPIM:state_0\\D\ <= ((not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and not \SPI_Altitude:BSPIM:tx_status_1\ and \SPI_Altitude:BSPIM:count_4\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and not \SPI_Altitude:BSPIM:tx_status_1\ and \SPI_Altitude:BSPIM:count_3\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and not \SPI_Altitude:BSPIM:tx_status_1\ and \SPI_Altitude:BSPIM:count_2\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and not \SPI_Altitude:BSPIM:count_1\ and not \SPI_Altitude:BSPIM:tx_status_1\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and not \SPI_Altitude:BSPIM:tx_status_1\ and \SPI_Altitude:BSPIM:count_0\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:count_4\ and not \SPI_Altitude:BSPIM:count_3\ and not \SPI_Altitude:BSPIM:count_2\ and not \SPI_Altitude:BSPIM:count_1\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:count_0\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:tx_status_1\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_1\ and not \SPI_Altitude:BSPIM:state_0\ and not \SPI_Altitude:BSPIM:tx_status_1\));

Net_950D <= ((not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_1\ and not \SPI_Altitude:BSPIM:state_0\)
	OR (\SPI_Altitude:BSPIM:state_1\ and Net_950)
	OR (\SPI_Altitude:BSPIM:state_2\ and Net_950)
	OR (\SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:state_1\));

\SPI_Altitude:BSPIM:cnt_enable\\D\ <= ((not \SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:count_4\ and \SPI_Altitude:BSPIM:cnt_enable\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:count_3\ and \SPI_Altitude:BSPIM:cnt_enable\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:count_2\ and \SPI_Altitude:BSPIM:cnt_enable\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:count_1\ and \SPI_Altitude:BSPIM:cnt_enable\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:count_0\ and \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:cnt_enable\)
	OR (not \SPI_Altitude:BSPIM:state_1\ and not \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:state_2\ and \SPI_Altitude:BSPIM:cnt_enable\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:cnt_enable\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:state_0\));

\SPI_Altitude:BSPIM:mosi_reg\\D\ <= ((not \SPI_Altitude:BSPIM:state_2\ and not \SPI_Altitude:BSPIM:state_0\ and \SPI_Altitude:BSPIM:state_1\ and \SPI_Altitude:BSPIM:mosi_from_dp\)
	OR (not \SPI_Altitude:BSPIM:state_1\ and not \SPI_Altitude:BSPIM:state_0\ and Net_23 and \SPI_Altitude:BSPIM:state_2\)
	OR (not \SPI_Altitude:BSPIM:state_2\ and Net_23 and \SPI_Altitude:BSPIM:state_0\));

Net_846D <= (\SPI_Altitude:BSPIM:state_0\
	OR not \SPI_Altitude:BSPIM:state_1\
	OR \SPI_Altitude:BSPIM:state_2\);

Net_832 <= (not \UART_GPS:BUART:txn\);

\UART_GPS:BUART:counter_load_not\ <= ((not \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_state_2\)
	OR \UART_GPS:BUART:tx_state_0\
	OR \UART_GPS:BUART:tx_state_1\);

\UART_GPS:BUART:tx_status_0\ <= ((not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_fifo_empty\ and \UART_GPS:BUART:tx_state_2\));

\UART_GPS:BUART:tx_status_2\ <= (not \UART_GPS:BUART:tx_fifo_notfull\);

Net_917D <= ((not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:tx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:tx_state_1\));

\UART_GPS:BUART:tx_bitclk\\D\ <= ((not \UART_GPS:BUART:tx_state_2\ and \UART_GPS:BUART:tx_bitclk_enable_pre\)
	OR (\UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_bitclk_enable_pre\)
	OR (\UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_bitclk_enable_pre\));

\UART_GPS:BUART:tx_mark\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:tx_mark\));

\UART_GPS:BUART:tx_state_2\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_2\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_counter_dp\ and \UART_GPS:BUART:tx_bitclk\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_2\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_bitclk\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_state_2\));

\UART_GPS:BUART:tx_state_1\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_2\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_bitclk\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_2\ and not \UART_GPS:BUART:tx_bitclk\ and \UART_GPS:BUART:tx_state_1\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_0\ and not \UART_GPS:BUART:tx_counter_dp\ and \UART_GPS:BUART:tx_state_1\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_2\));

\UART_GPS:BUART:tx_state_0\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_fifo_empty\ and \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_0\ and not \UART_GPS:BUART:tx_fifo_empty\ and not \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_2\ and not \UART_GPS:BUART:tx_bitclk\ and \UART_GPS:BUART:tx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_fifo_empty\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_2\));

\UART_GPS:BUART:txn\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_0\ and not \UART_GPS:BUART:tx_shift_out\ and not \UART_GPS:BUART:tx_state_2\ and not \UART_GPS:BUART:tx_counter_dp\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_bitclk\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_2\ and not \UART_GPS:BUART:tx_bitclk\ and \UART_GPS:BUART:tx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_shift_out\ and not \UART_GPS:BUART:tx_state_2\ and \UART_GPS:BUART:tx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_bitclk\ and \UART_GPS:BUART:txn\ and \UART_GPS:BUART:tx_state_1\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:txn\ and \UART_GPS:BUART:tx_state_2\));

\UART_GPS:BUART:tx_parity_bit\\D\ <= ((not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:txn\ and \UART_GPS:BUART:tx_parity_bit\)
	OR (not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_parity_bit\)
	OR \UART_GPS:BUART:tx_parity_bit\);

\UART_GPS:BUART:rx_counter_load\ <= ((not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not \UART_GPS:BUART:rx_state_3\ and not \UART_GPS:BUART:rx_state_2\));

\UART_GPS:BUART:rx_bitclk_pre\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not \UART_GPS:BUART:rx_count_0\));

\UART_GPS:BUART:rx_state_stop1_reg\\D\ <= (not \UART_GPS:BUART:rx_state_2\
	OR not \UART_GPS:BUART:rx_state_3\
	OR \UART_GPS:BUART:rx_state_0\
	OR \UART_GPS:BUART:rx_state_1\);

\UART_GPS:BUART:pollcount_1\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not MODIN3_1 and Net_834 and MODIN3_0)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not MODIN3_0 and MODIN3_1)
	OR (not Net_834 and not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and MODIN3_1));

\UART_GPS:BUART:pollcount_0\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not MODIN3_0 and Net_834)
	OR (not Net_834 and not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and MODIN3_0));

\UART_GPS:BUART:rx_postpoll\ <= ((Net_834 and MODIN3_0)
	OR MODIN3_1);

\UART_GPS:BUART:rx_status_4\ <= ((\UART_GPS:BUART:rx_load_fifo\ and \UART_GPS:BUART:rx_fifofull\));

\UART_GPS:BUART:rx_status_5\ <= ((\UART_GPS:BUART:rx_fifonotempty\ and \UART_GPS:BUART:rx_state_stop1_reg\));

\UART_GPS:BUART:rx_stop_bit_error\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not MODIN3_1 and not MODIN3_0 and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_3\ and \UART_GPS:BUART:rx_state_2\)
	OR (not Net_834 and not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not MODIN3_1 and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_3\ and \UART_GPS:BUART:rx_state_2\));

\UART_GPS:BUART:rx_load_fifo\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not \UART_GPS:BUART:rx_state_2\ and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not \UART_GPS:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_4 and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not \UART_GPS:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_5 and \UART_GPS:BUART:rx_state_0\));

\UART_GPS:BUART:rx_state_3\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_4 and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_5 and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_1\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_2\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and \UART_GPS:BUART:rx_state_3\));

\UART_GPS:BUART:rx_state_2\\D\ <= ((not Net_834 and not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not \UART_GPS:BUART:rx_state_3\ and not \UART_GPS:BUART:rx_state_2\ and \UART_GPS:BUART:rx_last\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not \UART_GPS:BUART:rx_state_2\ and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not MODIN6_6 and not MODIN6_4 and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not MODIN6_6 and not MODIN6_5 and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_1\ and \UART_GPS:BUART:rx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and \UART_GPS:BUART:rx_state_2\));

\UART_GPS:BUART:rx_state_1\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_1\));

\UART_GPS:BUART:rx_state_0\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not MODIN3_1 and not MODIN3_0 and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_2\)
	OR (not Net_834 and not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not MODIN3_1 and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and MODIN6_5 and MODIN6_4)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and MODIN6_6)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_1\ and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and \UART_GPS:BUART:rx_state_2\));

\UART_GPS:BUART:rx_last\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and Net_834));

\UART_GPS:BUART:rx_address_detected\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_address_detected\));

Net_926 <= (not \UART_HC12:BUART:txn\);

\UART_HC12:BUART:counter_load_not\ <= ((not \UART_HC12:BUART:tx_bitclk_enable_pre\ and \UART_HC12:BUART:tx_state_2\)
	OR \UART_HC12:BUART:tx_state_0\
	OR \UART_HC12:BUART:tx_state_1\);

\UART_HC12:BUART:tx_status_0\ <= ((not \UART_HC12:BUART:tx_state_1\ and not \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_bitclk_enable_pre\ and \UART_HC12:BUART:tx_fifo_empty\ and \UART_HC12:BUART:tx_state_2\));

\UART_HC12:BUART:tx_status_2\ <= (not \UART_HC12:BUART:tx_fifo_notfull\);

Net_929D <= ((not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:tx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:tx_state_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:tx_state_1\));

\UART_HC12:BUART:tx_bitclk\\D\ <= ((not \UART_HC12:BUART:tx_state_2\ and \UART_HC12:BUART:tx_bitclk_enable_pre\)
	OR (\UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_bitclk_enable_pre\)
	OR (\UART_HC12:BUART:tx_state_1\ and \UART_HC12:BUART:tx_bitclk_enable_pre\));

\UART_HC12:BUART:tx_mark\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:tx_mark\));

\UART_HC12:BUART:tx_state_2\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_2\ and \UART_HC12:BUART:tx_state_1\ and \UART_HC12:BUART:tx_counter_dp\ and \UART_HC12:BUART:tx_bitclk\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_2\ and \UART_HC12:BUART:tx_state_1\ and \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_bitclk\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_1\ and \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_state_1\ and \UART_HC12:BUART:tx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_bitclk_enable_pre\ and \UART_HC12:BUART:tx_state_2\));

\UART_HC12:BUART:tx_state_1\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_1\ and not \UART_HC12:BUART:tx_state_2\ and \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_bitclk\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_2\ and not \UART_HC12:BUART:tx_bitclk\ and \UART_HC12:BUART:tx_state_1\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_bitclk_enable_pre\ and \UART_HC12:BUART:tx_state_1\ and \UART_HC12:BUART:tx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_0\ and not \UART_HC12:BUART:tx_counter_dp\ and \UART_HC12:BUART:tx_state_1\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_state_1\ and \UART_HC12:BUART:tx_state_2\));

\UART_HC12:BUART:tx_state_0\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_1\ and not \UART_HC12:BUART:tx_fifo_empty\ and \UART_HC12:BUART:tx_bitclk_enable_pre\ and \UART_HC12:BUART:tx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_1\ and not \UART_HC12:BUART:tx_state_0\ and not \UART_HC12:BUART:tx_fifo_empty\ and not \UART_HC12:BUART:tx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_bitclk_enable_pre\ and \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_2\ and not \UART_HC12:BUART:tx_bitclk\ and \UART_HC12:BUART:tx_state_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_fifo_empty\ and \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_1\ and \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_state_2\));

\UART_HC12:BUART:txn\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_0\ and not \UART_HC12:BUART:tx_shift_out\ and not \UART_HC12:BUART:tx_state_2\ and not \UART_HC12:BUART:tx_counter_dp\ and \UART_HC12:BUART:tx_state_1\ and \UART_HC12:BUART:tx_bitclk\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_1\ and not \UART_HC12:BUART:tx_state_2\ and not \UART_HC12:BUART:tx_bitclk\ and \UART_HC12:BUART:tx_state_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_state_1\ and not \UART_HC12:BUART:tx_shift_out\ and not \UART_HC12:BUART:tx_state_2\ and \UART_HC12:BUART:tx_state_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:tx_bitclk\ and \UART_HC12:BUART:txn\ and \UART_HC12:BUART:tx_state_1\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:txn\ and \UART_HC12:BUART:tx_state_2\));

\UART_HC12:BUART:tx_parity_bit\\D\ <= ((not \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:txn\ and \UART_HC12:BUART:tx_parity_bit\)
	OR (not \UART_HC12:BUART:tx_state_1\ and not \UART_HC12:BUART:tx_state_0\ and \UART_HC12:BUART:tx_parity_bit\)
	OR \UART_HC12:BUART:tx_parity_bit\);

\UART_HC12:BUART:rx_counter_load\ <= ((not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_0\ and not \UART_HC12:BUART:rx_state_3\ and not \UART_HC12:BUART:rx_state_2\));

\UART_HC12:BUART:rx_bitclk_pre\ <= ((not \UART_HC12:BUART:rx_count_2\ and not \UART_HC12:BUART:rx_count_1\ and not \UART_HC12:BUART:rx_count_0\));

\UART_HC12:BUART:rx_state_stop1_reg\\D\ <= (not \UART_HC12:BUART:rx_state_2\
	OR not \UART_HC12:BUART:rx_state_3\
	OR \UART_HC12:BUART:rx_state_0\
	OR \UART_HC12:BUART:rx_state_1\);

\UART_HC12:BUART:pollcount_1\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_count_2\ and not \UART_HC12:BUART:rx_count_1\ and not \UART_HC12:BUART:pollcount_1\ and Net_925 and \UART_HC12:BUART:pollcount_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_count_2\ and not \UART_HC12:BUART:rx_count_1\ and not \UART_HC12:BUART:pollcount_0\ and \UART_HC12:BUART:pollcount_1\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_count_2\ and not \UART_HC12:BUART:rx_count_1\ and not Net_925 and \UART_HC12:BUART:pollcount_1\));

\UART_HC12:BUART:pollcount_0\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_count_2\ and not \UART_HC12:BUART:rx_count_1\ and not \UART_HC12:BUART:pollcount_0\ and Net_925)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_count_2\ and not \UART_HC12:BUART:rx_count_1\ and not Net_925 and \UART_HC12:BUART:pollcount_0\));

\UART_HC12:BUART:rx_postpoll\ <= ((Net_925 and \UART_HC12:BUART:pollcount_0\)
	OR \UART_HC12:BUART:pollcount_1\);

\UART_HC12:BUART:rx_status_4\ <= ((\UART_HC12:BUART:rx_load_fifo\ and \UART_HC12:BUART:rx_fifofull\));

\UART_HC12:BUART:rx_status_5\ <= ((\UART_HC12:BUART:rx_fifonotempty\ and \UART_HC12:BUART:rx_state_stop1_reg\));

\UART_HC12:BUART:rx_stop_bit_error\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_0\ and not \UART_HC12:BUART:pollcount_1\ and not \UART_HC12:BUART:pollcount_0\ and \UART_HC12:BUART:rx_bitclk_enable\ and \UART_HC12:BUART:rx_state_3\ and \UART_HC12:BUART:rx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_0\ and not \UART_HC12:BUART:pollcount_1\ and not Net_925 and \UART_HC12:BUART:rx_bitclk_enable\ and \UART_HC12:BUART:rx_state_3\ and \UART_HC12:BUART:rx_state_2\));

\UART_HC12:BUART:rx_load_fifo\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_0\ and not \UART_HC12:BUART:rx_state_2\ and \UART_HC12:BUART:rx_bitclk_enable\ and \UART_HC12:BUART:rx_state_3\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_3\ and not \UART_HC12:BUART:rx_state_2\ and not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_4\ and \UART_HC12:BUART:rx_state_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_3\ and not \UART_HC12:BUART:rx_state_2\ and not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_5\ and \UART_HC12:BUART:rx_state_0\));

\UART_HC12:BUART:rx_state_3\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_2\ and not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_4\ and \UART_HC12:BUART:rx_state_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_2\ and not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_5\ and \UART_HC12:BUART:rx_state_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_bitclk_enable\ and \UART_HC12:BUART:rx_state_3\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_state_1\ and \UART_HC12:BUART:rx_state_3\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_2\ and \UART_HC12:BUART:rx_state_3\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_state_0\ and \UART_HC12:BUART:rx_state_3\));

\UART_HC12:BUART:rx_state_2\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_0\ and not \UART_HC12:BUART:rx_state_3\ and not \UART_HC12:BUART:rx_state_2\ and not Net_925 and \UART_HC12:BUART:rx_last\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_0\ and not \UART_HC12:BUART:rx_state_2\ and \UART_HC12:BUART:rx_bitclk_enable\ and \UART_HC12:BUART:rx_state_3\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_3\ and not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_4\ and \UART_HC12:BUART:rx_state_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_3\ and not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_5\ and \UART_HC12:BUART:rx_state_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_bitclk_enable\ and \UART_HC12:BUART:rx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_state_1\ and \UART_HC12:BUART:rx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_state_0\ and \UART_HC12:BUART:rx_state_2\));

\UART_HC12:BUART:rx_state_1\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_state_1\));

\UART_HC12:BUART:rx_state_0\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_3\ and not \UART_HC12:BUART:pollcount_1\ and not \UART_HC12:BUART:pollcount_0\ and \UART_HC12:BUART:rx_bitclk_enable\ and \UART_HC12:BUART:rx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and not \UART_HC12:BUART:rx_state_1\ and not \UART_HC12:BUART:rx_state_3\ and not \UART_HC12:BUART:pollcount_1\ and not Net_925 and \UART_HC12:BUART:rx_bitclk_enable\ and \UART_HC12:BUART:rx_state_2\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_state_0\ and \UART_HC12:BUART:rx_count_5\ and \UART_HC12:BUART:rx_count_4\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_state_0\ and \UART_HC12:BUART:rx_count_6\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_state_0\ and \UART_HC12:BUART:rx_state_3\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_state_1\ and \UART_HC12:BUART:rx_state_0\)
	OR (not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_state_0\ and \UART_HC12:BUART:rx_state_2\));

\UART_HC12:BUART:rx_last\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and Net_925));

\UART_HC12:BUART:rx_address_detected\\D\ <= ((not \UART_HC12:BUART:reset_reg\ and \UART_HC12:BUART:rx_address_detected\));

Left_Stabilizer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>Net_1,
		fb=>(tmpFB_0__Left_Stabilizer_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Stabilizer_net_0),
		siovref=>(tmpSIOVREF__Left_Stabilizer_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Stabilizer_net_0);
Right_Stabilizer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6970af2d-fb31-4dee-a222-e95359b4f2a0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>Net_2,
		fb=>(tmpFB_0__Right_Stabilizer_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Stabilizer_net_0),
		siovref=>(tmpSIOVREF__Right_Stabilizer_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Stabilizer_net_0);
Left_Aileron:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1ee9ea3c-131f-448f-91b1-c119e4aed679",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>Net_3,
		fb=>(tmpFB_0__Left_Aileron_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Aileron_net_0),
		siovref=>(tmpSIOVREF__Left_Aileron_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Aileron_net_0);
Right_Aileron:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1903e7dc-a247-45c5-8724-8c624c0420b5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>Net_4,
		fb=>(tmpFB_0__Right_Aileron_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Aileron_net_0),
		siovref=>(tmpSIOVREF__Right_Aileron_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Aileron_net_0);
Motor_Speed_Output:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"59cfa61a-ec7b-41ca-bd6b-8d32e9c2de69",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>Net_185,
		fb=>(tmpFB_0__Motor_Speed_Output_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Speed_Output_net_0),
		siovref=>(tmpSIOVREF__Motor_Speed_Output_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_Speed_Output_net_0);
\Stabilizer:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1792,
		enable=>tmpOE__Left_Stabilizer_net_0,
		clock_out=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\);
\Stabilizer:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Stabilizer:PWMUDB:control_7\, \Stabilizer:PWMUDB:control_6\, \Stabilizer:PWMUDB:control_5\, \Stabilizer:PWMUDB:control_4\,
			\Stabilizer:PWMUDB:control_3\, \Stabilizer:PWMUDB:control_2\, \Stabilizer:PWMUDB:control_1\, \Stabilizer:PWMUDB:control_0\));
\Stabilizer:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Stabilizer:PWMUDB:status_5\, zero, \Stabilizer:PWMUDB:status_3\,
			\Stabilizer:PWMUDB:status_2\, \Stabilizer:PWMUDB:status_1\, \Stabilizer:PWMUDB:status_0\),
		interrupt=>\Stabilizer:Net_55\);
\Stabilizer:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Stabilizer:PWMUDB:tc_i\, \Stabilizer:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Stabilizer:PWMUDB:nc2\,
		cl0=>\Stabilizer:PWMUDB:nc3\,
		z0=>\Stabilizer:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Stabilizer:PWMUDB:nc4\,
		cl1=>\Stabilizer:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Stabilizer:PWMUDB:nc6\,
		f1_blk_stat=>\Stabilizer:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Stabilizer:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Stabilizer:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Stabilizer:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Stabilizer:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Stabilizer:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Stabilizer:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Stabilizer:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Stabilizer:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Stabilizer:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Stabilizer:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Stabilizer:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Stabilizer:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Stabilizer:PWMUDB:sP16:pwmdp:cap_1\, \Stabilizer:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Stabilizer:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Stabilizer:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Stabilizer:PWMUDB:tc_i\, \Stabilizer:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Stabilizer:PWMUDB:cmp1_eq\,
		cl0=>\Stabilizer:PWMUDB:cmp1_less\,
		z0=>\Stabilizer:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Stabilizer:PWMUDB:cmp2_eq\,
		cl1=>\Stabilizer:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Stabilizer:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Stabilizer:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Stabilizer:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Stabilizer:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Stabilizer:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Stabilizer:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Stabilizer:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Stabilizer:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Stabilizer:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Stabilizer:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Stabilizer:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Stabilizer:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Stabilizer:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Stabilizer:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Stabilizer:PWMUDB:sP16:pwmdp:cap_1\, \Stabilizer:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Stabilizer:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Aileron:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1792,
		enable=>tmpOE__Left_Stabilizer_net_0,
		clock_out=>\Aileron:PWMUDB:ClockOutFromEnBlock\);
\Aileron:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Aileron:PWMUDB:control_7\, \Aileron:PWMUDB:control_6\, \Aileron:PWMUDB:control_5\, \Aileron:PWMUDB:control_4\,
			\Aileron:PWMUDB:control_3\, \Aileron:PWMUDB:control_2\, \Aileron:PWMUDB:control_1\, \Aileron:PWMUDB:control_0\));
\Aileron:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Aileron:PWMUDB:status_5\, zero, \Aileron:PWMUDB:status_3\,
			\Aileron:PWMUDB:status_2\, \Aileron:PWMUDB:status_1\, \Aileron:PWMUDB:status_0\),
		interrupt=>\Aileron:Net_55\);
\Aileron:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Aileron:PWMUDB:tc_i\, \Aileron:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Aileron:PWMUDB:nc2\,
		cl0=>\Aileron:PWMUDB:nc3\,
		z0=>\Aileron:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Aileron:PWMUDB:nc4\,
		cl1=>\Aileron:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Aileron:PWMUDB:nc6\,
		f1_blk_stat=>\Aileron:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Aileron:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Aileron:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Aileron:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Aileron:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Aileron:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Aileron:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Aileron:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Aileron:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Aileron:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Aileron:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Aileron:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Aileron:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Aileron:PWMUDB:sP16:pwmdp:cap_1\, \Aileron:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Aileron:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Aileron:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Aileron:PWMUDB:tc_i\, \Aileron:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Aileron:PWMUDB:cmp1_eq\,
		cl0=>\Aileron:PWMUDB:cmp1_less\,
		z0=>\Aileron:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Aileron:PWMUDB:cmp2_eq\,
		cl1=>\Aileron:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Aileron:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Aileron:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Aileron:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Aileron:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Aileron:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Aileron:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Aileron:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Aileron:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Aileron:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Aileron:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Aileron:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Aileron:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Aileron:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Aileron:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Aileron:PWMUDB:sP16:pwmdp:cap_1\, \Aileron:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Aileron:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_Speed:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1792,
		kill=>zero,
		enable=>tmpOE__Left_Stabilizer_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Motor_Speed:Net_63\,
		compare=>Net_185,
		interrupt=>\Motor_Speed:Net_54\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"55662cb2-0339-446f-9624-116764d179c9",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1792,
		dig_domain_out=>open);
BMP280_SDI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2cd4e4bf-ac09-420a-a601-99591625591b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"1",
		sio_refsel=>"1",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>Net_23,
		fb=>(tmpFB_0__BMP280_SDI_net_0),
		analog=>(open),
		io=>(tmpIO_0__BMP280_SDI_net_0),
		siovref=>Net_845,
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP280_SDI_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_791,
		dig_domain_out=>open);
\Timer_1:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_791,
		kill=>zero,
		enable=>tmpOE__Left_Stabilizer_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_1:Net_51\,
		compare=>\Timer_1:Net_261\,
		interrupt=>\Timer_1:Net_57\);
\emFile_1:SPI0:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\emFile_1:Net_19\,
		enable=>tmpOE__Left_Stabilizer_net_0,
		clock_out=>\emFile_1:SPI0:BSPIM:clk_fin\);
\emFile_1:SPI0:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\emFile_1:SPI0:BSPIM:cnt_enable\,
		count=>(\emFile_1:SPI0:BSPIM:count_6\, \emFile_1:SPI0:BSPIM:count_5\, \emFile_1:SPI0:BSPIM:count_4\, \emFile_1:SPI0:BSPIM:count_3\,
			\emFile_1:SPI0:BSPIM:count_2\, \emFile_1:SPI0:BSPIM:count_1\, \emFile_1:SPI0:BSPIM:count_0\),
		tc=>\emFile_1:SPI0:BSPIM:cnt_tc\);
\emFile_1:SPI0:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		status=>(zero, zero, \emFile_1:SPI0:BSPIM:tx_status_4\, \emFile_1:SPI0:BSPIM:load_rx_data\,
			\emFile_1:SPI0:BSPIM:tx_status_2\, \emFile_1:SPI0:BSPIM:tx_status_1\, \emFile_1:SPI0:BSPIM:tx_status_0\),
		interrupt=>\emFile_1:Net_5\);
\emFile_1:SPI0:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		status=>(\emFile_1:SPI0:BSPIM:rx_status_6\, \emFile_1:SPI0:BSPIM:rx_status_5\, \emFile_1:SPI0:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>\emFile_1:Net_3\);
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		cs_addr=>(\emFile_1:SPI0:BSPIM:state_2\, \emFile_1:SPI0:BSPIM:state_1\, \emFile_1:SPI0:BSPIM:state_0\),
		route_si=>\emFile_1:Net_16\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\emFile_1:SPI0:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\emFile_1:SPI0:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\emFile_1:SPI0:BSPIM:tx_status_2\,
		f0_blk_stat=>\emFile_1:SPI0:BSPIM:tx_status_1\,
		f1_bus_stat=>\emFile_1:SPI0:BSPIM:rx_status_5\,
		f1_blk_stat=>\emFile_1:SPI0:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\emFile_1:mosi0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be0752e8-bd51-44b1-bfe8-f5c70ff4aea6/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>\emFile_1:Net_10\,
		fb=>(\emFile_1:tmpFB_0__mosi0_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__mosi0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__mosi0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__mosi0_net_0\);
\emFile_1:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"be0752e8-bd51-44b1-bfe8-f5c70ff4aea6/5ed615c6-e1f0-40ed-8816-f906ef67d531",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\emFile_1:Net_19\,
		dig_domain_out=>open);
\emFile_1:miso0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be0752e8-bd51-44b1-bfe8-f5c70ff4aea6/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>\emFile_1:Net_16\,
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__miso0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__miso0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__miso0_net_0\);
\emFile_1:sclk0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be0752e8-bd51-44b1-bfe8-f5c70ff4aea6/ae249072-87dc-41aa-9405-888517aefa28",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>\emFile_1:Net_22\,
		fb=>(\emFile_1:tmpFB_0__sclk0_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__sclk0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__sclk0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__sclk0_net_0\);
\emFile_1:SPI0_CS\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be0752e8-bd51-44b1-bfe8-f5c70ff4aea6/6df85302-e45f-45fb-97de-4bdf3128e07b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>(\emFile_1:tmpFB_0__SPI0_CS_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__SPI0_CS_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__SPI0_CS_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__SPI0_CS_net_0\);
BMP280_SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"1",
		sio_refsel=>"1",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>Net_846,
		fb=>(tmpFB_0__BMP280_SCL_net_0),
		analog=>(open),
		io=>(tmpIO_0__BMP280_SCL_net_0),
		siovref=>Net_845,
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP280_SCL_net_0);
\I2C_Orientation:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_Orientation:Net_697\);
\I2C_Orientation:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_Orientation:bus_clk\,
		scl_in=>\I2C_Orientation:Net_1109_0\,
		sda_in=>\I2C_Orientation:Net_1109_1\,
		scl_out=>\I2C_Orientation:Net_643_0\,
		sda_out=>\I2C_Orientation:sda_x_wire\,
		interrupt=>\I2C_Orientation:Net_697\);
\I2C_Orientation:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4afdb36d-b059-488f-9f0d-71d278023141/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_Orientation:bus_clk\,
		dig_domain_out=>open);
\I2C_Orientation:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_Orientation:Net_643_0\,
		oe=>tmpOE__Left_Stabilizer_net_0,
		y=>Net_563,
		yfb=>\I2C_Orientation:Net_1109_0\);
\I2C_Orientation:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_Orientation:sda_x_wire\,
		oe=>tmpOE__Left_Stabilizer_net_0,
		y=>Net_535,
		yfb=>\I2C_Orientation:Net_1109_1\);
Reset_AGM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"330a31d8-9787-4893-8074-bff420477628",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Reset_AGM_net_0),
		analog=>(open),
		io=>(tmpIO_0__Reset_AGM_net_0),
		siovref=>(tmpSIOVREF__Reset_AGM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Reset_AGM_net_0);
Int_AGM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a024014b-b35f-4828-97ea-ca7d1a1b33a3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Int_AGM_net_0),
		analog=>(open),
		io=>(tmpIO_0__Int_AGM_net_0),
		siovref=>(tmpSIOVREF__Int_AGM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Int_AGM_net_0);
\Counter_Duration:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_791,
		enable=>tmpOE__Left_Stabilizer_net_0,
		clock_out=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\);
\Counter_Duration:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_791,
		enable=>tmpOE__Left_Stabilizer_net_0,
		clock_out=>\Counter_Duration:CounterUDB:Clk_Ctl_i\);
\Counter_Duration:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_Duration:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_Duration:CounterUDB:control_7\, \Counter_Duration:CounterUDB:control_6\, \Counter_Duration:CounterUDB:control_5\, \Counter_Duration:CounterUDB:control_4\,
			\Counter_Duration:CounterUDB:control_3\, \Counter_Duration:CounterUDB:control_2\, \Counter_Duration:CounterUDB:control_1\, \Counter_Duration:CounterUDB:control_0\));
\Counter_Duration:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_Duration:CounterUDB:status_6\, \Counter_Duration:CounterUDB:status_5\, zero, zero,
			\Counter_Duration:CounterUDB:status_2\, \Counter_Duration:CounterUDB:status_1\, \Counter_Duration:CounterUDB:status_0\),
		interrupt=>\Counter_Duration:Net_43\);
\Counter_Duration:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Left_Stabilizer_net_0, \Counter_Duration:CounterUDB:count_enable\, \Counter_Duration:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_Duration:CounterUDB:nc19\,
		cl0=>\Counter_Duration:CounterUDB:nc21\,
		z0=>\Counter_Duration:CounterUDB:nc2\,
		ff0=>\Counter_Duration:CounterUDB:nc12\,
		ce1=>\Counter_Duration:CounterUDB:nc4\,
		cl1=>\Counter_Duration:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_Duration:CounterUDB:nc33\,
		f0_blk_stat=>\Counter_Duration:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_Duration:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_Duration:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\Counter_Duration:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\Counter_Duration:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Counter_Duration:CounterUDB:sC24:counterdp:cap0_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Counter_Duration:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_Duration:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Left_Stabilizer_net_0, \Counter_Duration:CounterUDB:count_enable\, \Counter_Duration:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_Duration:CounterUDB:nc18\,
		cl0=>\Counter_Duration:CounterUDB:nc20\,
		z0=>\Counter_Duration:CounterUDB:nc1\,
		ff0=>\Counter_Duration:CounterUDB:nc11\,
		ce1=>\Counter_Duration:CounterUDB:nc3\,
		cl1=>\Counter_Duration:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_Duration:CounterUDB:nc32\,
		f0_blk_stat=>\Counter_Duration:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_Duration:CounterUDB:sC24:counterdp:carry0\,
		co=>\Counter_Duration:CounterUDB:sC24:counterdp:carry1\,
		sir=>\Counter_Duration:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\Counter_Duration:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\Counter_Duration:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\Counter_Duration:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\Counter_Duration:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\Counter_Duration:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\Counter_Duration:CounterUDB:sC24:counterdp:cap0_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\Counter_Duration:CounterUDB:sC24:counterdp:cap1_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\Counter_Duration:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\Counter_Duration:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_Duration:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Left_Stabilizer_net_0, \Counter_Duration:CounterUDB:count_enable\, \Counter_Duration:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_Duration:CounterUDB:reload\,
		cl0=>\Counter_Duration:CounterUDB:nc44\,
		z0=>\Counter_Duration:CounterUDB:status_1\,
		ff0=>\Counter_Duration:CounterUDB:per_FF\,
		ce1=>\Counter_Duration:CounterUDB:cmp_equal\,
		cl1=>\Counter_Duration:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_Duration:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_Duration:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_Duration:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\Counter_Duration:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\Counter_Duration:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_Duration:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Counter_Duration:CounterUDB:sC24:counterdp:cap1_1\, \Counter_Duration:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\Counter_Duration:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
BNO055_sda:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f0ba7171-6246-4e7d-bfb6-f3ddaff77f78",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BNO055_sda_net_0),
		analog=>(open),
		io=>Net_535,
		siovref=>(tmpSIOVREF__BNO055_sda_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BNO055_sda_net_0);
\VDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_845,
		iout=>\VDAC8_1:Net_77\);
\VDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_1:Net_77\);
BMP280_CSB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c7c7565d-4530-443d-a9f7-7467ee9fad8a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"1",
		sio_refsel=>"1",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BMP280_CSB_net_0),
		analog=>(open),
		io=>(tmpIO_0__BMP280_CSB_net_0),
		siovref=>Net_845,
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BMP280_CSB_net_0);
Clock_UART_GPS:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"57d28033-0132-47a1-99ac-e469b87c182b",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_882,
		dig_domain_out=>open);
\SPI_Altitude:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"76e79419-ff35-47de-8696-4071b8d37fb7/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPI_Altitude:Net_276\,
		dig_domain_out=>open);
\SPI_Altitude:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_953);
\SPI_Altitude:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPI_Altitude:Net_276\,
		enable=>tmpOE__Left_Stabilizer_net_0,
		clock_out=>\SPI_Altitude:BSPIM:clk_fin\);
\SPI_Altitude:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPI_Altitude:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPI_Altitude:BSPIM:cnt_enable\,
		count=>(\SPI_Altitude:BSPIM:count_6\, \SPI_Altitude:BSPIM:count_5\, \SPI_Altitude:BSPIM:count_4\, \SPI_Altitude:BSPIM:count_3\,
			\SPI_Altitude:BSPIM:count_2\, \SPI_Altitude:BSPIM:count_1\, \SPI_Altitude:BSPIM:count_0\),
		tc=>\SPI_Altitude:BSPIM:cnt_tc\);
\SPI_Altitude:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI_Altitude:BSPIM:clk_fin\,
		status=>(zero, zero, \SPI_Altitude:BSPIM:tx_status_4\, \SPI_Altitude:BSPIM:load_rx_data\,
			\SPI_Altitude:BSPIM:tx_status_2\, \SPI_Altitude:BSPIM:tx_status_1\, \SPI_Altitude:BSPIM:tx_status_0\),
		interrupt=>Net_955);
\SPI_Altitude:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI_Altitude:BSPIM:clk_fin\,
		status=>(\SPI_Altitude:BSPIM:rx_status_6\, \SPI_Altitude:BSPIM:rx_status_5\, \SPI_Altitude:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_953);
\SPI_Altitude:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		cs_addr=>(\SPI_Altitude:BSPIM:state_2\, \SPI_Altitude:BSPIM:state_1\, \SPI_Altitude:BSPIM:state_0\),
		route_si=>Net_19,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPI_Altitude:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPI_Altitude:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPI_Altitude:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPI_Altitude:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPI_Altitude:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPI_Altitude:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPI_Altitude:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_955);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bc17240e-e338-4b91-92e1-8975fdb10d23",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
Button:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Button_net_0),
		analog=>(open),
		io=>(tmpIO_0__Button_net_0),
		siovref=>(tmpSIOVREF__Button_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Button_net_0);
SDO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"97ee8c46-6edb-44bf-b337-db8b92b5b89a",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>Net_19,
		analog=>(open),
		io=>(tmpIO_0__SDO_net_0),
		siovref=>(tmpSIOVREF__SDO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDO_net_0);
BNO055_scl:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0f8b0734-459f-4332-b85b-f1ea0a5cd279",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BNO055_scl_net_0),
		analog=>(open),
		io=>Net_563,
		siovref=>(tmpSIOVREF__BNO055_scl_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BNO055_scl_net_0);
PPS_GPS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"db3a2b9b-9b35-44d4-9d6b-4d1bd8f3a592",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>PPS,
		analog=>(open),
		io=>(tmpIO_0__PPS_GPS_net_0),
		siovref=>(tmpSIOVREF__PPS_GPS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PPS_GPS_net_0);
Tx_GPS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"964767be-fa75-4320-9106-302e9281cf31",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>Net_832,
		fb=>(tmpFB_0__Tx_GPS_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_GPS_net_0),
		siovref=>(tmpSIOVREF__Tx_GPS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_GPS_net_0);
Rx_GPS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e7e76405-1c08-4324-afc6-17b12734ce0e",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>Net_834,
		analog=>(open),
		io=>(tmpIO_0__Rx_GPS_net_0),
		siovref=>(tmpSIOVREF__Rx_GPS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_GPS_net_0);
\UART_GPS:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_919);
\UART_GPS:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_920);
\UART_GPS:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_882,
		enable=>tmpOE__Left_Stabilizer_net_0,
		clock_out=>\UART_GPS:BUART:clock_op\);
\UART_GPS:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_GPS:BUART:reset_reg\,
		clk=>\UART_GPS:BUART:clock_op\,
		cs_addr=>(\UART_GPS:BUART:tx_state_1\, \UART_GPS:BUART:tx_state_0\, \UART_GPS:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_GPS:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_GPS:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_GPS:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_GPS:BUART:reset_reg\,
		clk=>\UART_GPS:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_GPS:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_GPS:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_GPS:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_GPS:BUART:sc_out_7\, \UART_GPS:BUART:sc_out_6\, \UART_GPS:BUART:sc_out_5\, \UART_GPS:BUART:sc_out_4\,
			\UART_GPS:BUART:sc_out_3\, \UART_GPS:BUART:sc_out_2\, \UART_GPS:BUART:sc_out_1\, \UART_GPS:BUART:sc_out_0\));
\UART_GPS:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_GPS:BUART:reset_reg\,
		clock=>\UART_GPS:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_GPS:BUART:tx_fifo_notfull\,
			\UART_GPS:BUART:tx_status_2\, \UART_GPS:BUART:tx_fifo_empty\, \UART_GPS:BUART:tx_status_0\),
		interrupt=>Net_919);
\UART_GPS:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_GPS:BUART:reset_reg\,
		clk=>\UART_GPS:BUART:clock_op\,
		cs_addr=>(\UART_GPS:BUART:rx_state_1\, \UART_GPS:BUART:rx_state_0\, \UART_GPS:BUART:rx_bitclk_enable\),
		route_si=>\UART_GPS:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_GPS:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_GPS:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_GPS:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_GPS:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_GPS:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_GPS:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_GPS:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_GPS:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_GPS:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_GPS:BUART:clock_op\,
		reset=>\UART_GPS:BUART:reset_reg\,
		load=>\UART_GPS:BUART:rx_counter_load\,
		enable=>tmpOE__Left_Stabilizer_net_0,
		count=>(MODIN6_6, MODIN6_5, MODIN6_4, MODIN6_3,
			\UART_GPS:BUART:rx_count_2\, \UART_GPS:BUART:rx_count_1\, \UART_GPS:BUART:rx_count_0\),
		tc=>\UART_GPS:BUART:rx_count7_tc\);
\UART_GPS:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_GPS:BUART:reset_reg\,
		clock=>\UART_GPS:BUART:clock_op\,
		status=>(zero, \UART_GPS:BUART:rx_status_5\, \UART_GPS:BUART:rx_status_4\, \UART_GPS:BUART:rx_status_3\,
			\UART_GPS:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_920);
\UART_HC12:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"68e14005-36d9-4f94-970e-f45fc90e0eba/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_HC12:Net_9\,
		dig_domain_out=>open);
\UART_HC12:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_HC12:Net_9\,
		enable=>tmpOE__Left_Stabilizer_net_0,
		clock_out=>\UART_HC12:BUART:clock_op\);
\UART_HC12:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_HC12:BUART:reset_reg\,
		clk=>\UART_HC12:BUART:clock_op\,
		cs_addr=>(\UART_HC12:BUART:tx_state_1\, \UART_HC12:BUART:tx_state_0\, \UART_HC12:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_HC12:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_HC12:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_HC12:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_HC12:BUART:reset_reg\,
		clk=>\UART_HC12:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_HC12:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_HC12:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_HC12:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_HC12:BUART:sc_out_7\, \UART_HC12:BUART:sc_out_6\, \UART_HC12:BUART:sc_out_5\, \UART_HC12:BUART:sc_out_4\,
			\UART_HC12:BUART:sc_out_3\, \UART_HC12:BUART:sc_out_2\, \UART_HC12:BUART:sc_out_1\, \UART_HC12:BUART:sc_out_0\));
\UART_HC12:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_HC12:BUART:reset_reg\,
		clock=>\UART_HC12:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_HC12:BUART:tx_fifo_notfull\,
			\UART_HC12:BUART:tx_status_2\, \UART_HC12:BUART:tx_fifo_empty\, \UART_HC12:BUART:tx_status_0\),
		interrupt=>\UART_HC12:BUART:tx_interrupt_out\);
\UART_HC12:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_HC12:BUART:reset_reg\,
		clk=>\UART_HC12:BUART:clock_op\,
		cs_addr=>(\UART_HC12:BUART:rx_state_1\, \UART_HC12:BUART:rx_state_0\, \UART_HC12:BUART:rx_bitclk_enable\),
		route_si=>\UART_HC12:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_HC12:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_HC12:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_HC12:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_HC12:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_HC12:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_HC12:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_HC12:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_HC12:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_HC12:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_HC12:BUART:clock_op\,
		reset=>\UART_HC12:BUART:reset_reg\,
		load=>\UART_HC12:BUART:rx_counter_load\,
		enable=>tmpOE__Left_Stabilizer_net_0,
		count=>(\UART_HC12:BUART:rx_count_6\, \UART_HC12:BUART:rx_count_5\, \UART_HC12:BUART:rx_count_4\, \UART_HC12:BUART:rx_count_3\,
			\UART_HC12:BUART:rx_count_2\, \UART_HC12:BUART:rx_count_1\, \UART_HC12:BUART:rx_count_0\),
		tc=>\UART_HC12:BUART:rx_count7_tc\);
\UART_HC12:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_HC12:BUART:reset_reg\,
		clock=>\UART_HC12:BUART:clock_op\,
		status=>(zero, \UART_HC12:BUART:rx_status_5\, \UART_HC12:BUART:rx_status_4\, \UART_HC12:BUART:rx_status_3\,
			\UART_HC12:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_HC12:BUART:rx_interrupt_out\);
Tx_HC12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>Net_926,
		fb=>(tmpFB_0__Tx_HC12_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_HC12_net_0),
		siovref=>(tmpSIOVREF__Tx_HC12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_HC12_net_0);
Rx_HC12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_Stabilizer_net_0),
		y=>(zero),
		fb=>Net_925,
		analog=>(open),
		io=>(tmpIO_0__Rx_HC12_net_0),
		siovref=>(tmpSIOVREF__Rx_HC12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_Stabilizer_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_Stabilizer_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_HC12_net_0);
\Stabilizer:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_Stabilizer_net_0,
		s=>zero,
		r=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:min_kill_reg\);
\Stabilizer:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:prevCapture\);
\Stabilizer:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:trig_last\);
\Stabilizer:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Stabilizer:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:runmode_enable\);
\Stabilizer:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Stabilizer:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:sc_kill_tmp\);
\Stabilizer:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_Stabilizer_net_0,
		s=>zero,
		r=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:ltch_kill_reg\);
\Stabilizer:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Stabilizer:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:dith_count_1\);
\Stabilizer:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Stabilizer:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:dith_count_0\);
\Stabilizer:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Stabilizer:PWMUDB:cmp1_less\,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:prevCompare1\);
\Stabilizer:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Stabilizer:PWMUDB:cmp2_less\,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:prevCompare2\);
\Stabilizer:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Stabilizer:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:status_0\);
\Stabilizer:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Stabilizer:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:status_1\);
\Stabilizer:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:status_5\);
\Stabilizer:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:pwm_i_reg\);
\Stabilizer:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Stabilizer:PWMUDB:pwm1_i\,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1);
\Stabilizer:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Stabilizer:PWMUDB:pwm2_i\,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2);
\Stabilizer:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Stabilizer:PWMUDB:status_2\,
		clk=>\Stabilizer:PWMUDB:ClockOutFromEnBlock\,
		q=>\Stabilizer:PWMUDB:tc_i_reg\);
\Aileron:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_Stabilizer_net_0,
		s=>zero,
		r=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:min_kill_reg\);
\Aileron:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:prevCapture\);
\Aileron:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:trig_last\);
\Aileron:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Aileron:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:runmode_enable\);
\Aileron:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Aileron:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:sc_kill_tmp\);
\Aileron:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_Stabilizer_net_0,
		s=>zero,
		r=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:ltch_kill_reg\);
\Aileron:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Aileron:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:dith_count_1\);
\Aileron:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Aileron:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:dith_count_0\);
\Aileron:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Aileron:PWMUDB:cmp1_less\,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:prevCompare1\);
\Aileron:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Aileron:PWMUDB:cmp2_less\,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:prevCompare2\);
\Aileron:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Aileron:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:status_0\);
\Aileron:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Aileron:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:status_1\);
\Aileron:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:status_5\);
\Aileron:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:pwm_i_reg\);
\Aileron:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Aileron:PWMUDB:pwm1_i\,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3);
\Aileron:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Aileron:PWMUDB:pwm2_i\,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_4);
\Aileron:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Aileron:PWMUDB:status_2\,
		clk=>\Aileron:PWMUDB:ClockOutFromEnBlock\,
		q=>\Aileron:PWMUDB:tc_i_reg\);
\emFile_1:SPI0:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:so_send_reg\);
\emFile_1:SPI0:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_2\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_2\);
\emFile_1:SPI0:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_1\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_1\);
\emFile_1:SPI0:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_0\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_0\);
\emFile_1:Net_1\:cy_dff
	PORT MAP(d=>\emFile_1:Net_1\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:Net_1\);
\emFile_1:SPI0:BSPIM:mosi_hs_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_hs_reg\);
\emFile_1:SPI0:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\);
\emFile_1:SPI0:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_reg\);
\emFile_1:SPI0:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:load_cond\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:load_cond\);
\emFile_1:SPI0:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:load_rx_data\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:dpcounter_one_reg\);
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_from_dp\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\);
\emFile_1:SPI0:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:ld_ident\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:ld_ident\);
\emFile_1:SPI0:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:cnt_enable\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:cnt_enable\);
\emFile_1:Net_22\:cy_dff
	PORT MAP(d=>\emFile_1:Net_22\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:Net_22\);
Net_846:cy_dff
	PORT MAP(d=>Net_846D,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>Net_846);
\Counter_Duration:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Duration:CounterUDB:prevCapture\);
\Counter_Duration:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_Duration:CounterUDB:reload\,
		clk=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Duration:CounterUDB:overflow_reg_i\);
\Counter_Duration:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Duration:CounterUDB:underflow_reg_i\);
\Counter_Duration:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_Duration:CounterUDB:reload\,
		clk=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Duration:CounterUDB:tc_reg_i\);
\Counter_Duration:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_Duration:CounterUDB:cmp_out_i\,
		clk=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Duration:CounterUDB:prevCompare\);
\Counter_Duration:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_Duration:CounterUDB:cmp_out_i\,
		clk=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Duration:CounterUDB:cmp_out_reg_i\);
\Counter_Duration:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>PPS,
		clk=>\Counter_Duration:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Duration:CounterUDB:count_stored_i\);
\SPI_Altitude:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>\SPI_Altitude:BSPIM:so_send_reg\);
\SPI_Altitude:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPI_Altitude:BSPIM:mosi_reg\\D\,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>Net_23);
\SPI_Altitude:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPI_Altitude:BSPIM:state_2\\D\,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>\SPI_Altitude:BSPIM:state_2\);
\SPI_Altitude:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPI_Altitude:BSPIM:state_1\\D\,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>\SPI_Altitude:BSPIM:state_1\);
\SPI_Altitude:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPI_Altitude:BSPIM:state_0\\D\,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>\SPI_Altitude:BSPIM:state_0\);
Net_950:cy_dff
	PORT MAP(d=>Net_950D,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>Net_950);
\SPI_Altitude:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>\SPI_Altitude:BSPIM:mosi_pre_reg\);
\SPI_Altitude:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPI_Altitude:BSPIM:load_cond\\D\,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>\SPI_Altitude:BSPIM:load_cond\);
\SPI_Altitude:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPI_Altitude:BSPIM:load_rx_data\,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>\SPI_Altitude:BSPIM:dpcounter_one_reg\);
\SPI_Altitude:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPI_Altitude:BSPIM:mosi_from_dp\,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>\SPI_Altitude:BSPIM:mosi_from_dp_reg\);
\SPI_Altitude:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>\SPI_Altitude:BSPIM:ld_ident\);
\SPI_Altitude:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPI_Altitude:BSPIM:cnt_enable\\D\,
		clk=>\SPI_Altitude:BSPIM:clk_fin\,
		q=>\SPI_Altitude:BSPIM:cnt_enable\);
\UART_GPS:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:reset_reg\);
\UART_GPS:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:txn\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:txn\);
\UART_GPS:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_state_1\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_state_1\);
\UART_GPS:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_state_0\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_state_0\);
\UART_GPS:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_state_2\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_state_2\);
Net_917:cy_dff
	PORT MAP(d=>Net_917D,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>Net_917);
\UART_GPS:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_bitclk\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_bitclk\);
\UART_GPS:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_ctrl_mark_last\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_ctrl_mark_last\);
\UART_GPS:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_mark\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_mark\);
\UART_GPS:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_parity_bit\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_parity_bit\);
\UART_GPS:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_state_1\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_state_1\);
\UART_GPS:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_state_0\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_state_0\);
\UART_GPS:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_load_fifo\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_load_fifo\);
\UART_GPS:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_state_3\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_state_3\);
\UART_GPS:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_state_2\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_state_2\);
\UART_GPS:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_bitclk_pre\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_bitclk_enable\);
\UART_GPS:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_state_stop1_reg\);
\UART_GPS:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:pollcount_1\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>MODIN3_1);
\UART_GPS:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:pollcount_0\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>MODIN3_0);
\UART_GPS:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_markspace_status\);
\UART_GPS:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_status_2\);
\UART_GPS:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_status_3\);
\UART_GPS:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_addr_match_status\);
\UART_GPS:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_markspace_pre\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_markspace_pre\);
\UART_GPS:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_parity_error_pre\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_parity_error_pre\);
\UART_GPS:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_break_status\);
\UART_GPS:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_address_detected\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_address_detected\);
\UART_GPS:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_last\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_last\);
\UART_GPS:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_parity_bit\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_parity_bit\);
\UART_HC12:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:reset_reg\);
\UART_HC12:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:txn\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:txn\);
\UART_HC12:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:tx_state_1\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:tx_state_1\);
\UART_HC12:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:tx_state_0\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:tx_state_0\);
\UART_HC12:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:tx_state_2\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:tx_state_2\);
Net_929:cy_dff
	PORT MAP(d=>Net_929D,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>Net_929);
\UART_HC12:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:tx_bitclk\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:tx_bitclk\);
\UART_HC12:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:tx_ctrl_mark_last\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:tx_ctrl_mark_last\);
\UART_HC12:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:tx_mark\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:tx_mark\);
\UART_HC12:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:tx_parity_bit\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:tx_parity_bit\);
\UART_HC12:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_state_1\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_state_1\);
\UART_HC12:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_state_0\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_state_0\);
\UART_HC12:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_load_fifo\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_load_fifo\);
\UART_HC12:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_state_3\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_state_3\);
\UART_HC12:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_state_2\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_state_2\);
\UART_HC12:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_bitclk_pre\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_bitclk_enable\);
\UART_HC12:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_state_stop1_reg\);
\UART_HC12:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:pollcount_1\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:pollcount_1\);
\UART_HC12:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:pollcount_0\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:pollcount_0\);
\UART_HC12:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_markspace_status\);
\UART_HC12:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_status_2\);
\UART_HC12:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_status_3\);
\UART_HC12:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_addr_match_status\);
\UART_HC12:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_markspace_pre\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_markspace_pre\);
\UART_HC12:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_parity_error_pre\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_parity_error_pre\);
\UART_HC12:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_break_status\);
\UART_HC12:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_address_detected\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_address_detected\);
\UART_HC12:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_last\\D\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_last\);
\UART_HC12:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_HC12:BUART:rx_parity_bit\,
		clk=>\UART_HC12:BUART:clock_op\,
		q=>\UART_HC12:BUART:rx_parity_bit\);

END R_T_L;
