// Generated by CIRCT firtool-1.30.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module IntSyncXbar(
  input  auto_int_in_sync_0,
  output auto_int_out_21_sync_0,
         auto_int_out_20_sync_0,
         auto_int_out_19_sync_0,
         auto_int_out_18_sync_0,
         auto_int_out_17_sync_0,
         auto_int_out_16_sync_0,
         auto_int_out_15_sync_0,
         auto_int_out_14_sync_0,
         auto_int_out_13_sync_0,
         auto_int_out_12_sync_0,
         auto_int_out_11_sync_0,
         auto_int_out_10_sync_0,
         auto_int_out_9_sync_0,
         auto_int_out_8_sync_0,
         auto_int_out_7_sync_0,
         auto_int_out_6_sync_0,
         auto_int_out_5_sync_0,
         auto_int_out_4_sync_0,
         auto_int_out_3_sync_0,
         auto_int_out_2_sync_0,
         auto_int_out_1_sync_0,
         auto_int_out_0_sync_0
);

  assign auto_int_out_21_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_20_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_19_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_18_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_17_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_16_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_15_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_14_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_13_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_12_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_11_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_10_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_9_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_8_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_7_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_6_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_5_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_4_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_3_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_2_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_1_sync_0 = auto_int_in_sync_0;
  assign auto_int_out_0_sync_0 = auto_int_in_sync_0;
endmodule

