// Seed: 138498071
module module_0;
  wire id_1;
  tri1 id_2 = -1;
  logic [7:0] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign id_8[-1'b0] = id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  inout wire _id_5;
  output wire id_4;
  module_0 modCall_1 ();
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  ;
  assign id_3[id_5] = "";
  uwire [1 : -1] id_8 = ({-1, id_3});
endmodule
