#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov  3 16:47:00 2025
# Process ID: 9036
# Current directory: Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3220 Y:\Code\github\ASIC-PYNQ\LAB6_4bit\prj\LAB5_2019\LAB5_2019.xpr
# Log file: Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/vivado.log
# Journal file: Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.xpr
INFO: [Project 1-313] Project file moved from 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 965.590 ; gain = 225.012
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/sim/multi_24.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multi_24'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/sim/mult_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_16'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/sim/mult_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_8'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:94]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:193]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1004.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fc_top_ip_behav -key {Behavioral:sim_1:Functional:tb_fc_top_ip} -tclbatch {tb_fc_top_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_fc_top_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.711 ; gain = 1.738
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fc_top_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 1018.711 ; gain = 26.527
update_compile_order -fileset sources_1
run all
sample  0: output=(0.00, 0.00), predict=1, lable=0
sample  1: output=(0.00, 0.00), predict=1, lable=0
sample  2: output=(0.00, 0.00), predict=1, lable=0
sample  3: output=(0.00, 0.00), predict=1, lable=0
sample  4: output=(0.00, 0.00), predict=1, lable=0
sample  5: output=(0.00, 0.00), predict=1, lable=0
sample  6: output=(0.00, 0.00), predict=1, lable=0
sample  7: output=(0.00, 0.00), predict=1, lable=0
sample  8: output=(0.00, 0.00), predict=1, lable=0
sample  9: output=(0.00, 0.00), predict=1, lable=0
sample 10: output=(0.00, 0.00), predict=1, lable=0
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1037.227 ; gain = 0.234
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:94]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:193]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1042.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1042.668 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 1042.668 ; gain = 0.227
run all
sample  0: output=(-65.00, 53.00), predict=1, lable=0
sample  1: output=(-11.00, 46.00), predict=1, lable=0
sample  2: output=(-11.00, 46.00), predict=1, lable=0
sample  3: output=(-65.00, 53.00), predict=1, lable=0
sample  4: output=(-65.00, 53.00), predict=1, lable=0
sample  5: output=(-65.00, 53.00), predict=1, lable=0
sample  6: output=(-65.00, 53.00), predict=1, lable=0
sample  7: output=(-65.00, 53.00), predict=1, lable=0
sample  8: output=(-65.00, 53.00), predict=1, lable=0
sample  9: output=(-65.00, 53.00), predict=1, lable=0
sample 10: output=(-65.00, 53.00), predict=1, lable=0
sample 11: output=(-65.00, 53.00), predict=1, lable=0
sample 12: output=(-65.00, 53.00), predict=1, lable=0
sample 13: output=(-65.00, 53.00), predict=1, lable=0
sample 14: output=(-11.00, 46.00), predict=1, lable=0
sample 15: output=(-65.00, 53.00), predict=1, lable=0
sample 16: output=(-65.00, 53.00), predict=1, lable=0
sample 17: output=(-65.00, 53.00), predict=1, lable=0
sample 18: output=(-65.00, 53.00), predict=1, lable=0
sample 19: output=(-65.00, 53.00), predict=1, lable=0
sample 20: output=(-65.00, 53.00), predict=1, lable=0
sample 21: output=(-65.00, 53.00), predict=1, lable=1
sample 22: output=(-123.00, -63.00), predict=1, lable=1
sample 23: output=(-11.00, 46.00), predict=1, lable=1
sample 24: output=(-38.00, -62.00), predict=0, lable=1
sample 25: output=(-65.00, 53.00), predict=1, lable=1
sample 26: output=(2.00, 88.00), predict=1, lable=1
sample 27: output=(20.00, 2.00), predict=0, lable=1
sample 28: output=(-75.00, 101.00), predict=1, lable=1
sample 29: output=(105.00, -118.00), predict=0, lable=1
sample 30: output=(115.00, -31.00), predict=0, lable=1
sample 31: output=(-107.00, 66.00), predict=1, lable=1
sample 32: output=(9.00, -47.00), predict=0, lable=1
sample 33: output=(73.00, 3.00), predict=0, lable=1
sample 34: output=(-127.00, 67.00), predict=1, lable=1
sample 35: output=(-116.00, 10.00), predict=1, lable=1
sample 36: output=(-59.00, -18.00), predict=1, lable=1
sample 37: output=(66.00, -103.00), predict=0, lable=1
sample 38: output=(-89.00, 40.00), predict=1, lable=1
sample 39: output=(-6.00, 120.00), predict=1, lable=1
sample 40: output=(-65.00, 53.00), predict=1, lable=1
sample 41: output=(-65.00, 53.00), predict=1, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 14/42 = 30.95%
fc_out 最大绝对值: 1716, 所需位宽: 12  (加上符号位)
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" Line 210
run: Time (s): cpu = 00:00:13 ; elapsed = 00:01:06 . Memory (MB): peak = 1064.906 ; gain = 22.238
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1072.316 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1072.316 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:94]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:192]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:197]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1072.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1072.316 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 1072.316 ; gain = 0.000
run all
sample  0: output=(62.00, 12.00), predict=0, lable=0
sample  1: output=(62.00, 12.00), predict=0, lable=0
sample  2: output=(62.00, 12.00), predict=0, lable=0
sample  3: output=(62.00, 12.00), predict=0, lable=0
sample  4: output=(62.00, 12.00), predict=0, lable=0
sample  5: output=(62.00, 12.00), predict=0, lable=0
sample  6: output=(62.00, 12.00), predict=0, lable=0
sample  7: output=(62.00, 12.00), predict=0, lable=0
sample  8: output=(62.00, 12.00), predict=0, lable=0
sample  9: output=(62.00, 12.00), predict=0, lable=0
sample 10: output=(62.00, 12.00), predict=0, lable=0
sample 11: output=(62.00, 12.00), predict=0, lable=0
sample 12: output=(62.00, 12.00), predict=0, lable=0
sample 13: output=(62.00, 12.00), predict=0, lable=0
sample 14: output=(62.00, 12.00), predict=0, lable=0
sample 15: output=(62.00, 12.00), predict=0, lable=0
sample 16: output=(62.00, 12.00), predict=0, lable=0
sample 17: output=(62.00, 12.00), predict=0, lable=0
sample 18: output=(62.00, 12.00), predict=0, lable=0
sample 19: output=(62.00, 12.00), predict=0, lable=0
sample 20: output=(62.00, 12.00), predict=0, lable=0
sample 21: output=(62.00, 12.00), predict=0, lable=1
sample 22: output=(-1537.00, 1150.00), predict=1, lable=1
sample 23: output=(62.00, 12.00), predict=0, lable=1
sample 24: output=(-1679.00, 874.00), predict=1, lable=1
sample 25: output=(62.00, 12.00), predict=0, lable=1
sample 26: output=(-1654.00, 1552.00), predict=1, lable=1
sample 27: output=(-1409.00, 1004.00), predict=1, lable=1
sample 28: output=(-486.00, 317.00), predict=1, lable=1
sample 29: output=(-2017.00, 1245.00), predict=1, lable=1
sample 30: output=(-247.00, 267.00), predict=1, lable=1
sample 31: output=(-2588.00, 1632.00), predict=1, lable=1
sample 32: output=(-761.00, 316.00), predict=1, lable=1
sample 33: output=(-1881.00, 1114.00), predict=1, lable=1
sample 34: output=(62.00, 12.00), predict=0, lable=1
sample 35: output=(-1133.00, 587.00), predict=1, lable=1
sample 36: output=(-1283.00, 670.00), predict=1, lable=1
sample 37: output=(-1356.00, 1284.00), predict=1, lable=1
sample 38: output=(-1847.00, 1150.00), predict=1, lable=1
sample 39: output=(-1297.00, 987.00), predict=1, lable=1
sample 40: output=(62.00, 12.00), predict=0, lable=1
sample 41: output=(62.00, 12.00), predict=0, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 36/42 = 85.71%
fc_out 最大绝对值: 2588, 所需位宽: 13  (加上符号位)
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" Line 210
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1072.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:94]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:193]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1072.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1072.316 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 1072.316 ; gain = 0.000
run all
sample  0: output=(0.00, 0.00), predict=1, lable=0
sample  1: output=(0.00, 0.00), predict=1, lable=0
sample  2: output=(0.00, 0.00), predict=1, lable=0
sample  3: output=(0.00, 0.00), predict=1, lable=0
sample  4: output=(0.00, 0.00), predict=1, lable=0
sample  5: output=(0.00, 0.00), predict=1, lable=0
sample  6: output=(0.00, 0.00), predict=1, lable=0
sample  7: output=(0.00, 0.00), predict=1, lable=0
sample  8: output=(0.00, 0.00), predict=1, lable=0
sample  9: output=(0.00, 0.00), predict=1, lable=0
sample 10: output=(0.00, 0.00), predict=1, lable=0
sample 11: output=(0.00, 0.00), predict=1, lable=0
sample 12: output=(0.00, 0.00), predict=1, lable=0
sample 13: output=(0.00, 0.00), predict=1, lable=0
sample 14: output=(0.00, 0.00), predict=1, lable=0
sample 15: output=(0.00, 0.00), predict=1, lable=0
sample 16: output=(0.00, 0.00), predict=1, lable=0
sample 17: output=(0.00, 0.00), predict=1, lable=0
sample 18: output=(0.00, 0.00), predict=1, lable=0
sample 19: output=(0.00, 0.00), predict=1, lable=0
sample 20: output=(0.00, 0.00), predict=1, lable=0
sample 21: output=(0.00, 0.00), predict=1, lable=1
sample 22: output=(-7.00, 4.00), predict=1, lable=1
sample 23: output=(0.00, 0.00), predict=1, lable=1
sample 24: output=(-7.00, 3.00), predict=1, lable=1
sample 25: output=(0.00, 0.00), predict=1, lable=1
sample 26: output=(-7.00, 6.00), predict=1, lable=1
sample 27: output=(-6.00, 3.00), predict=1, lable=1
sample 28: output=(-2.00, 1.00), predict=1, lable=1
sample 29: output=(-8.00, 4.00), predict=1, lable=1
sample 30: output=(-1.00, 1.00), predict=1, lable=1
sample 31: output=(-11.00, 6.00), predict=1, lable=1
sample 32: output=(-3.00, 1.00), predict=1, lable=1
sample 33: output=(-8.00, 4.00), predict=1, lable=1
sample 34: output=(0.00, 0.00), predict=1, lable=1
sample 35: output=(-5.00, 2.00), predict=1, lable=1
sample 36: output=(-6.00, 2.00), predict=1, lable=1
sample 37: output=(-6.00, 5.00), predict=1, lable=1
sample 38: output=(-8.00, 4.00), predict=1, lable=1
sample 39: output=(-6.00, 3.00), predict=1, lable=1
sample 40: output=(0.00, 0.00), predict=1, lable=1
sample 41: output=(0.00, 0.00), predict=1, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 21/42 = 47.62%
fc_out 最大绝对值: 6, 所需位宽: 4  (加上符号位)
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" Line 210
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1072.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.316 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:94]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:193]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1072.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1072.316 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 1072.316 ; gain = 0.000
run all
sample  0: output=(-65.00, 53.00), predict=1, lable=0
sample  1: output=(-11.00, 46.00), predict=1, lable=0
sample  2: output=(-11.00, 46.00), predict=1, lable=0
sample  3: output=(-65.00, 53.00), predict=1, lable=0
sample  4: output=(-65.00, 53.00), predict=1, lable=0
sample  5: output=(-65.00, 53.00), predict=1, lable=0
sample  6: output=(-65.00, 53.00), predict=1, lable=0
sample  7: output=(-65.00, 53.00), predict=1, lable=0
sample  8: output=(-65.00, 53.00), predict=1, lable=0
sample  9: output=(-65.00, 53.00), predict=1, lable=0
sample 10: output=(-65.00, 53.00), predict=1, lable=0
sample 11: output=(-65.00, 53.00), predict=1, lable=0
sample 12: output=(-65.00, 53.00), predict=1, lable=0
sample 13: output=(-65.00, 53.00), predict=1, lable=0
sample 14: output=(-11.00, 46.00), predict=1, lable=0
sample 15: output=(-65.00, 53.00), predict=1, lable=0
sample 16: output=(-65.00, 53.00), predict=1, lable=0
sample 17: output=(-65.00, 53.00), predict=1, lable=0
sample 18: output=(-65.00, 53.00), predict=1, lable=0
sample 19: output=(-65.00, 53.00), predict=1, lable=0
sample 20: output=(-65.00, 53.00), predict=1, lable=0
sample 21: output=(-65.00, 53.00), predict=1, lable=1
sample 22: output=(-123.00, -63.00), predict=1, lable=1
sample 23: output=(-11.00, 46.00), predict=1, lable=1
sample 24: output=(-38.00, -62.00), predict=0, lable=1
sample 25: output=(-65.00, 53.00), predict=1, lable=1
sample 26: output=(2.00, 88.00), predict=1, lable=1
sample 27: output=(20.00, 2.00), predict=0, lable=1
sample 28: output=(-75.00, 101.00), predict=1, lable=1
sample 29: output=(105.00, -118.00), predict=0, lable=1
sample 30: output=(115.00, -31.00), predict=0, lable=1
sample 31: output=(-107.00, 66.00), predict=1, lable=1
sample 32: output=(9.00, -47.00), predict=0, lable=1
sample 33: output=(73.00, 3.00), predict=0, lable=1
sample 34: output=(-127.00, 67.00), predict=1, lable=1
sample 35: output=(-116.00, 10.00), predict=1, lable=1
sample 36: output=(-59.00, -18.00), predict=1, lable=1
sample 37: output=(66.00, -103.00), predict=0, lable=1
sample 38: output=(-89.00, 40.00), predict=1, lable=1
sample 39: output=(-6.00, 120.00), predict=1, lable=1
sample 40: output=(-65.00, 53.00), predict=1, lable=1
sample 41: output=(-65.00, 53.00), predict=1, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 14/42 = 30.95%
fc_out 最大绝对值: 1716, 所需位宽: 12  (加上符号位)
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" Line 210
run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1072.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.316 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:94]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:192]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:197]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1072.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1072.316 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 1072.316 ; gain = 0.000
run all
sample  0: output=(0.00, 0.00), predict=1, lable=0
sample  1: output=(0.00, -1.00), predict=0, lable=0
sample  2: output=(0.00, -1.00), predict=0, lable=0
sample  3: output=(0.00, 0.00), predict=1, lable=0
sample  4: output=(0.00, 0.00), predict=1, lable=0
sample  5: output=(0.00, 0.00), predict=1, lable=0
sample  6: output=(0.00, 0.00), predict=1, lable=0
sample  7: output=(0.00, 0.00), predict=1, lable=0
sample  8: output=(0.00, 0.00), predict=1, lable=0
sample  9: output=(0.00, 0.00), predict=1, lable=0
sample 10: output=(0.00, 0.00), predict=1, lable=0
sample 11: output=(0.00, 0.00), predict=1, lable=0
sample 12: output=(0.00, 0.00), predict=1, lable=0
sample 13: output=(0.00, 0.00), predict=1, lable=0
sample 14: output=(0.00, -1.00), predict=0, lable=0
sample 15: output=(0.00, 0.00), predict=1, lable=0
sample 16: output=(0.00, 0.00), predict=1, lable=0
sample 17: output=(0.00, 0.00), predict=1, lable=0
sample 18: output=(0.00, 0.00), predict=1, lable=0
sample 19: output=(0.00, 0.00), predict=1, lable=0
sample 20: output=(0.00, 0.00), predict=1, lable=0
sample 21: output=(0.00, 0.00), predict=1, lable=1
sample 22: output=(-13.00, 8.00), predict=1, lable=1
sample 23: output=(0.00, -1.00), predict=0, lable=1
sample 24: output=(-16.00, 8.00), predict=1, lable=1
sample 25: output=(0.00, 0.00), predict=1, lable=1
sample 26: output=(-16.00, 13.00), predict=1, lable=1
sample 27: output=(-12.00, 7.00), predict=1, lable=1
sample 28: output=(-7.00, 3.00), predict=1, lable=1
sample 29: output=(-19.00, 10.00), predict=1, lable=1
sample 30: output=(-4.00, 3.00), predict=1, lable=1
sample 31: output=(-23.00, 13.00), predict=1, lable=1
sample 32: output=(-8.00, 3.00), predict=1, lable=1
sample 33: output=(-16.00, 9.00), predict=1, lable=1
sample 34: output=(-1.00, 0.00), predict=1, lable=1
sample 35: output=(-11.00, 5.00), predict=1, lable=1
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1072.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:94]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:192]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:197]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1072.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1072.316 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 1072.316 ; gain = 0.000
run all
sample  0: output=(62.00, 12.00), predict=0, lable=0
sample  1: output=(86.00, -53.00), predict=0, lable=0
sample  2: output=(86.00, -53.00), predict=0, lable=0
sample  3: output=(62.00, 12.00), predict=0, lable=0
sample  4: output=(62.00, 12.00), predict=0, lable=0
sample  5: output=(62.00, 12.00), predict=0, lable=0
sample  6: output=(62.00, 12.00), predict=0, lable=0
sample  7: output=(62.00, 12.00), predict=0, lable=0
sample  8: output=(62.00, 12.00), predict=0, lable=0
sample  9: output=(62.00, 12.00), predict=0, lable=0
sample 10: output=(62.00, 12.00), predict=0, lable=0
sample 11: output=(62.00, 12.00), predict=0, lable=0
sample 12: output=(62.00, 12.00), predict=0, lable=0
sample 13: output=(62.00, 12.00), predict=0, lable=0
sample 14: output=(86.00, -53.00), predict=0, lable=0
sample 15: output=(62.00, 12.00), predict=0, lable=0
sample 16: output=(62.00, 12.00), predict=0, lable=0
sample 17: output=(62.00, 12.00), predict=0, lable=0
sample 18: output=(62.00, 12.00), predict=0, lable=0
sample 19: output=(62.00, 12.00), predict=0, lable=0
sample 20: output=(62.00, 12.00), predict=0, lable=0
sample 21: output=(62.00, 12.00), predict=0, lable=1
sample 22: output=(-3297.00, 2297.00), predict=1, lable=1
sample 23: output=(86.00, -53.00), predict=0, lable=1
sample 24: output=(-4069.00, 2240.00), predict=1, lable=1
sample 25: output=(62.00, 12.00), predict=0, lable=1
sample 26: output=(-3959.00, 3436.00), predict=1, lable=1
sample 27: output=(-3039.00, 1881.00), predict=1, lable=1
sample 28: output=(-1669.00, 973.00), predict=1, lable=1
sample 29: output=(-4786.00, 2626.00), predict=1, lable=1
sample 30: output=(-955.00, 825.00), predict=1, lable=1
sample 31: output=(-5777.00, 3486.00), predict=1, lable=1
sample 32: output=(-1879.00, 889.00), predict=1, lable=1
sample 33: output=(-4077.00, 2392.00), predict=1, lable=1
sample 34: output=(-87.00, 156.00), predict=1, lable=1
sample 35: output=(-2795.00, 1368.00), predict=1, lable=1
sample 36: output=(-3155.00, 1763.00), predict=1, lable=1
sample 37: output=(-3062.00, 2631.00), predict=1, lable=1
sample 38: output=(-4332.00, 2486.00), predict=1, lable=1
sample 39: output=(-3107.00, 2170.00), predict=1, lable=1
sample 40: output=(62.00, 12.00), predict=0, lable=1
sample 41: output=(62.00, 12.00), predict=0, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 37/42 = 88.10%
fc_out 最大绝对值: 5777, 所需位宽: 14  (加上符号位)
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" Line 210
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:04 . Memory (MB): peak = 1072.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.355 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_4bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:94]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:192]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_4bit/rtl/top.v:197]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1072.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1072.355 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1072.355 ; gain = 0.000
run all
sample  0: output=(0.00, 0.00), predict=1, lable=0
sample  1: output=(0.00, -1.00), predict=0, lable=0
sample  2: output=(0.00, -1.00), predict=0, lable=0
sample  3: output=(0.00, 0.00), predict=1, lable=0
sample  4: output=(0.00, 0.00), predict=1, lable=0
sample  5: output=(0.00, 0.00), predict=1, lable=0
sample  6: output=(0.00, 0.00), predict=1, lable=0
sample  7: output=(0.00, 0.00), predict=1, lable=0
sample  8: output=(0.00, 0.00), predict=1, lable=0
sample  9: output=(0.00, 0.00), predict=1, lable=0
sample 10: output=(0.00, 0.00), predict=1, lable=0
sample 11: output=(0.00, 0.00), predict=1, lable=0
sample 12: output=(0.00, 0.00), predict=1, lable=0
sample 13: output=(0.00, 0.00), predict=1, lable=0
sample 14: output=(0.00, -1.00), predict=0, lable=0
sample 15: output=(0.00, 0.00), predict=1, lable=0
sample 16: output=(0.00, 0.00), predict=1, lable=0
sample 17: output=(0.00, 0.00), predict=1, lable=0
sample 18: output=(0.00, 0.00), predict=1, lable=0
sample 19: output=(0.00, 0.00), predict=1, lable=0
sample 20: output=(0.00, 0.00), predict=1, lable=0
sample 21: output=(0.00, 0.00), predict=1, lable=1
sample 22: output=(-4.00, 2.00), predict=1, lable=1
sample 23: output=(0.00, -1.00), predict=0, lable=1
sample 24: output=(-4.00, 2.00), predict=1, lable=1
sample 25: output=(0.00, 0.00), predict=1, lable=1
sample 26: output=(-4.00, 3.00), predict=1, lable=1
sample 27: output=(-3.00, 1.00), predict=1, lable=1
sample 28: output=(-2.00, 0.00), predict=1, lable=1
sample 29: output=(-5.00, 2.00), predict=1, lable=1
sample 30: output=(-1.00, 0.00), predict=1, lable=1
sample 31: output=(-6.00, 3.00), predict=1, lable=1
sample 32: output=(-2.00, 0.00), predict=1, lable=1
sample 33: output=(-4.00, 2.00), predict=1, lable=1
sample 34: output=(-1.00, 0.00), predict=1, lable=1
sample 35: output=(-3.00, 1.00), predict=1, lable=1
sample 36: output=(-4.00, 1.00), predict=1, lable=1
sample 37: output=(-3.00, 2.00), predict=1, lable=1
sample 38: output=(-5.00, 2.00), predict=1, lable=1
sample 39: output=(-4.00, 2.00), predict=1, lable=1
sample 40: output=(0.00, 0.00), predict=1, lable=1
sample 41: output=(0.00, 0.00), predict=1, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 23/42 = 52.38%
fc_out 最大绝对值: 6, 所需位宽: 4  (加上符号位)
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" Line 210
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:03 . Memory (MB): peak = 1072.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  3 17:10:30 2025...
