module top_module (
    input wire a, 
    input wire b, 
    input wire c, 
    output wire out);//
    
    wire out1;

    andgate inst1 ( out1, a, b, c, 1'b1, 1'b1 );
    
    assign out = ~out1;

endmodule
