****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : bitdetector_1
Version: N-2017.12
Date   : Tue May 29 10:36:56 2018
****************************************


  Startpoint: i_sop (input port clocked by clk)
  Endpoint: state_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.8500     0.8500 f
  i_sop (in)                             0.0000     0.8500 f
  U27/QN (NAND3X0)                       0.1074     0.9574 r
  U28/Q (OA221X1)                        0.1587     1.1161 r
  U31/Q (OA221X1)                        0.2053     1.3214 r
  state_reg[0]/D (DFFX1)                 0.0359     1.3572 r
  data arrival time                                 1.3572

  clock clk (rise edge)                 20.0000    20.0000
  clock network delay (ideal)            0.0000    20.0000
  clock reconvergence pessimism          0.0000    20.0000
  clock uncertainty                     -0.4000    19.6000
  state_reg[0]/CLK (DFFX1)                         19.6000 r
  library setup time                    -0.1131    19.4869
  data required time                               19.4869
  ---------------------------------------------------------------
  data required time                               19.4869
  data arrival time                                -1.3572
  ---------------------------------------------------------------
  slack (MET)                                      18.1297


1
