<stg><name>AES_CTR_xcrypt_buffe</name>


<trans_list>

<trans id="419" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln482" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="86" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln482" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln483" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="87" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln483" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="88" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="90" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln579" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_begin:0  %buffer = alloca [16 x i8], align 16

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_begin:1  %x = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_begin:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_begin:3  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.0:0  %k_0_0 = phi i5 [ %add_ln568, %7 ], [ 0, %AES_CTR_xcrypt_buffer_label0_begin ]

]]></Node>
<StgValue><ssdm name="k_0_0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:1  %icmp_ln568 = icmp eq i5 %k_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln568"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:3  %add_ln568 = add i5 %k_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln568"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln568, label %Cipher.exit.0.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln568 = zext i5 %k_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln568"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_Iv_addr = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln568

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:3  %ctx_Iv_load = load i8* %ctx_Iv_addr, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
Cipher.exit.0.preheader:0  br label %Cipher.exit.0

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln568"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:3  %ctx_Iv_load = load i8* %ctx_Iv_addr, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer_addr = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 %zext_ln568

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:5  store i8 %ctx_Iv_load, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
Cipher.exit.0:0  %i_0_i = phi i3 [ %i, %conv_1dTostate_label0_end ], [ 0, %Cipher.exit.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
Cipher.exit.0:1  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="5">
<![CDATA[
Cipher.exit.0:2  %zext_ln474 = zext i5 %tmp_s to i6

]]></Node>
<StgValue><ssdm name="zext_ln474"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Cipher.exit.0:3  %icmp_ln474 = icmp eq i3 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln474"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Cipher.exit.0:4  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Cipher.exit.0:5  %i = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Cipher.exit.0:6  br i1 %icmp_ln474, label %conv_1dTostate.exit, label %conv_1dTostate_label0_begin

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv_1dTostate_label0_begin:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln474"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv_1dTostate_label0_begin:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="3">
<![CDATA[
conv_1dTostate_label0_begin:2  %trunc_ln476 = trunc i3 %i_0_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln476"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
conv_1dTostate_label0_begin:3  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln476, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
conv_1dTostate_label0_begin:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8">
<![CDATA[
conv_1dTostate.exit:0  call fastcc void @AddRoundKey(i5 0, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln426"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k_0_i = phi i3 [ 0, %conv_1dTostate_label0_begin ], [ %k, %3 ]

]]></Node>
<StgValue><ssdm name="k_0_i"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="3">
<![CDATA[
:1  %zext_ln475 = zext i3 %k_0_i to i4

]]></Node>
<StgValue><ssdm name="zext_ln475"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="3">
<![CDATA[
:2  %zext_ln476_1 = zext i3 %k_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln476_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln476_1 = add i6 %zext_ln474, %zext_ln476_1

]]></Node>
<StgValue><ssdm name="add_ln476_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln476_2 = zext i6 %add_ln476_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln476_2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %x_addr = getelementptr [16 x i8]* %x, i64 0, i64 %zext_ln476_2

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %icmp_ln475 = icmp eq i3 %k_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln475"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %k = add i3 %k_0_i, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln475, label %conv_1dTostate_label0_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %add_ln476 = add i4 %zext_ln475, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln476"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln476 = zext i4 %add_ln476 to i64

]]></Node>
<StgValue><ssdm name="zext_ln476"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer_addr_1 = getelementptr [16 x i8]* %buffer, i64 0, i64 %zext_ln476

]]></Node>
<StgValue><ssdm name="buffer_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
:4  %buffer_load = load i8* %buffer_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv_1dTostate_label0_end:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
conv_1dTostate_label0_end:1  br label %Cipher.exit.0

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln475"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
:4  %buffer_load = load i8* %buffer_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:5  store i8 %buffer_load, i8* %x_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln476"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="157" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8">
<![CDATA[
conv_1dTostate.exit:0  call fastcc void @AddRoundKey(i5 0, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln426"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="158" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:1  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="159" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:1  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="160" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:2  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="161" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:2  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="162" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:3  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="163" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:3  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="164" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:4  call fastcc void @AddRoundKey(i5 1, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="165" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:4  call fastcc void @AddRoundKey(i5 1, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="166" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:5  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:5  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="168" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:6  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:6  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="170" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:7  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="171" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:7  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="172" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:8  call fastcc void @AddRoundKey(i5 2, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="173" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:8  call fastcc void @AddRoundKey(i5 2, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="174" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:9  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="175" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:9  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:10  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="177" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:10  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:11  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="179" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:11  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="180" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:12  call fastcc void @AddRoundKey(i5 3, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="181" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:12  call fastcc void @AddRoundKey(i5 3, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="182" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:13  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="183" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:13  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="184" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:14  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="185" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:14  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="186" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:15  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="187" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:15  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="188" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:16  call fastcc void @AddRoundKey(i5 4, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="189" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:16  call fastcc void @AddRoundKey(i5 4, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="190" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:17  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="191" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:17  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="192" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:18  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="193" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:18  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="194" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:19  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="195" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:19  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="196" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:20  call fastcc void @AddRoundKey(i5 5, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="197" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:20  call fastcc void @AddRoundKey(i5 5, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="198" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:21  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="199" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:21  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="200" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:22  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="201" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:22  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="202" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:23  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="203" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:23  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="204" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:24  call fastcc void @AddRoundKey(i5 6, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="205" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:24  call fastcc void @AddRoundKey(i5 6, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="206" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:25  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="207" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:25  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="208" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:26  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="209" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:26  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="210" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:27  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="211" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:27  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="212" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:28  call fastcc void @AddRoundKey(i5 7, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="213" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:28  call fastcc void @AddRoundKey(i5 7, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="214" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:29  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="215" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:29  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="216" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:30  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="217" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:30  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="218" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:31  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="219" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:31  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="220" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:32  call fastcc void @AddRoundKey(i5 8, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="221" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:32  call fastcc void @AddRoundKey(i5 8, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="222" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:33  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="223" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:33  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="224" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:34  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="225" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:34  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="226" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:35  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="227" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:35  call fastcc void @MixColumns([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="228" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:36  call fastcc void @AddRoundKey(i5 9, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="229" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:36  call fastcc void @AddRoundKey(i5 9, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="230" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:37  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="231" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
conv_1dTostate.exit:37  call fastcc void @SubBytes([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln433"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="232" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:38  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="233" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
conv_1dTostate.exit:38  call fastcc void @ShiftRows([16 x i8]* %x)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="234" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:39  call fastcc void @AddRoundKey(i5 10, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln442"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="235" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
conv_1dTostate.exit:39  call fastcc void @AddRoundKey(i5 10, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)

]]></Node>
<StgValue><ssdm name="call_ln442"/></StgValue>
</operation>

<operation id="236" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
conv_1dTostate.exit:40  br label %4

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="237" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i1 = phi i3 [ 0, %conv_1dTostate.exit ], [ %i_3, %conv_stateTo1d_label2_end ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="238" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:1  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="239" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="5">
<![CDATA[
:2  %zext_ln482 = zext i5 %tmp_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln482"/></StgValue>
</operation>

<operation id="240" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln482 = icmp eq i3 %i_0_i1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln482"/></StgValue>
</operation>

<operation id="241" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="242" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %i_3 = add i3 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="243" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln482, label %conv_stateTo1d.exit.preheader, label %conv_stateTo1d_label2_begin

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="244" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln482" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv_stateTo1d_label2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln482"/></StgValue>
</operation>

<operation id="245" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln482" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv_stateTo1d_label2_begin:1  %tmp_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="246" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln482" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="3">
<![CDATA[
conv_stateTo1d_label2_begin:2  %trunc_ln484 = trunc i3 %i_0_i1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln484"/></StgValue>
</operation>

<operation id="247" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln482" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
conv_stateTo1d_label2_begin:3  %shl_ln2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln484, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="248" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln482" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
conv_stateTo1d_label2_begin:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln483"/></StgValue>
</operation>

<operation id="249" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln482" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
conv_stateTo1d.exit.preheader:0  br label %conv_stateTo1d.exit

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="250" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k_0_i3 = phi i3 [ 0, %conv_stateTo1d_label2_begin ], [ %k_2, %6 ]

]]></Node>
<StgValue><ssdm name="k_0_i3"/></StgValue>
</operation>

<operation id="251" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="3">
<![CDATA[
:1  %zext_ln483 = zext i3 %k_0_i3 to i4

]]></Node>
<StgValue><ssdm name="zext_ln483"/></StgValue>
</operation>

<operation id="252" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="3">
<![CDATA[
:2  %zext_ln484_1 = zext i3 %k_0_i3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln484_1"/></StgValue>
</operation>

<operation id="253" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln484_1 = add i6 %zext_ln482, %zext_ln484_1

]]></Node>
<StgValue><ssdm name="add_ln484_1"/></StgValue>
</operation>

<operation id="254" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln484_2 = zext i6 %add_ln484_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln484_2"/></StgValue>
</operation>

<operation id="255" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %x_addr_1 = getelementptr [16 x i8]* %x, i64 0, i64 %zext_ln484_2

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %icmp_ln483 = icmp eq i3 %k_0_i3, -4

]]></Node>
<StgValue><ssdm name="icmp_ln483"/></StgValue>
</operation>

<operation id="257" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="258" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %k_2 = add i3 %k_0_i3, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="259" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln483, label %conv_stateTo1d_label2_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln483"/></StgValue>
</operation>

<operation id="260" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="4">
<![CDATA[
:1  %x_load = load i8* %x_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="261" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %add_ln484 = add i4 %zext_ln483, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln484"/></StgValue>
</operation>

<operation id="262" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv_stateTo1d_label2_end:0  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str2, i32 %tmp_i2)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="263" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
conv_stateTo1d_label2_end:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="264" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln483"/></StgValue>
</operation>

<operation id="265" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="4">
<![CDATA[
:1  %x_load = load i8* %x_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="266" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln484 = zext i4 %add_ln484 to i64

]]></Node>
<StgValue><ssdm name="zext_ln484"/></StgValue>
</operation>

<operation id="267" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer_addr_2 = getelementptr [16 x i8]* %buffer, i64 0, i64 %zext_ln484

]]></Node>
<StgValue><ssdm name="buffer_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:5  store i8 %x_load, i8* %buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln484"/></StgValue>
</operation>

<operation id="269" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln483"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="270" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
conv_stateTo1d.exit:0  %bi_1_0 = phi i5 [ %add_ln577, %8 ], [ 15, %conv_stateTo1d.exit.preheader ]

]]></Node>
<StgValue><ssdm name="bi_1_0"/></StgValue>
</operation>

<operation id="271" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
conv_stateTo1d.exit:1  %sext_ln577 = sext i5 %bi_1_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln577"/></StgValue>
</operation>

<operation id="272" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
conv_stateTo1d.exit:2  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %bi_1_0, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="273" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv_stateTo1d.exit:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="274" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit:4  br i1 %tmp_5, label %AES_CTR_xcrypt_buffer_label0_end.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="275" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln579 = zext i32 %sext_ln577 to i64

]]></Node>
<StgValue><ssdm name="zext_ln579"/></StgValue>
</operation>

<operation id="276" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_Iv_addr_1 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln579

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_1"/></StgValue>
</operation>

<operation id="277" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="4">
<![CDATA[
:3  %ctx_Iv_load_1 = load i8* %ctx_Iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_1"/></StgValue>
</operation>

<operation id="278" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end.loopexit:0  br label %AES_CTR_xcrypt_buffer_label0_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="279" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln577"/></StgValue>
</operation>

<operation id="280" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="4">
<![CDATA[
:3  %ctx_Iv_load_1 = load i8* %ctx_Iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_1"/></StgValue>
</operation>

<operation id="281" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln579 = icmp eq i8 %ctx_Iv_load_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln579"/></StgValue>
</operation>

<operation id="282" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln579, label %8, label %0

]]></Node>
<StgValue><ssdm name="br_ln579"/></StgValue>
</operation>

<operation id="283" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:0  store i8 0, i8* %ctx_Iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln580"/></StgValue>
</operation>

<operation id="284" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln577 = add i5 %bi_1_0, -1

]]></Node>
<StgValue><ssdm name="add_ln577"/></StgValue>
</operation>

<operation id="285" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %conv_stateTo1d.exit

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="286" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln579" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln583 = add i8 %ctx_Iv_load_1, 1

]]></Node>
<StgValue><ssdm name="add_ln583"/></StgValue>
</operation>

<operation id="287" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln579" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:1  store i8 %add_ln583, i8* %ctx_Iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="288" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln579" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %AES_CTR_xcrypt_buffer_label0_end

]]></Node>
<StgValue><ssdm name="br_ln584"/></StgValue>
</operation>

<operation id="289" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:0  %buf_addr = getelementptr [16 x i8]* %buf_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="290" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:1  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="291" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:7  %buf_addr_1 = getelementptr [16 x i8]* %buf_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:8  %buf_load_1 = load i8* %buf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="293" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:1  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="294" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:8  %buf_load_1 = load i8* %buf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>

<operation id="295" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:13  %buf_addr_2 = getelementptr [16 x i8]* %buf_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buf_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:14  %buf_load_2 = load i8* %buf_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="297" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:19  %buf_addr_3 = getelementptr [16 x i8]* %buf_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buf_addr_3"/></StgValue>
</operation>

<operation id="298" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:20  %buf_load_3 = load i8* %buf_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="299" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:14  %buf_load_2 = load i8* %buf_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="300" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:20  %buf_load_3 = load i8* %buf_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>

<operation id="301" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:25  %buf_addr_4 = getelementptr [16 x i8]* %buf_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="buf_addr_4"/></StgValue>
</operation>

<operation id="302" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:26  %buf_load_4 = load i8* %buf_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>

<operation id="303" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:31  %buf_addr_5 = getelementptr [16 x i8]* %buf_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buf_addr_5"/></StgValue>
</operation>

<operation id="304" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:32  %buf_load_5 = load i8* %buf_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="305" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:26  %buf_load_4 = load i8* %buf_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>

<operation id="306" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:32  %buf_load_5 = load i8* %buf_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>

<operation id="307" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:37  %buf_addr_6 = getelementptr [16 x i8]* %buf_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buf_addr_6"/></StgValue>
</operation>

<operation id="308" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:38  %buf_load_6 = load i8* %buf_addr_6, align 1

]]></Node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="309" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:43  %buf_addr_7 = getelementptr [16 x i8]* %buf_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buf_addr_7"/></StgValue>
</operation>

<operation id="310" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:44  %buf_load_7 = load i8* %buf_addr_7, align 1

]]></Node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="311" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:38  %buf_load_6 = load i8* %buf_addr_6, align 1

]]></Node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="312" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:44  %buf_load_7 = load i8* %buf_addr_7, align 1

]]></Node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>

<operation id="313" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:49  %buf_addr_8 = getelementptr [16 x i8]* %buf_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="buf_addr_8"/></StgValue>
</operation>

<operation id="314" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:50  %buf_load_8 = load i8* %buf_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buf_load_8"/></StgValue>
</operation>

<operation id="315" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:55  %buf_addr_9 = getelementptr [16 x i8]* %buf_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buf_addr_9"/></StgValue>
</operation>

<operation id="316" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:56  %buf_load_9 = load i8* %buf_addr_9, align 1

]]></Node>
<StgValue><ssdm name="buf_load_9"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="317" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:50  %buf_load_8 = load i8* %buf_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buf_load_8"/></StgValue>
</operation>

<operation id="318" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:56  %buf_load_9 = load i8* %buf_addr_9, align 1

]]></Node>
<StgValue><ssdm name="buf_load_9"/></StgValue>
</operation>

<operation id="319" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:61  %buf_addr_10 = getelementptr [16 x i8]* %buf_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buf_addr_10"/></StgValue>
</operation>

<operation id="320" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:62  %buf_load_10 = load i8* %buf_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buf_load_10"/></StgValue>
</operation>

<operation id="321" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:67  %buf_addr_11 = getelementptr [16 x i8]* %buf_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buf_addr_11"/></StgValue>
</operation>

<operation id="322" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:68  %buf_load_11 = load i8* %buf_addr_11, align 1

]]></Node>
<StgValue><ssdm name="buf_load_11"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="323" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:62  %buf_load_10 = load i8* %buf_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buf_load_10"/></StgValue>
</operation>

<operation id="324" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:68  %buf_load_11 = load i8* %buf_addr_11, align 1

]]></Node>
<StgValue><ssdm name="buf_load_11"/></StgValue>
</operation>

<operation id="325" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:73  %buf_addr_12 = getelementptr [16 x i8]* %buf_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="buf_addr_12"/></StgValue>
</operation>

<operation id="326" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:74  %buf_load_12 = load i8* %buf_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buf_load_12"/></StgValue>
</operation>

<operation id="327" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:79  %buf_addr_13 = getelementptr [16 x i8]* %buf_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buf_addr_13"/></StgValue>
</operation>

<operation id="328" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:80  %buf_load_13 = load i8* %buf_addr_13, align 1

]]></Node>
<StgValue><ssdm name="buf_load_13"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="329" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:2  %buffer_addr_3 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buffer_addr_3"/></StgValue>
</operation>

<operation id="330" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:3  %buffer_load_1 = load i8* %buffer_addr_3, align 16

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="331" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:9  %buffer_addr_4 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buffer_addr_4"/></StgValue>
</operation>

<operation id="332" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:10  %buffer_load_2 = load i8* %buffer_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_2"/></StgValue>
</operation>

<operation id="333" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:74  %buf_load_12 = load i8* %buf_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buf_load_12"/></StgValue>
</operation>

<operation id="334" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:80  %buf_load_13 = load i8* %buf_addr_13, align 1

]]></Node>
<StgValue><ssdm name="buf_load_13"/></StgValue>
</operation>

<operation id="335" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:85  %buf_addr_14 = getelementptr [16 x i8]* %buf_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buf_addr_14"/></StgValue>
</operation>

<operation id="336" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:86  %buf_load_14 = load i8* %buf_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buf_load_14"/></StgValue>
</operation>

<operation id="337" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:91  %buf_addr_15 = getelementptr [16 x i8]* %buf_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buf_addr_15"/></StgValue>
</operation>

<operation id="338" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:92  %buf_load_15 = load i8* %buf_addr_15, align 1

]]></Node>
<StgValue><ssdm name="buf_load_15"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="339" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:3  %buffer_load_1 = load i8* %buffer_addr_3, align 16

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="340" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:4  %xor_ln589 = xor i8 %buffer_load_1, %buf_load

]]></Node>
<StgValue><ssdm name="xor_ln589"/></StgValue>
</operation>

<operation id="341" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:5  store i8 %xor_ln589, i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="342" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:10  %buffer_load_2 = load i8* %buffer_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_2"/></StgValue>
</operation>

<operation id="343" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:11  %xor_ln589_1 = xor i8 %buffer_load_2, %buf_load_1

]]></Node>
<StgValue><ssdm name="xor_ln589_1"/></StgValue>
</operation>

<operation id="344" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:12  store i8 %xor_ln589_1, i8* %buf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="345" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:15  %buffer_addr_5 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buffer_addr_5"/></StgValue>
</operation>

<operation id="346" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:16  %buffer_load_3 = load i8* %buffer_addr_5, align 2

]]></Node>
<StgValue><ssdm name="buffer_load_3"/></StgValue>
</operation>

<operation id="347" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:21  %buffer_addr_6 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buffer_addr_6"/></StgValue>
</operation>

<operation id="348" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:22  %buffer_load_4 = load i8* %buffer_addr_6, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_4"/></StgValue>
</operation>

<operation id="349" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:86  %buf_load_14 = load i8* %buf_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buf_load_14"/></StgValue>
</operation>

<operation id="350" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:92  %buf_load_15 = load i8* %buf_addr_15, align 1

]]></Node>
<StgValue><ssdm name="buf_load_15"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="351" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:16  %buffer_load_3 = load i8* %buffer_addr_5, align 2

]]></Node>
<StgValue><ssdm name="buffer_load_3"/></StgValue>
</operation>

<operation id="352" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:17  %xor_ln589_2 = xor i8 %buffer_load_3, %buf_load_2

]]></Node>
<StgValue><ssdm name="xor_ln589_2"/></StgValue>
</operation>

<operation id="353" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:18  store i8 %xor_ln589_2, i8* %buf_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="354" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:22  %buffer_load_4 = load i8* %buffer_addr_6, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_4"/></StgValue>
</operation>

<operation id="355" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:23  %xor_ln589_3 = xor i8 %buffer_load_4, %buf_load_3

]]></Node>
<StgValue><ssdm name="xor_ln589_3"/></StgValue>
</operation>

<operation id="356" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:24  store i8 %xor_ln589_3, i8* %buf_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="357" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:27  %buffer_addr_7 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="buffer_addr_7"/></StgValue>
</operation>

<operation id="358" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:28  %buffer_load_5 = load i8* %buffer_addr_7, align 4

]]></Node>
<StgValue><ssdm name="buffer_load_5"/></StgValue>
</operation>

<operation id="359" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:33  %buffer_addr_8 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buffer_addr_8"/></StgValue>
</operation>

<operation id="360" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:34  %buffer_load_6 = load i8* %buffer_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_6"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="361" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:28  %buffer_load_5 = load i8* %buffer_addr_7, align 4

]]></Node>
<StgValue><ssdm name="buffer_load_5"/></StgValue>
</operation>

<operation id="362" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:29  %xor_ln589_4 = xor i8 %buffer_load_5, %buf_load_4

]]></Node>
<StgValue><ssdm name="xor_ln589_4"/></StgValue>
</operation>

<operation id="363" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:30  store i8 %xor_ln589_4, i8* %buf_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="364" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:34  %buffer_load_6 = load i8* %buffer_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_6"/></StgValue>
</operation>

<operation id="365" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:35  %xor_ln589_5 = xor i8 %buffer_load_6, %buf_load_5

]]></Node>
<StgValue><ssdm name="xor_ln589_5"/></StgValue>
</operation>

<operation id="366" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:36  store i8 %xor_ln589_5, i8* %buf_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="367" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:39  %buffer_addr_9 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buffer_addr_9"/></StgValue>
</operation>

<operation id="368" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:40  %buffer_load_7 = load i8* %buffer_addr_9, align 2

]]></Node>
<StgValue><ssdm name="buffer_load_7"/></StgValue>
</operation>

<operation id="369" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:45  %buffer_addr_10 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buffer_addr_10"/></StgValue>
</operation>

<operation id="370" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:46  %buffer_load_8 = load i8* %buffer_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_8"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="371" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:40  %buffer_load_7 = load i8* %buffer_addr_9, align 2

]]></Node>
<StgValue><ssdm name="buffer_load_7"/></StgValue>
</operation>

<operation id="372" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:41  %xor_ln589_6 = xor i8 %buffer_load_7, %buf_load_6

]]></Node>
<StgValue><ssdm name="xor_ln589_6"/></StgValue>
</operation>

<operation id="373" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:42  store i8 %xor_ln589_6, i8* %buf_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="374" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:46  %buffer_load_8 = load i8* %buffer_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_8"/></StgValue>
</operation>

<operation id="375" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:47  %xor_ln589_7 = xor i8 %buffer_load_8, %buf_load_7

]]></Node>
<StgValue><ssdm name="xor_ln589_7"/></StgValue>
</operation>

<operation id="376" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:48  store i8 %xor_ln589_7, i8* %buf_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="377" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:51  %buffer_addr_11 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="buffer_addr_11"/></StgValue>
</operation>

<operation id="378" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:52  %buffer_load_9 = load i8* %buffer_addr_11, align 8

]]></Node>
<StgValue><ssdm name="buffer_load_9"/></StgValue>
</operation>

<operation id="379" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:57  %buffer_addr_12 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buffer_addr_12"/></StgValue>
</operation>

<operation id="380" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:58  %buffer_load_10 = load i8* %buffer_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_10"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="381" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:52  %buffer_load_9 = load i8* %buffer_addr_11, align 8

]]></Node>
<StgValue><ssdm name="buffer_load_9"/></StgValue>
</operation>

<operation id="382" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:53  %xor_ln589_8 = xor i8 %buffer_load_9, %buf_load_8

]]></Node>
<StgValue><ssdm name="xor_ln589_8"/></StgValue>
</operation>

<operation id="383" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:54  store i8 %xor_ln589_8, i8* %buf_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="384" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:58  %buffer_load_10 = load i8* %buffer_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_10"/></StgValue>
</operation>

<operation id="385" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:59  %xor_ln589_9 = xor i8 %buffer_load_10, %buf_load_9

]]></Node>
<StgValue><ssdm name="xor_ln589_9"/></StgValue>
</operation>

<operation id="386" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:60  store i8 %xor_ln589_9, i8* %buf_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="387" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:63  %buffer_addr_13 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buffer_addr_13"/></StgValue>
</operation>

<operation id="388" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:64  %buffer_load_11 = load i8* %buffer_addr_13, align 2

]]></Node>
<StgValue><ssdm name="buffer_load_11"/></StgValue>
</operation>

<operation id="389" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:69  %buffer_addr_14 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buffer_addr_14"/></StgValue>
</operation>

<operation id="390" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:70  %buffer_load_12 = load i8* %buffer_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_12"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="391" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:64  %buffer_load_11 = load i8* %buffer_addr_13, align 2

]]></Node>
<StgValue><ssdm name="buffer_load_11"/></StgValue>
</operation>

<operation id="392" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:65  %xor_ln589_10 = xor i8 %buffer_load_11, %buf_load_10

]]></Node>
<StgValue><ssdm name="xor_ln589_10"/></StgValue>
</operation>

<operation id="393" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:66  store i8 %xor_ln589_10, i8* %buf_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="394" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:70  %buffer_load_12 = load i8* %buffer_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_12"/></StgValue>
</operation>

<operation id="395" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:71  %xor_ln589_11 = xor i8 %buffer_load_12, %buf_load_11

]]></Node>
<StgValue><ssdm name="xor_ln589_11"/></StgValue>
</operation>

<operation id="396" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:72  store i8 %xor_ln589_11, i8* %buf_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="397" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:75  %buffer_addr_15 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="buffer_addr_15"/></StgValue>
</operation>

<operation id="398" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:76  %buffer_load_13 = load i8* %buffer_addr_15, align 4

]]></Node>
<StgValue><ssdm name="buffer_load_13"/></StgValue>
</operation>

<operation id="399" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:81  %buffer_addr_16 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buffer_addr_16"/></StgValue>
</operation>

<operation id="400" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:82  %buffer_load_14 = load i8* %buffer_addr_16, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_14"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="401" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:76  %buffer_load_13 = load i8* %buffer_addr_15, align 4

]]></Node>
<StgValue><ssdm name="buffer_load_13"/></StgValue>
</operation>

<operation id="402" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:77  %xor_ln589_12 = xor i8 %buffer_load_13, %buf_load_12

]]></Node>
<StgValue><ssdm name="xor_ln589_12"/></StgValue>
</operation>

<operation id="403" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:78  store i8 %xor_ln589_12, i8* %buf_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="404" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:82  %buffer_load_14 = load i8* %buffer_addr_16, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_14"/></StgValue>
</operation>

<operation id="405" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:83  %xor_ln589_13 = xor i8 %buffer_load_14, %buf_load_13

]]></Node>
<StgValue><ssdm name="xor_ln589_13"/></StgValue>
</operation>

<operation id="406" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:84  store i8 %xor_ln589_13, i8* %buf_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="407" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:87  %buffer_addr_17 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buffer_addr_17"/></StgValue>
</operation>

<operation id="408" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:88  %buffer_load_15 = load i8* %buffer_addr_17, align 2

]]></Node>
<StgValue><ssdm name="buffer_load_15"/></StgValue>
</operation>

<operation id="409" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:93  %buffer_addr_18 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buffer_addr_18"/></StgValue>
</operation>

<operation id="410" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:94  %buffer_load_16 = load i8* %buffer_addr_18, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_16"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="411" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="412" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:88  %buffer_load_15 = load i8* %buffer_addr_17, align 2

]]></Node>
<StgValue><ssdm name="buffer_load_15"/></StgValue>
</operation>

<operation id="413" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:89  %xor_ln589_14 = xor i8 %buffer_load_15, %buf_load_14

]]></Node>
<StgValue><ssdm name="xor_ln589_14"/></StgValue>
</operation>

<operation id="414" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:90  store i8 %xor_ln589_14, i8* %buf_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="415" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:94  %buffer_load_16 = load i8* %buffer_addr_18, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_16"/></StgValue>
</operation>

<operation id="416" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:95  %xor_ln589_15 = xor i8 %buffer_load_16, %buf_load_15

]]></Node>
<StgValue><ssdm name="xor_ln589_15"/></StgValue>
</operation>

<operation id="417" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:96  store i8 %xor_ln589_15, i8* %buf_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="418" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label0_end:97  ret void

]]></Node>
<StgValue><ssdm name="ret_ln591"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
