

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#define FLASH_BASEADDR 0x08000000U // main memory base address  // U means unsigned integer
#define SRAM1_BASEADDR 0x20000000U // ram base address
#define SRAM2_BASEADDR 0x20001C00U // ram2 base address (follows ram1 in memory
#define ROM_BASEADDR   0x1FFF0000U // system memory base address
#define SRAM		   SRAM1_BASEADDR

/* AHBx and APBx bus peripheral base addresses*/

#define PERIPH_BASE 		0x4000000U
#define APB1PERIPH_BASEADDR PERIPH_BASE
#define APB2PERIPH_BASEADDR 0x40010000U
#define AHB1PERIPH_BASEADDR 0x40020000U
#define AHB2PERIPH_BASEADDR 0x50000000U

/*
 * base addresses of peripherals wich are hanging on AHB1
 * */
#define GPIOA_BASEADDR (AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR (AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR (AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR (AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR (AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR (AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR (AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR (AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR (AHB1PERIPH_BASEADDR + 0x2000)

/*
 * base addresses of peripherals wich are hanging on APB1
 * */

#define I2C1_BASEADDR 	(APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR 	(APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR 	(APB1PERIPH_BASEADDR + 0x5C00)

#define SPI2_BASEADDR		(APB1PERIPH_BASEADDR + 0x3800)
#define SPI3_BASEADDR		(APB1PERIPH_BASEADDR + 0x3C00)

#define USART2_BASEADDR	    (APB1PERIPH_BASEADDR + 0x4400)
#define USART3_BASEADDR	    (APB1PERIPH_BASEADDR + 0x4800)
#define UART4_BASEADDR	    (APB1PERIPH_BASEADDR + 0x4C00)
#define UART5_BASEADDR	    (APB1PERIPH_BASEADDR + 0x5000)

/*
 * base addresses of peripherals wich are hanging on APB2
 * */

#define EXTI_BASEADDR 	 (APB2PERIPH_BASEADDR + 0x3c00)
#define SPI1_BASEADDR	 (APB2PERIPH_BASEADDR + 0x3000)
#define SYSCFG_BASEADDR	 (APB2PERIPH_BASEADDR + 0x3800)
#define USART1_BASEADDR	 (APB2PERIPH_BASEADDR + 0x1000)
#define USART6_BASEADDR	 (APB2PERIPH_BASEADDR + 0x1400)

/*******************************peripheral register difinition structures ***************************/
typedef struct{
	uint32_t MODER;			//GPIO port mode register
	uint32_t OTYPER;		//GPIO port output type register
	uint32_t OSPEEDR;		//GPIO port output speed register
	uint32_t PUPDR;			//GPIO port pull-up/pull-down register
	uint32_t IDR;			//GPIO port input data register
	uint32_t ODR;			//GPIO port output data register
	uint32_t BSRR;			//GPIO port bit set/reset register
	uint32_t LCKR;			//GPIO port configuration lock register
	uint32_t AFR[2];		//GPIO alternate function low register

}GPIO_RegDef_t;

#endif /* INC_STM32F407XX_H_ */
