// Seed: 2124161694
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    output wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wor id_7
);
  logic [1 : -1] id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd82,
    parameter id_2 = 32'd35,
    parameter id_6 = 32'd32
) (
    input wand id_0,
    input supply1 _id_1,
    output tri1 _id_2,
    input tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    input tri _id_6
);
  logic id_8[id_2  ==  1 'b0 : -1] = id_8, id_9, id_10;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_0,
      id_5,
      id_4,
      id_5,
      id_0,
      id_0
  );
  wire [id_6 : id_1] id_11;
endmodule
