$date
	Fri Mar 11 15:12:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! Q [2:0] $end
$var reg 1 " CLEAR $end
$var reg 1 # CLK $end
$scope module Instance $end
$var wire 1 " CLEAR $end
$var wire 1 # CLK $end
$var reg 3 $ Q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
1"
b0 !
$end
#1
1#
#2
0#
#3
1#
#4
b111 !
b111 $
0"
0#
#5
b11 !
b11 $
1#
#6
0#
#7
b1 !
b1 $
1#
#8
0#
#9
b111 !
b111 $
1#
#10
0#
#11
b11 !
b11 $
1#
#12
0#
#13
b1 !
b1 $
1#
#14
0#
#15
b111 !
b111 $
1#
#16
0#
#17
b11 !
b11 $
1#
#18
0#
#19
