============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Feb 24 2025  09:41:49 pm
  Module:                 mixColumns_InvmixColumns
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:mixColumns_InvmixColumns/grp_2
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:mixColumns_InvmixColumns/A[0]
port:mixColumns_InvmixColumns/A[1]
port:mixColumns_InvmixColumns/A[2]
port:mixColumns_InvmixColumns/A[3]
port:mixColumns_InvmixColumns/A[4]
port:mixColumns_InvmixColumns/A[5]
port:mixColumns_InvmixColumns/A[6]
port:mixColumns_InvmixColumns/A[7]
port:mixColumns_InvmixColumns/B[0]
port:mixColumns_InvmixColumns/B[1]
port:mixColumns_InvmixColumns/B[2]
port:mixColumns_InvmixColumns/B[3]
port:mixColumns_InvmixColumns/B[4]
port:mixColumns_InvmixColumns/B[5]
port:mixColumns_InvmixColumns/B[6]
port:mixColumns_InvmixColumns/B[7]
port:mixColumns_InvmixColumns/C[0]
port:mixColumns_InvmixColumns/C[1]
port:mixColumns_InvmixColumns/C[2]
port:mixColumns_InvmixColumns/C[3]
port:mixColumns_InvmixColumns/C[4]
port:mixColumns_InvmixColumns/C[5]
port:mixColumns_InvmixColumns/C[6]
port:mixColumns_InvmixColumns/C[7]
port:mixColumns_InvmixColumns/D[0]
port:mixColumns_InvmixColumns/D[1]
port:mixColumns_InvmixColumns/D[2]
port:mixColumns_InvmixColumns/D[3]
port:mixColumns_InvmixColumns/D[4]
port:mixColumns_InvmixColumns/D[5]
port:mixColumns_InvmixColumns/D[6]
port:mixColumns_InvmixColumns/D[7]
port:mixColumns_InvmixColumns/control
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:mixColumns_InvmixColumns/P[0]
port:mixColumns_InvmixColumns/P[1]
port:mixColumns_InvmixColumns/P[2]
port:mixColumns_InvmixColumns/P[3]
port:mixColumns_InvmixColumns/P[4]
port:mixColumns_InvmixColumns/P[5]
port:mixColumns_InvmixColumns/P[6]
port:mixColumns_InvmixColumns/P[7]
port:mixColumns_InvmixColumns/Q[0]
port:mixColumns_InvmixColumns/Q[1]
port:mixColumns_InvmixColumns/Q[2]
port:mixColumns_InvmixColumns/Q[3]
port:mixColumns_InvmixColumns/Q[4]
port:mixColumns_InvmixColumns/Q[5]
port:mixColumns_InvmixColumns/Q[6]
port:mixColumns_InvmixColumns/Q[7]
port:mixColumns_InvmixColumns/R[0]
port:mixColumns_InvmixColumns/R[1]
port:mixColumns_InvmixColumns/R[2]
port:mixColumns_InvmixColumns/R[3]
port:mixColumns_InvmixColumns/R[4]
port:mixColumns_InvmixColumns/R[5]
port:mixColumns_InvmixColumns/R[6]
port:mixColumns_InvmixColumns/R[7]
port:mixColumns_InvmixColumns/S[0]
port:mixColumns_InvmixColumns/S[1]
port:mixColumns_InvmixColumns/S[2]
port:mixColumns_InvmixColumns/S[3]
port:mixColumns_InvmixColumns/S[4]
port:mixColumns_InvmixColumns/S[5]
port:mixColumns_InvmixColumns/S[6]
port:mixColumns_InvmixColumns/S[7]
-------------------------------------------------------------------------------


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          33
 Outputs without clocked external delays                         32
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         66

