v 4
file . "full_adder_tb.vhdl" "04ad98d1e5b063b245e6f1e04f6edd1602cb392b" "20241228092812.777":
  entity full_adder_tb at 1( 0) + 0 on 13;
  architecture behavioral of full_adder_tb at 7( 94) + 0 on 14;
file . "full_adder.vhdl" "cdfa6d981e05c8c1b32c0054997bdf29bcd92de1" "20241228092812.735":
  entity full_adder at 1( 0) + 0 on 11;
  architecture behavioral of full_adder at 14( 263) + 0 on 12;
