{"vcs1":{"timestamp_begin":1680371632.044639466, "rt":0.87, "ut":0.19, "st":0.15}}
{"vcselab":{"timestamp_begin":1680371632.948323539, "rt":1.67, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680371634.638678099, "rt":0.96, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680371631.767306235}
{"VCS_COMP_START_TIME": 1680371631.767306235}
{"VCS_COMP_END_TIME": 1680371636.819123174}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339720}}
{"stitch_vcselab": {"peak_mem": 239012}}
