(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2016-12-15T03:31:18Z")
 (DESIGN "Basic_Setup")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Basic_Setup")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_0.main_0 (2.603:2.603:2.603))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_1.main_0 (2.613:2.613:2.613))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_2.main_0 (2.613:2.613:2.613))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_3.main_0 (2.613:2.613:2.613))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_4.main_0 (2.603:2.603:2.603))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_5.main_0 (2.603:2.603:2.603))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_6.main_0 (2.613:2.613:2.613))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_7.main_0 (2.603:2.603:2.603))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_is_active.main_4 (3.120:3.120:3.120))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_0.main_3 (2.978:2.978:2.978))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_1.main_3 (3.116:3.116:3.116))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_2.main_3 (3.116:3.116:3.116))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_3.main_3 (3.116:3.116:3.116))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_4.main_3 (2.978:2.978:2.978))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_5.main_3 (2.978:2.978:2.978))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_6.main_3 (3.116:3.116:3.116))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_7.main_3 (2.978:2.978:2.978))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_is_active.main_2 (3.971:3.971:3.971))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_0.main_2 (4.523:4.523:4.523))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_1.main_2 (3.578:3.578:3.578))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_2.main_2 (3.578:3.578:3.578))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_3.main_2 (3.578:3.578:3.578))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_4.main_2 (4.523:4.523:4.523))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_5.main_2 (4.523:4.523:4.523))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_6.main_2 (3.578:3.578:3.578))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_7.main_2 (4.523:4.523:4.523))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_is_active.main_0 (3.101:3.101:3.101))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_0.main_1 (2.945:2.945:2.945))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_1.main_1 (3.099:3.099:3.099))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_2.main_1 (3.099:3.099:3.099))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_3.main_1 (3.099:3.099:3.099))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_4.main_1 (2.945:2.945:2.945))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_5.main_1 (2.945:2.945:2.945))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_6.main_1 (3.099:3.099:3.099))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_7.main_1 (2.945:2.945:2.945))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_0.q AIO_0\(0\).pin_input (6.406:6.406:6.406))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_1.q AIO_1\(0\).pin_input (6.395:6.395:6.395))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_2.q AIO_2\(0\).pin_input (6.407:6.407:6.407))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_3.q AIO_3\(0\).pin_input (6.305:6.305:6.305))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_4.q AIO_4\(0\).pin_input (6.411:6.411:6.411))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_5.q AIO_5\(0\).pin_input (5.579:5.579:5.579))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_6.q AIO_6\(0\).pin_input (6.296:6.296:6.296))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_7.q AIO_7\(0\).pin_input (5.733:5.733:5.733))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_0.main_0 (2.887:2.887:2.887))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_1.main_0 (2.915:2.915:2.915))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_2.main_0 (2.915:2.915:2.915))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_3.main_0 (2.887:2.887:2.887))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_4.main_0 (2.915:2.915:2.915))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_5.main_0 (2.915:2.915:2.915))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_6.main_0 (2.887:2.887:2.887))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_7.main_0 (2.887:2.887:2.887))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_is_active.main_4 (2.297:2.297:2.297))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_0.main_3 (3.196:3.196:3.196))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_1.main_3 (3.219:3.219:3.219))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_2.main_3 (3.219:3.219:3.219))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_3.main_3 (3.196:3.196:3.196))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_4.main_3 (3.219:3.219:3.219))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_5.main_3 (3.219:3.219:3.219))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_6.main_3 (3.196:3.196:3.196))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_7.main_3 (3.196:3.196:3.196))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_is_active.main_2 (3.205:3.205:3.205))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_0.main_2 (2.290:2.290:2.290))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_1.main_2 (4.137:4.137:4.137))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_2.main_2 (4.137:4.137:4.137))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_3.main_2 (2.290:2.290:2.290))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_4.main_2 (4.137:4.137:4.137))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_5.main_2 (4.137:4.137:4.137))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_6.main_2 (2.290:2.290:2.290))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_7.main_2 (2.290:2.290:2.290))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_is_active.main_0 (3.233:3.233:3.233))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_0.main_1 (4.541:4.541:4.541))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_1.main_1 (3.855:3.855:3.855))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_2.main_1 (3.855:3.855:3.855))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_3.main_1 (4.541:4.541:4.541))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_4.main_1 (3.855:3.855:3.855))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_5.main_1 (3.855:3.855:3.855))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_6.main_1 (4.541:4.541:4.541))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_7.main_1 (4.541:4.541:4.541))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_0.q AIO_8\(0\).pin_input (6.297:6.297:6.297))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_1.q AIO_9\(0\).pin_input (5.997:5.997:5.997))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_2.q AIO_10\(0\).pin_input (6.622:6.622:6.622))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_3.q AIO_11\(0\).pin_input (6.376:6.376:6.376))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_4.q AIO_12\(0\).pin_input (6.646:6.646:6.646))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_5.q AIO_13\(0\).pin_input (6.618:6.618:6.618))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_6.q AIO_14\(0\).pin_input (6.595:6.595:6.595))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_7.q AIO_15\(0\).pin_input (6.600:6.600:6.600))
    (INTERCONNECT BUZZER\(0\).pad_out BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\).pad_out CAN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_1_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_2_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_3_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb UART_LINUX_0_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAN_1\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_1\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_2\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_2\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\).pad_out LED_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_BUS_0.q LED_BUS_0.main_0 (5.169:5.169:5.169))
    (INTERCONNECT LED_BUS_0.q LED_BUS_1.main_1 (5.169:5.169:5.169))
    (INTERCONNECT LED_BUS_0.q LED_BUS_2.main_2 (5.169:5.169:5.169))
    (INTERCONNECT LED_BUS_0.q LED_R\(0\).pin_input (9.113:9.113:9.113))
    (INTERCONNECT LED_BUS_1.q LED_BUS_1.main_0 (3.697:3.697:3.697))
    (INTERCONNECT LED_BUS_1.q LED_BUS_2.main_1 (3.697:3.697:3.697))
    (INTERCONNECT LED_BUS_1.q LED_G\(0\).pin_input (6.518:6.518:6.518))
    (INTERCONNECT LED_BUS_2.q LED_B\(0\).pin_input (6.677:6.677:6.677))
    (INTERCONNECT LED_BUS_2.q LED_BUS_2.main_0 (3.305:3.305:3.305))
    (INTERCONNECT LED_G\(0\).pad_out LED_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\).pad_out LED_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_7 (3.606:3.606:3.606))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_0\\.main_10 (3.606:3.606:3.606))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_2\\.main_9 (6.297:6.297:6.297))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_3\\.main_7 (6.297:6.297:6.297))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_6 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_0\\.main_9 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_2\\.main_8 (3.191:3.191:3.191))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_3\\.main_6 (3.191:3.191:3.191))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_5 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_0\\.main_8 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_2\\.main_7 (3.190:3.190:3.190))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_3\\.main_5 (3.190:3.190:3.190))
    (INTERCONNECT MODIN13_0.q MODIN13_0.main_3 (2.593:2.593:2.593))
    (INTERCONNECT MODIN13_0.q MODIN13_1.main_4 (2.593:2.593:2.593))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_postpoll\\.main_2 (2.593:2.593:2.593))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_7 (2.594:2.594:2.594))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_7 (2.594:2.594:2.594))
    (INTERCONNECT MODIN13_1.q MODIN13_1.main_3 (2.787:2.787:2.787))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_postpoll\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_6 (2.768:2.768:2.768))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_6 (2.768:2.768:2.768))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_7 (3.397:3.397:3.397))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_0\\.main_10 (2.668:2.668:2.668))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_2\\.main_9 (3.397:3.397:3.397))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_3\\.main_7 (3.397:3.397:3.397))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_6 (3.385:3.385:3.385))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_0\\.main_9 (2.640:2.640:2.640))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_2\\.main_8 (3.385:3.385:3.385))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_3\\.main_6 (3.385:3.385:3.385))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_5 (4.089:4.089:4.089))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_0\\.main_8 (4.219:4.219:4.219))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_2\\.main_7 (4.089:4.089:4.089))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_3\\.main_5 (4.089:4.089:4.089))
    (INTERCONNECT MODIN17_0.q MODIN17_0.main_3 (2.294:2.294:2.294))
    (INTERCONNECT MODIN17_0.q MODIN17_1.main_4 (2.294:2.294:2.294))
    (INTERCONNECT MODIN17_0.q \\UART_LINUX_0\:BUART\:rx_postpoll\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT MODIN17_0.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_7 (3.182:3.182:3.182))
    (INTERCONNECT MODIN17_0.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_7 (3.182:3.182:3.182))
    (INTERCONNECT MODIN17_1.q MODIN17_1.main_3 (2.297:2.297:2.297))
    (INTERCONNECT MODIN17_1.q \\UART_LINUX_0\:BUART\:rx_postpoll\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT MODIN17_1.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_6 (3.185:3.185:3.185))
    (INTERCONNECT MODIN17_1.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_6 (3.185:3.185:3.185))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_3 (2.604:2.604:2.604))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_4 (2.604:2.604:2.604))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_postpoll\\.main_2 (2.604:2.604:2.604))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_7 (3.412:3.412:3.412))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_7 (3.412:3.412:3.412))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_3 (2.613:2.613:2.613))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_postpoll\\.main_1 (2.613:2.613:2.613))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_6 (3.421:3.421:3.421))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_6 (3.421:3.421:3.421))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_7 (2.718:2.718:2.718))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_LINUX_0\:BUART\:rx_state_0\\.main_10 (2.718:2.718:2.718))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_LINUX_0\:BUART\:rx_state_2\\.main_9 (2.703:2.703:2.703))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_LINUX_0\:BUART\:rx_state_3\\.main_7 (2.718:2.718:2.718))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_6 (7.050:7.050:7.050))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_LINUX_0\:BUART\:rx_state_0\\.main_9 (7.050:7.050:7.050))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_LINUX_0\:BUART\:rx_state_2\\.main_8 (7.044:7.044:7.044))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_LINUX_0\:BUART\:rx_state_3\\.main_6 (7.050:7.050:7.050))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_5 (2.552:2.552:2.552))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_LINUX_0\:BUART\:rx_state_0\\.main_8 (2.552:2.552:2.552))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_LINUX_0\:BUART\:rx_state_2\\.main_7 (2.545:2.545:2.545))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_LINUX_0\:BUART\:rx_state_3\\.main_5 (2.552:2.552:2.552))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_7 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_0\\.main_10 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_2\\.main_9 (2.796:2.796:2.796))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_3\\.main_7 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_6 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_0\\.main_9 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_2\\.main_8 (2.814:2.814:2.814))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_3\\.main_6 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_5 (2.793:2.793:2.793))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_0\\.main_8 (2.793:2.793:2.793))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_2\\.main_7 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_3\\.main_5 (2.793:2.793:2.793))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_3 (3.453:3.453:3.453))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_4 (3.453:3.453:3.453))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_postpoll\\.main_2 (3.453:3.453:3.453))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_7 (3.991:3.991:3.991))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_7 (3.991:3.991:3.991))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_3 (2.529:2.529:2.529))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_postpoll\\.main_1 (2.529:2.529:2.529))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_6 (2.527:2.527:2.527))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_6 (2.527:2.527:2.527))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_7 (2.581:2.581:2.581))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_0\\.main_10 (2.581:2.581:2.581))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_2\\.main_9 (2.574:2.574:2.574))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_3\\.main_7 (2.574:2.574:2.574))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_6 (2.563:2.563:2.563))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_0\\.main_9 (2.563:2.563:2.563))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_2\\.main_8 (2.553:2.553:2.553))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_3\\.main_6 (2.553:2.553:2.553))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_5 (2.697:2.697:2.697))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_0\\.main_8 (2.697:2.697:2.697))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_2\\.main_7 (2.692:2.692:2.692))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_3\\.main_5 (2.692:2.692:2.692))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_3 (3.205:3.205:3.205))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_4 (3.205:3.205:3.205))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_postpoll\\.main_2 (3.205:3.205:3.205))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_7 (4.828:4.828:4.828))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_7 (4.828:4.828:4.828))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_3 (3.185:3.185:3.185))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_postpoll\\.main_1 (3.185:3.185:3.185))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_6 (4.510:4.510:4.510))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_6 (4.510:4.510:4.510))
    (INTERCONNECT MODX_1_TXD\(0\).pad_out MODX_1_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\).pad_out MODX_2_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\).pad_out MODX_3_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_RX\(0\).fb \\CAN_1\:CanIP\\.can_rx (3.306:3.306:3.306))
    (INTERCONNECT \\CAN_1\:CanIP\\.can_tx CAN_TX\(0\).pin_input (2.645:2.645:2.645))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_SAR_1\:ADC_SAR\\.eof_udb \\ADC_SAR_1\:IRQ\\.interrupt (8.375:8.375:8.375))
    (INTERCONNECT \\ADC_SAR_2\:ADC_SAR\\.eof_udb \\ADC_SAR_2\:IRQ\\.interrupt (9.850:9.850:9.850))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 AMuxHw_1_Decoder_is_active.main_5 (2.321:2.321:2.321))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 AMuxHw_1_Decoder_old_id_0.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_1 AMuxHw_1_Decoder_is_active.main_3 (2.633:2.633:2.633))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_1 AMuxHw_1_Decoder_old_id_1.main_0 (3.415:3.415:3.415))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_2 AMuxHw_1_Decoder_is_active.main_1 (2.315:2.315:2.315))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_2 AMuxHw_1_Decoder_old_id_2.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_0 AMuxHw_2_Decoder_is_active.main_5 (2.315:2.315:2.315))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_0 AMuxHw_2_Decoder_old_id_0.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_1 AMuxHw_2_Decoder_is_active.main_3 (2.318:2.318:2.318))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_1 AMuxHw_2_Decoder_old_id_1.main_0 (3.210:3.210:3.210))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_2 AMuxHw_2_Decoder_is_active.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_2 AMuxHw_2_Decoder_old_id_2.main_0 (2.312:2.312:2.312))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_old_id_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_old_id_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_old_id_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_6.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_old_id_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_old_id_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_old_id_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_6.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT DIO_0\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_0 (4.700:4.700:4.700))
    (INTERCONNECT DIO_1\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_1 (4.708:4.708:4.708))
    (INTERCONNECT DIO_2\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_2 (4.694:4.694:4.694))
    (INTERCONNECT DIO_3\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_3 (4.710:4.710:4.710))
    (INTERCONNECT DIO_4\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_4 (5.349:5.349:5.349))
    (INTERCONNECT DIO_5\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_5 (5.281:5.281:5.281))
    (INTERCONNECT DIO_6\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_6 (5.944:5.944:5.944))
    (INTERCONNECT DIO_7\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_7 (5.988:5.988:5.988))
    (INTERCONNECT DIO_8\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_0 (4.699:4.699:4.699))
    (INTERCONNECT DIO_9\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_1 (5.639:5.639:5.639))
    (INTERCONNECT DIO_10\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_2 (4.727:4.727:4.727))
    (INTERCONNECT DIO_11\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_3 (5.669:5.669:5.669))
    (INTERCONNECT DIO_12\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_4 (6.048:6.048:6.048))
    (INTERCONNECT DIO_13\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_5 (6.042:6.042:6.042))
    (INTERCONNECT DIO_14\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_6 (5.259:5.259:5.259))
    (INTERCONNECT DIO_15\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_7 (5.918:5.918:5.918))
    (INTERCONNECT KEY_1\(0\).fb LED_BUS_0.clock_0 (8.739:8.739:8.739))
    (INTERCONNECT KEY_1\(0\).fb LED_BUS_1.clock_0 (8.739:8.739:8.739))
    (INTERCONNECT KEY_1\(0\).fb LED_BUS_2.clock_0 (8.739:8.739:8.739))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_927.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT KEY_2\(0\).fb LED_BUS_0.main_1 (8.810:8.810:8.810))
    (INTERCONNECT KEY_2\(0\).fb LED_BUS_1.main_2 (8.810:8.810:8.810))
    (INTERCONNECT KEY_2\(0\).fb LED_BUS_2.main_3 (8.810:8.810:8.810))
    (INTERCONNECT \\USBUART_1\:USB\\.sof_int \\USBUART_1\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_719.q MODX_3_TXD\(0\).pin_input (7.251:7.251:7.251))
    (INTERCONNECT MODX_3_RXD\(0\).fb MODIN5_0.main_0 (5.451:5.451:5.451))
    (INTERCONNECT MODX_3_RXD\(0\).fb MODIN5_1.main_0 (5.451:5.451:5.451))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_last\\.main_0 (5.465:5.465:5.465))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_postpoll\\.main_0 (5.451:5.451:5.451))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_state_0\\.main_1 (5.465:5.465:5.465))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_state_2\\.main_1 (5.315:5.315:5.315))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_status_3\\.main_1 (5.465:5.465:5.465))
    (INTERCONNECT Net_732.q MODX_1_TXD\(0\).pin_input (8.200:8.200:8.200))
    (INTERCONNECT MODX_1_RXD\(0\).fb MODIN1_0.main_0 (5.924:5.924:5.924))
    (INTERCONNECT MODX_1_RXD\(0\).fb MODIN1_1.main_0 (5.924:5.924:5.924))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_last\\.main_0 (5.009:5.009:5.009))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_postpoll\\.main_0 (5.924:5.924:5.924))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_state_0\\.main_0 (4.990:4.990:4.990))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_state_2\\.main_0 (5.009:5.009:5.009))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_status_3\\.main_0 (4.990:4.990:4.990))
    (INTERCONNECT Net_745.q MODX_2_TXD\(0\).pin_input (6.795:6.795:6.795))
    (INTERCONNECT MODX_2_RXD\(0\).fb MODIN9_0.main_2 (5.653:5.653:5.653))
    (INTERCONNECT MODX_2_RXD\(0\).fb MODIN9_1.main_2 (5.653:5.653:5.653))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_last\\.main_0 (5.653:5.653:5.653))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_postpoll\\.main_0 (5.653:5.653:5.653))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_state_0\\.main_5 (7.272:7.272:7.272))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_state_2\\.main_5 (8.197:8.197:8.197))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_status_3\\.main_5 (7.272:7.272:7.272))
    (INTERCONNECT Net_784.q SDIO_1\(0\).pin_input (6.421:6.421:6.421))
    (INTERCONNECT SDIO_0\(0\).fb MODIN13_0.main_0 (7.587:7.587:7.587))
    (INTERCONNECT SDIO_0\(0\).fb MODIN13_1.main_0 (7.587:7.587:7.587))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_last\\.main_0 (8.456:8.456:8.456))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_postpoll\\.main_0 (7.587:7.587:7.587))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_state_0\\.main_0 (7.604:7.604:7.604))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_state_2\\.main_0 (8.456:8.456:8.456))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_status_3\\.main_0 (7.604:7.604:7.604))
    (INTERCONNECT Net_797.q SAIO_1\(0\).pin_input (8.177:8.177:8.177))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:pollcount_0\\.main_0 (7.319:7.319:7.319))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:pollcount_1\\.main_0 (7.319:7.319:7.319))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_last\\.main_0 (7.485:7.485:7.485))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_postpoll\\.main_0 (7.319:7.319:7.319))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_state_0\\.main_0 (7.495:7.495:7.495))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_state_2\\.main_0 (7.485:7.485:7.485))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_status_3\\.main_0 (7.495:7.495:7.495))
    (INTERCONNECT Net_810.q UART_LINUX_0_TXD\(0\).pin_input (6.682:6.682:6.682))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb MODIN17_0.main_2 (6.211:6.211:6.211))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb MODIN17_1.main_2 (6.211:6.211:6.211))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb \\UART_LINUX_0\:BUART\:rx_last\\.main_0 (6.320:6.320:6.320))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb \\UART_LINUX_0\:BUART\:rx_postpoll\\.main_0 (6.211:6.211:6.211))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb \\UART_LINUX_0\:BUART\:rx_state_0\\.main_5 (6.843:6.843:6.843))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb \\UART_LINUX_0\:BUART\:rx_state_2\\.main_5 (6.320:6.320:6.320))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb \\UART_LINUX_0\:BUART\:rx_status_3\\.main_5 (6.843:6.843:6.843))
    (INTERCONNECT Net_927.q BUZZER\(0\).pin_input (7.067:7.067:7.067))
    (INTERCONNECT \\CAN_1\:CanIP\\.interrupt \\CAN_1\:isr\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT SAIO_1\(0\).pad_out SAIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\).pad_out SDIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT UART_LINUX_0_TXD\(0\).pad_out UART_LINUX_0_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_SAR_1\:ADC_SAR\\.clk_udb (8.303:8.303:8.303))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC_SAR_2\:ADC_SAR\\.clk_udb (7.823:7.823:7.823))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_927.main_1 (5.960:5.960:5.960))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_1\:PWMUDB\:prevCompare1\\.main_0 (5.960:5.960:5.960))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_1\:PWMUDB\:status_0\\.main_1 (5.960:5.960:5.960))
    (INTERCONNECT \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_1\:PWMUDB\:runmode_enable\\.main_0 (6.108:6.108:6.108))
    (INTERCONNECT \\PWM_1\:PWMUDB\:prevCompare1\\.q \\PWM_1\:PWMUDB\:status_0\\.main_0 (2.254:2.254:2.254))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q Net_927.main_0 (3.746:3.746:3.746))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (6.961:6.961:6.961))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q \\PWM_1\:PWMUDB\:status_2\\.main_0 (6.943:6.943:6.943))
    (INTERCONNECT \\PWM_1\:PWMUDB\:status_0\\.q \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_0 (6.217:6.217:6.217))
    (INTERCONNECT \\PWM_1\:PWMUDB\:status_2\\.q \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.257:2.257:2.257))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.229:2.229:2.229))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (4.299:4.299:4.299))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_1\:PWMUDB\:status_2\\.main_1 (3.378:3.378:3.378))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:counter_load_not\\.q \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (4.542:4.542:4.542))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_2 (4.694:4.694:4.694))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_2 (4.694:4.694:4.694))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_2 (4.687:4.687:4.687))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:rx_state_3\\.main_2 (4.694:4.694:4.694))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_2 (4.694:4.694:4.694))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.215:3.215:3.215))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.main_2 (2.819:2.819:2.819))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN17_0.main_1 (2.834:2.834:2.834))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN17_1.main_1 (2.834:2.834:2.834))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.main_1 (2.834:2.834:2.834))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN17_0.main_0 (2.813:2.813:2.813))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN17_1.main_0 (2.813:2.813:2.813))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.main_0 (2.813:2.813:2.813))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_counter_load\\.q \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.load (2.243:2.243:2.243))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_LINUX_0\:BUART\:rx_status_4\\.main_1 (2.890:2.890:2.890))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_LINUX_0\:BUART\:rx_status_5\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_last\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_6 (2.253:2.253:2.253))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_load_fifo\\.q \\UART_LINUX_0\:BUART\:rx_status_4\\.main_0 (3.037:3.037:3.037))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_load_fifo\\.q \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.357:4.357:4.357))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_postpoll\\.q \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.309:2.309:2.309))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_counter_load\\.main_1 (3.436:3.436:3.436))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_1 (3.983:3.983:3.983))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_1 (3.983:3.983:3.983))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_1 (3.436:3.436:3.436))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_state_3\\.main_1 (3.983:3.983:3.983))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.main_1 (3.436:3.436:3.436))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_1 (3.983:3.983:3.983))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.900:4.900:4.900))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_counter_load\\.main_3 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_state_3\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.main_3 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_counter_load\\.main_2 (3.440:3.440:3.440))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_3 (3.970:3.970:3.970))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_3 (3.970:3.970:3.970))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_3 (3.440:3.440:3.440))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_state_3\\.main_3 (3.970:3.970:3.970))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.main_2 (3.440:3.440:3.440))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_3 (3.970:3.970:3.970))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.q \\UART_LINUX_0\:BUART\:rx_status_5\\.main_1 (3.588:3.588:3.588))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_status_3\\.q \\UART_LINUX_0\:BUART\:sRX\:RxSts\\.status_3 (2.868:2.868:2.868))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_status_4\\.q \\UART_LINUX_0\:BUART\:sRX\:RxSts\\.status_4 (6.192:6.192:6.192))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_status_5\\.q \\UART_LINUX_0\:BUART\:sRX\:RxSts\\.status_5 (6.390:6.390:6.390))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_bitclk\\.q \\UART_LINUX_0\:BUART\:tx_state_0\\.main_5 (4.532:4.532:4.532))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_bitclk\\.q \\UART_LINUX_0\:BUART\:tx_state_1\\.main_5 (3.875:3.875:3.875))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_bitclk\\.q \\UART_LINUX_0\:BUART\:tx_state_2\\.main_5 (3.875:3.875:3.875))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_bitclk\\.q \\UART_LINUX_0\:BUART\:txn\\.main_6 (3.958:3.958:3.958))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:counter_load_not\\.main_2 (3.564:3.564:3.564))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.199:4.199:4.199))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:tx_bitclk\\.main_2 (4.896:4.896:4.896))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:tx_state_0\\.main_2 (4.896:4.896:4.896))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:tx_state_1\\.main_2 (3.564:3.564:3.564))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:tx_state_2\\.main_2 (3.564:3.564:3.564))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:tx_status_0\\.main_2 (4.896:4.896:4.896))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_LINUX_0\:BUART\:tx_state_1\\.main_4 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_LINUX_0\:BUART\:tx_state_2\\.main_4 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_LINUX_0\:BUART\:txn\\.main_5 (3.864:3.864:3.864))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_counter_load\\.main_0 (6.168:6.168:6.168))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_0 (7.275:7.275:7.275))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_0 (7.275:7.275:7.275))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_0 (6.168:6.168:6.168))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_state_3\\.main_0 (7.275:7.275:7.275))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.main_0 (6.168:6.168:6.168))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_0 (7.275:7.275:7.275))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.165:6.165:6.165))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_LINUX_0\:BUART\:sTX\:TxSts\\.status_1 (6.350:6.350:6.350))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_LINUX_0\:BUART\:tx_state_0\\.main_3 (4.684:4.684:4.684))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_LINUX_0\:BUART\:tx_status_0\\.main_3 (4.684:4.684:4.684))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_LINUX_0\:BUART\:sTX\:TxSts\\.status_3 (6.084:6.084:6.084))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_LINUX_0\:BUART\:tx_status_2\\.main_0 (6.065:6.065:6.065))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_LINUX_0\:BUART\:txn\\.main_3 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:counter_load_not\\.main_1 (3.975:3.975:3.975))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.075:3.075:3.075))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:tx_bitclk\\.main_1 (3.070:3.070:3.070))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:tx_state_0\\.main_1 (3.070:3.070:3.070))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:tx_state_1\\.main_1 (3.975:3.975:3.975))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:tx_state_2\\.main_1 (3.975:3.975:3.975))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:tx_status_0\\.main_1 (3.070:3.070:3.070))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:txn\\.main_2 (2.943:2.943:2.943))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:counter_load_not\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.156:5.156:5.156))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:tx_bitclk\\.main_0 (4.452:4.452:4.452))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:tx_state_0\\.main_0 (4.452:4.452:4.452))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:tx_state_1\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:tx_state_2\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:tx_status_0\\.main_0 (4.452:4.452:4.452))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:txn\\.main_1 (5.158:5.158:5.158))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:counter_load_not\\.main_3 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:tx_bitclk\\.main_3 (3.573:3.573:3.573))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:tx_state_0\\.main_4 (3.573:3.573:3.573))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:tx_state_1\\.main_3 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:tx_state_2\\.main_3 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:tx_status_0\\.main_4 (3.573:3.573:3.573))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:txn\\.main_4 (3.583:3.583:3.583))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_status_0\\.q \\UART_LINUX_0\:BUART\:sTX\:TxSts\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_status_2\\.q \\UART_LINUX_0\:BUART\:sTX\:TxSts\\.status_2 (3.638:3.638:3.638))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:txn\\.q Net_810.main_0 (2.296:2.296:2.296))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:txn\\.q \\UART_LINUX_0\:BUART\:txn\\.main_0 (2.296:2.296:2.296))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN17_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN17_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_MODX_0\:BUART\:counter_load_not\\.q \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.918:2.918:2.918))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_2 (3.005:3.005:3.005))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_3 (3.005:3.005:3.005))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_3 (2.867:2.867:2.867))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_2 (2.867:2.867:2.867))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_3 (3.005:3.005:3.005))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.014:3.014:3.014))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_2 (2.246:2.246:2.246))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_2 (2.252:2.252:2.252))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_2 (2.252:2.252:2.252))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_1 (2.252:2.252:2.252))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_1 (2.242:2.242:2.242))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_1 (2.242:2.242:2.242))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_0 (2.242:2.242:2.242))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_counter_load\\.q \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.load (2.246:2.246:2.246))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:rx_status_4\\.main_1 (4.350:4.350:4.350))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:rx_status_5\\.main_0 (5.988:5.988:5.988))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_last\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_6 (2.232:2.232:2.232))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_load_fifo\\.q \\UART_MODX_0\:BUART\:rx_status_4\\.main_0 (4.782:4.782:4.782))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_load_fifo\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.536:2.536:2.536))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_postpoll\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.254:2.254:2.254))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_1 (3.871:3.871:3.871))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_1 (4.560:4.560:4.560))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_2 (4.560:4.560:4.560))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_2 (3.871:3.871:3.871))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_1 (3.871:3.871:3.871))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_1 (3.871:3.871:3.871))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_2 (4.560:4.560:4.560))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.564:4.564:4.564))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_3 (2.532:2.532:2.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_4 (2.531:2.531:2.531))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_5 (2.531:2.531:2.531))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_5 (2.532:2.532:2.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_4 (2.532:2.532:2.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_3 (2.532:2.532:2.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_5 (2.531:2.531:2.531))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_2 (2.681:2.681:2.681))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_3 (2.669:2.669:2.669))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_4 (2.669:2.669:2.669))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_4 (2.681:2.681:2.681))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_3 (2.681:2.681:2.681))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_2 (2.681:2.681:2.681))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_4 (2.669:2.669:2.669))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_0\:BUART\:rx_status_5\\.main_1 (6.019:6.019:6.019))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_3\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_3 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_4\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_4 (4.498:4.498:4.498))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_5\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_5 (6.926:6.926:6.926))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_5 (6.575:6.575:6.575))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_5 (5.489:5.489:5.489))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_5 (5.489:5.489:5.489))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:txn\\.main_6 (6.583:6.583:6.583))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:counter_load_not\\.main_2 (3.532:3.532:3.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.029:5.029:5.029))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_bitclk\\.main_2 (5.010:5.010:5.010))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_0\\.main_2 (3.532:3.532:3.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_1\\.main_2 (5.010:5.010:5.010))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_2\\.main_2 (5.010:5.010:5.010))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_status_0\\.main_2 (3.532:3.532:3.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:tx_state_1\\.main_4 (3.808:3.808:3.808))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:tx_state_2\\.main_4 (3.808:3.808:3.808))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:txn\\.main_5 (2.897:2.897:2.897))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_1 (4.243:4.243:4.243))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:tx_state_0\\.main_3 (4.169:4.169:4.169))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:tx_status_0\\.main_3 (4.169:4.169:4.169))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_3 (4.491:4.491:4.491))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:tx_status_2\\.main_0 (3.467:3.467:3.467))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_0\:BUART\:txn\\.main_3 (2.934:2.934:2.934))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_1 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.646:4.646:4.646))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_1 (5.216:5.216:5.216))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_1 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_1 (5.216:5.216:5.216))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_1 (5.216:5.216:5.216))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_1 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:txn\\.main_2 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_0 (4.596:4.596:4.596))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.829:4.829:4.829))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_0 (4.843:4.843:4.843))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_0 (4.596:4.596:4.596))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_0 (4.843:4.843:4.843))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_0 (4.843:4.843:4.843))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_0 (4.596:4.596:4.596))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:txn\\.main_1 (4.608:4.608:4.608))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_3 (4.342:4.342:4.342))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_4 (4.342:4.342:4.342))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_4 (4.342:4.342:4.342))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:txn\\.main_4 (4.897:4.897:4.897))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_status_0\\.q \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_0 (5.886:5.886:5.886))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_status_2\\.q \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_MODX_0\:BUART\:txn\\.q Net_719.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_MODX_0\:BUART\:txn\\.q \\UART_MODX_0\:BUART\:txn\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_MODX_1\:BUART\:counter_load_not\\.q \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.935:2.935:2.935))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_2 (3.388:3.388:3.388))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_3 (3.388:3.388:3.388))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_3 (3.375:3.375:3.375))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_2 (3.388:3.388:3.388))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_3 (3.388:3.388:3.388))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_2 (2.911:2.911:2.911))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_2 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_2 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_1 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_1 (2.914:2.914:2.914))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_1 (2.914:2.914:2.914))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_0 (2.914:2.914:2.914))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_counter_load\\.q \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.load (2.309:2.309:2.309))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:rx_status_4\\.main_1 (2.886:2.886:2.886))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:rx_status_5\\.main_0 (6.292:6.292:6.292))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_last\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_6 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_load_fifo\\.q \\UART_MODX_1\:BUART\:rx_status_4\\.main_0 (4.307:4.307:4.307))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_load_fifo\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.385:4.385:4.385))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_postpoll\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.292:2.292:2.292))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_1 (3.668:3.668:3.668))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_1 (3.266:3.266:3.266))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_2 (3.266:3.266:3.266))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_2 (3.668:3.668:3.668))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_1 (3.266:3.266:3.266))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_1 (3.668:3.668:3.668))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_2 (3.266:3.266:3.266))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.323:5.323:5.323))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_3 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_4 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_4 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_2 (2.763:2.763:2.763))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_4 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_4 (2.763:2.763:2.763))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.763:2.763:2.763))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_4 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_1\:BUART\:rx_status_5\\.main_1 (6.649:6.649:6.649))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_3\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_3 (7.637:7.637:7.637))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_4\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_4 (6.270:6.270:6.270))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_5\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_5 (6.280:6.280:6.280))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_5 (6.529:6.529:6.529))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_5 (8.149:8.149:8.149))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_5 (8.149:8.149:8.149))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:txn\\.main_6 (3.929:3.929:3.929))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:counter_load_not\\.main_2 (4.395:4.395:4.395))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.329:5.329:5.329))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_bitclk\\.main_2 (4.386:4.386:4.386))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_0\\.main_2 (4.386:4.386:4.386))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_1\\.main_2 (7.203:7.203:7.203))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_2\\.main_2 (7.203:7.203:7.203))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_status_0\\.main_2 (4.386:4.386:4.386))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:tx_state_1\\.main_4 (6.985:6.985:6.985))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:tx_state_2\\.main_4 (6.985:6.985:6.985))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:txn\\.main_5 (3.899:3.899:3.899))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_0 (10.914:10.914:10.914))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_0 (11.575:11.575:11.575))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_0 (11.575:11.575:11.575))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_0 (10.914:10.914:10.914))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_0 (10.914:10.914:10.914))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_0 (10.914:10.914:10.914))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_0 (11.575:11.575:11.575))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (11.569:11.569:11.569))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_0 (9.675:9.675:9.675))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_0 (10.233:10.233:10.233))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_1 (10.233:10.233:10.233))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_1 (9.675:9.675:9.675))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_0 (10.233:10.233:10.233))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_0 (9.675:9.675:9.675))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_1 (10.233:10.233:10.233))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.061:7.061:7.061))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_0 (7.055:7.055:7.055))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_0 (7.055:7.055:7.055))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_0 (7.055:7.055:7.055))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_0 (7.977:7.977:7.977))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_0 (7.977:7.977:7.977))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_0 (7.977:7.977:7.977))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_0 (7.055:7.055:7.055))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (10.223:10.223:10.223))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_1 (4.442:4.442:4.442))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:tx_state_0\\.main_3 (3.482:3.482:3.482))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:tx_status_0\\.main_3 (3.482:3.482:3.482))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_3 (4.229:4.229:4.229))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:tx_status_2\\.main_0 (4.155:4.155:4.155))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_1\:BUART\:txn\\.main_3 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_1 (4.577:4.577:4.577))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.720:3.720:3.720))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_1 (4.591:4.591:4.591))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_1 (4.591:4.591:4.591))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_1 (7.432:7.432:7.432))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_1 (7.432:7.432:7.432))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_1 (4.591:4.591:4.591))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:txn\\.main_2 (4.577:4.577:4.577))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_0 (8.174:8.174:8.174))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (8.361:8.361:8.361))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_0 (8.352:8.352:8.352))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_0 (8.352:8.352:8.352))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_0 (5.936:5.936:5.936))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_0 (5.936:5.936:5.936))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_0 (8.352:8.352:8.352))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:txn\\.main_1 (8.174:8.174:8.174))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_3 (7.010:7.010:7.010))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_3 (7.063:7.063:7.063))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_4 (7.063:7.063:7.063))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_3 (3.782:3.782:3.782))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_3 (3.782:3.782:3.782))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_4 (7.063:7.063:7.063))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:txn\\.main_4 (7.010:7.010:7.010))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_status_0\\.q \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_status_2\\.q \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_2 (4.536:4.536:4.536))
    (INTERCONNECT \\UART_MODX_1\:BUART\:txn\\.q Net_732.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_MODX_1\:BUART\:txn\\.q \\UART_MODX_1\:BUART\:txn\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_MODX_2\:BUART\:counter_load_not\\.q \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (3.666:3.666:3.666))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_2 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_2 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_2 (3.402:3.402:3.402))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_2 (3.402:3.402:3.402))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_2 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.514:3.514:3.514))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_2 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_0.main_1 (3.239:3.239:3.239))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_1.main_1 (3.239:3.239:3.239))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_0.main_0 (3.439:3.439:3.439))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_1.main_0 (3.439:3.439:3.439))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_0 (2.633:2.633:2.633))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_counter_load\\.q \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.load (2.324:2.324:2.324))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:rx_status_4\\.main_1 (2.309:2.309:2.309))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:rx_status_5\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_last\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_6 (3.659:3.659:3.659))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_load_fifo\\.q \\UART_MODX_2\:BUART\:rx_status_4\\.main_0 (3.865:3.865:3.865))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_load_fifo\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.416:4.416:4.416))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_postpoll\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.298:2.298:2.298))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_1 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_1 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_1 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_1 (3.525:3.525:3.525))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_1 (3.525:3.525:3.525))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_1 (3.525:3.525:3.525))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_1 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.391:3.391:3.391))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_3 (5.032:5.032:5.032))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_4 (5.032:5.032:5.032))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_4 (5.032:5.032:5.032))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_4 (5.516:5.516:5.516))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_4 (5.516:5.516:5.516))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_3 (5.516:5.516:5.516))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_4 (5.032:5.032:5.032))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_2 (3.404:3.404:3.404))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_3 (3.404:3.404:3.404))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_3 (3.404:3.404:3.404))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_3 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_3 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_2 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_3 (3.404:3.404:3.404))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_2\:BUART\:rx_status_5\\.main_1 (3.664:3.664:3.664))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_3\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_3 (2.895:2.895:2.895))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_4\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_4 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_5\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_5 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_5 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_5 (2.765:2.765:2.765))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_5 (2.765:2.765:2.765))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:txn\\.main_6 (3.708:3.708:3.708))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:counter_load_not\\.main_2 (4.751:4.751:4.751))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.912:2.912:2.912))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_bitclk\\.main_2 (5.313:5.313:5.313))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_0\\.main_2 (5.313:5.313:5.313))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_1\\.main_2 (4.751:4.751:4.751))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_2\\.main_2 (4.751:4.751:4.751))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_status_0\\.main_2 (5.313:5.313:5.313))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:tx_state_1\\.main_4 (3.811:3.811:3.811))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:tx_state_2\\.main_4 (3.811:3.811:3.811))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:txn\\.main_5 (2.886:2.886:2.886))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_1 (4.406:4.406:4.406))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:tx_state_0\\.main_3 (3.829:3.829:3.829))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:tx_status_0\\.main_3 (3.829:3.829:3.829))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_3 (9.113:9.113:9.113))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:tx_status_2\\.main_0 (5.892:5.892:5.892))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_2\:BUART\:txn\\.main_3 (2.322:2.322:2.322))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_1 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.876:3.876:3.876))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_1 (2.804:2.804:2.804))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_1 (2.804:2.804:2.804))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_1 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_1 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_1 (2.804:2.804:2.804))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:txn\\.main_2 (3.892:3.892:3.892))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_0 (3.623:3.623:3.623))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.106:4.106:4.106))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_0 (4.180:4.180:4.180))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_0 (4.180:4.180:4.180))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_0 (3.623:3.623:3.623))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_0 (3.623:3.623:3.623))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_0 (4.180:4.180:4.180))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:txn\\.main_1 (5.115:5.115:5.115))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_3 (4.491:4.491:4.491))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_3 (5.620:5.620:5.620))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_4 (5.620:5.620:5.620))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_3 (4.491:4.491:4.491))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_3 (4.491:4.491:4.491))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_4 (5.620:5.620:5.620))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:txn\\.main_4 (6.967:6.967:6.967))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_status_0\\.q \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_status_2\\.q \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_MODX_2\:BUART\:txn\\.q Net_745.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_MODX_2\:BUART\:txn\\.q \\UART_MODX_2\:BUART\:txn\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_STIM_0\:BUART\:counter_load_not\\.q \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_2 (4.903:4.903:4.903))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_3 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_3 (4.903:4.903:4.903))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_2 (4.903:4.903:4.903))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_3 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.321:4.321:4.321))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_2 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_0.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_1.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_0.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_1.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_counter_load\\.q \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.load (2.315:2.315:2.315))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:rx_status_4\\.main_1 (4.424:4.424:4.424))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:rx_status_5\\.main_0 (4.419:4.419:4.419))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_last\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_6 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_load_fifo\\.q \\UART_STIM_0\:BUART\:rx_status_4\\.main_0 (4.912:4.912:4.912))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_load_fifo\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.631:2.631:2.631))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_postpoll\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.918:2.918:2.918))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_1 (5.770:5.770:5.770))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_1 (9.330:9.330:9.330))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_2 (5.770:5.770:5.770))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_2 (9.330:9.330:9.330))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_1 (9.330:9.330:9.330))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_1 (5.770:5.770:5.770))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_2 (5.770:5.770:5.770))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (9.340:9.340:9.340))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_3 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_4 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_5 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_5 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_4 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_3 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_5 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_2 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_4 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_2 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_4 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.q \\UART_STIM_0\:BUART\:rx_status_5\\.main_1 (3.684:3.684:3.684))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_3\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_3 (3.648:3.648:3.648))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_4\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_4 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_5\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_5 (2.912:2.912:2.912))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_5 (2.917:2.917:2.917))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_5 (2.917:2.917:2.917))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:txn\\.main_6 (3.579:3.579:3.579))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:counter_load_not\\.main_2 (3.601:3.601:3.601))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.076:5.076:5.076))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_bitclk\\.main_2 (4.164:4.164:4.164))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_0\\.main_2 (4.164:4.164:4.164))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_1\\.main_2 (3.601:3.601:3.601))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_2\\.main_2 (3.601:3.601:3.601))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_status_0\\.main_2 (3.601:3.601:3.601))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:tx_state_1\\.main_4 (2.298:2.298:2.298))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:tx_state_2\\.main_4 (2.298:2.298:2.298))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:txn\\.main_5 (3.228:3.228:3.228))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_0 (6.499:6.499:6.499))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_0 (7.479:7.479:7.479))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_1 (6.499:6.499:6.499))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_1 (7.479:7.479:7.479))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_0 (7.479:7.479:7.479))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_0 (6.499:6.499:6.499))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_1 (6.499:6.499:6.499))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.487:7.487:7.487))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_1 (9.211:9.211:9.211))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:tx_state_0\\.main_3 (4.657:4.657:4.657))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:tx_status_0\\.main_3 (6.105:6.105:6.105))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_3 (5.895:5.895:5.895))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:tx_status_2\\.main_0 (4.209:4.209:4.209))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_STIM_0\:BUART\:txn\\.main_3 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_1 (3.595:3.595:3.595))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.240:5.240:5.240))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_1 (4.164:4.164:4.164))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_1 (4.164:4.164:4.164))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_1 (3.595:3.595:3.595))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_1 (3.595:3.595:3.595))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_1 (3.595:3.595:3.595))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:txn\\.main_2 (5.260:5.260:5.260))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_0 (2.913:2.913:2.913))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.511:4.511:4.511))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_0 (2.911:2.911:2.911))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_0 (2.911:2.911:2.911))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_0 (2.913:2.913:2.913))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_0 (2.913:2.913:2.913))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_0 (2.913:2.913:2.913))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:txn\\.main_1 (5.073:5.073:5.073))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_3 (2.768:2.768:2.768))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_4 (2.768:2.768:2.768))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_4 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:txn\\.main_4 (3.700:3.700:3.700))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_status_0\\.q \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_0 (2.295:2.295:2.295))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_status_2\\.q \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_STIM_0\:BUART\:txn\\.q Net_784.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_0\:BUART\:txn\\.q \\UART_STIM_0\:BUART\:txn\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN13_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN13_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_STIM_1\:BUART\:counter_load_not\\.q \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.295:2.295:2.295))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:pollcount_0\\.main_3 (2.770:2.770:2.770))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:pollcount_1\\.main_4 (2.770:2.770:2.770))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_postpoll\\.main_2 (2.770:2.770:2.770))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_10 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_7 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:pollcount_1\\.main_3 (2.790:2.790:2.790))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_postpoll\\.main_1 (2.790:2.790:2.790))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_9 (2.765:2.765:2.765))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_6 (2.765:2.765:2.765))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_2 (2.931:2.931:2.931))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_3 (2.931:2.931:2.931))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_3 (2.930:2.930:2.930))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_2 (2.931:2.931:2.931))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_3 (2.931:2.931:2.931))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.520:3.520:3.520))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_2 (2.322:2.322:2.322))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:pollcount_0\\.main_2 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:pollcount_1\\.main_2 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_1 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:pollcount_0\\.main_1 (2.328:2.328:2.328))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:pollcount_1\\.main_1 (2.328:2.328:2.328))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_0 (2.328:2.328:2.328))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_7 (2.625:2.625:2.625))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_0\\.main_8 (2.625:2.625:2.625))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_2\\.main_8 (2.616:2.616:2.616))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_3\\.main_7 (2.625:2.625:2.625))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_6 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_0\\.main_7 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_2\\.main_7 (2.614:2.614:2.614))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_3\\.main_6 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_5 (2.796:2.796:2.796))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_0\\.main_6 (2.796:2.796:2.796))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_2\\.main_6 (2.805:2.805:2.805))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_3\\.main_5 (2.796:2.796:2.796))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_counter_load\\.q \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.load (2.318:2.318:2.318))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:rx_status_4\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:rx_status_5\\.main_0 (3.598:3.598:3.598))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_last\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_9 (2.290:2.290:2.290))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_load_fifo\\.q \\UART_STIM_1\:BUART\:rx_status_4\\.main_0 (3.786:3.786:3.786))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_load_fifo\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.323:4.323:4.323))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_postpoll\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.884:2.884:2.884))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_1 (3.621:3.621:3.621))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_1 (4.173:4.173:4.173))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_2 (4.173:4.173:4.173))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_2 (3.621:3.621:3.621))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_1 (4.173:4.173:4.173))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_1 (3.621:3.621:3.621))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_2 (4.173:4.173:4.173))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.066:4.066:4.066))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_3 (2.586:2.586:2.586))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_4 (2.587:2.587:2.587))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_5 (2.587:2.587:2.587))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_5 (2.586:2.586:2.586))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_4 (2.587:2.587:2.587))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.586:2.586:2.586))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_5 (2.587:2.587:2.587))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_2 (3.658:3.658:3.658))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_3 (4.212:4.212:4.212))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_4 (4.212:4.212:4.212))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_4 (3.658:3.658:3.658))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_3 (4.212:4.212:4.212))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_2 (3.658:3.658:3.658))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_4 (4.212:4.212:4.212))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.q \\UART_STIM_1\:BUART\:rx_status_5\\.main_1 (2.923:2.923:2.923))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_3\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_3 (2.858:2.858:2.858))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_4\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_4 (2.267:2.267:2.267))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_5\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_5 (3.619:3.619:3.619))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_5 (2.790:2.790:2.790))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_5 (3.716:3.716:3.716))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_5 (3.716:3.716:3.716))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:txn\\.main_6 (2.790:2.790:2.790))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:counter_load_not\\.main_2 (2.625:2.625:2.625))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.861:4.861:4.861))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_bitclk\\.main_2 (4.297:4.297:4.297))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_0\\.main_2 (4.297:4.297:4.297))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_1\\.main_2 (2.625:2.625:2.625))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_2\\.main_2 (2.625:2.625:2.625))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_status_0\\.main_2 (4.297:4.297:4.297))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:tx_state_1\\.main_4 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:tx_state_2\\.main_4 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:txn\\.main_5 (3.198:3.198:3.198))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_0 (7.588:7.588:7.588))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_0 (7.569:7.569:7.569))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_1 (7.569:7.569:7.569))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_1 (7.588:7.588:7.588))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_0 (7.569:7.569:7.569))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_0 (7.588:7.588:7.588))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_1 (7.569:7.569:7.569))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.697:6.697:6.697))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_1 (6.646:6.646:6.646))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:tx_state_0\\.main_3 (3.822:3.822:3.822))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:tx_status_0\\.main_3 (3.822:3.822:3.822))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_3 (6.666:6.666:6.666))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:tx_status_2\\.main_0 (8.118:8.118:8.118))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_STIM_1\:BUART\:txn\\.main_3 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_1 (4.410:4.410:4.410))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.474:4.474:4.474))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_1 (3.892:3.892:3.892))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_1 (3.892:3.892:3.892))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_1 (4.410:4.410:4.410))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_1 (4.410:4.410:4.410))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_1 (3.892:3.892:3.892))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:txn\\.main_2 (3.482:3.482:3.482))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.131:5.131:5.131))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_0 (4.425:4.425:4.425))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_0 (4.425:4.425:4.425))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_0 (4.425:4.425:4.425))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:txn\\.main_1 (5.122:5.122:5.122))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_3 (4.119:4.119:4.119))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_4 (4.119:4.119:4.119))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_4 (4.119:4.119:4.119))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:txn\\.main_4 (4.679:4.679:4.679))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_status_0\\.q \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_0 (6.089:6.089:6.089))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_status_2\\.q \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_2 (3.680:3.680:3.680))
    (INTERCONNECT \\UART_STIM_1\:BUART\:txn\\.q Net_797.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\UART_STIM_1\:BUART\:txn\\.q \\UART_STIM_1\:BUART\:txn\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART_1\:Dp\\.interrupt \\USBUART_1\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.usb_int \\USBUART_1\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.arb_int \\USBUART_1\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_0 \\USBUART_1\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_1 \\USBUART_1\:ep_1\\.interrupt (8.451:8.451:8.451))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_2 \\USBUART_1\:ep_2\\.interrupt (8.799:8.799:8.799))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_3 \\USBUART_1\:ep_3\\.interrupt (8.744:8.744:8.744))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\CAN_1\:CanIP\\.clock (0.000:0.000:0.000))
    (INTERCONNECT DIO_0\(0\)_PAD DIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_1\(0\)_PAD DIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_2\(0\)_PAD DIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_3\(0\)_PAD DIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_4\(0\)_PAD DIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_5\(0\)_PAD DIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_6\(0\)_PAD DIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_7\(0\)_PAD DIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_8\(0\)_PAD DIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_9\(0\)_PAD DIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_10\(0\)_PAD DIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_11\(0\)_PAD DIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_12\(0\)_PAD DIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_13\(0\)_PAD DIO_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_14\(0\)_PAD DIO_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_15\(0\)_PAD DIO_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAIO_0\(0\)_PAD SAIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAIO_1\(0\).pad_out SAIO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SAIO_1\(0\)_PAD SAIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_0\(0\)_PAD SDIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_IO\(0\)_PAD MODX_3_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\).pad_out SDIO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\)_PAD SDIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\).pad_out LED_B\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\)_PAD LED_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\).pad_out LED_G\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\)_PAD LED_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\).pad_out LED_R\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\)_PAD LED_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT KEY_1\(0\)_PAD KEY_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT KEY_2\(0\)_PAD KEY_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\).pad_out BUZZER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\)_PAD BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\).pad_out CAN_TX\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\)_PAD CAN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_RX\(0\)_PAD CAN_RX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\).pad_out MODX_1_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\)_PAD MODX_1_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_RXD\(0\)_PAD MODX_1_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\).pad_out MODX_3_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\)_PAD MODX_3_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_RXD\(0\)_PAD MODX_3_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_RXD\(0\)_PAD MODX_2_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\).pad_out MODX_2_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\)_PAD MODX_2_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT UART_LINUX_0_TXD\(0\).pad_out UART_LINUX_0_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT UART_LINUX_0_TXD\(0\)_PAD UART_LINUX_0_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT UART_LINUX_0_RXD\(0\)_PAD UART_LINUX_0_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_IO\(0\)_PAD MODX_1_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_IO\(0\)_PAD MODX_2_IO\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
