// Seed: 409075208
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9,
    input id_10,
    output logic id_11
);
  logic id_12;
endmodule
`timescale 1ps / 1 ps
module module_1 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output id_10,
    output logic id_11
);
  type_15(
      id_2, 1, id_1
  );
endmodule
