|PianoTiles
CLOCK_50 => CLOCK_50.IN18
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN5
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => last_data_received1.OUTPUTSELECT
SW[5] => last_data_received1.OUTPUTSELECT
SW[5] => last_data_received1.OUTPUTSELECT
SW[5] => last_data_received1.OUTPUTSELECT
SW[5] => last_data_received1.OUTPUTSELECT
SW[5] => last_data_received1.OUTPUTSELECT
SW[5] => last_data_received1.OUTPUTSELECT
SW[5] => last_data_received1.OUTPUTSELECT
SW[5] => last_data_received2.OUTPUTSELECT
SW[5] => last_data_received2.OUTPUTSELECT
SW[5] => last_data_received2.OUTPUTSELECT
SW[5] => last_data_received2.OUTPUTSELECT
SW[5] => last_data_received2.OUTPUTSELECT
SW[5] => last_data_received2.OUTPUTSELECT
SW[5] => last_data_received2.OUTPUTSELECT
SW[5] => last_data_received2.OUTPUTSELECT
SW[5] => last_data_received3.OUTPUTSELECT
SW[5] => last_data_received3.OUTPUTSELECT
SW[5] => last_data_received3.OUTPUTSELECT
SW[5] => last_data_received3.OUTPUTSELECT
SW[5] => last_data_received3.OUTPUTSELECT
SW[5] => last_data_received3.OUTPUTSELECT
SW[5] => last_data_received3.OUTPUTSELECT
SW[5] => last_data_received3.OUTPUTSELECT
SW[5] => last_data_received4.OUTPUTSELECT
SW[5] => last_data_received4.OUTPUTSELECT
SW[5] => last_data_received4.OUTPUTSELECT
SW[5] => last_data_received4.OUTPUTSELECT
SW[5] => last_data_received4.OUTPUTSELECT
SW[5] => last_data_received4.OUTPUTSELECT
SW[5] => last_data_received4.OUTPUTSELECT
SW[5] => last_data_received4.OUTPUTSELECT
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => SW[8].IN4
SW[9] => ~NO_FANOUT~
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B
PS2_DAT => PS2_DAT.IN4
PS2_CLK => PS2_CLK.IN4


|PianoTiles|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|PianoTiles|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_m6m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6m1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6m1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_m6m1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6m1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6m1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6m1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6m1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6m1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6m1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6m1:auto_generated.address_a[7]
address_a[8] => altsyncram_m6m1:auto_generated.address_a[8]
address_a[9] => altsyncram_m6m1:auto_generated.address_a[9]
address_a[10] => altsyncram_m6m1:auto_generated.address_a[10]
address_a[11] => altsyncram_m6m1:auto_generated.address_a[11]
address_a[12] => altsyncram_m6m1:auto_generated.address_a[12]
address_a[13] => altsyncram_m6m1:auto_generated.address_a[13]
address_a[14] => altsyncram_m6m1:auto_generated.address_a[14]
address_b[0] => altsyncram_m6m1:auto_generated.address_b[0]
address_b[1] => altsyncram_m6m1:auto_generated.address_b[1]
address_b[2] => altsyncram_m6m1:auto_generated.address_b[2]
address_b[3] => altsyncram_m6m1:auto_generated.address_b[3]
address_b[4] => altsyncram_m6m1:auto_generated.address_b[4]
address_b[5] => altsyncram_m6m1:auto_generated.address_b[5]
address_b[6] => altsyncram_m6m1:auto_generated.address_b[6]
address_b[7] => altsyncram_m6m1:auto_generated.address_b[7]
address_b[8] => altsyncram_m6m1:auto_generated.address_b[8]
address_b[9] => altsyncram_m6m1:auto_generated.address_b[9]
address_b[10] => altsyncram_m6m1:auto_generated.address_b[10]
address_b[11] => altsyncram_m6m1:auto_generated.address_b[11]
address_b[12] => altsyncram_m6m1:auto_generated.address_b[12]
address_b[13] => altsyncram_m6m1:auto_generated.address_b[13]
address_b[14] => altsyncram_m6m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6m1:auto_generated.clock0
clock1 => altsyncram_m6m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_m6m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m6m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m6m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|PianoTiles|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|PianoTiles|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|PianoTiles|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|PianoTiles|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|keyboard_press_driver:kb1
CLOCK_50 => CLOCK_50.IN1
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
makeBreak <= makeBreak~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[0] <= outCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[1] <= outCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[2] <= outCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[3] <= outCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[4] <= outCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[5] <= outCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[6] <= outCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[7] <= outCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
reset => reset.IN1


|PianoTiles|keyboard_press_driver:kb1|keyboard_inner_driver:kbd
keyboard_clk => filter[7].DATAIN
keyboard_data => shiftin.DATAB
keyboard_data => always3.IN1
clock50 => clock.CLK
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => read_char.OUTPUTSELECT
reset => scan_code[1]~reg0.ENA
reset => scan_code[0]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => shiftin[0].ENA
reset => shiftin[1].ENA
reset => shiftin[2].ENA
reset => shiftin[3].ENA
reset => shiftin[4].ENA
reset => shiftin[5].ENA
reset => shiftin[6].ENA
reset => shiftin[7].ENA
reset => shiftin[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|keyboard_press_driver:kb2
CLOCK_50 => CLOCK_50.IN1
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
makeBreak <= makeBreak~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[0] <= outCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[1] <= outCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[2] <= outCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[3] <= outCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[4] <= outCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[5] <= outCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[6] <= outCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[7] <= outCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
reset => reset.IN1


|PianoTiles|keyboard_press_driver:kb2|keyboard_inner_driver:kbd
keyboard_clk => filter[7].DATAIN
keyboard_data => shiftin.DATAB
keyboard_data => always3.IN1
clock50 => clock.CLK
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => read_char.OUTPUTSELECT
reset => scan_code[1]~reg0.ENA
reset => scan_code[0]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => shiftin[0].ENA
reset => shiftin[1].ENA
reset => shiftin[2].ENA
reset => shiftin[3].ENA
reset => shiftin[4].ENA
reset => shiftin[5].ENA
reset => shiftin[6].ENA
reset => shiftin[7].ENA
reset => shiftin[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|keyboard_press_driver:kb3
CLOCK_50 => CLOCK_50.IN1
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
makeBreak <= makeBreak~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[0] <= outCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[1] <= outCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[2] <= outCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[3] <= outCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[4] <= outCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[5] <= outCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[6] <= outCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[7] <= outCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
reset => reset.IN1


|PianoTiles|keyboard_press_driver:kb3|keyboard_inner_driver:kbd
keyboard_clk => filter[7].DATAIN
keyboard_data => shiftin.DATAB
keyboard_data => always3.IN1
clock50 => clock.CLK
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => read_char.OUTPUTSELECT
reset => scan_code[1]~reg0.ENA
reset => scan_code[0]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => shiftin[0].ENA
reset => shiftin[1].ENA
reset => shiftin[2].ENA
reset => shiftin[3].ENA
reset => shiftin[4].ENA
reset => shiftin[5].ENA
reset => shiftin[6].ENA
reset => shiftin[7].ENA
reset => shiftin[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|keyboard_press_driver:kb4
CLOCK_50 => CLOCK_50.IN1
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
makeBreak <= makeBreak~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[0] <= outCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[1] <= outCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[2] <= outCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[3] <= outCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[4] <= outCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[5] <= outCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[6] <= outCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[7] <= outCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
reset => reset.IN1


|PianoTiles|keyboard_press_driver:kb4|keyboard_inner_driver:kbd
keyboard_clk => filter[7].DATAIN
keyboard_data => shiftin.DATAB
keyboard_data => always3.IN1
clock50 => clock.CLK
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => read_char.OUTPUTSELECT
reset => scan_code[1]~reg0.ENA
reset => scan_code[0]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => shiftin[0].ENA
reset => shiftin[1].ENA
reset => shiftin[2].ENA
reset => shiftin[3].ENA
reset => shiftin[4].ENA
reset => shiftin[5].ENA
reset => shiftin[6].ENA
reset => shiftin[7].ENA
reset => shiftin[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|ratedivider:c1
Clock => enable~reg0.CLK
Clock => count[0].CLK
Clock => count[1].CLK
Clock => count[2].CLK
Clock => count[3].CLK
Clock => count[4].CLK
Clock => count[5].CLK
Clock => count[6].CLK
Clock => count[7].CLK
Clock => count[8].CLK
Clock => count[9].CLK
Clock => count[10].CLK
Clock => count[11].CLK
Clock => count[12].CLK
Clock => count[13].CLK
Clock => count[14].CLK
Clock => count[15].CLK
Clock => count[16].CLK
Clock => count[17].CLK
Clock => count[18].CLK
Clock => count[19].CLK
Clock => count[20].CLK
Clock => count[21].CLK
Clock => count[22].CLK
Clock => count[23].CLK
Clock => count[24].CLK
Clock => count[25].CLK
Clock => count[26].CLK
Clock => count[27].CLK
Clock => count[28].CLK
Clock => count[29].CLK
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => enable.OUTPUTSELECT
enable <= enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|random_generator:r1
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => random_next[0].CLK
CLOCK_50 => random_next[1].CLK
CLOCK_50 => random_next[2].CLK
CLOCK_50 => random_next[3].CLK
CLOCK_50 => random_next[4].CLK
CLOCK_50 => random_next[5].CLK
CLOCK_50 => random_next[6].CLK
CLOCK_50 => random_next[7].CLK
CLOCK_50 => random_next[8].CLK
CLOCK_50 => random_next[9].CLK
CLOCK_50 => random_next[10].CLK
CLOCK_50 => random_next[13].CLK
CLOCK_50 => random_next[16].CLK
CLOCK_50 => out[0]~reg0.CLK
CLOCK_50 => out[1]~reg0.CLK
CLOCK_50 => out[2]~reg0.CLK
CLOCK_50 => out[3]~reg0.CLK
CLOCK_50 => out[4]~reg0.CLK
CLOCK_50 => out[5]~reg0.CLK
CLOCK_50 => out[6]~reg0.CLK
CLOCK_50 => out[7]~reg0.CLK
CLOCK_50 => out[8]~reg0.CLK
CLOCK_50 => out[9]~reg0.CLK
CLOCK_50 => random[0].CLK
CLOCK_50 => random[1].CLK
CLOCK_50 => random[2].CLK
CLOCK_50 => random[3].CLK
CLOCK_50 => random[4].CLK
CLOCK_50 => random[5].CLK
CLOCK_50 => random[6].CLK
CLOCK_50 => random[7].CLK
CLOCK_50 => random[8].CLK
CLOCK_50 => random[9].CLK
CLOCK_50 => random[10].CLK
CLOCK_50 => random[13].CLK
CLOCK_50 => random[16].CLK


|PianoTiles|LUT:l1
CLOCK_50 => ~NO_FANOUT~
shift_down => over~reg0.CLK
shift_down => temp_lut[0].CLK
shift_down => temp_lut[1].CLK
shift_down => temp_lut[2].CLK
shift_down => temp_lut[3].CLK
shift_down => temp_lut[4].CLK
shift_down => temp_lut[5].CLK
shift_down => temp_lut[6].CLK
shift_down => temp_lut[7].CLK
shift_down => temp_lut[8].CLK
shift_down => temp_lut[9].CLK
shift_down => temp_lut[10].CLK
shift_down => temp_lut[11].CLK
shift_down => temp_lut[12].CLK
shift_down => temp_lut[13].CLK
shift_down => temp_lut[14].CLK
shift_down => temp_lut[15].CLK
shift_down => temp_lut[16].CLK
shift_down => temp_lut[17].CLK
shift_down => temp_lut[18].CLK
shift_down => temp_lut[19].CLK
shift_down => temp_lut[20].CLK
shift_down => temp_lut[21].CLK
shift_down => temp_lut[22].CLK
shift_down => temp_lut[23].CLK
shift_down => temp_lut[24].CLK
shift_down => temp_lut[25].CLK
shift_down => temp_lut[26].CLK
shift_down => temp_lut[27].CLK
shift_down => temp_lut[28].CLK
shift_down => temp_lut[29].CLK
shift_down => temp_lut[30].CLK
shift_down => temp_lut[31].CLK
shift_down => temp_lut[32].CLK
shift_down => temp_lut[33].CLK
shift_down => temp_lut[34].CLK
shift_down => temp_lut[35].CLK
shift_down => temp_lut[36].CLK
shift_down => temp_lut[37].CLK
shift_down => temp_lut[38].CLK
shift_down => temp_lut[39].CLK
shift_down => temp_lut[40].CLK
shift_down => temp_lut[41].CLK
shift_down => temp_lut[42].CLK
shift_down => temp_lut[43].CLK
shift_down => temp_lut[44].CLK
shift_down => temp_lut[45].CLK
shift_down => temp_lut[46].CLK
shift_down => temp_lut[47].CLK
shift_down => temp_lut[48].CLK
shift_down => temp_lut[49].CLK
shift_down => temp_lut[50].CLK
shift_down => temp_lut[51].CLK
shift_down => temp_lut[52].CLK
shift_down => temp_lut[53].CLK
shift_down => temp_lut[54].CLK
shift_down => temp_lut[55].CLK
shift_down => temp_lut[56].CLK
shift_down => temp_lut[57].CLK
shift_down => temp_lut[58].CLK
shift_down => temp_lut[59].CLK
shift_down => temp_lut[60].CLK
shift_down => temp_lut[61].CLK
shift_down => temp_lut[62].CLK
shift_down => temp_lut[63].CLK
shift_down => temp_lut[64].CLK
shift_down => temp_lut[65].CLK
shift_down => temp_lut[66].CLK
shift_down => temp_lut[67].CLK
shift_down => temp_lut[68].CLK
shift_down => temp_lut[69].CLK
shift_down => temp_lut[70].CLK
shift_down => temp_lut[71].CLK
shift_down => temp_lut[72].CLK
shift_down => temp_lut[73].CLK
shift_down => temp_lut[74].CLK
shift_down => temp_lut[75].CLK
shift_down => temp_lut[76].CLK
shift_down => temp_lut[77].CLK
shift_down => temp_lut[78].CLK
shift_down => temp_lut[79].CLK
shift_down => temp_lut[80].CLK
shift_down => temp_lut[81].CLK
shift_down => temp_lut[82].CLK
shift_down => temp_lut[83].CLK
shift_down => temp_lut[84].CLK
shift_down => temp_lut[85].CLK
shift_down => temp_lut[86].CLK
shift_down => temp_lut[87].CLK
shift_down => temp_lut[88].CLK
shift_down => temp_lut[89].CLK
shift_down => temp_lut[90].CLK
shift_down => temp_lut[91].CLK
shift_down => temp_lut[92].CLK
shift_down => temp_lut[93].CLK
shift_down => temp_lut[94].CLK
shift_down => temp_lut[95].CLK
shift_down => temp_lut[96].CLK
shift_down => temp_lut[97].CLK
shift_down => temp_lut[98].CLK
shift_down => temp_lut[99].CLK
shift_down => temp_lut[100].CLK
shift_down => temp_lut[101].CLK
shift_down => temp_lut[102].CLK
shift_down => temp_lut[103].CLK
shift_down => temp_lut[104].CLK
shift_down => temp_lut[105].CLK
shift_down => temp_lut[106].CLK
shift_down => temp_lut[107].CLK
shift_down => temp_lut[108].CLK
shift_down => temp_lut[109].CLK
shift_down => temp_lut[110].CLK
shift_down => temp_lut[111].CLK
shift_down => temp_lut[112].CLK
shift_down => temp_lut[113].CLK
shift_down => temp_lut[114].CLK
shift_down => temp_lut[115].CLK
shift_down => temp_lut[116].CLK
shift_down => temp_lut[117].CLK
shift_down => temp_lut[118].CLK
shift_down => temp_lut[119].CLK
shift_down => lut[0]~reg0.CLK
shift_down => lut[1]~reg0.CLK
shift_down => lut[2]~reg0.CLK
shift_down => lut[3]~reg0.CLK
shift_down => lut[4]~reg0.CLK
shift_down => lut[5]~reg0.CLK
shift_down => lut[6]~reg0.CLK
shift_down => lut[7]~reg0.CLK
shift_down => lut[8]~reg0.CLK
shift_down => lut[9]~reg0.CLK
shift_down => lut[10]~reg0.CLK
shift_down => lut[11]~reg0.CLK
shift_down => lut[12]~reg0.CLK
shift_down => lut[13]~reg0.CLK
shift_down => lut[14]~reg0.CLK
shift_down => lut[15]~reg0.CLK
shift_down => lut[16]~reg0.CLK
shift_down => lut[17]~reg0.CLK
shift_down => lut[18]~reg0.CLK
shift_down => lut[19]~reg0.CLK
shift_down => lut[20]~reg0.CLK
shift_down => lut[21]~reg0.CLK
shift_down => lut[22]~reg0.CLK
shift_down => lut[23]~reg0.CLK
shift_down => lut[24]~reg0.CLK
shift_down => lut[25]~reg0.CLK
shift_down => lut[26]~reg0.CLK
shift_down => lut[27]~reg0.CLK
shift_down => lut[28]~reg0.CLK
shift_down => lut[29]~reg0.CLK
shift_down => lut[30]~reg0.CLK
shift_down => lut[31]~reg0.CLK
shift_down => lut[32]~reg0.CLK
shift_down => lut[33]~reg0.CLK
shift_down => lut[34]~reg0.CLK
shift_down => lut[35]~reg0.CLK
shift_down => lut[36]~reg0.CLK
shift_down => lut[37]~reg0.CLK
shift_down => lut[38]~reg0.CLK
shift_down => lut[39]~reg0.CLK
shift_down => lut[40]~reg0.CLK
shift_down => lut[41]~reg0.CLK
shift_down => lut[42]~reg0.CLK
shift_down => lut[43]~reg0.CLK
shift_down => lut[44]~reg0.CLK
shift_down => lut[45]~reg0.CLK
shift_down => lut[46]~reg0.CLK
shift_down => lut[47]~reg0.CLK
shift_down => lut[48]~reg0.CLK
shift_down => lut[49]~reg0.CLK
shift_down => lut[50]~reg0.CLK
shift_down => lut[51]~reg0.CLK
shift_down => lut[52]~reg0.CLK
shift_down => lut[53]~reg0.CLK
shift_down => lut[54]~reg0.CLK
shift_down => lut[55]~reg0.CLK
shift_down => lut[56]~reg0.CLK
shift_down => lut[57]~reg0.CLK
shift_down => lut[58]~reg0.CLK
shift_down => lut[59]~reg0.CLK
shift_down => lut[60]~reg0.CLK
shift_down => lut[61]~reg0.CLK
shift_down => lut[62]~reg0.CLK
shift_down => lut[63]~reg0.CLK
shift_down => lut[64]~reg0.CLK
shift_down => lut[65]~reg0.CLK
shift_down => lut[66]~reg0.CLK
shift_down => lut[67]~reg0.CLK
shift_down => lut[68]~reg0.CLK
shift_down => lut[69]~reg0.CLK
shift_down => lut[70]~reg0.CLK
shift_down => lut[71]~reg0.CLK
shift_down => lut[72]~reg0.CLK
shift_down => lut[73]~reg0.CLK
shift_down => lut[74]~reg0.CLK
shift_down => lut[75]~reg0.CLK
shift_down => lut[76]~reg0.CLK
shift_down => lut[77]~reg0.CLK
shift_down => lut[78]~reg0.CLK
shift_down => lut[79]~reg0.CLK
shift_down => lut[80]~reg0.CLK
shift_down => lut[81]~reg0.CLK
shift_down => lut[82]~reg0.CLK
shift_down => lut[83]~reg0.CLK
shift_down => lut[84]~reg0.CLK
shift_down => lut[85]~reg0.CLK
shift_down => lut[86]~reg0.CLK
shift_down => lut[87]~reg0.CLK
shift_down => lut[88]~reg0.CLK
shift_down => lut[89]~reg0.CLK
shift_down => lut[90]~reg0.CLK
shift_down => lut[91]~reg0.CLK
shift_down => lut[92]~reg0.CLK
shift_down => lut[93]~reg0.CLK
shift_down => lut[94]~reg0.CLK
shift_down => lut[95]~reg0.CLK
shift_down => lut[96]~reg0.CLK
shift_down => lut[97]~reg0.CLK
shift_down => lut[98]~reg0.CLK
shift_down => lut[99]~reg0.CLK
shift_down => lut[100]~reg0.CLK
shift_down => lut[101]~reg0.CLK
shift_down => lut[102]~reg0.CLK
shift_down => lut[103]~reg0.CLK
shift_down => lut[104]~reg0.CLK
shift_down => lut[105]~reg0.CLK
shift_down => lut[106]~reg0.CLK
shift_down => lut[107]~reg0.CLK
shift_down => lut[108]~reg0.CLK
shift_down => lut[109]~reg0.CLK
shift_down => lut[110]~reg0.CLK
shift_down => lut[111]~reg0.CLK
shift_down => lut[112]~reg0.CLK
shift_down => lut[113]~reg0.CLK
shift_down => lut[114]~reg0.CLK
shift_down => lut[115]~reg0.CLK
shift_down => lut[116]~reg0.CLK
shift_down => lut[117]~reg0.CLK
shift_down => lut[118]~reg0.CLK
shift_down => lut[119]~reg0.CLK
shift_down => length[0].CLK
shift_down => length[1].CLK
shift_down => length[2].CLK
shift_down => length[3].CLK
shift_down => length[4].CLK
shift_down => length[5].CLK
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => temp_lut.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => temp_lut[75].ENA
resetn => temp_lut[74].ENA
resetn => temp_lut[73].ENA
resetn => temp_lut[72].ENA
resetn => temp_lut[71].ENA
resetn => temp_lut[70].ENA
resetn => temp_lut[69].ENA
resetn => temp_lut[68].ENA
resetn => temp_lut[67].ENA
resetn => temp_lut[66].ENA
resetn => temp_lut[65].ENA
resetn => temp_lut[41].ENA
resetn => temp_lut[40].ENA
resetn => temp_lut[39].ENA
resetn => temp_lut[38].ENA
resetn => temp_lut[37].ENA
resetn => temp_lut[36].ENA
resetn => temp_lut[35].ENA
resetn => temp_lut[34].ENA
resetn => temp_lut[64].ENA
resetn => temp_lut[63].ENA
resetn => temp_lut[62].ENA
resetn => temp_lut[61].ENA
resetn => temp_lut[60].ENA
resetn => temp_lut[59].ENA
resetn => temp_lut[58].ENA
resetn => temp_lut[57].ENA
resetn => temp_lut[56].ENA
resetn => temp_lut[33].ENA
resetn => temp_lut[32].ENA
resetn => temp_lut[31].ENA
resetn => temp_lut[30].ENA
resetn => temp_lut[29].ENA
resetn => temp_lut[28].ENA
resetn => temp_lut[27].ENA
resetn => temp_lut[26].ENA
resetn => temp_lut[25].ENA
resetn => temp_lut[24].ENA
resetn => temp_lut[23].ENA
resetn => temp_lut[22].ENA
resetn => temp_lut[21].ENA
resetn => temp_lut[20].ENA
resetn => temp_lut[19].ENA
resetn => temp_lut[18].ENA
resetn => temp_lut[17].ENA
resetn => temp_lut[16].ENA
resetn => temp_lut[15].ENA
resetn => temp_lut[14].ENA
resetn => temp_lut[13].ENA
resetn => temp_lut[12].ENA
resetn => temp_lut[11].ENA
resetn => temp_lut[10].ENA
resetn => temp_lut[9].ENA
resetn => temp_lut[8].ENA
resetn => temp_lut[7].ENA
resetn => temp_lut[6].ENA
resetn => temp_lut[55].ENA
resetn => temp_lut[54].ENA
resetn => temp_lut[53].ENA
resetn => temp_lut[52].ENA
resetn => temp_lut[5].ENA
resetn => temp_lut[4].ENA
resetn => temp_lut[3].ENA
resetn => temp_lut[2].ENA
resetn => temp_lut[1].ENA
resetn => temp_lut[0].ENA
resetn => temp_lut[51].ENA
resetn => temp_lut[50].ENA
resetn => temp_lut[49].ENA
resetn => temp_lut[48].ENA
resetn => temp_lut[47].ENA
resetn => temp_lut[46].ENA
resetn => temp_lut[45].ENA
resetn => temp_lut[44].ENA
resetn => temp_lut[43].ENA
resetn => temp_lut[42].ENA
resetn => temp_lut[76].ENA
resetn => temp_lut[77].ENA
resetn => temp_lut[78].ENA
resetn => temp_lut[79].ENA
resetn => temp_lut[80].ENA
resetn => temp_lut[81].ENA
resetn => temp_lut[82].ENA
resetn => temp_lut[83].ENA
resetn => temp_lut[84].ENA
resetn => temp_lut[85].ENA
resetn => temp_lut[86].ENA
resetn => temp_lut[87].ENA
resetn => temp_lut[88].ENA
resetn => temp_lut[89].ENA
resetn => temp_lut[90].ENA
resetn => temp_lut[91].ENA
resetn => temp_lut[92].ENA
resetn => temp_lut[93].ENA
resetn => temp_lut[94].ENA
resetn => temp_lut[95].ENA
resetn => temp_lut[96].ENA
resetn => temp_lut[97].ENA
resetn => temp_lut[98].ENA
resetn => temp_lut[99].ENA
resetn => temp_lut[100].ENA
resetn => temp_lut[101].ENA
resetn => temp_lut[102].ENA
resetn => temp_lut[103].ENA
resetn => temp_lut[104].ENA
resetn => temp_lut[105].ENA
resetn => temp_lut[106].ENA
resetn => temp_lut[107].ENA
resetn => temp_lut[108].ENA
resetn => temp_lut[109].ENA
resetn => temp_lut[110].ENA
resetn => temp_lut[111].ENA
resetn => temp_lut[112].ENA
resetn => temp_lut[113].ENA
resetn => temp_lut[114].ENA
resetn => temp_lut[115].ENA
resetn => temp_lut[116].ENA
resetn => temp_lut[117].ENA
resetn => temp_lut[118].ENA
lut[0] <= lut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[1] <= lut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[2] <= lut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[3] <= lut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[4] <= lut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[5] <= lut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[6] <= lut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[7] <= lut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[8] <= lut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[9] <= lut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[10] <= lut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[11] <= lut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[12] <= lut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[13] <= lut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[14] <= lut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[15] <= lut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[16] <= lut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[17] <= lut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[18] <= lut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[19] <= lut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[20] <= lut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[21] <= lut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[22] <= lut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[23] <= lut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[24] <= lut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[25] <= lut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[26] <= lut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[27] <= lut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[28] <= lut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[29] <= lut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[30] <= lut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[31] <= lut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[32] <= lut[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[33] <= lut[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[34] <= lut[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[35] <= lut[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[36] <= lut[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[37] <= lut[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[38] <= lut[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[39] <= lut[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[40] <= lut[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[41] <= lut[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[42] <= lut[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[43] <= lut[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[44] <= lut[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[45] <= lut[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[46] <= lut[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[47] <= lut[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[48] <= lut[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[49] <= lut[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[50] <= lut[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[51] <= lut[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[52] <= lut[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[53] <= lut[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[54] <= lut[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[55] <= lut[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[56] <= lut[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[57] <= lut[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[58] <= lut[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[59] <= lut[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[60] <= lut[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[61] <= lut[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[62] <= lut[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[63] <= lut[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[64] <= lut[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[65] <= lut[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[66] <= lut[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[67] <= lut[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[68] <= lut[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[69] <= lut[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[70] <= lut[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[71] <= lut[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[72] <= lut[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[73] <= lut[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[74] <= lut[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[75] <= lut[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[76] <= lut[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[77] <= lut[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[78] <= lut[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[79] <= lut[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[80] <= lut[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[81] <= lut[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[82] <= lut[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[83] <= lut[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[84] <= lut[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[85] <= lut[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[86] <= lut[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[87] <= lut[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[88] <= lut[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[89] <= lut[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[90] <= lut[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[91] <= lut[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[92] <= lut[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[93] <= lut[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[94] <= lut[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[95] <= lut[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[96] <= lut[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[97] <= lut[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[98] <= lut[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[99] <= lut[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[100] <= lut[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[101] <= lut[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[102] <= lut[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[103] <= lut[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[104] <= lut[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[105] <= lut[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[106] <= lut[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[107] <= lut[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[108] <= lut[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[109] <= lut[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[110] <= lut[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[111] <= lut[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[112] <= lut[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[113] <= lut[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[114] <= lut[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[115] <= lut[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[116] <= lut[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[117] <= lut[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[118] <= lut[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[119] <= lut[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in => always1.IN1
in => always1.IN1
over <= over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|draw:t1
Clock => count[0].CLK
Clock => count[1].CLK
Clock => count[2].CLK
Clock => count[3].CLK
Clock => count[4].CLK
Clock => lut_row[0]~reg0.CLK
Clock => lut_row[1]~reg0.CLK
Clock => lut_row[2]~reg0.CLK
Clock => lut_row[3]~reg0.CLK
Clock => lut_row[4]~reg0.CLK
Clock => lut_row[5]~reg0.CLK
Clock => lut_row[6]~reg0.CLK
Clock => lut_row[7]~reg0.CLK
Clock => delete~reg0.CLK
Clock => shift_r~reg0.CLK
Clock => set~reg0.CLK
Clock => writeEn~reg0.CLK
Clock => current~1.DATAIN
start => Selector1.IN3
start => Selector0.IN2
resetn => ~NO_FANOUT~
lut[0] => Mux0.IN127
lut[1] => Mux0.IN126
lut[2] => Mux0.IN125
lut[3] => Mux0.IN124
lut[4] => Mux0.IN123
lut[5] => Mux0.IN122
lut[6] => Mux0.IN121
lut[7] => Mux0.IN120
lut[8] => Mux0.IN119
lut[9] => Mux0.IN118
lut[10] => Mux0.IN117
lut[11] => Mux0.IN116
lut[12] => Mux0.IN115
lut[13] => Mux0.IN114
lut[14] => Mux0.IN113
lut[15] => Mux0.IN112
lut[16] => Mux0.IN111
lut[17] => Mux0.IN110
lut[18] => Mux0.IN109
lut[19] => Mux0.IN108
lut[20] => Mux0.IN107
lut[21] => Mux0.IN106
lut[22] => Mux0.IN105
lut[23] => Mux0.IN104
lut[24] => Mux0.IN103
lut[25] => Mux0.IN102
lut[26] => Mux0.IN101
lut[27] => Mux0.IN100
lut[28] => Mux0.IN99
lut[29] => Mux0.IN98
lut[30] => Mux0.IN97
lut[31] => Mux0.IN96
lut[32] => Mux0.IN95
lut[33] => Mux0.IN94
lut[34] => Mux0.IN93
lut[35] => Mux0.IN92
lut[36] => Mux0.IN91
lut[37] => Mux0.IN90
lut[38] => Mux0.IN89
lut[39] => Mux0.IN88
lut[40] => Mux0.IN87
lut[41] => Mux0.IN86
lut[42] => Mux0.IN85
lut[43] => Mux0.IN84
lut[44] => Mux0.IN83
lut[45] => Mux0.IN82
lut[46] => Mux0.IN81
lut[47] => Mux0.IN80
lut[48] => Mux0.IN79
lut[49] => Mux0.IN78
lut[50] => Mux0.IN77
lut[51] => Mux0.IN76
lut[52] => Mux0.IN75
lut[53] => Mux0.IN74
lut[54] => Mux0.IN73
lut[55] => Mux0.IN72
lut[56] => Mux0.IN71
lut[57] => Mux0.IN70
lut[58] => Mux0.IN69
lut[59] => Mux0.IN68
lut[60] => Mux0.IN67
lut[61] => Mux0.IN66
lut[62] => Mux0.IN65
lut[63] => Mux0.IN64
lut[64] => Mux0.IN63
lut[65] => Mux0.IN62
lut[66] => Mux0.IN61
lut[67] => Mux0.IN60
lut[68] => Mux0.IN59
lut[69] => Mux0.IN58
lut[70] => Mux0.IN57
lut[71] => Mux0.IN56
lut[72] => Mux0.IN55
lut[73] => Mux0.IN54
lut[74] => Mux0.IN53
lut[75] => Mux0.IN52
lut[76] => Mux0.IN51
lut[77] => Mux0.IN50
lut[78] => Mux0.IN49
lut[79] => Mux0.IN48
lut[80] => Mux0.IN47
lut[81] => Mux0.IN46
lut[82] => Mux0.IN45
lut[83] => Mux0.IN44
lut[84] => Mux0.IN43
lut[85] => Mux0.IN42
lut[86] => Mux0.IN41
lut[87] => Mux0.IN40
lut[88] => Mux0.IN39
lut[89] => Mux0.IN38
lut[90] => Mux0.IN37
lut[91] => Mux0.IN36
lut[92] => Mux0.IN35
lut[93] => Mux0.IN34
lut[94] => Mux0.IN33
lut[95] => Mux0.IN32
lut[96] => Mux0.IN31
lut[97] => Mux0.IN30
lut[98] => Mux0.IN29
lut[99] => Mux0.IN28
lut[100] => Mux0.IN27
lut[101] => Mux0.IN26
lut[102] => Mux0.IN25
lut[103] => Mux0.IN24
lut[104] => Mux0.IN23
lut[105] => Mux0.IN22
lut[106] => Mux0.IN21
lut[107] => Mux0.IN20
lut[108] => Mux0.IN19
lut[109] => Mux0.IN18
lut[110] => Mux0.IN17
lut[111] => Mux0.IN16
lut[112] => Mux0.IN15
lut[113] => Mux0.IN14
lut[114] => Mux0.IN13
lut[115] => Mux0.IN12
lut[116] => Mux0.IN11
lut[117] => Mux0.IN10
lut[118] => Mux0.IN9
lut[119] => Mux0.IN8
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_r <= shift_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
set <= set~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[0] <= lut_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[1] <= lut_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[2] <= lut_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[3] <= lut_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[4] <= lut_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[5] <= lut_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[6] <= lut_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[7] <= lut_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delete <= delete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|datapath:d1
x_init[0] => x_out.DATAB
x_init[1] => x_out.DATAB
x_init[2] => x_out.DATAB
x_init[3] => x_out.DATAB
x_init[4] => x_out.DATAB
x_init[5] => x_out.DATAB
x_init[6] => x_out.DATAB
x_init[7] => x_out.DATAB
y_init[0] => y_out[0]~reg0.DATAIN
y_init[1] => y_out[1]~reg0.DATAIN
y_init[2] => y_out[2]~reg0.DATAIN
y_init[3] => y_out[3]~reg0.DATAIN
y_init[4] => y_out[4]~reg0.DATAIN
y_init[5] => y_out[5]~reg0.DATAIN
y_init[6] => y_out[6]~reg0.DATAIN
y_init[7] => y_out[7]~reg0.DATAIN
Clock => colour[0]~reg0.CLK
Clock => colour[1]~reg0.CLK
Clock => colour[2]~reg0.CLK
Clock => y_out[0]~reg0.CLK
Clock => y_out[1]~reg0.CLK
Clock => y_out[2]~reg0.CLK
Clock => y_out[3]~reg0.CLK
Clock => y_out[4]~reg0.CLK
Clock => y_out[5]~reg0.CLK
Clock => y_out[6]~reg0.CLK
Clock => y_out[7]~reg0.CLK
Clock => x_out[0]~reg0.CLK
Clock => x_out[1]~reg0.CLK
Clock => x_out[2]~reg0.CLK
Clock => x_out[3]~reg0.CLK
Clock => x_out[4]~reg0.CLK
Clock => x_out[5]~reg0.CLK
Clock => x_out[6]~reg0.CLK
Clock => x_out[7]~reg0.CLK
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
resetn => ~NO_FANOUT~
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => y_out[0]~reg0.ENA
set => y_out[1]~reg0.ENA
set => y_out[2]~reg0.ENA
set => y_out[3]~reg0.ENA
set => y_out[4]~reg0.ENA
set => y_out[5]~reg0.ENA
set => y_out[6]~reg0.ENA
set => y_out[7]~reg0.ENA
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= y_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|random_generator:r2
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => random_next[0].CLK
CLOCK_50 => random_next[1].CLK
CLOCK_50 => random_next[2].CLK
CLOCK_50 => random_next[3].CLK
CLOCK_50 => random_next[4].CLK
CLOCK_50 => random_next[5].CLK
CLOCK_50 => random_next[6].CLK
CLOCK_50 => random_next[7].CLK
CLOCK_50 => random_next[8].CLK
CLOCK_50 => random_next[9].CLK
CLOCK_50 => random_next[10].CLK
CLOCK_50 => random_next[13].CLK
CLOCK_50 => random_next[16].CLK
CLOCK_50 => out[0]~reg0.CLK
CLOCK_50 => out[1]~reg0.CLK
CLOCK_50 => out[2]~reg0.CLK
CLOCK_50 => out[3]~reg0.CLK
CLOCK_50 => out[4]~reg0.CLK
CLOCK_50 => out[5]~reg0.CLK
CLOCK_50 => out[6]~reg0.CLK
CLOCK_50 => out[7]~reg0.CLK
CLOCK_50 => out[8]~reg0.CLK
CLOCK_50 => out[9]~reg0.CLK
CLOCK_50 => random[0].CLK
CLOCK_50 => random[1].CLK
CLOCK_50 => random[2].CLK
CLOCK_50 => random[3].CLK
CLOCK_50 => random[4].CLK
CLOCK_50 => random[5].CLK
CLOCK_50 => random[6].CLK
CLOCK_50 => random[7].CLK
CLOCK_50 => random[8].CLK
CLOCK_50 => random[9].CLK
CLOCK_50 => random[10].CLK
CLOCK_50 => random[13].CLK
CLOCK_50 => random[16].CLK


|PianoTiles|LUT:l2
CLOCK_50 => ~NO_FANOUT~
shift_down => over~reg0.CLK
shift_down => temp_lut[0].CLK
shift_down => temp_lut[1].CLK
shift_down => temp_lut[2].CLK
shift_down => temp_lut[3].CLK
shift_down => temp_lut[4].CLK
shift_down => temp_lut[5].CLK
shift_down => temp_lut[6].CLK
shift_down => temp_lut[7].CLK
shift_down => temp_lut[8].CLK
shift_down => temp_lut[9].CLK
shift_down => temp_lut[10].CLK
shift_down => temp_lut[11].CLK
shift_down => temp_lut[12].CLK
shift_down => temp_lut[13].CLK
shift_down => temp_lut[14].CLK
shift_down => temp_lut[15].CLK
shift_down => temp_lut[16].CLK
shift_down => temp_lut[17].CLK
shift_down => temp_lut[18].CLK
shift_down => temp_lut[19].CLK
shift_down => temp_lut[20].CLK
shift_down => temp_lut[21].CLK
shift_down => temp_lut[22].CLK
shift_down => temp_lut[23].CLK
shift_down => temp_lut[24].CLK
shift_down => temp_lut[25].CLK
shift_down => temp_lut[26].CLK
shift_down => temp_lut[27].CLK
shift_down => temp_lut[28].CLK
shift_down => temp_lut[29].CLK
shift_down => temp_lut[30].CLK
shift_down => temp_lut[31].CLK
shift_down => temp_lut[32].CLK
shift_down => temp_lut[33].CLK
shift_down => temp_lut[34].CLK
shift_down => temp_lut[35].CLK
shift_down => temp_lut[36].CLK
shift_down => temp_lut[37].CLK
shift_down => temp_lut[38].CLK
shift_down => temp_lut[39].CLK
shift_down => temp_lut[40].CLK
shift_down => temp_lut[41].CLK
shift_down => temp_lut[42].CLK
shift_down => temp_lut[43].CLK
shift_down => temp_lut[44].CLK
shift_down => temp_lut[45].CLK
shift_down => temp_lut[46].CLK
shift_down => temp_lut[47].CLK
shift_down => temp_lut[48].CLK
shift_down => temp_lut[49].CLK
shift_down => temp_lut[50].CLK
shift_down => temp_lut[51].CLK
shift_down => temp_lut[52].CLK
shift_down => temp_lut[53].CLK
shift_down => temp_lut[54].CLK
shift_down => temp_lut[55].CLK
shift_down => temp_lut[56].CLK
shift_down => temp_lut[57].CLK
shift_down => temp_lut[58].CLK
shift_down => temp_lut[59].CLK
shift_down => temp_lut[60].CLK
shift_down => temp_lut[61].CLK
shift_down => temp_lut[62].CLK
shift_down => temp_lut[63].CLK
shift_down => temp_lut[64].CLK
shift_down => temp_lut[65].CLK
shift_down => temp_lut[66].CLK
shift_down => temp_lut[67].CLK
shift_down => temp_lut[68].CLK
shift_down => temp_lut[69].CLK
shift_down => temp_lut[70].CLK
shift_down => temp_lut[71].CLK
shift_down => temp_lut[72].CLK
shift_down => temp_lut[73].CLK
shift_down => temp_lut[74].CLK
shift_down => temp_lut[75].CLK
shift_down => temp_lut[76].CLK
shift_down => temp_lut[77].CLK
shift_down => temp_lut[78].CLK
shift_down => temp_lut[79].CLK
shift_down => temp_lut[80].CLK
shift_down => temp_lut[81].CLK
shift_down => temp_lut[82].CLK
shift_down => temp_lut[83].CLK
shift_down => temp_lut[84].CLK
shift_down => temp_lut[85].CLK
shift_down => temp_lut[86].CLK
shift_down => temp_lut[87].CLK
shift_down => temp_lut[88].CLK
shift_down => temp_lut[89].CLK
shift_down => temp_lut[90].CLK
shift_down => temp_lut[91].CLK
shift_down => temp_lut[92].CLK
shift_down => temp_lut[93].CLK
shift_down => temp_lut[94].CLK
shift_down => temp_lut[95].CLK
shift_down => temp_lut[96].CLK
shift_down => temp_lut[97].CLK
shift_down => temp_lut[98].CLK
shift_down => temp_lut[99].CLK
shift_down => temp_lut[100].CLK
shift_down => temp_lut[101].CLK
shift_down => temp_lut[102].CLK
shift_down => temp_lut[103].CLK
shift_down => temp_lut[104].CLK
shift_down => temp_lut[105].CLK
shift_down => temp_lut[106].CLK
shift_down => temp_lut[107].CLK
shift_down => temp_lut[108].CLK
shift_down => temp_lut[109].CLK
shift_down => temp_lut[110].CLK
shift_down => temp_lut[111].CLK
shift_down => temp_lut[112].CLK
shift_down => temp_lut[113].CLK
shift_down => temp_lut[114].CLK
shift_down => temp_lut[115].CLK
shift_down => temp_lut[116].CLK
shift_down => temp_lut[117].CLK
shift_down => temp_lut[118].CLK
shift_down => temp_lut[119].CLK
shift_down => lut[0]~reg0.CLK
shift_down => lut[1]~reg0.CLK
shift_down => lut[2]~reg0.CLK
shift_down => lut[3]~reg0.CLK
shift_down => lut[4]~reg0.CLK
shift_down => lut[5]~reg0.CLK
shift_down => lut[6]~reg0.CLK
shift_down => lut[7]~reg0.CLK
shift_down => lut[8]~reg0.CLK
shift_down => lut[9]~reg0.CLK
shift_down => lut[10]~reg0.CLK
shift_down => lut[11]~reg0.CLK
shift_down => lut[12]~reg0.CLK
shift_down => lut[13]~reg0.CLK
shift_down => lut[14]~reg0.CLK
shift_down => lut[15]~reg0.CLK
shift_down => lut[16]~reg0.CLK
shift_down => lut[17]~reg0.CLK
shift_down => lut[18]~reg0.CLK
shift_down => lut[19]~reg0.CLK
shift_down => lut[20]~reg0.CLK
shift_down => lut[21]~reg0.CLK
shift_down => lut[22]~reg0.CLK
shift_down => lut[23]~reg0.CLK
shift_down => lut[24]~reg0.CLK
shift_down => lut[25]~reg0.CLK
shift_down => lut[26]~reg0.CLK
shift_down => lut[27]~reg0.CLK
shift_down => lut[28]~reg0.CLK
shift_down => lut[29]~reg0.CLK
shift_down => lut[30]~reg0.CLK
shift_down => lut[31]~reg0.CLK
shift_down => lut[32]~reg0.CLK
shift_down => lut[33]~reg0.CLK
shift_down => lut[34]~reg0.CLK
shift_down => lut[35]~reg0.CLK
shift_down => lut[36]~reg0.CLK
shift_down => lut[37]~reg0.CLK
shift_down => lut[38]~reg0.CLK
shift_down => lut[39]~reg0.CLK
shift_down => lut[40]~reg0.CLK
shift_down => lut[41]~reg0.CLK
shift_down => lut[42]~reg0.CLK
shift_down => lut[43]~reg0.CLK
shift_down => lut[44]~reg0.CLK
shift_down => lut[45]~reg0.CLK
shift_down => lut[46]~reg0.CLK
shift_down => lut[47]~reg0.CLK
shift_down => lut[48]~reg0.CLK
shift_down => lut[49]~reg0.CLK
shift_down => lut[50]~reg0.CLK
shift_down => lut[51]~reg0.CLK
shift_down => lut[52]~reg0.CLK
shift_down => lut[53]~reg0.CLK
shift_down => lut[54]~reg0.CLK
shift_down => lut[55]~reg0.CLK
shift_down => lut[56]~reg0.CLK
shift_down => lut[57]~reg0.CLK
shift_down => lut[58]~reg0.CLK
shift_down => lut[59]~reg0.CLK
shift_down => lut[60]~reg0.CLK
shift_down => lut[61]~reg0.CLK
shift_down => lut[62]~reg0.CLK
shift_down => lut[63]~reg0.CLK
shift_down => lut[64]~reg0.CLK
shift_down => lut[65]~reg0.CLK
shift_down => lut[66]~reg0.CLK
shift_down => lut[67]~reg0.CLK
shift_down => lut[68]~reg0.CLK
shift_down => lut[69]~reg0.CLK
shift_down => lut[70]~reg0.CLK
shift_down => lut[71]~reg0.CLK
shift_down => lut[72]~reg0.CLK
shift_down => lut[73]~reg0.CLK
shift_down => lut[74]~reg0.CLK
shift_down => lut[75]~reg0.CLK
shift_down => lut[76]~reg0.CLK
shift_down => lut[77]~reg0.CLK
shift_down => lut[78]~reg0.CLK
shift_down => lut[79]~reg0.CLK
shift_down => lut[80]~reg0.CLK
shift_down => lut[81]~reg0.CLK
shift_down => lut[82]~reg0.CLK
shift_down => lut[83]~reg0.CLK
shift_down => lut[84]~reg0.CLK
shift_down => lut[85]~reg0.CLK
shift_down => lut[86]~reg0.CLK
shift_down => lut[87]~reg0.CLK
shift_down => lut[88]~reg0.CLK
shift_down => lut[89]~reg0.CLK
shift_down => lut[90]~reg0.CLK
shift_down => lut[91]~reg0.CLK
shift_down => lut[92]~reg0.CLK
shift_down => lut[93]~reg0.CLK
shift_down => lut[94]~reg0.CLK
shift_down => lut[95]~reg0.CLK
shift_down => lut[96]~reg0.CLK
shift_down => lut[97]~reg0.CLK
shift_down => lut[98]~reg0.CLK
shift_down => lut[99]~reg0.CLK
shift_down => lut[100]~reg0.CLK
shift_down => lut[101]~reg0.CLK
shift_down => lut[102]~reg0.CLK
shift_down => lut[103]~reg0.CLK
shift_down => lut[104]~reg0.CLK
shift_down => lut[105]~reg0.CLK
shift_down => lut[106]~reg0.CLK
shift_down => lut[107]~reg0.CLK
shift_down => lut[108]~reg0.CLK
shift_down => lut[109]~reg0.CLK
shift_down => lut[110]~reg0.CLK
shift_down => lut[111]~reg0.CLK
shift_down => lut[112]~reg0.CLK
shift_down => lut[113]~reg0.CLK
shift_down => lut[114]~reg0.CLK
shift_down => lut[115]~reg0.CLK
shift_down => lut[116]~reg0.CLK
shift_down => lut[117]~reg0.CLK
shift_down => lut[118]~reg0.CLK
shift_down => lut[119]~reg0.CLK
shift_down => length[0].CLK
shift_down => length[1].CLK
shift_down => length[2].CLK
shift_down => length[3].CLK
shift_down => length[4].CLK
shift_down => length[5].CLK
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => temp_lut.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => temp_lut[75].ENA
resetn => temp_lut[74].ENA
resetn => temp_lut[73].ENA
resetn => temp_lut[72].ENA
resetn => temp_lut[71].ENA
resetn => temp_lut[70].ENA
resetn => temp_lut[69].ENA
resetn => temp_lut[68].ENA
resetn => temp_lut[67].ENA
resetn => temp_lut[66].ENA
resetn => temp_lut[65].ENA
resetn => temp_lut[41].ENA
resetn => temp_lut[40].ENA
resetn => temp_lut[39].ENA
resetn => temp_lut[38].ENA
resetn => temp_lut[37].ENA
resetn => temp_lut[36].ENA
resetn => temp_lut[35].ENA
resetn => temp_lut[34].ENA
resetn => temp_lut[64].ENA
resetn => temp_lut[63].ENA
resetn => temp_lut[62].ENA
resetn => temp_lut[61].ENA
resetn => temp_lut[60].ENA
resetn => temp_lut[59].ENA
resetn => temp_lut[58].ENA
resetn => temp_lut[57].ENA
resetn => temp_lut[56].ENA
resetn => temp_lut[33].ENA
resetn => temp_lut[32].ENA
resetn => temp_lut[31].ENA
resetn => temp_lut[30].ENA
resetn => temp_lut[29].ENA
resetn => temp_lut[28].ENA
resetn => temp_lut[27].ENA
resetn => temp_lut[26].ENA
resetn => temp_lut[25].ENA
resetn => temp_lut[24].ENA
resetn => temp_lut[23].ENA
resetn => temp_lut[22].ENA
resetn => temp_lut[21].ENA
resetn => temp_lut[20].ENA
resetn => temp_lut[19].ENA
resetn => temp_lut[18].ENA
resetn => temp_lut[17].ENA
resetn => temp_lut[16].ENA
resetn => temp_lut[15].ENA
resetn => temp_lut[14].ENA
resetn => temp_lut[13].ENA
resetn => temp_lut[12].ENA
resetn => temp_lut[11].ENA
resetn => temp_lut[10].ENA
resetn => temp_lut[9].ENA
resetn => temp_lut[8].ENA
resetn => temp_lut[7].ENA
resetn => temp_lut[6].ENA
resetn => temp_lut[55].ENA
resetn => temp_lut[54].ENA
resetn => temp_lut[53].ENA
resetn => temp_lut[52].ENA
resetn => temp_lut[5].ENA
resetn => temp_lut[4].ENA
resetn => temp_lut[3].ENA
resetn => temp_lut[2].ENA
resetn => temp_lut[1].ENA
resetn => temp_lut[0].ENA
resetn => temp_lut[51].ENA
resetn => temp_lut[50].ENA
resetn => temp_lut[49].ENA
resetn => temp_lut[48].ENA
resetn => temp_lut[47].ENA
resetn => temp_lut[46].ENA
resetn => temp_lut[45].ENA
resetn => temp_lut[44].ENA
resetn => temp_lut[43].ENA
resetn => temp_lut[42].ENA
resetn => temp_lut[76].ENA
resetn => temp_lut[77].ENA
resetn => temp_lut[78].ENA
resetn => temp_lut[79].ENA
resetn => temp_lut[80].ENA
resetn => temp_lut[81].ENA
resetn => temp_lut[82].ENA
resetn => temp_lut[83].ENA
resetn => temp_lut[84].ENA
resetn => temp_lut[85].ENA
resetn => temp_lut[86].ENA
resetn => temp_lut[87].ENA
resetn => temp_lut[88].ENA
resetn => temp_lut[89].ENA
resetn => temp_lut[90].ENA
resetn => temp_lut[91].ENA
resetn => temp_lut[92].ENA
resetn => temp_lut[93].ENA
resetn => temp_lut[94].ENA
resetn => temp_lut[95].ENA
resetn => temp_lut[96].ENA
resetn => temp_lut[97].ENA
resetn => temp_lut[98].ENA
resetn => temp_lut[99].ENA
resetn => temp_lut[100].ENA
resetn => temp_lut[101].ENA
resetn => temp_lut[102].ENA
resetn => temp_lut[103].ENA
resetn => temp_lut[104].ENA
resetn => temp_lut[105].ENA
resetn => temp_lut[106].ENA
resetn => temp_lut[107].ENA
resetn => temp_lut[108].ENA
resetn => temp_lut[109].ENA
resetn => temp_lut[110].ENA
resetn => temp_lut[111].ENA
resetn => temp_lut[112].ENA
resetn => temp_lut[113].ENA
resetn => temp_lut[114].ENA
resetn => temp_lut[115].ENA
resetn => temp_lut[116].ENA
resetn => temp_lut[117].ENA
resetn => temp_lut[118].ENA
lut[0] <= lut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[1] <= lut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[2] <= lut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[3] <= lut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[4] <= lut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[5] <= lut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[6] <= lut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[7] <= lut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[8] <= lut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[9] <= lut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[10] <= lut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[11] <= lut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[12] <= lut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[13] <= lut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[14] <= lut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[15] <= lut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[16] <= lut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[17] <= lut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[18] <= lut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[19] <= lut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[20] <= lut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[21] <= lut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[22] <= lut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[23] <= lut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[24] <= lut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[25] <= lut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[26] <= lut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[27] <= lut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[28] <= lut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[29] <= lut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[30] <= lut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[31] <= lut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[32] <= lut[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[33] <= lut[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[34] <= lut[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[35] <= lut[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[36] <= lut[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[37] <= lut[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[38] <= lut[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[39] <= lut[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[40] <= lut[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[41] <= lut[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[42] <= lut[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[43] <= lut[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[44] <= lut[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[45] <= lut[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[46] <= lut[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[47] <= lut[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[48] <= lut[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[49] <= lut[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[50] <= lut[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[51] <= lut[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[52] <= lut[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[53] <= lut[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[54] <= lut[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[55] <= lut[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[56] <= lut[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[57] <= lut[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[58] <= lut[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[59] <= lut[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[60] <= lut[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[61] <= lut[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[62] <= lut[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[63] <= lut[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[64] <= lut[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[65] <= lut[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[66] <= lut[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[67] <= lut[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[68] <= lut[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[69] <= lut[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[70] <= lut[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[71] <= lut[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[72] <= lut[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[73] <= lut[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[74] <= lut[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[75] <= lut[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[76] <= lut[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[77] <= lut[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[78] <= lut[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[79] <= lut[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[80] <= lut[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[81] <= lut[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[82] <= lut[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[83] <= lut[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[84] <= lut[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[85] <= lut[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[86] <= lut[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[87] <= lut[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[88] <= lut[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[89] <= lut[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[90] <= lut[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[91] <= lut[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[92] <= lut[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[93] <= lut[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[94] <= lut[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[95] <= lut[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[96] <= lut[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[97] <= lut[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[98] <= lut[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[99] <= lut[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[100] <= lut[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[101] <= lut[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[102] <= lut[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[103] <= lut[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[104] <= lut[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[105] <= lut[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[106] <= lut[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[107] <= lut[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[108] <= lut[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[109] <= lut[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[110] <= lut[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[111] <= lut[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[112] <= lut[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[113] <= lut[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[114] <= lut[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[115] <= lut[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[116] <= lut[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[117] <= lut[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[118] <= lut[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[119] <= lut[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in => always1.IN1
in => always1.IN1
over <= over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|draw:t2
Clock => count[0].CLK
Clock => count[1].CLK
Clock => count[2].CLK
Clock => count[3].CLK
Clock => count[4].CLK
Clock => lut_row[0]~reg0.CLK
Clock => lut_row[1]~reg0.CLK
Clock => lut_row[2]~reg0.CLK
Clock => lut_row[3]~reg0.CLK
Clock => lut_row[4]~reg0.CLK
Clock => lut_row[5]~reg0.CLK
Clock => lut_row[6]~reg0.CLK
Clock => lut_row[7]~reg0.CLK
Clock => delete~reg0.CLK
Clock => shift_r~reg0.CLK
Clock => set~reg0.CLK
Clock => writeEn~reg0.CLK
Clock => current~1.DATAIN
start => Selector1.IN3
start => Selector0.IN2
resetn => ~NO_FANOUT~
lut[0] => Mux0.IN127
lut[1] => Mux0.IN126
lut[2] => Mux0.IN125
lut[3] => Mux0.IN124
lut[4] => Mux0.IN123
lut[5] => Mux0.IN122
lut[6] => Mux0.IN121
lut[7] => Mux0.IN120
lut[8] => Mux0.IN119
lut[9] => Mux0.IN118
lut[10] => Mux0.IN117
lut[11] => Mux0.IN116
lut[12] => Mux0.IN115
lut[13] => Mux0.IN114
lut[14] => Mux0.IN113
lut[15] => Mux0.IN112
lut[16] => Mux0.IN111
lut[17] => Mux0.IN110
lut[18] => Mux0.IN109
lut[19] => Mux0.IN108
lut[20] => Mux0.IN107
lut[21] => Mux0.IN106
lut[22] => Mux0.IN105
lut[23] => Mux0.IN104
lut[24] => Mux0.IN103
lut[25] => Mux0.IN102
lut[26] => Mux0.IN101
lut[27] => Mux0.IN100
lut[28] => Mux0.IN99
lut[29] => Mux0.IN98
lut[30] => Mux0.IN97
lut[31] => Mux0.IN96
lut[32] => Mux0.IN95
lut[33] => Mux0.IN94
lut[34] => Mux0.IN93
lut[35] => Mux0.IN92
lut[36] => Mux0.IN91
lut[37] => Mux0.IN90
lut[38] => Mux0.IN89
lut[39] => Mux0.IN88
lut[40] => Mux0.IN87
lut[41] => Mux0.IN86
lut[42] => Mux0.IN85
lut[43] => Mux0.IN84
lut[44] => Mux0.IN83
lut[45] => Mux0.IN82
lut[46] => Mux0.IN81
lut[47] => Mux0.IN80
lut[48] => Mux0.IN79
lut[49] => Mux0.IN78
lut[50] => Mux0.IN77
lut[51] => Mux0.IN76
lut[52] => Mux0.IN75
lut[53] => Mux0.IN74
lut[54] => Mux0.IN73
lut[55] => Mux0.IN72
lut[56] => Mux0.IN71
lut[57] => Mux0.IN70
lut[58] => Mux0.IN69
lut[59] => Mux0.IN68
lut[60] => Mux0.IN67
lut[61] => Mux0.IN66
lut[62] => Mux0.IN65
lut[63] => Mux0.IN64
lut[64] => Mux0.IN63
lut[65] => Mux0.IN62
lut[66] => Mux0.IN61
lut[67] => Mux0.IN60
lut[68] => Mux0.IN59
lut[69] => Mux0.IN58
lut[70] => Mux0.IN57
lut[71] => Mux0.IN56
lut[72] => Mux0.IN55
lut[73] => Mux0.IN54
lut[74] => Mux0.IN53
lut[75] => Mux0.IN52
lut[76] => Mux0.IN51
lut[77] => Mux0.IN50
lut[78] => Mux0.IN49
lut[79] => Mux0.IN48
lut[80] => Mux0.IN47
lut[81] => Mux0.IN46
lut[82] => Mux0.IN45
lut[83] => Mux0.IN44
lut[84] => Mux0.IN43
lut[85] => Mux0.IN42
lut[86] => Mux0.IN41
lut[87] => Mux0.IN40
lut[88] => Mux0.IN39
lut[89] => Mux0.IN38
lut[90] => Mux0.IN37
lut[91] => Mux0.IN36
lut[92] => Mux0.IN35
lut[93] => Mux0.IN34
lut[94] => Mux0.IN33
lut[95] => Mux0.IN32
lut[96] => Mux0.IN31
lut[97] => Mux0.IN30
lut[98] => Mux0.IN29
lut[99] => Mux0.IN28
lut[100] => Mux0.IN27
lut[101] => Mux0.IN26
lut[102] => Mux0.IN25
lut[103] => Mux0.IN24
lut[104] => Mux0.IN23
lut[105] => Mux0.IN22
lut[106] => Mux0.IN21
lut[107] => Mux0.IN20
lut[108] => Mux0.IN19
lut[109] => Mux0.IN18
lut[110] => Mux0.IN17
lut[111] => Mux0.IN16
lut[112] => Mux0.IN15
lut[113] => Mux0.IN14
lut[114] => Mux0.IN13
lut[115] => Mux0.IN12
lut[116] => Mux0.IN11
lut[117] => Mux0.IN10
lut[118] => Mux0.IN9
lut[119] => Mux0.IN8
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_r <= shift_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
set <= set~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[0] <= lut_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[1] <= lut_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[2] <= lut_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[3] <= lut_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[4] <= lut_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[5] <= lut_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[6] <= lut_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[7] <= lut_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delete <= delete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|datapath:d2
x_init[0] => x_out.DATAB
x_init[1] => x_out.DATAB
x_init[2] => x_out.DATAB
x_init[3] => x_out.DATAB
x_init[4] => x_out.DATAB
x_init[5] => x_out.DATAB
x_init[6] => x_out.DATAB
x_init[7] => x_out.DATAB
y_init[0] => y_out[0]~reg0.DATAIN
y_init[1] => y_out[1]~reg0.DATAIN
y_init[2] => y_out[2]~reg0.DATAIN
y_init[3] => y_out[3]~reg0.DATAIN
y_init[4] => y_out[4]~reg0.DATAIN
y_init[5] => y_out[5]~reg0.DATAIN
y_init[6] => y_out[6]~reg0.DATAIN
y_init[7] => y_out[7]~reg0.DATAIN
Clock => colour[0]~reg0.CLK
Clock => colour[1]~reg0.CLK
Clock => colour[2]~reg0.CLK
Clock => y_out[0]~reg0.CLK
Clock => y_out[1]~reg0.CLK
Clock => y_out[2]~reg0.CLK
Clock => y_out[3]~reg0.CLK
Clock => y_out[4]~reg0.CLK
Clock => y_out[5]~reg0.CLK
Clock => y_out[6]~reg0.CLK
Clock => y_out[7]~reg0.CLK
Clock => x_out[0]~reg0.CLK
Clock => x_out[1]~reg0.CLK
Clock => x_out[2]~reg0.CLK
Clock => x_out[3]~reg0.CLK
Clock => x_out[4]~reg0.CLK
Clock => x_out[5]~reg0.CLK
Clock => x_out[6]~reg0.CLK
Clock => x_out[7]~reg0.CLK
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
resetn => ~NO_FANOUT~
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => y_out[0]~reg0.ENA
set => y_out[1]~reg0.ENA
set => y_out[2]~reg0.ENA
set => y_out[3]~reg0.ENA
set => y_out[4]~reg0.ENA
set => y_out[5]~reg0.ENA
set => y_out[6]~reg0.ENA
set => y_out[7]~reg0.ENA
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= y_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|random_generator:r3
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => random_next[0].CLK
CLOCK_50 => random_next[1].CLK
CLOCK_50 => random_next[2].CLK
CLOCK_50 => random_next[3].CLK
CLOCK_50 => random_next[4].CLK
CLOCK_50 => random_next[5].CLK
CLOCK_50 => random_next[6].CLK
CLOCK_50 => random_next[7].CLK
CLOCK_50 => random_next[8].CLK
CLOCK_50 => random_next[9].CLK
CLOCK_50 => random_next[10].CLK
CLOCK_50 => random_next[13].CLK
CLOCK_50 => random_next[16].CLK
CLOCK_50 => out[0]~reg0.CLK
CLOCK_50 => out[1]~reg0.CLK
CLOCK_50 => out[2]~reg0.CLK
CLOCK_50 => out[3]~reg0.CLK
CLOCK_50 => out[4]~reg0.CLK
CLOCK_50 => out[5]~reg0.CLK
CLOCK_50 => out[6]~reg0.CLK
CLOCK_50 => out[7]~reg0.CLK
CLOCK_50 => out[8]~reg0.CLK
CLOCK_50 => out[9]~reg0.CLK
CLOCK_50 => random[0].CLK
CLOCK_50 => random[1].CLK
CLOCK_50 => random[2].CLK
CLOCK_50 => random[3].CLK
CLOCK_50 => random[4].CLK
CLOCK_50 => random[5].CLK
CLOCK_50 => random[6].CLK
CLOCK_50 => random[7].CLK
CLOCK_50 => random[8].CLK
CLOCK_50 => random[9].CLK
CLOCK_50 => random[10].CLK
CLOCK_50 => random[13].CLK
CLOCK_50 => random[16].CLK


|PianoTiles|LUT:l3
CLOCK_50 => ~NO_FANOUT~
shift_down => over~reg0.CLK
shift_down => temp_lut[0].CLK
shift_down => temp_lut[1].CLK
shift_down => temp_lut[2].CLK
shift_down => temp_lut[3].CLK
shift_down => temp_lut[4].CLK
shift_down => temp_lut[5].CLK
shift_down => temp_lut[6].CLK
shift_down => temp_lut[7].CLK
shift_down => temp_lut[8].CLK
shift_down => temp_lut[9].CLK
shift_down => temp_lut[10].CLK
shift_down => temp_lut[11].CLK
shift_down => temp_lut[12].CLK
shift_down => temp_lut[13].CLK
shift_down => temp_lut[14].CLK
shift_down => temp_lut[15].CLK
shift_down => temp_lut[16].CLK
shift_down => temp_lut[17].CLK
shift_down => temp_lut[18].CLK
shift_down => temp_lut[19].CLK
shift_down => temp_lut[20].CLK
shift_down => temp_lut[21].CLK
shift_down => temp_lut[22].CLK
shift_down => temp_lut[23].CLK
shift_down => temp_lut[24].CLK
shift_down => temp_lut[25].CLK
shift_down => temp_lut[26].CLK
shift_down => temp_lut[27].CLK
shift_down => temp_lut[28].CLK
shift_down => temp_lut[29].CLK
shift_down => temp_lut[30].CLK
shift_down => temp_lut[31].CLK
shift_down => temp_lut[32].CLK
shift_down => temp_lut[33].CLK
shift_down => temp_lut[34].CLK
shift_down => temp_lut[35].CLK
shift_down => temp_lut[36].CLK
shift_down => temp_lut[37].CLK
shift_down => temp_lut[38].CLK
shift_down => temp_lut[39].CLK
shift_down => temp_lut[40].CLK
shift_down => temp_lut[41].CLK
shift_down => temp_lut[42].CLK
shift_down => temp_lut[43].CLK
shift_down => temp_lut[44].CLK
shift_down => temp_lut[45].CLK
shift_down => temp_lut[46].CLK
shift_down => temp_lut[47].CLK
shift_down => temp_lut[48].CLK
shift_down => temp_lut[49].CLK
shift_down => temp_lut[50].CLK
shift_down => temp_lut[51].CLK
shift_down => temp_lut[52].CLK
shift_down => temp_lut[53].CLK
shift_down => temp_lut[54].CLK
shift_down => temp_lut[55].CLK
shift_down => temp_lut[56].CLK
shift_down => temp_lut[57].CLK
shift_down => temp_lut[58].CLK
shift_down => temp_lut[59].CLK
shift_down => temp_lut[60].CLK
shift_down => temp_lut[61].CLK
shift_down => temp_lut[62].CLK
shift_down => temp_lut[63].CLK
shift_down => temp_lut[64].CLK
shift_down => temp_lut[65].CLK
shift_down => temp_lut[66].CLK
shift_down => temp_lut[67].CLK
shift_down => temp_lut[68].CLK
shift_down => temp_lut[69].CLK
shift_down => temp_lut[70].CLK
shift_down => temp_lut[71].CLK
shift_down => temp_lut[72].CLK
shift_down => temp_lut[73].CLK
shift_down => temp_lut[74].CLK
shift_down => temp_lut[75].CLK
shift_down => temp_lut[76].CLK
shift_down => temp_lut[77].CLK
shift_down => temp_lut[78].CLK
shift_down => temp_lut[79].CLK
shift_down => temp_lut[80].CLK
shift_down => temp_lut[81].CLK
shift_down => temp_lut[82].CLK
shift_down => temp_lut[83].CLK
shift_down => temp_lut[84].CLK
shift_down => temp_lut[85].CLK
shift_down => temp_lut[86].CLK
shift_down => temp_lut[87].CLK
shift_down => temp_lut[88].CLK
shift_down => temp_lut[89].CLK
shift_down => temp_lut[90].CLK
shift_down => temp_lut[91].CLK
shift_down => temp_lut[92].CLK
shift_down => temp_lut[93].CLK
shift_down => temp_lut[94].CLK
shift_down => temp_lut[95].CLK
shift_down => temp_lut[96].CLK
shift_down => temp_lut[97].CLK
shift_down => temp_lut[98].CLK
shift_down => temp_lut[99].CLK
shift_down => temp_lut[100].CLK
shift_down => temp_lut[101].CLK
shift_down => temp_lut[102].CLK
shift_down => temp_lut[103].CLK
shift_down => temp_lut[104].CLK
shift_down => temp_lut[105].CLK
shift_down => temp_lut[106].CLK
shift_down => temp_lut[107].CLK
shift_down => temp_lut[108].CLK
shift_down => temp_lut[109].CLK
shift_down => temp_lut[110].CLK
shift_down => temp_lut[111].CLK
shift_down => temp_lut[112].CLK
shift_down => temp_lut[113].CLK
shift_down => temp_lut[114].CLK
shift_down => temp_lut[115].CLK
shift_down => temp_lut[116].CLK
shift_down => temp_lut[117].CLK
shift_down => temp_lut[118].CLK
shift_down => temp_lut[119].CLK
shift_down => lut[0]~reg0.CLK
shift_down => lut[1]~reg0.CLK
shift_down => lut[2]~reg0.CLK
shift_down => lut[3]~reg0.CLK
shift_down => lut[4]~reg0.CLK
shift_down => lut[5]~reg0.CLK
shift_down => lut[6]~reg0.CLK
shift_down => lut[7]~reg0.CLK
shift_down => lut[8]~reg0.CLK
shift_down => lut[9]~reg0.CLK
shift_down => lut[10]~reg0.CLK
shift_down => lut[11]~reg0.CLK
shift_down => lut[12]~reg0.CLK
shift_down => lut[13]~reg0.CLK
shift_down => lut[14]~reg0.CLK
shift_down => lut[15]~reg0.CLK
shift_down => lut[16]~reg0.CLK
shift_down => lut[17]~reg0.CLK
shift_down => lut[18]~reg0.CLK
shift_down => lut[19]~reg0.CLK
shift_down => lut[20]~reg0.CLK
shift_down => lut[21]~reg0.CLK
shift_down => lut[22]~reg0.CLK
shift_down => lut[23]~reg0.CLK
shift_down => lut[24]~reg0.CLK
shift_down => lut[25]~reg0.CLK
shift_down => lut[26]~reg0.CLK
shift_down => lut[27]~reg0.CLK
shift_down => lut[28]~reg0.CLK
shift_down => lut[29]~reg0.CLK
shift_down => lut[30]~reg0.CLK
shift_down => lut[31]~reg0.CLK
shift_down => lut[32]~reg0.CLK
shift_down => lut[33]~reg0.CLK
shift_down => lut[34]~reg0.CLK
shift_down => lut[35]~reg0.CLK
shift_down => lut[36]~reg0.CLK
shift_down => lut[37]~reg0.CLK
shift_down => lut[38]~reg0.CLK
shift_down => lut[39]~reg0.CLK
shift_down => lut[40]~reg0.CLK
shift_down => lut[41]~reg0.CLK
shift_down => lut[42]~reg0.CLK
shift_down => lut[43]~reg0.CLK
shift_down => lut[44]~reg0.CLK
shift_down => lut[45]~reg0.CLK
shift_down => lut[46]~reg0.CLK
shift_down => lut[47]~reg0.CLK
shift_down => lut[48]~reg0.CLK
shift_down => lut[49]~reg0.CLK
shift_down => lut[50]~reg0.CLK
shift_down => lut[51]~reg0.CLK
shift_down => lut[52]~reg0.CLK
shift_down => lut[53]~reg0.CLK
shift_down => lut[54]~reg0.CLK
shift_down => lut[55]~reg0.CLK
shift_down => lut[56]~reg0.CLK
shift_down => lut[57]~reg0.CLK
shift_down => lut[58]~reg0.CLK
shift_down => lut[59]~reg0.CLK
shift_down => lut[60]~reg0.CLK
shift_down => lut[61]~reg0.CLK
shift_down => lut[62]~reg0.CLK
shift_down => lut[63]~reg0.CLK
shift_down => lut[64]~reg0.CLK
shift_down => lut[65]~reg0.CLK
shift_down => lut[66]~reg0.CLK
shift_down => lut[67]~reg0.CLK
shift_down => lut[68]~reg0.CLK
shift_down => lut[69]~reg0.CLK
shift_down => lut[70]~reg0.CLK
shift_down => lut[71]~reg0.CLK
shift_down => lut[72]~reg0.CLK
shift_down => lut[73]~reg0.CLK
shift_down => lut[74]~reg0.CLK
shift_down => lut[75]~reg0.CLK
shift_down => lut[76]~reg0.CLK
shift_down => lut[77]~reg0.CLK
shift_down => lut[78]~reg0.CLK
shift_down => lut[79]~reg0.CLK
shift_down => lut[80]~reg0.CLK
shift_down => lut[81]~reg0.CLK
shift_down => lut[82]~reg0.CLK
shift_down => lut[83]~reg0.CLK
shift_down => lut[84]~reg0.CLK
shift_down => lut[85]~reg0.CLK
shift_down => lut[86]~reg0.CLK
shift_down => lut[87]~reg0.CLK
shift_down => lut[88]~reg0.CLK
shift_down => lut[89]~reg0.CLK
shift_down => lut[90]~reg0.CLK
shift_down => lut[91]~reg0.CLK
shift_down => lut[92]~reg0.CLK
shift_down => lut[93]~reg0.CLK
shift_down => lut[94]~reg0.CLK
shift_down => lut[95]~reg0.CLK
shift_down => lut[96]~reg0.CLK
shift_down => lut[97]~reg0.CLK
shift_down => lut[98]~reg0.CLK
shift_down => lut[99]~reg0.CLK
shift_down => lut[100]~reg0.CLK
shift_down => lut[101]~reg0.CLK
shift_down => lut[102]~reg0.CLK
shift_down => lut[103]~reg0.CLK
shift_down => lut[104]~reg0.CLK
shift_down => lut[105]~reg0.CLK
shift_down => lut[106]~reg0.CLK
shift_down => lut[107]~reg0.CLK
shift_down => lut[108]~reg0.CLK
shift_down => lut[109]~reg0.CLK
shift_down => lut[110]~reg0.CLK
shift_down => lut[111]~reg0.CLK
shift_down => lut[112]~reg0.CLK
shift_down => lut[113]~reg0.CLK
shift_down => lut[114]~reg0.CLK
shift_down => lut[115]~reg0.CLK
shift_down => lut[116]~reg0.CLK
shift_down => lut[117]~reg0.CLK
shift_down => lut[118]~reg0.CLK
shift_down => lut[119]~reg0.CLK
shift_down => length[0].CLK
shift_down => length[1].CLK
shift_down => length[2].CLK
shift_down => length[3].CLK
shift_down => length[4].CLK
shift_down => length[5].CLK
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => temp_lut.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => temp_lut[75].ENA
resetn => temp_lut[74].ENA
resetn => temp_lut[73].ENA
resetn => temp_lut[72].ENA
resetn => temp_lut[71].ENA
resetn => temp_lut[70].ENA
resetn => temp_lut[69].ENA
resetn => temp_lut[68].ENA
resetn => temp_lut[67].ENA
resetn => temp_lut[66].ENA
resetn => temp_lut[65].ENA
resetn => temp_lut[41].ENA
resetn => temp_lut[40].ENA
resetn => temp_lut[39].ENA
resetn => temp_lut[38].ENA
resetn => temp_lut[37].ENA
resetn => temp_lut[36].ENA
resetn => temp_lut[35].ENA
resetn => temp_lut[34].ENA
resetn => temp_lut[64].ENA
resetn => temp_lut[63].ENA
resetn => temp_lut[62].ENA
resetn => temp_lut[61].ENA
resetn => temp_lut[60].ENA
resetn => temp_lut[59].ENA
resetn => temp_lut[58].ENA
resetn => temp_lut[57].ENA
resetn => temp_lut[56].ENA
resetn => temp_lut[33].ENA
resetn => temp_lut[32].ENA
resetn => temp_lut[31].ENA
resetn => temp_lut[30].ENA
resetn => temp_lut[29].ENA
resetn => temp_lut[28].ENA
resetn => temp_lut[27].ENA
resetn => temp_lut[26].ENA
resetn => temp_lut[25].ENA
resetn => temp_lut[24].ENA
resetn => temp_lut[23].ENA
resetn => temp_lut[22].ENA
resetn => temp_lut[21].ENA
resetn => temp_lut[20].ENA
resetn => temp_lut[19].ENA
resetn => temp_lut[18].ENA
resetn => temp_lut[17].ENA
resetn => temp_lut[16].ENA
resetn => temp_lut[15].ENA
resetn => temp_lut[14].ENA
resetn => temp_lut[13].ENA
resetn => temp_lut[12].ENA
resetn => temp_lut[11].ENA
resetn => temp_lut[10].ENA
resetn => temp_lut[9].ENA
resetn => temp_lut[8].ENA
resetn => temp_lut[7].ENA
resetn => temp_lut[6].ENA
resetn => temp_lut[55].ENA
resetn => temp_lut[54].ENA
resetn => temp_lut[53].ENA
resetn => temp_lut[52].ENA
resetn => temp_lut[5].ENA
resetn => temp_lut[4].ENA
resetn => temp_lut[3].ENA
resetn => temp_lut[2].ENA
resetn => temp_lut[1].ENA
resetn => temp_lut[0].ENA
resetn => temp_lut[51].ENA
resetn => temp_lut[50].ENA
resetn => temp_lut[49].ENA
resetn => temp_lut[48].ENA
resetn => temp_lut[47].ENA
resetn => temp_lut[46].ENA
resetn => temp_lut[45].ENA
resetn => temp_lut[44].ENA
resetn => temp_lut[43].ENA
resetn => temp_lut[42].ENA
resetn => temp_lut[76].ENA
resetn => temp_lut[77].ENA
resetn => temp_lut[78].ENA
resetn => temp_lut[79].ENA
resetn => temp_lut[80].ENA
resetn => temp_lut[81].ENA
resetn => temp_lut[82].ENA
resetn => temp_lut[83].ENA
resetn => temp_lut[84].ENA
resetn => temp_lut[85].ENA
resetn => temp_lut[86].ENA
resetn => temp_lut[87].ENA
resetn => temp_lut[88].ENA
resetn => temp_lut[89].ENA
resetn => temp_lut[90].ENA
resetn => temp_lut[91].ENA
resetn => temp_lut[92].ENA
resetn => temp_lut[93].ENA
resetn => temp_lut[94].ENA
resetn => temp_lut[95].ENA
resetn => temp_lut[96].ENA
resetn => temp_lut[97].ENA
resetn => temp_lut[98].ENA
resetn => temp_lut[99].ENA
resetn => temp_lut[100].ENA
resetn => temp_lut[101].ENA
resetn => temp_lut[102].ENA
resetn => temp_lut[103].ENA
resetn => temp_lut[104].ENA
resetn => temp_lut[105].ENA
resetn => temp_lut[106].ENA
resetn => temp_lut[107].ENA
resetn => temp_lut[108].ENA
resetn => temp_lut[109].ENA
resetn => temp_lut[110].ENA
resetn => temp_lut[111].ENA
resetn => temp_lut[112].ENA
resetn => temp_lut[113].ENA
resetn => temp_lut[114].ENA
resetn => temp_lut[115].ENA
resetn => temp_lut[116].ENA
resetn => temp_lut[117].ENA
resetn => temp_lut[118].ENA
lut[0] <= lut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[1] <= lut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[2] <= lut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[3] <= lut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[4] <= lut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[5] <= lut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[6] <= lut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[7] <= lut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[8] <= lut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[9] <= lut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[10] <= lut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[11] <= lut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[12] <= lut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[13] <= lut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[14] <= lut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[15] <= lut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[16] <= lut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[17] <= lut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[18] <= lut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[19] <= lut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[20] <= lut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[21] <= lut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[22] <= lut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[23] <= lut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[24] <= lut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[25] <= lut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[26] <= lut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[27] <= lut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[28] <= lut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[29] <= lut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[30] <= lut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[31] <= lut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[32] <= lut[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[33] <= lut[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[34] <= lut[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[35] <= lut[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[36] <= lut[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[37] <= lut[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[38] <= lut[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[39] <= lut[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[40] <= lut[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[41] <= lut[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[42] <= lut[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[43] <= lut[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[44] <= lut[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[45] <= lut[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[46] <= lut[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[47] <= lut[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[48] <= lut[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[49] <= lut[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[50] <= lut[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[51] <= lut[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[52] <= lut[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[53] <= lut[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[54] <= lut[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[55] <= lut[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[56] <= lut[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[57] <= lut[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[58] <= lut[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[59] <= lut[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[60] <= lut[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[61] <= lut[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[62] <= lut[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[63] <= lut[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[64] <= lut[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[65] <= lut[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[66] <= lut[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[67] <= lut[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[68] <= lut[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[69] <= lut[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[70] <= lut[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[71] <= lut[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[72] <= lut[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[73] <= lut[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[74] <= lut[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[75] <= lut[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[76] <= lut[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[77] <= lut[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[78] <= lut[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[79] <= lut[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[80] <= lut[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[81] <= lut[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[82] <= lut[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[83] <= lut[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[84] <= lut[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[85] <= lut[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[86] <= lut[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[87] <= lut[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[88] <= lut[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[89] <= lut[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[90] <= lut[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[91] <= lut[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[92] <= lut[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[93] <= lut[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[94] <= lut[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[95] <= lut[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[96] <= lut[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[97] <= lut[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[98] <= lut[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[99] <= lut[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[100] <= lut[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[101] <= lut[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[102] <= lut[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[103] <= lut[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[104] <= lut[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[105] <= lut[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[106] <= lut[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[107] <= lut[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[108] <= lut[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[109] <= lut[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[110] <= lut[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[111] <= lut[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[112] <= lut[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[113] <= lut[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[114] <= lut[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[115] <= lut[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[116] <= lut[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[117] <= lut[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[118] <= lut[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[119] <= lut[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in => always1.IN1
in => always1.IN1
over <= over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|draw:t3
Clock => count[0].CLK
Clock => count[1].CLK
Clock => count[2].CLK
Clock => count[3].CLK
Clock => count[4].CLK
Clock => lut_row[0]~reg0.CLK
Clock => lut_row[1]~reg0.CLK
Clock => lut_row[2]~reg0.CLK
Clock => lut_row[3]~reg0.CLK
Clock => lut_row[4]~reg0.CLK
Clock => lut_row[5]~reg0.CLK
Clock => lut_row[6]~reg0.CLK
Clock => lut_row[7]~reg0.CLK
Clock => delete~reg0.CLK
Clock => shift_r~reg0.CLK
Clock => set~reg0.CLK
Clock => writeEn~reg0.CLK
Clock => current~1.DATAIN
start => Selector1.IN3
start => Selector0.IN2
resetn => ~NO_FANOUT~
lut[0] => Mux0.IN127
lut[1] => Mux0.IN126
lut[2] => Mux0.IN125
lut[3] => Mux0.IN124
lut[4] => Mux0.IN123
lut[5] => Mux0.IN122
lut[6] => Mux0.IN121
lut[7] => Mux0.IN120
lut[8] => Mux0.IN119
lut[9] => Mux0.IN118
lut[10] => Mux0.IN117
lut[11] => Mux0.IN116
lut[12] => Mux0.IN115
lut[13] => Mux0.IN114
lut[14] => Mux0.IN113
lut[15] => Mux0.IN112
lut[16] => Mux0.IN111
lut[17] => Mux0.IN110
lut[18] => Mux0.IN109
lut[19] => Mux0.IN108
lut[20] => Mux0.IN107
lut[21] => Mux0.IN106
lut[22] => Mux0.IN105
lut[23] => Mux0.IN104
lut[24] => Mux0.IN103
lut[25] => Mux0.IN102
lut[26] => Mux0.IN101
lut[27] => Mux0.IN100
lut[28] => Mux0.IN99
lut[29] => Mux0.IN98
lut[30] => Mux0.IN97
lut[31] => Mux0.IN96
lut[32] => Mux0.IN95
lut[33] => Mux0.IN94
lut[34] => Mux0.IN93
lut[35] => Mux0.IN92
lut[36] => Mux0.IN91
lut[37] => Mux0.IN90
lut[38] => Mux0.IN89
lut[39] => Mux0.IN88
lut[40] => Mux0.IN87
lut[41] => Mux0.IN86
lut[42] => Mux0.IN85
lut[43] => Mux0.IN84
lut[44] => Mux0.IN83
lut[45] => Mux0.IN82
lut[46] => Mux0.IN81
lut[47] => Mux0.IN80
lut[48] => Mux0.IN79
lut[49] => Mux0.IN78
lut[50] => Mux0.IN77
lut[51] => Mux0.IN76
lut[52] => Mux0.IN75
lut[53] => Mux0.IN74
lut[54] => Mux0.IN73
lut[55] => Mux0.IN72
lut[56] => Mux0.IN71
lut[57] => Mux0.IN70
lut[58] => Mux0.IN69
lut[59] => Mux0.IN68
lut[60] => Mux0.IN67
lut[61] => Mux0.IN66
lut[62] => Mux0.IN65
lut[63] => Mux0.IN64
lut[64] => Mux0.IN63
lut[65] => Mux0.IN62
lut[66] => Mux0.IN61
lut[67] => Mux0.IN60
lut[68] => Mux0.IN59
lut[69] => Mux0.IN58
lut[70] => Mux0.IN57
lut[71] => Mux0.IN56
lut[72] => Mux0.IN55
lut[73] => Mux0.IN54
lut[74] => Mux0.IN53
lut[75] => Mux0.IN52
lut[76] => Mux0.IN51
lut[77] => Mux0.IN50
lut[78] => Mux0.IN49
lut[79] => Mux0.IN48
lut[80] => Mux0.IN47
lut[81] => Mux0.IN46
lut[82] => Mux0.IN45
lut[83] => Mux0.IN44
lut[84] => Mux0.IN43
lut[85] => Mux0.IN42
lut[86] => Mux0.IN41
lut[87] => Mux0.IN40
lut[88] => Mux0.IN39
lut[89] => Mux0.IN38
lut[90] => Mux0.IN37
lut[91] => Mux0.IN36
lut[92] => Mux0.IN35
lut[93] => Mux0.IN34
lut[94] => Mux0.IN33
lut[95] => Mux0.IN32
lut[96] => Mux0.IN31
lut[97] => Mux0.IN30
lut[98] => Mux0.IN29
lut[99] => Mux0.IN28
lut[100] => Mux0.IN27
lut[101] => Mux0.IN26
lut[102] => Mux0.IN25
lut[103] => Mux0.IN24
lut[104] => Mux0.IN23
lut[105] => Mux0.IN22
lut[106] => Mux0.IN21
lut[107] => Mux0.IN20
lut[108] => Mux0.IN19
lut[109] => Mux0.IN18
lut[110] => Mux0.IN17
lut[111] => Mux0.IN16
lut[112] => Mux0.IN15
lut[113] => Mux0.IN14
lut[114] => Mux0.IN13
lut[115] => Mux0.IN12
lut[116] => Mux0.IN11
lut[117] => Mux0.IN10
lut[118] => Mux0.IN9
lut[119] => Mux0.IN8
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_r <= shift_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
set <= set~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[0] <= lut_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[1] <= lut_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[2] <= lut_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[3] <= lut_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[4] <= lut_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[5] <= lut_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[6] <= lut_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[7] <= lut_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delete <= delete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|datapath:d3
x_init[0] => x_out.DATAB
x_init[1] => x_out.DATAB
x_init[2] => x_out.DATAB
x_init[3] => x_out.DATAB
x_init[4] => x_out.DATAB
x_init[5] => x_out.DATAB
x_init[6] => x_out.DATAB
x_init[7] => x_out.DATAB
y_init[0] => y_out[0]~reg0.DATAIN
y_init[1] => y_out[1]~reg0.DATAIN
y_init[2] => y_out[2]~reg0.DATAIN
y_init[3] => y_out[3]~reg0.DATAIN
y_init[4] => y_out[4]~reg0.DATAIN
y_init[5] => y_out[5]~reg0.DATAIN
y_init[6] => y_out[6]~reg0.DATAIN
y_init[7] => y_out[7]~reg0.DATAIN
Clock => colour[0]~reg0.CLK
Clock => colour[1]~reg0.CLK
Clock => colour[2]~reg0.CLK
Clock => y_out[0]~reg0.CLK
Clock => y_out[1]~reg0.CLK
Clock => y_out[2]~reg0.CLK
Clock => y_out[3]~reg0.CLK
Clock => y_out[4]~reg0.CLK
Clock => y_out[5]~reg0.CLK
Clock => y_out[6]~reg0.CLK
Clock => y_out[7]~reg0.CLK
Clock => x_out[0]~reg0.CLK
Clock => x_out[1]~reg0.CLK
Clock => x_out[2]~reg0.CLK
Clock => x_out[3]~reg0.CLK
Clock => x_out[4]~reg0.CLK
Clock => x_out[5]~reg0.CLK
Clock => x_out[6]~reg0.CLK
Clock => x_out[7]~reg0.CLK
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
resetn => ~NO_FANOUT~
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => y_out[0]~reg0.ENA
set => y_out[1]~reg0.ENA
set => y_out[2]~reg0.ENA
set => y_out[3]~reg0.ENA
set => y_out[4]~reg0.ENA
set => y_out[5]~reg0.ENA
set => y_out[6]~reg0.ENA
set => y_out[7]~reg0.ENA
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= y_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|random_generator:r4
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => random_next[0].CLK
CLOCK_50 => random_next[1].CLK
CLOCK_50 => random_next[2].CLK
CLOCK_50 => random_next[3].CLK
CLOCK_50 => random_next[4].CLK
CLOCK_50 => random_next[5].CLK
CLOCK_50 => random_next[6].CLK
CLOCK_50 => random_next[7].CLK
CLOCK_50 => random_next[8].CLK
CLOCK_50 => random_next[9].CLK
CLOCK_50 => random_next[10].CLK
CLOCK_50 => random_next[13].CLK
CLOCK_50 => random_next[16].CLK
CLOCK_50 => out[0]~reg0.CLK
CLOCK_50 => out[1]~reg0.CLK
CLOCK_50 => out[2]~reg0.CLK
CLOCK_50 => out[3]~reg0.CLK
CLOCK_50 => out[4]~reg0.CLK
CLOCK_50 => out[5]~reg0.CLK
CLOCK_50 => out[6]~reg0.CLK
CLOCK_50 => out[7]~reg0.CLK
CLOCK_50 => out[8]~reg0.CLK
CLOCK_50 => out[9]~reg0.CLK
CLOCK_50 => random[0].CLK
CLOCK_50 => random[1].CLK
CLOCK_50 => random[2].CLK
CLOCK_50 => random[3].CLK
CLOCK_50 => random[4].CLK
CLOCK_50 => random[5].CLK
CLOCK_50 => random[6].CLK
CLOCK_50 => random[7].CLK
CLOCK_50 => random[8].CLK
CLOCK_50 => random[9].CLK
CLOCK_50 => random[10].CLK
CLOCK_50 => random[13].CLK
CLOCK_50 => random[16].CLK


|PianoTiles|LUT:l4
CLOCK_50 => ~NO_FANOUT~
shift_down => over~reg0.CLK
shift_down => temp_lut[0].CLK
shift_down => temp_lut[1].CLK
shift_down => temp_lut[2].CLK
shift_down => temp_lut[3].CLK
shift_down => temp_lut[4].CLK
shift_down => temp_lut[5].CLK
shift_down => temp_lut[6].CLK
shift_down => temp_lut[7].CLK
shift_down => temp_lut[8].CLK
shift_down => temp_lut[9].CLK
shift_down => temp_lut[10].CLK
shift_down => temp_lut[11].CLK
shift_down => temp_lut[12].CLK
shift_down => temp_lut[13].CLK
shift_down => temp_lut[14].CLK
shift_down => temp_lut[15].CLK
shift_down => temp_lut[16].CLK
shift_down => temp_lut[17].CLK
shift_down => temp_lut[18].CLK
shift_down => temp_lut[19].CLK
shift_down => temp_lut[20].CLK
shift_down => temp_lut[21].CLK
shift_down => temp_lut[22].CLK
shift_down => temp_lut[23].CLK
shift_down => temp_lut[24].CLK
shift_down => temp_lut[25].CLK
shift_down => temp_lut[26].CLK
shift_down => temp_lut[27].CLK
shift_down => temp_lut[28].CLK
shift_down => temp_lut[29].CLK
shift_down => temp_lut[30].CLK
shift_down => temp_lut[31].CLK
shift_down => temp_lut[32].CLK
shift_down => temp_lut[33].CLK
shift_down => temp_lut[34].CLK
shift_down => temp_lut[35].CLK
shift_down => temp_lut[36].CLK
shift_down => temp_lut[37].CLK
shift_down => temp_lut[38].CLK
shift_down => temp_lut[39].CLK
shift_down => temp_lut[40].CLK
shift_down => temp_lut[41].CLK
shift_down => temp_lut[42].CLK
shift_down => temp_lut[43].CLK
shift_down => temp_lut[44].CLK
shift_down => temp_lut[45].CLK
shift_down => temp_lut[46].CLK
shift_down => temp_lut[47].CLK
shift_down => temp_lut[48].CLK
shift_down => temp_lut[49].CLK
shift_down => temp_lut[50].CLK
shift_down => temp_lut[51].CLK
shift_down => temp_lut[52].CLK
shift_down => temp_lut[53].CLK
shift_down => temp_lut[54].CLK
shift_down => temp_lut[55].CLK
shift_down => temp_lut[56].CLK
shift_down => temp_lut[57].CLK
shift_down => temp_lut[58].CLK
shift_down => temp_lut[59].CLK
shift_down => temp_lut[60].CLK
shift_down => temp_lut[61].CLK
shift_down => temp_lut[62].CLK
shift_down => temp_lut[63].CLK
shift_down => temp_lut[64].CLK
shift_down => temp_lut[65].CLK
shift_down => temp_lut[66].CLK
shift_down => temp_lut[67].CLK
shift_down => temp_lut[68].CLK
shift_down => temp_lut[69].CLK
shift_down => temp_lut[70].CLK
shift_down => temp_lut[71].CLK
shift_down => temp_lut[72].CLK
shift_down => temp_lut[73].CLK
shift_down => temp_lut[74].CLK
shift_down => temp_lut[75].CLK
shift_down => temp_lut[76].CLK
shift_down => temp_lut[77].CLK
shift_down => temp_lut[78].CLK
shift_down => temp_lut[79].CLK
shift_down => temp_lut[80].CLK
shift_down => temp_lut[81].CLK
shift_down => temp_lut[82].CLK
shift_down => temp_lut[83].CLK
shift_down => temp_lut[84].CLK
shift_down => temp_lut[85].CLK
shift_down => temp_lut[86].CLK
shift_down => temp_lut[87].CLK
shift_down => temp_lut[88].CLK
shift_down => temp_lut[89].CLK
shift_down => temp_lut[90].CLK
shift_down => temp_lut[91].CLK
shift_down => temp_lut[92].CLK
shift_down => temp_lut[93].CLK
shift_down => temp_lut[94].CLK
shift_down => temp_lut[95].CLK
shift_down => temp_lut[96].CLK
shift_down => temp_lut[97].CLK
shift_down => temp_lut[98].CLK
shift_down => temp_lut[99].CLK
shift_down => temp_lut[100].CLK
shift_down => temp_lut[101].CLK
shift_down => temp_lut[102].CLK
shift_down => temp_lut[103].CLK
shift_down => temp_lut[104].CLK
shift_down => temp_lut[105].CLK
shift_down => temp_lut[106].CLK
shift_down => temp_lut[107].CLK
shift_down => temp_lut[108].CLK
shift_down => temp_lut[109].CLK
shift_down => temp_lut[110].CLK
shift_down => temp_lut[111].CLK
shift_down => temp_lut[112].CLK
shift_down => temp_lut[113].CLK
shift_down => temp_lut[114].CLK
shift_down => temp_lut[115].CLK
shift_down => temp_lut[116].CLK
shift_down => temp_lut[117].CLK
shift_down => temp_lut[118].CLK
shift_down => temp_lut[119].CLK
shift_down => lut[0]~reg0.CLK
shift_down => lut[1]~reg0.CLK
shift_down => lut[2]~reg0.CLK
shift_down => lut[3]~reg0.CLK
shift_down => lut[4]~reg0.CLK
shift_down => lut[5]~reg0.CLK
shift_down => lut[6]~reg0.CLK
shift_down => lut[7]~reg0.CLK
shift_down => lut[8]~reg0.CLK
shift_down => lut[9]~reg0.CLK
shift_down => lut[10]~reg0.CLK
shift_down => lut[11]~reg0.CLK
shift_down => lut[12]~reg0.CLK
shift_down => lut[13]~reg0.CLK
shift_down => lut[14]~reg0.CLK
shift_down => lut[15]~reg0.CLK
shift_down => lut[16]~reg0.CLK
shift_down => lut[17]~reg0.CLK
shift_down => lut[18]~reg0.CLK
shift_down => lut[19]~reg0.CLK
shift_down => lut[20]~reg0.CLK
shift_down => lut[21]~reg0.CLK
shift_down => lut[22]~reg0.CLK
shift_down => lut[23]~reg0.CLK
shift_down => lut[24]~reg0.CLK
shift_down => lut[25]~reg0.CLK
shift_down => lut[26]~reg0.CLK
shift_down => lut[27]~reg0.CLK
shift_down => lut[28]~reg0.CLK
shift_down => lut[29]~reg0.CLK
shift_down => lut[30]~reg0.CLK
shift_down => lut[31]~reg0.CLK
shift_down => lut[32]~reg0.CLK
shift_down => lut[33]~reg0.CLK
shift_down => lut[34]~reg0.CLK
shift_down => lut[35]~reg0.CLK
shift_down => lut[36]~reg0.CLK
shift_down => lut[37]~reg0.CLK
shift_down => lut[38]~reg0.CLK
shift_down => lut[39]~reg0.CLK
shift_down => lut[40]~reg0.CLK
shift_down => lut[41]~reg0.CLK
shift_down => lut[42]~reg0.CLK
shift_down => lut[43]~reg0.CLK
shift_down => lut[44]~reg0.CLK
shift_down => lut[45]~reg0.CLK
shift_down => lut[46]~reg0.CLK
shift_down => lut[47]~reg0.CLK
shift_down => lut[48]~reg0.CLK
shift_down => lut[49]~reg0.CLK
shift_down => lut[50]~reg0.CLK
shift_down => lut[51]~reg0.CLK
shift_down => lut[52]~reg0.CLK
shift_down => lut[53]~reg0.CLK
shift_down => lut[54]~reg0.CLK
shift_down => lut[55]~reg0.CLK
shift_down => lut[56]~reg0.CLK
shift_down => lut[57]~reg0.CLK
shift_down => lut[58]~reg0.CLK
shift_down => lut[59]~reg0.CLK
shift_down => lut[60]~reg0.CLK
shift_down => lut[61]~reg0.CLK
shift_down => lut[62]~reg0.CLK
shift_down => lut[63]~reg0.CLK
shift_down => lut[64]~reg0.CLK
shift_down => lut[65]~reg0.CLK
shift_down => lut[66]~reg0.CLK
shift_down => lut[67]~reg0.CLK
shift_down => lut[68]~reg0.CLK
shift_down => lut[69]~reg0.CLK
shift_down => lut[70]~reg0.CLK
shift_down => lut[71]~reg0.CLK
shift_down => lut[72]~reg0.CLK
shift_down => lut[73]~reg0.CLK
shift_down => lut[74]~reg0.CLK
shift_down => lut[75]~reg0.CLK
shift_down => lut[76]~reg0.CLK
shift_down => lut[77]~reg0.CLK
shift_down => lut[78]~reg0.CLK
shift_down => lut[79]~reg0.CLK
shift_down => lut[80]~reg0.CLK
shift_down => lut[81]~reg0.CLK
shift_down => lut[82]~reg0.CLK
shift_down => lut[83]~reg0.CLK
shift_down => lut[84]~reg0.CLK
shift_down => lut[85]~reg0.CLK
shift_down => lut[86]~reg0.CLK
shift_down => lut[87]~reg0.CLK
shift_down => lut[88]~reg0.CLK
shift_down => lut[89]~reg0.CLK
shift_down => lut[90]~reg0.CLK
shift_down => lut[91]~reg0.CLK
shift_down => lut[92]~reg0.CLK
shift_down => lut[93]~reg0.CLK
shift_down => lut[94]~reg0.CLK
shift_down => lut[95]~reg0.CLK
shift_down => lut[96]~reg0.CLK
shift_down => lut[97]~reg0.CLK
shift_down => lut[98]~reg0.CLK
shift_down => lut[99]~reg0.CLK
shift_down => lut[100]~reg0.CLK
shift_down => lut[101]~reg0.CLK
shift_down => lut[102]~reg0.CLK
shift_down => lut[103]~reg0.CLK
shift_down => lut[104]~reg0.CLK
shift_down => lut[105]~reg0.CLK
shift_down => lut[106]~reg0.CLK
shift_down => lut[107]~reg0.CLK
shift_down => lut[108]~reg0.CLK
shift_down => lut[109]~reg0.CLK
shift_down => lut[110]~reg0.CLK
shift_down => lut[111]~reg0.CLK
shift_down => lut[112]~reg0.CLK
shift_down => lut[113]~reg0.CLK
shift_down => lut[114]~reg0.CLK
shift_down => lut[115]~reg0.CLK
shift_down => lut[116]~reg0.CLK
shift_down => lut[117]~reg0.CLK
shift_down => lut[118]~reg0.CLK
shift_down => lut[119]~reg0.CLK
shift_down => length[0].CLK
shift_down => length[1].CLK
shift_down => length[2].CLK
shift_down => length[3].CLK
shift_down => length[4].CLK
shift_down => length[5].CLK
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
random => temp_lut.DATAB
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => lut.OUTPUTSELECT
resetn => temp_lut.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => length.OUTPUTSELECT
resetn => temp_lut[75].ENA
resetn => temp_lut[74].ENA
resetn => temp_lut[73].ENA
resetn => temp_lut[72].ENA
resetn => temp_lut[71].ENA
resetn => temp_lut[70].ENA
resetn => temp_lut[69].ENA
resetn => temp_lut[68].ENA
resetn => temp_lut[67].ENA
resetn => temp_lut[66].ENA
resetn => temp_lut[65].ENA
resetn => temp_lut[41].ENA
resetn => temp_lut[40].ENA
resetn => temp_lut[39].ENA
resetn => temp_lut[38].ENA
resetn => temp_lut[37].ENA
resetn => temp_lut[36].ENA
resetn => temp_lut[35].ENA
resetn => temp_lut[34].ENA
resetn => temp_lut[64].ENA
resetn => temp_lut[63].ENA
resetn => temp_lut[62].ENA
resetn => temp_lut[61].ENA
resetn => temp_lut[60].ENA
resetn => temp_lut[59].ENA
resetn => temp_lut[58].ENA
resetn => temp_lut[57].ENA
resetn => temp_lut[56].ENA
resetn => temp_lut[33].ENA
resetn => temp_lut[32].ENA
resetn => temp_lut[31].ENA
resetn => temp_lut[30].ENA
resetn => temp_lut[29].ENA
resetn => temp_lut[28].ENA
resetn => temp_lut[27].ENA
resetn => temp_lut[26].ENA
resetn => temp_lut[25].ENA
resetn => temp_lut[24].ENA
resetn => temp_lut[23].ENA
resetn => temp_lut[22].ENA
resetn => temp_lut[21].ENA
resetn => temp_lut[20].ENA
resetn => temp_lut[19].ENA
resetn => temp_lut[18].ENA
resetn => temp_lut[17].ENA
resetn => temp_lut[16].ENA
resetn => temp_lut[15].ENA
resetn => temp_lut[14].ENA
resetn => temp_lut[13].ENA
resetn => temp_lut[12].ENA
resetn => temp_lut[11].ENA
resetn => temp_lut[10].ENA
resetn => temp_lut[9].ENA
resetn => temp_lut[8].ENA
resetn => temp_lut[7].ENA
resetn => temp_lut[6].ENA
resetn => temp_lut[55].ENA
resetn => temp_lut[54].ENA
resetn => temp_lut[53].ENA
resetn => temp_lut[52].ENA
resetn => temp_lut[5].ENA
resetn => temp_lut[4].ENA
resetn => temp_lut[3].ENA
resetn => temp_lut[2].ENA
resetn => temp_lut[1].ENA
resetn => temp_lut[0].ENA
resetn => temp_lut[51].ENA
resetn => temp_lut[50].ENA
resetn => temp_lut[49].ENA
resetn => temp_lut[48].ENA
resetn => temp_lut[47].ENA
resetn => temp_lut[46].ENA
resetn => temp_lut[45].ENA
resetn => temp_lut[44].ENA
resetn => temp_lut[43].ENA
resetn => temp_lut[42].ENA
resetn => temp_lut[76].ENA
resetn => temp_lut[77].ENA
resetn => temp_lut[78].ENA
resetn => temp_lut[79].ENA
resetn => temp_lut[80].ENA
resetn => temp_lut[81].ENA
resetn => temp_lut[82].ENA
resetn => temp_lut[83].ENA
resetn => temp_lut[84].ENA
resetn => temp_lut[85].ENA
resetn => temp_lut[86].ENA
resetn => temp_lut[87].ENA
resetn => temp_lut[88].ENA
resetn => temp_lut[89].ENA
resetn => temp_lut[90].ENA
resetn => temp_lut[91].ENA
resetn => temp_lut[92].ENA
resetn => temp_lut[93].ENA
resetn => temp_lut[94].ENA
resetn => temp_lut[95].ENA
resetn => temp_lut[96].ENA
resetn => temp_lut[97].ENA
resetn => temp_lut[98].ENA
resetn => temp_lut[99].ENA
resetn => temp_lut[100].ENA
resetn => temp_lut[101].ENA
resetn => temp_lut[102].ENA
resetn => temp_lut[103].ENA
resetn => temp_lut[104].ENA
resetn => temp_lut[105].ENA
resetn => temp_lut[106].ENA
resetn => temp_lut[107].ENA
resetn => temp_lut[108].ENA
resetn => temp_lut[109].ENA
resetn => temp_lut[110].ENA
resetn => temp_lut[111].ENA
resetn => temp_lut[112].ENA
resetn => temp_lut[113].ENA
resetn => temp_lut[114].ENA
resetn => temp_lut[115].ENA
resetn => temp_lut[116].ENA
resetn => temp_lut[117].ENA
resetn => temp_lut[118].ENA
lut[0] <= lut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[1] <= lut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[2] <= lut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[3] <= lut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[4] <= lut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[5] <= lut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[6] <= lut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[7] <= lut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[8] <= lut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[9] <= lut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[10] <= lut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[11] <= lut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[12] <= lut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[13] <= lut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[14] <= lut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[15] <= lut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[16] <= lut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[17] <= lut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[18] <= lut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[19] <= lut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[20] <= lut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[21] <= lut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[22] <= lut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[23] <= lut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[24] <= lut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[25] <= lut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[26] <= lut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[27] <= lut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[28] <= lut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[29] <= lut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[30] <= lut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[31] <= lut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[32] <= lut[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[33] <= lut[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[34] <= lut[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[35] <= lut[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[36] <= lut[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[37] <= lut[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[38] <= lut[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[39] <= lut[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[40] <= lut[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[41] <= lut[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[42] <= lut[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[43] <= lut[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[44] <= lut[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[45] <= lut[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[46] <= lut[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[47] <= lut[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[48] <= lut[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[49] <= lut[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[50] <= lut[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[51] <= lut[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[52] <= lut[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[53] <= lut[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[54] <= lut[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[55] <= lut[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[56] <= lut[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[57] <= lut[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[58] <= lut[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[59] <= lut[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[60] <= lut[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[61] <= lut[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[62] <= lut[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[63] <= lut[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[64] <= lut[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[65] <= lut[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[66] <= lut[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[67] <= lut[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[68] <= lut[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[69] <= lut[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[70] <= lut[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[71] <= lut[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[72] <= lut[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[73] <= lut[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[74] <= lut[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[75] <= lut[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[76] <= lut[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[77] <= lut[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[78] <= lut[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[79] <= lut[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[80] <= lut[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[81] <= lut[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[82] <= lut[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[83] <= lut[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[84] <= lut[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[85] <= lut[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[86] <= lut[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[87] <= lut[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[88] <= lut[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[89] <= lut[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[90] <= lut[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[91] <= lut[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[92] <= lut[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[93] <= lut[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[94] <= lut[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[95] <= lut[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[96] <= lut[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[97] <= lut[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[98] <= lut[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[99] <= lut[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[100] <= lut[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[101] <= lut[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[102] <= lut[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[103] <= lut[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[104] <= lut[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[105] <= lut[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[106] <= lut[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[107] <= lut[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[108] <= lut[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[109] <= lut[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[110] <= lut[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[111] <= lut[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[112] <= lut[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[113] <= lut[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[114] <= lut[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[115] <= lut[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[116] <= lut[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[117] <= lut[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[118] <= lut[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut[119] <= lut[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in => always1.IN1
in => always1.IN1
over <= over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|draw:t4
Clock => count[0].CLK
Clock => count[1].CLK
Clock => count[2].CLK
Clock => count[3].CLK
Clock => count[4].CLK
Clock => lut_row[0]~reg0.CLK
Clock => lut_row[1]~reg0.CLK
Clock => lut_row[2]~reg0.CLK
Clock => lut_row[3]~reg0.CLK
Clock => lut_row[4]~reg0.CLK
Clock => lut_row[5]~reg0.CLK
Clock => lut_row[6]~reg0.CLK
Clock => lut_row[7]~reg0.CLK
Clock => delete~reg0.CLK
Clock => shift_r~reg0.CLK
Clock => set~reg0.CLK
Clock => writeEn~reg0.CLK
Clock => current~1.DATAIN
start => Selector1.IN3
start => Selector0.IN2
resetn => ~NO_FANOUT~
lut[0] => Mux0.IN127
lut[1] => Mux0.IN126
lut[2] => Mux0.IN125
lut[3] => Mux0.IN124
lut[4] => Mux0.IN123
lut[5] => Mux0.IN122
lut[6] => Mux0.IN121
lut[7] => Mux0.IN120
lut[8] => Mux0.IN119
lut[9] => Mux0.IN118
lut[10] => Mux0.IN117
lut[11] => Mux0.IN116
lut[12] => Mux0.IN115
lut[13] => Mux0.IN114
lut[14] => Mux0.IN113
lut[15] => Mux0.IN112
lut[16] => Mux0.IN111
lut[17] => Mux0.IN110
lut[18] => Mux0.IN109
lut[19] => Mux0.IN108
lut[20] => Mux0.IN107
lut[21] => Mux0.IN106
lut[22] => Mux0.IN105
lut[23] => Mux0.IN104
lut[24] => Mux0.IN103
lut[25] => Mux0.IN102
lut[26] => Mux0.IN101
lut[27] => Mux0.IN100
lut[28] => Mux0.IN99
lut[29] => Mux0.IN98
lut[30] => Mux0.IN97
lut[31] => Mux0.IN96
lut[32] => Mux0.IN95
lut[33] => Mux0.IN94
lut[34] => Mux0.IN93
lut[35] => Mux0.IN92
lut[36] => Mux0.IN91
lut[37] => Mux0.IN90
lut[38] => Mux0.IN89
lut[39] => Mux0.IN88
lut[40] => Mux0.IN87
lut[41] => Mux0.IN86
lut[42] => Mux0.IN85
lut[43] => Mux0.IN84
lut[44] => Mux0.IN83
lut[45] => Mux0.IN82
lut[46] => Mux0.IN81
lut[47] => Mux0.IN80
lut[48] => Mux0.IN79
lut[49] => Mux0.IN78
lut[50] => Mux0.IN77
lut[51] => Mux0.IN76
lut[52] => Mux0.IN75
lut[53] => Mux0.IN74
lut[54] => Mux0.IN73
lut[55] => Mux0.IN72
lut[56] => Mux0.IN71
lut[57] => Mux0.IN70
lut[58] => Mux0.IN69
lut[59] => Mux0.IN68
lut[60] => Mux0.IN67
lut[61] => Mux0.IN66
lut[62] => Mux0.IN65
lut[63] => Mux0.IN64
lut[64] => Mux0.IN63
lut[65] => Mux0.IN62
lut[66] => Mux0.IN61
lut[67] => Mux0.IN60
lut[68] => Mux0.IN59
lut[69] => Mux0.IN58
lut[70] => Mux0.IN57
lut[71] => Mux0.IN56
lut[72] => Mux0.IN55
lut[73] => Mux0.IN54
lut[74] => Mux0.IN53
lut[75] => Mux0.IN52
lut[76] => Mux0.IN51
lut[77] => Mux0.IN50
lut[78] => Mux0.IN49
lut[79] => Mux0.IN48
lut[80] => Mux0.IN47
lut[81] => Mux0.IN46
lut[82] => Mux0.IN45
lut[83] => Mux0.IN44
lut[84] => Mux0.IN43
lut[85] => Mux0.IN42
lut[86] => Mux0.IN41
lut[87] => Mux0.IN40
lut[88] => Mux0.IN39
lut[89] => Mux0.IN38
lut[90] => Mux0.IN37
lut[91] => Mux0.IN36
lut[92] => Mux0.IN35
lut[93] => Mux0.IN34
lut[94] => Mux0.IN33
lut[95] => Mux0.IN32
lut[96] => Mux0.IN31
lut[97] => Mux0.IN30
lut[98] => Mux0.IN29
lut[99] => Mux0.IN28
lut[100] => Mux0.IN27
lut[101] => Mux0.IN26
lut[102] => Mux0.IN25
lut[103] => Mux0.IN24
lut[104] => Mux0.IN23
lut[105] => Mux0.IN22
lut[106] => Mux0.IN21
lut[107] => Mux0.IN20
lut[108] => Mux0.IN19
lut[109] => Mux0.IN18
lut[110] => Mux0.IN17
lut[111] => Mux0.IN16
lut[112] => Mux0.IN15
lut[113] => Mux0.IN14
lut[114] => Mux0.IN13
lut[115] => Mux0.IN12
lut[116] => Mux0.IN11
lut[117] => Mux0.IN10
lut[118] => Mux0.IN9
lut[119] => Mux0.IN8
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_r <= shift_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
set <= set~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[0] <= lut_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[1] <= lut_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[2] <= lut_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[3] <= lut_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[4] <= lut_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[5] <= lut_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[6] <= lut_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_row[7] <= lut_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delete <= delete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PianoTiles|datapath:d4
x_init[0] => x_out.DATAB
x_init[1] => x_out.DATAB
x_init[2] => x_out.DATAB
x_init[3] => x_out.DATAB
x_init[4] => x_out.DATAB
x_init[5] => x_out.DATAB
x_init[6] => x_out.DATAB
x_init[7] => x_out.DATAB
y_init[0] => y_out[0]~reg0.DATAIN
y_init[1] => y_out[1]~reg0.DATAIN
y_init[2] => y_out[2]~reg0.DATAIN
y_init[3] => y_out[3]~reg0.DATAIN
y_init[4] => y_out[4]~reg0.DATAIN
y_init[5] => y_out[5]~reg0.DATAIN
y_init[6] => y_out[6]~reg0.DATAIN
y_init[7] => y_out[7]~reg0.DATAIN
Clock => colour[0]~reg0.CLK
Clock => colour[1]~reg0.CLK
Clock => colour[2]~reg0.CLK
Clock => y_out[0]~reg0.CLK
Clock => y_out[1]~reg0.CLK
Clock => y_out[2]~reg0.CLK
Clock => y_out[3]~reg0.CLK
Clock => y_out[4]~reg0.CLK
Clock => y_out[5]~reg0.CLK
Clock => y_out[6]~reg0.CLK
Clock => y_out[7]~reg0.CLK
Clock => x_out[0]~reg0.CLK
Clock => x_out[1]~reg0.CLK
Clock => x_out[2]~reg0.CLK
Clock => x_out[3]~reg0.CLK
Clock => x_out[4]~reg0.CLK
Clock => x_out[5]~reg0.CLK
Clock => x_out[6]~reg0.CLK
Clock => x_out[7]~reg0.CLK
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
shift_r => x_out.OUTPUTSELECT
resetn => ~NO_FANOUT~
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => x_out.OUTPUTSELECT
set => y_out[0]~reg0.ENA
set => y_out[1]~reg0.ENA
set => y_out[2]~reg0.ENA
set => y_out[3]~reg0.ENA
set => y_out[4]~reg0.ENA
set => y_out[5]~reg0.ENA
set => y_out[6]~reg0.ENA
set => y_out[7]~reg0.ENA
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
clear => colour.OUTPUTSELECT
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= y_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


