{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716958897095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716958897095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 00:01:36 2024 " "Processing started: Wed May 29 00:01:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716958897095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716958897095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_test -c memory_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_test -c memory_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716958897095 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1716958897423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto_final_memory/out_ports_vhdl/output_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /proyecto_final_memory/out_ports_vhdl/output_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_ports-out_ports_arq " "Found design unit 1: output_ports-out_ports_arq" {  } { { "../OUT_PORTS_VHDL/output_ports.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/OUT_PORTS_VHDL/output_ports.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_ports " "Found entity 1: output_ports" {  } { { "../OUT_PORTS_VHDL/output_ports.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/OUT_PORTS_VHDL/output_ports.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto_final_memory/ram/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /proyecto_final_memory/ram/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_arq " "Found design unit 1: rw_96x8_sync-rw_arq" {  } { { "../RAM/rw_96x8_sync.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/RAM/rw_96x8_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../RAM/rw_96x8_sync.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/RAM/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto_final_memory/rom/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /proyecto_final_memory/rom/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_arq " "Found design unit 1: rom_128x8_sync-rom_arq" {  } { { "../ROM/rom_128x8_sync.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/ROM/rom_128x8_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../ROM/rom_128x8_sync.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/ROM/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto_final_memory/deco_bcd/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /proyecto_final_memory/deco_bcd/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-bcd_arq " "Found design unit 1: bcd-bcd_arq" {  } { { "../DECO_BCD/bcd.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/DECO_BCD/bcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../DECO_BCD/bcd.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/DECO_BCD/bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto_final_memory/memory_vhdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /proyecto_final_memory/memory_vhdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arq " "Found design unit 1: memory-memory_arq" {  } { { "../MEMORY_VHDL/memory.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/MEMORY_VHDL/memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../MEMORY_VHDL/memory.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/MEMORY_VHDL/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_test-memory_test_arq " "Found design unit 1: memory_test-memory_test_arq" {  } { { "memory_test.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/MEMORY_TEST_VHDL/memory_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_test " "Found entity 1: memory_test" {  } { { "memory_test.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/MEMORY_TEST_VHDL/memory_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716958898018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_test " "Elaborating entity \"memory_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716958898065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:U1 " "Elaborating entity \"memory\" for hierarchy \"memory:U1\"" {  } { { "memory_test.vhd" "U1" { Text "C:/PROYECTO_FINAL_MEMORY/MEMORY_TEST_VHDL/memory_test.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716958898080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:U1\|rom_128x8_sync:rom_inst " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:U1\|rom_128x8_sync:rom_inst\"" {  } { { "../MEMORY_VHDL/memory.vhd" "rom_inst" { Text "C:/PROYECTO_FINAL_MEMORY/MEMORY_VHDL/memory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716958898080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:U1\|rw_96x8_sync:rw_inst " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:U1\|rw_96x8_sync:rw_inst\"" {  } { { "../MEMORY_VHDL/memory.vhd" "rw_inst" { Text "C:/PROYECTO_FINAL_MEMORY/MEMORY_VHDL/memory.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716958898080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ports memory:U1\|output_ports:output_inst " "Elaborating entity \"output_ports\" for hierarchy \"memory:U1\|output_ports:output_inst\"" {  } { { "../MEMORY_VHDL/memory.vhd" "output_inst" { Text "C:/PROYECTO_FINAL_MEMORY/MEMORY_VHDL/memory.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716958898096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:U2 " "Elaborating entity \"bcd\" for hierarchy \"bcd:U2\"" {  } { { "memory_test.vhd" "U2" { Text "C:/PROYECTO_FINAL_MEMORY/MEMORY_TEST_VHDL/memory_test.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716958898096 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:U1\|rw_96x8_sync:rw_inst\|RW " "RAM logic \"memory:U1\|rw_96x8_sync:rw_inst\|RW\" is uninferred due to asynchronous read logic" {  } { { "../RAM/rw_96x8_sync.vhd" "RW" { Text "C:/PROYECTO_FINAL_MEMORY/RAM/rw_96x8_sync.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1716958898440 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1716958898440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716958900020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716958904476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716958904476 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "memory_test.vhd" "" { Text "C:/PROYECTO_FINAL_MEMORY/MEMORY_TEST_VHDL/memory_test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716958904887 "|memory_test|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1716958904887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3821 " "Implemented 3821 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716958904887 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716958904887 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3758 " "Implemented 3758 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716958904887 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716958904887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716958904903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 00:01:44 2024 " "Processing ended: Wed May 29 00:01:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716958904903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716958904903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716958904903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716958904903 ""}
