// Seed: 1394696542
module module_0;
  always @(posedge id_1 or posedge 1)
    if (1) begin : LABEL_0
      assert (id_1);
    end else begin : LABEL_0
      id_1 = id_1;
    end
  wire id_2;
  wire id_4;
  wire id_5;
  wire id_6;
  id_7(
      .id_0(id_5), .id_1(id_4), .id_2(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri0 id_3
);
  tri0 id_5;
  wire id_6;
  logic [7:0] id_7;
  genvar id_8;
  assign id_1 = id_7[1];
  module_0 modCall_1 ();
  wire id_9;
  assign id_5 = id_0;
  wire id_10;
endmodule
