// Seed: 3707477009
module module_0 (
    output tri0  id_0,
    output uwire id_1
);
  always @* id_1 = id_3 == id_3;
  assign module_1.id_3 = 0;
  wor id_4;
  assign id_1 = id_4;
  id_5 :
  assert property (@(posedge 1) 1)
  else $display;
  wire id_6;
  id_7(
      id_5 == id_7[1]
  );
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output wire id_2,
    input  wor  id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  wire id_8;
endmodule
