// Seed: 1104899664
`define pp_9 0
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input id_6,
    output reg id_7,
    input logic id_8
);
  always id_7 <= (id_1);
endmodule
