
task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ad0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08003c60  08003c60  00013c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c94  08003c94  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08003c94  08003c94  00013c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c9c  08003c9c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c9c  08003c9c  00013c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ca0  08003ca0  00013ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08003ca4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
 10 .bss          00012e0c  20000014  20000014  00020014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20012e20  20012e20  00020014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e543  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002337  00000000  00000000  0002e587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e30  00000000  00000000  000308c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d28  00000000  00000000  000316f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f60d  00000000  00000000  00032418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f207  00000000  00000000  00051a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c59e9  00000000  00000000  00060c2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00126615  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ad4  00000000  00000000  00126668  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003c48 	.word	0x08003c48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08003c48 	.word	0x08003c48

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <ledconfig>:
  * @brief  The application entry point.
  * @retval int
  */

void ledconfig()
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= (1<<1);
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <ledconfig+0x34>)
 80004da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004dc:	4a0a      	ldr	r2, [pc, #40]	; (8000508 <ledconfig+0x34>)
 80004de:	f043 0302 	orr.w	r3, r3, #2
 80004e2:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOB->MODER |= (1<<28)|(1<<30);
 80004e4:	4b09      	ldr	r3, [pc, #36]	; (800050c <ledconfig+0x38>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a08      	ldr	r2, [pc, #32]	; (800050c <ledconfig+0x38>)
 80004ea:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 80004ee:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |= (1<<14)|(1<<15);
 80004f0:	4b06      	ldr	r3, [pc, #24]	; (800050c <ledconfig+0x38>)
 80004f2:	695b      	ldr	r3, [r3, #20]
 80004f4:	4a05      	ldr	r2, [pc, #20]	; (800050c <ledconfig+0x38>)
 80004f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80004fa:	6153      	str	r3, [r2, #20]
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	40023800 	.word	0x40023800
 800050c:	40020400 	.word	0x40020400

08000510 <task1>:
void task1()
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0

		while(1)
		{
			GPIOB->ODR ^= (1<<14);
 8000514:	4b05      	ldr	r3, [pc, #20]	; (800052c <task1+0x1c>)
 8000516:	695b      	ldr	r3, [r3, #20]
 8000518:	4a04      	ldr	r2, [pc, #16]	; (800052c <task1+0x1c>)
 800051a:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
 800051e:	6153      	str	r3, [r2, #20]
			vTaskDelay(1000);
 8000520:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000524:	f001 fec8 	bl	80022b8 <vTaskDelay>
			GPIOB->ODR ^= (1<<14);
 8000528:	e7f4      	b.n	8000514 <task1+0x4>
 800052a:	bf00      	nop
 800052c:	40020400 	.word	0x40020400

08000530 <main>:
		}
}
int main(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000536:	f000 f98b 	bl	8000850 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800053a:	f000 f813 	bl	8000564 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
ledconfig();
 800053e:	f7ff ffc9 	bl	80004d4 <ledconfig>

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
	xTaskCreate(task1,"led",200,NULL,3,NULL);
 8000542:	2300      	movs	r3, #0
 8000544:	9301      	str	r3, [sp, #4]
 8000546:	2303      	movs	r3, #3
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	2300      	movs	r3, #0
 800054c:	22c8      	movs	r2, #200	; 0xc8
 800054e:	4903      	ldr	r1, [pc, #12]	; (800055c <main+0x2c>)
 8000550:	4803      	ldr	r0, [pc, #12]	; (8000560 <main+0x30>)
 8000552:	f001 fd47 	bl	8001fe4 <xTaskCreate>
	vTaskStartScheduler();
 8000556:	f001 fee3 	bl	8002320 <vTaskStartScheduler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800055a:	e7fe      	b.n	800055a <main+0x2a>
 800055c:	08003c60 	.word	0x08003c60
 8000560:	08000511 	.word	0x08000511

08000564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b094      	sub	sp, #80	; 0x50
 8000568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056a:	f107 0320 	add.w	r3, r7, #32
 800056e:	2230      	movs	r2, #48	; 0x30
 8000570:	2100      	movs	r1, #0
 8000572:	4618      	mov	r0, r3
 8000574:	f003 fb60 	bl	8003c38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000578:	f107 030c 	add.w	r3, r7, #12
 800057c:	2200      	movs	r2, #0
 800057e:	601a      	str	r2, [r3, #0]
 8000580:	605a      	str	r2, [r3, #4]
 8000582:	609a      	str	r2, [r3, #8]
 8000584:	60da      	str	r2, [r3, #12]
 8000586:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000588:	2300      	movs	r3, #0
 800058a:	60bb      	str	r3, [r7, #8]
 800058c:	4b22      	ldr	r3, [pc, #136]	; (8000618 <SystemClock_Config+0xb4>)
 800058e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000590:	4a21      	ldr	r2, [pc, #132]	; (8000618 <SystemClock_Config+0xb4>)
 8000592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000596:	6413      	str	r3, [r2, #64]	; 0x40
 8000598:	4b1f      	ldr	r3, [pc, #124]	; (8000618 <SystemClock_Config+0xb4>)
 800059a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800059c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005a4:	2300      	movs	r3, #0
 80005a6:	607b      	str	r3, [r7, #4]
 80005a8:	4b1c      	ldr	r3, [pc, #112]	; (800061c <SystemClock_Config+0xb8>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a1b      	ldr	r2, [pc, #108]	; (800061c <SystemClock_Config+0xb8>)
 80005ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005b2:	6013      	str	r3, [r2, #0]
 80005b4:	4b19      	ldr	r3, [pc, #100]	; (800061c <SystemClock_Config+0xb8>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005c0:	2302      	movs	r3, #2
 80005c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c4:	2301      	movs	r3, #1
 80005c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005c8:	2310      	movs	r3, #16
 80005ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005cc:	2300      	movs	r3, #0
 80005ce:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005d0:	f107 0320 	add.w	r3, r7, #32
 80005d4:	4618      	mov	r0, r3
 80005d6:	f000 fa5f 	bl	8000a98 <HAL_RCC_OscConfig>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80005e0:	f000 f830 	bl	8000644 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e4:	230f      	movs	r3, #15
 80005e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005e8:	2300      	movs	r3, #0
 80005ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ec:	2300      	movs	r3, #0
 80005ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005f0:	2300      	movs	r3, #0
 80005f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005f8:	f107 030c 	add.w	r3, r7, #12
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f000 fcc2 	bl	8000f88 <HAL_RCC_ClockConfig>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800060a:	f000 f81b 	bl	8000644 <Error_Handler>
  }
}
 800060e:	bf00      	nop
 8000610:	3750      	adds	r7, #80	; 0x50
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	40023800 	.word	0x40023800
 800061c:	40007000 	.word	0x40007000

08000620 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a04      	ldr	r2, [pc, #16]	; (8000640 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800062e:	4293      	cmp	r3, r2
 8000630:	d101      	bne.n	8000636 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000632:	f000 f92f 	bl	8000894 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40001000 	.word	0x40001000

08000644 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000648:	b672      	cpsid	i
}
 800064a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800064c:	e7fe      	b.n	800064c <Error_Handler+0x8>
	...

08000650 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000656:	2300      	movs	r3, #0
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	4b10      	ldr	r3, [pc, #64]	; (800069c <HAL_MspInit+0x4c>)
 800065c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800065e:	4a0f      	ldr	r2, [pc, #60]	; (800069c <HAL_MspInit+0x4c>)
 8000660:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000664:	6453      	str	r3, [r2, #68]	; 0x44
 8000666:	4b0d      	ldr	r3, [pc, #52]	; (800069c <HAL_MspInit+0x4c>)
 8000668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800066a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	603b      	str	r3, [r7, #0]
 8000676:	4b09      	ldr	r3, [pc, #36]	; (800069c <HAL_MspInit+0x4c>)
 8000678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067a:	4a08      	ldr	r2, [pc, #32]	; (800069c <HAL_MspInit+0x4c>)
 800067c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000680:	6413      	str	r3, [r2, #64]	; 0x40
 8000682:	4b06      	ldr	r3, [pc, #24]	; (800069c <HAL_MspInit+0x4c>)
 8000684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800068a:	603b      	str	r3, [r7, #0]
 800068c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800068e:	bf00      	nop
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	40023800 	.word	0x40023800

080006a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08e      	sub	sp, #56	; 0x38
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80006a8:	2300      	movs	r3, #0
 80006aa:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80006ac:	2300      	movs	r3, #0
 80006ae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80006b0:	2300      	movs	r3, #0
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	4b33      	ldr	r3, [pc, #204]	; (8000784 <HAL_InitTick+0xe4>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b8:	4a32      	ldr	r2, [pc, #200]	; (8000784 <HAL_InitTick+0xe4>)
 80006ba:	f043 0310 	orr.w	r3, r3, #16
 80006be:	6413      	str	r3, [r2, #64]	; 0x40
 80006c0:	4b30      	ldr	r3, [pc, #192]	; (8000784 <HAL_InitTick+0xe4>)
 80006c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c4:	f003 0310 	and.w	r3, r3, #16
 80006c8:	60fb      	str	r3, [r7, #12]
 80006ca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80006cc:	f107 0210 	add.w	r2, r7, #16
 80006d0:	f107 0314 	add.w	r3, r7, #20
 80006d4:	4611      	mov	r1, r2
 80006d6:	4618      	mov	r0, r3
 80006d8:	f000 fe22 	bl	8001320 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80006dc:	6a3b      	ldr	r3, [r7, #32]
 80006de:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80006e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d103      	bne.n	80006ee <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80006e6:	f000 fe07 	bl	80012f8 <HAL_RCC_GetPCLK1Freq>
 80006ea:	6378      	str	r0, [r7, #52]	; 0x34
 80006ec:	e004      	b.n	80006f8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80006ee:	f000 fe03 	bl	80012f8 <HAL_RCC_GetPCLK1Freq>
 80006f2:	4603      	mov	r3, r0
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80006f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006fa:	4a23      	ldr	r2, [pc, #140]	; (8000788 <HAL_InitTick+0xe8>)
 80006fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000700:	0c9b      	lsrs	r3, r3, #18
 8000702:	3b01      	subs	r3, #1
 8000704:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000706:	4b21      	ldr	r3, [pc, #132]	; (800078c <HAL_InitTick+0xec>)
 8000708:	4a21      	ldr	r2, [pc, #132]	; (8000790 <HAL_InitTick+0xf0>)
 800070a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800070c:	4b1f      	ldr	r3, [pc, #124]	; (800078c <HAL_InitTick+0xec>)
 800070e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000712:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000714:	4a1d      	ldr	r2, [pc, #116]	; (800078c <HAL_InitTick+0xec>)
 8000716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000718:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800071a:	4b1c      	ldr	r3, [pc, #112]	; (800078c <HAL_InitTick+0xec>)
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000720:	4b1a      	ldr	r3, [pc, #104]	; (800078c <HAL_InitTick+0xec>)
 8000722:	2200      	movs	r2, #0
 8000724:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000726:	4b19      	ldr	r3, [pc, #100]	; (800078c <HAL_InitTick+0xec>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800072c:	4817      	ldr	r0, [pc, #92]	; (800078c <HAL_InitTick+0xec>)
 800072e:	f000 fe29 	bl	8001384 <HAL_TIM_Base_Init>
 8000732:	4603      	mov	r3, r0
 8000734:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000738:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800073c:	2b00      	cmp	r3, #0
 800073e:	d11b      	bne.n	8000778 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000740:	4812      	ldr	r0, [pc, #72]	; (800078c <HAL_InitTick+0xec>)
 8000742:	f000 fe79 	bl	8001438 <HAL_TIM_Base_Start_IT>
 8000746:	4603      	mov	r3, r0
 8000748:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800074c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000750:	2b00      	cmp	r3, #0
 8000752:	d111      	bne.n	8000778 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000754:	2036      	movs	r0, #54	; 0x36
 8000756:	f000 f991 	bl	8000a7c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2b0f      	cmp	r3, #15
 800075e:	d808      	bhi.n	8000772 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000760:	2200      	movs	r2, #0
 8000762:	6879      	ldr	r1, [r7, #4]
 8000764:	2036      	movs	r0, #54	; 0x36
 8000766:	f000 f96d 	bl	8000a44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800076a:	4a0a      	ldr	r2, [pc, #40]	; (8000794 <HAL_InitTick+0xf4>)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	6013      	str	r3, [r2, #0]
 8000770:	e002      	b.n	8000778 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000772:	2301      	movs	r3, #1
 8000774:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000778:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800077c:	4618      	mov	r0, r3
 800077e:	3738      	adds	r7, #56	; 0x38
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40023800 	.word	0x40023800
 8000788:	431bde83 	.word	0x431bde83
 800078c:	20000030 	.word	0x20000030
 8000790:	40001000 	.word	0x40001000
 8000794:	20000004 	.word	0x20000004

08000798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800079c:	e7fe      	b.n	800079c <NMI_Handler+0x4>

0800079e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800079e:	b480      	push	{r7}
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007a2:	e7fe      	b.n	80007a2 <HardFault_Handler+0x4>

080007a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <MemManage_Handler+0x4>

080007aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ae:	e7fe      	b.n	80007ae <BusFault_Handler+0x4>

080007b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007b4:	e7fe      	b.n	80007b4 <UsageFault_Handler+0x4>

080007b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007b6:	b480      	push	{r7}
 80007b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007ba:	bf00      	nop
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr

080007c4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80007c8:	4802      	ldr	r0, [pc, #8]	; (80007d4 <TIM6_DAC_IRQHandler+0x10>)
 80007ca:	f000 fea5 	bl	8001518 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000030 	.word	0x20000030

080007d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <SystemInit+0x20>)
 80007de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007e2:	4a05      	ldr	r2, [pc, #20]	; (80007f8 <SystemInit+0x20>)
 80007e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80007fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000834 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000800:	480d      	ldr	r0, [pc, #52]	; (8000838 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000802:	490e      	ldr	r1, [pc, #56]	; (800083c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000804:	4a0e      	ldr	r2, [pc, #56]	; (8000840 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000808:	e002      	b.n	8000810 <LoopCopyDataInit>

0800080a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800080a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800080c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800080e:	3304      	adds	r3, #4

08000810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000814:	d3f9      	bcc.n	800080a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000816:	4a0b      	ldr	r2, [pc, #44]	; (8000844 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000818:	4c0b      	ldr	r4, [pc, #44]	; (8000848 <LoopFillZerobss+0x26>)
  movs r3, #0
 800081a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800081c:	e001      	b.n	8000822 <LoopFillZerobss>

0800081e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800081e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000820:	3204      	adds	r2, #4

08000822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000824:	d3fb      	bcc.n	800081e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000826:	f7ff ffd7 	bl	80007d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800082a:	f003 f9d3 	bl	8003bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800082e:	f7ff fe7f 	bl	8000530 <main>
  bx  lr    
 8000832:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000834:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000838:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800083c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000840:	08003ca4 	.word	0x08003ca4
  ldr r2, =_sbss
 8000844:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000848:	20012e20 	.word	0x20012e20

0800084c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800084c:	e7fe      	b.n	800084c <ADC_IRQHandler>
	...

08000850 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000854:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <HAL_Init+0x40>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a0d      	ldr	r2, [pc, #52]	; (8000890 <HAL_Init+0x40>)
 800085a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800085e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000860:	4b0b      	ldr	r3, [pc, #44]	; (8000890 <HAL_Init+0x40>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a0a      	ldr	r2, [pc, #40]	; (8000890 <HAL_Init+0x40>)
 8000866:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800086a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800086c:	4b08      	ldr	r3, [pc, #32]	; (8000890 <HAL_Init+0x40>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a07      	ldr	r2, [pc, #28]	; (8000890 <HAL_Init+0x40>)
 8000872:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000876:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000878:	2003      	movs	r0, #3
 800087a:	f000 f8d8 	bl	8000a2e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800087e:	200f      	movs	r0, #15
 8000880:	f7ff ff0e 	bl	80006a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000884:	f7ff fee4 	bl	8000650 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000888:	2300      	movs	r3, #0
}
 800088a:	4618      	mov	r0, r3
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40023c00 	.word	0x40023c00

08000894 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000898:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <HAL_IncTick+0x20>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	461a      	mov	r2, r3
 800089e:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <HAL_IncTick+0x24>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4413      	add	r3, r2
 80008a4:	4a04      	ldr	r2, [pc, #16]	; (80008b8 <HAL_IncTick+0x24>)
 80008a6:	6013      	str	r3, [r2, #0]
}
 80008a8:	bf00      	nop
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	20000008 	.word	0x20000008
 80008b8:	20000078 	.word	0x20000078

080008bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  return uwTick;
 80008c0:	4b03      	ldr	r3, [pc, #12]	; (80008d0 <HAL_GetTick+0x14>)
 80008c2:	681b      	ldr	r3, [r3, #0]
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	20000078 	.word	0x20000078

080008d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b085      	sub	sp, #20
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	f003 0307 	and.w	r3, r3, #7
 80008e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008e4:	4b0c      	ldr	r3, [pc, #48]	; (8000918 <__NVIC_SetPriorityGrouping+0x44>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ea:	68ba      	ldr	r2, [r7, #8]
 80008ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008f0:	4013      	ands	r3, r2
 80008f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000906:	4a04      	ldr	r2, [pc, #16]	; (8000918 <__NVIC_SetPriorityGrouping+0x44>)
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	60d3      	str	r3, [r2, #12]
}
 800090c:	bf00      	nop
 800090e:	3714      	adds	r7, #20
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000920:	4b04      	ldr	r3, [pc, #16]	; (8000934 <__NVIC_GetPriorityGrouping+0x18>)
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	0a1b      	lsrs	r3, r3, #8
 8000926:	f003 0307 	and.w	r3, r3, #7
}
 800092a:	4618      	mov	r0, r3
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	e000ed00 	.word	0xe000ed00

08000938 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	4603      	mov	r3, r0
 8000940:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000946:	2b00      	cmp	r3, #0
 8000948:	db0b      	blt.n	8000962 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	f003 021f 	and.w	r2, r3, #31
 8000950:	4907      	ldr	r1, [pc, #28]	; (8000970 <__NVIC_EnableIRQ+0x38>)
 8000952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000956:	095b      	lsrs	r3, r3, #5
 8000958:	2001      	movs	r0, #1
 800095a:	fa00 f202 	lsl.w	r2, r0, r2
 800095e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000962:	bf00      	nop
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	e000e100 	.word	0xe000e100

08000974 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	6039      	str	r1, [r7, #0]
 800097e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000984:	2b00      	cmp	r3, #0
 8000986:	db0a      	blt.n	800099e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	b2da      	uxtb	r2, r3
 800098c:	490c      	ldr	r1, [pc, #48]	; (80009c0 <__NVIC_SetPriority+0x4c>)
 800098e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000992:	0112      	lsls	r2, r2, #4
 8000994:	b2d2      	uxtb	r2, r2
 8000996:	440b      	add	r3, r1
 8000998:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800099c:	e00a      	b.n	80009b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	b2da      	uxtb	r2, r3
 80009a2:	4908      	ldr	r1, [pc, #32]	; (80009c4 <__NVIC_SetPriority+0x50>)
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	f003 030f 	and.w	r3, r3, #15
 80009aa:	3b04      	subs	r3, #4
 80009ac:	0112      	lsls	r2, r2, #4
 80009ae:	b2d2      	uxtb	r2, r2
 80009b0:	440b      	add	r3, r1
 80009b2:	761a      	strb	r2, [r3, #24]
}
 80009b4:	bf00      	nop
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr
 80009c0:	e000e100 	.word	0xe000e100
 80009c4:	e000ed00 	.word	0xe000ed00

080009c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b089      	sub	sp, #36	; 0x24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	f003 0307 	and.w	r3, r3, #7
 80009da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009dc:	69fb      	ldr	r3, [r7, #28]
 80009de:	f1c3 0307 	rsb	r3, r3, #7
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	bf28      	it	cs
 80009e6:	2304      	movcs	r3, #4
 80009e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	3304      	adds	r3, #4
 80009ee:	2b06      	cmp	r3, #6
 80009f0:	d902      	bls.n	80009f8 <NVIC_EncodePriority+0x30>
 80009f2:	69fb      	ldr	r3, [r7, #28]
 80009f4:	3b03      	subs	r3, #3
 80009f6:	e000      	b.n	80009fa <NVIC_EncodePriority+0x32>
 80009f8:	2300      	movs	r3, #0
 80009fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000a00:	69bb      	ldr	r3, [r7, #24]
 8000a02:	fa02 f303 	lsl.w	r3, r2, r3
 8000a06:	43da      	mvns	r2, r3
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	401a      	ands	r2, r3
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a10:	f04f 31ff 	mov.w	r1, #4294967295
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	fa01 f303 	lsl.w	r3, r1, r3
 8000a1a:	43d9      	mvns	r1, r3
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a20:	4313      	orrs	r3, r2
         );
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3724      	adds	r7, #36	; 0x24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b082      	sub	sp, #8
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a36:	6878      	ldr	r0, [r7, #4]
 8000a38:	f7ff ff4c 	bl	80008d4 <__NVIC_SetPriorityGrouping>
}
 8000a3c:	bf00      	nop
 8000a3e:	3708      	adds	r7, #8
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b086      	sub	sp, #24
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	60b9      	str	r1, [r7, #8]
 8000a4e:	607a      	str	r2, [r7, #4]
 8000a50:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a56:	f7ff ff61 	bl	800091c <__NVIC_GetPriorityGrouping>
 8000a5a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a5c:	687a      	ldr	r2, [r7, #4]
 8000a5e:	68b9      	ldr	r1, [r7, #8]
 8000a60:	6978      	ldr	r0, [r7, #20]
 8000a62:	f7ff ffb1 	bl	80009c8 <NVIC_EncodePriority>
 8000a66:	4602      	mov	r2, r0
 8000a68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a6c:	4611      	mov	r1, r2
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff ff80 	bl	8000974 <__NVIC_SetPriority>
}
 8000a74:	bf00      	nop
 8000a76:	3718      	adds	r7, #24
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4603      	mov	r3, r0
 8000a84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff ff54 	bl	8000938 <__NVIC_EnableIRQ>
}
 8000a90:	bf00      	nop
 8000a92:	3708      	adds	r7, #8
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d101      	bne.n	8000aaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e267      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d075      	beq.n	8000ba2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ab6:	4b88      	ldr	r3, [pc, #544]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000ab8:	689b      	ldr	r3, [r3, #8]
 8000aba:	f003 030c 	and.w	r3, r3, #12
 8000abe:	2b04      	cmp	r3, #4
 8000ac0:	d00c      	beq.n	8000adc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ac2:	4b85      	ldr	r3, [pc, #532]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000ac4:	689b      	ldr	r3, [r3, #8]
 8000ac6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000aca:	2b08      	cmp	r3, #8
 8000acc:	d112      	bne.n	8000af4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ace:	4b82      	ldr	r3, [pc, #520]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ad6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000ada:	d10b      	bne.n	8000af4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000adc:	4b7e      	ldr	r3, [pc, #504]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d05b      	beq.n	8000ba0 <HAL_RCC_OscConfig+0x108>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d157      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000af0:	2301      	movs	r3, #1
 8000af2:	e242      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000afc:	d106      	bne.n	8000b0c <HAL_RCC_OscConfig+0x74>
 8000afe:	4b76      	ldr	r3, [pc, #472]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a75      	ldr	r2, [pc, #468]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b08:	6013      	str	r3, [r2, #0]
 8000b0a:	e01d      	b.n	8000b48 <HAL_RCC_OscConfig+0xb0>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b14:	d10c      	bne.n	8000b30 <HAL_RCC_OscConfig+0x98>
 8000b16:	4b70      	ldr	r3, [pc, #448]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a6f      	ldr	r2, [pc, #444]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b20:	6013      	str	r3, [r2, #0]
 8000b22:	4b6d      	ldr	r3, [pc, #436]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a6c      	ldr	r2, [pc, #432]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b2c:	6013      	str	r3, [r2, #0]
 8000b2e:	e00b      	b.n	8000b48 <HAL_RCC_OscConfig+0xb0>
 8000b30:	4b69      	ldr	r3, [pc, #420]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a68      	ldr	r2, [pc, #416]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b3a:	6013      	str	r3, [r2, #0]
 8000b3c:	4b66      	ldr	r3, [pc, #408]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a65      	ldr	r2, [pc, #404]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d013      	beq.n	8000b78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b50:	f7ff feb4 	bl	80008bc <HAL_GetTick>
 8000b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b56:	e008      	b.n	8000b6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b58:	f7ff feb0 	bl	80008bc <HAL_GetTick>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	693b      	ldr	r3, [r7, #16]
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	2b64      	cmp	r3, #100	; 0x64
 8000b64:	d901      	bls.n	8000b6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000b66:	2303      	movs	r3, #3
 8000b68:	e207      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b6a:	4b5b      	ldr	r3, [pc, #364]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d0f0      	beq.n	8000b58 <HAL_RCC_OscConfig+0xc0>
 8000b76:	e014      	b.n	8000ba2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b78:	f7ff fea0 	bl	80008bc <HAL_GetTick>
 8000b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b7e:	e008      	b.n	8000b92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b80:	f7ff fe9c 	bl	80008bc <HAL_GetTick>
 8000b84:	4602      	mov	r2, r0
 8000b86:	693b      	ldr	r3, [r7, #16]
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	2b64      	cmp	r3, #100	; 0x64
 8000b8c:	d901      	bls.n	8000b92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	e1f3      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b92:	4b51      	ldr	r3, [pc, #324]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d1f0      	bne.n	8000b80 <HAL_RCC_OscConfig+0xe8>
 8000b9e:	e000      	b.n	8000ba2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ba0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f003 0302 	and.w	r3, r3, #2
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d063      	beq.n	8000c76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000bae:	4b4a      	ldr	r3, [pc, #296]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000bb0:	689b      	ldr	r3, [r3, #8]
 8000bb2:	f003 030c 	and.w	r3, r3, #12
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d00b      	beq.n	8000bd2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bba:	4b47      	ldr	r3, [pc, #284]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000bc2:	2b08      	cmp	r3, #8
 8000bc4:	d11c      	bne.n	8000c00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bc6:	4b44      	ldr	r3, [pc, #272]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d116      	bne.n	8000c00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bd2:	4b41      	ldr	r3, [pc, #260]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f003 0302 	and.w	r3, r3, #2
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d005      	beq.n	8000bea <HAL_RCC_OscConfig+0x152>
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	68db      	ldr	r3, [r3, #12]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d001      	beq.n	8000bea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	e1c7      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bea:	4b3b      	ldr	r3, [pc, #236]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	691b      	ldr	r3, [r3, #16]
 8000bf6:	00db      	lsls	r3, r3, #3
 8000bf8:	4937      	ldr	r1, [pc, #220]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bfe:	e03a      	b.n	8000c76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d020      	beq.n	8000c4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c08:	4b34      	ldr	r3, [pc, #208]	; (8000cdc <HAL_RCC_OscConfig+0x244>)
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c0e:	f7ff fe55 	bl	80008bc <HAL_GetTick>
 8000c12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c14:	e008      	b.n	8000c28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c16:	f7ff fe51 	bl	80008bc <HAL_GetTick>
 8000c1a:	4602      	mov	r2, r0
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	2b02      	cmp	r3, #2
 8000c22:	d901      	bls.n	8000c28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000c24:	2303      	movs	r3, #3
 8000c26:	e1a8      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c28:	4b2b      	ldr	r3, [pc, #172]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f003 0302 	and.w	r3, r3, #2
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d0f0      	beq.n	8000c16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c34:	4b28      	ldr	r3, [pc, #160]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	691b      	ldr	r3, [r3, #16]
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	4925      	ldr	r1, [pc, #148]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000c44:	4313      	orrs	r3, r2
 8000c46:	600b      	str	r3, [r1, #0]
 8000c48:	e015      	b.n	8000c76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c4a:	4b24      	ldr	r3, [pc, #144]	; (8000cdc <HAL_RCC_OscConfig+0x244>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c50:	f7ff fe34 	bl	80008bc <HAL_GetTick>
 8000c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c56:	e008      	b.n	8000c6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c58:	f7ff fe30 	bl	80008bc <HAL_GetTick>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	2b02      	cmp	r3, #2
 8000c64:	d901      	bls.n	8000c6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000c66:	2303      	movs	r3, #3
 8000c68:	e187      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c6a:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f003 0302 	and.w	r3, r3, #2
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d1f0      	bne.n	8000c58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f003 0308 	and.w	r3, r3, #8
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d036      	beq.n	8000cf0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	695b      	ldr	r3, [r3, #20]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d016      	beq.n	8000cb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c8a:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <HAL_RCC_OscConfig+0x248>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c90:	f7ff fe14 	bl	80008bc <HAL_GetTick>
 8000c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c96:	e008      	b.n	8000caa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c98:	f7ff fe10 	bl	80008bc <HAL_GetTick>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d901      	bls.n	8000caa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	e167      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000caa:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <HAL_RCC_OscConfig+0x240>)
 8000cac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000cae:	f003 0302 	and.w	r3, r3, #2
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d0f0      	beq.n	8000c98 <HAL_RCC_OscConfig+0x200>
 8000cb6:	e01b      	b.n	8000cf0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cb8:	4b09      	ldr	r3, [pc, #36]	; (8000ce0 <HAL_RCC_OscConfig+0x248>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cbe:	f7ff fdfd 	bl	80008bc <HAL_GetTick>
 8000cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cc4:	e00e      	b.n	8000ce4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000cc6:	f7ff fdf9 	bl	80008bc <HAL_GetTick>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	1ad3      	subs	r3, r2, r3
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	d907      	bls.n	8000ce4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	e150      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	42470000 	.word	0x42470000
 8000ce0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ce4:	4b88      	ldr	r3, [pc, #544]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000ce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000ce8:	f003 0302 	and.w	r3, r3, #2
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d1ea      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f003 0304 	and.w	r3, r3, #4
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	f000 8097 	beq.w	8000e2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d02:	4b81      	ldr	r3, [pc, #516]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d10f      	bne.n	8000d2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60bb      	str	r3, [r7, #8]
 8000d12:	4b7d      	ldr	r3, [pc, #500]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d16:	4a7c      	ldr	r2, [pc, #496]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d1e:	4b7a      	ldr	r3, [pc, #488]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d26:	60bb      	str	r3, [r7, #8]
 8000d28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d2e:	4b77      	ldr	r3, [pc, #476]	; (8000f0c <HAL_RCC_OscConfig+0x474>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d118      	bne.n	8000d6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d3a:	4b74      	ldr	r3, [pc, #464]	; (8000f0c <HAL_RCC_OscConfig+0x474>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a73      	ldr	r2, [pc, #460]	; (8000f0c <HAL_RCC_OscConfig+0x474>)
 8000d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d46:	f7ff fdb9 	bl	80008bc <HAL_GetTick>
 8000d4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d4c:	e008      	b.n	8000d60 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d4e:	f7ff fdb5 	bl	80008bc <HAL_GetTick>
 8000d52:	4602      	mov	r2, r0
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	1ad3      	subs	r3, r2, r3
 8000d58:	2b02      	cmp	r3, #2
 8000d5a:	d901      	bls.n	8000d60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	e10c      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d60:	4b6a      	ldr	r3, [pc, #424]	; (8000f0c <HAL_RCC_OscConfig+0x474>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d0f0      	beq.n	8000d4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d106      	bne.n	8000d82 <HAL_RCC_OscConfig+0x2ea>
 8000d74:	4b64      	ldr	r3, [pc, #400]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d78:	4a63      	ldr	r2, [pc, #396]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000d7a:	f043 0301 	orr.w	r3, r3, #1
 8000d7e:	6713      	str	r3, [r2, #112]	; 0x70
 8000d80:	e01c      	b.n	8000dbc <HAL_RCC_OscConfig+0x324>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	2b05      	cmp	r3, #5
 8000d88:	d10c      	bne.n	8000da4 <HAL_RCC_OscConfig+0x30c>
 8000d8a:	4b5f      	ldr	r3, [pc, #380]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d8e:	4a5e      	ldr	r2, [pc, #376]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000d90:	f043 0304 	orr.w	r3, r3, #4
 8000d94:	6713      	str	r3, [r2, #112]	; 0x70
 8000d96:	4b5c      	ldr	r3, [pc, #368]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d9a:	4a5b      	ldr	r2, [pc, #364]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	6713      	str	r3, [r2, #112]	; 0x70
 8000da2:	e00b      	b.n	8000dbc <HAL_RCC_OscConfig+0x324>
 8000da4:	4b58      	ldr	r3, [pc, #352]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000da8:	4a57      	ldr	r2, [pc, #348]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000daa:	f023 0301 	bic.w	r3, r3, #1
 8000dae:	6713      	str	r3, [r2, #112]	; 0x70
 8000db0:	4b55      	ldr	r3, [pc, #340]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000db4:	4a54      	ldr	r2, [pc, #336]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000db6:	f023 0304 	bic.w	r3, r3, #4
 8000dba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	689b      	ldr	r3, [r3, #8]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d015      	beq.n	8000df0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dc4:	f7ff fd7a 	bl	80008bc <HAL_GetTick>
 8000dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dca:	e00a      	b.n	8000de2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dcc:	f7ff fd76 	bl	80008bc <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d901      	bls.n	8000de2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000dde:	2303      	movs	r3, #3
 8000de0:	e0cb      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000de2:	4b49      	ldr	r3, [pc, #292]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000de6:	f003 0302 	and.w	r3, r3, #2
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0ee      	beq.n	8000dcc <HAL_RCC_OscConfig+0x334>
 8000dee:	e014      	b.n	8000e1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000df0:	f7ff fd64 	bl	80008bc <HAL_GetTick>
 8000df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000df6:	e00a      	b.n	8000e0e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000df8:	f7ff fd60 	bl	80008bc <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d901      	bls.n	8000e0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	e0b5      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e0e:	4b3e      	ldr	r3, [pc, #248]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d1ee      	bne.n	8000df8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000e1a:	7dfb      	ldrb	r3, [r7, #23]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d105      	bne.n	8000e2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e20:	4b39      	ldr	r3, [pc, #228]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e24:	4a38      	ldr	r2, [pc, #224]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000e26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e2a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	f000 80a1 	beq.w	8000f78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000e36:	4b34      	ldr	r3, [pc, #208]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	f003 030c 	and.w	r3, r3, #12
 8000e3e:	2b08      	cmp	r3, #8
 8000e40:	d05c      	beq.n	8000efc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	699b      	ldr	r3, [r3, #24]
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	d141      	bne.n	8000ece <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e4a:	4b31      	ldr	r3, [pc, #196]	; (8000f10 <HAL_RCC_OscConfig+0x478>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e50:	f7ff fd34 	bl	80008bc <HAL_GetTick>
 8000e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e56:	e008      	b.n	8000e6a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e58:	f7ff fd30 	bl	80008bc <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	2b02      	cmp	r3, #2
 8000e64:	d901      	bls.n	8000e6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000e66:	2303      	movs	r3, #3
 8000e68:	e087      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e6a:	4b27      	ldr	r3, [pc, #156]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d1f0      	bne.n	8000e58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	69da      	ldr	r2, [r3, #28]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6a1b      	ldr	r3, [r3, #32]
 8000e7e:	431a      	orrs	r2, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e84:	019b      	lsls	r3, r3, #6
 8000e86:	431a      	orrs	r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e8c:	085b      	lsrs	r3, r3, #1
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	041b      	lsls	r3, r3, #16
 8000e92:	431a      	orrs	r2, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e98:	061b      	lsls	r3, r3, #24
 8000e9a:	491b      	ldr	r1, [pc, #108]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ea0:	4b1b      	ldr	r3, [pc, #108]	; (8000f10 <HAL_RCC_OscConfig+0x478>)
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea6:	f7ff fd09 	bl	80008bc <HAL_GetTick>
 8000eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000eac:	e008      	b.n	8000ec0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000eae:	f7ff fd05 	bl	80008bc <HAL_GetTick>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d901      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	e05c      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ec0:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d0f0      	beq.n	8000eae <HAL_RCC_OscConfig+0x416>
 8000ecc:	e054      	b.n	8000f78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ece:	4b10      	ldr	r3, [pc, #64]	; (8000f10 <HAL_RCC_OscConfig+0x478>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed4:	f7ff fcf2 	bl	80008bc <HAL_GetTick>
 8000ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000eda:	e008      	b.n	8000eee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000edc:	f7ff fcee 	bl	80008bc <HAL_GetTick>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d901      	bls.n	8000eee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000eea:	2303      	movs	r3, #3
 8000eec:	e045      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <HAL_RCC_OscConfig+0x470>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d1f0      	bne.n	8000edc <HAL_RCC_OscConfig+0x444>
 8000efa:	e03d      	b.n	8000f78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d107      	bne.n	8000f14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8000f04:	2301      	movs	r3, #1
 8000f06:	e038      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
 8000f08:	40023800 	.word	0x40023800
 8000f0c:	40007000 	.word	0x40007000
 8000f10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000f14:	4b1b      	ldr	r3, [pc, #108]	; (8000f84 <HAL_RCC_OscConfig+0x4ec>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d028      	beq.n	8000f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d121      	bne.n	8000f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d11a      	bne.n	8000f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000f44:	4013      	ands	r3, r2
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d111      	bne.n	8000f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f5a:	085b      	lsrs	r3, r3, #1
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d107      	bne.n	8000f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d001      	beq.n	8000f78 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8000f74:	2301      	movs	r3, #1
 8000f76:	e000      	b.n	8000f7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3718      	adds	r7, #24
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40023800 	.word	0x40023800

08000f88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d101      	bne.n	8000f9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e0cc      	b.n	8001136 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f9c:	4b68      	ldr	r3, [pc, #416]	; (8001140 <HAL_RCC_ClockConfig+0x1b8>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f003 0307 	and.w	r3, r3, #7
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d90c      	bls.n	8000fc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000faa:	4b65      	ldr	r3, [pc, #404]	; (8001140 <HAL_RCC_ClockConfig+0x1b8>)
 8000fac:	683a      	ldr	r2, [r7, #0]
 8000fae:	b2d2      	uxtb	r2, r2
 8000fb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fb2:	4b63      	ldr	r3, [pc, #396]	; (8001140 <HAL_RCC_ClockConfig+0x1b8>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 0307 	and.w	r3, r3, #7
 8000fba:	683a      	ldr	r2, [r7, #0]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d001      	beq.n	8000fc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e0b8      	b.n	8001136 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f003 0302 	and.w	r3, r3, #2
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d020      	beq.n	8001012 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 0304 	and.w	r3, r3, #4
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d005      	beq.n	8000fe8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fdc:	4b59      	ldr	r3, [pc, #356]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	4a58      	ldr	r2, [pc, #352]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8000fe2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000fe6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f003 0308 	and.w	r3, r3, #8
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d005      	beq.n	8001000 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ff4:	4b53      	ldr	r3, [pc, #332]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	4a52      	ldr	r2, [pc, #328]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8000ffa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000ffe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001000:	4b50      	ldr	r3, [pc, #320]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	494d      	ldr	r1, [pc, #308]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 800100e:	4313      	orrs	r3, r2
 8001010:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	2b00      	cmp	r3, #0
 800101c:	d044      	beq.n	80010a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	2b01      	cmp	r3, #1
 8001024:	d107      	bne.n	8001036 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001026:	4b47      	ldr	r3, [pc, #284]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d119      	bne.n	8001066 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e07f      	b.n	8001136 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	2b02      	cmp	r3, #2
 800103c:	d003      	beq.n	8001046 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001042:	2b03      	cmp	r3, #3
 8001044:	d107      	bne.n	8001056 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001046:	4b3f      	ldr	r3, [pc, #252]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d109      	bne.n	8001066 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e06f      	b.n	8001136 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001056:	4b3b      	ldr	r3, [pc, #236]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	2b00      	cmp	r3, #0
 8001060:	d101      	bne.n	8001066 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	e067      	b.n	8001136 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001066:	4b37      	ldr	r3, [pc, #220]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	f023 0203 	bic.w	r2, r3, #3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	4934      	ldr	r1, [pc, #208]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8001074:	4313      	orrs	r3, r2
 8001076:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001078:	f7ff fc20 	bl	80008bc <HAL_GetTick>
 800107c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800107e:	e00a      	b.n	8001096 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001080:	f7ff fc1c 	bl	80008bc <HAL_GetTick>
 8001084:	4602      	mov	r2, r0
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	f241 3288 	movw	r2, #5000	; 0x1388
 800108e:	4293      	cmp	r3, r2
 8001090:	d901      	bls.n	8001096 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001092:	2303      	movs	r3, #3
 8001094:	e04f      	b.n	8001136 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001096:	4b2b      	ldr	r3, [pc, #172]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	f003 020c 	and.w	r2, r3, #12
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d1eb      	bne.n	8001080 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80010a8:	4b25      	ldr	r3, [pc, #148]	; (8001140 <HAL_RCC_ClockConfig+0x1b8>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f003 0307 	and.w	r3, r3, #7
 80010b0:	683a      	ldr	r2, [r7, #0]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d20c      	bcs.n	80010d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010b6:	4b22      	ldr	r3, [pc, #136]	; (8001140 <HAL_RCC_ClockConfig+0x1b8>)
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	b2d2      	uxtb	r2, r2
 80010bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010be:	4b20      	ldr	r3, [pc, #128]	; (8001140 <HAL_RCC_ClockConfig+0x1b8>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f003 0307 	and.w	r3, r3, #7
 80010c6:	683a      	ldr	r2, [r7, #0]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d001      	beq.n	80010d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e032      	b.n	8001136 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f003 0304 	and.w	r3, r3, #4
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d008      	beq.n	80010ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010dc:	4b19      	ldr	r3, [pc, #100]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	4916      	ldr	r1, [pc, #88]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 80010ea:	4313      	orrs	r3, r2
 80010ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f003 0308 	and.w	r3, r3, #8
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d009      	beq.n	800110e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80010fa:	4b12      	ldr	r3, [pc, #72]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	691b      	ldr	r3, [r3, #16]
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	490e      	ldr	r1, [pc, #56]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 800110a:	4313      	orrs	r3, r2
 800110c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800110e:	f000 f821 	bl	8001154 <HAL_RCC_GetSysClockFreq>
 8001112:	4602      	mov	r2, r0
 8001114:	4b0b      	ldr	r3, [pc, #44]	; (8001144 <HAL_RCC_ClockConfig+0x1bc>)
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	091b      	lsrs	r3, r3, #4
 800111a:	f003 030f 	and.w	r3, r3, #15
 800111e:	490a      	ldr	r1, [pc, #40]	; (8001148 <HAL_RCC_ClockConfig+0x1c0>)
 8001120:	5ccb      	ldrb	r3, [r1, r3]
 8001122:	fa22 f303 	lsr.w	r3, r2, r3
 8001126:	4a09      	ldr	r2, [pc, #36]	; (800114c <HAL_RCC_ClockConfig+0x1c4>)
 8001128:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800112a:	4b09      	ldr	r3, [pc, #36]	; (8001150 <HAL_RCC_ClockConfig+0x1c8>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fab6 	bl	80006a0 <HAL_InitTick>

  return HAL_OK;
 8001134:	2300      	movs	r3, #0
}
 8001136:	4618      	mov	r0, r3
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40023c00 	.word	0x40023c00
 8001144:	40023800 	.word	0x40023800
 8001148:	08003c7c 	.word	0x08003c7c
 800114c:	20000000 	.word	0x20000000
 8001150:	20000004 	.word	0x20000004

08001154 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001154:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001158:	b090      	sub	sp, #64	; 0x40
 800115a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800115c:	2300      	movs	r3, #0
 800115e:	637b      	str	r3, [r7, #52]	; 0x34
 8001160:	2300      	movs	r3, #0
 8001162:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001164:	2300      	movs	r3, #0
 8001166:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001168:	2300      	movs	r3, #0
 800116a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800116c:	4b59      	ldr	r3, [pc, #356]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 030c 	and.w	r3, r3, #12
 8001174:	2b08      	cmp	r3, #8
 8001176:	d00d      	beq.n	8001194 <HAL_RCC_GetSysClockFreq+0x40>
 8001178:	2b08      	cmp	r3, #8
 800117a:	f200 80a1 	bhi.w	80012c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800117e:	2b00      	cmp	r3, #0
 8001180:	d002      	beq.n	8001188 <HAL_RCC_GetSysClockFreq+0x34>
 8001182:	2b04      	cmp	r3, #4
 8001184:	d003      	beq.n	800118e <HAL_RCC_GetSysClockFreq+0x3a>
 8001186:	e09b      	b.n	80012c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001188:	4b53      	ldr	r3, [pc, #332]	; (80012d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800118a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800118c:	e09b      	b.n	80012c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800118e:	4b53      	ldr	r3, [pc, #332]	; (80012dc <HAL_RCC_GetSysClockFreq+0x188>)
 8001190:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001192:	e098      	b.n	80012c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001194:	4b4f      	ldr	r3, [pc, #316]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800119c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800119e:	4b4d      	ldr	r3, [pc, #308]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d028      	beq.n	80011fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011aa:	4b4a      	ldr	r3, [pc, #296]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	099b      	lsrs	r3, r3, #6
 80011b0:	2200      	movs	r2, #0
 80011b2:	623b      	str	r3, [r7, #32]
 80011b4:	627a      	str	r2, [r7, #36]	; 0x24
 80011b6:	6a3b      	ldr	r3, [r7, #32]
 80011b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80011bc:	2100      	movs	r1, #0
 80011be:	4b47      	ldr	r3, [pc, #284]	; (80012dc <HAL_RCC_GetSysClockFreq+0x188>)
 80011c0:	fb03 f201 	mul.w	r2, r3, r1
 80011c4:	2300      	movs	r3, #0
 80011c6:	fb00 f303 	mul.w	r3, r0, r3
 80011ca:	4413      	add	r3, r2
 80011cc:	4a43      	ldr	r2, [pc, #268]	; (80012dc <HAL_RCC_GetSysClockFreq+0x188>)
 80011ce:	fba0 1202 	umull	r1, r2, r0, r2
 80011d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80011d4:	460a      	mov	r2, r1
 80011d6:	62ba      	str	r2, [r7, #40]	; 0x28
 80011d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011da:	4413      	add	r3, r2
 80011dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011e0:	2200      	movs	r2, #0
 80011e2:	61bb      	str	r3, [r7, #24]
 80011e4:	61fa      	str	r2, [r7, #28]
 80011e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80011ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80011ee:	f7fe ffef 	bl	80001d0 <__aeabi_uldivmod>
 80011f2:	4602      	mov	r2, r0
 80011f4:	460b      	mov	r3, r1
 80011f6:	4613      	mov	r3, r2
 80011f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80011fa:	e053      	b.n	80012a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011fc:	4b35      	ldr	r3, [pc, #212]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	099b      	lsrs	r3, r3, #6
 8001202:	2200      	movs	r2, #0
 8001204:	613b      	str	r3, [r7, #16]
 8001206:	617a      	str	r2, [r7, #20]
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800120e:	f04f 0b00 	mov.w	fp, #0
 8001212:	4652      	mov	r2, sl
 8001214:	465b      	mov	r3, fp
 8001216:	f04f 0000 	mov.w	r0, #0
 800121a:	f04f 0100 	mov.w	r1, #0
 800121e:	0159      	lsls	r1, r3, #5
 8001220:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001224:	0150      	lsls	r0, r2, #5
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	ebb2 080a 	subs.w	r8, r2, sl
 800122e:	eb63 090b 	sbc.w	r9, r3, fp
 8001232:	f04f 0200 	mov.w	r2, #0
 8001236:	f04f 0300 	mov.w	r3, #0
 800123a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800123e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001242:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001246:	ebb2 0408 	subs.w	r4, r2, r8
 800124a:	eb63 0509 	sbc.w	r5, r3, r9
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	f04f 0300 	mov.w	r3, #0
 8001256:	00eb      	lsls	r3, r5, #3
 8001258:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800125c:	00e2      	lsls	r2, r4, #3
 800125e:	4614      	mov	r4, r2
 8001260:	461d      	mov	r5, r3
 8001262:	eb14 030a 	adds.w	r3, r4, sl
 8001266:	603b      	str	r3, [r7, #0]
 8001268:	eb45 030b 	adc.w	r3, r5, fp
 800126c:	607b      	str	r3, [r7, #4]
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	f04f 0300 	mov.w	r3, #0
 8001276:	e9d7 4500 	ldrd	r4, r5, [r7]
 800127a:	4629      	mov	r1, r5
 800127c:	028b      	lsls	r3, r1, #10
 800127e:	4621      	mov	r1, r4
 8001280:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001284:	4621      	mov	r1, r4
 8001286:	028a      	lsls	r2, r1, #10
 8001288:	4610      	mov	r0, r2
 800128a:	4619      	mov	r1, r3
 800128c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800128e:	2200      	movs	r2, #0
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	60fa      	str	r2, [r7, #12]
 8001294:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001298:	f7fe ff9a 	bl	80001d0 <__aeabi_uldivmod>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	4613      	mov	r3, r2
 80012a2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	0c1b      	lsrs	r3, r3, #16
 80012aa:	f003 0303 	and.w	r3, r3, #3
 80012ae:	3301      	adds	r3, #1
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80012b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80012b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80012bc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80012be:	e002      	b.n	80012c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80012c2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80012c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3740      	adds	r7, #64	; 0x40
 80012cc:	46bd      	mov	sp, r7
 80012ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80012d2:	bf00      	nop
 80012d4:	40023800 	.word	0x40023800
 80012d8:	00f42400 	.word	0x00f42400
 80012dc:	017d7840 	.word	0x017d7840

080012e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012e4:	4b03      	ldr	r3, [pc, #12]	; (80012f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80012e6:	681b      	ldr	r3, [r3, #0]
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000000 	.word	0x20000000

080012f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80012fc:	f7ff fff0 	bl	80012e0 <HAL_RCC_GetHCLKFreq>
 8001300:	4602      	mov	r2, r0
 8001302:	4b05      	ldr	r3, [pc, #20]	; (8001318 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	0a9b      	lsrs	r3, r3, #10
 8001308:	f003 0307 	and.w	r3, r3, #7
 800130c:	4903      	ldr	r1, [pc, #12]	; (800131c <HAL_RCC_GetPCLK1Freq+0x24>)
 800130e:	5ccb      	ldrb	r3, [r1, r3]
 8001310:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001314:	4618      	mov	r0, r3
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40023800 	.word	0x40023800
 800131c:	08003c8c 	.word	0x08003c8c

08001320 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	220f      	movs	r2, #15
 800132e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001330:	4b12      	ldr	r3, [pc, #72]	; (800137c <HAL_RCC_GetClockConfig+0x5c>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f003 0203 	and.w	r2, r3, #3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800133c:	4b0f      	ldr	r3, [pc, #60]	; (800137c <HAL_RCC_GetClockConfig+0x5c>)
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001348:	4b0c      	ldr	r3, [pc, #48]	; (800137c <HAL_RCC_GetClockConfig+0x5c>)
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001354:	4b09      	ldr	r3, [pc, #36]	; (800137c <HAL_RCC_GetClockConfig+0x5c>)
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	08db      	lsrs	r3, r3, #3
 800135a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001362:	4b07      	ldr	r3, [pc, #28]	; (8001380 <HAL_RCC_GetClockConfig+0x60>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0207 	and.w	r2, r3, #7
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	601a      	str	r2, [r3, #0]
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	40023800 	.word	0x40023800
 8001380:	40023c00 	.word	0x40023c00

08001384 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d101      	bne.n	8001396 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e041      	b.n	800141a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800139c:	b2db      	uxtb	r3, r3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d106      	bne.n	80013b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f000 f839 	bl	8001422 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2202      	movs	r2, #2
 80013b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3304      	adds	r3, #4
 80013c0:	4619      	mov	r1, r3
 80013c2:	4610      	mov	r0, r2
 80013c4:	f000 f9d8 	bl	8001778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2201      	movs	r2, #1
 80013cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2201      	movs	r2, #1
 80013d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2201      	movs	r2, #1
 80013dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2201      	movs	r2, #1
 80013e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2201      	movs	r2, #1
 80013ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2201      	movs	r2, #1
 80013f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2201      	movs	r2, #1
 80013fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2201      	movs	r2, #1
 8001404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2201      	movs	r2, #1
 800140c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2201      	movs	r2, #1
 8001414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001422:	b480      	push	{r7}
 8001424:	b083      	sub	sp, #12
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
	...

08001438 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001446:	b2db      	uxtb	r3, r3
 8001448:	2b01      	cmp	r3, #1
 800144a:	d001      	beq.n	8001450 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e04e      	b.n	80014ee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2202      	movs	r2, #2
 8001454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	68da      	ldr	r2, [r3, #12]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f042 0201 	orr.w	r2, r2, #1
 8001466:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a23      	ldr	r2, [pc, #140]	; (80014fc <HAL_TIM_Base_Start_IT+0xc4>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d022      	beq.n	80014b8 <HAL_TIM_Base_Start_IT+0x80>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800147a:	d01d      	beq.n	80014b8 <HAL_TIM_Base_Start_IT+0x80>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a1f      	ldr	r2, [pc, #124]	; (8001500 <HAL_TIM_Base_Start_IT+0xc8>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d018      	beq.n	80014b8 <HAL_TIM_Base_Start_IT+0x80>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a1e      	ldr	r2, [pc, #120]	; (8001504 <HAL_TIM_Base_Start_IT+0xcc>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d013      	beq.n	80014b8 <HAL_TIM_Base_Start_IT+0x80>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a1c      	ldr	r2, [pc, #112]	; (8001508 <HAL_TIM_Base_Start_IT+0xd0>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d00e      	beq.n	80014b8 <HAL_TIM_Base_Start_IT+0x80>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a1b      	ldr	r2, [pc, #108]	; (800150c <HAL_TIM_Base_Start_IT+0xd4>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d009      	beq.n	80014b8 <HAL_TIM_Base_Start_IT+0x80>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a19      	ldr	r2, [pc, #100]	; (8001510 <HAL_TIM_Base_Start_IT+0xd8>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d004      	beq.n	80014b8 <HAL_TIM_Base_Start_IT+0x80>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a18      	ldr	r2, [pc, #96]	; (8001514 <HAL_TIM_Base_Start_IT+0xdc>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d111      	bne.n	80014dc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2b06      	cmp	r3, #6
 80014c8:	d010      	beq.n	80014ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f042 0201 	orr.w	r2, r2, #1
 80014d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80014da:	e007      	b.n	80014ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f042 0201 	orr.w	r2, r2, #1
 80014ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3714      	adds	r7, #20
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40010000 	.word	0x40010000
 8001500:	40000400 	.word	0x40000400
 8001504:	40000800 	.word	0x40000800
 8001508:	40000c00 	.word	0x40000c00
 800150c:	40010400 	.word	0x40010400
 8001510:	40014000 	.word	0x40014000
 8001514:	40001800 	.word	0x40001800

08001518 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	691b      	ldr	r3, [r3, #16]
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	2b02      	cmp	r3, #2
 800152c:	d122      	bne.n	8001574 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	f003 0302 	and.w	r3, r3, #2
 8001538:	2b02      	cmp	r3, #2
 800153a:	d11b      	bne.n	8001574 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f06f 0202 	mvn.w	r2, #2
 8001544:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2201      	movs	r2, #1
 800154a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	f003 0303 	and.w	r3, r3, #3
 8001556:	2b00      	cmp	r3, #0
 8001558:	d003      	beq.n	8001562 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f000 f8ee 	bl	800173c <HAL_TIM_IC_CaptureCallback>
 8001560:	e005      	b.n	800156e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f000 f8e0 	bl	8001728 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f000 f8f1 	bl	8001750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	f003 0304 	and.w	r3, r3, #4
 800157e:	2b04      	cmp	r3, #4
 8001580:	d122      	bne.n	80015c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	2b04      	cmp	r3, #4
 800158e:	d11b      	bne.n	80015c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f06f 0204 	mvn.w	r2, #4
 8001598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2202      	movs	r2, #2
 800159e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d003      	beq.n	80015b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f000 f8c4 	bl	800173c <HAL_TIM_IC_CaptureCallback>
 80015b4:	e005      	b.n	80015c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f000 f8b6 	bl	8001728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f000 f8c7 	bl	8001750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	f003 0308 	and.w	r3, r3, #8
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	d122      	bne.n	800161c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	f003 0308 	and.w	r3, r3, #8
 80015e0:	2b08      	cmp	r3, #8
 80015e2:	d11b      	bne.n	800161c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f06f 0208 	mvn.w	r2, #8
 80015ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2204      	movs	r2, #4
 80015f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	69db      	ldr	r3, [r3, #28]
 80015fa:	f003 0303 	and.w	r3, r3, #3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f000 f89a 	bl	800173c <HAL_TIM_IC_CaptureCallback>
 8001608:	e005      	b.n	8001616 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f000 f88c 	bl	8001728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f000 f89d 	bl	8001750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	f003 0310 	and.w	r3, r3, #16
 8001626:	2b10      	cmp	r3, #16
 8001628:	d122      	bne.n	8001670 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	f003 0310 	and.w	r3, r3, #16
 8001634:	2b10      	cmp	r3, #16
 8001636:	d11b      	bne.n	8001670 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f06f 0210 	mvn.w	r2, #16
 8001640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2208      	movs	r2, #8
 8001646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001652:	2b00      	cmp	r3, #0
 8001654:	d003      	beq.n	800165e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f000 f870 	bl	800173c <HAL_TIM_IC_CaptureCallback>
 800165c:	e005      	b.n	800166a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 f862 	bl	8001728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 f873 	bl	8001750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	2b01      	cmp	r3, #1
 800167c:	d10e      	bne.n	800169c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b01      	cmp	r3, #1
 800168a:	d107      	bne.n	800169c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f06f 0201 	mvn.w	r2, #1
 8001694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f7fe ffc2 	bl	8000620 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	691b      	ldr	r3, [r3, #16]
 80016a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016a6:	2b80      	cmp	r3, #128	; 0x80
 80016a8:	d10e      	bne.n	80016c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016b4:	2b80      	cmp	r3, #128	; 0x80
 80016b6:	d107      	bne.n	80016c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80016c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f000 f902 	bl	80018cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	691b      	ldr	r3, [r3, #16]
 80016ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016d2:	2b40      	cmp	r3, #64	; 0x40
 80016d4:	d10e      	bne.n	80016f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016e0:	2b40      	cmp	r3, #64	; 0x40
 80016e2:	d107      	bne.n	80016f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80016ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f000 f838 	bl	8001764 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	f003 0320 	and.w	r3, r3, #32
 80016fe:	2b20      	cmp	r3, #32
 8001700:	d10e      	bne.n	8001720 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	f003 0320 	and.w	r3, r3, #32
 800170c:	2b20      	cmp	r3, #32
 800170e:	d107      	bne.n	8001720 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f06f 0220 	mvn.w	r2, #32
 8001718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f000 f8cc 	bl	80018b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4a40      	ldr	r2, [pc, #256]	; (800188c <TIM_Base_SetConfig+0x114>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d013      	beq.n	80017b8 <TIM_Base_SetConfig+0x40>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001796:	d00f      	beq.n	80017b8 <TIM_Base_SetConfig+0x40>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a3d      	ldr	r2, [pc, #244]	; (8001890 <TIM_Base_SetConfig+0x118>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d00b      	beq.n	80017b8 <TIM_Base_SetConfig+0x40>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a3c      	ldr	r2, [pc, #240]	; (8001894 <TIM_Base_SetConfig+0x11c>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d007      	beq.n	80017b8 <TIM_Base_SetConfig+0x40>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a3b      	ldr	r2, [pc, #236]	; (8001898 <TIM_Base_SetConfig+0x120>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d003      	beq.n	80017b8 <TIM_Base_SetConfig+0x40>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4a3a      	ldr	r2, [pc, #232]	; (800189c <TIM_Base_SetConfig+0x124>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d108      	bne.n	80017ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a2f      	ldr	r2, [pc, #188]	; (800188c <TIM_Base_SetConfig+0x114>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d02b      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017d8:	d027      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a2c      	ldr	r2, [pc, #176]	; (8001890 <TIM_Base_SetConfig+0x118>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d023      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a2b      	ldr	r2, [pc, #172]	; (8001894 <TIM_Base_SetConfig+0x11c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d01f      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a2a      	ldr	r2, [pc, #168]	; (8001898 <TIM_Base_SetConfig+0x120>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d01b      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a29      	ldr	r2, [pc, #164]	; (800189c <TIM_Base_SetConfig+0x124>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d017      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a28      	ldr	r2, [pc, #160]	; (80018a0 <TIM_Base_SetConfig+0x128>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d013      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a27      	ldr	r2, [pc, #156]	; (80018a4 <TIM_Base_SetConfig+0x12c>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d00f      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a26      	ldr	r2, [pc, #152]	; (80018a8 <TIM_Base_SetConfig+0x130>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d00b      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4a25      	ldr	r2, [pc, #148]	; (80018ac <TIM_Base_SetConfig+0x134>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d007      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a24      	ldr	r2, [pc, #144]	; (80018b0 <TIM_Base_SetConfig+0x138>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d003      	beq.n	800182a <TIM_Base_SetConfig+0xb2>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a23      	ldr	r2, [pc, #140]	; (80018b4 <TIM_Base_SetConfig+0x13c>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d108      	bne.n	800183c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001830:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	4313      	orrs	r3, r2
 800183a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	4313      	orrs	r3, r2
 8001848:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	68fa      	ldr	r2, [r7, #12]
 800184e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	689a      	ldr	r2, [r3, #8]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4a0a      	ldr	r2, [pc, #40]	; (800188c <TIM_Base_SetConfig+0x114>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d003      	beq.n	8001870 <TIM_Base_SetConfig+0xf8>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4a0c      	ldr	r2, [pc, #48]	; (800189c <TIM_Base_SetConfig+0x124>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d103      	bne.n	8001878 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	691a      	ldr	r2, [r3, #16]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2201      	movs	r2, #1
 800187c:	615a      	str	r2, [r3, #20]
}
 800187e:	bf00      	nop
 8001880:	3714      	adds	r7, #20
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	40010000 	.word	0x40010000
 8001890:	40000400 	.word	0x40000400
 8001894:	40000800 	.word	0x40000800
 8001898:	40000c00 	.word	0x40000c00
 800189c:	40010400 	.word	0x40010400
 80018a0:	40014000 	.word	0x40014000
 80018a4:	40014400 	.word	0x40014400
 80018a8:	40014800 	.word	0x40014800
 80018ac:	40001800 	.word	0x40001800
 80018b0:	40001c00 	.word	0x40001c00
 80018b4:	40002000 	.word	0x40002000

080018b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80018d4:	bf00      	nop
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f103 0208 	add.w	r2, r3, #8
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f04f 32ff 	mov.w	r2, #4294967295
 80018f8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f103 0208 	add.w	r2, r3, #8
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f103 0208 	add.w	r2, r3, #8
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr

0800193a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800193a:	b480      	push	{r7}
 800193c:	b085      	sub	sp, #20
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
 8001942:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001950:	d103      	bne.n	800195a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	691b      	ldr	r3, [r3, #16]
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	e00c      	b.n	8001974 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	3308      	adds	r3, #8
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	e002      	b.n	8001968 <vListInsert+0x2e>
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	68ba      	ldr	r2, [r7, #8]
 8001970:	429a      	cmp	r2, r3
 8001972:	d2f6      	bcs.n	8001962 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	685a      	ldr	r2, [r3, #4]
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	1c5a      	adds	r2, r3, #1
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	601a      	str	r2, [r3, #0]
}
 80019a0:	bf00      	nop
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	6892      	ldr	r2, [r2, #8]
 80019c2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6852      	ldr	r2, [r2, #4]
 80019cc:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d103      	bne.n	80019e0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689a      	ldr	r2, [r3, #8]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	1e5a      	subs	r2, r3, #1
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d10a      	bne.n	8001a2e <xQueueGenericReset+0x2e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8001a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a1c:	f383 8811 	msr	BASEPRI, r3
 8001a20:	f3bf 8f6f 	isb	sy
 8001a24:	f3bf 8f4f 	dsb	sy
 8001a28:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001a2a:	bf00      	nop
 8001a2c:	e7fe      	b.n	8001a2c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d05d      	beq.n	8001af0 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d059      	beq.n	8001af0 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a44:	2100      	movs	r1, #0
 8001a46:	fba3 2302 	umull	r2, r3, r3, r2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d000      	beq.n	8001a50 <xQueueGenericReset+0x50>
 8001a4e:	2101      	movs	r1, #1
 8001a50:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d14c      	bne.n	8001af0 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8001a56:	f001 fe0f 	bl	8003678 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a62:	6939      	ldr	r1, [r7, #16]
 8001a64:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	441a      	add	r2, r3
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	2200      	movs	r2, #0
 8001a74:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a86:	3b01      	subs	r3, #1
 8001a88:	6939      	ldr	r1, [r7, #16]
 8001a8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001a8c:	fb01 f303 	mul.w	r3, r1, r3
 8001a90:	441a      	add	r2, r3
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	22ff      	movs	r2, #255	; 0xff
 8001a9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	22ff      	movs	r2, #255	; 0xff
 8001aa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d114      	bne.n	8001ad6 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d01a      	beq.n	8001aea <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	3310      	adds	r3, #16
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 ff79 	bl	80029b0 <xTaskRemoveFromEventList>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d012      	beq.n	8001aea <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001ac4:	4b15      	ldr	r3, [pc, #84]	; (8001b1c <xQueueGenericReset+0x11c>)
 8001ac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	f3bf 8f4f 	dsb	sy
 8001ad0:	f3bf 8f6f 	isb	sy
 8001ad4:	e009      	b.n	8001aea <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	3310      	adds	r3, #16
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff ff00 	bl	80018e0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	3324      	adds	r3, #36	; 0x24
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff fefb 	bl	80018e0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8001aea:	f001 fdf5 	bl	80036d8 <vPortExitCritical>
 8001aee:	e001      	b.n	8001af4 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d10a      	bne.n	8001b10 <xQueueGenericReset+0x110>
        __asm volatile
 8001afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001afe:	f383 8811 	msr	BASEPRI, r3
 8001b02:	f3bf 8f6f 	isb	sy
 8001b06:	f3bf 8f4f 	dsb	sy
 8001b0a:	60bb      	str	r3, [r7, #8]
    }
 8001b0c:	bf00      	nop
 8001b0e:	e7fe      	b.n	8001b0e <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8001b10:	697b      	ldr	r3, [r7, #20]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	e000ed04 	.word	0xe000ed04

08001b20 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08a      	sub	sp, #40	; 0x28
 8001b24:	af02      	add	r7, sp, #8
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d02e      	beq.n	8001b96 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001b38:	2100      	movs	r1, #0
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	fba3 2302 	umull	r2, r3, r3, r2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d000      	beq.n	8001b48 <xQueueGenericCreate+0x28>
 8001b46:	2101      	movs	r1, #1
 8001b48:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d123      	bne.n	8001b96 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	68ba      	ldr	r2, [r7, #8]
 8001b52:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001b56:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8001b5a:	d81c      	bhi.n	8001b96 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	68ba      	ldr	r2, [r7, #8]
 8001b60:	fb02 f303 	mul.w	r3, r2, r3
 8001b64:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	3350      	adds	r3, #80	; 0x50
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f001 fe66 	bl	800383c <pvPortMalloc>
 8001b70:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d01c      	beq.n	8001bb2 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	3350      	adds	r3, #80	; 0x50
 8001b80:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001b82:	79fa      	ldrb	r2, [r7, #7]
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	697a      	ldr	r2, [r7, #20]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	f000 f814 	bl	8001bbc <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8001b94:	e00d      	b.n	8001bb2 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d10a      	bne.n	8001bb2 <xQueueGenericCreate+0x92>
        __asm volatile
 8001b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ba0:	f383 8811 	msr	BASEPRI, r3
 8001ba4:	f3bf 8f6f 	isb	sy
 8001ba8:	f3bf 8f4f 	dsb	sy
 8001bac:	613b      	str	r3, [r7, #16]
    }
 8001bae:	bf00      	nop
 8001bb0:	e7fe      	b.n	8001bb0 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8001bb2:	69fb      	ldr	r3, [r7, #28]
    }
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3720      	adds	r7, #32
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
 8001bc8:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d103      	bne.n	8001bd8 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	e002      	b.n	8001bde <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	68fa      	ldr	r2, [r7, #12]
 8001be2:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001bea:	2101      	movs	r1, #1
 8001bec:	69b8      	ldr	r0, [r7, #24]
 8001bee:	f7ff ff07 	bl	8001a00 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	78fa      	ldrb	r2, [r7, #3]
 8001bf6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001bfa:	bf00      	nop
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08c      	sub	sp, #48	; 0x30
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001c10:	2300      	movs	r3, #0
 8001c12:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10a      	bne.n	8001c34 <xQueueReceive+0x30>
        __asm volatile
 8001c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c22:	f383 8811 	msr	BASEPRI, r3
 8001c26:	f3bf 8f6f 	isb	sy
 8001c2a:	f3bf 8f4f 	dsb	sy
 8001c2e:	623b      	str	r3, [r7, #32]
    }
 8001c30:	bf00      	nop
 8001c32:	e7fe      	b.n	8001c32 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d103      	bne.n	8001c42 <xQueueReceive+0x3e>
 8001c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d101      	bne.n	8001c46 <xQueueReceive+0x42>
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <xQueueReceive+0x44>
 8001c46:	2300      	movs	r3, #0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d10a      	bne.n	8001c62 <xQueueReceive+0x5e>
        __asm volatile
 8001c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c50:	f383 8811 	msr	BASEPRI, r3
 8001c54:	f3bf 8f6f 	isb	sy
 8001c58:	f3bf 8f4f 	dsb	sy
 8001c5c:	61fb      	str	r3, [r7, #28]
    }
 8001c5e:	bf00      	nop
 8001c60:	e7fe      	b.n	8001c60 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001c62:	f001 f8b5 	bl	8002dd0 <xTaskGetSchedulerState>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d102      	bne.n	8001c72 <xQueueReceive+0x6e>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d101      	bne.n	8001c76 <xQueueReceive+0x72>
 8001c72:	2301      	movs	r3, #1
 8001c74:	e000      	b.n	8001c78 <xQueueReceive+0x74>
 8001c76:	2300      	movs	r3, #0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d10a      	bne.n	8001c92 <xQueueReceive+0x8e>
        __asm volatile
 8001c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c80:	f383 8811 	msr	BASEPRI, r3
 8001c84:	f3bf 8f6f 	isb	sy
 8001c88:	f3bf 8f4f 	dsb	sy
 8001c8c:	61bb      	str	r3, [r7, #24]
    }
 8001c8e:	bf00      	nop
 8001c90:	e7fe      	b.n	8001c90 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001c92:	f001 fcf1 	bl	8003678 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d01f      	beq.n	8001ce2 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001ca2:	68b9      	ldr	r1, [r7, #8]
 8001ca4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001ca6:	f000 f88d 	bl	8001dc4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	1e5a      	subs	r2, r3, #1
 8001cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb0:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d00f      	beq.n	8001cda <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cbc:	3310      	adds	r3, #16
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f000 fe76 	bl	80029b0 <xTaskRemoveFromEventList>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d007      	beq.n	8001cda <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001cca:	4b3d      	ldr	r3, [pc, #244]	; (8001dc0 <xQueueReceive+0x1bc>)
 8001ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	f3bf 8f4f 	dsb	sy
 8001cd6:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001cda:	f001 fcfd 	bl	80036d8 <vPortExitCritical>
                return pdPASS;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e069      	b.n	8001db6 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d103      	bne.n	8001cf0 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001ce8:	f001 fcf6 	bl	80036d8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001cec:	2300      	movs	r3, #0
 8001cee:	e062      	b.n	8001db6 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d106      	bne.n	8001d04 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001cf6:	f107 0310 	add.w	r3, r7, #16
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 ff2e 	bl	8002b5c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001d00:	2301      	movs	r3, #1
 8001d02:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001d04:	f001 fce8 	bl	80036d8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001d08:	f000 fb5c 	bl	80023c4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001d0c:	f001 fcb4 	bl	8003678 <vPortEnterCritical>
 8001d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d16:	b25b      	sxtb	r3, r3
 8001d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d1c:	d103      	bne.n	8001d26 <xQueueReceive+0x122>
 8001d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d2c:	b25b      	sxtb	r3, r3
 8001d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d32:	d103      	bne.n	8001d3c <xQueueReceive+0x138>
 8001d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001d3c:	f001 fccc 	bl	80036d8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001d40:	1d3a      	adds	r2, r7, #4
 8001d42:	f107 0310 	add.w	r3, r7, #16
 8001d46:	4611      	mov	r1, r2
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f000 ff1d 	bl	8002b88 <xTaskCheckForTimeOut>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d123      	bne.n	8001d9c <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001d54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d56:	f000 f8ad 	bl	8001eb4 <prvIsQueueEmpty>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d017      	beq.n	8001d90 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d62:	3324      	adds	r3, #36	; 0x24
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	4611      	mov	r1, r2
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f000 fdb7 	bl	80028dc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001d6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d70:	f000 f84e 	bl	8001e10 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001d74:	f000 fb34 	bl	80023e0 <xTaskResumeAll>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d189      	bne.n	8001c92 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8001d7e:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <xQueueReceive+0x1bc>)
 8001d80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	f3bf 8f4f 	dsb	sy
 8001d8a:	f3bf 8f6f 	isb	sy
 8001d8e:	e780      	b.n	8001c92 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001d90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d92:	f000 f83d 	bl	8001e10 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001d96:	f000 fb23 	bl	80023e0 <xTaskResumeAll>
 8001d9a:	e77a      	b.n	8001c92 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001d9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d9e:	f000 f837 	bl	8001e10 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001da2:	f000 fb1d 	bl	80023e0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001da6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001da8:	f000 f884 	bl	8001eb4 <prvIsQueueEmpty>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f43f af6f 	beq.w	8001c92 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001db4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3730      	adds	r7, #48	; 0x30
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	e000ed04 	.word	0xe000ed04

08001dc4 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d018      	beq.n	8001e08 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	68da      	ldr	r2, [r3, #12]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	441a      	add	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68da      	ldr	r2, [r3, #12]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d303      	bcc.n	8001df8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68d9      	ldr	r1, [r3, #12]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e00:	461a      	mov	r2, r3
 8001e02:	6838      	ldr	r0, [r7, #0]
 8001e04:	f001 ff0a 	bl	8003c1c <memcpy>
    }
}
 8001e08:	bf00      	nop
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001e18:	f001 fc2e 	bl	8003678 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e22:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001e24:	e011      	b.n	8001e4a <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d012      	beq.n	8001e54 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	3324      	adds	r3, #36	; 0x24
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 fdbc 	bl	80029b0 <xTaskRemoveFromEventList>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8001e3e:	f000 ff09 	bl	8002c54 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
 8001e44:	3b01      	subs	r3, #1
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001e4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	dce9      	bgt.n	8001e26 <prvUnlockQueue+0x16>
 8001e52:	e000      	b.n	8001e56 <prvUnlockQueue+0x46>
                    break;
 8001e54:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	22ff      	movs	r2, #255	; 0xff
 8001e5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8001e5e:	f001 fc3b 	bl	80036d8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8001e62:	f001 fc09 	bl	8003678 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001e6c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001e6e:	e011      	b.n	8001e94 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d012      	beq.n	8001e9e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3310      	adds	r3, #16
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f000 fd97 	bl	80029b0 <xTaskRemoveFromEventList>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001e88:	f000 fee4 	bl	8002c54 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001e8c:	7bbb      	ldrb	r3, [r7, #14]
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001e94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	dce9      	bgt.n	8001e70 <prvUnlockQueue+0x60>
 8001e9c:	e000      	b.n	8001ea0 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001e9e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	22ff      	movs	r2, #255	; 0xff
 8001ea4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001ea8:	f001 fc16 	bl	80036d8 <vPortExitCritical>
}
 8001eac:	bf00      	nop
 8001eae:	3710      	adds	r7, #16
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001ebc:	f001 fbdc 	bl	8003678 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d102      	bne.n	8001ece <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	e001      	b.n	8001ed2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001ed2:	f001 fc01 	bl	80036d8 <vPortExitCritical>

    return xReturn;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001ee0:	b480      	push	{r7}
 8001ee2:	b087      	sub	sp, #28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d10a      	bne.n	8001f0a <vQueueAddToRegistry+0x2a>
        __asm volatile
 8001ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ef8:	f383 8811 	msr	BASEPRI, r3
 8001efc:	f3bf 8f6f 	isb	sy
 8001f00:	f3bf 8f4f 	dsb	sy
 8001f04:	60fb      	str	r3, [r7, #12]
    }
 8001f06:	bf00      	nop
 8001f08:	e7fe      	b.n	8001f08 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d024      	beq.n	8001f5a <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
 8001f14:	e01e      	b.n	8001f54 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8001f16:	4a18      	ldr	r2, [pc, #96]	; (8001f78 <vQueueAddToRegistry+0x98>)
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	4413      	add	r3, r2
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d105      	bne.n	8001f32 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	4a13      	ldr	r2, [pc, #76]	; (8001f78 <vQueueAddToRegistry+0x98>)
 8001f2c:	4413      	add	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
                    break;
 8001f30:	e013      	b.n	8001f5a <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d10a      	bne.n	8001f4e <vQueueAddToRegistry+0x6e>
 8001f38:	4a0f      	ldr	r2, [pc, #60]	; (8001f78 <vQueueAddToRegistry+0x98>)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d104      	bne.n	8001f4e <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	00db      	lsls	r3, r3, #3
 8001f48:	4a0b      	ldr	r2, [pc, #44]	; (8001f78 <vQueueAddToRegistry+0x98>)
 8001f4a:	4413      	add	r3, r2
 8001f4c:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	3301      	adds	r3, #1
 8001f52:	617b      	str	r3, [r7, #20]
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	2b07      	cmp	r3, #7
 8001f58:	d9dd      	bls.n	8001f16 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d005      	beq.n	8001f6c <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	683a      	ldr	r2, [r7, #0]
 8001f64:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8001f6c:	bf00      	nop
 8001f6e:	371c      	adds	r7, #28
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	2000007c 	.word	0x2000007c

08001f7c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001f8c:	f001 fb74 	bl	8003678 <vPortEnterCritical>
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001f96:	b25b      	sxtb	r3, r3
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9c:	d103      	bne.n	8001fa6 <vQueueWaitForMessageRestricted+0x2a>
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001fac:	b25b      	sxtb	r3, r3
 8001fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fb2:	d103      	bne.n	8001fbc <vQueueWaitForMessageRestricted+0x40>
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001fbc:	f001 fb8c 	bl	80036d8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d106      	bne.n	8001fd6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	3324      	adds	r3, #36	; 0x24
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	68b9      	ldr	r1, [r7, #8]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f000 fca7 	bl	8002924 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001fd6:	6978      	ldr	r0, [r7, #20]
 8001fd8:	f7ff ff1a 	bl	8001e10 <prvUnlockQueue>
    }
 8001fdc:	bf00      	nop
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b08c      	sub	sp, #48	; 0x30
 8001fe8:	af04      	add	r7, sp, #16
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	603b      	str	r3, [r7, #0]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001ff4:	88fb      	ldrh	r3, [r7, #6]
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f001 fc1f 	bl	800383c <pvPortMalloc>
 8001ffe:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d013      	beq.n	800202e <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002006:	2058      	movs	r0, #88	; 0x58
 8002008:	f001 fc18 	bl	800383c <pvPortMalloc>
 800200c:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d008      	beq.n	8002026 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002014:	2258      	movs	r2, #88	; 0x58
 8002016:	2100      	movs	r1, #0
 8002018:	69f8      	ldr	r0, [r7, #28]
 800201a:	f001 fe0d 	bl	8003c38 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	697a      	ldr	r2, [r7, #20]
 8002022:	631a      	str	r2, [r3, #48]	; 0x30
 8002024:	e005      	b.n	8002032 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002026:	6978      	ldr	r0, [r7, #20]
 8002028:	f001 fcc2 	bl	80039b0 <vPortFree>
 800202c:	e001      	b.n	8002032 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800202e:	2300      	movs	r3, #0
 8002030:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d013      	beq.n	8002060 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002038:	88fa      	ldrh	r2, [r7, #6]
 800203a:	2300      	movs	r3, #0
 800203c:	9303      	str	r3, [sp, #12]
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	9302      	str	r3, [sp, #8]
 8002042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002044:	9301      	str	r3, [sp, #4]
 8002046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 f80e 	bl	8002070 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002054:	69f8      	ldr	r0, [r7, #28]
 8002056:	f000 f899 	bl	800218c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800205a:	2301      	movs	r3, #1
 800205c:	61bb      	str	r3, [r7, #24]
 800205e:	e002      	b.n	8002066 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002060:	f04f 33ff 	mov.w	r3, #4294967295
 8002064:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002066:	69bb      	ldr	r3, [r7, #24]
    }
 8002068:	4618      	mov	r0, r3
 800206a:	3720      	adds	r7, #32
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
 800207c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800207e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002080:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	461a      	mov	r2, r3
 8002088:	21a5      	movs	r1, #165	; 0xa5
 800208a:	f001 fdd5 	bl	8003c38 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800208e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002090:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002098:	3b01      	subs	r3, #1
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	f023 0307 	bic.w	r3, r3, #7
 80020a6:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d00a      	beq.n	80020c8 <prvInitialiseNewTask+0x58>
        __asm volatile
 80020b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020b6:	f383 8811 	msr	BASEPRI, r3
 80020ba:	f3bf 8f6f 	isb	sy
 80020be:	f3bf 8f4f 	dsb	sy
 80020c2:	617b      	str	r3, [r7, #20]
    }
 80020c4:	bf00      	nop
 80020c6:	e7fe      	b.n	80020c6 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d01e      	beq.n	800210c <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80020ce:	2300      	movs	r3, #0
 80020d0:	61fb      	str	r3, [r7, #28]
 80020d2:	e012      	b.n	80020fa <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80020d4:	68ba      	ldr	r2, [r7, #8]
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	4413      	add	r3, r2
 80020da:	7819      	ldrb	r1, [r3, #0]
 80020dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	4413      	add	r3, r2
 80020e2:	3334      	adds	r3, #52	; 0x34
 80020e4:	460a      	mov	r2, r1
 80020e6:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80020e8:	68ba      	ldr	r2, [r7, #8]
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	4413      	add	r3, r2
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d006      	beq.n	8002102 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	3301      	adds	r3, #1
 80020f8:	61fb      	str	r3, [r7, #28]
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	2b09      	cmp	r3, #9
 80020fe:	d9e9      	bls.n	80020d4 <prvInitialiseNewTask+0x64>
 8002100:	e000      	b.n	8002104 <prvInitialiseNewTask+0x94>
            {
                break;
 8002102:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002106:	2200      	movs	r2, #0
 8002108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800210c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800210e:	2b04      	cmp	r3, #4
 8002110:	d90a      	bls.n	8002128 <prvInitialiseNewTask+0xb8>
        __asm volatile
 8002112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002116:	f383 8811 	msr	BASEPRI, r3
 800211a:	f3bf 8f6f 	isb	sy
 800211e:	f3bf 8f4f 	dsb	sy
 8002122:	613b      	str	r3, [r7, #16]
    }
 8002124:	bf00      	nop
 8002126:	e7fe      	b.n	8002126 <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800212a:	2b04      	cmp	r3, #4
 800212c:	d901      	bls.n	8002132 <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800212e:	2304      	movs	r3, #4
 8002130:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002134:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002136:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800213a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800213c:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800213e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002140:	3304      	adds	r3, #4
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff fbec 	bl	8001920 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800214a:	3318      	adds	r3, #24
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fbe7 	bl	8001920 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002154:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002156:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800215a:	f1c3 0205 	rsb	r2, r3, #5
 800215e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002160:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002164:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002166:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002168:	683a      	ldr	r2, [r7, #0]
 800216a:	68f9      	ldr	r1, [r7, #12]
 800216c:	69b8      	ldr	r0, [r7, #24]
 800216e:	f001 f951 	bl	8003414 <pxPortInitialiseStack>
 8002172:	4602      	mov	r2, r0
 8002174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002176:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800217a:	2b00      	cmp	r3, #0
 800217c:	d002      	beq.n	8002184 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800217e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002180:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002182:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002184:	bf00      	nop
 8002186:	3720      	adds	r7, #32
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002194:	f001 fa70 	bl	8003678 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002198:	4b40      	ldr	r3, [pc, #256]	; (800229c <prvAddNewTaskToReadyList+0x110>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	3301      	adds	r3, #1
 800219e:	4a3f      	ldr	r2, [pc, #252]	; (800229c <prvAddNewTaskToReadyList+0x110>)
 80021a0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80021a2:	4b3f      	ldr	r3, [pc, #252]	; (80022a0 <prvAddNewTaskToReadyList+0x114>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d109      	bne.n	80021be <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80021aa:	4a3d      	ldr	r2, [pc, #244]	; (80022a0 <prvAddNewTaskToReadyList+0x114>)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80021b0:	4b3a      	ldr	r3, [pc, #232]	; (800229c <prvAddNewTaskToReadyList+0x110>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d110      	bne.n	80021da <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80021b8:	f000 fd70 	bl	8002c9c <prvInitialiseTaskLists>
 80021bc:	e00d      	b.n	80021da <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80021be:	4b39      	ldr	r3, [pc, #228]	; (80022a4 <prvAddNewTaskToReadyList+0x118>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d109      	bne.n	80021da <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80021c6:	4b36      	ldr	r3, [pc, #216]	; (80022a0 <prvAddNewTaskToReadyList+0x114>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d802      	bhi.n	80021da <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80021d4:	4a32      	ldr	r2, [pc, #200]	; (80022a0 <prvAddNewTaskToReadyList+0x114>)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80021da:	4b33      	ldr	r3, [pc, #204]	; (80022a8 <prvAddNewTaskToReadyList+0x11c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	3301      	adds	r3, #1
 80021e0:	4a31      	ldr	r2, [pc, #196]	; (80022a8 <prvAddNewTaskToReadyList+0x11c>)
 80021e2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80021e4:	4b30      	ldr	r3, [pc, #192]	; (80022a8 <prvAddNewTaskToReadyList+0x11c>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f0:	2201      	movs	r2, #1
 80021f2:	409a      	lsls	r2, r3
 80021f4:	4b2d      	ldr	r3, [pc, #180]	; (80022ac <prvAddNewTaskToReadyList+0x120>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	4a2c      	ldr	r2, [pc, #176]	; (80022ac <prvAddNewTaskToReadyList+0x120>)
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002202:	492b      	ldr	r1, [pc, #172]	; (80022b0 <prvAddNewTaskToReadyList+0x124>)
 8002204:	4613      	mov	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4413      	add	r3, r2
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	440b      	add	r3, r1
 800220e:	3304      	adds	r3, #4
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	60fb      	str	r3, [r7, #12]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	609a      	str	r2, [r3, #8]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	3204      	adds	r2, #4
 800222a:	605a      	str	r2, [r3, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	1d1a      	adds	r2, r3, #4
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	609a      	str	r2, [r3, #8]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002238:	4613      	mov	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	4413      	add	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	4a1b      	ldr	r2, [pc, #108]	; (80022b0 <prvAddNewTaskToReadyList+0x124>)
 8002242:	441a      	add	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	615a      	str	r2, [r3, #20]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800224c:	4918      	ldr	r1, [pc, #96]	; (80022b0 <prvAddNewTaskToReadyList+0x124>)
 800224e:	4613      	mov	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	4413      	add	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	440b      	add	r3, r1
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	1c59      	adds	r1, r3, #1
 800225c:	4814      	ldr	r0, [pc, #80]	; (80022b0 <prvAddNewTaskToReadyList+0x124>)
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4403      	add	r3, r0
 8002268:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800226a:	f001 fa35 	bl	80036d8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800226e:	4b0d      	ldr	r3, [pc, #52]	; (80022a4 <prvAddNewTaskToReadyList+0x118>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00e      	beq.n	8002294 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002276:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <prvAddNewTaskToReadyList+0x114>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002280:	429a      	cmp	r2, r3
 8002282:	d207      	bcs.n	8002294 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002284:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <prvAddNewTaskToReadyList+0x128>)
 8002286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	f3bf 8f4f 	dsb	sy
 8002290:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002294:	bf00      	nop
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20000194 	.word	0x20000194
 80022a0:	200000bc 	.word	0x200000bc
 80022a4:	200001a0 	.word	0x200001a0
 80022a8:	200001b0 	.word	0x200001b0
 80022ac:	2000019c 	.word	0x2000019c
 80022b0:	200000c0 	.word	0x200000c0
 80022b4:	e000ed04 	.word	0xe000ed04

080022b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d017      	beq.n	80022fa <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80022ca:	4b13      	ldr	r3, [pc, #76]	; (8002318 <vTaskDelay+0x60>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d00a      	beq.n	80022e8 <vTaskDelay+0x30>
        __asm volatile
 80022d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d6:	f383 8811 	msr	BASEPRI, r3
 80022da:	f3bf 8f6f 	isb	sy
 80022de:	f3bf 8f4f 	dsb	sy
 80022e2:	60bb      	str	r3, [r7, #8]
    }
 80022e4:	bf00      	nop
 80022e6:	e7fe      	b.n	80022e6 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80022e8:	f000 f86c 	bl	80023c4 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80022ec:	2100      	movs	r1, #0
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 fd8c 	bl	8002e0c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80022f4:	f000 f874 	bl	80023e0 <xTaskResumeAll>
 80022f8:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d107      	bne.n	8002310 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <vTaskDelay+0x64>)
 8002302:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	f3bf 8f4f 	dsb	sy
 800230c:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002310:	bf00      	nop
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	200001bc 	.word	0x200001bc
 800231c:	e000ed04 	.word	0xe000ed04

08002320 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8002326:	4b20      	ldr	r3, [pc, #128]	; (80023a8 <vTaskStartScheduler+0x88>)
 8002328:	9301      	str	r3, [sp, #4]
 800232a:	2300      	movs	r3, #0
 800232c:	9300      	str	r3, [sp, #0]
 800232e:	2300      	movs	r3, #0
 8002330:	2282      	movs	r2, #130	; 0x82
 8002332:	491e      	ldr	r1, [pc, #120]	; (80023ac <vTaskStartScheduler+0x8c>)
 8002334:	481e      	ldr	r0, [pc, #120]	; (80023b0 <vTaskStartScheduler+0x90>)
 8002336:	f7ff fe55 	bl	8001fe4 <xTaskCreate>
 800233a:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d102      	bne.n	8002348 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8002342:	f000 fde3 	bl	8002f0c <xTimerCreateTimerTask>
 8002346:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2b01      	cmp	r3, #1
 800234c:	d116      	bne.n	800237c <vTaskStartScheduler+0x5c>
        __asm volatile
 800234e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002352:	f383 8811 	msr	BASEPRI, r3
 8002356:	f3bf 8f6f 	isb	sy
 800235a:	f3bf 8f4f 	dsb	sy
 800235e:	60bb      	str	r3, [r7, #8]
    }
 8002360:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002362:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <vTaskStartScheduler+0x94>)
 8002364:	f04f 32ff 	mov.w	r2, #4294967295
 8002368:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800236a:	4b13      	ldr	r3, [pc, #76]	; (80023b8 <vTaskStartScheduler+0x98>)
 800236c:	2201      	movs	r2, #1
 800236e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002370:	4b12      	ldr	r3, [pc, #72]	; (80023bc <vTaskStartScheduler+0x9c>)
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8002376:	f001 f8dd 	bl	8003534 <xPortStartScheduler>
 800237a:	e00e      	b.n	800239a <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002382:	d10a      	bne.n	800239a <vTaskStartScheduler+0x7a>
        __asm volatile
 8002384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002388:	f383 8811 	msr	BASEPRI, r3
 800238c:	f3bf 8f6f 	isb	sy
 8002390:	f3bf 8f4f 	dsb	sy
 8002394:	607b      	str	r3, [r7, #4]
    }
 8002396:	bf00      	nop
 8002398:	e7fe      	b.n	8002398 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800239a:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <vTaskStartScheduler+0xa0>)
 800239c:	681b      	ldr	r3, [r3, #0]
}
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	200001b8 	.word	0x200001b8
 80023ac:	08003c64 	.word	0x08003c64
 80023b0:	08002c6d 	.word	0x08002c6d
 80023b4:	200001b4 	.word	0x200001b4
 80023b8:	200001a0 	.word	0x200001a0
 80023bc:	20000198 	.word	0x20000198
 80023c0:	2000000c 	.word	0x2000000c

080023c4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80023c8:	4b04      	ldr	r3, [pc, #16]	; (80023dc <vTaskSuspendAll+0x18>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	3301      	adds	r3, #1
 80023ce:	4a03      	ldr	r2, [pc, #12]	; (80023dc <vTaskSuspendAll+0x18>)
 80023d0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	200001bc 	.word	0x200001bc

080023e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b088      	sub	sp, #32
 80023e4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80023ee:	4b71      	ldr	r3, [pc, #452]	; (80025b4 <xTaskResumeAll+0x1d4>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10a      	bne.n	800240c <xTaskResumeAll+0x2c>
        __asm volatile
 80023f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023fa:	f383 8811 	msr	BASEPRI, r3
 80023fe:	f3bf 8f6f 	isb	sy
 8002402:	f3bf 8f4f 	dsb	sy
 8002406:	607b      	str	r3, [r7, #4]
    }
 8002408:	bf00      	nop
 800240a:	e7fe      	b.n	800240a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800240c:	f001 f934 	bl	8003678 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002410:	4b68      	ldr	r3, [pc, #416]	; (80025b4 <xTaskResumeAll+0x1d4>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	3b01      	subs	r3, #1
 8002416:	4a67      	ldr	r2, [pc, #412]	; (80025b4 <xTaskResumeAll+0x1d4>)
 8002418:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800241a:	4b66      	ldr	r3, [pc, #408]	; (80025b4 <xTaskResumeAll+0x1d4>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2b00      	cmp	r3, #0
 8002420:	f040 80c0 	bne.w	80025a4 <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002424:	4b64      	ldr	r3, [pc, #400]	; (80025b8 <xTaskResumeAll+0x1d8>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 80bb 	beq.w	80025a4 <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800242e:	e08a      	b.n	8002546 <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002430:	4b62      	ldr	r3, [pc, #392]	; (80025bc <xTaskResumeAll+0x1dc>)
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243c:	613b      	str	r3, [r7, #16]
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	69fa      	ldr	r2, [r7, #28]
 8002444:	6a12      	ldr	r2, [r2, #32]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	69fa      	ldr	r2, [r7, #28]
 800244e:	69d2      	ldr	r2, [r2, #28]
 8002450:	605a      	str	r2, [r3, #4]
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	3318      	adds	r3, #24
 800245a:	429a      	cmp	r2, r3
 800245c:	d103      	bne.n	8002466 <xTaskResumeAll+0x86>
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	6a1a      	ldr	r2, [r3, #32]
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	2200      	movs	r2, #0
 800246a:	629a      	str	r2, [r3, #40]	; 0x28
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	1e5a      	subs	r2, r3, #1
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	69fa      	ldr	r2, [r7, #28]
 8002482:	68d2      	ldr	r2, [r2, #12]
 8002484:	609a      	str	r2, [r3, #8]
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	69fa      	ldr	r2, [r7, #28]
 800248c:	6892      	ldr	r2, [r2, #8]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	3304      	adds	r3, #4
 8002498:	429a      	cmp	r2, r3
 800249a:	d103      	bne.n	80024a4 <xTaskResumeAll+0xc4>
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	605a      	str	r2, [r3, #4]
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	2200      	movs	r2, #0
 80024a8:	615a      	str	r2, [r3, #20]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	1e5a      	subs	r2, r3, #1
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b8:	2201      	movs	r2, #1
 80024ba:	409a      	lsls	r2, r3
 80024bc:	4b40      	ldr	r3, [pc, #256]	; (80025c0 <xTaskResumeAll+0x1e0>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	4a3f      	ldr	r2, [pc, #252]	; (80025c0 <xTaskResumeAll+0x1e0>)
 80024c4:	6013      	str	r3, [r2, #0]
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024ca:	493e      	ldr	r1, [pc, #248]	; (80025c4 <xTaskResumeAll+0x1e4>)
 80024cc:	4613      	mov	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4413      	add	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	440b      	add	r3, r1
 80024d6:	3304      	adds	r3, #4
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	609a      	str	r2, [r3, #8]
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	60da      	str	r2, [r3, #12]
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	69fa      	ldr	r2, [r7, #28]
 80024f0:	3204      	adds	r2, #4
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	1d1a      	adds	r2, r3, #4
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	609a      	str	r2, [r3, #8]
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002500:	4613      	mov	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4a2e      	ldr	r2, [pc, #184]	; (80025c4 <xTaskResumeAll+0x1e4>)
 800250a:	441a      	add	r2, r3
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	615a      	str	r2, [r3, #20]
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002514:	492b      	ldr	r1, [pc, #172]	; (80025c4 <xTaskResumeAll+0x1e4>)
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	440b      	add	r3, r1
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	1c59      	adds	r1, r3, #1
 8002524:	4827      	ldr	r0, [pc, #156]	; (80025c4 <xTaskResumeAll+0x1e4>)
 8002526:	4613      	mov	r3, r2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4413      	add	r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	4403      	add	r3, r0
 8002530:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002536:	4b24      	ldr	r3, [pc, #144]	; (80025c8 <xTaskResumeAll+0x1e8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253c:	429a      	cmp	r2, r3
 800253e:	d302      	bcc.n	8002546 <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8002540:	4b22      	ldr	r3, [pc, #136]	; (80025cc <xTaskResumeAll+0x1ec>)
 8002542:	2201      	movs	r2, #1
 8002544:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002546:	4b1d      	ldr	r3, [pc, #116]	; (80025bc <xTaskResumeAll+0x1dc>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2b00      	cmp	r3, #0
 800254c:	f47f af70 	bne.w	8002430 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002556:	f000 fc1f 	bl	8002d98 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800255a:	4b1d      	ldr	r3, [pc, #116]	; (80025d0 <xTaskResumeAll+0x1f0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d010      	beq.n	8002588 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002566:	f000 f847 	bl	80025f8 <xTaskIncrementTick>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d002      	beq.n	8002576 <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8002570:	4b16      	ldr	r3, [pc, #88]	; (80025cc <xTaskResumeAll+0x1ec>)
 8002572:	2201      	movs	r2, #1
 8002574:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	3b01      	subs	r3, #1
 800257a:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1f1      	bne.n	8002566 <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8002582:	4b13      	ldr	r3, [pc, #76]	; (80025d0 <xTaskResumeAll+0x1f0>)
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002588:	4b10      	ldr	r3, [pc, #64]	; (80025cc <xTaskResumeAll+0x1ec>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d009      	beq.n	80025a4 <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8002590:	2301      	movs	r3, #1
 8002592:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002594:	4b0f      	ldr	r3, [pc, #60]	; (80025d4 <xTaskResumeAll+0x1f4>)
 8002596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	f3bf 8f4f 	dsb	sy
 80025a0:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80025a4:	f001 f898 	bl	80036d8 <vPortExitCritical>

    return xAlreadyYielded;
 80025a8:	69bb      	ldr	r3, [r7, #24]
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3720      	adds	r7, #32
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	200001bc 	.word	0x200001bc
 80025b8:	20000194 	.word	0x20000194
 80025bc:	20000154 	.word	0x20000154
 80025c0:	2000019c 	.word	0x2000019c
 80025c4:	200000c0 	.word	0x200000c0
 80025c8:	200000bc 	.word	0x200000bc
 80025cc:	200001a8 	.word	0x200001a8
 80025d0:	200001a4 	.word	0x200001a4
 80025d4:	e000ed04 	.word	0xe000ed04

080025d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80025de:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <xTaskGetTickCount+0x1c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80025e4:	687b      	ldr	r3, [r7, #4]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	20000198 	.word	0x20000198

080025f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b08a      	sub	sp, #40	; 0x28
 80025fc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80025fe:	2300      	movs	r3, #0
 8002600:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002602:	4b7d      	ldr	r3, [pc, #500]	; (80027f8 <xTaskIncrementTick+0x200>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b00      	cmp	r3, #0
 8002608:	f040 80ec 	bne.w	80027e4 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800260c:	4b7b      	ldr	r3, [pc, #492]	; (80027fc <xTaskIncrementTick+0x204>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	3301      	adds	r3, #1
 8002612:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002614:	4a79      	ldr	r2, [pc, #484]	; (80027fc <xTaskIncrementTick+0x204>)
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800261a:	6a3b      	ldr	r3, [r7, #32]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d120      	bne.n	8002662 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002620:	4b77      	ldr	r3, [pc, #476]	; (8002800 <xTaskIncrementTick+0x208>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00a      	beq.n	8002640 <xTaskIncrementTick+0x48>
        __asm volatile
 800262a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800262e:	f383 8811 	msr	BASEPRI, r3
 8002632:	f3bf 8f6f 	isb	sy
 8002636:	f3bf 8f4f 	dsb	sy
 800263a:	607b      	str	r3, [r7, #4]
    }
 800263c:	bf00      	nop
 800263e:	e7fe      	b.n	800263e <xTaskIncrementTick+0x46>
 8002640:	4b6f      	ldr	r3, [pc, #444]	; (8002800 <xTaskIncrementTick+0x208>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	61fb      	str	r3, [r7, #28]
 8002646:	4b6f      	ldr	r3, [pc, #444]	; (8002804 <xTaskIncrementTick+0x20c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a6d      	ldr	r2, [pc, #436]	; (8002800 <xTaskIncrementTick+0x208>)
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	4a6d      	ldr	r2, [pc, #436]	; (8002804 <xTaskIncrementTick+0x20c>)
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	6013      	str	r3, [r2, #0]
 8002654:	4b6c      	ldr	r3, [pc, #432]	; (8002808 <xTaskIncrementTick+0x210>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	3301      	adds	r3, #1
 800265a:	4a6b      	ldr	r2, [pc, #428]	; (8002808 <xTaskIncrementTick+0x210>)
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	f000 fb9b 	bl	8002d98 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002662:	4b6a      	ldr	r3, [pc, #424]	; (800280c <xTaskIncrementTick+0x214>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	6a3a      	ldr	r2, [r7, #32]
 8002668:	429a      	cmp	r2, r3
 800266a:	f0c0 80a6 	bcc.w	80027ba <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800266e:	4b64      	ldr	r3, [pc, #400]	; (8002800 <xTaskIncrementTick+0x208>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d104      	bne.n	8002682 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002678:	4b64      	ldr	r3, [pc, #400]	; (800280c <xTaskIncrementTick+0x214>)
 800267a:	f04f 32ff 	mov.w	r2, #4294967295
 800267e:	601a      	str	r2, [r3, #0]
                    break;
 8002680:	e09b      	b.n	80027ba <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002682:	4b5f      	ldr	r3, [pc, #380]	; (8002800 <xTaskIncrementTick+0x208>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002692:	6a3a      	ldr	r2, [r7, #32]
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	429a      	cmp	r2, r3
 8002698:	d203      	bcs.n	80026a2 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800269a:	4a5c      	ldr	r2, [pc, #368]	; (800280c <xTaskIncrementTick+0x214>)
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80026a0:	e08b      	b.n	80027ba <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	68d2      	ldr	r2, [r2, #12]
 80026b0:	609a      	str	r2, [r3, #8]
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	6892      	ldr	r2, [r2, #8]
 80026ba:	605a      	str	r2, [r3, #4]
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	3304      	adds	r3, #4
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d103      	bne.n	80026d0 <xTaskIncrementTick+0xd8>
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	68da      	ldr	r2, [r3, #12]
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	605a      	str	r2, [r3, #4]
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	2200      	movs	r2, #0
 80026d4:	615a      	str	r2, [r3, #20]
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	1e5a      	subs	r2, r3, #1
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d01e      	beq.n	8002726 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ec:	60fb      	str	r3, [r7, #12]
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	69ba      	ldr	r2, [r7, #24]
 80026f4:	6a12      	ldr	r2, [r2, #32]
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	69d2      	ldr	r2, [r2, #28]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	3318      	adds	r3, #24
 800270a:	429a      	cmp	r2, r3
 800270c:	d103      	bne.n	8002716 <xTaskIncrementTick+0x11e>
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	6a1a      	ldr	r2, [r3, #32]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	605a      	str	r2, [r3, #4]
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	2200      	movs	r2, #0
 800271a:	629a      	str	r2, [r3, #40]	; 0x28
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	1e5a      	subs	r2, r3, #1
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272a:	2201      	movs	r2, #1
 800272c:	409a      	lsls	r2, r3
 800272e:	4b38      	ldr	r3, [pc, #224]	; (8002810 <xTaskIncrementTick+0x218>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4313      	orrs	r3, r2
 8002734:	4a36      	ldr	r2, [pc, #216]	; (8002810 <xTaskIncrementTick+0x218>)
 8002736:	6013      	str	r3, [r2, #0]
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800273c:	4935      	ldr	r1, [pc, #212]	; (8002814 <xTaskIncrementTick+0x21c>)
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	440b      	add	r3, r1
 8002748:	3304      	adds	r3, #4
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	60bb      	str	r3, [r7, #8]
 800274e:	69bb      	ldr	r3, [r7, #24]
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	609a      	str	r2, [r3, #8]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	60da      	str	r2, [r3, #12]
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	3204      	adds	r2, #4
 8002764:	605a      	str	r2, [r3, #4]
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	1d1a      	adds	r2, r3, #4
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	609a      	str	r2, [r3, #8]
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4a26      	ldr	r2, [pc, #152]	; (8002814 <xTaskIncrementTick+0x21c>)
 800277c:	441a      	add	r2, r3
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	615a      	str	r2, [r3, #20]
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002786:	4923      	ldr	r1, [pc, #140]	; (8002814 <xTaskIncrementTick+0x21c>)
 8002788:	4613      	mov	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	1c59      	adds	r1, r3, #1
 8002796:	481f      	ldr	r0, [pc, #124]	; (8002814 <xTaskIncrementTick+0x21c>)
 8002798:	4613      	mov	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4403      	add	r3, r0
 80027a2:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027a8:	4b1b      	ldr	r3, [pc, #108]	; (8002818 <xTaskIncrementTick+0x220>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ae:	429a      	cmp	r2, r3
 80027b0:	f67f af5d 	bls.w	800266e <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 80027b4:	2301      	movs	r3, #1
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027b8:	e759      	b.n	800266e <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80027ba:	4b17      	ldr	r3, [pc, #92]	; (8002818 <xTaskIncrementTick+0x220>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c0:	4914      	ldr	r1, [pc, #80]	; (8002814 <xTaskIncrementTick+0x21c>)
 80027c2:	4613      	mov	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	4413      	add	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	440b      	add	r3, r1
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d901      	bls.n	80027d6 <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 80027d2:	2301      	movs	r3, #1
 80027d4:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80027d6:	4b11      	ldr	r3, [pc, #68]	; (800281c <xTaskIncrementTick+0x224>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d007      	beq.n	80027ee <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 80027de:	2301      	movs	r3, #1
 80027e0:	627b      	str	r3, [r7, #36]	; 0x24
 80027e2:	e004      	b.n	80027ee <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80027e4:	4b0e      	ldr	r3, [pc, #56]	; (8002820 <xTaskIncrementTick+0x228>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	3301      	adds	r3, #1
 80027ea:	4a0d      	ldr	r2, [pc, #52]	; (8002820 <xTaskIncrementTick+0x228>)
 80027ec:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80027ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3728      	adds	r7, #40	; 0x28
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	200001bc 	.word	0x200001bc
 80027fc:	20000198 	.word	0x20000198
 8002800:	2000014c 	.word	0x2000014c
 8002804:	20000150 	.word	0x20000150
 8002808:	200001ac 	.word	0x200001ac
 800280c:	200001b4 	.word	0x200001b4
 8002810:	2000019c 	.word	0x2000019c
 8002814:	200000c0 	.word	0x200000c0
 8002818:	200000bc 	.word	0x200000bc
 800281c:	200001a8 	.word	0x200001a8
 8002820:	200001a4 	.word	0x200001a4

08002824 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002824:	b480      	push	{r7}
 8002826:	b087      	sub	sp, #28
 8002828:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800282a:	4b27      	ldr	r3, [pc, #156]	; (80028c8 <vTaskSwitchContext+0xa4>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002832:	4b26      	ldr	r3, [pc, #152]	; (80028cc <vTaskSwitchContext+0xa8>)
 8002834:	2201      	movs	r2, #1
 8002836:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002838:	e03f      	b.n	80028ba <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 800283a:	4b24      	ldr	r3, [pc, #144]	; (80028cc <vTaskSwitchContext+0xa8>)
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002840:	4b23      	ldr	r3, [pc, #140]	; (80028d0 <vTaskSwitchContext+0xac>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	fab3 f383 	clz	r3, r3
 800284c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800284e:	7afb      	ldrb	r3, [r7, #11]
 8002850:	f1c3 031f 	rsb	r3, r3, #31
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	491f      	ldr	r1, [pc, #124]	; (80028d4 <vTaskSwitchContext+0xb0>)
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	4613      	mov	r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	4413      	add	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	440b      	add	r3, r1
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10a      	bne.n	8002880 <vTaskSwitchContext+0x5c>
        __asm volatile
 800286a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286e:	f383 8811 	msr	BASEPRI, r3
 8002872:	f3bf 8f6f 	isb	sy
 8002876:	f3bf 8f4f 	dsb	sy
 800287a:	607b      	str	r3, [r7, #4]
    }
 800287c:	bf00      	nop
 800287e:	e7fe      	b.n	800287e <vTaskSwitchContext+0x5a>
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	4613      	mov	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4a12      	ldr	r2, [pc, #72]	; (80028d4 <vTaskSwitchContext+0xb0>)
 800288c:	4413      	add	r3, r2
 800288e:	613b      	str	r3, [r7, #16]
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	685a      	ldr	r2, [r3, #4]
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	3308      	adds	r3, #8
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d104      	bne.n	80028b0 <vTaskSwitchContext+0x8c>
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	685a      	ldr	r2, [r3, #4]
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	605a      	str	r2, [r3, #4]
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	4a08      	ldr	r2, [pc, #32]	; (80028d8 <vTaskSwitchContext+0xb4>)
 80028b8:	6013      	str	r3, [r2, #0]
}
 80028ba:	bf00      	nop
 80028bc:	371c      	adds	r7, #28
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	200001bc 	.word	0x200001bc
 80028cc:	200001a8 	.word	0x200001a8
 80028d0:	2000019c 	.word	0x2000019c
 80028d4:	200000c0 	.word	0x200000c0
 80028d8:	200000bc 	.word	0x200000bc

080028dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d10a      	bne.n	8002902 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80028ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f0:	f383 8811 	msr	BASEPRI, r3
 80028f4:	f3bf 8f6f 	isb	sy
 80028f8:	f3bf 8f4f 	dsb	sy
 80028fc:	60fb      	str	r3, [r7, #12]
    }
 80028fe:	bf00      	nop
 8002900:	e7fe      	b.n	8002900 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002902:	4b07      	ldr	r3, [pc, #28]	; (8002920 <vTaskPlaceOnEventList+0x44>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	3318      	adds	r3, #24
 8002908:	4619      	mov	r1, r3
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff f815 	bl	800193a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002910:	2101      	movs	r1, #1
 8002912:	6838      	ldr	r0, [r7, #0]
 8002914:	f000 fa7a 	bl	8002e0c <prvAddCurrentTaskToDelayedList>
}
 8002918:	bf00      	nop
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	200000bc 	.word	0x200000bc

08002924 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10a      	bne.n	800294c <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8002936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800293a:	f383 8811 	msr	BASEPRI, r3
 800293e:	f3bf 8f6f 	isb	sy
 8002942:	f3bf 8f4f 	dsb	sy
 8002946:	613b      	str	r3, [r7, #16]
    }
 8002948:	bf00      	nop
 800294a:	e7fe      	b.n	800294a <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	4b16      	ldr	r3, [pc, #88]	; (80029ac <vTaskPlaceOnEventListRestricted+0x88>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	61da      	str	r2, [r3, #28]
 800295a:	4b14      	ldr	r3, [pc, #80]	; (80029ac <vTaskPlaceOnEventListRestricted+0x88>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	6892      	ldr	r2, [r2, #8]
 8002962:	621a      	str	r2, [r3, #32]
 8002964:	4b11      	ldr	r3, [pc, #68]	; (80029ac <vTaskPlaceOnEventListRestricted+0x88>)
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	3218      	adds	r2, #24
 800296e:	605a      	str	r2, [r3, #4]
 8002970:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <vTaskPlaceOnEventListRestricted+0x88>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f103 0218 	add.w	r2, r3, #24
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	4b0b      	ldr	r3, [pc, #44]	; (80029ac <vTaskPlaceOnEventListRestricted+0x88>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	629a      	str	r2, [r3, #40]	; 0x28
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	1c5a      	adds	r2, r3, #1
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d002      	beq.n	800299a <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8002994:	f04f 33ff 	mov.w	r3, #4294967295
 8002998:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	68b8      	ldr	r0, [r7, #8]
 800299e:	f000 fa35 	bl	8002e0c <prvAddCurrentTaskToDelayedList>
    }
 80029a2:	bf00      	nop
 80029a4:	3718      	adds	r7, #24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	200000bc 	.word	0x200000bc

080029b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80029b0:	b480      	push	{r7}
 80029b2:	b08b      	sub	sp, #44	; 0x2c
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10a      	bne.n	80029dc <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80029c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ca:	f383 8811 	msr	BASEPRI, r3
 80029ce:	f3bf 8f6f 	isb	sy
 80029d2:	f3bf 8f4f 	dsb	sy
 80029d6:	60fb      	str	r3, [r7, #12]
    }
 80029d8:	bf00      	nop
 80029da:	e7fe      	b.n	80029da <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e0:	61fb      	str	r3, [r7, #28]
 80029e2:	6a3b      	ldr	r3, [r7, #32]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	6a3a      	ldr	r2, [r7, #32]
 80029e8:	6a12      	ldr	r2, [r2, #32]
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	6a3b      	ldr	r3, [r7, #32]
 80029ee:	6a1b      	ldr	r3, [r3, #32]
 80029f0:	6a3a      	ldr	r2, [r7, #32]
 80029f2:	69d2      	ldr	r2, [r2, #28]
 80029f4:	605a      	str	r2, [r3, #4]
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	6a3b      	ldr	r3, [r7, #32]
 80029fc:	3318      	adds	r3, #24
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d103      	bne.n	8002a0a <xTaskRemoveFromEventList+0x5a>
 8002a02:	6a3b      	ldr	r3, [r7, #32]
 8002a04:	6a1a      	ldr	r2, [r3, #32]
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	629a      	str	r2, [r3, #40]	; 0x28
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	1e5a      	subs	r2, r3, #1
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a1a:	4b4a      	ldr	r3, [pc, #296]	; (8002b44 <xTaskRemoveFromEventList+0x194>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d15e      	bne.n	8002ae0 <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8002a22:	6a3b      	ldr	r3, [r7, #32]
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	617b      	str	r3, [r7, #20]
 8002a28:	6a3b      	ldr	r3, [r7, #32]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	6a3a      	ldr	r2, [r7, #32]
 8002a2e:	68d2      	ldr	r2, [r2, #12]
 8002a30:	609a      	str	r2, [r3, #8]
 8002a32:	6a3b      	ldr	r3, [r7, #32]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	6a3a      	ldr	r2, [r7, #32]
 8002a38:	6892      	ldr	r2, [r2, #8]
 8002a3a:	605a      	str	r2, [r3, #4]
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	6a3b      	ldr	r3, [r7, #32]
 8002a42:	3304      	adds	r3, #4
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d103      	bne.n	8002a50 <xTaskRemoveFromEventList+0xa0>
 8002a48:	6a3b      	ldr	r3, [r7, #32]
 8002a4a:	68da      	ldr	r2, [r3, #12]
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	605a      	str	r2, [r3, #4]
 8002a50:	6a3b      	ldr	r3, [r7, #32]
 8002a52:	2200      	movs	r2, #0
 8002a54:	615a      	str	r2, [r3, #20]
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	1e5a      	subs	r2, r3, #1
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002a60:	6a3b      	ldr	r3, [r7, #32]
 8002a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a64:	2201      	movs	r2, #1
 8002a66:	409a      	lsls	r2, r3
 8002a68:	4b37      	ldr	r3, [pc, #220]	; (8002b48 <xTaskRemoveFromEventList+0x198>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	4a36      	ldr	r2, [pc, #216]	; (8002b48 <xTaskRemoveFromEventList+0x198>)
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	6a3b      	ldr	r3, [r7, #32]
 8002a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a76:	4935      	ldr	r1, [pc, #212]	; (8002b4c <xTaskRemoveFromEventList+0x19c>)
 8002a78:	4613      	mov	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4413      	add	r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	440b      	add	r3, r1
 8002a82:	3304      	adds	r3, #4
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	613b      	str	r3, [r7, #16]
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	609a      	str	r2, [r3, #8]
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	689a      	ldr	r2, [r3, #8]
 8002a92:	6a3b      	ldr	r3, [r7, #32]
 8002a94:	60da      	str	r2, [r3, #12]
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	6a3a      	ldr	r2, [r7, #32]
 8002a9c:	3204      	adds	r2, #4
 8002a9e:	605a      	str	r2, [r3, #4]
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	1d1a      	adds	r2, r3, #4
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	609a      	str	r2, [r3, #8]
 8002aa8:	6a3b      	ldr	r3, [r7, #32]
 8002aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aac:	4613      	mov	r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	4413      	add	r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	4a25      	ldr	r2, [pc, #148]	; (8002b4c <xTaskRemoveFromEventList+0x19c>)
 8002ab6:	441a      	add	r2, r3
 8002ab8:	6a3b      	ldr	r3, [r7, #32]
 8002aba:	615a      	str	r2, [r3, #20]
 8002abc:	6a3b      	ldr	r3, [r7, #32]
 8002abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ac0:	4922      	ldr	r1, [pc, #136]	; (8002b4c <xTaskRemoveFromEventList+0x19c>)
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	4413      	add	r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	440b      	add	r3, r1
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	1c59      	adds	r1, r3, #1
 8002ad0:	481e      	ldr	r0, [pc, #120]	; (8002b4c <xTaskRemoveFromEventList+0x19c>)
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4413      	add	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	4403      	add	r3, r0
 8002adc:	6019      	str	r1, [r3, #0]
 8002ade:	e01b      	b.n	8002b18 <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002ae0:	4b1b      	ldr	r3, [pc, #108]	; (8002b50 <xTaskRemoveFromEventList+0x1a0>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	61bb      	str	r3, [r7, #24]
 8002ae6:	6a3b      	ldr	r3, [r7, #32]
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	61da      	str	r2, [r3, #28]
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	6a3b      	ldr	r3, [r7, #32]
 8002af2:	621a      	str	r2, [r3, #32]
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	6a3a      	ldr	r2, [r7, #32]
 8002afa:	3218      	adds	r2, #24
 8002afc:	605a      	str	r2, [r3, #4]
 8002afe:	6a3b      	ldr	r3, [r7, #32]
 8002b00:	f103 0218 	add.w	r2, r3, #24
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	609a      	str	r2, [r3, #8]
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	4a11      	ldr	r2, [pc, #68]	; (8002b50 <xTaskRemoveFromEventList+0x1a0>)
 8002b0c:	629a      	str	r2, [r3, #40]	; 0x28
 8002b0e:	4b10      	ldr	r3, [pc, #64]	; (8002b50 <xTaskRemoveFromEventList+0x1a0>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	3301      	adds	r3, #1
 8002b14:	4a0e      	ldr	r2, [pc, #56]	; (8002b50 <xTaskRemoveFromEventList+0x1a0>)
 8002b16:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b1c:	4b0d      	ldr	r3, [pc, #52]	; (8002b54 <xTaskRemoveFromEventList+0x1a4>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d905      	bls.n	8002b32 <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002b26:	2301      	movs	r3, #1
 8002b28:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002b2a:	4b0b      	ldr	r3, [pc, #44]	; (8002b58 <xTaskRemoveFromEventList+0x1a8>)
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	e001      	b.n	8002b36 <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 8002b32:	2300      	movs	r3, #0
 8002b34:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8002b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	372c      	adds	r7, #44	; 0x2c
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	200001bc 	.word	0x200001bc
 8002b48:	2000019c 	.word	0x2000019c
 8002b4c:	200000c0 	.word	0x200000c0
 8002b50:	20000154 	.word	0x20000154
 8002b54:	200000bc 	.word	0x200000bc
 8002b58:	200001a8 	.word	0x200001a8

08002b5c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002b64:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <vTaskInternalSetTimeOutState+0x24>)
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <vTaskInternalSetTimeOutState+0x28>)
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	605a      	str	r2, [r3, #4]
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	200001ac 	.word	0x200001ac
 8002b84:	20000198 	.word	0x20000198

08002b88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b088      	sub	sp, #32
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10a      	bne.n	8002bae <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8002b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b9c:	f383 8811 	msr	BASEPRI, r3
 8002ba0:	f3bf 8f6f 	isb	sy
 8002ba4:	f3bf 8f4f 	dsb	sy
 8002ba8:	613b      	str	r3, [r7, #16]
    }
 8002baa:	bf00      	nop
 8002bac:	e7fe      	b.n	8002bac <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10a      	bne.n	8002bca <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8002bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bb8:	f383 8811 	msr	BASEPRI, r3
 8002bbc:	f3bf 8f6f 	isb	sy
 8002bc0:	f3bf 8f4f 	dsb	sy
 8002bc4:	60fb      	str	r3, [r7, #12]
    }
 8002bc6:	bf00      	nop
 8002bc8:	e7fe      	b.n	8002bc8 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8002bca:	f000 fd55 	bl	8003678 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002bce:	4b1f      	ldr	r3, [pc, #124]	; (8002c4c <xTaskCheckForTimeOut+0xc4>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be6:	d102      	bne.n	8002bee <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002be8:	2300      	movs	r3, #0
 8002bea:	61fb      	str	r3, [r7, #28]
 8002bec:	e026      	b.n	8002c3c <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	4b17      	ldr	r3, [pc, #92]	; (8002c50 <xTaskCheckForTimeOut+0xc8>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d00a      	beq.n	8002c10 <xTaskCheckForTimeOut+0x88>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d305      	bcc.n	8002c10 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002c04:	2301      	movs	r3, #1
 8002c06:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
 8002c0e:	e015      	b.n	8002c3c <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	697a      	ldr	r2, [r7, #20]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d20b      	bcs.n	8002c32 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	1ad2      	subs	r2, r2, r3
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f7ff ff98 	bl	8002b5c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	61fb      	str	r3, [r7, #28]
 8002c30:	e004      	b.n	8002c3c <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002c3c:	f000 fd4c 	bl	80036d8 <vPortExitCritical>

    return xReturn;
 8002c40:	69fb      	ldr	r3, [r7, #28]
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3720      	adds	r7, #32
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000198 	.word	0x20000198
 8002c50:	200001ac 	.word	0x200001ac

08002c54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8002c58:	4b03      	ldr	r3, [pc, #12]	; (8002c68 <vTaskMissedYield+0x14>)
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]
}
 8002c5e:	bf00      	nop
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	200001a8 	.word	0x200001a8

08002c6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002c74:	f000 f852 	bl	8002d1c <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002c78:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <prvIdleTask+0x28>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d9f9      	bls.n	8002c74 <prvIdleTask+0x8>
            {
                taskYIELD();
 8002c80:	4b05      	ldr	r3, [pc, #20]	; (8002c98 <prvIdleTask+0x2c>)
 8002c82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	f3bf 8f4f 	dsb	sy
 8002c8c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002c90:	e7f0      	b.n	8002c74 <prvIdleTask+0x8>
 8002c92:	bf00      	nop
 8002c94:	200000c0 	.word	0x200000c0
 8002c98:	e000ed04 	.word	0xe000ed04

08002c9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	e00c      	b.n	8002cc2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	4613      	mov	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	4413      	add	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4a12      	ldr	r2, [pc, #72]	; (8002cfc <prvInitialiseTaskLists+0x60>)
 8002cb4:	4413      	add	r3, r2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7fe fe12 	bl	80018e0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	607b      	str	r3, [r7, #4]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b04      	cmp	r3, #4
 8002cc6:	d9ef      	bls.n	8002ca8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002cc8:	480d      	ldr	r0, [pc, #52]	; (8002d00 <prvInitialiseTaskLists+0x64>)
 8002cca:	f7fe fe09 	bl	80018e0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002cce:	480d      	ldr	r0, [pc, #52]	; (8002d04 <prvInitialiseTaskLists+0x68>)
 8002cd0:	f7fe fe06 	bl	80018e0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002cd4:	480c      	ldr	r0, [pc, #48]	; (8002d08 <prvInitialiseTaskLists+0x6c>)
 8002cd6:	f7fe fe03 	bl	80018e0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002cda:	480c      	ldr	r0, [pc, #48]	; (8002d0c <prvInitialiseTaskLists+0x70>)
 8002cdc:	f7fe fe00 	bl	80018e0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002ce0:	480b      	ldr	r0, [pc, #44]	; (8002d10 <prvInitialiseTaskLists+0x74>)
 8002ce2:	f7fe fdfd 	bl	80018e0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002ce6:	4b0b      	ldr	r3, [pc, #44]	; (8002d14 <prvInitialiseTaskLists+0x78>)
 8002ce8:	4a05      	ldr	r2, [pc, #20]	; (8002d00 <prvInitialiseTaskLists+0x64>)
 8002cea:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002cec:	4b0a      	ldr	r3, [pc, #40]	; (8002d18 <prvInitialiseTaskLists+0x7c>)
 8002cee:	4a05      	ldr	r2, [pc, #20]	; (8002d04 <prvInitialiseTaskLists+0x68>)
 8002cf0:	601a      	str	r2, [r3, #0]
}
 8002cf2:	bf00      	nop
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	200000c0 	.word	0x200000c0
 8002d00:	20000124 	.word	0x20000124
 8002d04:	20000138 	.word	0x20000138
 8002d08:	20000154 	.word	0x20000154
 8002d0c:	20000168 	.word	0x20000168
 8002d10:	20000180 	.word	0x20000180
 8002d14:	2000014c 	.word	0x2000014c
 8002d18:	20000150 	.word	0x20000150

08002d1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d22:	e019      	b.n	8002d58 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8002d24:	f000 fca8 	bl	8003678 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d28:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <prvCheckTasksWaitingTermination+0x50>)
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3304      	adds	r3, #4
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7fe fe39 	bl	80019ac <uxListRemove>
                --uxCurrentNumberOfTasks;
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <prvCheckTasksWaitingTermination+0x54>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	4a0b      	ldr	r2, [pc, #44]	; (8002d70 <prvCheckTasksWaitingTermination+0x54>)
 8002d42:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8002d44:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <prvCheckTasksWaitingTermination+0x58>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	4a0a      	ldr	r2, [pc, #40]	; (8002d74 <prvCheckTasksWaitingTermination+0x58>)
 8002d4c:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8002d4e:	f000 fcc3 	bl	80036d8 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 f810 	bl	8002d78 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d58:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <prvCheckTasksWaitingTermination+0x58>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1e1      	bne.n	8002d24 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002d60:	bf00      	nop
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	20000168 	.word	0x20000168
 8002d70:	20000194 	.word	0x20000194
 8002d74:	2000017c 	.word	0x2000017c

08002d78 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d84:	4618      	mov	r0, r3
 8002d86:	f000 fe13 	bl	80039b0 <vPortFree>
            vPortFree( pxTCB );
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 fe10 	bl	80039b0 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d9c:	4b0a      	ldr	r3, [pc, #40]	; (8002dc8 <prvResetNextTaskUnblockTime+0x30>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d104      	bne.n	8002db0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002da6:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <prvResetNextTaskUnblockTime+0x34>)
 8002da8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dac:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002dae:	e005      	b.n	8002dbc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <prvResetNextTaskUnblockTime+0x30>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a04      	ldr	r2, [pc, #16]	; (8002dcc <prvResetNextTaskUnblockTime+0x34>)
 8002dba:	6013      	str	r3, [r2, #0]
}
 8002dbc:	bf00      	nop
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	2000014c 	.word	0x2000014c
 8002dcc:	200001b4 	.word	0x200001b4

08002dd0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <xTaskGetSchedulerState+0x34>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d102      	bne.n	8002de4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8002dde:	2301      	movs	r3, #1
 8002de0:	607b      	str	r3, [r7, #4]
 8002de2:	e008      	b.n	8002df6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002de4:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <xTaskGetSchedulerState+0x38>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d102      	bne.n	8002df2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002dec:	2302      	movs	r3, #2
 8002dee:	607b      	str	r3, [r7, #4]
 8002df0:	e001      	b.n	8002df6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8002df2:	2300      	movs	r3, #0
 8002df4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8002df6:	687b      	ldr	r3, [r7, #4]
    }
 8002df8:	4618      	mov	r0, r3
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr
 8002e04:	200001a0 	.word	0x200001a0
 8002e08:	200001bc 	.word	0x200001bc

08002e0c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002e16:	4b36      	ldr	r3, [pc, #216]	; (8002ef0 <prvAddCurrentTaskToDelayedList+0xe4>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002e1c:	4b35      	ldr	r3, [pc, #212]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	3304      	adds	r3, #4
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fe fdc2 	bl	80019ac <uxListRemove>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10b      	bne.n	8002e46 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002e2e:	4b31      	ldr	r3, [pc, #196]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e34:	2201      	movs	r2, #1
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43da      	mvns	r2, r3
 8002e3c:	4b2e      	ldr	r3, [pc, #184]	; (8002ef8 <prvAddCurrentTaskToDelayedList+0xec>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4013      	ands	r3, r2
 8002e42:	4a2d      	ldr	r2, [pc, #180]	; (8002ef8 <prvAddCurrentTaskToDelayedList+0xec>)
 8002e44:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e4c:	d124      	bne.n	8002e98 <prvAddCurrentTaskToDelayedList+0x8c>
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d021      	beq.n	8002e98 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e54:	4b29      	ldr	r3, [pc, #164]	; (8002efc <prvAddCurrentTaskToDelayedList+0xf0>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	613b      	str	r3, [r7, #16]
 8002e5a:	4b26      	ldr	r3, [pc, #152]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	609a      	str	r2, [r3, #8]
 8002e62:	4b24      	ldr	r3, [pc, #144]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	6892      	ldr	r2, [r2, #8]
 8002e6a:	60da      	str	r2, [r3, #12]
 8002e6c:	4b21      	ldr	r3, [pc, #132]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	3204      	adds	r2, #4
 8002e76:	605a      	str	r2, [r3, #4]
 8002e78:	4b1e      	ldr	r3, [pc, #120]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	1d1a      	adds	r2, r3, #4
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	609a      	str	r2, [r3, #8]
 8002e82:	4b1c      	ldr	r3, [pc, #112]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a1d      	ldr	r2, [pc, #116]	; (8002efc <prvAddCurrentTaskToDelayedList+0xf0>)
 8002e88:	615a      	str	r2, [r3, #20]
 8002e8a:	4b1c      	ldr	r3, [pc, #112]	; (8002efc <prvAddCurrentTaskToDelayedList+0xf0>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	4a1a      	ldr	r2, [pc, #104]	; (8002efc <prvAddCurrentTaskToDelayedList+0xf0>)
 8002e92:	6013      	str	r3, [r2, #0]
 8002e94:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002e96:	e026      	b.n	8002ee6 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002ea0:	4b14      	ldr	r3, [pc, #80]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002ea8:	68fa      	ldr	r2, [r7, #12]
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d209      	bcs.n	8002ec4 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002eb0:	4b13      	ldr	r3, [pc, #76]	; (8002f00 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b0f      	ldr	r3, [pc, #60]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	f7fe fd3c 	bl	800193a <vListInsert>
}
 8002ec2:	e010      	b.n	8002ee6 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ec4:	4b0f      	ldr	r3, [pc, #60]	; (8002f04 <prvAddCurrentTaskToDelayedList+0xf8>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4b0a      	ldr	r3, [pc, #40]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4610      	mov	r0, r2
 8002ed2:	f7fe fd32 	bl	800193a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8002ed6:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d202      	bcs.n	8002ee6 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8002ee0:	4a09      	ldr	r2, [pc, #36]	; (8002f08 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6013      	str	r3, [r2, #0]
}
 8002ee6:	bf00      	nop
 8002ee8:	3718      	adds	r7, #24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	20000198 	.word	0x20000198
 8002ef4:	200000bc 	.word	0x200000bc
 8002ef8:	2000019c 	.word	0x2000019c
 8002efc:	20000180 	.word	0x20000180
 8002f00:	20000150 	.word	0x20000150
 8002f04:	2000014c 	.word	0x2000014c
 8002f08:	200001b4 	.word	0x200001b4

08002f0c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8002f12:	2300      	movs	r3, #0
 8002f14:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8002f16:	f000 fa47 	bl	80033a8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8002f1a:	4b11      	ldr	r3, [pc, #68]	; (8002f60 <xTimerCreateTimerTask+0x54>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00b      	beq.n	8002f3a <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8002f22:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <xTimerCreateTimerTask+0x58>)
 8002f24:	9301      	str	r3, [sp, #4]
 8002f26:	2302      	movs	r3, #2
 8002f28:	9300      	str	r3, [sp, #0]
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002f30:	490d      	ldr	r1, [pc, #52]	; (8002f68 <xTimerCreateTimerTask+0x5c>)
 8002f32:	480e      	ldr	r0, [pc, #56]	; (8002f6c <xTimerCreateTimerTask+0x60>)
 8002f34:	f7ff f856 	bl	8001fe4 <xTaskCreate>
 8002f38:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10a      	bne.n	8002f56 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8002f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f44:	f383 8811 	msr	BASEPRI, r3
 8002f48:	f3bf 8f6f 	isb	sy
 8002f4c:	f3bf 8f4f 	dsb	sy
 8002f50:	603b      	str	r3, [r7, #0]
    }
 8002f52:	bf00      	nop
 8002f54:	e7fe      	b.n	8002f54 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8002f56:	687b      	ldr	r3, [r7, #4]
    }
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	200001f0 	.word	0x200001f0
 8002f64:	200001f4 	.word	0x200001f4
 8002f68:	08003c6c 	.word	0x08003c6c
 8002f6c:	08003015 	.word	0x08003015

08002f70 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002f7c:	e008      	b.n	8002f90 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	68ba      	ldr	r2, [r7, #8]
 8002f84:	4413      	add	r3, r2
 8002f86:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	699a      	ldr	r2, [r3, #24]
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	18d1      	adds	r1, r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 f8dd 	bl	800315c <prvInsertTimerInActiveList>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d1ea      	bne.n	8002f7e <prvReloadTimer+0xe>
        }
    }
 8002fa8:	bf00      	nop
 8002faa:	bf00      	nop
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
	...

08002fb4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fbe:	4b14      	ldr	r3, [pc, #80]	; (8003010 <prvProcessExpiredTimer+0x5c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	3304      	adds	r3, #4
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7fe fced 	bl	80019ac <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002fd8:	f003 0304 	and.w	r3, r3, #4
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d005      	beq.n	8002fec <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	68f8      	ldr	r0, [r7, #12]
 8002fe6:	f7ff ffc3 	bl	8002f70 <prvReloadTimer>
 8002fea:	e008      	b.n	8002ffe <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ff2:	f023 0301 	bic.w	r3, r3, #1
 8002ff6:	b2da      	uxtb	r2, r3
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	4798      	blx	r3
    }
 8003006:	bf00      	nop
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	200001e8 	.word	0x200001e8

08003014 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800301c:	f107 0308 	add.w	r3, r7, #8
 8003020:	4618      	mov	r0, r3
 8003022:	f000 f857 	bl	80030d4 <prvGetNextExpireTime>
 8003026:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	4619      	mov	r1, r3
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f000 f803 	bl	8003038 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003032:	f000 f8d5 	bl	80031e0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003036:	e7f1      	b.n	800301c <prvTimerTask+0x8>

08003038 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003042:	f7ff f9bf 	bl	80023c4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003046:	f107 0308 	add.w	r3, r7, #8
 800304a:	4618      	mov	r0, r3
 800304c:	f000 f866 	bl	800311c <prvSampleTimeNow>
 8003050:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d130      	bne.n	80030ba <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10a      	bne.n	8003074 <prvProcessTimerOrBlockTask+0x3c>
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	429a      	cmp	r2, r3
 8003064:	d806      	bhi.n	8003074 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003066:	f7ff f9bb 	bl	80023e0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800306a:	68f9      	ldr	r1, [r7, #12]
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7ff ffa1 	bl	8002fb4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003072:	e024      	b.n	80030be <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d008      	beq.n	800308c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800307a:	4b13      	ldr	r3, [pc, #76]	; (80030c8 <prvProcessTimerOrBlockTask+0x90>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <prvProcessTimerOrBlockTask+0x50>
 8003084:	2301      	movs	r3, #1
 8003086:	e000      	b.n	800308a <prvProcessTimerOrBlockTask+0x52>
 8003088:	2300      	movs	r3, #0
 800308a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800308c:	4b0f      	ldr	r3, [pc, #60]	; (80030cc <prvProcessTimerOrBlockTask+0x94>)
 800308e:	6818      	ldr	r0, [r3, #0]
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	4619      	mov	r1, r3
 800309a:	f7fe ff6f 	bl	8001f7c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800309e:	f7ff f99f 	bl	80023e0 <xTaskResumeAll>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10a      	bne.n	80030be <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80030a8:	4b09      	ldr	r3, [pc, #36]	; (80030d0 <prvProcessTimerOrBlockTask+0x98>)
 80030aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	f3bf 8f4f 	dsb	sy
 80030b4:	f3bf 8f6f 	isb	sy
    }
 80030b8:	e001      	b.n	80030be <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80030ba:	f7ff f991 	bl	80023e0 <xTaskResumeAll>
    }
 80030be:	bf00      	nop
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	200001ec 	.word	0x200001ec
 80030cc:	200001f0 	.word	0x200001f0
 80030d0:	e000ed04 	.word	0xe000ed04

080030d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80030d4:	b480      	push	{r7}
 80030d6:	b085      	sub	sp, #20
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80030dc:	4b0e      	ldr	r3, [pc, #56]	; (8003118 <prvGetNextExpireTime+0x44>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <prvGetNextExpireTime+0x16>
 80030e6:	2201      	movs	r2, #1
 80030e8:	e000      	b.n	80030ec <prvGetNextExpireTime+0x18>
 80030ea:	2200      	movs	r2, #0
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d105      	bne.n	8003104 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80030f8:	4b07      	ldr	r3, [pc, #28]	; (8003118 <prvGetNextExpireTime+0x44>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	e001      	b.n	8003108 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003108:	68fb      	ldr	r3, [r7, #12]
    }
 800310a:	4618      	mov	r0, r3
 800310c:	3714      	adds	r7, #20
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	200001e8 	.word	0x200001e8

0800311c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003124:	f7ff fa58 	bl	80025d8 <xTaskGetTickCount>
 8003128:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800312a:	4b0b      	ldr	r3, [pc, #44]	; (8003158 <prvSampleTimeNow+0x3c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	429a      	cmp	r2, r3
 8003132:	d205      	bcs.n	8003140 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003134:	f000 f912 	bl	800335c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	e002      	b.n	8003146 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003146:	4a04      	ldr	r2, [pc, #16]	; (8003158 <prvSampleTimeNow+0x3c>)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800314c:	68fb      	ldr	r3, [r7, #12]
    }
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	200001f8 	.word	0x200001f8

0800315c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800315c:	b580      	push	{r7, lr}
 800315e:	b086      	sub	sp, #24
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	68ba      	ldr	r2, [r7, #8]
 8003172:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800317a:	68ba      	ldr	r2, [r7, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	429a      	cmp	r2, r3
 8003180:	d812      	bhi.n	80031a8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	1ad2      	subs	r2, r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	429a      	cmp	r2, r3
 800318e:	d302      	bcc.n	8003196 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003190:	2301      	movs	r3, #1
 8003192:	617b      	str	r3, [r7, #20]
 8003194:	e01b      	b.n	80031ce <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003196:	4b10      	ldr	r3, [pc, #64]	; (80031d8 <prvInsertTimerInActiveList+0x7c>)
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	3304      	adds	r3, #4
 800319e:	4619      	mov	r1, r3
 80031a0:	4610      	mov	r0, r2
 80031a2:	f7fe fbca 	bl	800193a <vListInsert>
 80031a6:	e012      	b.n	80031ce <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d206      	bcs.n	80031be <prvInsertTimerInActiveList+0x62>
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d302      	bcc.n	80031be <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80031b8:	2301      	movs	r3, #1
 80031ba:	617b      	str	r3, [r7, #20]
 80031bc:	e007      	b.n	80031ce <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80031be:	4b07      	ldr	r3, [pc, #28]	; (80031dc <prvInsertTimerInActiveList+0x80>)
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	3304      	adds	r3, #4
 80031c6:	4619      	mov	r1, r3
 80031c8:	4610      	mov	r0, r2
 80031ca:	f7fe fbb6 	bl	800193a <vListInsert>
            }
        }

        return xProcessTimerNow;
 80031ce:	697b      	ldr	r3, [r7, #20]
    }
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	200001ec 	.word	0x200001ec
 80031dc:	200001e8 	.word	0x200001e8

080031e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b088      	sub	sp, #32
 80031e4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80031e6:	e0a6      	b.n	8003336 <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	f2c0 80a2 	blt.w	8003334 <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d004      	beq.n	8003206 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	3304      	adds	r3, #4
 8003200:	4618      	mov	r0, r3
 8003202:	f7fe fbd3 	bl	80019ac <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003206:	1d3b      	adds	r3, r7, #4
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff ff87 	bl	800311c <prvSampleTimeNow>
 800320e:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	3b01      	subs	r3, #1
 8003214:	2b08      	cmp	r3, #8
 8003216:	f200 808e 	bhi.w	8003336 <prvProcessReceivedCommands+0x156>
 800321a:	a201      	add	r2, pc, #4	; (adr r2, 8003220 <prvProcessReceivedCommands+0x40>)
 800321c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003220:	08003245 	.word	0x08003245
 8003224:	08003245 	.word	0x08003245
 8003228:	080032ad 	.word	0x080032ad
 800322c:	080032c1 	.word	0x080032c1
 8003230:	0800330b 	.word	0x0800330b
 8003234:	08003245 	.word	0x08003245
 8003238:	08003245 	.word	0x08003245
 800323c:	080032ad 	.word	0x080032ad
 8003240:	080032c1 	.word	0x080032c1
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	b2da      	uxtb	r2, r3
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	18d1      	adds	r1, r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	69f8      	ldr	r0, [r7, #28]
 8003264:	f7ff ff7a 	bl	800315c <prvInsertTimerInActiveList>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d063      	beq.n	8003336 <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d009      	beq.n	8003290 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	4413      	add	r3, r2
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	4619      	mov	r1, r3
 8003288:	69f8      	ldr	r0, [r7, #28]
 800328a:	f7ff fe71 	bl	8002f70 <prvReloadTimer>
 800328e:	e008      	b.n	80032a2 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003296:	f023 0301 	bic.w	r3, r3, #1
 800329a:	b2da      	uxtb	r2, r3
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	69f8      	ldr	r0, [r7, #28]
 80032a8:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80032aa:	e044      	b.n	8003336 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80032b2:	f023 0301 	bic.w	r3, r3, #1
 80032b6:	b2da      	uxtb	r2, r3
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80032be:	e03a      	b.n	8003336 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80032c6:	f043 0301 	orr.w	r3, r3, #1
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d10a      	bne.n	80032f6 <prvProcessReceivedCommands+0x116>
        __asm volatile
 80032e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e4:	f383 8811 	msr	BASEPRI, r3
 80032e8:	f3bf 8f6f 	isb	sy
 80032ec:	f3bf 8f4f 	dsb	sy
 80032f0:	617b      	str	r3, [r7, #20]
    }
 80032f2:	bf00      	nop
 80032f4:	e7fe      	b.n	80032f4 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	699a      	ldr	r2, [r3, #24]
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	18d1      	adds	r1, r2, r3
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	69f8      	ldr	r0, [r7, #28]
 8003304:	f7ff ff2a 	bl	800315c <prvInsertTimerInActiveList>
                        break;
 8003308:	e015      	b.n	8003336 <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d103      	bne.n	8003320 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 8003318:	69f8      	ldr	r0, [r7, #28]
 800331a:	f000 fb49 	bl	80039b0 <vPortFree>
 800331e:	e00a      	b.n	8003336 <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003326:	f023 0301 	bic.w	r3, r3, #1
 800332a:	b2da      	uxtb	r2, r3
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003332:	e000      	b.n	8003336 <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003334:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003336:	4b08      	ldr	r3, [pc, #32]	; (8003358 <prvProcessReceivedCommands+0x178>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f107 0108 	add.w	r1, r7, #8
 800333e:	2200      	movs	r2, #0
 8003340:	4618      	mov	r0, r3
 8003342:	f7fe fc5f 	bl	8001c04 <xQueueReceive>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	f47f af4d 	bne.w	80031e8 <prvProcessReceivedCommands+0x8>
        }
    }
 800334e:	bf00      	nop
 8003350:	bf00      	nop
 8003352:	3720      	adds	r7, #32
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	200001f0 	.word	0x200001f0

0800335c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003362:	e009      	b.n	8003378 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003364:	4b0e      	ldr	r3, [pc, #56]	; (80033a0 <prvSwitchTimerLists+0x44>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800336e:	f04f 31ff 	mov.w	r1, #4294967295
 8003372:	6838      	ldr	r0, [r7, #0]
 8003374:	f7ff fe1e 	bl	8002fb4 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003378:	4b09      	ldr	r3, [pc, #36]	; (80033a0 <prvSwitchTimerLists+0x44>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1f0      	bne.n	8003364 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003382:	4b07      	ldr	r3, [pc, #28]	; (80033a0 <prvSwitchTimerLists+0x44>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003388:	4b06      	ldr	r3, [pc, #24]	; (80033a4 <prvSwitchTimerLists+0x48>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a04      	ldr	r2, [pc, #16]	; (80033a0 <prvSwitchTimerLists+0x44>)
 800338e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003390:	4a04      	ldr	r2, [pc, #16]	; (80033a4 <prvSwitchTimerLists+0x48>)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6013      	str	r3, [r2, #0]
    }
 8003396:	bf00      	nop
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	200001e8 	.word	0x200001e8
 80033a4:	200001ec 	.word	0x200001ec

080033a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80033ac:	f000 f964 	bl	8003678 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80033b0:	4b12      	ldr	r3, [pc, #72]	; (80033fc <prvCheckForValidListAndQueue+0x54>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d11d      	bne.n	80033f4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80033b8:	4811      	ldr	r0, [pc, #68]	; (8003400 <prvCheckForValidListAndQueue+0x58>)
 80033ba:	f7fe fa91 	bl	80018e0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80033be:	4811      	ldr	r0, [pc, #68]	; (8003404 <prvCheckForValidListAndQueue+0x5c>)
 80033c0:	f7fe fa8e 	bl	80018e0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80033c4:	4b10      	ldr	r3, [pc, #64]	; (8003408 <prvCheckForValidListAndQueue+0x60>)
 80033c6:	4a0e      	ldr	r2, [pc, #56]	; (8003400 <prvCheckForValidListAndQueue+0x58>)
 80033c8:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80033ca:	4b10      	ldr	r3, [pc, #64]	; (800340c <prvCheckForValidListAndQueue+0x64>)
 80033cc:	4a0d      	ldr	r2, [pc, #52]	; (8003404 <prvCheckForValidListAndQueue+0x5c>)
 80033ce:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80033d0:	2200      	movs	r2, #0
 80033d2:	210c      	movs	r1, #12
 80033d4:	200a      	movs	r0, #10
 80033d6:	f7fe fba3 	bl	8001b20 <xQueueGenericCreate>
 80033da:	4603      	mov	r3, r0
 80033dc:	4a07      	ldr	r2, [pc, #28]	; (80033fc <prvCheckForValidListAndQueue+0x54>)
 80033de:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80033e0:	4b06      	ldr	r3, [pc, #24]	; (80033fc <prvCheckForValidListAndQueue+0x54>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80033e8:	4b04      	ldr	r3, [pc, #16]	; (80033fc <prvCheckForValidListAndQueue+0x54>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4908      	ldr	r1, [pc, #32]	; (8003410 <prvCheckForValidListAndQueue+0x68>)
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fe fd76 	bl	8001ee0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80033f4:	f000 f970 	bl	80036d8 <vPortExitCritical>
    }
 80033f8:	bf00      	nop
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	200001f0 	.word	0x200001f0
 8003400:	200001c0 	.word	0x200001c0
 8003404:	200001d4 	.word	0x200001d4
 8003408:	200001e8 	.word	0x200001e8
 800340c:	200001ec 	.word	0x200001ec
 8003410:	08003c74 	.word	0x08003c74

08003414 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	3b04      	subs	r3, #4
 8003424:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800342c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	3b04      	subs	r3, #4
 8003432:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	f023 0201 	bic.w	r2, r3, #1
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	3b04      	subs	r3, #4
 8003442:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003444:	4a0c      	ldr	r2, [pc, #48]	; (8003478 <pxPortInitialiseStack+0x64>)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	3b14      	subs	r3, #20
 800344e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	3b04      	subs	r3, #4
 800345a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f06f 0202 	mvn.w	r2, #2
 8003462:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	3b20      	subs	r3, #32
 8003468:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800346a:	68fb      	ldr	r3, [r7, #12]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3714      	adds	r7, #20
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr
 8003478:	0800347d 	.word	0x0800347d

0800347c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003482:	2300      	movs	r3, #0
 8003484:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003486:	4b12      	ldr	r3, [pc, #72]	; (80034d0 <prvTaskExitError+0x54>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348e:	d00a      	beq.n	80034a6 <prvTaskExitError+0x2a>
        __asm volatile
 8003490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003494:	f383 8811 	msr	BASEPRI, r3
 8003498:	f3bf 8f6f 	isb	sy
 800349c:	f3bf 8f4f 	dsb	sy
 80034a0:	60fb      	str	r3, [r7, #12]
    }
 80034a2:	bf00      	nop
 80034a4:	e7fe      	b.n	80034a4 <prvTaskExitError+0x28>
        __asm volatile
 80034a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034aa:	f383 8811 	msr	BASEPRI, r3
 80034ae:	f3bf 8f6f 	isb	sy
 80034b2:	f3bf 8f4f 	dsb	sy
 80034b6:	60bb      	str	r3, [r7, #8]
    }
 80034b8:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80034ba:	bf00      	nop
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0fc      	beq.n	80034bc <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80034c2:	bf00      	nop
 80034c4:	bf00      	nop
 80034c6:	3714      	adds	r7, #20
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	20000010 	.word	0x20000010
	...

080034e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80034e0:	4b07      	ldr	r3, [pc, #28]	; (8003500 <pxCurrentTCBConst2>)
 80034e2:	6819      	ldr	r1, [r3, #0]
 80034e4:	6808      	ldr	r0, [r1, #0]
 80034e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034ea:	f380 8809 	msr	PSP, r0
 80034ee:	f3bf 8f6f 	isb	sy
 80034f2:	f04f 0000 	mov.w	r0, #0
 80034f6:	f380 8811 	msr	BASEPRI, r0
 80034fa:	4770      	bx	lr
 80034fc:	f3af 8000 	nop.w

08003500 <pxCurrentTCBConst2>:
 8003500:	200000bc 	.word	0x200000bc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003504:	bf00      	nop
 8003506:	bf00      	nop

08003508 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003508:	4808      	ldr	r0, [pc, #32]	; (800352c <prvPortStartFirstTask+0x24>)
 800350a:	6800      	ldr	r0, [r0, #0]
 800350c:	6800      	ldr	r0, [r0, #0]
 800350e:	f380 8808 	msr	MSP, r0
 8003512:	f04f 0000 	mov.w	r0, #0
 8003516:	f380 8814 	msr	CONTROL, r0
 800351a:	b662      	cpsie	i
 800351c:	b661      	cpsie	f
 800351e:	f3bf 8f4f 	dsb	sy
 8003522:	f3bf 8f6f 	isb	sy
 8003526:	df00      	svc	0
 8003528:	bf00      	nop
 800352a:	0000      	.short	0x0000
 800352c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003530:	bf00      	nop
 8003532:	bf00      	nop

08003534 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800353a:	4b46      	ldr	r3, [pc, #280]	; (8003654 <xPortStartScheduler+0x120>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a46      	ldr	r2, [pc, #280]	; (8003658 <xPortStartScheduler+0x124>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d10a      	bne.n	800355a <xPortStartScheduler+0x26>
        __asm volatile
 8003544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003548:	f383 8811 	msr	BASEPRI, r3
 800354c:	f3bf 8f6f 	isb	sy
 8003550:	f3bf 8f4f 	dsb	sy
 8003554:	613b      	str	r3, [r7, #16]
    }
 8003556:	bf00      	nop
 8003558:	e7fe      	b.n	8003558 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800355a:	4b3e      	ldr	r3, [pc, #248]	; (8003654 <xPortStartScheduler+0x120>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a3f      	ldr	r2, [pc, #252]	; (800365c <xPortStartScheduler+0x128>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d10a      	bne.n	800357a <xPortStartScheduler+0x46>
        __asm volatile
 8003564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003568:	f383 8811 	msr	BASEPRI, r3
 800356c:	f3bf 8f6f 	isb	sy
 8003570:	f3bf 8f4f 	dsb	sy
 8003574:	60fb      	str	r3, [r7, #12]
    }
 8003576:	bf00      	nop
 8003578:	e7fe      	b.n	8003578 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800357a:	4b39      	ldr	r3, [pc, #228]	; (8003660 <xPortStartScheduler+0x12c>)
 800357c:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	b2db      	uxtb	r3, r3
 8003584:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	22ff      	movs	r2, #255	; 0xff
 800358a:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	b2db      	uxtb	r3, r3
 8003592:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003594:	78fb      	ldrb	r3, [r7, #3]
 8003596:	b2db      	uxtb	r3, r3
 8003598:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800359c:	b2da      	uxtb	r2, r3
 800359e:	4b31      	ldr	r3, [pc, #196]	; (8003664 <xPortStartScheduler+0x130>)
 80035a0:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80035a2:	4b31      	ldr	r3, [pc, #196]	; (8003668 <xPortStartScheduler+0x134>)
 80035a4:	2207      	movs	r2, #7
 80035a6:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035a8:	e009      	b.n	80035be <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 80035aa:	4b2f      	ldr	r3, [pc, #188]	; (8003668 <xPortStartScheduler+0x134>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	3b01      	subs	r3, #1
 80035b0:	4a2d      	ldr	r2, [pc, #180]	; (8003668 <xPortStartScheduler+0x134>)
 80035b2:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80035b4:	78fb      	ldrb	r3, [r7, #3]
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035be:	78fb      	ldrb	r3, [r7, #3]
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035c6:	2b80      	cmp	r3, #128	; 0x80
 80035c8:	d0ef      	beq.n	80035aa <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80035ca:	4b27      	ldr	r3, [pc, #156]	; (8003668 <xPortStartScheduler+0x134>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f1c3 0307 	rsb	r3, r3, #7
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d00a      	beq.n	80035ec <xPortStartScheduler+0xb8>
        __asm volatile
 80035d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035da:	f383 8811 	msr	BASEPRI, r3
 80035de:	f3bf 8f6f 	isb	sy
 80035e2:	f3bf 8f4f 	dsb	sy
 80035e6:	60bb      	str	r3, [r7, #8]
    }
 80035e8:	bf00      	nop
 80035ea:	e7fe      	b.n	80035ea <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80035ec:	4b1e      	ldr	r3, [pc, #120]	; (8003668 <xPortStartScheduler+0x134>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	021b      	lsls	r3, r3, #8
 80035f2:	4a1d      	ldr	r2, [pc, #116]	; (8003668 <xPortStartScheduler+0x134>)
 80035f4:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80035f6:	4b1c      	ldr	r3, [pc, #112]	; (8003668 <xPortStartScheduler+0x134>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80035fe:	4a1a      	ldr	r2, [pc, #104]	; (8003668 <xPortStartScheduler+0x134>)
 8003600:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	b2da      	uxtb	r2, r3
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800360a:	4b18      	ldr	r3, [pc, #96]	; (800366c <xPortStartScheduler+0x138>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a17      	ldr	r2, [pc, #92]	; (800366c <xPortStartScheduler+0x138>)
 8003610:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003614:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003616:	4b15      	ldr	r3, [pc, #84]	; (800366c <xPortStartScheduler+0x138>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a14      	ldr	r2, [pc, #80]	; (800366c <xPortStartScheduler+0x138>)
 800361c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003620:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003622:	f000 f8db 	bl	80037dc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003626:	4b12      	ldr	r3, [pc, #72]	; (8003670 <xPortStartScheduler+0x13c>)
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800362c:	f000 f8fa 	bl	8003824 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003630:	4b10      	ldr	r3, [pc, #64]	; (8003674 <xPortStartScheduler+0x140>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a0f      	ldr	r2, [pc, #60]	; (8003674 <xPortStartScheduler+0x140>)
 8003636:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800363a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800363c:	f7ff ff64 	bl	8003508 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003640:	f7ff f8f0 	bl	8002824 <vTaskSwitchContext>
    prvTaskExitError();
 8003644:	f7ff ff1a 	bl	800347c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3718      	adds	r7, #24
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	e000ed00 	.word	0xe000ed00
 8003658:	410fc271 	.word	0x410fc271
 800365c:	410fc270 	.word	0x410fc270
 8003660:	e000e400 	.word	0xe000e400
 8003664:	200001fc 	.word	0x200001fc
 8003668:	20000200 	.word	0x20000200
 800366c:	e000ed20 	.word	0xe000ed20
 8003670:	20000010 	.word	0x20000010
 8003674:	e000ef34 	.word	0xe000ef34

08003678 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
        __asm volatile
 800367e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003682:	f383 8811 	msr	BASEPRI, r3
 8003686:	f3bf 8f6f 	isb	sy
 800368a:	f3bf 8f4f 	dsb	sy
 800368e:	607b      	str	r3, [r7, #4]
    }
 8003690:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003692:	4b0f      	ldr	r3, [pc, #60]	; (80036d0 <vPortEnterCritical+0x58>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3301      	adds	r3, #1
 8003698:	4a0d      	ldr	r2, [pc, #52]	; (80036d0 <vPortEnterCritical+0x58>)
 800369a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800369c:	4b0c      	ldr	r3, [pc, #48]	; (80036d0 <vPortEnterCritical+0x58>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d10f      	bne.n	80036c4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80036a4:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <vPortEnterCritical+0x5c>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <vPortEnterCritical+0x4c>
        __asm volatile
 80036ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b2:	f383 8811 	msr	BASEPRI, r3
 80036b6:	f3bf 8f6f 	isb	sy
 80036ba:	f3bf 8f4f 	dsb	sy
 80036be:	603b      	str	r3, [r7, #0]
    }
 80036c0:	bf00      	nop
 80036c2:	e7fe      	b.n	80036c2 <vPortEnterCritical+0x4a>
    }
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr
 80036d0:	20000010 	.word	0x20000010
 80036d4:	e000ed04 	.word	0xe000ed04

080036d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80036de:	4b12      	ldr	r3, [pc, #72]	; (8003728 <vPortExitCritical+0x50>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10a      	bne.n	80036fc <vPortExitCritical+0x24>
        __asm volatile
 80036e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ea:	f383 8811 	msr	BASEPRI, r3
 80036ee:	f3bf 8f6f 	isb	sy
 80036f2:	f3bf 8f4f 	dsb	sy
 80036f6:	607b      	str	r3, [r7, #4]
    }
 80036f8:	bf00      	nop
 80036fa:	e7fe      	b.n	80036fa <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80036fc:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <vPortExitCritical+0x50>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	3b01      	subs	r3, #1
 8003702:	4a09      	ldr	r2, [pc, #36]	; (8003728 <vPortExitCritical+0x50>)
 8003704:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003706:	4b08      	ldr	r3, [pc, #32]	; (8003728 <vPortExitCritical+0x50>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d105      	bne.n	800371a <vPortExitCritical+0x42>
 800370e:	2300      	movs	r3, #0
 8003710:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003718:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800371a:	bf00      	nop
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	20000010 	.word	0x20000010
 800372c:	00000000 	.word	0x00000000

08003730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003730:	f3ef 8009 	mrs	r0, PSP
 8003734:	f3bf 8f6f 	isb	sy
 8003738:	4b15      	ldr	r3, [pc, #84]	; (8003790 <pxCurrentTCBConst>)
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	f01e 0f10 	tst.w	lr, #16
 8003740:	bf08      	it	eq
 8003742:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003746:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800374a:	6010      	str	r0, [r2, #0]
 800374c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003750:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003754:	f380 8811 	msr	BASEPRI, r0
 8003758:	f3bf 8f4f 	dsb	sy
 800375c:	f3bf 8f6f 	isb	sy
 8003760:	f7ff f860 	bl	8002824 <vTaskSwitchContext>
 8003764:	f04f 0000 	mov.w	r0, #0
 8003768:	f380 8811 	msr	BASEPRI, r0
 800376c:	bc09      	pop	{r0, r3}
 800376e:	6819      	ldr	r1, [r3, #0]
 8003770:	6808      	ldr	r0, [r1, #0]
 8003772:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003776:	f01e 0f10 	tst.w	lr, #16
 800377a:	bf08      	it	eq
 800377c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003780:	f380 8809 	msr	PSP, r0
 8003784:	f3bf 8f6f 	isb	sy
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	f3af 8000 	nop.w

08003790 <pxCurrentTCBConst>:
 8003790:	200000bc 	.word	0x200000bc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003794:	bf00      	nop
 8003796:	bf00      	nop

08003798 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
        __asm volatile
 800379e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037a2:	f383 8811 	msr	BASEPRI, r3
 80037a6:	f3bf 8f6f 	isb	sy
 80037aa:	f3bf 8f4f 	dsb	sy
 80037ae:	607b      	str	r3, [r7, #4]
    }
 80037b0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80037b2:	f7fe ff21 	bl	80025f8 <xTaskIncrementTick>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80037bc:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <SysTick_Handler+0x40>)
 80037be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	2300      	movs	r3, #0
 80037c6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	f383 8811 	msr	BASEPRI, r3
    }
 80037ce:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80037d0:	bf00      	nop
 80037d2:	3708      	adds	r7, #8
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	e000ed04 	.word	0xe000ed04

080037dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80037e0:	4b0b      	ldr	r3, [pc, #44]	; (8003810 <vPortSetupTimerInterrupt+0x34>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80037e6:	4b0b      	ldr	r3, [pc, #44]	; (8003814 <vPortSetupTimerInterrupt+0x38>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037ec:	4b0a      	ldr	r3, [pc, #40]	; (8003818 <vPortSetupTimerInterrupt+0x3c>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a0a      	ldr	r2, [pc, #40]	; (800381c <vPortSetupTimerInterrupt+0x40>)
 80037f2:	fba2 2303 	umull	r2, r3, r2, r3
 80037f6:	099b      	lsrs	r3, r3, #6
 80037f8:	4a09      	ldr	r2, [pc, #36]	; (8003820 <vPortSetupTimerInterrupt+0x44>)
 80037fa:	3b01      	subs	r3, #1
 80037fc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80037fe:	4b04      	ldr	r3, [pc, #16]	; (8003810 <vPortSetupTimerInterrupt+0x34>)
 8003800:	2207      	movs	r2, #7
 8003802:	601a      	str	r2, [r3, #0]
}
 8003804:	bf00      	nop
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	e000e010 	.word	0xe000e010
 8003814:	e000e018 	.word	0xe000e018
 8003818:	20000000 	.word	0x20000000
 800381c:	10624dd3 	.word	0x10624dd3
 8003820:	e000e014 	.word	0xe000e014

08003824 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003824:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003834 <vPortEnableVFP+0x10>
 8003828:	6801      	ldr	r1, [r0, #0]
 800382a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800382e:	6001      	str	r1, [r0, #0]
 8003830:	4770      	bx	lr
 8003832:	0000      	.short	0x0000
 8003834:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003838:	bf00      	nop
 800383a:	bf00      	nop

0800383c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b08a      	sub	sp, #40	; 0x28
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8003844:	2300      	movs	r3, #0
 8003846:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8003848:	f7fe fdbc 	bl	80023c4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800384c:	4b53      	ldr	r3, [pc, #332]	; (800399c <pvPortMalloc+0x160>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003854:	f000 f908 	bl	8003a68 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d012      	beq.n	8003884 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800385e:	2208      	movs	r2, #8
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	3308      	adds	r3, #8
 800386a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	43db      	mvns	r3, r3
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	429a      	cmp	r2, r3
 8003874:	d804      	bhi.n	8003880 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	4413      	add	r3, r2
 800387c:	607b      	str	r3, [r7, #4]
 800387e:	e001      	b.n	8003884 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	db70      	blt.n	800396c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d06d      	beq.n	800396c <pvPortMalloc+0x130>
 8003890:	4b43      	ldr	r3, [pc, #268]	; (80039a0 <pvPortMalloc+0x164>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	429a      	cmp	r2, r3
 8003898:	d868      	bhi.n	800396c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800389a:	4b42      	ldr	r3, [pc, #264]	; (80039a4 <pvPortMalloc+0x168>)
 800389c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800389e:	4b41      	ldr	r3, [pc, #260]	; (80039a4 <pvPortMalloc+0x168>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038a4:	e004      	b.n	80038b0 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80038aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d903      	bls.n	80038c2 <pvPortMalloc+0x86>
 80038ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f1      	bne.n	80038a6 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80038c2:	4b36      	ldr	r3, [pc, #216]	; (800399c <pvPortMalloc+0x160>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d04f      	beq.n	800396c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80038cc:	6a3b      	ldr	r3, [r7, #32]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2208      	movs	r2, #8
 80038d2:	4413      	add	r3, r2
 80038d4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80038d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	6a3b      	ldr	r3, [r7, #32]
 80038dc:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80038de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e0:	685a      	ldr	r2, [r3, #4]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	1ad2      	subs	r2, r2, r3
 80038e6:	2308      	movs	r3, #8
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d91f      	bls.n	800392e <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80038ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4413      	add	r3, r2
 80038f4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00a      	beq.n	8003916 <pvPortMalloc+0xda>
        __asm volatile
 8003900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003904:	f383 8811 	msr	BASEPRI, r3
 8003908:	f3bf 8f6f 	isb	sy
 800390c:	f3bf 8f4f 	dsb	sy
 8003910:	613b      	str	r3, [r7, #16]
    }
 8003912:	bf00      	nop
 8003914:	e7fe      	b.n	8003914 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	1ad2      	subs	r2, r2, r3
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003928:	6978      	ldr	r0, [r7, #20]
 800392a:	f000 f8f9 	bl	8003b20 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800392e:	4b1c      	ldr	r3, [pc, #112]	; (80039a0 <pvPortMalloc+0x164>)
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	4a19      	ldr	r2, [pc, #100]	; (80039a0 <pvPortMalloc+0x164>)
 800393a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800393c:	4b18      	ldr	r3, [pc, #96]	; (80039a0 <pvPortMalloc+0x164>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	4b19      	ldr	r3, [pc, #100]	; (80039a8 <pvPortMalloc+0x16c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	429a      	cmp	r2, r3
 8003946:	d203      	bcs.n	8003950 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003948:	4b15      	ldr	r3, [pc, #84]	; (80039a0 <pvPortMalloc+0x164>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a16      	ldr	r2, [pc, #88]	; (80039a8 <pvPortMalloc+0x16c>)
 800394e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8003950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003962:	4b12      	ldr	r3, [pc, #72]	; (80039ac <pvPortMalloc+0x170>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	3301      	adds	r3, #1
 8003968:	4a10      	ldr	r2, [pc, #64]	; (80039ac <pvPortMalloc+0x170>)
 800396a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800396c:	f7fe fd38 	bl	80023e0 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	f003 0307 	and.w	r3, r3, #7
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00a      	beq.n	8003990 <pvPortMalloc+0x154>
        __asm volatile
 800397a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800397e:	f383 8811 	msr	BASEPRI, r3
 8003982:	f3bf 8f6f 	isb	sy
 8003986:	f3bf 8f4f 	dsb	sy
 800398a:	60fb      	str	r3, [r7, #12]
    }
 800398c:	bf00      	nop
 800398e:	e7fe      	b.n	800398e <pvPortMalloc+0x152>
    return pvReturn;
 8003990:	69fb      	ldr	r3, [r7, #28]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3728      	adds	r7, #40	; 0x28
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	20012e0c 	.word	0x20012e0c
 80039a0:	20012e10 	.word	0x20012e10
 80039a4:	20012e04 	.word	0x20012e04
 80039a8:	20012e14 	.word	0x20012e14
 80039ac:	20012e18 	.word	0x20012e18

080039b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d049      	beq.n	8003a56 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80039c2:	2308      	movs	r3, #8
 80039c4:	425b      	negs	r3, r3
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	4413      	add	r3, r2
 80039ca:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	db0a      	blt.n	80039ee <vPortFree+0x3e>
        __asm volatile
 80039d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039dc:	f383 8811 	msr	BASEPRI, r3
 80039e0:	f3bf 8f6f 	isb	sy
 80039e4:	f3bf 8f4f 	dsb	sy
 80039e8:	60fb      	str	r3, [r7, #12]
    }
 80039ea:	bf00      	nop
 80039ec:	e7fe      	b.n	80039ec <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00a      	beq.n	8003a0c <vPortFree+0x5c>
        __asm volatile
 80039f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039fa:	f383 8811 	msr	BASEPRI, r3
 80039fe:	f3bf 8f6f 	isb	sy
 8003a02:	f3bf 8f4f 	dsb	sy
 8003a06:	60bb      	str	r3, [r7, #8]
    }
 8003a08:	bf00      	nop
 8003a0a:	e7fe      	b.n	8003a0a <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	0fdb      	lsrs	r3, r3, #31
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d01c      	beq.n	8003a56 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d118      	bne.n	8003a56 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8003a30:	f7fe fcc8 	bl	80023c4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	685a      	ldr	r2, [r3, #4]
 8003a38:	4b09      	ldr	r3, [pc, #36]	; (8003a60 <vPortFree+0xb0>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	4a08      	ldr	r2, [pc, #32]	; (8003a60 <vPortFree+0xb0>)
 8003a40:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003a42:	6938      	ldr	r0, [r7, #16]
 8003a44:	f000 f86c 	bl	8003b20 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003a48:	4b06      	ldr	r3, [pc, #24]	; (8003a64 <vPortFree+0xb4>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	4a05      	ldr	r2, [pc, #20]	; (8003a64 <vPortFree+0xb4>)
 8003a50:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003a52:	f7fe fcc5 	bl	80023e0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003a56:	bf00      	nop
 8003a58:	3718      	adds	r7, #24
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	20012e10 	.word	0x20012e10
 8003a64:	20012e1c 	.word	0x20012e1c

08003a68 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003a6e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8003a72:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8003a74:	4b25      	ldr	r3, [pc, #148]	; (8003b0c <prvHeapInit+0xa4>)
 8003a76:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f003 0307 	and.w	r3, r3, #7
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00c      	beq.n	8003a9c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	3307      	adds	r3, #7
 8003a86:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f023 0307 	bic.w	r3, r3, #7
 8003a8e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8003a90:	68ba      	ldr	r2, [r7, #8]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	4a1d      	ldr	r2, [pc, #116]	; (8003b0c <prvHeapInit+0xa4>)
 8003a98:	4413      	add	r3, r2
 8003a9a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003aa0:	4a1b      	ldr	r2, [pc, #108]	; (8003b10 <prvHeapInit+0xa8>)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8003aa6:	4b1a      	ldr	r3, [pc, #104]	; (8003b10 <prvHeapInit+0xa8>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	4413      	add	r3, r2
 8003ab2:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8003ab4:	2208      	movs	r2, #8
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	1a9b      	subs	r3, r3, r2
 8003aba:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f023 0307 	bic.w	r3, r3, #7
 8003ac2:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	4a13      	ldr	r2, [pc, #76]	; (8003b14 <prvHeapInit+0xac>)
 8003ac8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003aca:	4b12      	ldr	r3, [pc, #72]	; (8003b14 <prvHeapInit+0xac>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8003ad2:	4b10      	ldr	r3, [pc, #64]	; (8003b14 <prvHeapInit+0xac>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	1ad2      	subs	r2, r2, r3
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003ae8:	4b0a      	ldr	r3, [pc, #40]	; (8003b14 <prvHeapInit+0xac>)
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	4a08      	ldr	r2, [pc, #32]	; (8003b18 <prvHeapInit+0xb0>)
 8003af6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	4a07      	ldr	r2, [pc, #28]	; (8003b1c <prvHeapInit+0xb4>)
 8003afe:	6013      	str	r3, [r2, #0]
}
 8003b00:	bf00      	nop
 8003b02:	3714      	adds	r7, #20
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr
 8003b0c:	20000204 	.word	0x20000204
 8003b10:	20012e04 	.word	0x20012e04
 8003b14:	20012e0c 	.word	0x20012e0c
 8003b18:	20012e14 	.word	0x20012e14
 8003b1c:	20012e10 	.word	0x20012e10

08003b20 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003b28:	4b28      	ldr	r3, [pc, #160]	; (8003bcc <prvInsertBlockIntoFreeList+0xac>)
 8003b2a:	60fb      	str	r3, [r7, #12]
 8003b2c:	e002      	b.n	8003b34 <prvInsertBlockIntoFreeList+0x14>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	60fb      	str	r3, [r7, #12]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d8f7      	bhi.n	8003b2e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	4413      	add	r3, r2
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d108      	bne.n	8003b62 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	441a      	add	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	68ba      	ldr	r2, [r7, #8]
 8003b6c:	441a      	add	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d118      	bne.n	8003ba8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	4b15      	ldr	r3, [pc, #84]	; (8003bd0 <prvInsertBlockIntoFreeList+0xb0>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d00d      	beq.n	8003b9e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	441a      	add	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	e008      	b.n	8003bb0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003b9e:	4b0c      	ldr	r3, [pc, #48]	; (8003bd0 <prvInsertBlockIntoFreeList+0xb0>)
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	601a      	str	r2, [r3, #0]
 8003ba6:	e003      	b.n	8003bb0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d002      	beq.n	8003bbe <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003bbe:	bf00      	nop
 8003bc0:	3714      	adds	r7, #20
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	20012e04 	.word	0x20012e04
 8003bd0:	20012e0c 	.word	0x20012e0c

08003bd4 <__libc_init_array>:
 8003bd4:	b570      	push	{r4, r5, r6, lr}
 8003bd6:	4d0d      	ldr	r5, [pc, #52]	; (8003c0c <__libc_init_array+0x38>)
 8003bd8:	4c0d      	ldr	r4, [pc, #52]	; (8003c10 <__libc_init_array+0x3c>)
 8003bda:	1b64      	subs	r4, r4, r5
 8003bdc:	10a4      	asrs	r4, r4, #2
 8003bde:	2600      	movs	r6, #0
 8003be0:	42a6      	cmp	r6, r4
 8003be2:	d109      	bne.n	8003bf8 <__libc_init_array+0x24>
 8003be4:	4d0b      	ldr	r5, [pc, #44]	; (8003c14 <__libc_init_array+0x40>)
 8003be6:	4c0c      	ldr	r4, [pc, #48]	; (8003c18 <__libc_init_array+0x44>)
 8003be8:	f000 f82e 	bl	8003c48 <_init>
 8003bec:	1b64      	subs	r4, r4, r5
 8003bee:	10a4      	asrs	r4, r4, #2
 8003bf0:	2600      	movs	r6, #0
 8003bf2:	42a6      	cmp	r6, r4
 8003bf4:	d105      	bne.n	8003c02 <__libc_init_array+0x2e>
 8003bf6:	bd70      	pop	{r4, r5, r6, pc}
 8003bf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bfc:	4798      	blx	r3
 8003bfe:	3601      	adds	r6, #1
 8003c00:	e7ee      	b.n	8003be0 <__libc_init_array+0xc>
 8003c02:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c06:	4798      	blx	r3
 8003c08:	3601      	adds	r6, #1
 8003c0a:	e7f2      	b.n	8003bf2 <__libc_init_array+0x1e>
 8003c0c:	08003c9c 	.word	0x08003c9c
 8003c10:	08003c9c 	.word	0x08003c9c
 8003c14:	08003c9c 	.word	0x08003c9c
 8003c18:	08003ca0 	.word	0x08003ca0

08003c1c <memcpy>:
 8003c1c:	440a      	add	r2, r1
 8003c1e:	4291      	cmp	r1, r2
 8003c20:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c24:	d100      	bne.n	8003c28 <memcpy+0xc>
 8003c26:	4770      	bx	lr
 8003c28:	b510      	push	{r4, lr}
 8003c2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c32:	4291      	cmp	r1, r2
 8003c34:	d1f9      	bne.n	8003c2a <memcpy+0xe>
 8003c36:	bd10      	pop	{r4, pc}

08003c38 <memset>:
 8003c38:	4402      	add	r2, r0
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d100      	bne.n	8003c42 <memset+0xa>
 8003c40:	4770      	bx	lr
 8003c42:	f803 1b01 	strb.w	r1, [r3], #1
 8003c46:	e7f9      	b.n	8003c3c <memset+0x4>

08003c48 <_init>:
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4a:	bf00      	nop
 8003c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c4e:	bc08      	pop	{r3}
 8003c50:	469e      	mov	lr, r3
 8003c52:	4770      	bx	lr

08003c54 <_fini>:
 8003c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c56:	bf00      	nop
 8003c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c5a:	bc08      	pop	{r3}
 8003c5c:	469e      	mov	lr, r3
 8003c5e:	4770      	bx	lr
