<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p838" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_838{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_838{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_838{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_838{left:69px;bottom:831px;letter-spacing:-0.08px;}
#t5_838{left:155px;bottom:831px;letter-spacing:-0.1px;word-spacing:-0.16px;}
#t6_838{left:154px;bottom:812px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t7_838{left:69px;bottom:766px;letter-spacing:0.13px;}
#t8_838{left:155px;bottom:766px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t9_838{left:69px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#ta_838{left:69px;bottom:725px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tb_838{left:69px;bottom:700px;letter-spacing:-0.15px;}
#tc_838{left:95px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_838{left:95px;bottom:684px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#te_838{left:69px;bottom:659px;letter-spacing:-0.13px;}
#tf_838{left:95px;bottom:659px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#tg_838{left:69px;bottom:635px;letter-spacing:-0.13px;}
#th_838{left:95px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_838{left:69px;bottom:589px;letter-spacing:0.12px;}
#tj_838{left:155px;bottom:589px;letter-spacing:0.12px;word-spacing:0.03px;}
#tk_838{left:69px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_838{left:69px;bottom:548px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tm_838{left:69px;bottom:531px;letter-spacing:-0.14px;}
#tn_838{left:69px;bottom:506px;letter-spacing:-0.14px;}
#to_838{left:95px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_838{left:69px;bottom:482px;letter-spacing:-0.15px;}
#tq_838{left:95px;bottom:482px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_838{left:95px;bottom:465px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_838{left:69px;bottom:441px;letter-spacing:-0.13px;}
#tt_838{left:95px;bottom:441px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tu_838{left:69px;bottom:416px;letter-spacing:-0.13px;}
#tv_838{left:95px;bottom:416px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#tw_838{left:95px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_838{left:95px;bottom:383px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_838{left:69px;bottom:358px;letter-spacing:-0.13px;}
#tz_838{left:95px;bottom:358px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t10_838{left:69px;bottom:334px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t11_838{left:69px;bottom:317px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t12_838{left:69px;bottom:300px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_838{left:69px;bottom:276px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t14_838{left:69px;bottom:259px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#t15_838{left:69px;bottom:242px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#t16_838{left:69px;bottom:225px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_838{left:69px;bottom:208px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t18_838{left:69px;bottom:184px;letter-spacing:-0.13px;word-spacing:-0.86px;}
#t19_838{left:69px;bottom:167px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_838{left:69px;bottom:150px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_838{left:69px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_838{left:246px;bottom:1080px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t1d_838{left:341px;bottom:1080px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1e_838{left:304px;bottom:1062px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1f_838{left:233px;bottom:1040px;letter-spacing:-0.14px;}
#t1g_838{left:389px;bottom:1040px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1h_838{left:545px;bottom:1040px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1i_838{left:701px;bottom:1040px;letter-spacing:-0.13px;}
#t1j_838{left:75px;bottom:1016px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1k_838{left:233px;bottom:1016px;letter-spacing:-0.13px;}
#t1l_838{left:389px;bottom:1016px;letter-spacing:-0.11px;}
#t1m_838{left:389px;bottom:999px;letter-spacing:-0.12px;}
#t1n_838{left:545px;bottom:1016px;letter-spacing:-0.11px;}
#t1o_838{left:545px;bottom:999px;letter-spacing:-0.12px;}
#t1p_838{left:701px;bottom:1016px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t1q_838{left:701px;bottom:999px;letter-spacing:-0.1px;}
#t1r_838{left:75px;bottom:975px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_838{left:233px;bottom:975px;letter-spacing:-0.11px;}
#t1t_838{left:233px;bottom:958px;letter-spacing:-0.12px;}
#t1u_838{left:389px;bottom:975px;letter-spacing:-0.1px;}
#t1v_838{left:389px;bottom:958px;letter-spacing:-0.12px;}
#t1w_838{left:545px;bottom:975px;letter-spacing:-0.11px;}
#t1x_838{left:545px;bottom:958px;letter-spacing:-0.12px;}
#t1y_838{left:701px;bottom:975px;letter-spacing:-0.11px;}
#t1z_838{left:701px;bottom:958px;letter-spacing:-0.11px;}
#t20_838{left:75px;bottom:933px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_838{left:233px;bottom:933px;letter-spacing:-0.11px;}
#t22_838{left:233px;bottom:917px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_838{left:389px;bottom:933px;letter-spacing:-0.11px;}
#t24_838{left:389px;bottom:917px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t25_838{left:545px;bottom:933px;letter-spacing:-0.11px;}
#t26_838{left:545px;bottom:917px;letter-spacing:-0.12px;}
#t27_838{left:701px;bottom:933px;letter-spacing:-0.11px;}
#t28_838{left:701px;bottom:917px;letter-spacing:-0.11px;}
#t29_838{left:75px;bottom:892px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2a_838{left:233px;bottom:892px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t2b_838{left:233px;bottom:875px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2c_838{left:389px;bottom:892px;letter-spacing:-0.11px;}
#t2d_838{left:389px;bottom:875px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2e_838{left:545px;bottom:892px;letter-spacing:-0.11px;}
#t2f_838{left:545px;bottom:875px;letter-spacing:-0.12px;}
#t2g_838{left:701px;bottom:892px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t2h_838{left:701px;bottom:875px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_838{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_838{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_838{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_838{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_838{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_838{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts838" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg838Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg838" style="-webkit-user-select: none;"><object width="935" height="1210" data="838/838.svg" type="image/svg+xml" id="pdf838" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_838" class="t s1_838">20-124 </span><span id="t2_838" class="t s1_838">Vol. 3B </span>
<span id="t3_838" class="t s2_838">PERFORMANCE MONITORING </span>
<span id="t4_838" class="t s3_838">20.6.4.5 </span><span id="t5_838" class="t s3_838">Counting Clocks on systems with Intel® Hyper-Threading Technology in Processors Based on </span>
<span id="t6_838" class="t s3_838">Intel NetBurst® Microarchitecture </span>
<span id="t7_838" class="t s4_838">20.6.4.5.1 </span><span id="t8_838" class="t s4_838">Non-Halted Clockticks </span>
<span id="t9_838" class="t s5_838">Use the following procedure to program ESCRs and CCCRs to obtain non-halted clockticks on processors based on </span>
<span id="ta_838" class="t s5_838">Intel NetBurst microarchitecture: </span>
<span id="tb_838" class="t s5_838">1. </span><span id="tc_838" class="t s5_838">Select an ESCR for the global_power_events and specify the RUNNING sub-event mask and the desired </span>
<span id="td_838" class="t s5_838">T0_OS/T0_USR/T1_OS/T1_USR bits for the targeted processor. </span>
<span id="te_838" class="t s5_838">2. </span><span id="tf_838" class="t s5_838">Select an appropriate counter. </span>
<span id="tg_838" class="t s5_838">3. </span><span id="th_838" class="t s5_838">Enable counting in the CCCR for that counter by setting the enable bit. </span>
<span id="ti_838" class="t s4_838">20.6.4.5.2 </span><span id="tj_838" class="t s4_838">Non-Sleep Clockticks </span>
<span id="tk_838" class="t s5_838">Performance monitoring counters can be configured to count clockticks whenever the performance monitoring </span>
<span id="tl_838" class="t s5_838">hardware is not powered-down. To count Non-sleep Clockticks with a performance-monitoring counter, do the </span>
<span id="tm_838" class="t s5_838">following: </span>
<span id="tn_838" class="t s5_838">1. </span><span id="to_838" class="t s5_838">Select one of the 18 counters. </span>
<span id="tp_838" class="t s5_838">2. </span><span id="tq_838" class="t s5_838">Select any of the ESCRs whose events the selected counter can count. Set its event select to anything other </span>
<span id="tr_838" class="t s5_838">than “no_event”; the counter may be disabled if this is not done. </span>
<span id="ts_838" class="t s5_838">3. </span><span id="tt_838" class="t s5_838">Turn threshold comparison on in the CCCR by setting the compare bit to “1”. </span>
<span id="tu_838" class="t s5_838">4. </span><span id="tv_838" class="t s5_838">Set the threshold to “15” and the complement to “1” in the CCCR. Since no event can exceed this threshold, the </span>
<span id="tw_838" class="t s5_838">threshold condition is met every cycle and the counter counts every cycle. Note that this overrides any qualifi- </span>
<span id="tx_838" class="t s5_838">cation (e.g., by CPL) specified in the ESCR. </span>
<span id="ty_838" class="t s5_838">5. </span><span id="tz_838" class="t s5_838">Enable counting in the CCCR for the counter by setting the enable bit. </span>
<span id="t10_838" class="t s5_838">In most cases, the counts produced by the non-halted and non-sleep metrics are equivalent if the physical package </span>
<span id="t11_838" class="t s5_838">supports one logical processor and is not placed in a power-saving state. Operating systems may execute an HLT </span>
<span id="t12_838" class="t s5_838">instruction and place a physical processor in a power-saving state. </span>
<span id="t13_838" class="t s5_838">On processors that support Intel Hyper-Threading Technology (Intel HT Technology), each physical package can </span>
<span id="t14_838" class="t s5_838">support two or more logical processors. Current implementation of Intel HT Technology provides two logical proces- </span>
<span id="t15_838" class="t s5_838">sors for each physical processor. While both logical processors can execute two threads simultaneously, one logical </span>
<span id="t16_838" class="t s5_838">processor may halt to allow the other logical processor to execute without sharing execution resources between </span>
<span id="t17_838" class="t s5_838">two logical processors. </span>
<span id="t18_838" class="t s5_838">Non-halted Clockticks can be set up to count the number of processor clock cycles for each logical processor when- </span>
<span id="t19_838" class="t s5_838">ever the logical processor is not halted (the count may include some portion of the clock cycles for that logical </span>
<span id="t1a_838" class="t s5_838">processor to complete a transition to a halted state). Physical processors that support Intel HT Technology enter </span>
<span id="t1b_838" class="t s5_838">into a power-saving state if all logical processors halt. </span>
<span id="t1c_838" class="t s4_838">Table 20-90. </span><span id="t1d_838" class="t s4_838">Effect of Logical Processor and CPL Qualification </span>
<span id="t1e_838" class="t s4_838">for Non-logical-Processor-specific (TI) Events </span>
<span id="t1f_838" class="t s6_838">T1_OS/T1_USR = 00 </span><span id="t1g_838" class="t s6_838">T1_OS/T1_USR = 01 </span><span id="t1h_838" class="t s6_838">T1_OS/T1_USR = 11 </span><span id="t1i_838" class="t s6_838">T1_OS/T1_USR = 10 </span>
<span id="t1j_838" class="t s6_838">T0_OS/T0_USR = 00 </span><span id="t1k_838" class="t s6_838">Zero count </span><span id="t1l_838" class="t s6_838">Counts while (a) T0 in </span>
<span id="t1m_838" class="t s6_838">USR or (b) T1 in USR </span>
<span id="t1n_838" class="t s6_838">Counts irrespective of </span>
<span id="t1o_838" class="t s6_838">CPL, T0, T1 </span>
<span id="t1p_838" class="t s6_838">Counts while (a) T0 in OS </span>
<span id="t1q_838" class="t s6_838">or (b) T1 in OS </span>
<span id="t1r_838" class="t s6_838">T0_OS/T0_USR = 01 </span><span id="t1s_838" class="t s6_838">Counts while (a) T0 in </span>
<span id="t1t_838" class="t s6_838">USR or (b) T1 in USR </span>
<span id="t1u_838" class="t s6_838">Counts while (a) T0 in </span>
<span id="t1v_838" class="t s6_838">USR or (b) T1 in USR </span>
<span id="t1w_838" class="t s6_838">Counts irrespective of </span>
<span id="t1x_838" class="t s6_838">CPL, T0, T1 </span>
<span id="t1y_838" class="t s6_838">Counts irrespective of </span>
<span id="t1z_838" class="t s6_838">CPL, T0, T1 </span>
<span id="t20_838" class="t s6_838">T0_OS/T0_USR = 11 </span><span id="t21_838" class="t s6_838">Counts irrespective of </span>
<span id="t22_838" class="t s6_838">CPL, T0, T1 </span>
<span id="t23_838" class="t s6_838">Counts irrespective of </span>
<span id="t24_838" class="t s6_838">CPL, T0, T1 </span>
<span id="t25_838" class="t s6_838">Counts irrespective of </span>
<span id="t26_838" class="t s6_838">CPL, T0, T1 </span>
<span id="t27_838" class="t s6_838">Counts irrespective of </span>
<span id="t28_838" class="t s6_838">CPL, T0, T1 </span>
<span id="t29_838" class="t s6_838">T0_OS/T0_USR = 0 </span><span id="t2a_838" class="t s6_838">Counts while (a) T0 in OS </span>
<span id="t2b_838" class="t s6_838">or (b) T1 in OS </span>
<span id="t2c_838" class="t s6_838">Counts irrespective of </span>
<span id="t2d_838" class="t s6_838">CPL, T0, T1 </span>
<span id="t2e_838" class="t s6_838">Counts irrespective of </span>
<span id="t2f_838" class="t s6_838">CPL, T0, T1 </span>
<span id="t2g_838" class="t s6_838">Counts while (a) T0 in OS </span>
<span id="t2h_838" class="t s6_838">or (b) T1 in OS </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
