// Seed: 3821050012
module module_0 (
    output tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri1 id_8
);
  assign id_4 = 1;
  id_10 :
  assert property (@(1'b0) 1)
  else;
  assign id_6 = 1;
  id_11(
      1, 1, id_1, id_5, (~1), id_0, 1'b0, id_1, 1 & id_0
  );
  wire id_12;
  wire id_13;
  assign id_0 = 1'b0;
  tri0 id_14 = 1'b0;
  wire id_15;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    output tri id_3,
    input wand id_4,
    input supply1 id_5
);
  wand id_7 = 1;
  assign id_2 = 1;
  module_0(
      id_3, id_5, id_5, id_0, id_3, id_0, id_2, id_1, id_2
  );
  always id_2 = id_1;
endmodule
