// Seed: 2803530382
module module_0 (
    output uwire id_0,
    id_9,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output wand id_5,
    input supply0 id_6,
    output tri0 id_7
);
  assign id_7 = id_3 + id_4;
  wire id_10;
endmodule
module module_1 (
    input  tri1  id_0,
    output wand  id_1,
    input  uwire id_2,
    output wor   id_3,
    output logic id_4,
    input  tri1  id_5,
    output wor   id_6,
    input  logic id_7,
    output tri1  id_8
);
  parameter id_10 = id_5 == id_5;
  always id_4 <= id_7;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_8,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
