Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\moe\Documents\project\cpu\memory\memory.qsys --block-symbol-file --output-directory=C:\Users\moe\Documents\project\cpu\memory\memory --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading memory/memory.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: memory.onchip_memory2_0: onchip_memory2_0.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\moe\Documents\project\cpu\memory\memory.qsys --synthesis=VERILOG --output-directory=C:\Users\moe\Documents\project\cpu\memory\memory\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading memory/memory.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: memory.onchip_memory2_0: onchip_memory2_0.s1 must be connected to an Avalon-MM master
Info: memory: Generating memory "memory" for QUARTUS_SYNTH
Info: onchip_memory2_0: Starting RTL generation for module 'memory_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=memory_onchip_memory2_0 --dir=C:/Users/moe/AppData/Local/Temp/alt7978_918491281640388873.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/moe/AppData/Local/Temp/alt7978_918491281640388873.dir/0003_onchip_memory2_0_gen//memory_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'memory_onchip_memory2_0'
Info: onchip_memory2_0: "memory" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: rst_controller: "memory" instantiated altera_reset_controller "rst_controller"
Info: memory: Done "memory" with 3 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
