{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 09:07:09 2012 " "Info: Processing started: Fri Nov 23 09:07:09 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FiberOptics_TX -c FiberOptics_TX " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FiberOptics_TX -c FiberOptics_TX" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FiberOptics_TX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file FiberOptics_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FiberOptics_TX-behaviour " "Info: Found design unit 1: FiberOptics_TX-behaviour" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 FiberOptics_TX " "Info: Found entity 1: FiberOptics_TX" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "FiberOptics_TX " "Info: Elaborating entity \"FiberOptics_TX\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX FiberOptics_TX.vhd(51) " "Warning (10492): VHDL Process Statement warning at FiberOptics_TX.vhd(51): signal \"TX\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outBuffer FiberOptics_TX.vhd(46) " "Warning (10631): VHDL Process Statement warning at FiberOptics_TX.vhd(46): inferring latch(es) for signal or variable \"outBuffer\", which holds its previous value in one or more paths through the process" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~4 comb~0 " "Info: Duplicate register \"comb~4\" merged to single register \"comb~0\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~7 comb~0 " "Info: Duplicate register \"comb~7\" merged to single register \"comb~0\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~3 comb~0 " "Info: Duplicate register \"comb~3\" merged to single register \"comb~0\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~1 comb~0 " "Info: Duplicate register \"comb~1\" merged to single register \"comb~0\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~5 comb~0 " "Info: Duplicate register \"comb~5\" merged to single register \"comb~0\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~2 comb~0 " "Info: Duplicate register \"comb~2\" merged to single register \"comb~0\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~6 comb~0 " "Info: Duplicate register \"comb~6\" merged to single register \"comb~0\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~16 comb~8 " "Info: Duplicate register \"comb~16\" merged to single register \"comb~8\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~17 comb~9 " "Info: Duplicate register \"comb~17\" merged to single register \"comb~9\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~18 comb~10 " "Info: Duplicate register \"comb~18\" merged to single register \"comb~10\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~19 comb~11 " "Info: Duplicate register \"comb~19\" merged to single register \"comb~11\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~20 comb~12 " "Info: Duplicate register \"comb~20\" merged to single register \"comb~12\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~21 comb~13 " "Info: Duplicate register \"comb~21\" merged to single register \"comb~13\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~22 comb~14 " "Info: Duplicate register \"comb~22\" merged to single register \"comb~14\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~23 comb~15 " "Info: Duplicate register \"comb~23\" merged to single register \"comb~15\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~26 comb~24 " "Info: Duplicate register \"comb~26\" merged to single register \"comb~24\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~31 comb~24 " "Info: Duplicate register \"comb~31\" merged to single register \"comb~24\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~28 comb~24 " "Info: Duplicate register \"comb~28\" merged to single register \"comb~24\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~25 comb~24 " "Info: Duplicate register \"comb~25\" merged to single register \"comb~24\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~27 comb~24 " "Info: Duplicate register \"comb~27\" merged to single register \"comb~24\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~29 comb~24 " "Info: Duplicate register \"comb~29\" merged to single register \"comb~24\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "comb~30 comb~24 " "Info: Duplicate register \"comb~30\" merged to single register \"comb~24\"" {  } {  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "comb~0 High " "Info: Power-up level of register \"comb~0\" is not specified -- using power-up level of High to minimize register" {  } {  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "comb~0 data_in VCC " "Warning: Reduced register \"comb~0\" with stuck data_in port to stuck value VCC" {  } {  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "comb~24 data_in GND " "Warning: Reduced register \"comb~24\" with stuck data_in port to stuck value GND" {  } {  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "Sensor2\[0\] " "Warning: No output dependent on input pin \"Sensor2\[0\]\"" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "Sensor2\[1\] " "Warning: No output dependent on input pin \"Sensor2\[1\]\"" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "Sensor2\[2\] " "Warning: No output dependent on input pin \"Sensor2\[2\]\"" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "Sensor2\[3\] " "Warning: No output dependent on input pin \"Sensor2\[3\]\"" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "Sensor2\[4\] " "Warning: No output dependent on input pin \"Sensor2\[4\]\"" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "Sensor2\[5\] " "Warning: No output dependent on input pin \"Sensor2\[5\]\"" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "Sensor2\[6\] " "Warning: No output dependent on input pin \"Sensor2\[6\]\"" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "Sensor2\[7\] " "Warning: No output dependent on input pin \"Sensor2\[7\]\"" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "52 " "Info: Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 09:07:10 2012 " "Info: Processing ended: Fri Nov 23 09:07:10 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
