#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  6 21:13:36 2018
# Process ID: 6860
# Current directory: E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1
# Command line: vivado.exe -log topper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topper.tcl
# Log file: E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/topper.vds
# Journal file: E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source topper.tcl -notrace
Command: synth_design -top topper -part xc7a100tcsg324-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'c_counter_binary_0' is locked:
* IP definition 'Binary Counter (12.0)' for IP 'c_counter_binary_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'c_counter_binary_1' is locked:
* IP definition 'Binary Counter (12.0)' for IP 'c_counter_binary_1' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'c_counter_binary_2' is locked:
* IP definition 'Binary Counter (12.0)' for IP 'c_counter_binary_2' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'month_counter' is locked:
* IP definition 'Binary Counter (12.0)' for IP 'month_counter' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 464.051 ; gain = 101.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topper' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/topper.v:23]
INFO: [Synth 8-6157] synthesizing module 'pm_driver' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/pm_driver.v:37]
INFO: [Synth 8-6155] done synthesizing module 'pm_driver' (1#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/pm_driver.v:37]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/debouncer.v:44]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Debounce_Clock_Div' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/debouncer.v:97]
INFO: [Synth 8-6155] done synthesizing module 'Debounce_Clock_Div' (3#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/debouncer.v:97]
INFO: [Synth 8-6157] synthesizing module 'Flip_Flop' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/debouncer.v:85]
INFO: [Synth 8-6155] done synthesizing module 'Flip_Flop' (4#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/debouncer.v:85]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (5#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/debouncer.v:44]
INFO: [Synth 8-6157] synthesizing module 'cal_incrementer' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/cal_incrementer.v:24]
INFO: [Synth 8-6155] done synthesizing module 'cal_incrementer' (6#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/cal_incrementer.v:24]
INFO: [Synth 8-6157] synthesizing module 'loader_f' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/laoder_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'loader1' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/loaderr.v:22]
INFO: [Synth 8-6155] done synthesizing module 'loader1' (7#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/loaderr.v:22]
INFO: [Synth 8-6157] synthesizing module 'decoder' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/decoder.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/decoder.v:89]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (8#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUT' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LUT.v:23]
INFO: [Synth 8-3876] $readmem data file 'ROM_data.txt' is read successfully [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LUT.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LUT' (9#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LUT.v:23]
INFO: [Synth 8-6157] synthesizing module 'number' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/number.v:1]
INFO: [Synth 8-6155] done synthesizing module 'number' (10#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/number.v:1]
INFO: [Synth 8-6157] synthesizing module 'number1' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/number1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'number1' (11#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/number1.v:23]
INFO: [Synth 8-6157] synthesizing module 'numberh1' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/numberh1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'numberh1' (12#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/numberh1.v:1]
INFO: [Synth 8-6157] synthesizing module 'numberh2' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/numberh2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'numberh2' (13#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/numberh2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'loader_f' (14#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/laoder_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/top.v:25]
INFO: [Synth 8-6157] synthesizing module 'dividerHz' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/divider_1Hz.v:26]
INFO: [Synth 8-6155] done synthesizing module 'dividerHz' (15#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/divider_1Hz.v:26]
INFO: [Synth 8-6157] synthesizing module 'bigboy' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/clockdivider.v:22]
INFO: [Synth 8-6157] synthesizing module 'divider' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/divider.v:22]
INFO: [Synth 8-6155] done synthesizing module 'divider' (16#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/divider.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bigboy' (17#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/clockdivider.v:22]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (18#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'minute_enabler' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/minute_enabler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'minute_enabler' (19#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/minute_enabler.v:23]
INFO: [Synth 8-6157] synthesizing module 'hour_divider' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/hour_divider.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hour_divider' (20#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/hour_divider.v:5]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_1' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_1' (21#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'day_enabler' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/day_enabler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'day_enabler' (22#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/day_enabler.v:23]
INFO: [Synth 8-6157] synthesizing module 'day_reset' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/day_reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'day_reset' (23#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/day_reset.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_2' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/c_counter_binary_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_2' (24#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/c_counter_binary_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'month_enabler' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/month_enabler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'month_enabler' (25#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/month_enabler.v:23]
INFO: [Synth 8-6157] synthesizing module 'month_counter' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/month_counter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'month_counter' (26#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/month_counter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'month_fixer' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/month_fixer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'month_fixer' (27#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/month_fixer.v:23]
INFO: [Synth 8-6157] synthesizing module 'month_decoder' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/month_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'month_decoder' (28#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/month_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUT_cal' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LUT_cal.v:23]
INFO: [Synth 8-3876] $readmem data file 'calendar.txt' is read successfully [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LUT_cal.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LUT_cal' (29#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LUT_cal.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUT_cal2' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LUT_cal2.v:23]
INFO: [Synth 8-3876] $readmem data file 'ROM_data.txt' is read successfully [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LUT_cal2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'LUT_cal2' (30#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LUT_cal2.v:23]
INFO: [Synth 8-6157] synthesizing module 'time_zone' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/time_zone.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time_zone' (31#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/time_zone.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (32#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/top.v:25]
INFO: [Synth 8-6157] synthesizing module 'comparator' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/comparator.v:23]
WARNING: [Synth 8-5788] Register alarm_reg in module comparator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/comparator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (33#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/comparator.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_setflash' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/alarm_setflash.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_setflash' (34#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/alarm_setflash.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/alarm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm' (35#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/alarm.v:23]
INFO: [Synth 8-6157] synthesizing module 'WM_SM' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/WM_SM.v:23]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Signal bound to: 1 - type: integer 
	Parameter RN bound to: 5 - type: integer 
	Parameter Wait bound to: 3 - type: integer 
	Parameter Got_Right bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WM_SM' (36#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/WM_SM.v:23]
INFO: [Synth 8-6157] synthesizing module 'LSFR' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LSFR.v:22]
WARNING: [Synth 8-5788] Register data1_reg in module LSFR is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LSFR.v:49]
INFO: [Synth 8-6155] done synthesizing module 'LSFR' (37#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LSFR.v:22]
INFO: [Synth 8-6157] synthesizing module 'WM_timer' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/WM_timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WM_timer' (38#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/WM_timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'WM_counter1' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/WM_counter1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WM_counter1' (39#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/WM_counter1.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_driver' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/mux_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_driver' (40#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/mux_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'big_mux' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/big_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'big_mux' (41#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/big_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'AudioDriver' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:23]
INFO: [Synth 8-6157] synthesizing module 'AudioTrigger' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:40]
INFO: [Synth 8-6157] synthesizing module 'AudioPosition' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/AudioPosition_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AudioPosition' (42#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/AudioPosition_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'Q' does not match port width (12) of module 'AudioPosition' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:46]
INFO: [Synth 8-6157] synthesizing module 'AudioLine' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/AudioLine_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AudioLine' (43#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/.Xil/Vivado-6860-DESKTOP-M3KG07M/realtime/AudioLine_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'audioLUT' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:103]
INFO: [Synth 8-3876] $readmem data file 'Solofortythirtyk.txt' is read successfully [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:112]
INFO: [Synth 8-6155] done synthesizing module 'audioLUT' (44#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:103]
WARNING: [Synth 8-689] width (17) of port connection 'ROM_addr' does not match port width (16) of module 'audioLUT' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:50]
INFO: [Synth 8-6157] synthesizing module 'Linetobyte' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Linetobyte' (45#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:61]
WARNING: [Synth 8-689] width (13) of port connection 'Position' does not match port width (12) of module 'Linetobyte' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:52]
INFO: [Synth 8-6157] synthesizing module 'pdm' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:150]
	Parameter MAX bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm' (46#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:150]
INFO: [Synth 8-6155] done synthesizing module 'AudioTrigger' (47#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AudioDriver' (48#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topper' (49#1) [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/topper.v:23]
WARNING: [Synth 8-3331] design mux_driver has unconnected port WM_an[7]
WARNING: [Synth 8-3331] design mux_driver has unconnected port WM_an[6]
WARNING: [Synth 8-3331] design mux_driver has unconnected port WM_an[5]
WARNING: [Synth 8-3331] design mux_driver has unconnected port WM_an[4]
WARNING: [Synth 8-3331] design mux_driver has unconnected port WM_an[3]
WARNING: [Synth 8-3331] design mux_driver has unconnected port WM_an[2]
WARNING: [Synth 8-3331] design mux_driver has unconnected port WM_an[1]
WARNING: [Synth 8-3331] design mux_driver has unconnected port WM_an[0]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an5C[7]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an5C[6]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an5C[5]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an5C[4]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an5C[3]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an5C[2]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an5C[1]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an5C[0]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an6C[7]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an6C[6]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an6C[5]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an6C[4]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an6C[3]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an6C[2]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an6C[1]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an6C[0]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an7C[7]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an7C[6]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an7C[5]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an7C[4]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an7C[3]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an7C[2]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an7C[1]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an7C[0]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an8C[7]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an8C[6]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an8C[5]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an8C[4]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an8C[3]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an8C[2]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an8C[1]
WARNING: [Synth 8-3331] design mux_driver has unconnected port an8C[0]
WARNING: [Synth 8-3331] design month_fixer has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 541.469 ; gain = 178.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 541.469 ; gain = 178.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 541.469 ; gain = 178.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'timer/sec'
Finished Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'timer/sec'
Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'timer/minute'
Finished Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'timer/minute'
Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'timer/hour'
Finished Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'timer/hour'
Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2/c_counter_binary_2_in_context.xdc] for cell 'timer/day_count'
Finished Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2/c_counter_binary_2_in_context.xdc] for cell 'timer/day_count'
Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/month_counter/month_counter/month_counter_in_context.xdc] for cell 'timer/month'
Finished Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/month_counter/month_counter/month_counter_in_context.xdc] for cell 'timer/month'
Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/AudioPosition/AudioPosition/AudioPosition_in_context.xdc] for cell 'nolabel_line151/AudioTest/PositionCount'
Finished Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/AudioPosition/AudioPosition/AudioPosition_in_context.xdc] for cell 'nolabel_line151/AudioTest/PositionCount'
Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'deb/divider'
Finished Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'deb/divider'
Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/AudioLine/AudioLine/AudioLine_in_context.xdc] for cell 'nolabel_line151/AudioTest/LineCount'
Finished Parsing XDC File [e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/AudioLine/AudioLine/AudioLine_in_context.xdc] for cell 'nolabel_line151/AudioTest/LineCount'
Parsing XDC File [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 902.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 902.953 ; gain = 540.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 902.953 ; gain = 540.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {e:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property DONT_TOUCH = true for timer/minute. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer/sec. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer/hour. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer/day_count. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer/month. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line151/AudioTest/PositionCount. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deb/divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line151/AudioTest/LineCount. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 902.953 ; gain = 540.070
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "enable2" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'day_reset_reg' into 'month_increment_reg' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/month_fixer.v:31]
WARNING: [Synth 8-6014] Unused sequential element day_reset_reg was removed.  [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/month_fixer.v:31]
INFO: [Synth 8-5545] ROM "led1" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alarm_on" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'WM_SM'
INFO: [Synth 8-5544] ROM "count_stop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timer_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timer_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RNG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alarm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tracker" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "right" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tracker" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Thresh" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an1C" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an2C" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an3C" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an4C" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg1C" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg2C" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg3C" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'counter_reg' in module 'big_mux'
INFO: [Synth 8-4471] merging register 'error_0_reg[7:0]' into 'error_1_reg[7:0]' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:167]
WARNING: [Synth 8-6014] Unused sequential element error_0_reg was removed.  [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/imports/new/AudioTest.v:167]
INFO: [Synth 8-5546] ROM "LineCountEnable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'n_hour_reg' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/decoder.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'PM_reg' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/decoder.v:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                  Signal |                              001 |                              001
                      RN |                              010 |                              101
                    Wait |                              011 |                              011
               Got_Right |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'WM_SM'
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg' [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/LSFR.v:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                             0001
                 iSTATE2 |                              001 |                             0010
                 iSTATE3 |                              010 |                             0011
                 iSTATE4 |                              011 |                             0100
                 iSTATE5 |                              100 |                             0101
                 iSTATE6 |                              101 |                             0110
                 iSTATE0 |                              110 |                             0111
*
                  iSTATE |                              111 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'counter_reg' using encoding 'sequential' in module 'big_mux'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 902.953 ; gain = 540.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |rom__7            |           1|    130944|
|2     |AudioTrigger__GC0 |           1|       936|
|3     |topper__GC0       |           1|     10960|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 68    
	   3 Input      1 Bit       Adders := 34    
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 29    
	   5 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	  39 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pdm__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module pdm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module AudioTrigger 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pm_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Debounce_Clock_Div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Flip_Flop__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Flip_Flop__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Flip_Flop__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Flip_Flop__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Flip_Flop__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Flip_Flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cal_incrementer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module loader1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	  39 Input      1 Bit        Muxes := 1     
Module number__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module number1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module numberh1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module numberh2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module loader1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	  39 Input      1 Bit        Muxes := 1     
Module number__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module number1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module numberh1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module numberh2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module dividerHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module month_fixer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input      1 Bit        Muxes := 1     
Module month_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module number__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module number__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module number__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module number__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module time_zone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	  39 Input      1 Bit        Muxes := 1     
Module number__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module number1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module numberh2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module numberh1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module comparator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module alarm_setflash 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module alarm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module WM_SM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 8     
Module LSFR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WM_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module WM_counter1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module number 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
Module mux_driver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 28    
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module big_mux 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "LineCountEnable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "yeet/counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1/enable2" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bb/outty/clk1" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element MD/offset_reg was removed.  [E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.srcs/sources_1/new/month_decoder.v:28]
INFO: [Synth 8-5545] ROM "alarm_on" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tracker" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "right" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'AudioTesti_2/LEDYAY/din_reg_reg[0]' (FD) to 'AudioTesti_2/AUDIOYAY/din_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'AudioTesti_2/LEDYAY/din_reg_reg[1]' (FD) to 'AudioTesti_2/AUDIOYAY/din_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'AudioTesti_2/LEDYAY/din_reg_reg[2]' (FD) to 'AudioTesti_2/AUDIOYAY/din_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\loader/decode/n_hour_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\timer/decode/n_hour_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alarm/decode/n_hour_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1f_reg[0]' (FDS) to 'i_0/driver/an4f_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1C_reg[0]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4f_reg[0]' (FDS) to 'i_0/driver/an4f_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3f_reg[0]' (FDS) to 'i_0/driver/an4f_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2f_reg[0]' (FDS) to 'i_0/driver/an4f_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4C_reg[0]' (FDS) to 'i_0/driver/an3C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3C_reg[0]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2C_reg[0]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1f_reg[1]' (FDS) to 'i_0/driver/an4f_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1C_reg[1]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4f_reg[1]' (FDS) to 'i_0/driver/an4f_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3f_reg[1]' (FDS) to 'i_0/driver/an4f_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2f_reg[1]' (FDS) to 'i_0/driver/an4f_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4C_reg[1]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3C_reg[1]' (FDS) to 'i_0/driver/an2C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2C_reg[1]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1f_reg[2]' (FDS) to 'i_0/driver/an4f_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1C_reg[2]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4f_reg[2]' (FDS) to 'i_0/driver/an4f_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3f_reg[2]' (FDS) to 'i_0/driver/an4f_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2f_reg[2]' (FDS) to 'i_0/driver/an4f_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4C_reg[2]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3C_reg[2]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2C_reg[2]' (FDS) to 'i_0/driver/an1C_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1f_reg[3]' (FDS) to 'i_0/driver/an4f_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1C_reg[3]' (FDS) to 'i_0/driver/an2f_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4f_reg[3]' (FDS) to 'i_0/driver/an4f_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3f_reg[3]' (FDS) to 'i_0/driver/an4f_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2f_reg[3]' (FDS) to 'i_0/driver/an4f_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4C_reg[3]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3C_reg[3]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2C_reg[3]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1f_reg[4]' (FDS) to 'i_0/driver/an4f_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1C_reg[4]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4f_reg[4]' (FDS) to 'i_0/driver/an4f_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3f_reg[4]' (FDS) to 'i_0/driver/an4f_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2f_reg[4]' (FDS) to 'i_0/driver/an1f_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4C_reg[4]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3C_reg[4]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2C_reg[4]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1C_reg[5]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4f_reg[5]' (FDS) to 'i_0/driver/an3f_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3f_reg[5]' (FDS) to 'i_0/driver/an2f_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2f_reg[5]' (FDS) to 'i_0/driver/an2f_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4C_reg[5]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3C_reg[5]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2C_reg[5]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1f_reg[6]' (FDS) to 'i_0/driver/an2f_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1C_reg[6]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2f_reg[6]' (FDS) to 'i_0/driver/an2f_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4C_reg[6]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3C_reg[6]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an2C_reg[6]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an1C_reg[7]' (FDS) to 'i_0/driver/an4C_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\driver/an2f_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4C_reg[7]' (FDS) to 'i_0/driver/an3C_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3C_reg[7]' (FDS) to 'i_0/driver/an2C_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\driver/an2C_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/driver/an4f_reg[6]' (FDS) to 'i_0/driver/an3f_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/driver/an3f_reg[6]' (FDS) to 'i_0/driver/an4f_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 902.953 ; gain = 540.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|decoder     | n_hour               | 64x6          | LUT            | 
|decoder     | n_hour               | 64x6          | LUT            | 
|decoder     | PM                   | 64x1          | LUT            | 
|LUT         | p_0_out              | 64x8          | LUT            | 
|LUT_cal     | p_0_out              | 512x12        | LUT            | 
|LUT_cal2    | p_0_out              | 64x8          | LUT            | 
|LUT_cal2    | p_0_out              | 64x8          | LUT            | 
|audioLUT    | p_0_out              | 32768x128     | LUT            | 
|top         | MD/offset_reg        | 512x12        | Block RAM      | 
|top         | p_0_out              | 64x8          | LUT            | 
|top         | p_0_out              | 64x8          | LUT            | 
|top         | decode/n_hour        | 64x6          | LUT            | 
|top         | decode/n_hour        | 64x6          | LUT            | 
|top         | decode/PM            | 64x1          | LUT            | 
|top         | p_0_out              | 64x8          | LUT            | 
|top         | p_0_out              | 64x8          | LUT            | 
|topper      | loader/decode/n_hour | 64x6          | LUT            | 
|topper      | loader/decode/n_hour | 64x6          | LUT            | 
|topper      | loader/decode/PM     | 64x1          | LUT            | 
|topper      | p_0_out              | 64x8          | LUT            | 
|topper      | p_0_out              | 64x8          | LUT            | 
|topper      | alarm/decode/n_hour  | 64x6          | LUT            | 
|topper      | alarm/decode/n_hour  | 64x6          | LUT            | 
|topper      | alarm/decode/PM      | 64x1          | LUT            | 
|topper      | p_0_out              | 64x8          | LUT            | 
|topper      | p_0_out              | 64x8          | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/i_5/timer/MD/offset_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |rom__7            |           1|     69460|
|2     |AudioTrigger__GC0 |           1|       479|
|3     |topper__GC0       |           1|      2608|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'deb/divider/audio_clock' to pin 'deb/divider/bbstub_audio_clock/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'deb/divider/clk_out1' to pin 'deb/divider/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 969.191 ; gain = 606.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1044.086 ; gain = 681.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |rom__7            |           1|     65119|
|2     |AudioTrigger__GC0 |           1|       479|
|3     |topper__GC0       |           1|      2515|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance timer/MD/offset_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1132.438 ; gain = 769.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1132.438 ; gain = 769.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1132.438 ; gain = 769.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1132.438 ; gain = 769.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:09 ; elapsed = 00:05:14 . Memory (MB): peak = 1132.438 ; gain = 769.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:11 ; elapsed = 00:05:16 . Memory (MB): peak = 1132.438 ; gain = 769.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:13 ; elapsed = 00:05:18 . Memory (MB): peak = 1132.438 ; gain = 769.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |AudioPosition      |         1|
|3     |AudioLine          |         1|
|4     |c_counter_binary_0 |         2|
|5     |c_counter_binary_1 |         1|
|6     |c_counter_binary_2 |         1|
|7     |month_counter      |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |AudioLine             |     1|
|2     |AudioPosition         |     1|
|3     |c_counter_binary_0    |     1|
|4     |c_counter_binary_0__1 |     1|
|5     |c_counter_binary_1    |     1|
|6     |c_counter_binary_2    |     1|
|7     |clk_wiz_0             |     1|
|8     |month_counter         |     1|
|9     |CARRY4                |    51|
|10    |LUT1                  |     8|
|11    |LUT2                  |    66|
|12    |LUT3                  |    40|
|13    |LUT4                  |    87|
|14    |LUT5                  |   447|
|15    |LUT6                  | 36884|
|16    |MUXF7                 | 18025|
|17    |MUXF8                 |   976|
|18    |RAMB18E1              |     1|
|19    |FDCE                  |   112|
|20    |FDPE                  |     5|
|21    |FDRE                  |   220|
|22    |FDSE                  |    52|
|23    |LD                    |    11|
|24    |IBUF                  |    14|
|25    |OBUF                  |    29|
+------+----------------------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   | 57094|
|2     |  Random           |LSFR               |    19|
|3     |  WM_count         |WM_counter1        |    20|
|4     |  alarm            |loader_f           |    98|
|5     |    load           |loader1_7          |    98|
|6     |  blinky           |alarm_setflash     |    88|
|7     |  cal_buttons      |cal_incrementer    |     7|
|8     |  comp             |comparator         |     3|
|9     |  deb              |Debouncer          |    70|
|10    |    Enable_Cap_One |Flip_Flop          |     2|
|11    |    Enable_Cap_Two |Flip_Flop_2        |     1|
|12    |    Hour_Cap_One   |Flip_Flop_3        |     4|
|13    |    Hour_Cap_Two   |Flip_Flop_4        |     2|
|14    |    Minute_Cap_One |Flip_Flop_5        |     2|
|15    |    Minute_Cap_Two |Flip_Flop_6        |     3|
|16    |    yeet           |Debounce_Clock_Div |    54|
|17    |  driver           |mux_driver         |    91|
|18    |  game             |WM_timer           |    85|
|19    |  loader           |loader_f_0         |    75|
|20    |    load           |loader1            |    75|
|21    |  muxy             |big_mux            |    27|
|22    |  nolabel_line151  |AudioDriver        | 55944|
|23    |    AudioTest      |AudioTrigger       | 55944|
|24    |      AUDIOYAY     |pdm                | 23623|
|25    |      LEDYAY       |pdm_1              |    26|
|26    |      audioData    |audioLUT           | 32264|
|27    |  ringer           |alarm              |    84|
|28    |  state_machine    |WM_SM              |    23|
|29    |  timer            |top                |   417|
|30    |    MD             |month_decoder      |   102|
|31    |    bb             |bigboy             |    84|
|32    |      outty        |divider            |    84|
|33    |    clk1           |dividerHz          |    89|
|34    |    decode         |decoder            |    25|
|35    |    fix_date       |month_fixer        |     8|
|36    |    tz             |time_zone          |    21|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:13 ; elapsed = 00:05:18 . Memory (MB): peak = 1132.438 ; gain = 769.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:04 ; elapsed = 00:05:10 . Memory (MB): peak = 1132.438 ; gain = 408.070
Synthesis Optimization Complete : Time (s): cpu = 00:05:13 ; elapsed = 00:05:18 . Memory (MB): peak = 1132.438 ; gain = 769.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19078 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:00 ; elapsed = 00:06:05 . Memory (MB): peak = 1137.844 ; gain = 786.430
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Onedrive/OneDrive - Carleton University/Assignments-Labs/ELEC 3500/alarm_clock_competition/alarm_clock_competition.runs/synth_1/topper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1137.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file topper_utilization_synth.rpt -pb topper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1137.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 21:19:57 2018...
