#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 19 16:41:13 2019
# Process ID: 6908
# Current directory: C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.runs/synth_1
# Command line: vivado.exe -log DISP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DISP.tcl
# Log file: C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.runs/synth_1/DISP.vds
# Journal file: C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DISP.tcl -notrace
Command: synth_design -top DISP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 375.371 ; gain = 97.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DISP' [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'DISPLAY' [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'DISPCLK' [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/display.v:54]
INFO: [Synth 8-6155] done synthesizing module 'DISPCLK' (1#1) [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/display.v:54]
INFO: [Synth 8-6157] synthesizing module 'DIGIT' [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/display.v:70]
INFO: [Synth 8-6155] done synthesizing module 'DIGIT' (2#1) [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/display.v:70]
INFO: [Synth 8-6155] done synthesizing module 'DISPLAY' (3#1) [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/display.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'SSEG_CA' does not match port width (8) of module 'DISPLAY' [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-689] width (1) of port connection 'SSEG_AN' does not match port width (8) of module 'DISPLAY' [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/top.v:29]
INFO: [Synth 8-6155] done synthesizing module 'DISP' (4#1) [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 430.773 ; gain = 152.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 430.773 ; gain = 152.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 430.773 ; gain = 152.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L24N_T3_RS0_15' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L3N_T0_DQS_EMCCLK_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L6N_T0_D08_VREF_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L13N_T2_MRCC_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L12N_T1_MRCC_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L7N_T1_D10_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L17N_T2_A13_D29_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L5N_T0_D07_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L24N_T3_34' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_25_34' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L15P_T2_DQS_RDWR_B_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L23P_T3_A03_D19_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L24P_T3_35' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L20P_T3_A08_D24_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L19N_T3_A09_D25_VREF_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L21P_T3_DQS_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L18P_T2_A24_15' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L24P_T3_RS1_15' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L17N_T2_A25_15' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L8P_T1_D11_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L7P_T1_D09_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L18N_T2_A11_D27_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L17P_T2_A14_D30_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L18P_T2_A12_D28_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L16N_T2_A15_D31_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L14N_T2_SRCC_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L22P_T3_A05_D21_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L15N_T2_DQS_DOUT_CSO_B_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L16P_T2_CSI_B_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L22N_T3_A04_D20_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L20N_T3_A07_D23_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L21N_T3_DQS_A06_D22_14' is not supported in the xdc constraint file. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'CA[0]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA[1]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA[2]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA[3]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA[4]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA[5]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA[6]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA[7]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/constrs_1/imports/FPGAs and HDL/Nexys4-DDR_Demo2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DISP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DISP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 762.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 762.816 ; gain = 484.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 762.816 ; gain = 484.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 762.816 ; gain = 484.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 762.816 ; gain = 484.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DISPCLK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DIGIT 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module DISPLAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'DIS/D1/SSEG_AN_reg' and it is trimmed from '8' to '1' bits. [C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.srcs/sources_1/new/display.v:80]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DIS/D1/SSEG_CA_reg[0] )
WARNING: [Synth 8-3332] Sequential element (DIS/COUNT_reg[2]) is unused and will be removed from module DISP.
WARNING: [Synth 8-3332] Sequential element (DIS/COUNT_reg[1]) is unused and will be removed from module DISP.
WARNING: [Synth 8-3332] Sequential element (DIS/COUNT_reg[0]) is unused and will be removed from module DISP.
WARNING: [Synth 8-3332] Sequential element (DIS/D1/SSEG_CA_reg[7]) is unused and will be removed from module DISP.
WARNING: [Synth 8-3332] Sequential element (DIS/D1/SSEG_CA_reg[6]) is unused and will be removed from module DISP.
WARNING: [Synth 8-3332] Sequential element (DIS/D1/SSEG_CA_reg[5]) is unused and will be removed from module DISP.
WARNING: [Synth 8-3332] Sequential element (DIS/D1/SSEG_CA_reg[4]) is unused and will be removed from module DISP.
WARNING: [Synth 8-3332] Sequential element (DIS/D1/SSEG_CA_reg[3]) is unused and will be removed from module DISP.
WARNING: [Synth 8-3332] Sequential element (DIS/D1/SSEG_CA_reg[2]) is unused and will be removed from module DISP.
WARNING: [Synth 8-3332] Sequential element (DIS/D1/SSEG_CA_reg[1]) is unused and will be removed from module DISP.
WARNING: [Synth 8-3332] Sequential element (DIS/D1/SSEG_CA_reg[0]) is unused and will be removed from module DISP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 762.816 ; gain = 484.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 767.199 ; gain = 489.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 786.410 ; gain = 508.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 786.410 ; gain = 508.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.410 ; gain = 508.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.410 ; gain = 508.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.410 ; gain = 508.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.410 ; gain = 508.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.410 ; gain = 508.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.410 ; gain = 508.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     2|
|7     |LUT6   |     2|
|8     |FDRE   |    27|
|9     |IBUF   |     1|
|10    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    43|
|2     |  DIS    |DISPLAY |    39|
|3     |    D1   |DIGIT   |     1|
|4     |    DCLK |DISPCLK |    26|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.410 ; gain = 508.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 786.410 ; gain = 176.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 786.410 ; gain = 508.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 62 Warnings, 80 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 787.949 ; gain = 523.121
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Josh/Documents/FPGAs_and_HDL/FPGA-ALU/FPGA-ALU.runs/synth_1/DISP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DISP_utilization_synth.rpt -pb DISP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 787.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 19 16:41:55 2019...
