// Seed: 989162134
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri1 id_4,
    input wire id_5
);
  wire id_7;
  wire id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    output wire id_5,
    output tri0 id_6,
    input wand id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wor id_10,
    input tri0 id_11,
    inout supply0 id_12,
    input tri id_13,
    input tri1 id_14,
    output tri1 id_15,
    inout supply1 id_16,
    output uwire id_17,
    input wor id_18,
    output tri0 id_19,
    output tri0 id_20,
    input tri0 id_21,
    input wand id_22,
    input uwire id_23,
    output wire id_24,
    output tri id_25,
    input wor id_26,
    output tri1 id_27,
    output supply0 id_28
);
  assign id_15 = (1);
  assign id_3  = 1;
  module_0(
      id_19, id_8, id_26, id_16, id_14, id_2
  );
endmodule
