CAPI=1
[main]
name = glip:backend:cypressfx3
description = "GLIP Cypress FX3 (USB 3) backend"
depend =
  glip:common:channel
  optimsoc:fifo:fifo_dualclock_fwft

[fileset src_files]
file_type = systemVerilogSource
usage = synth
files =
  verilog/glip_cypressfx3_toplevel.sv

