--******************************************************************************
--                                                                             *
--                  Copyright (C) 2014 Altera Corporation                      *
--                                                                             *
-- ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX    *
-- are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.      *
--                                                                             *
-- All information provided herein is provided on an "as is" basis,            *
-- without warranty of any kind.                                               *
--                                                                             *
-- Module Name: mult8x8                        File Name: mult8x8.vhd          *
--                                                                             *
-- Module Function: This file contains the top level module for the            *
--                  8x8 multiplier                                             *
--                                                                             *
-- REVISION HISTORY:                                                           *
--******************************************************************************

-- Insert library and use clauses
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

-- Begin entity declaration for top-level "mult8x8"
ENTITY mult8x8 IS
	-- Begin port declartion
	PORT (
		-- Declare control inputs "clk", "start" and "reset_a"
		clk, start, reset_a : IN STD_LOGIC;
		
		-- Declare data inputs "dataa" and "datab"
		dataa, datab : IN UNSIGNED(7 DOWNTO 0);

		-- Declare multiplier output "product8x8_out"
		product8x8_out : OUT UNSIGNED(15 DOWNTO 0);
		
		-- Declare seven segment display outputs
		seg_a, seg_b, seg_c, seg_d, seg_e, seg_f, seg_g, done_flag : OUT STD_LOGIC
	);
-- End entity
END ENTITY mult8x8;

--  Begin architecture 
ARCHITECTURE logic OF mult8x8 IS

	-- Declare all lower level components
	COMPONENT adder
		PORT (  
			dataa, datab : IN UNSIGNED (15 DOWNTO 0);
			sum : OUT UNSIGNED (15 DOWNTO 0)
		);
	END COMPONENT adder;

---##################################################	
-- complete component instantiations
-- the components were created in the prior labs
--- ############### ----
--- YOUR LOGIC HERE ----
--- ############### ----
#####################################################

	
	-- Declare internal signals to use as wires to connect blocks
	-- used these signals to connect up all the components
	-- you should not need anymore signals
	
	SIGNAL aout, bout : UNSIGNED(3 DOWNTO 0);
    SIGNAL product : UNSIGNED(7 DOWNTO 0);
	SIGNAL shift_out, sum, product8x8 : UNSIGNED(15 DOWNTO 0);
	SIGNAL count, shift : UNSIGNED(1 DOWNTO 0);
	SIGNAL state_out : UNSIGNED(2 DOWNTO 0);
	SIGNAL clk_ena, sclr_n, start_n : std_logic;
	SIGNAL sel : UNSIGNED(1 DOWNTO 0);



BEGIN
	-- Start SIGNAL requires inversion before connecting to counter
	start_n <= not(start);

	-- Connect blocks per schematic in the lab manual
	-- this port map is completed
	u1: mux4 PORT MAP (mux_in_a => dataa(3 DOWNTO 0), 
	                   mux_in_b => dataa(7 DOWNTO 4), 
					   mux_sel => sel(1),
					   mux_out => aout);

					   
	u2: mux4 PORT MAP (
--- ##################### ----
--- complete the port map ----
--- your logic here       ----
--- ##################### ----
);

	u3: mult4x4 PORT MAP (
--- ##################### ----
--- complete the port map ----
--- your logic here       ----
--- ##################### ----
)

	u4: shifter PORT MAP (
--- ##################### ----
--- complete the port map ----
--- your logic here       ----
--- ##################### ----
)

	u5: counter PORT MAP (
--- ##################### ----
--- complete the port map ----
--- your logic here       ----
--- ##################### ----
);

	u6: mult_control PORT MAP (
--- ##################### ----
--- complete the port map ----
--- your logic here       ----
--- ##################### ----
);

	u7: reg16 PORT MAP (
--- ##################### ----
--- complete the port map ----
--- your logic here       ----
--- ##################### ----
);

	u8: adder PORT MAP (
--- ##################### ----
--- complete the port map ----
--- your logic here       ----
--- ##################### ----
);

	u9: seven_segment_cntrl PORT MAP (
--- ##################### ----
--- complete the port map ----
--- your logic here       ----
--- ##################### ----
);
							
	product8x8_out <= product8x8;

-- End architecture
END ARCHITECTURE logic;