// Seed: 744204987
module module_0;
  logic [1 'h0 : -1 'b0] id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd70,
    parameter id_7 = 32'd72
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire _id_1;
  assign id_3[id_1] = 1;
  wire id_5;
  assign id_3 = id_1;
  logic id_6;
  ;
  wire _id_7 = id_2;
  assign id_4 = -1;
  wire [-1 : id_7] id_8;
endmodule
