
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.445 ; gain = 4.988 ; free physical = 152797 ; free virtual = 366024
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22" "*.svh"]] 
# }
# synth_design -top b22 \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top b22 -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4276
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 150336 ; free virtual = 363566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'b22' [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1544]
INFO: [Synth 8-3491] module 'b14' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:5' bound to instance 'P1' of component 'b14' [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'b14' [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:15]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:469]
WARNING: [Synth 8-6014] Unused sequential element MAR_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element MBR_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element mf_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element df_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element ff_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element cf_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element tail_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element s_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element m_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'b14' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:15]
INFO: [Synth 8-3491] module 'b14_1' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1025' bound to instance 'P2' of component 'b14_1' [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1588]
INFO: [Synth 8-638] synthesizing module 'b14_1' [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1035]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1489]
WARNING: [Synth 8-6014] Unused sequential element MAR_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1072]
WARNING: [Synth 8-6014] Unused sequential element MBR_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1073]
WARNING: [Synth 8-6014] Unused sequential element mf_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1080]
WARNING: [Synth 8-6014] Unused sequential element df_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1081]
WARNING: [Synth 8-6014] Unused sequential element ff_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1082]
WARNING: [Synth 8-6014] Unused sequential element cf_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1083]
WARNING: [Synth 8-6014] Unused sequential element tail_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1084]
WARNING: [Synth 8-6014] Unused sequential element s_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1078]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1076]
WARNING: [Synth 8-6014] Unused sequential element m_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1077]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1265]
INFO: [Synth 8-256] done synthesizing module 'b14_1' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1035]
INFO: [Synth 8-3491] module 'b14rev' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:515' bound to instance 'P3' of component 'b14rev' [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'b14rev' [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:525]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:979]
WARNING: [Synth 8-6014] Unused sequential element MAR_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:562]
WARNING: [Synth 8-6014] Unused sequential element MBR_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element mf_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:570]
WARNING: [Synth 8-6014] Unused sequential element df_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:571]
WARNING: [Synth 8-6014] Unused sequential element ff_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:572]
WARNING: [Synth 8-6014] Unused sequential element cf_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:573]
WARNING: [Synth 8-6014] Unused sequential element tail_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:574]
WARNING: [Synth 8-6014] Unused sequential element s_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:568]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:566]
WARNING: [Synth 8-6014] Unused sequential element m_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:567]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:755]
INFO: [Synth 8-256] done synthesizing module 'b14rev' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:525]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1596]
INFO: [Synth 8-256] done synthesizing module 'b22' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/b22.vhd:1544]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 148656 ; free virtual = 361884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 148829 ; free virtual = 362060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 149242 ; free virtual = 362473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 149881 ; free virtual = 363124
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 6     
	   3 Input   31 Bit       Adders := 3     
	   4 Input   22 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 6     
	   3 Input   20 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 21    
	               20 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 46    
	   4 Input   32 Bit        Muxes := 25    
	   7 Input   32 Bit        Muxes := 7     
	   6 Input   32 Bit        Muxes := 3     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 6     
	   2 Input   20 Bit        Muxes := 13    
	   4 Input   20 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	  14 Input    3 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 90    
	   4 Input    1 Bit        Muxes := 21    
	  14 Input    1 Bit        Muxes := 12    
	  17 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148227 ; free virtual = 361971
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148240 ; free virtual = 361982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148284 ; free virtual = 362024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148126 ; free virtual = 361854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148125 ; free virtual = 361853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148110 ; free virtual = 361838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148183 ; free virtual = 361911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148175 ; free virtual = 361904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148171 ; free virtual = 361899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   323|
|3     |LUT1   |   417|
|4     |LUT2   |   510|
|5     |LUT3   |   457|
|6     |LUT4   |   387|
|7     |LUT5   |   528|
|8     |LUT6   |   659|
|9     |FDCE   |   613|
|10    |IBUF   |    34|
|11    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3951|
|2     |  P1     |b14    |  1342|
|3     |  P2     |b14_1  |  1257|
|4     |  P3     |b14rev |  1232|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148167 ; free virtual = 361895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148162 ; free virtual = 361888
Synthesis Optimization Complete : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 148161 ; free virtual = 361887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2885.555 ; gain = 0.000 ; free physical = 148300 ; free virtual = 362019
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.555 ; gain = 0.000 ; free physical = 148229 ; free virtual = 361945
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 86423a0c
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:04 . Memory (MB): peak = 2885.555 ; gain = 29.109 ; free physical = 148462 ; free virtual = 362175
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/util_temp_b22_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/timing_temp_b22_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2981.223 ; gain = 95.668 ; free physical = 148150 ; free virtual = 361848
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/power_temp_b22_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_11-05-2022T16-39-09/itc_viv.json/b22/power_temp_b22_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May 11 16:41:47 2022...
real 159.17
user 165.32
sys 10.80
