#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Dec  4 23:12:42 2022
# Process ID: 22900
# Current directory: D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.runs/impl_1
# Command line: vivado.exe -log vga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vga.tcl -notrace
# Log file: D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.runs/impl_1/vga.vdi
# Journal file: D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.runs/impl_1\vivado.jou
# Running On: DESKTOP-K9LHMM3, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 34259 MB
#-----------------------------------------------------------
source vga.tcl -notrace
Command: link_design -top vga -part xc7a35tcpg236-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1293.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.srcs/constrs_1/imports/2110363_HW_SYN_LAB_I/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.srcs/constrs_1/imports/2110363_HW_SYN_LAB_I/Basys-3-Master.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.srcs/constrs_1/imports/2110363_HW_SYN_LAB_I/Basys-3-Master.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.srcs/constrs_1/imports/2110363_HW_SYN_LAB_I/Basys-3-Master.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.srcs/constrs_1/imports/2110363_HW_SYN_LAB_I/Basys-3-Master.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.srcs/constrs_1/imports/2110363_HW_SYN_LAB_I/Basys-3-Master.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.srcs/constrs_1/imports/2110363_HW_SYN_LAB_I/Basys-3-Master.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.srcs/constrs_1/imports/2110363_HW_SYN_LAB_I/Basys-3-Master.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.srcs/constrs_1/imports/2110363_HW_SYN_LAB_I/Basys-3-Master.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.srcs/constrs_1/imports/2110363_HW_SYN_LAB_I/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1293.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.672 . Memory (MB): peak = 1293.867 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 214a4b6a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1451.383 ; gain = 157.516

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14bda9224

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1762.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f5bebcaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1762.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c4ccb1d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1762.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c4ccb1d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1762.965 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c4ccb1d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1762.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c4ccb1d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1762.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1762.965 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14095fff0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1762.965 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14095fff0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1762.965 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14095fff0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1762.965 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.965 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14095fff0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1762.965 ; gain = 469.098
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1762.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.runs/impl_1/vga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_drc_opted.rpt -pb vga_drc_opted.pb -rpx vga_drc_opted.rpx
Command: report_drc -file vga_drc_opted.rpt -pb vga_drc_opted.pb -rpx vga_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.runs/impl_1/vga_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.215 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 91faa66c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1805.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 686bf30d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a163db2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a163db2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1805.215 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: a163db2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15f601f3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15f96ce74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.434 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15f96ce74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.436 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 7 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.215 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: e5b9c286

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1805.215 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 138a9ac27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1805.215 ; gain = 0.000
Phase 2 Global Placement | Checksum: 138a9ac27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e1c8c449

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 113d3c2b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1765b0fd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 190860346

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 178556549

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1109d38eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ebda9986

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f289c8d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18407462f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1805.215 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18407462f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2369f7ddf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.423 | TNS=-106.871 |
Phase 1 Physical Synthesis Initialization | Checksum: 20abfb2b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1805.215 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 28730ef53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1805.215 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2369f7ddf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.750. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 247a03ad0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1805.215 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1805.215 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 247a03ad0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 247a03ad0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 247a03ad0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1805.215 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 247a03ad0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.215 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1805.215 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 192b28b5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1805.215 ; gain = 0.000
Ending Placer Task | Checksum: fa710044

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1805.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1805.215 ; gain = 0.980
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1805.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.runs/impl_1/vga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1805.215 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file vga_utilization_placed.rpt -pb vga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1805.215 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.06s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.215 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.750 | TNS=-96.573 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a6189592

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1805.215 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.750 | TNS=-96.573 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a6189592

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.750 | TNS=-96.573 |
INFO: [Physopt 32-702] Processed net s/number[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_sync_unit/x[1].  Re-placed instance vga_sync_unit/h_count_reg_reg[1]
INFO: [Physopt 32-735] Processed net vga_sync_unit/x[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.737 | TNS=-96.313 |
INFO: [Physopt 32-81] Processed net vga_sync_unit/x[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/x[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.643 | TNS=-94.433 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/x[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__243_carry__6_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net vga_sync_unit/number2__243_carry__6_i_5_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.582 | TNS=-93.945 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__6_i_5_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry__1_i_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__5_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__4_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__3_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__2_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry__1_i_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__14_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__14_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry__0_i_11_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_sync_unit/row2_carry__0_i_11_7[0]. Critical path length was reduced through logic transformation on cell vga_sync_unit/number2__14_carry__0_i_5_comp.
INFO: [Physopt 32-735] Processed net vga_sync_unit/h_count_reg_reg[9]_7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.527 | TNS=-93.505 |
INFO: [Physopt 32-702] Processed net s/number2__94_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net s/number2__94_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.525 | TNS=-93.489 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry__0_i_11_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_sync_unit/row2_carry__0_i_11_7[1]. Critical path length was reduced through logic transformation on cell vga_sync_unit/number2__14_carry__0_i_4_comp.
INFO: [Physopt 32-735] Processed net vga_sync_unit/h_count_reg_reg[9]_7[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.502 | TNS=-93.341 |
INFO: [Physopt 32-81] Processed net vga_sync_unit/h_count_reg_reg[9]_7[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/h_count_reg_reg[9]_7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.498 | TNS=-93.225 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[9]_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_sync_unit/h_count_reg_reg[9]_7[0]. Critical path length was reduced through logic transformation on cell vga_sync_unit/row2_carry__0_i_4_comp_1.
INFO: [Physopt 32-735] Processed net vga_sync_unit/row2_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.490 | TNS=-93.173 |
INFO: [Physopt 32-710] Processed net vga_sync_unit/h_count_reg_reg[9]_7[0]. Critical path length was reduced through logic transformation on cell vga_sync_unit/row2_carry__0_i_4_comp_2.
INFO: [Physopt 32-735] Processed net vga_sync_unit/row3[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.428 | TNS=-92.677 |
INFO: [Physopt 32-81] Processed net vga_sync_unit/h_count_reg_reg[9]_7[1]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/h_count_reg_reg[9]_7[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.425 | TNS=-96.985 |
INFO: [Physopt 32-710] Processed net vga_sync_unit/h_count_reg_reg[9]_7[0]. Critical path length was reduced through logic transformation on cell vga_sync_unit/row2_carry__0_i_4_comp_3.
INFO: [Physopt 32-735] Processed net vga_sync_unit/row3[3]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.400 | TNS=-96.785 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[9]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_sync_unit/row3[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.393 | TNS=-94.905 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/row3[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_sync_unit/row3[3]_repN. Critical path length was reduced through logic transformation on cell vga_sync_unit/row2_carry__0_i_9_comp_4.
INFO: [Physopt 32-735] Processed net vga_sync_unit/row2_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.369 | TNS=-94.701 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[9]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_sync_unit/h_count_reg_reg[9]_10. Critical path length was reduced through logic transformation on cell vga_sync_unit/row2_carry_i_13_comp.
INFO: [Physopt 32-735] Processed net vga_sync_unit/h_count_reg_reg[9]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.346 | TNS=-94.517 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[9]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[8]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net row2_carry_i_37_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net row2_carry_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/x[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__243_carry__6_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__6_i_5_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry__1_i_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__5_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__4_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry__1_i_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__14_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_sync_unit/h_count_reg_reg[9]_7[0].  Re-placed instance vga_sync_unit/row2_carry__0_i_4_comp_3
INFO: [Physopt 32-735] Processed net vga_sync_unit/h_count_reg_reg[9]_7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.247 | TNS=-93.725 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[9]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[8]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net row2_carry_i_37_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net row2_carry_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.247 | TNS=-93.725 |
Phase 3 Critical Path Optimization | Checksum: 1a6189592

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1805.215 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.247 | TNS=-93.725 |
INFO: [Physopt 32-702] Processed net s/number[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_sync_unit/x[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/x[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.242 | TNS=-99.373 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/x[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__243_carry__6_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__6_i_5_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry__1_i_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__5_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__4_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__3_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__2_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry__1_i_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__14_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__14_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[9]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_sync_unit/row2_carry__1_i_4_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/row2_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.238 | TNS=-99.101 |
INFO: [Physopt 32-702] Processed net s/number2__94_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net vga_sync_unit/h_count_reg_reg[9]_7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.222 | TNS=-98.973 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[8]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net row2_carry_i_37_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net row2_carry_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/x[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__243_carry__6_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__6_i_5_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry__1_i_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__5_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/number2__243_carry__4_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry__1_i_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__191_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__138_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__94_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number2__14_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[9]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[8]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net row2_carry_i_37_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net row2_carry_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/row2_carry_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net s/number_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.222 | TNS=-98.973 |
Phase 4 Critical Path Optimization | Checksum: 1a6189592

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1805.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1805.215 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.222 | TNS=-98.973 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.528  |         -2.400  |            8  |              0  |                    18  |           0  |           2  |  00:00:06  |
|  Total          |          0.528  |         -2.400  |            8  |              0  |                    18  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.215 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1bbe0391c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1805.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
284 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1805.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1805.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.runs/impl_1/vga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3a959fb3 ConstDB: 0 ShapeSum: 846ac590 RouteDB: 0
Post Restoration Checksum: NetGraph: 6ad018b7 NumContArr: b102a797 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 11bd2c04e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1886.520 ; gain = 69.426

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11bd2c04e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1892.535 ; gain = 75.441

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11bd2c04e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1892.535 ; gain = 75.441
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 176edfd85

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1898.414 ; gain = 81.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.626 | TNS=-89.026| WHS=-0.107 | THS=-1.544 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 441
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 441
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 176441a4c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1898.414 ; gain = 81.320

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 176441a4c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1898.414 ; gain = 81.320
Phase 3 Initial Routing | Checksum: a5866996

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1898.414 ; gain = 81.320
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=====================+
| Launch Setup Clock | Launch Hold Clock | Pin                 |
+====================+===================+=====================+
| sys_clk_pin        | sys_clk_pin       | s/rgb_reg_reg[11]/D |
+--------------------+-------------------+---------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 252
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.216 | TNS=-110.191| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16c38d4f9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1898.414 ; gain = 81.320

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.979 | TNS=-101.443| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9c478f32

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1898.414 ; gain = 81.320

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.107 | TNS=-100.347| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 29746766d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.414 ; gain = 81.320
Phase 4 Rip-up And Reroute | Checksum: 29746766d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.414 ; gain = 81.320

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 231210da5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.414 ; gain = 81.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.919 | TNS=-100.179| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d648e315

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d648e315

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898
Phase 5 Delay and Skew Optimization | Checksum: 1d648e315

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15ed7e877

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.855 | TNS=-98.623| WHS=0.219  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ed7e877

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898
Phase 6 Post Hold Fix | Checksum: 15ed7e877

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.172925 %
  Global Horizontal Routing Utilization  = 0.19469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1dae9b008

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dae9b008

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13dca7fca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.855 | TNS=-98.623| WHS=0.219  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13dca7fca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.992 ; gain = 81.898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
304 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1898.992 ; gain = 93.777
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1910.781 ; gain = 11.789
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.runs/impl_1/vga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_drc_routed.rpt -pb vga_drc_routed.pb -rpx vga_drc_routed.rpx
Command: report_drc -file vga_drc_routed.rpt -pb vga_drc_routed.pb -rpx vga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.runs/impl_1/vga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_methodology_drc_routed.rpt -pb vga_methodology_drc_routed.pb -rpx vga_methodology_drc_routed.rpx
Command: report_methodology -file vga_methodology_drc_routed.rpt -pb vga_methodology_drc_routed.pb -rpx vga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/OneDrive/University/year_3/semester_1/2110363_HW_SYN_LAB_I/project/Final_Project/HW_SYS_LAB_Project/Term_Project/Term_Project.runs/impl_1/vga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_power_routed.rpt -pb vga_power_summary_routed.pb -rpx vga_power_routed.rpx
Command: report_power -file vga_power_routed.rpt -pb vga_power_summary_routed.pb -rpx vga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
316 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_route_status.rpt -pb vga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vga_bus_skew_routed.rpt -pb vga_bus_skew_routed.pb -rpx vga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force vga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2375.559 ; gain = 435.805
INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 23:13:49 2022...
