{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 16:51:12 2024 " "Info: Processing started: Wed Mar 27 16:51:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ultrasonic-modem-300k -c ultrasonic-modem-300k " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ultrasonic-modem-300k -c ultrasonic-modem-300k" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 3 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "temp_mul " "Info: Detected ripple clock \"temp_mul\" as buffer" {  } { { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp_mul" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk100~0 " "Info: Detected gated clock \"clk100~0\" as buffer" {  } { { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 19 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fsk_demodulator:dem\|periods_measured\[2\] register fsk_demodulator:dem\|periods_measured\[6\] 83.6 MHz 11.962 ns Internal " "Info: Clock \"clk\" has Internal fmax of 83.6 MHz between source register \"fsk_demodulator:dem\|periods_measured\[2\]\" and destination register \"fsk_demodulator:dem\|periods_measured\[6\]\" (period= 11.962 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.253 ns + Longest register register " "Info: + Longest register to register delay is 11.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsk_demodulator:dem\|periods_measured\[2\] 1 REG LC_X2_Y2_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N0; Fanout = 4; REG Node = 'fsk_demodulator:dem\|periods_measured\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.200 ns) 2.066 ns fsk_demodulator:dem\|periods_measured\[7\]~37 2 COMB LC_X3_Y1_N0 1 " "Info: 2: + IC(1.866 ns) + CELL(0.200 ns) = 2.066 ns; Loc. = LC_X3_Y1_N0; Fanout = 1; COMB Node = 'fsk_demodulator:dem\|periods_measured\[7\]~37'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.066 ns" { fsk_demodulator:dem|periods_measured[2] fsk_demodulator:dem|periods_measured[7]~37 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.511 ns) 4.462 ns fsk_demodulator:dem\|periods_measured\[7\]~38 3 COMB LC_X5_Y2_N8 15 " "Info: 3: + IC(1.885 ns) + CELL(0.511 ns) = 4.462 ns; Loc. = LC_X5_Y2_N8; Fanout = 15; COMB Node = 'fsk_demodulator:dem\|periods_measured\[7\]~38'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { fsk_demodulator:dem|periods_measured[7]~37 fsk_demodulator:dem|periods_measured[7]~38 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.427 ns) + CELL(0.747 ns) 7.636 ns fsk_demodulator:dem\|Add1~17 4 COMB LC_X2_Y1_N0 2 " "Info: 4: + IC(2.427 ns) + CELL(0.747 ns) = 7.636 ns; Loc. = LC_X2_Y1_N0; Fanout = 2; COMB Node = 'fsk_demodulator:dem\|Add1~17'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { fsk_demodulator:dem|periods_measured[7]~38 fsk_demodulator:dem|Add1~17 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.759 ns fsk_demodulator:dem\|Add1~11 5 COMB LC_X2_Y1_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 7.759 ns; Loc. = LC_X2_Y1_N1; Fanout = 2; COMB Node = 'fsk_demodulator:dem\|Add1~11'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { fsk_demodulator:dem|Add1~17 fsk_demodulator:dem|Add1~11 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.882 ns fsk_demodulator:dem\|Add1~9 6 COMB LC_X2_Y1_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 7.882 ns; Loc. = LC_X2_Y1_N2; Fanout = 2; COMB Node = 'fsk_demodulator:dem\|Add1~9'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { fsk_demodulator:dem|Add1~11 fsk_demodulator:dem|Add1~9 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.005 ns fsk_demodulator:dem\|Add1~7 7 COMB LC_X2_Y1_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 8.005 ns; Loc. = LC_X2_Y1_N3; Fanout = 2; COMB Node = 'fsk_demodulator:dem\|Add1~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { fsk_demodulator:dem|Add1~9 fsk_demodulator:dem|Add1~7 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 8.266 ns fsk_demodulator:dem\|Add1~5 8 COMB LC_X2_Y1_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.261 ns) = 8.266 ns; Loc. = LC_X2_Y1_N4; Fanout = 4; COMB Node = 'fsk_demodulator:dem\|Add1~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { fsk_demodulator:dem|Add1~7 fsk_demodulator:dem|Add1~5 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 9.241 ns fsk_demodulator:dem\|Add1~12 9 COMB LC_X2_Y1_N6 1 " "Info: 9: + IC(0.000 ns) + CELL(0.975 ns) = 9.241 ns; Loc. = LC_X2_Y1_N6; Fanout = 1; COMB Node = 'fsk_demodulator:dem\|Add1~12'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { fsk_demodulator:dem|Add1~5 fsk_demodulator:dem|Add1~12 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.804 ns) 11.253 ns fsk_demodulator:dem\|periods_measured\[6\] 10 REG LC_X3_Y1_N9 4 " "Info: 10: + IC(1.208 ns) + CELL(0.804 ns) = 11.253 ns; Loc. = LC_X3_Y1_N9; Fanout = 4; REG Node = 'fsk_demodulator:dem\|periods_measured\[6\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { fsk_demodulator:dem|Add1~12 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.867 ns ( 34.36 % ) " "Info: Total cell delay = 3.867 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.386 ns ( 65.64 % ) " "Info: Total interconnect delay = 7.386 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.253 ns" { fsk_demodulator:dem|periods_measured[2] fsk_demodulator:dem|periods_measured[7]~37 fsk_demodulator:dem|periods_measured[7]~38 fsk_demodulator:dem|Add1~17 fsk_demodulator:dem|Add1~11 fsk_demodulator:dem|Add1~9 fsk_demodulator:dem|Add1~7 fsk_demodulator:dem|Add1~5 fsk_demodulator:dem|Add1~12 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.253 ns" { fsk_demodulator:dem|periods_measured[2] {} fsk_demodulator:dem|periods_measured[7]~37 {} fsk_demodulator:dem|periods_measured[7]~38 {} fsk_demodulator:dem|Add1~17 {} fsk_demodulator:dem|Add1~11 {} fsk_demodulator:dem|Add1~9 {} fsk_demodulator:dem|Add1~7 {} fsk_demodulator:dem|Add1~5 {} fsk_demodulator:dem|Add1~12 {} fsk_demodulator:dem|periods_measured[6] {} } { 0.000ns 1.866ns 1.885ns 2.427ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.208ns } { 0.000ns 0.200ns 0.511ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.064 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.200 ns) 2.568 ns clk100~0 2 COMB LC_X2_Y3_N4 51 " "Info: 2: + IC(1.205 ns) + CELL(0.200 ns) = 2.568 ns; Loc. = LC_X2_Y3_N4; Fanout = 51; COMB Node = 'clk100~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { clk clk100~0 } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 6.064 ns fsk_demodulator:dem\|periods_measured\[6\] 3 REG LC_X3_Y1_N9 4 " "Info: 3: + IC(2.578 ns) + CELL(0.918 ns) = 6.064 ns; Loc. = LC_X3_Y1_N9; Fanout = 4; REG Node = 'fsk_demodulator:dem\|periods_measured\[6\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { clk100~0 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 37.62 % ) " "Info: Total cell delay = 2.281 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.783 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.783 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_demodulator:dem|periods_measured[6] {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.064 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.200 ns) 2.568 ns clk100~0 2 COMB LC_X2_Y3_N4 51 " "Info: 2: + IC(1.205 ns) + CELL(0.200 ns) = 2.568 ns; Loc. = LC_X2_Y3_N4; Fanout = 51; COMB Node = 'clk100~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { clk clk100~0 } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 6.064 ns fsk_demodulator:dem\|periods_measured\[2\] 3 REG LC_X2_Y2_N0 4 " "Info: 3: + IC(2.578 ns) + CELL(0.918 ns) = 6.064 ns; Loc. = LC_X2_Y2_N0; Fanout = 4; REG Node = 'fsk_demodulator:dem\|periods_measured\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { clk100~0 fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 37.62 % ) " "Info: Total cell delay = 2.281 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.783 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.783 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_demodulator:dem|periods_measured[2] {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_demodulator:dem|periods_measured[6] {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_demodulator:dem|periods_measured[2] {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.253 ns" { fsk_demodulator:dem|periods_measured[2] fsk_demodulator:dem|periods_measured[7]~37 fsk_demodulator:dem|periods_measured[7]~38 fsk_demodulator:dem|Add1~17 fsk_demodulator:dem|Add1~11 fsk_demodulator:dem|Add1~9 fsk_demodulator:dem|Add1~7 fsk_demodulator:dem|Add1~5 fsk_demodulator:dem|Add1~12 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.253 ns" { fsk_demodulator:dem|periods_measured[2] {} fsk_demodulator:dem|periods_measured[7]~37 {} fsk_demodulator:dem|periods_measured[7]~38 {} fsk_demodulator:dem|Add1~17 {} fsk_demodulator:dem|Add1~11 {} fsk_demodulator:dem|Add1~9 {} fsk_demodulator:dem|Add1~7 {} fsk_demodulator:dem|Add1~5 {} fsk_demodulator:dem|Add1~12 {} fsk_demodulator:dem|periods_measured[6] {} } { 0.000ns 1.866ns 1.885ns 2.427ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.208ns } { 0.000ns 0.200ns 0.511ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.804ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_demodulator:dem|periods_measured[6] {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_demodulator:dem|periods_measured[2] {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fsk_demodulator:dem\|periods_measured\[6\] fsk_in clk 4.479 ns register " "Info: tsu for register \"fsk_demodulator:dem\|periods_measured\[6\]\" (data pin = \"fsk_in\", clock pin = \"clk\") is 4.479 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.210 ns + Longest pin register " "Info: + Longest pin to register delay is 10.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns fsk_in 1 PIN PIN_73 13 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_73; Fanout = 13; PIN Node = 'fsk_in'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsk_in } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.656 ns) + CELL(0.200 ns) 4.523 ns fsk_demodulator:dem\|always0~0 2 COMB LC_X3_Y1_N2 1 " "Info: 2: + IC(2.656 ns) + CELL(0.200 ns) = 4.523 ns; Loc. = LC_X3_Y1_N2; Fanout = 1; COMB Node = 'fsk_demodulator:dem\|always0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { fsk_in fsk_demodulator:dem|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.200 ns) 6.540 ns fsk_demodulator:dem\|period_sum\[15\]~97 3 COMB LC_X4_Y2_N1 23 " "Info: 3: + IC(1.817 ns) + CELL(0.200 ns) = 6.540 ns; Loc. = LC_X4_Y2_N1; Fanout = 23; COMB Node = 'fsk_demodulator:dem\|period_sum\[15\]~97'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { fsk_demodulator:dem|always0~0 fsk_demodulator:dem|period_sum[15]~97 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.427 ns) + CELL(1.243 ns) 10.210 ns fsk_demodulator:dem\|periods_measured\[6\] 4 REG LC_X3_Y1_N9 4 " "Info: 4: + IC(2.427 ns) + CELL(1.243 ns) = 10.210 ns; Loc. = LC_X3_Y1_N9; Fanout = 4; REG Node = 'fsk_demodulator:dem\|periods_measured\[6\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.670 ns" { fsk_demodulator:dem|period_sum[15]~97 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.310 ns ( 32.42 % ) " "Info: Total cell delay = 3.310 ns ( 32.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 67.58 % ) " "Info: Total interconnect delay = 6.900 ns ( 67.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.210 ns" { fsk_in fsk_demodulator:dem|always0~0 fsk_demodulator:dem|period_sum[15]~97 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.210 ns" { fsk_in {} fsk_in~combout {} fsk_demodulator:dem|always0~0 {} fsk_demodulator:dem|period_sum[15]~97 {} fsk_demodulator:dem|periods_measured[6] {} } { 0.000ns 0.000ns 2.656ns 1.817ns 2.427ns } { 0.000ns 1.667ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.064 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.200 ns) 2.568 ns clk100~0 2 COMB LC_X2_Y3_N4 51 " "Info: 2: + IC(1.205 ns) + CELL(0.200 ns) = 2.568 ns; Loc. = LC_X2_Y3_N4; Fanout = 51; COMB Node = 'clk100~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { clk clk100~0 } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 6.064 ns fsk_demodulator:dem\|periods_measured\[6\] 3 REG LC_X3_Y1_N9 4 " "Info: 3: + IC(2.578 ns) + CELL(0.918 ns) = 6.064 ns; Loc. = LC_X3_Y1_N9; Fanout = 4; REG Node = 'fsk_demodulator:dem\|periods_measured\[6\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { clk100~0 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 37.62 % ) " "Info: Total cell delay = 2.281 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.783 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.783 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_demodulator:dem|periods_measured[6] {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.210 ns" { fsk_in fsk_demodulator:dem|always0~0 fsk_demodulator:dem|period_sum[15]~97 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.210 ns" { fsk_in {} fsk_in~combout {} fsk_demodulator:dem|always0~0 {} fsk_demodulator:dem|period_sum[15]~97 {} fsk_demodulator:dem|periods_measured[6] {} } { 0.000ns 0.000ns 2.656ns 1.817ns 2.427ns } { 0.000ns 1.667ns 0.200ns 0.200ns 1.243ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_demodulator:dem|periods_measured[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_demodulator:dem|periods_measured[6] {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk fsk_out fsk_out~reg0 11.249 ns register " "Info: tco from clock \"clk\" to destination pin \"fsk_out\" through register \"fsk_out~reg0\" is 11.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.064 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.200 ns) 2.568 ns clk100~0 2 COMB LC_X2_Y3_N4 51 " "Info: 2: + IC(1.205 ns) + CELL(0.200 ns) = 2.568 ns; Loc. = LC_X2_Y3_N4; Fanout = 51; COMB Node = 'clk100~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { clk clk100~0 } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 6.064 ns fsk_out~reg0 3 REG LC_X7_Y2_N7 2 " "Info: 3: + IC(2.578 ns) + CELL(0.918 ns) = 6.064 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'fsk_out~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { clk100~0 fsk_out~reg0 } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 37.62 % ) " "Info: Total cell delay = 2.281 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.783 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.783 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_out~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_out~reg0 {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 46 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.809 ns + Longest register pin " "Info: + Longest register to pin delay is 4.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsk_out~reg0 1 REG LC_X7_Y2_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'fsk_out~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsk_out~reg0 } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(2.322 ns) 4.809 ns fsk_out 2 PIN PIN_16 0 " "Info: 2: + IC(2.487 ns) + CELL(2.322 ns) = 4.809 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'fsk_out'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.809 ns" { fsk_out~reg0 fsk_out } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 48.28 % ) " "Info: Total cell delay = 2.322 ns ( 48.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.487 ns ( 51.72 % ) " "Info: Total interconnect delay = 2.487 ns ( 51.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.809 ns" { fsk_out~reg0 fsk_out } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.809 ns" { fsk_out~reg0 {} fsk_out {} } { 0.000ns 2.487ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_out~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_out~reg0 {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.809 ns" { fsk_out~reg0 fsk_out } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.809 ns" { fsk_out~reg0 {} fsk_out {} } { 0.000ns 2.487ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fsk_demodulator:dem\|periods_measured\[2\] fsk_in clk 0.601 ns register " "Info: th for register \"fsk_demodulator:dem\|periods_measured\[2\]\" (data pin = \"fsk_in\", clock pin = \"clk\") is 0.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.064 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.200 ns) 2.568 ns clk100~0 2 COMB LC_X2_Y3_N4 51 " "Info: 2: + IC(1.205 ns) + CELL(0.200 ns) = 2.568 ns; Loc. = LC_X2_Y3_N4; Fanout = 51; COMB Node = 'clk100~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { clk clk100~0 } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 6.064 ns fsk_demodulator:dem\|periods_measured\[2\] 3 REG LC_X2_Y2_N0 4 " "Info: 3: + IC(2.578 ns) + CELL(0.918 ns) = 6.064 ns; Loc. = LC_X2_Y2_N0; Fanout = 4; REG Node = 'fsk_demodulator:dem\|periods_measured\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { clk100~0 fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 37.62 % ) " "Info: Total cell delay = 2.281 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.783 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.783 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_demodulator:dem|periods_measured[2] {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.684 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns fsk_in 1 PIN PIN_73 13 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_73; Fanout = 13; PIN Node = 'fsk_in'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsk_in } "NODE_NAME" } } { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.213 ns) + CELL(0.804 ns) 5.684 ns fsk_demodulator:dem\|periods_measured\[2\] 2 REG LC_X2_Y2_N0 4 " "Info: 2: + IC(3.213 ns) + CELL(0.804 ns) = 5.684 ns; Loc. = LC_X2_Y2_N0; Fanout = 4; REG Node = 'fsk_demodulator:dem\|periods_measured\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { fsk_in fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.471 ns ( 43.47 % ) " "Info: Total cell delay = 2.471 ns ( 43.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.213 ns ( 56.53 % ) " "Info: Total interconnect delay = 3.213 ns ( 56.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { fsk_in fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { fsk_in {} fsk_in~combout {} fsk_demodulator:dem|periods_measured[2] {} } { 0.000ns 0.000ns 3.213ns } { 0.000ns 1.667ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { clk clk100~0 fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { clk {} clk~combout {} clk100~0 {} fsk_demodulator:dem|periods_measured[2] {} } { 0.000ns 0.000ns 1.205ns 2.578ns } { 0.000ns 1.163ns 0.200ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { fsk_in fsk_demodulator:dem|periods_measured[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { fsk_in {} fsk_in~combout {} fsk_demodulator:dem|periods_measured[2] {} } { 0.000ns 0.000ns 3.213ns } { 0.000ns 1.667ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 16:51:12 2024 " "Info: Processing ended: Wed Mar 27 16:51:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
