/**********************************************************************************************************************
 * \file .c
 * \copyright Copyright (C) Infineon Technologies AG 2019
 *
 * Use of this file is subject to the terms of use agreed between (i) you or the company in which ordinary course of
 * business you are acting and (ii) Infineon Technologies AG or its licensees. If and as long as no such terms of use
 * are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and
 * accompanying documentation covered by this license (the "Software") to use, reproduce, display, distribute, execute,
 * and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including the above license grant, this restriction
 * and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are solely in the form of
 * machine-executable object code generated by a source language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE
 * COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN
 * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *********************************************************************************************************************/

/*********************************************************************************************************************/
/*-----------------------------------------------------Includes------------------------------------------------------*/
/*********************************************************************************************************************/
#include "GTM.h"
#include "Ifx_Types.h"
#include "IfxGtm_reg.h"
#include "IfxGtm_PinMap.h"

/*********************************************************************************************************************/
/*------------------------------------------------------Macros-------------------------------------------------------*/
/*********************************************************************************************************************/

#define PERIOD 5010         /* PWM period value in 100MHz ticks (10ns)  */
#define DUTY   2406         /* PWM duty cycle value in ticks 100MHz (10ns) */

#define ISR_TIM0_4_SRPN 3   /* Priority for TIM0_4 service request */
#define ISR_TIM0_0_SRPN 2   /* Priority for TIM0_0 service request */

/*********************************************************************************************************************/
/*-------------------------------------------------Global variables--------------------------------------------------*/
/*********************************************************************************************************************/
volatile static uint32 g_timestamp_edsadc_event = 0;    /* Variable to store TBU content at the EDSADC event */
volatile static uint32 g_timestamp_pwm_edge = 0;        /* Variable to store TBU content at the rising edge of PWM */

/*********************************************************************************************************************/
/*-----------------------------------------------Function Prototypes-------------------------------------------------*/
/*********************************************************************************************************************/

/*********************************************************************************************************************/
/*--------------------------------------------Function Implementations-----------------------------------------------*/
/*********************************************************************************************************************/
/* This function implements Interrupt Service Routine of TIM0_4 for Rising Edge event of the PWM signal:
 * - Read TBU content
 * - Store Timestamp in the g_timestamp_pwm_edge variable
 * This event is displayed on P00_3
*/
IFX_INTERRUPT(interruptHandlerTitm0_4, 0, ISR_TIM0_4_SRPN)
{
    /* Read 24-bit Time Base Unit Counter value */
    g_timestamp_pwm_edge = MODULE_GTM.TIM[0].CH4.GPR0.B.GPR0;

    /* Mode Control bit */
    MODULE_GTM.ATOM[0].CH2.CTRL.B.ACB ^= 1;
}

/* This function implements Interrupt Service Routine of TIM0_0 for EDSADC integration completion event:
 * - Read TBU content
 * - Store Timestamp in the g_timestamp_edsadc_event variable
 * This event is displayed on P00_1
*/
IFX_INTERRUPT(interruptHandlerTim0_0, 0, ISR_TIM0_0_SRPN)
{
    /* Read 24-bit Time Base Unit Counter value */
    g_timestamp_edsadc_event = MODULE_GTM.TIM[0].CH0.GPR0.B.GPR0;

    /* Mode Control bit */
    MODULE_GTM.ATOM[0].CH1.CTRL.B.ACB ^= 1;

}

/* This function uses iLLD to configure ATOM output mux (TOUTSEL) and ports:
 * - Configure P00.5  to be driven by ATOM0_4
 * - Configure P00.3  to be driven by ATOM0_2
 * - Configure P00.1  to be driven by ATOM0_1
 */
static void map_ATOM0_to_pins(void)
{
    /* ATOM0_CH4 --> P00_5 */
    IfxGtm_PinMap_setAtomTout(&IfxGtm_ATOM0_4_TOUT14_P00_5_OUT,
                                IfxPort_OutputMode_pushPull, IfxPort_PadDriver_cmosAutomotiveSpeed1);
    /* ATOM0_CH2 --> P00_3 */
    IfxGtm_PinMap_setAtomTout(&IfxGtm_ATOM0_2_TOUT12_P00_3_OUT,
                                IfxPort_OutputMode_pushPull, IfxPort_PadDriver_cmosAutomotiveSpeed1);
    /* ATOM0_CH1 --> P00_1 */
    IfxGtm_PinMap_setAtomTout(&IfxGtm_ATOM0_1_TOUT10_P00_1_OUT,
                                IfxPort_OutputMode_pushPull, IfxPort_PadDriver_cmosAutomotiveSpeed1);
}

/* This function initializes the GTM:
 * - Enable clock for GTM module
 * - Disable cluster protections
 * - Set GTM-CLS0 clock without divider (100MHz)
 * - Enable CMU_CLK0
 * - Enable PWM on ATOM0_4, with the clock source CMU_CLK0
 * - Configure the PWM duty cycle and period
 * - Route trigger signal from EDSADC to ATOM0_4
 * - Configure TIM0 Channel 4 for PWM edge detection
 * - Configure TIM0 Channel 0 for EDSADC event detection
 * - Configure ATOM0 outputs are mapped to pins
 * */
void enable_GTM_trigger(void)
{
    IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
    MODULE_GTM.CLC.B.DISR = 0x0;                            /* Enable clock for GTM module */
    IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());

    GTM_CTRL.B.RF_PROT = 0x0;                               /* SW RST, FORCEINT and SW RAM enabled */
    GTM_CCM0_PROT.B.CLS_PROT = 0x0;                         /* Disable write protection for GTM */
    GTM_OCS.U = 0x12000000;                                 /* Write protection for SUS disabled */

    GTM_CLS_CLK_CFG.B.CLS0_CLK_DIV = 0x2;                   /* 100MHz, cluster 0 is enabled without clock divider --> CLS0 = 100MHz */
    GTM_CMU_CLK_EN.U = 0x2;                                 /* Enable CMU_CLK0 */
    MODULE_GTM.TBU.CHEN.B.ENDIS_CH0 = 0x2;

    /* Enable PWM on Atom_0 channel_4, with the clock source CMU_CLK0, set Period/Duty */
    MODULE_GTM.ATOM[0].CH4.CTRL.B.MODE = 0x2;               /* SOMP mode */
    MODULE_GTM.ATOM[0].CH4.CTRL.B.CLK_SRC_SR = 0x0;         /* Use CMU_CLK0 as clock for ATOM0_CH0_CN0 */
    MODULE_GTM.ATOM[0].CH4.SR0.U = PERIOD;                  /* Select PWM period */
    MODULE_GTM.ATOM[0].CH4.SR1.U = DUTY;                    /* Select PWM duty cycle */

    /* Force an update from shadow registers, enables channel and outputs of PWM */
    MODULE_GTM.ATOM[0].AGC.FUPD_CTRL.U = 0x0000AAAA;        /* Enable force update mechanism */
    MODULE_GTM.ATOM[0].AGC.GLB_CTRL.B.HOST_TRIG = 0x1;      /* Send SW trigger to update CMx and SRCx */
    MODULE_GTM.ATOM[0].AGC.OUTEN_STAT.U = 0xAAAA;           /* Enable outputs of ATOM */
    MODULE_GTM.ATOM[0].AGC.ENDIS_STAT.U = 0xAAAA;           /* Enable channels of ATOM */

    /* Routing internally the trigger signal from EDSADC to ATOM */
    MODULE_GTM.DSADC[0].OUTSEL0.B.SEL0 = 0x4;               /* DSADC_TRIG0[0] --> ATOM0_4 */

    /* Configure TIM0 Channel 4 for PWM edge detection */
    /* TIM0_CH4 --> ATOM0_4 edge */
    MODULE_GTM.CCM[0].TIM_AUX_IN_SRC.B.SRC_CH4 = 0x1;       /* ATOM0_4 --> TIM0_AUX_IN4 */
    MODULE_GTM.TIM[0].IN_SRC.B.VAL_4 = 0x2;
    MODULE_GTM.TIM[0].CH4.CTRL.B.TIM_MODE = 0x2;            /* TIEM --> input event mode */
    MODULE_GTM.TIM[0].CH4.CTRL.B.DSL = 0x1;                 /* Measurement starts with rising edge */

    /* Enabling ISR from TIM */
    MODULE_GTM.TIM[0].CH4.IRQ.MODE.B.IRQ_MODE = 0x2;        /* Pulse notify mode */
    MODULE_GTM.TIM[0].CH4.IRQ.EN.B.NEWVAL_IRQ_EN = 0x1;     /* Enable new value ISR */

    /* Enabling enabling IRQ for CPU0 */
    MODULE_SRC.GTM_TIM[0][4].B.TOS = 0x0;                   /* CPU0 */
    MODULE_SRC.GTM_TIM[0][4].B.SRPN = ISR_TIM0_4_SRPN;      /* ISR priority */
    MODULE_SRC.GTM_TIM[0][4].B.SRE = 0x1;                   /* Enable SRN */

    /* Enabling TIM0_4 */
    MODULE_GTM.TIM[0].CH4.CTRL.B.TIM_EN = 0x1;              /* Enable TIM 0 Channel 4 */

    /* Route TIM0_0 to EDSADC */
    MODULE_GTM.DSADCINSEL[0].B.INSEL0 = 0x0;                /* IMUX0_0 -> DSADC_SR0 */
    MODULE_GTM.TIMINSEL[0].B.CH0SEL = 0xE;                  /* IMUX0_0, DSADC input IMUX0_OUT0 */

    /* Configure TIM0 Channel 0 for EDSADC event detection */
    /* Setup TIM0_0 to capture timestamp of the ESADC event */
    MODULE_GTM.TIM[0].CH0.CTRL.B.TIM_MODE = 0x2;            /* TIEM --> input event mode */
    MODULE_GTM.TIM[0].CH0.CTRL.B.DSL = 0x1;                 /* Measurement starts with rising edge */

    /* Enabling IRQ pulse from TIM0_0 */
    MODULE_GTM.TIM[0].CH0.IRQ.MODE.B.IRQ_MODE = 0x2;        /* Pulse notify mode */
    MODULE_GTM.TIM[0].CH0.IRQ.EN.B.NEWVAL_IRQ_EN = 0x1;     /* Enable new value ISR */

    /* Enabling IRQ for CPU0 */
    MODULE_SRC.GTM_TIM[0][0].B.TOS = 0x0;                   /* CPU 0 */
    MODULE_SRC.GTM_TIM[0][0].B.SRPN = ISR_TIM0_0_SRPN;      /* ISR priority */
    MODULE_SRC.GTM_TIM[0][0].B.SRE = 0x1;                   /* Enable SRN */

    /* Enabling TIM0_0*/
    MODULE_GTM.TIM[0].CH0.CTRL.B.TIM_EN = 0x1;              /* Enable TIM 0 Channel 0 */

    /* Enabling GPIOs mapping for debug purposes */
    map_ATOM0_to_pins();

    /* Clear timestamp variables */
    g_timestamp_edsadc_event = 0;
    g_timestamp_pwm_edge = 0;

}
