--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.268ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X79Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.682ns (Levels of Logic = 0)
  Clock Path Skew:      0.684ns (-0.223 - -0.907)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.DMUX    Tshcko                0.259   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X79Y64.DX      net (fanout=19)       0.353   RX_SELECT
    SLICE_X79Y64.CLK     Tdick                 0.070   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.682ns (0.329ns logic, 0.353ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10 (SLICE_X53Y22.B4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.060ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.677 - 0.750)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5
    SLICE_X56Y21.C4      net (fanout=6)        4.035   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<5>
    SLICE_X56Y21.C       Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1
    SLICE_X53Y22.B4      net (fanout=10)       1.107   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd02b<2>
    SLICE_X53Y22.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<11>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
    -------------------------------------------------  ---------------------------
    Total                                      6.060ns (0.918ns logic, 5.142ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.915ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.BQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<27>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26
    SLICE_X56Y21.C3      net (fanout=6)        0.890   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<26>
    SLICE_X56Y21.C       Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1
    SLICE_X53Y22.B4      net (fanout=10)       1.107   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd02b<2>
    SLICE_X53Y22.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<11>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.918ns logic, 1.997ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14 (SLICE_X57Y22.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 2)
  Clock Path Skew:      -0.083ns (0.667 - 0.750)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5
    SLICE_X57Y22.B5      net (fanout=6)        3.675   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<5>
    SLICE_X57Y22.B       Tilo                  0.259   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<16>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766_SW0
    SLICE_X57Y22.A2      net (fanout=1)        1.311   SiTCP/SiTCP/N229
    SLICE_X57Y22.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<16>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (0.972ns logic, 4.986ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.667 - 0.755)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.AQ      Tcko                  0.408   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1
    SLICE_X57Y22.B3      net (fanout=4)        3.467   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<1>
    SLICE_X57Y22.B       Tilo                  0.259   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<16>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766_SW0
    SLICE_X57Y22.A2      net (fanout=1)        1.311   SiTCP/SiTCP/N229
    SLICE_X57Y22.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<16>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (0.989ns logic, 4.778ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.258 - 0.285)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.BQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<27>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26
    SLICE_X57Y22.B4      net (fanout=6)        1.068   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<26>
    SLICE_X57Y22.B       Tilo                  0.259   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<16>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766_SW0
    SLICE_X57Y22.A2      net (fanout=1)        1.311   SiTCP/SiTCP/N229
    SLICE_X57Y22.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<16>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.972ns logic, 2.379ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (SLICE_X59Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.408 - 0.400)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y47.CQ      Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X59Y48.SR      net (fanout=5)        0.129   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X59Y48.CLK     Tcksr       (-Th)     0.131   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (0.103ns logic, 0.129ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (SLICE_X59Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.408 - 0.400)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y47.CQ      Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X59Y48.SR      net (fanout=5)        0.129   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X59Y48.CLK     Tcksr       (-Th)     0.128   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.106ns logic, 0.129ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (SLICE_X59Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.408 - 0.400)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y47.CQ      Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X59Y48.SR      net (fanout=5)        0.129   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X59Y48.CLK     Tcksr       (-Th)     0.127   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.107ns logic, 0.129ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X5Y38.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 127638 paths analyzed, 17037 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.854ns.
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[1].drs_read_i/dummy_srclk (SLICE_X31Y134.A3), 425 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_4 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/dummy_srclk (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.194ns (1.606 - 1.800)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_4 to DRS_READ_GEN[1].drs_read_i/dummy_srclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y118.AQ     Tcko                  0.391   rbcp_reg/regX90Data<7>
                                                       rbcp_reg/regX90Data_4
    SLICE_X42Y134.A2     net (fanout=18)       3.212   rbcp_reg/regX90Data<4>
    SLICE_X42Y134.AMUX   Topaa                 0.377   DRS_READ_GEN[3].drs_read_i/drs_sampstart
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>127
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X34Y135.A2     net (fanout=3)        0.871   DRS_READ_GEN[1].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X34Y135.A      Tilo                  0.205   DRS_READ_GEN[1].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X31Y133.D6     net (fanout=8)        0.884   DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X31Y133.D      Tilo                  0.259   DRS_READ_GEN[1].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6
    SLICE_X31Y134.A3     net (fanout=3)        0.463   DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o
    SLICE_X31Y134.CLK    Tas                   0.322   DRS_READ_GEN[1].drs_read_i/dummy_srclk
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_srclk_Select_134_o1
                                                       DRS_READ_GEN[1].drs_read_i/dummy_srclk
    -------------------------------------------------  ---------------------------
    Total                                      6.984ns (1.554ns logic, 5.430ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/dummy_srclk (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.751ns (Levels of Logic = 6)
  Clock Path Skew:      -0.195ns (1.606 - 1.801)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[1].drs_read_i/dummy_srclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y136.BQ     Tcko                  0.408   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_1
    SLICE_X42Y133.B3     net (fanout=20)       1.207   rbcp_reg/regX90Data<1>
    SLICE_X42Y133.BMUX   Tilo                  0.251   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X42Y133.CX     net (fanout=2)        1.594   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X42Y133.COUT   Tcxcy                 0.107   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X42Y134.CIN    net (fanout=1)        0.003   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X42Y134.AMUX   Tcina                 0.177   DRS_READ_GEN[3].drs_read_i/drs_sampstart
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X34Y135.A2     net (fanout=3)        0.871   DRS_READ_GEN[1].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X34Y135.A      Tilo                  0.205   DRS_READ_GEN[1].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X31Y133.D6     net (fanout=8)        0.884   DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X31Y133.D      Tilo                  0.259   DRS_READ_GEN[1].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6
    SLICE_X31Y134.A3     net (fanout=3)        0.463   DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o
    SLICE_X31Y134.CLK    Tas                   0.322   DRS_READ_GEN[1].drs_read_i/dummy_srclk
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_srclk_Select_134_o1
                                                       DRS_READ_GEN[1].drs_read_i/dummy_srclk
    -------------------------------------------------  ---------------------------
    Total                                      6.751ns (1.729ns logic, 5.022ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/dummy_srclk (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.729ns (Levels of Logic = 6)
  Clock Path Skew:      -0.195ns (1.606 - 1.801)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[1].drs_read_i/dummy_srclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y136.BQ     Tcko                  0.408   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_1
    SLICE_X42Y133.B3     net (fanout=20)       1.207   rbcp_reg/regX90Data<1>
    SLICE_X42Y133.BMUX   Tilo                  0.251   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X42Y133.C3     net (fanout=2)        1.384   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X42Y133.COUT   Topcyc                0.295   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>10
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X42Y134.CIN    net (fanout=1)        0.003   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X42Y134.AMUX   Tcina                 0.177   DRS_READ_GEN[3].drs_read_i/drs_sampstart
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X34Y135.A2     net (fanout=3)        0.871   DRS_READ_GEN[1].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X34Y135.A      Tilo                  0.205   DRS_READ_GEN[1].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X31Y133.D6     net (fanout=8)        0.884   DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X31Y133.D      Tilo                  0.259   DRS_READ_GEN[1].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6
    SLICE_X31Y134.A3     net (fanout=3)        0.463   DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o
    SLICE_X31Y134.CLK    Tas                   0.322   DRS_READ_GEN[1].drs_read_i/dummy_srclk
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_srclk_Select_134_o1
                                                       DRS_READ_GEN[1].drs_read_i/dummy_srclk
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (1.917ns logic, 4.812ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[2].drs_read_i/cascade_c_1 (SLICE_X43Y154.C6), 429 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_5 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/cascade_c_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.913ns (Levels of Logic = 7)
  Clock Path Skew:      -0.175ns (1.628 - 1.803)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_5 to DRS_READ_GEN[2].drs_read_i/cascade_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y134.BQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_5
    SLICE_X44Y138.B3     net (fanout=22)       1.286   rbcp_reg/regX91Data<5>
    SLICE_X44Y138.BMUX   Tilo                  0.261   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT5
    SLICE_X44Y138.C5     net (fanout=2)        0.380   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT5
    SLICE_X44Y138.COUT   Topcyc                0.277   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>6
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X44Y139.CIN    net (fanout=1)        0.003   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X44Y139.COUT   Tbyp                  0.076   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X44Y140.CIN    net (fanout=1)        0.003   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X44Y140.AMUX   Tcina                 0.202   DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X45Y153.C5     net (fanout=3)        2.095   DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X45Y153.C      Tilo                  0.259   DRS_READ_GEN[2].drs_read_i/_n0510<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6_SW0
    SLICE_X42Y154.C4     net (fanout=6)        0.813   N711
    SLICE_X42Y154.C      Tilo                  0.205   DRS_READ_GEN[2].drs_read_i/cascade_c<3>
                                                       DRS_READ_GEN[2].drs_read_i/Mmux__n051031
    SLICE_X43Y154.C6     net (fanout=1)        0.340   DRS_READ_GEN[2].drs_read_i/_n0510<3>
    SLICE_X43Y154.CLK    Tas                   0.322   DRS_READ_GEN[2].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[2].drs_read_i/cascade_c_1_dpot
                                                       DRS_READ_GEN[2].drs_read_i/cascade_c_1
    -------------------------------------------------  ---------------------------
    Total                                      6.913ns (1.993ns logic, 4.920ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_3 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/cascade_c_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.863ns (Levels of Logic = 7)
  Clock Path Skew:      -0.177ns (1.628 - 1.805)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_3 to DRS_READ_GEN[2].drs_read_i/cascade_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y133.DQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_3
    SLICE_X44Y137.D4     net (fanout=23)       1.095   rbcp_reg/regX91Data<3>
    SLICE_X44Y137.DMUX   Tilo                  0.261   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3
    SLICE_X44Y138.A5     net (fanout=2)        0.419   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3
    SLICE_X44Y138.COUT   Topcya                0.379   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>4
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X44Y139.CIN    net (fanout=1)        0.003   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X44Y139.COUT   Tbyp                  0.076   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X44Y140.CIN    net (fanout=1)        0.003   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X44Y140.AMUX   Tcina                 0.202   DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X45Y153.C5     net (fanout=3)        2.095   DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X45Y153.C      Tilo                  0.259   DRS_READ_GEN[2].drs_read_i/_n0510<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6_SW0
    SLICE_X42Y154.C4     net (fanout=6)        0.813   N711
    SLICE_X42Y154.C      Tilo                  0.205   DRS_READ_GEN[2].drs_read_i/cascade_c<3>
                                                       DRS_READ_GEN[2].drs_read_i/Mmux__n051031
    SLICE_X43Y154.C6     net (fanout=1)        0.340   DRS_READ_GEN[2].drs_read_i/_n0510<3>
    SLICE_X43Y154.CLK    Tas                   0.322   DRS_READ_GEN[2].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[2].drs_read_i/cascade_c_1_dpot
                                                       DRS_READ_GEN[2].drs_read_i/cascade_c_1
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (2.095ns logic, 4.768ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_3 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/cascade_c_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.819ns (Levels of Logic = 7)
  Clock Path Skew:      -0.177ns (1.628 - 1.805)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_3 to DRS_READ_GEN[2].drs_read_i/cascade_c_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y133.DQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_3
    SLICE_X44Y137.D4     net (fanout=23)       1.095   rbcp_reg/regX91Data<3>
    SLICE_X44Y137.DMUX   Tilo                  0.261   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3
    SLICE_X44Y138.AX     net (fanout=2)        0.555   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3
    SLICE_X44Y138.COUT   Taxcy                 0.199   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X44Y139.CIN    net (fanout=1)        0.003   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X44Y139.COUT   Tbyp                  0.076   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X44Y140.CIN    net (fanout=1)        0.003   DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X44Y140.AMUX   Tcina                 0.202   DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X45Y153.C5     net (fanout=3)        2.095   DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X45Y153.C      Tilo                  0.259   DRS_READ_GEN[2].drs_read_i/_n0510<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6_SW0
    SLICE_X42Y154.C4     net (fanout=6)        0.813   N711
    SLICE_X42Y154.C      Tilo                  0.205   DRS_READ_GEN[2].drs_read_i/cascade_c<3>
                                                       DRS_READ_GEN[2].drs_read_i/Mmux__n051031
    SLICE_X43Y154.C6     net (fanout=1)        0.340   DRS_READ_GEN[2].drs_read_i/_n0510<3>
    SLICE_X43Y154.CLK    Tas                   0.322   DRS_READ_GEN[2].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[2].drs_read_i/cascade_c_1_dpot
                                                       DRS_READ_GEN[2].drs_read_i/cascade_c_1
    -------------------------------------------------  ---------------------------
    Total                                      6.819ns (1.915ns logic, 4.904ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[2].drs_read_i/drs_samp_end (SLICE_X44Y152.D3), 125 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_4 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/drs_samp_end (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.232ns (1.568 - 1.800)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_4 to DRS_READ_GEN[2].drs_read_i/drs_samp_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y118.AQ     Tcko                  0.391   rbcp_reg/regX90Data<7>
                                                       rbcp_reg/regX90Data_4
    SLICE_X46Y145.A2     net (fanout=18)       3.642   rbcp_reg/regX90Data<4>
    SLICE_X46Y145.AMUX   Topaa                 0.377   DRS_READ_GEN[2].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut<12>6_INV_0
                                                       DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_xor<12>
    SLICE_X46Y149.A1     net (fanout=1)        0.858   DRS_READ_GEN[2].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
    SLICE_X46Y149.CMUX   Topac                 0.530   DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut<4>
                                                       DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1
    SLICE_X44Y152.D3     net (fanout=1)        0.764   DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
    SLICE_X44Y152.CLK    Tas                   0.289   DRS_READ_GEN[2].drs_read_i/drs_samp_end
                                                       DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[2].drs_read_i/drs_samp_end
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (1.587ns logic, 5.264ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_5 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/drs_samp_end (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.458ns (Levels of Logic = 5)
  Clock Path Skew:      -0.235ns (1.568 - 1.803)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_5 to DRS_READ_GEN[2].drs_read_i/drs_samp_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y134.BQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_5
    SLICE_X46Y143.B2     net (fanout=22)       1.932   rbcp_reg/regX91Data<5>
    SLICE_X46Y143.COUT   Topcyb                0.375   DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
                                                       DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut<5>_INV_0
                                                       DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
    SLICE_X46Y144.CIN    net (fanout=1)        0.003   DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
    SLICE_X46Y144.CMUX   Tcinc                 0.272   DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
                                                       DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
    SLICE_X46Y148.D3     net (fanout=1)        0.890   DRS_READ_GEN[2].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<10>
    SLICE_X46Y148.COUT   Topcyd                0.260   DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy<3>
                                                       DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut<3>
                                                       DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy<3>
    SLICE_X46Y149.CIN    net (fanout=1)        0.003   DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy<3>
    SLICE_X46Y149.CMUX   Tcinc                 0.279   DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1
    SLICE_X44Y152.D3     net (fanout=1)        0.764   DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
    SLICE_X44Y152.CLK    Tas                   0.289   DRS_READ_GEN[2].drs_read_i/drs_samp_end
                                                       DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[2].drs_read_i/drs_samp_end
    -------------------------------------------------  ---------------------------
    Total                                      5.458ns (1.866ns logic, 3.592ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_5 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/drs_samp_end (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.398ns (Levels of Logic = 5)
  Clock Path Skew:      -0.235ns (1.568 - 1.803)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_5 to DRS_READ_GEN[2].drs_read_i/drs_samp_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y134.BQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_5
    SLICE_X46Y143.B2     net (fanout=22)       1.932   rbcp_reg/regX91Data<5>
    SLICE_X46Y143.COUT   Topcyb                0.375   DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
                                                       DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut<5>_INV_0
                                                       DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
    SLICE_X46Y144.CIN    net (fanout=1)        0.003   DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
    SLICE_X46Y144.COUT   Tbyp                  0.076   DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
                                                       DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
    SLICE_X46Y145.CIN    net (fanout=1)        0.003   DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
    SLICE_X46Y145.AMUX   Tcina                 0.177   DRS_READ_GEN[2].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
                                                       DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_xor<12>
    SLICE_X46Y149.A1     net (fanout=1)        0.858   DRS_READ_GEN[2].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
    SLICE_X46Y149.CMUX   Topac                 0.530   DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut<4>
                                                       DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1
    SLICE_X44Y152.D3     net (fanout=1)        0.764   DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
    SLICE_X44Y152.CLK    Tas                   0.289   DRS_READ_GEN[2].drs_read_i/drs_samp_end
                                                       DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[2].drs_read_i/drs_samp_end
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (1.838ns logic, 3.560ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X2Y134.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.190ns (1.037 - 0.847)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y134.CQ      Tcko                  0.198   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X2Y134.B4      net (fanout=1)        0.120   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
    SLICE_X2Y134.CLK     Tah         (-Th)    -0.121   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<12>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>_rt
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.319ns logic, 0.120ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_sr_25 (SLICE_X64Y82.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXB2Data_1 (FF)
  Destination:          scb/scb_sr_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.909 - 0.720)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXB2Data_1 to scb/scb_sr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y82.BQ      Tcko                  0.198   rbcp_reg/regXB2Data<3>
                                                       rbcp_reg/regXB2Data_1
    SLICE_X64Y82.A5      net (fanout=2)        0.051   rbcp_reg/regXB2Data<1>
    SLICE_X64Y82.CLK     Tah         (-Th)    -0.190   scb/scb_sr<28>
                                                       scb/_n1641<25>1
                                                       scb/scb_sr_25
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.388ns logic, 0.051ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_sr_15 (SLICE_X65Y79.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXB4Data_7 (FF)
  Destination:          scb/scb_sr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.188ns (0.910 - 0.722)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXB4Data_7 to scb/scb_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.DQ      Tcko                  0.200   rbcp_reg/regXB4Data<7>
                                                       rbcp_reg/regXB4Data_7
    SLICE_X65Y79.C6      net (fanout=2)        0.025   rbcp_reg/regXB4Data<7>
    SLICE_X65Y79.CLK     Tah         (-Th)    -0.215   scb/scb_sr<16>
                                                       scb/_n1641<15>1
                                                       scb/scb_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.415ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y56.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y62.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y62.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140041 paths analyzed, 27728 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.350ns.
--------------------------------------------------------------------------------

Paths for end point spi_if_drs/startRd (SLICE_X49Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          spi_if_drs/startRd (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.800ns (Levels of Logic = 0)
  Clock Path Skew:      -0.301ns (1.565 - 1.866)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to spi_if_drs/startRd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X49Y39.SR      net (fanout=940)      6.125   rst_sync
    SLICE_X49Y39.CLK     Trck                  0.267   spi_if_drs/startRd
                                                       spi_if_drs/startRd
    -------------------------------------------------  ---------------------------
    Total                                      6.800ns (0.675ns logic, 6.125ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point rbcp_reg/muxRegDataA_1 (SLICE_X47Y89.A1), 153 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_1 (FF)
  Destination:          rbcp_reg/muxRegDataA_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.201ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.772 - 0.801)
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_1 to rbcp_reg/muxRegDataA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y133.BQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_1
    SLICE_X52Y106.D3     net (fanout=26)       2.864   rbcp_reg/regX91Data<1>
    SLICE_X52Y106.BMUX   Topdb                 0.393   rbcp_reg/mux1_10_f8
                                                       rbcp_reg/mux1_141
                                                       rbcp_reg/mux1_12_f7
                                                       rbcp_reg/mux1_10_f8
    SLICE_X56Y92.D5      net (fanout=1)        1.793   rbcp_reg/mux1_10_f8
    SLICE_X56Y92.CMUX    Topdc                 0.338   rbcp_reg/mux1_3_f7
                                                       rbcp_reg/mux1_5
                                                       rbcp_reg/mux1_3_f7
    SLICE_X47Y89.A1      net (fanout=1)        1.195   rbcp_reg/mux1_3_f7
    SLICE_X47Y89.CLK     Tas                   0.227   rbcp_reg/muxRegDataA<2>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_539_OUT<1>_inv1
                                                       rbcp_reg/muxRegDataA_1
    -------------------------------------------------  ---------------------------
    Total                                      7.201ns (1.349ns logic, 5.852ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regAddr_3 (FF)
  Destination:          rbcp_reg/muxRegDataA_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.133ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.685 - 0.716)
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regAddr_3 to rbcp_reg/muxRegDataA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.DQ      Tcko                  0.391   rbcp_reg/regAddr<3>
                                                       rbcp_reg/regAddr_3
    SLICE_X78Y92.BX      net (fanout=215)      3.465   rbcp_reg/regAddr<3>
    SLICE_X78Y92.BMUX    Tbxb                  0.157   rbcp_reg/mux1_8_f8
                                                       rbcp_reg/mux1_8_f8
    SLICE_X56Y92.C6      net (fanout=1)        1.355   rbcp_reg/mux1_8_f8
    SLICE_X56Y92.CMUX    Tilo                  0.343   rbcp_reg/mux1_3_f7
                                                       rbcp_reg/mux1_4
                                                       rbcp_reg/mux1_3_f7
    SLICE_X47Y89.A1      net (fanout=1)        1.195   rbcp_reg/mux1_3_f7
    SLICE_X47Y89.CLK     Tas                   0.227   rbcp_reg/muxRegDataA<2>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_539_OUT<1>_inv1
                                                       rbcp_reg/muxRegDataA_1
    -------------------------------------------------  ---------------------------
    Total                                      7.133ns (1.118ns logic, 6.015ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regAddr_0 (FF)
  Destination:          rbcp_reg/muxRegDataA_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.276 - 0.282)
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regAddr_0 to rbcp_reg/muxRegDataA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y87.AQ      Tcko                  0.391   rbcp_reg/regAddr<1>
                                                       rbcp_reg/regAddr_0
    SLICE_X52Y106.D1     net (fanout=426)      2.703   rbcp_reg/regAddr<0>
    SLICE_X52Y106.BMUX   Topdb                 0.393   rbcp_reg/mux1_10_f8
                                                       rbcp_reg/mux1_141
                                                       rbcp_reg/mux1_12_f7
                                                       rbcp_reg/mux1_10_f8
    SLICE_X56Y92.D5      net (fanout=1)        1.793   rbcp_reg/mux1_10_f8
    SLICE_X56Y92.CMUX    Topdc                 0.338   rbcp_reg/mux1_3_f7
                                                       rbcp_reg/mux1_5
                                                       rbcp_reg/mux1_3_f7
    SLICE_X47Y89.A1      net (fanout=1)        1.195   rbcp_reg/mux1_3_f7
    SLICE_X47Y89.CLK     Tas                   0.227   rbcp_reg/muxRegDataA<2>
                                                       rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_539_OUT<1>_inv1
                                                       rbcp_reg/muxRegDataA_1
    -------------------------------------------------  ---------------------------
    Total                                      7.040ns (1.349ns logic, 5.691ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1 (SLICE_X59Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.784ns (Levels of Logic = 0)
  Clock Path Skew:      -0.311ns (1.555 - 1.866)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X59Y35.SR      net (fanout=940)      6.074   rst_sync
    SLICE_X59Y35.CLK     Trck                  0.302   SiTCP_RST
                                                       SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1
    -------------------------------------------------  ---------------------------
    Total                                      6.784ns (0.710ns logic, 6.074ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X26Y121.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.963 - 0.772)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.CQ     Tcko                  0.200   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X26Y121.AX     net (fanout=1)        0.198   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>
    SLICE_X26Y121.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X11Y141.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (1.013 - 0.824)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y141.BQ     Tcko                  0.200   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X11Y141.DX     net (fanout=1)        0.190   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X11Y141.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.259ns logic, 0.190ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X27Y120.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.961 - 0.772)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.BQ     Tcko                  0.200   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X27Y120.DX     net (fanout=1)        0.190   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X27Y120.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.259ns logic, 0.190ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y30.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.750ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X35Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.919ns (Levels of Logic = 0)
  Clock Path Skew:      -0.253ns (1.613 - 1.866)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X35Y136.SR     net (fanout=940)      5.244   rst_sync
    SLICE_X35Y136.CLK    Trck                  0.267   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      5.919ns (0.675ns logic, 5.244ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X35Y136.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y136.AQ     Tcko                  0.391   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X35Y136.A6     net (fanout=2)        0.125   int_clk_33m_90
    SLICE_X35Y136.CLK    Tas                   0.322   int_clk_33m_90
                                                       int_clk_33m_90_INV_80_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.713ns logic, 0.125ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X35Y136.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y136.AQ     Tcko                  0.198   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X35Y136.A6     net (fanout=2)        0.023   int_clk_33m_90
    SLICE_X35Y136.CLK    Tah         (-Th)    -0.215   int_clk_33m_90
                                                       int_clk_33m_90_INV_80_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X35Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.692ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.977 - 0.805)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X35Y136.SR     net (fanout=940)      3.346   rst_sync
    SLICE_X35Y136.CLK    Tremck      (-Th)    -0.146   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (0.346ns logic, 3.346ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.983ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_7 (SLICE_X41Y183.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.368ns (2.547 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout1_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q3    Tickq                 0.728   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X41Y183.DX     net (fanout=1)        4.525   adc_ddrout1<7>
    SLICE_X41Y183.CLK    Tdick                 0.063   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      5.316ns (0.791ns logic, 4.525ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir2_4 (SLICE_X40Y186.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_ddrout0_ir_4 (FF)
  Destination:          adc_ddrout0_ir2_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.255 - 0.264)
  Source Clock:         adc_dco rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_ddrout0_ir_4 to adc_ddrout0_ir2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y187.AQ     Tcko                  0.391   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_4
    SLICE_X40Y186.AX     net (fanout=1)        4.338   adc_ddrout0_ir<4>
    SLICE_X40Y186.CLK    Tdick                 0.086   adc_ddrout0_ir2<7>
                                                       adc_ddrout0_ir2_4
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (0.477ns logic, 4.338ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir2_5 (SLICE_X40Y186.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_ddrout0_ir_5 (FF)
  Destination:          adc_ddrout0_ir2_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.255 - 0.264)
  Source Clock:         adc_dco rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_ddrout0_ir_5 to adc_ddrout0_ir2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y187.BQ     Tcko                  0.391   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_5
    SLICE_X40Y186.BX     net (fanout=1)        4.332   adc_ddrout0_ir<5>
    SLICE_X40Y186.CLK    Tdick                 0.086   adc_ddrout0_ir2<7>
                                                       adc_ddrout0_ir2_5
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (0.477ns logic, 4.332ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_4 (SLICE_X41Y183.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[4].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 0)
  Clock Path Skew:      1.549ns (2.956 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TL[4].IDDR2_AD9222 to adc_ddrout1_ir_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y175.Q3    Tickq                 0.685   adc_ddrout1<4>
                                                       ADC_IF_GEN_TL[4].IDDR2_AD9222
    SLICE_X41Y183.AX     net (fanout=1)        0.940   adc_ddrout1<4>
    SLICE_X41Y183.CLK    Tckdi       (-Th)    -0.048   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_4
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.733ns logic, 0.940ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_7 (SLICE_X21Y187.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.962ns (Levels of Logic = 0)
  Clock Path Skew:      0.833ns (1.721 - 0.888)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout0_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q4    Tickq                 0.591   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X21Y187.DX     net (fanout=1)        0.312   adc_ddrout0<7>
    SLICE_X21Y187.CLK    Tckdi       (-Th)    -0.059   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.650ns logic, 0.312ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_2 (SLICE_X66Y187.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[2].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.913ns (Levels of Logic = 0)
  Clock Path Skew:      0.734ns (1.252 - 0.518)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TR[2].IDDR2_AD9222 to adc_ddrout1_ir_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X16Y175.Q3    Tickq                 0.420   adc_ddrout1<2>
                                                       ADC_IF_GEN_TR[2].IDDR2_AD9222
    SLICE_X66Y187.CX     net (fanout=1)        0.452   adc_ddrout1<2>
    SLICE_X66Y187.CLK    Tckdi       (-Th)    -0.041   adc_ddrout1_ir<3>
                                                       adc_ddrout1_ir_2
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.461ns logic, 0.452ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA/CLK
  Location pin: SLICE_X4Y163.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<17>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1/CLK
  Location pin: SLICE_X4Y163.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.528ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_P_7 (SLICE_X46Y119.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_7_P_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.318ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.271 - 0.296)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y115.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X45Y115.A3     net (fanout=1)        1.037   drs_sampfreq_TenMreg_4_C_4
    SLICE_X45Y115.A      Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X56Y111.A3     net (fanout=1)        1.292   drs_sampfreq_TenMreg_4
    SLICE_X56Y111.A      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X56Y111.C1     net (fanout=4)        0.446   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X56Y111.C      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X47Y119.A4     net (fanout=15)       2.340   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X47Y119.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_7_C_7
                                                       mux1511
    SLICE_X46Y119.AX     net (fanout=2)        0.638   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<7>
    SLICE_X46Y119.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_7_P_7
                                                       drs_sampfreq_TenMreg_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      7.318ns (1.565ns logic, 5.753ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_7_P_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_P_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.312ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_7_P_7 to drs_sampfreq_TenMreg_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.408   drs_sampfreq_TenMreg_7_P_7
                                                       drs_sampfreq_TenMreg_7_P_7
    SLICE_X47Y119.A2     net (fanout=1)        1.144   drs_sampfreq_TenMreg_7_P_7
    SLICE_X47Y119.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_71
    SLICE_X56Y111.D4     net (fanout=1)        1.201   drs_sampfreq_TenMreg_7
    SLICE_X56Y111.D      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X56Y111.C4     net (fanout=4)        0.463   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X56Y111.C      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X47Y119.A4     net (fanout=15)       2.340   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X47Y119.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_7_C_7
                                                       mux1511
    SLICE_X46Y119.AX     net (fanout=2)        0.638   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<7>
    SLICE_X46Y119.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_7_P_7
                                                       drs_sampfreq_TenMreg_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      7.312ns (1.526ns logic, 5.786ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_7_C_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_P_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.210ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.142 - 0.151)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_7_C_7 to drs_sampfreq_TenMreg_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y119.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_7_C_7
    SLICE_X47Y119.A1     net (fanout=1)        1.059   drs_sampfreq_TenMreg_7_C_7
    SLICE_X47Y119.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_71
    SLICE_X56Y111.D4     net (fanout=1)        1.201   drs_sampfreq_TenMreg_7
    SLICE_X56Y111.D      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X56Y111.C4     net (fanout=4)        0.463   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X56Y111.C      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X47Y119.A4     net (fanout=15)       2.340   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X47Y119.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_7_C_7
                                                       mux1511
    SLICE_X46Y119.AX     net (fanout=2)        0.638   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<7>
    SLICE_X46Y119.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_7_P_7
                                                       drs_sampfreq_TenMreg_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      7.210ns (1.509ns logic, 5.701ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_C_4 (SLICE_X44Y115.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_C_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.113ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_4_C_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y115.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X45Y115.A3     net (fanout=1)        1.037   drs_sampfreq_TenMreg_4_C_4
    SLICE_X45Y115.A      Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X56Y111.A3     net (fanout=1)        1.292   drs_sampfreq_TenMreg_4
    SLICE_X56Y111.A      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X56Y111.C1     net (fanout=4)        0.446   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X56Y111.C      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X45Y115.A4     net (fanout=15)       2.156   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X45Y115.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_4_P_4
                                                       mux1211
    SLICE_X44Y115.AX     net (fanout=2)        0.667   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X44Y115.CLK    Tdick                 0.086   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    -------------------------------------------------  ---------------------------
    Total                                      7.113ns (1.515ns logic, 5.598ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_7_P_7 (FF)
  Destination:          drs_sampfreq_TenMreg_4_C_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.107ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.282 - 0.285)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_7_P_7 to drs_sampfreq_TenMreg_4_C_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.408   drs_sampfreq_TenMreg_7_P_7
                                                       drs_sampfreq_TenMreg_7_P_7
    SLICE_X47Y119.A2     net (fanout=1)        1.144   drs_sampfreq_TenMreg_7_P_7
    SLICE_X47Y119.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_71
    SLICE_X56Y111.D4     net (fanout=1)        1.201   drs_sampfreq_TenMreg_7
    SLICE_X56Y111.D      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X56Y111.C4     net (fanout=4)        0.463   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X56Y111.C      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X45Y115.A4     net (fanout=15)       2.156   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X45Y115.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_4_P_4
                                                       mux1211
    SLICE_X44Y115.AX     net (fanout=2)        0.667   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X44Y115.CLK    Tdick                 0.086   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    -------------------------------------------------  ---------------------------
    Total                                      7.107ns (1.476ns logic, 5.631ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_7_C_7 (FF)
  Destination:          drs_sampfreq_TenMreg_4_C_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.282 - 0.285)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_7_C_7 to drs_sampfreq_TenMreg_4_C_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y119.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_7_C_7
    SLICE_X47Y119.A1     net (fanout=1)        1.059   drs_sampfreq_TenMreg_7_C_7
    SLICE_X47Y119.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_71
    SLICE_X56Y111.D4     net (fanout=1)        1.201   drs_sampfreq_TenMreg_7
    SLICE_X56Y111.D      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X56Y111.C4     net (fanout=4)        0.463   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X56Y111.C      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X45Y115.A4     net (fanout=15)       2.156   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X45Y115.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_4_P_4
                                                       mux1211
    SLICE_X44Y115.AX     net (fanout=2)        0.667   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X44Y115.CLK    Tdick                 0.086   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.459ns logic, 5.546ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_C_6 (SLICE_X46Y112.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_6_C_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.022ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.283 - 0.296)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_6_C_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y115.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X45Y115.A3     net (fanout=1)        1.037   drs_sampfreq_TenMreg_4_C_4
    SLICE_X45Y115.A      Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X56Y111.A3     net (fanout=1)        1.292   drs_sampfreq_TenMreg_4
    SLICE_X56Y111.A      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X56Y111.C1     net (fanout=4)        0.446   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X56Y111.C      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X49Y112.A3     net (fanout=15)       1.943   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X49Y112.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_6_P_6
                                                       mux1411
    SLICE_X46Y112.AX     net (fanout=2)        0.739   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<6>
    SLICE_X46Y112.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_6_C_6
                                                       drs_sampfreq_TenMreg_6_C_6
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (1.565ns logic, 5.457ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_7_P_7 (FF)
  Destination:          drs_sampfreq_TenMreg_6_C_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.016ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.154 - 0.151)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_7_P_7 to drs_sampfreq_TenMreg_6_C_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.408   drs_sampfreq_TenMreg_7_P_7
                                                       drs_sampfreq_TenMreg_7_P_7
    SLICE_X47Y119.A2     net (fanout=1)        1.144   drs_sampfreq_TenMreg_7_P_7
    SLICE_X47Y119.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_71
    SLICE_X56Y111.D4     net (fanout=1)        1.201   drs_sampfreq_TenMreg_7
    SLICE_X56Y111.D      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X56Y111.C4     net (fanout=4)        0.463   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X56Y111.C      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X49Y112.A3     net (fanout=15)       1.943   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X49Y112.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_6_P_6
                                                       mux1411
    SLICE_X46Y112.AX     net (fanout=2)        0.739   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<6>
    SLICE_X46Y112.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_6_C_6
                                                       drs_sampfreq_TenMreg_6_C_6
    -------------------------------------------------  ---------------------------
    Total                                      7.016ns (1.526ns logic, 5.490ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_7_C_7 (FF)
  Destination:          drs_sampfreq_TenMreg_6_C_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.914ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.154 - 0.151)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_7_C_7 to drs_sampfreq_TenMreg_6_C_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y119.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_7_C_7
    SLICE_X47Y119.A1     net (fanout=1)        1.059   drs_sampfreq_TenMreg_7_C_7
    SLICE_X47Y119.A      Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_71
    SLICE_X56Y111.D4     net (fanout=1)        1.201   drs_sampfreq_TenMreg_7
    SLICE_X56Y111.D      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X56Y111.C4     net (fanout=4)        0.463   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X56Y111.C      Tilo                  0.205   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X49Y112.A3     net (fanout=15)       1.943   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X49Y112.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_6_P_6
                                                       mux1411
    SLICE_X46Y112.AX     net (fanout=2)        0.739   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<6>
    SLICE_X46Y112.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_6_C_6
                                                       drs_sampfreq_TenMreg_6_C_6
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (1.509ns logic, 5.405ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X55Y109.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.DQ     Tcko                  0.198   drs_refclkTenM
                                                       drs_refclkTenM
    SLICE_X55Y109.D6     net (fanout=2)        0.023   drs_refclkTenM
    SLICE_X55Y109.CLK    Tah         (-Th)    -0.215   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM_c_7 (SLICE_X56Y113.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM_c_7 (FF)
  Destination:          drs_refclkTenM_c_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM_c_7 to drs_refclkTenM_c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y113.DQ     Tcko                  0.200   drs_refclkTenM_c<7>
                                                       drs_refclkTenM_c_7
    SLICE_X56Y113.D6     net (fanout=2)        0.022   drs_refclkTenM_c<7>
    SLICE_X56Y113.CLK    Tah         (-Th)    -0.237   drs_refclkTenM_c<7>
                                                       Mcount_drs_refclkTenM_c_lut<7>
                                                       Mcount_drs_refclkTenM_c_xor<7>
                                                       drs_refclkTenM_c_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_freq_c_29 (SLICE_X84Y104.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scb/scb_tpext_freq_c_29 (FF)
  Destination:          scb/scb_tpext_freq_c_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scb/scb_tpext_freq_c_29 to scb/scb_tpext_freq_c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y104.AQ     Tcko                  0.200   scb/scb_tpext_freq_c<29>
                                                       scb/scb_tpext_freq_c_29
    SLICE_X84Y104.A6     net (fanout=2)        0.025   scb/scb_tpext_freq_c<29>
    SLICE_X84Y104.CLK    Tah         (-Th)    -0.238   scb/scb_tpext_freq_c<29>
                                                       scb/Mcount_scb_tpext_freq_c_lut<29>
                                                       scb/Mcount_scb_tpext_freq_c_xor<29>
                                                       scb/scb_tpext_freq_c_29
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.438ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: drs_refclkTenM_c<3>/CLK
  Logical resource: drs_refclkTenM_c_0/CK
  Location pin: SLICE_X56Y112.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: drs_refclkTenM_c<3>/SR
  Logical resource: drs_refclkTenM_c_0/SR
  Location pin: SLICE_X56Y112.SR
  Clock network: rst_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.484ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X86Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y104.C5     net (fanout=601)      4.119   rst_read_sync
    SLICE_X86Y104.CMUX   Tilo                  0.261   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o1
    SLICE_X86Y105.SR     net (fanout=2)        0.498   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o
    SLICE_X86Y105.CLK    Trck                  0.215   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.484ns (0.867ns logic, 4.617ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.CQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X86Y104.C2     net (fanout=4)        1.690   rbcp_reg/regXCDData<6>
    SLICE_X86Y104.CMUX   Tilo                  0.261   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o1
    SLICE_X86Y105.SR     net (fanout=2)        0.498   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o
    SLICE_X86Y105.CLK    Trck                  0.215   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (0.923ns logic, 2.188ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X86Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.499ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.000ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y104.C5     net (fanout=601)      4.119   rst_read_sync
    SLICE_X86Y104.C      Tilo                  0.204   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X86Y105.CLK    net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (0.595ns logic, 4.405ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.872ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.627ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.CQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X86Y104.C2     net (fanout=4)        1.690   rbcp_reg/regXCDData<6>
    SLICE_X86Y104.C      Tilo                  0.204   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X86Y105.CLK    net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.651ns logic, 1.976ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X86Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.798ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.CQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X86Y104.C2     net (fanout=4)        1.017   rbcp_reg/regXCDData<6>
    SLICE_X86Y104.CMUX   Tilo                  0.191   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o1
    SLICE_X86Y105.SR     net (fanout=2)        0.271   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o
    SLICE_X86Y105.CLK    Tremck      (-Th)    -0.085   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (0.510ns logic, 1.288ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y104.C5     net (fanout=601)      2.648   rst_read_sync
    SLICE_X86Y104.CMUX   Tilo                  0.191   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o1
    SLICE_X86Y105.SR     net (fanout=2)        0.271   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o
    SLICE_X86Y105.CLK    Tremck      (-Th)    -0.085   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (0.474ns logic, 2.919ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X86Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.521ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.521ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.CQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X86Y104.C2     net (fanout=4)        1.017   rbcp_reg/regXCDData<6>
    SLICE_X86Y104.C      Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X86Y105.CLK    net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.390ns logic, 1.131ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X86Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.116ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      3.116ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y104.C5     net (fanout=601)      2.648   rst_read_sync
    SLICE_X86Y104.C      Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X86Y105.CLK    net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (0.354ns logic, 2.762ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.770ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X89Y82.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y83.C1      net (fanout=601)      4.054   rst_read_sync
    SLICE_X89Y83.CMUX    Tilo                  0.313   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o1
    SLICE_X89Y82.SR      net (fanout=2)        0.732   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o
    SLICE_X89Y82.CLK     Trck                  0.280   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.770ns (0.984ns logic, 4.786ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X89Y83.C3      net (fanout=4)        0.981   rbcp_reg/regXCDData<3>
    SLICE_X89Y83.CMUX    Tilo                  0.313   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o1
    SLICE_X89Y82.SR      net (fanout=2)        0.732   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o
    SLICE_X89Y82.CLK     Trck                  0.280   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.984ns logic, 1.713ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X89Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.325ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.174ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y83.C1      net (fanout=601)      4.054   rst_read_sync
    SLICE_X89Y83.C       Tilo                  0.259   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X89Y82.CLK     net (fanout=2)        0.470   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      5.174ns (0.650ns logic, 4.524ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.398ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X89Y83.C3      net (fanout=4)        0.981   rbcp_reg/regXCDData<3>
    SLICE_X89Y83.C       Tilo                  0.259   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X89Y82.CLK     net (fanout=2)        0.470   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.650ns logic, 1.451ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X89Y82.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.513ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X89Y83.C3      net (fanout=4)        0.574   rbcp_reg/regXCDData<3>
    SLICE_X89Y83.CMUX    Tilo                  0.203   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o1
    SLICE_X89Y82.SR      net (fanout=2)        0.383   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o
    SLICE_X89Y82.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.513ns (0.556ns logic, 0.957ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y83.C1      net (fanout=601)      2.613   rst_read_sync
    SLICE_X89Y83.CMUX    Tilo                  0.203   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o1
    SLICE_X89Y82.SR      net (fanout=2)        0.383   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o
    SLICE_X89Y82.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (0.556ns logic, 2.996ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X89Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.189ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.189ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X89Y83.C3      net (fanout=4)        0.574   rbcp_reg/regXCDData<3>
    SLICE_X89Y83.C       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X89Y82.CLK     net (fanout=2)        0.261   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      1.189ns (0.354ns logic, 0.835ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X89Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.228ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      3.228ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y83.C1      net (fanout=601)      2.613   rst_read_sync
    SLICE_X89Y83.C       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X89Y82.CLK     net (fanout=2)        0.261   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (0.354ns logic, 2.874ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.580ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X89Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y103.C5     net (fanout=601)      4.098   rst_read_sync
    SLICE_X89Y103.CMUX   Tilo                  0.313   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o1
    SLICE_X89Y104.SR     net (fanout=2)        0.498   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o
    SLICE_X89Y104.CLK    Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (0.984ns logic, 4.596ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.BQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X89Y103.C1     net (fanout=4)        1.712   rbcp_reg/regXCDData<5>
    SLICE_X89Y103.CMUX   Tilo                  0.313   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o1
    SLICE_X89Y104.SR     net (fanout=2)        0.498   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o
    SLICE_X89Y104.CLK    Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.040ns logic, 2.210ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X89Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.438ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.061ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y103.C5     net (fanout=601)      4.098   rst_read_sync
    SLICE_X89Y103.C      Tilo                  0.259   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X89Y104.CLK    net (fanout=2)        0.313   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (0.650ns logic, 4.411ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.768ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.731ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.BQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X89Y103.C1     net (fanout=4)        1.712   rbcp_reg/regXCDData<5>
    SLICE_X89Y103.C      Tilo                  0.259   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X89Y104.CLK    net (fanout=2)        0.313   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.706ns logic, 2.025ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X89Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.929ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.BQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X89Y103.C1     net (fanout=4)        1.046   rbcp_reg/regXCDData<5>
    SLICE_X89Y103.CMUX   Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o1
    SLICE_X89Y104.SR     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o
    SLICE_X89Y104.CLK    Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.929ns (0.592ns logic, 1.337ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y103.C5     net (fanout=601)      2.641   rst_read_sync
    SLICE_X89Y103.CMUX   Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o1
    SLICE_X89Y104.SR     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o
    SLICE_X89Y104.CLK    Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (0.556ns logic, 2.932ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X89Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.577ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.BQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X89Y103.C1     net (fanout=4)        1.046   rbcp_reg/regXCDData<5>
    SLICE_X89Y103.C      Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X89Y104.CLK    net (fanout=2)        0.141   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.390ns logic, 1.187ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X89Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.136ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      3.136ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y103.C5     net (fanout=601)      2.641   rst_read_sync
    SLICE_X89Y103.C      Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X89Y104.CLK    net (fanout=2)        0.141   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.354ns logic, 2.782ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.692ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X87Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y102.C5     net (fanout=601)      3.912   rst_read_sync
    SLICE_X86Y102.CMUX   Tilo                  0.261   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o1
    SLICE_X87Y102.SR     net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o
    SLICE_X87Y102.CLK    Trck                  0.280   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (0.932ns logic, 4.760ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.AQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X86Y102.C3     net (fanout=4)        1.322   rbcp_reg/regXCDData<4>
    SLICE_X86Y102.CMUX   Tilo                  0.261   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o1
    SLICE_X87Y102.SR     net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o
    SLICE_X87Y102.CLK    Trck                  0.280   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.988ns logic, 2.170ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X87Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.518ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.981ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y102.C5     net (fanout=601)      3.912   rst_read_sync
    SLICE_X86Y102.C      Tilo                  0.204   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X87Y102.CLK    net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (0.595ns logic, 4.386ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.052ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.447ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.AQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X86Y102.C3     net (fanout=4)        1.322   rbcp_reg/regXCDData<4>
    SLICE_X86Y102.C      Tilo                  0.204   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X87Y102.CLK    net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (0.651ns logic, 1.796ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X87Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.791ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.AQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X86Y102.C3     net (fanout=4)        0.775   rbcp_reg/regXCDData<4>
    SLICE_X86Y102.CMUX   Tilo                  0.191   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o1
    SLICE_X87Y102.SR     net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o
    SLICE_X87Y102.CLK    Tremck      (-Th)    -0.155   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.580ns logic, 1.211ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y102.C5     net (fanout=601)      2.517   rst_read_sync
    SLICE_X86Y102.CMUX   Tilo                  0.191   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o1
    SLICE_X87Y102.SR     net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o
    SLICE_X87Y102.CLK    Tremck      (-Th)    -0.155   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (0.544ns logic, 2.953ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X87Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.456ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.AQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X86Y102.C3     net (fanout=4)        0.775   rbcp_reg/regXCDData<4>
    SLICE_X86Y102.C      Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X87Y102.CLK    net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.390ns logic, 1.066ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X87Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.162ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      3.162ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y102.C5     net (fanout=601)      2.517   rst_read_sync
    SLICE_X86Y102.C      Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X87Y102.CLK    net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      3.162ns (0.354ns logic, 2.808ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.458ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X86Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y85.C3      net (fanout=601)      3.720   rst_read_sync
    SLICE_X87Y85.CMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o1
    SLICE_X86Y85.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o
    SLICE_X86Y85.CLK     Trck                  0.215   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.458ns (0.919ns logic, 4.539ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X87Y85.C4      net (fanout=4)        0.720   rbcp_reg/regXCDData<0>
    SLICE_X87Y85.CMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o1
    SLICE_X86Y85.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o
    SLICE_X86Y85.CLK     Trck                  0.215   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (0.919ns logic, 1.539ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X86Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.822ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.677ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y85.C3      net (fanout=601)      3.720   rst_read_sync
    SLICE_X87Y85.C       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X86Y85.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (0.650ns logic, 4.027ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.822ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.677ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X87Y85.C4      net (fanout=4)        0.720   rbcp_reg/regXCDData<0>
    SLICE_X87Y85.C       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X86Y85.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.650ns logic, 1.027ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X86Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.276ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X87Y85.C4      net (fanout=4)        0.363   rbcp_reg/regXCDData<0>
    SLICE_X87Y85.CMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o1
    SLICE_X86Y85.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o
    SLICE_X86Y85.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.276ns (0.486ns logic, 0.790ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y85.C3      net (fanout=601)      2.391   rst_read_sync
    SLICE_X87Y85.CMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o1
    SLICE_X86Y85.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o
    SLICE_X86Y85.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.486ns logic, 2.818ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X86Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.879ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      0.879ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X87Y85.C4      net (fanout=4)        0.363   rbcp_reg/regXCDData<0>
    SLICE_X87Y85.C       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X86Y85.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.354ns logic, 0.525ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X86Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.907ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      2.907ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y85.C3      net (fanout=601)      2.391   rst_read_sync
    SLICE_X87Y85.C       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X86Y85.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.354ns logic, 2.553ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.887ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X85Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y102.B3     net (fanout=601)      3.407   rst_read_sync
    SLICE_X83Y102.BMUX   Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o1
    SLICE_X85Y102.SR     net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o
    SLICE_X85Y102.CLK    Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (0.984ns logic, 3.903ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.321ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X83Y102.B5     net (fanout=4)        1.841   rbcp_reg/regXCDData<2>
    SLICE_X83Y102.BMUX   Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o1
    SLICE_X85Y102.SR     net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o
    SLICE_X85Y102.CLK    Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (0.984ns logic, 2.337ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X85Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.949ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.550ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y102.B3     net (fanout=601)      3.407   rst_read_sync
    SLICE_X83Y102.B      Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X85Y102.CLK    net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (0.650ns logic, 3.900ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.515ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.984ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X83Y102.B5     net (fanout=4)        1.841   rbcp_reg/regXCDData<2>
    SLICE_X83Y102.B      Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X85Y102.CLK    net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.650ns logic, 2.334ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X85Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.976ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.976ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X83Y102.B5     net (fanout=4)        1.146   rbcp_reg/regXCDData<2>
    SLICE_X83Y102.BMUX   Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o1
    SLICE_X85Y102.SR     net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o
    SLICE_X85Y102.CLK    Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.976ns (0.556ns logic, 1.420ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.004ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y102.B3     net (fanout=601)      2.174   rst_read_sync
    SLICE_X83Y102.BMUX   Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o1
    SLICE_X85Y102.SR     net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o
    SLICE_X85Y102.CLK    Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (0.556ns logic, 2.448ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X85Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.769ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      1.769ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X83Y102.B5     net (fanout=4)        1.146   rbcp_reg/regXCDData<2>
    SLICE_X83Y102.B      Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X85Y102.CLK    net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.354ns logic, 1.415ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X85Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.797ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      2.797ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y102.B3     net (fanout=601)      2.174   rst_read_sync
    SLICE_X83Y102.B      Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X85Y102.CLK    net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (0.354ns logic, 2.443ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.328ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X89Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y84.C2      net (fanout=601)      3.805   rst_read_sync
    SLICE_X88Y84.CMUX    Tilo                  0.251   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o1
    SLICE_X89Y84.SR      net (fanout=2)        0.601   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o
    SLICE_X89Y84.CLK     Trck                  0.280   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.328ns (0.922ns logic, 4.406ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X88Y84.C4      net (fanout=4)        0.996   rbcp_reg/regXCDData<1>
    SLICE_X88Y84.CMUX    Tilo                  0.251   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o1
    SLICE_X89Y84.SR      net (fanout=2)        0.601   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o
    SLICE_X89Y84.CLK     Trck                  0.280   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (0.922ns logic, 1.597ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X89Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.624ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.875ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y84.C2      net (fanout=601)      3.805   rst_read_sync
    SLICE_X88Y84.C       Tilo                  0.205   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X89Y84.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      4.875ns (0.596ns logic, 4.279ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.433ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.066ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X88Y84.C4      net (fanout=4)        0.996   rbcp_reg/regXCDData<1>
    SLICE_X88Y84.C       Tilo                  0.205   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X89Y84.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (0.596ns logic, 1.470ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X89Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.346ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X88Y84.C4      net (fanout=4)        0.514   rbcp_reg/regXCDData<1>
    SLICE_X88Y84.CMUX    Tilo                  0.183   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o1
    SLICE_X89Y84.SR      net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o
    SLICE_X89Y84.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.536ns logic, 0.810ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.281ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y84.C2      net (fanout=601)      2.449   rst_read_sync
    SLICE_X88Y84.CMUX    Tilo                  0.183   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o1
    SLICE_X89Y84.SR      net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o
    SLICE_X89Y84.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (0.536ns logic, 2.745ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X89Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.145ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      1.145ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y89.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X88Y84.C4      net (fanout=4)        0.514   rbcp_reg/regXCDData<1>
    SLICE_X88Y84.C       Tilo                  0.142   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X89Y84.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.340ns logic, 0.805ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X89Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.080ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      3.080ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y84.C2      net (fanout=601)      2.449   rst_read_sync
    SLICE_X88Y84.C       Tilo                  0.142   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X89Y84.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (0.340ns logic, 2.740ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.319ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.319ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y97.C5      net (fanout=601)      3.861   rst_read_sync
    SLICE_X83Y97.CMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o1
    SLICE_X83Y98.SR      net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o
    SLICE_X83Y98.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (0.984ns logic, 4.335ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X83Y97.C4      net (fanout=4)        1.349   rbcp_reg/regXCEData<5>
    SLICE_X83Y97.CMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o1
    SLICE_X83Y98.SR      net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o
    SLICE_X83Y98.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (0.984ns logic, 1.823ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.702ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.797ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y97.C5      net (fanout=601)      3.861   rst_read_sync
    SLICE_X83Y97.C       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X83Y98.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (0.650ns logic, 4.147ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.214ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.285ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X83Y97.C4      net (fanout=4)        1.349   rbcp_reg/regXCEData<5>
    SLICE_X83Y97.C       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X83Y98.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.285ns (0.650ns logic, 1.635ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.608ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X83Y97.C4      net (fanout=4)        0.785   rbcp_reg/regXCEData<5>
    SLICE_X83Y97.CMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o1
    SLICE_X83Y98.SR      net (fanout=2)        0.267   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o
    SLICE_X83Y98.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (0.556ns logic, 1.052ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y97.C5      net (fanout=601)      2.431   rst_read_sync
    SLICE_X83Y97.CMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o1
    SLICE_X83Y98.SR      net (fanout=2)        0.267   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o
    SLICE_X83Y98.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.556ns logic, 2.698ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.253ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.253ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X83Y97.C4      net (fanout=4)        0.785   rbcp_reg/regXCEData<5>
    SLICE_X83Y97.C       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X83Y98.CLK     net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.354ns logic, 0.899ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.899ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      2.899ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y97.C5      net (fanout=601)      2.431   rst_read_sync
    SLICE_X83Y97.C       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X83Y98.CLK     net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.354ns logic, 2.545ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.521ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X87Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y88.C5      net (fanout=601)      3.550   rst_read_sync
    SLICE_X86Y88.CMUX    Tilo                  0.261   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o1
    SLICE_X87Y88.SR      net (fanout=2)        1.039   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o
    SLICE_X87Y88.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.521ns (0.932ns logic, 4.589ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.893ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X86Y88.C3      net (fanout=4)        0.922   rbcp_reg/regXCEData<7>
    SLICE_X86Y88.CMUX    Tilo                  0.261   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o1
    SLICE_X87Y88.SR      net (fanout=2)        1.039   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o
    SLICE_X87Y88.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (0.932ns logic, 1.961ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X87Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.880ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.619ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y88.C5      net (fanout=601)      3.550   rst_read_sync
    SLICE_X86Y88.C       Tilo                  0.204   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X87Y88.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      4.619ns (0.595ns logic, 4.024ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.508ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.991ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X86Y88.C3      net (fanout=4)        0.922   rbcp_reg/regXCEData<7>
    SLICE_X86Y88.C       Tilo                  0.204   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X87Y88.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      1.991ns (0.595ns logic, 1.396ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X87Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X86Y88.C3      net (fanout=4)        0.541   rbcp_reg/regXCEData<7>
    SLICE_X86Y88.CMUX    Tilo                  0.191   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o1
    SLICE_X87Y88.SR      net (fanout=2)        0.577   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o
    SLICE_X87Y88.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.544ns logic, 1.118ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.376ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y88.C5      net (fanout=601)      2.255   rst_read_sync
    SLICE_X86Y88.CMUX    Tilo                  0.191   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o1
    SLICE_X87Y88.SR      net (fanout=2)        0.577   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o
    SLICE_X87Y88.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.376ns (0.544ns logic, 2.832ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X87Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.186ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X86Y88.C3      net (fanout=4)        0.541   rbcp_reg/regXCEData<7>
    SLICE_X86Y88.C       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X87Y88.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.354ns logic, 0.832ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X87Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.900ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      2.900ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y88.C5      net (fanout=601)      2.255   rst_read_sync
    SLICE_X86Y88.C       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X87Y88.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (0.354ns logic, 2.546ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.584ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y87.C1      net (fanout=601)      3.846   rst_read_sync
    SLICE_X87Y87.CMUX    Tilo                  0.313   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o1
    SLICE_X86Y87.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o
    SLICE_X86Y87.CLK     Trck                  0.215   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.584ns (0.919ns logic, 4.665ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X87Y87.C5      net (fanout=4)        0.995   rbcp_reg/regXCEData<6>
    SLICE_X87Y87.CMUX    Tilo                  0.313   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o1
    SLICE_X86Y87.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o
    SLICE_X86Y87.CLK     Trck                  0.215   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.733ns (0.919ns logic, 1.814ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.696ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.803ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y87.C1      net (fanout=601)      3.846   rst_read_sync
    SLICE_X87Y87.C       Tilo                  0.259   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X86Y87.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (0.650ns logic, 4.153ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.547ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.952ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X87Y87.C5      net (fanout=4)        0.995   rbcp_reg/regXCEData<6>
    SLICE_X87Y87.C       Tilo                  0.259   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X86Y87.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (0.650ns logic, 1.302ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.509ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X87Y87.C5      net (fanout=4)        0.596   rbcp_reg/regXCEData<6>
    SLICE_X87Y87.CMUX    Tilo                  0.203   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o1
    SLICE_X86Y87.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o
    SLICE_X86Y87.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (0.486ns logic, 1.023ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.418ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y87.C1      net (fanout=601)      2.505   rst_read_sync
    SLICE_X87Y87.CMUX    Tilo                  0.203   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o1
    SLICE_X86Y87.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o
    SLICE_X86Y87.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (0.486ns logic, 2.932ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.112ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.112ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X87Y87.C5      net (fanout=4)        0.596   rbcp_reg/regXCEData<6>
    SLICE_X87Y87.C       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X86Y87.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.354ns logic, 0.758ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.021ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y87.C1      net (fanout=601)      2.505   rst_read_sync
    SLICE_X87Y87.C       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X86Y87.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (0.354ns logic, 2.667ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.550ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y100.B4     net (fanout=601)      4.070   rst_read_sync
    SLICE_X89Y100.BMUX   Tilo                  0.313   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o1
    SLICE_X87Y100.SR     net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o
    SLICE_X87Y100.CLK    Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.550ns (0.984ns logic, 4.566ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X89Y100.B1     net (fanout=4)        1.103   rbcp_reg/regXCEData<4>
    SLICE_X89Y100.BMUX   Tilo                  0.313   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o1
    SLICE_X87Y100.SR     net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o
    SLICE_X87Y100.CLK    Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.984ns logic, 1.599ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.469ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.030ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y100.B4     net (fanout=601)      4.070   rst_read_sync
    SLICE_X89Y100.B      Tilo                  0.259   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X87Y100.CLK    net (fanout=2)        0.310   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (0.650ns logic, 4.380ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.436ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.063ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X89Y100.B1     net (fanout=4)        1.103   rbcp_reg/regXCEData<4>
    SLICE_X89Y100.B      Tilo                  0.259   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X87Y100.CLK    net (fanout=2)        0.310   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.650ns logic, 1.413ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.522ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X89Y100.B1     net (fanout=4)        0.692   rbcp_reg/regXCEData<4>
    SLICE_X89Y100.BMUX   Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o1
    SLICE_X87Y100.SR     net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o
    SLICE_X87Y100.CLK    Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.522ns (0.556ns logic, 0.966ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y100.B4     net (fanout=601)      2.575   rst_read_sync
    SLICE_X89Y100.BMUX   Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o1
    SLICE_X87Y100.SR     net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o
    SLICE_X87Y100.CLK    Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (0.556ns logic, 2.849ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.169ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.169ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y94.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X89Y100.B1     net (fanout=4)        0.692   rbcp_reg/regXCEData<4>
    SLICE_X89Y100.B      Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X87Y100.CLK    net (fanout=2)        0.123   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (0.354ns logic, 0.815ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.052ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      3.052ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X89Y100.B4     net (fanout=601)      2.575   rst_read_sync
    SLICE_X89Y100.B      Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X87Y100.CLK    net (fanout=2)        0.123   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.354ns logic, 2.698ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.891ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X88Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.608ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.891ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y98.C1      net (fanout=601)      4.330   rst_read_sync
    SLICE_X87Y98.C       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X88Y98.CLK     net (fanout=2)        0.911   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      5.891ns (0.650ns logic, 5.241ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.222ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.277ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X87Y98.C5      net (fanout=4)        0.716   rbcp_reg/regXCEData<3>
    SLICE_X87Y98.C       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X88Y98.CLK     net (fanout=2)        0.911   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.650ns logic, 1.627ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X88Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y98.C1      net (fanout=601)      4.330   rst_read_sync
    SLICE_X87Y98.CMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o1
    SLICE_X88Y98.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o
    SLICE_X88Y98.CLK     Trck                  0.193   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.723ns (0.897ns logic, 4.826ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X87Y98.C5      net (fanout=4)        0.716   rbcp_reg/regXCEData<3>
    SLICE_X87Y98.CMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o1
    SLICE_X88Y98.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o
    SLICE_X88Y98.CLK     Trck                  0.193   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (0.897ns logic, 1.212ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X88Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.156ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X87Y98.C5      net (fanout=4)        0.398   rbcp_reg/regXCEData<3>
    SLICE_X87Y98.CMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o1
    SLICE_X88Y98.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o
    SLICE_X88Y98.CLK     Tremck      (-Th)    -0.083   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.484ns logic, 0.672ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y98.C1      net (fanout=601)      2.817   rst_read_sync
    SLICE_X87Y98.CMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o1
    SLICE_X88Y98.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o
    SLICE_X88Y98.CLK     Tremck      (-Th)    -0.083   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (0.484ns logic, 3.091ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X88Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.224ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.224ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X87Y98.C5      net (fanout=4)        0.398   rbcp_reg/regXCEData<3>
    SLICE_X87Y98.C       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X88Y98.CLK     net (fanout=2)        0.472   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.354ns logic, 0.870ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X88Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.643ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      3.643ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y98.C1      net (fanout=601)      2.817   rst_read_sync
    SLICE_X87Y98.C       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X88Y98.CLK     net (fanout=2)        0.472   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (0.354ns logic, 3.289ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.637ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X85Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y96.A4      net (fanout=601)      3.993   rst_read_sync
    SLICE_X82Y96.AMUX    Tilo                  0.261   trig_offset_reg_2_P_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o1
    SLICE_X85Y95.SR      net (fanout=2)        0.712   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o
    SLICE_X85Y95.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (0.932ns logic, 4.705ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X82Y96.A2      net (fanout=4)        1.279   rbcp_reg/regXCEData<2>
    SLICE_X82Y96.AMUX    Tilo                  0.261   trig_offset_reg_2_P_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o1
    SLICE_X85Y95.SR      net (fanout=2)        0.712   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o
    SLICE_X85Y95.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (0.932ns logic, 1.991ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X85Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.411ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.088ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y96.A4      net (fanout=601)      3.993   rst_read_sync
    SLICE_X82Y96.A       Tilo                  0.203   trig_offset_reg_2_P_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X85Y95.CLK     net (fanout=2)        0.501   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (0.594ns logic, 4.494ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.125ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.374ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X82Y96.A2      net (fanout=4)        1.279   rbcp_reg/regXCEData<2>
    SLICE_X82Y96.A       Tilo                  0.203   trig_offset_reg_2_P_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X85Y95.CLK     net (fanout=2)        0.501   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (0.594ns logic, 1.780ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X85Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.768ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X82Y96.A2      net (fanout=4)        0.818   rbcp_reg/regXCEData<2>
    SLICE_X82Y96.AMUX    Tilo                  0.191   trig_offset_reg_2_P_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o1
    SLICE_X85Y95.SR      net (fanout=2)        0.406   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o
    SLICE_X85Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.544ns logic, 1.224ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.460ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y96.A4      net (fanout=601)      2.510   rst_read_sync
    SLICE_X82Y96.AMUX    Tilo                  0.191   trig_offset_reg_2_P_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o1
    SLICE_X85Y95.SR      net (fanout=2)        0.406   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o
    SLICE_X85Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (0.544ns logic, 2.916ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X85Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.422ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      1.422ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X82Y96.A2      net (fanout=4)        0.818   rbcp_reg/regXCEData<2>
    SLICE_X82Y96.A       Tilo                  0.156   trig_offset_reg_2_P_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X85Y95.CLK     net (fanout=2)        0.250   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.354ns logic, 1.068ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X85Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.114ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y96.A4      net (fanout=601)      2.510   rst_read_sync
    SLICE_X82Y96.A       Tilo                  0.156   trig_offset_reg_2_P_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X85Y95.CLK     net (fanout=2)        0.250   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.354ns logic, 2.760ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.633ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X87Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y96.C2      net (fanout=601)      4.526   rst_read_sync
    SLICE_X86Y96.CMUX    Tilo                  0.261   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o1
    SLICE_X87Y96.SR      net (fanout=2)        1.175   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o
    SLICE_X87Y96.CLK     Trck                  0.280   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (0.932ns logic, 5.701ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X86Y96.C4      net (fanout=4)        0.498   rbcp_reg/regXCEData<1>
    SLICE_X86Y96.CMUX    Tilo                  0.261   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o1
    SLICE_X87Y96.SR      net (fanout=2)        1.175   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o
    SLICE_X87Y96.CLK     Trck                  0.280   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.932ns logic, 1.673ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X87Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.904ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.595ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y96.C2      net (fanout=601)      4.526   rst_read_sync
    SLICE_X86Y96.C       Tilo                  0.204   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X87Y96.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (0.595ns logic, 5.000ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.932ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.567ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X86Y96.C4      net (fanout=4)        0.498   rbcp_reg/regXCEData<1>
    SLICE_X86Y96.C       Tilo                  0.204   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X87Y96.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      1.567ns (0.595ns logic, 0.972ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X87Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X86Y96.C4      net (fanout=4)        0.292   rbcp_reg/regXCEData<1>
    SLICE_X86Y96.CMUX    Tilo                  0.191   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o1
    SLICE_X87Y96.SR      net (fanout=2)        0.763   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o
    SLICE_X87Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.544ns logic, 1.055ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.242ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y96.C2      net (fanout=601)      2.935   rst_read_sync
    SLICE_X86Y96.CMUX    Tilo                  0.191   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o1
    SLICE_X87Y96.SR      net (fanout=2)        0.763   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o
    SLICE_X87Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.242ns (0.544ns logic, 3.698ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X87Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.937ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      0.937ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X86Y96.C4      net (fanout=4)        0.292   rbcp_reg/regXCEData<1>
    SLICE_X86Y96.C       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X87Y96.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.354ns logic, 0.583ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X87Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.580ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      3.580ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y96.C2      net (fanout=601)      2.935   rst_read_sync
    SLICE_X86Y96.C       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X87Y96.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.354ns logic, 3.226ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.886ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X47Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X46Y118.B5     net (fanout=940)      3.617   rst_sync
    SLICE_X46Y118.BMUX   Tilo                  0.251   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_789_o1
    SLICE_X47Y118.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[7]_AND_789_o
    SLICE_X47Y118.CLK    Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (0.939ns logic, 3.947ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X46Y118.B4     net (fanout=5)        1.082   rbcp_reg/regX94Data<7>
    SLICE_X46Y118.BMUX   Tilo                  0.251   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_789_o1
    SLICE_X47Y118.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[7]_AND_789_o
    SLICE_X47Y118.CLK    Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (0.922ns logic, 1.412ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X47Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.296ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X46Y118.B5     net (fanout=940)      3.617   rst_sync
    SLICE_X46Y118.B      Tilo                  0.205   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X47Y118.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[7]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (0.613ns logic, 4.091ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.848ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X46Y118.B4     net (fanout=5)        1.082   rbcp_reg/regX94Data<7>
    SLICE_X46Y118.B      Tilo                  0.205   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X47Y118.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[7]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (0.596ns logic, 1.556ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X47Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.315ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X46Y118.B4     net (fanout=5)        0.612   rbcp_reg/regX94Data<7>
    SLICE_X46Y118.BMUX   Tilo                  0.183   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_789_o1
    SLICE_X47Y118.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[7]_AND_789_o
    SLICE_X47Y118.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.536ns logic, 0.779ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.017ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X46Y118.B5     net (fanout=940)      2.312   rst_sync
    SLICE_X46Y118.BMUX   Tilo                  0.183   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_789_o1
    SLICE_X47Y118.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[7]_AND_789_o
    SLICE_X47Y118.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.538ns logic, 2.479ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X47Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.243ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.243ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X46Y118.B4     net (fanout=5)        0.612   rbcp_reg/regX94Data<7>
    SLICE_X46Y118.B      Tilo                  0.142   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X47Y118.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[7]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.340ns logic, 0.903ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X47Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.945ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      2.945ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X46Y118.B5     net (fanout=940)      2.312   rst_sync
    SLICE_X46Y118.B      Tilo                  0.142   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X47Y118.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[7]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (0.342ns logic, 2.603ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.519ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X46Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.481ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X47Y113.D3     net (fanout=940)      3.126   rst_sync
    SLICE_X47Y113.D      Tilo                  0.259   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X46Y113.CLK    net (fanout=2)        0.726   rst_DRS_SAMP_FREQ[6]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (0.667ns logic, 3.852ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.735ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.265ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X47Y113.D1     net (fanout=5)        0.889   rbcp_reg/regX94Data<6>
    SLICE_X47Y113.D      Tilo                  0.259   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X46Y113.CLK    net (fanout=2)        0.726   rst_DRS_SAMP_FREQ[6]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.650ns logic, 1.615ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X46Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X47Y113.D3     net (fanout=940)      3.126   rst_sync
    SLICE_X47Y113.DMUX   Tilo                  0.313   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_791_o1
    SLICE_X46Y113.SR     net (fanout=2)        0.302   rst_DRS_SAMP_FREQ[6]_AND_791_o
    SLICE_X46Y113.CLK    Trck                  0.193   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (0.914ns logic, 3.428ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X47Y113.D1     net (fanout=5)        0.889   rbcp_reg/regX94Data<6>
    SLICE_X47Y113.DMUX   Tilo                  0.313   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_791_o1
    SLICE_X46Y113.SR     net (fanout=2)        0.302   rst_DRS_SAMP_FREQ[6]_AND_791_o
    SLICE_X46Y113.CLK    Trck                  0.193   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.088ns (0.897ns logic, 1.191ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X46Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X47Y113.D1     net (fanout=5)        0.530   rbcp_reg/regX94Data<6>
    SLICE_X47Y113.DMUX   Tilo                  0.203   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_791_o1
    SLICE_X46Y113.SR     net (fanout=2)        0.159   rst_DRS_SAMP_FREQ[6]_AND_791_o
    SLICE_X46Y113.CLK    Tremck      (-Th)    -0.083   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.484ns logic, 0.689ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.693ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X47Y113.D3     net (fanout=940)      2.048   rst_sync
    SLICE_X47Y113.DMUX   Tilo                  0.203   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_791_o1
    SLICE_X46Y113.SR     net (fanout=2)        0.159   rst_DRS_SAMP_FREQ[6]_AND_791_o
    SLICE_X46Y113.CLK    Tremck      (-Th)    -0.083   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (0.486ns logic, 2.207ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X46Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.217ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.217ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X47Y113.D1     net (fanout=5)        0.530   rbcp_reg/regX94Data<6>
    SLICE_X47Y113.D      Tilo                  0.156   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X46Y113.CLK    net (fanout=2)        0.333   rst_DRS_SAMP_FREQ[6]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.354ns logic, 0.863ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X46Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.737ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      2.737ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X47Y113.D3     net (fanout=940)      2.048   rst_sync
    SLICE_X47Y113.D      Tilo                  0.156   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X46Y113.CLK    net (fanout=2)        0.333   rst_DRS_SAMP_FREQ[6]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (0.356ns logic, 2.381ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.159ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X50Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X49Y111.A4     net (fanout=940)      2.712   rst_sync
    SLICE_X49Y111.AMUX   Tilo                  0.313   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_793_o1
    SLICE_X50Y111.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[5]_AND_793_o
    SLICE_X50Y111.CLK    Trck                  0.230   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.159ns (0.951ns logic, 3.208ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X49Y111.A5     net (fanout=5)        0.358   rbcp_reg/regX94Data<5>
    SLICE_X49Y111.AMUX   Tilo                  0.313   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_793_o1
    SLICE_X50Y111.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[5]_AND_793_o
    SLICE_X50Y111.CLK    Trck                  0.230   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.934ns logic, 0.854ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X50Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.307ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X49Y111.A4     net (fanout=940)      2.712   rst_sync
    SLICE_X49Y111.A      Tilo                  0.259   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X50Y111.CLK    net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[5]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (0.667ns logic, 3.026ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.678ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X49Y111.A5     net (fanout=5)        0.358   rbcp_reg/regX94Data<5>
    SLICE_X49Y111.A      Tilo                  0.259   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X50Y111.CLK    net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[5]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.650ns logic, 0.672ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X50Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.960ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X49Y111.A5     net (fanout=5)        0.178   rbcp_reg/regX94Data<5>
    SLICE_X49Y111.AMUX   Tilo                  0.203   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_793_o1
    SLICE_X50Y111.SR     net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[5]_AND_793_o
    SLICE_X50Y111.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.508ns logic, 0.452ns route)
                                                       (52.9% logic, 47.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.535ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X49Y111.A4     net (fanout=940)      1.751   rst_sync
    SLICE_X49Y111.AMUX   Tilo                  0.203   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_793_o1
    SLICE_X50Y111.SR     net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[5]_AND_793_o
    SLICE_X50Y111.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.510ns logic, 2.025ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X50Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.659ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X49Y111.A5     net (fanout=5)        0.178   rbcp_reg/regX94Data<5>
    SLICE_X49Y111.A      Tilo                  0.156   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X50Y111.CLK    net (fanout=2)        0.127   rst_DRS_SAMP_FREQ[5]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.354ns logic, 0.305ns route)
                                                       (53.7% logic, 46.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X50Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.234ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      2.234ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X49Y111.A4     net (fanout=940)      1.751   rst_sync
    SLICE_X49Y111.A      Tilo                  0.156   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X50Y111.CLK    net (fanout=2)        0.127   rst_DRS_SAMP_FREQ[5]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.356ns logic, 1.878ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.618ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X47Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X47Y116.A4     net (fanout=940)      3.329   rst_sync
    SLICE_X47Y116.AMUX   Tilo                  0.313   rst_DRS_SAMP_FREQ[4]_AND_794_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_795_o1
    SLICE_X47Y117.SR     net (fanout=2)        0.288   rst_DRS_SAMP_FREQ[4]_AND_795_o
    SLICE_X47Y117.CLK    Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (1.001ns logic, 3.617ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X47Y116.A3     net (fanout=5)        0.923   rbcp_reg/regX94Data<4>
    SLICE_X47Y116.AMUX   Tilo                  0.313   rst_DRS_SAMP_FREQ[4]_AND_794_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_795_o1
    SLICE_X47Y117.SR     net (fanout=2)        0.288   rst_DRS_SAMP_FREQ[4]_AND_795_o
    SLICE_X47Y117.CLK    Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.195ns (0.984ns logic, 1.211ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X47Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.534ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.466ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X47Y116.A4     net (fanout=940)      3.329   rst_sync
    SLICE_X47Y116.A      Tilo                  0.259   rst_DRS_SAMP_FREQ[4]_AND_794_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X47Y117.CLK    net (fanout=2)        0.470   rst_DRS_SAMP_FREQ[4]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (0.667ns logic, 3.799ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.957ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.043ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X47Y116.A3     net (fanout=5)        0.923   rbcp_reg/regX94Data<4>
    SLICE_X47Y116.A      Tilo                  0.259   rst_DRS_SAMP_FREQ[4]_AND_794_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X47Y117.CLK    net (fanout=2)        0.470   rst_DRS_SAMP_FREQ[4]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (0.650ns logic, 1.393ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X47Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X47Y116.A3     net (fanout=5)        0.544   rbcp_reg/regX94Data<4>
    SLICE_X47Y116.AMUX   Tilo                  0.203   rst_DRS_SAMP_FREQ[4]_AND_794_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_795_o1
    SLICE_X47Y117.SR     net (fanout=2)        0.118   rst_DRS_SAMP_FREQ[4]_AND_795_o
    SLICE_X47Y117.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.556ns logic, 0.662ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.816ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X47Y116.A4     net (fanout=940)      2.140   rst_sync
    SLICE_X47Y116.AMUX   Tilo                  0.203   rst_DRS_SAMP_FREQ[4]_AND_794_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_795_o1
    SLICE_X47Y117.SR     net (fanout=2)        0.118   rst_DRS_SAMP_FREQ[4]_AND_795_o
    SLICE_X47Y117.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (0.558ns logic, 2.258ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X47Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.159ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.159ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X47Y116.A3     net (fanout=5)        0.544   rbcp_reg/regX94Data<4>
    SLICE_X47Y116.A      Tilo                  0.156   rst_DRS_SAMP_FREQ[4]_AND_794_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X47Y117.CLK    net (fanout=2)        0.261   rst_DRS_SAMP_FREQ[4]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (0.354ns logic, 0.805ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X47Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.757ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X47Y116.A4     net (fanout=940)      2.140   rst_sync
    SLICE_X47Y116.A      Tilo                  0.156   rst_DRS_SAMP_FREQ[4]_AND_794_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X47Y117.CLK    net (fanout=2)        0.261   rst_DRS_SAMP_FREQ[4]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.356ns logic, 2.401ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.890ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X48Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X48Y117.A1     net (fanout=940)      3.510   rst_sync
    SLICE_X48Y117.AMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_797_o1
    SLICE_X48Y116.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[3]_AND_797_o
    SLICE_X48Y116.CLK    Trck                  0.215   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (0.884ns logic, 4.006ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X48Y117.A2     net (fanout=5)        1.234   rbcp_reg/regX94Data<3>
    SLICE_X48Y117.AMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_797_o1
    SLICE_X48Y116.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[3]_AND_797_o
    SLICE_X48Y116.CLK    Trck                  0.215   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.867ns logic, 1.730ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X48Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.594ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.406ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X48Y117.A1     net (fanout=940)      3.510   rst_sync
    SLICE_X48Y117.A      Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X48Y116.CLK    net (fanout=2)        0.285   rst_DRS_SAMP_FREQ[3]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (0.611ns logic, 3.795ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.887ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X48Y117.A2     net (fanout=5)        1.234   rbcp_reg/regX94Data<3>
    SLICE_X48Y117.A      Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X48Y116.CLK    net (fanout=2)        0.285   rst_DRS_SAMP_FREQ[3]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (0.594ns logic, 1.519ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X48Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.459ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X48Y117.A2     net (fanout=5)        0.716   rbcp_reg/regX94Data<3>
    SLICE_X48Y117.AMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_797_o1
    SLICE_X48Y116.SR     net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[3]_AND_797_o
    SLICE_X48Y116.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.474ns logic, 0.985ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.024ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X48Y117.A1     net (fanout=940)      2.279   rst_sync
    SLICE_X48Y117.AMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_797_o1
    SLICE_X48Y116.SR     net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[3]_AND_797_o
    SLICE_X48Y116.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (0.476ns logic, 2.548ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X48Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.183ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.183ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X48Y117.A2     net (fanout=5)        0.716   rbcp_reg/regX94Data<3>
    SLICE_X48Y117.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X48Y116.CLK    net (fanout=2)        0.113   rst_DRS_SAMP_FREQ[3]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.354ns logic, 0.829ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X48Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.748ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X48Y117.A1     net (fanout=940)      2.279   rst_sync
    SLICE_X48Y117.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X48Y116.CLK    net (fanout=2)        0.113   rst_DRS_SAMP_FREQ[3]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.356ns logic, 2.392ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.772ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X52Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X51Y116.A4     net (fanout=940)      3.340   rst_sync
    SLICE_X51Y116.AMUX   Tilo                  0.313   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_803_o1
    SLICE_X52Y116.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[0]_AND_803_o
    SLICE_X52Y116.CLK    Trck                  0.215   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (0.936ns logic, 3.836ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X51Y116.A5     net (fanout=5)        0.777   rbcp_reg/regX94Data<0>
    SLICE_X51Y116.AMUX   Tilo                  0.313   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_803_o1
    SLICE_X52Y116.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[0]_AND_803_o
    SLICE_X52Y116.CLK    Trck                  0.215   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (0.919ns logic, 1.273ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X52Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.683ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.317ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X51Y116.A4     net (fanout=940)      3.340   rst_sync
    SLICE_X51Y116.A      Tilo                  0.259   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X52Y116.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[0]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (0.667ns logic, 3.650ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.263ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.737ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X51Y116.A5     net (fanout=5)        0.777   rbcp_reg/regX94Data<0>
    SLICE_X51Y116.A      Tilo                  0.259   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X52Y116.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[0]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.737ns (0.650ns logic, 1.087ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X52Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.176ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X51Y116.A5     net (fanout=5)        0.416   rbcp_reg/regX94Data<0>
    SLICE_X51Y116.AMUX   Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_803_o1
    SLICE_X52Y116.SR     net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[0]_AND_803_o
    SLICE_X52Y116.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.176ns (0.486ns logic, 0.690ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.913ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X51Y116.A4     net (fanout=940)      2.151   rst_sync
    SLICE_X51Y116.AMUX   Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_803_o1
    SLICE_X52Y116.SR     net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[0]_AND_803_o
    SLICE_X52Y116.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.488ns logic, 2.425ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X52Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.893ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      0.893ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X51Y116.A5     net (fanout=5)        0.416   rbcp_reg/regX94Data<0>
    SLICE_X51Y116.A      Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X52Y116.CLK    net (fanout=2)        0.123   rst_DRS_SAMP_FREQ[0]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      0.893ns (0.354ns logic, 0.539ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X52Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.630ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      2.630ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X51Y116.A4     net (fanout=940)      2.151   rst_sync
    SLICE_X51Y116.A      Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X52Y116.CLK    net (fanout=2)        0.123   rst_DRS_SAMP_FREQ[0]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (0.356ns logic, 2.274ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.747ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X48Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X53Y113.A4     net (fanout=940)      3.275   rst_sync
    SLICE_X53Y113.AMUX   Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_799_o1
    SLICE_X48Y113.SR     net (fanout=2)        0.536   rst_DRS_SAMP_FREQ[2]_AND_799_o
    SLICE_X48Y113.CLK    Trck                  0.215   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (0.936ns logic, 3.811ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X53Y113.A2     net (fanout=5)        0.647   rbcp_reg/regX94Data<2>
    SLICE_X53Y113.AMUX   Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_799_o1
    SLICE_X48Y113.SR     net (fanout=2)        0.536   rst_DRS_SAMP_FREQ[2]_AND_799_o
    SLICE_X48Y113.CLK    Trck                  0.215   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (0.919ns logic, 1.183ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X48Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.562ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.438ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X53Y113.A4     net (fanout=940)      3.275   rst_sync
    SLICE_X53Y113.A      Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X48Y113.CLK    net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[2]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      4.438ns (0.667ns logic, 3.771ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.207ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.793ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X53Y113.A2     net (fanout=5)        0.647   rbcp_reg/regX94Data<2>
    SLICE_X53Y113.A      Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X48Y113.CLK    net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[2]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (0.650ns logic, 1.143ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X48Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.189ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X53Y113.A2     net (fanout=5)        0.395   rbcp_reg/regX94Data<2>
    SLICE_X53Y113.AMUX   Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_799_o1
    SLICE_X48Y113.SR     net (fanout=2)        0.308   rst_DRS_SAMP_FREQ[2]_AND_799_o
    SLICE_X48Y113.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.189ns (0.486ns logic, 0.703ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X53Y113.A4     net (fanout=940)      2.110   rst_sync
    SLICE_X53Y113.AMUX   Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_799_o1
    SLICE_X48Y113.SR     net (fanout=2)        0.308   rst_DRS_SAMP_FREQ[2]_AND_799_o
    SLICE_X48Y113.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (0.488ns logic, 2.418ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X48Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.979ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      0.979ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X53Y113.A2     net (fanout=5)        0.395   rbcp_reg/regX94Data<2>
    SLICE_X53Y113.A      Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X48Y113.CLK    net (fanout=2)        0.230   rst_DRS_SAMP_FREQ[2]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.354ns logic, 0.625ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X48Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.696ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X53Y113.A4     net (fanout=940)      2.110   rst_sync
    SLICE_X53Y113.A      Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X48Y113.CLK    net (fanout=2)        0.230   rst_DRS_SAMP_FREQ[2]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (0.356ns logic, 2.340ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.499ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X51Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X50Y112.A1     net (fanout=940)      3.246   rst_sync
    SLICE_X50Y112.AMUX   Tilo                  0.251   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_801_o1
    SLICE_X51Y113.SR     net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[1]_AND_801_o
    SLICE_X51Y113.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.499ns (0.939ns logic, 3.560ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.878ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X50Y112.A2     net (fanout=5)        0.642   rbcp_reg/regX94Data<1>
    SLICE_X50Y112.AMUX   Tilo                  0.251   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_801_o1
    SLICE_X51Y113.SR     net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[1]_AND_801_o
    SLICE_X51Y113.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (0.922ns logic, 0.956ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X51Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.673ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.327ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X50Y112.A1     net (fanout=940)      3.246   rst_sync
    SLICE_X50Y112.A      Tilo                  0.205   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X51Y113.CLK    net (fanout=2)        0.468   rst_DRS_SAMP_FREQ[1]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (0.613ns logic, 3.714ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.294ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.706ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X50Y112.A2     net (fanout=5)        0.642   rbcp_reg/regX94Data<1>
    SLICE_X50Y112.A      Tilo                  0.205   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X51Y113.CLK    net (fanout=2)        0.468   rst_DRS_SAMP_FREQ[1]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (0.596ns logic, 1.110ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X51Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X50Y112.A2     net (fanout=5)        0.404   rbcp_reg/regX94Data<1>
    SLICE_X50Y112.AMUX   Tilo                  0.183   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_801_o1
    SLICE_X51Y113.SR     net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[1]_AND_801_o
    SLICE_X51Y113.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.536ns logic, 0.528ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X50Y112.A1     net (fanout=940)      2.123   rst_sync
    SLICE_X50Y112.AMUX   Tilo                  0.183   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_801_o1
    SLICE_X51Y113.SR     net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[1]_AND_801_o
    SLICE_X51Y113.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.538ns logic, 2.247ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X51Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.003ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.003ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X50Y112.A2     net (fanout=5)        0.404   rbcp_reg/regX94Data<1>
    SLICE_X50Y112.A      Tilo                  0.142   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X51Y113.CLK    net (fanout=2)        0.259   rst_DRS_SAMP_FREQ[1]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.340ns logic, 0.663ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X51Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.724ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      2.724ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X50Y112.A1     net (fanout=940)      2.123   rst_sync
    SLICE_X50Y112.A      Tilo                  0.142   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X51Y113.CLK    net (fanout=2)        0.259   rst_DRS_SAMP_FREQ[1]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.342ns logic, 2.382ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.062ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.062ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X52Y110.C4     net (fanout=5)        0.518   rbcp_reg/regX94Data<5>
    SLICE_X52Y110.CMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o1
    SLICE_X54Y108.SR     net (fanout=2)        0.662   rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o
    SLICE_X54Y108.CLK    Trck                  0.230   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.882ns logic, 1.180ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.C3     net (fanout=12)       0.336   rst_refclk
    SLICE_X52Y110.CMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o1
    SLICE_X54Y108.SR     net (fanout=2)        0.662   rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o
    SLICE_X54Y108.CLK    Trck                  0.230   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.938ns logic, 0.998ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  98.163ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.837ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X52Y110.C4     net (fanout=5)        0.518   rbcp_reg/regX94Data<5>
    SLICE_X52Y110.C      Tilo                  0.204   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X54Y108.CLK    net (fanout=2)        0.724   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.595ns logic, 1.242ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.289ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.711ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.C3     net (fanout=12)       0.336   rst_refclk
    SLICE_X52Y110.C      Tilo                  0.204   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X54Y108.CLK    net (fanout=2)        0.724   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (0.651ns logic, 1.060ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.058ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.C3     net (fanout=12)       0.197   rst_refclk
    SLICE_X52Y110.CMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o1
    SLICE_X54Y108.SR     net (fanout=2)        0.329   rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o
    SLICE_X54Y108.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.058ns (0.532ns logic, 0.526ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.128ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X52Y110.C4     net (fanout=5)        0.303   rbcp_reg/regX94Data<5>
    SLICE_X52Y110.CMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o1
    SLICE_X54Y108.SR     net (fanout=2)        0.329   rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o
    SLICE_X54Y108.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.496ns logic, 0.632ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.993ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      0.993ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.C3     net (fanout=12)       0.197   rst_refclk
    SLICE_X52Y110.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X54Y108.CLK    net (fanout=2)        0.406   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.390ns logic, 0.603ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.063ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.063ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X52Y110.C4     net (fanout=5)        0.303   rbcp_reg/regX94Data<5>
    SLICE_X52Y110.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X54Y108.CLK    net (fanout=2)        0.406   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.354ns logic, 0.709ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.493ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X47Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X47Y120.B3     net (fanout=12)       2.141   rst_refclk
    SLICE_X47Y120.BMUX   Tilo                  0.313   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o1
    SLICE_X47Y120.SR     net (fanout=2)        0.310   rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o
    SLICE_X47Y120.CLK    Trck                  0.282   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (1.042ns logic, 2.451ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X47Y120.B5     net (fanout=5)        1.252   rbcp_reg/regX94Data<7>
    SLICE_X47Y120.BMUX   Tilo                  0.313   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o1
    SLICE_X47Y120.SR     net (fanout=2)        0.310   rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o
    SLICE_X47Y120.CLK    Trck                  0.282   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.986ns logic, 1.562ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X47Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.846ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X47Y120.B3     net (fanout=12)       2.141   rst_refclk
    SLICE_X47Y120.B      Tilo                  0.259   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X47Y120.CLK    net (fanout=2)        0.307   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (0.706ns logic, 2.448ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.791ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.209ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X47Y120.B5     net (fanout=5)        1.252   rbcp_reg/regX94Data<7>
    SLICE_X47Y120.B      Tilo                  0.259   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X47Y120.CLK    net (fanout=2)        0.307   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (0.650ns logic, 1.559ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X47Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.433ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X47Y120.B5     net (fanout=5)        0.707   rbcp_reg/regX94Data<7>
    SLICE_X47Y120.BMUX   Tilo                  0.203   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o1
    SLICE_X47Y120.SR     net (fanout=2)        0.167   rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o
    SLICE_X47Y120.CLK    Tremck      (-Th)    -0.158   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.559ns logic, 0.874ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.036ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X47Y120.B3     net (fanout=12)       1.274   rst_refclk
    SLICE_X47Y120.BMUX   Tilo                  0.203   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o1
    SLICE_X47Y120.SR     net (fanout=2)        0.167   rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o
    SLICE_X47Y120.CLK    Tremck      (-Th)    -0.158   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.595ns logic, 1.441ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X47Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.223ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.223ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X47Y120.B5     net (fanout=5)        0.707   rbcp_reg/regX94Data<7>
    SLICE_X47Y120.B      Tilo                  0.156   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X47Y120.CLK    net (fanout=2)        0.162   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.354ns logic, 0.869ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X47Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.826ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.826ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X47Y120.B3     net (fanout=12)       1.274   rst_refclk
    SLICE_X47Y120.B      Tilo                  0.156   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X47Y120.CLK    net (fanout=2)        0.162   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.390ns logic, 1.436ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.716ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X48Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.716ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X48Y112.A4     net (fanout=12)       1.291   rst_refclk
    SLICE_X48Y112.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o1
    SLICE_X48Y112.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o
    SLICE_X48Y112.CLK    Trck                  0.215   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (0.923ns logic, 1.793ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X48Y112.A1     net (fanout=5)        0.687   rbcp_reg/regX94Data<6>
    SLICE_X48Y112.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o1
    SLICE_X48Y112.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o
    SLICE_X48Y112.CLK    Trck                  0.215   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (0.867ns logic, 1.189ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X48Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.378ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.622ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X48Y112.A4     net (fanout=12)       1.291   rst_refclk
    SLICE_X48Y112.A      Tilo                  0.203   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X48Y112.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (0.650ns logic, 1.972ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.038ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X48Y112.A1     net (fanout=5)        0.687   rbcp_reg/regX94Data<6>
    SLICE_X48Y112.A      Tilo                  0.203   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X48Y112.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.594ns logic, 1.368ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X48Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.176ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X48Y112.A1     net (fanout=5)        0.401   rbcp_reg/regX94Data<6>
    SLICE_X48Y112.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o1
    SLICE_X48Y112.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o
    SLICE_X48Y112.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.176ns (0.474ns logic, 0.702ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.528ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X48Y112.A4     net (fanout=12)       0.717   rst_refclk
    SLICE_X48Y112.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o1
    SLICE_X48Y112.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o
    SLICE_X48Y112.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.510ns logic, 1.018ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X48Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.109ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.109ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X48Y112.A1     net (fanout=5)        0.401   rbcp_reg/regX94Data<6>
    SLICE_X48Y112.A      Tilo                  0.156   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X48Y112.CLK    net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.354ns logic, 0.755ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X48Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.461ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.461ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X48Y112.A4     net (fanout=12)       0.717   rst_refclk
    SLICE_X48Y112.A      Tilo                  0.156   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X48Y112.CLK    net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (0.390ns logic, 1.071ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.101ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X55Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X52Y110.B1     net (fanout=5)        0.648   rbcp_reg/regX94Data<2>
    SLICE_X52Y110.BMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o1
    SLICE_X55Y110.SR     net (fanout=2)        0.521   rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o
    SLICE_X55Y110.CLK    Trck                  0.280   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.932ns logic, 1.169ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.B2     net (fanout=12)       0.482   rst_refclk
    SLICE_X52Y110.BMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o1
    SLICE_X55Y110.SR     net (fanout=2)        0.521   rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o
    SLICE_X55Y110.CLK    Trck                  0.280   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.991ns (0.988ns logic, 1.003ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X55Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  98.038ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X52Y110.B1     net (fanout=5)        0.648   rbcp_reg/regX94Data<2>
    SLICE_X52Y110.B      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X55Y110.CLK    net (fanout=2)        0.720   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.594ns logic, 1.368ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.148ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.B2     net (fanout=12)       0.482   rst_refclk
    SLICE_X52Y110.B      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X55Y110.CLK    net (fanout=2)        0.720   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.650ns logic, 1.202ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X55Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.B2     net (fanout=12)       0.254   rst_refclk
    SLICE_X52Y110.BMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o1
    SLICE_X55Y110.SR     net (fanout=2)        0.279   rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o
    SLICE_X55Y110.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.580ns logic, 0.533ns route)
                                                       (52.1% logic, 47.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.190ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X52Y110.B1     net (fanout=5)        0.367   rbcp_reg/regX94Data<2>
    SLICE_X52Y110.BMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o1
    SLICE_X55Y110.SR     net (fanout=2)        0.279   rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o
    SLICE_X55Y110.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.544ns logic, 0.646ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X55Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.046ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.046ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.B2     net (fanout=12)       0.254   rst_refclk
    SLICE_X52Y110.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X55Y110.CLK    net (fanout=2)        0.402   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.390ns logic, 0.656ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X55Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.123ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X52Y110.B1     net (fanout=5)        0.367   rbcp_reg/regX94Data<2>
    SLICE_X52Y110.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X55Y110.CLK    net (fanout=2)        0.402   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.354ns logic, 0.769ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.362ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X44Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X44Y116.A4     net (fanout=12)       1.937   rst_refclk
    SLICE_X44Y116.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o1
    SLICE_X44Y116.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o
    SLICE_X44Y116.CLK    Trck                  0.215   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (0.923ns logic, 2.439ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X44Y116.A2     net (fanout=5)        1.256   rbcp_reg/regX94Data<4>
    SLICE_X44Y116.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o1
    SLICE_X44Y116.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o
    SLICE_X44Y116.CLK    Trck                  0.215   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (0.867ns logic, 1.758ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X44Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.732ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.268ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X44Y116.A4     net (fanout=12)       1.937   rst_refclk
    SLICE_X44Y116.A      Tilo                  0.203   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X44Y116.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (0.650ns logic, 2.618ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.469ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.531ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X44Y116.A2     net (fanout=5)        1.256   rbcp_reg/regX94Data<4>
    SLICE_X44Y116.A      Tilo                  0.203   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X44Y116.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      2.531ns (0.594ns logic, 1.937ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X44Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.557ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X44Y116.A2     net (fanout=5)        0.782   rbcp_reg/regX94Data<4>
    SLICE_X44Y116.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o1
    SLICE_X44Y116.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o
    SLICE_X44Y116.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.474ns logic, 1.083ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X44Y116.A4     net (fanout=12)       1.109   rst_refclk
    SLICE_X44Y116.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o1
    SLICE_X44Y116.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o
    SLICE_X44Y116.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.510ns logic, 1.410ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X44Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X44Y116.A2     net (fanout=5)        0.782   rbcp_reg/regX94Data<4>
    SLICE_X44Y116.A      Tilo                  0.156   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X44Y116.CLK    net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (0.354ns logic, 1.136ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X44Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.853ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.853ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X44Y116.A4     net (fanout=12)       1.109   rst_refclk
    SLICE_X44Y116.A      Tilo                  0.156   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X44Y116.CLK    net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.390ns logic, 1.463ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.747ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X55Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.D2     net (fanout=12)       1.260   rst_refclk
    SLICE_X52Y110.DMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o1
    SLICE_X55Y111.SR     net (fanout=2)        0.499   rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o
    SLICE_X55Y111.CLK    Trck                  0.280   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.988ns logic, 1.759ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X52Y110.D3     net (fanout=5)        0.503   rbcp_reg/regX94Data<3>
    SLICE_X52Y110.DMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o1
    SLICE_X55Y111.SR     net (fanout=2)        0.499   rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o
    SLICE_X55Y111.CLK    Trck                  0.280   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (0.932ns logic, 1.002ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X55Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.411ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.589ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.D2     net (fanout=12)       1.260   rst_refclk
    SLICE_X52Y110.D      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X55Y111.CLK    net (fanout=2)        0.679   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (0.650ns logic, 1.939ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.224ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.776ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X52Y110.D3     net (fanout=5)        0.503   rbcp_reg/regX94Data<3>
    SLICE_X52Y110.D      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X55Y111.CLK    net (fanout=2)        0.679   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (0.594ns logic, 1.182ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X55Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X52Y110.D3     net (fanout=5)        0.287   rbcp_reg/regX94Data<3>
    SLICE_X52Y110.DMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o1
    SLICE_X55Y111.SR     net (fanout=2)        0.230   rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o
    SLICE_X55Y111.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.544ns logic, 0.517ns route)
                                                       (51.3% logic, 48.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.523ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.D2     net (fanout=12)       0.713   rst_refclk
    SLICE_X52Y110.DMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o1
    SLICE_X55Y111.SR     net (fanout=2)        0.230   rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o
    SLICE_X55Y111.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (0.580ns logic, 0.943ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X55Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.061ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.061ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X52Y110.D3     net (fanout=5)        0.287   rbcp_reg/regX94Data<3>
    SLICE_X52Y110.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X55Y111.CLK    net (fanout=2)        0.420   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.354ns logic, 0.707ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X55Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.523ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.523ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.D2     net (fanout=12)       0.713   rst_refclk
    SLICE_X52Y110.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X55Y111.CLK    net (fanout=2)        0.420   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (0.390ns logic, 1.133ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.294ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X52Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.A3     net (fanout=12)       0.881   rst_refclk
    SLICE_X52Y110.AMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o1
    SLICE_X52Y109.SR     net (fanout=2)        0.490   rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o
    SLICE_X52Y109.CLK    Trck                  0.215   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (0.923ns logic, 1.371ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X52Y110.A4     net (fanout=5)        0.471   rbcp_reg/regX94Data<1>
    SLICE_X52Y110.AMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o1
    SLICE_X52Y109.SR     net (fanout=2)        0.490   rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o
    SLICE_X52Y109.CLK    Trck                  0.215   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.828ns (0.867ns logic, 0.961ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X52Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  98.184ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.816ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.A3     net (fanout=12)       0.881   rst_refclk
    SLICE_X52Y110.A      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X52Y109.CLK    net (fanout=2)        0.285   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.650ns logic, 1.166ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.650ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.350ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X52Y110.A4     net (fanout=5)        0.471   rbcp_reg/regX94Data<1>
    SLICE_X52Y110.A      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X52Y109.CLK    net (fanout=2)        0.285   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (0.594ns logic, 0.756ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X52Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.974ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X52Y110.A4     net (fanout=5)        0.237   rbcp_reg/regX94Data<1>
    SLICE_X52Y110.AMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o1
    SLICE_X52Y109.SR     net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o
    SLICE_X52Y109.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.474ns logic, 0.500ns route)
                                                       (48.7% logic, 51.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.A3     net (fanout=12)       0.502   rst_refclk
    SLICE_X52Y110.AMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o1
    SLICE_X52Y109.SR     net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o
    SLICE_X52Y109.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.510ns logic, 0.765ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X52Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.704ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X52Y110.A4     net (fanout=5)        0.237   rbcp_reg/regX94Data<1>
    SLICE_X52Y110.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X52Y109.CLK    net (fanout=2)        0.113   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.354ns logic, 0.350ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X52Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.005ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.005ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X52Y110.A3     net (fanout=12)       0.502   rst_refclk
    SLICE_X52Y110.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X52Y109.CLK    net (fanout=2)        0.113   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.390ns logic, 0.615ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.322ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X56Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X56Y109.D3     net (fanout=12)       1.093   rst_refclk
    SLICE_X56Y109.DMUX   Tilo                  0.251   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o1
    SLICE_X56Y109.SR     net (fanout=2)        0.338   rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o
    SLICE_X56Y109.CLK    Trck                  0.193   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.891ns logic, 1.431ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X56Y109.D5     net (fanout=5)        0.997   rbcp_reg/regX94Data<0>
    SLICE_X56Y109.DMUX   Tilo                  0.251   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o1
    SLICE_X56Y109.SR     net (fanout=2)        0.338   rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o
    SLICE_X56Y109.CLK    Trck                  0.193   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.835ns logic, 1.335ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X56Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.786ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X56Y109.D3     net (fanout=12)       1.093   rst_refclk
    SLICE_X56Y109.D      Tilo                  0.205   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X56Y109.CLK    net (fanout=2)        0.469   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.652ns logic, 1.562ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.938ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.062ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X56Y109.D5     net (fanout=5)        0.997   rbcp_reg/regX94Data<0>
    SLICE_X56Y109.D      Tilo                  0.205   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X56Y109.CLK    net (fanout=2)        0.469   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.596ns logic, 1.466ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X56Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X56Y109.D5     net (fanout=5)        0.599   rbcp_reg/regX94Data<0>
    SLICE_X56Y109.DMUX   Tilo                  0.183   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o1
    SLICE_X56Y109.SR     net (fanout=2)        0.175   rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o
    SLICE_X56Y109.CLK    Tremck      (-Th)    -0.083   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.464ns logic, 0.774ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.362ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X56Y109.D3     net (fanout=12)       0.687   rst_refclk
    SLICE_X56Y109.DMUX   Tilo                  0.183   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o1
    SLICE_X56Y109.SR     net (fanout=2)        0.175   rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o
    SLICE_X56Y109.CLK    Tremck      (-Th)    -0.083   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.500ns logic, 0.862ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X56Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.225ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X56Y109.D5     net (fanout=5)        0.599   rbcp_reg/regX94Data<0>
    SLICE_X56Y109.D      Tilo                  0.142   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X56Y109.CLK    net (fanout=2)        0.286   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.340ns logic, 0.885ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X56Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.349ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.349ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X56Y109.D3     net (fanout=12)       0.687   rst_refclk
    SLICE_X56Y109.D      Tilo                  0.142   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X56Y109.CLK    net (fanout=2)        0.286   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (0.376ns logic, 0.973ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.106ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X89Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y95.B3      net (fanout=601)      4.658   rst_read_sync
    SLICE_X88Y95.BMUX    Tilo                  0.251   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o1
    SLICE_X89Y96.SR      net (fanout=2)        0.526   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o
    SLICE_X89Y96.CLK     Trck                  0.280   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (0.922ns logic, 5.184ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X88Y95.B2      net (fanout=4)        0.683   rbcp_reg/regXCEData<0>
    SLICE_X88Y95.BMUX    Tilo                  0.251   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o1
    SLICE_X89Y96.SR      net (fanout=2)        0.526   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o
    SLICE_X89Y96.CLK     Trck                  0.280   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.922ns logic, 1.209ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X89Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.705ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.794ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y95.B3      net (fanout=601)      4.658   rst_read_sync
    SLICE_X88Y95.B       Tilo                  0.205   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X89Y96.CLK     net (fanout=2)        0.540   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (0.596ns logic, 5.198ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.680ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.819ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X88Y95.B2      net (fanout=4)        0.683   rbcp_reg/regXCEData<0>
    SLICE_X88Y95.B       Tilo                  0.205   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X89Y96.CLK     net (fanout=2)        0.540   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.819ns (0.596ns logic, 1.223ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X89Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X88Y95.B2      net (fanout=4)        0.394   rbcp_reg/regXCEData<0>
    SLICE_X88Y95.BMUX    Tilo                  0.183   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o1
    SLICE_X89Y96.SR      net (fanout=2)        0.299   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o
    SLICE_X89Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.536ns logic, 0.693ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y95.B3      net (fanout=601)      3.004   rst_read_sync
    SLICE_X88Y95.BMUX    Tilo                  0.183   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o1
    SLICE_X89Y96.SR      net (fanout=2)        0.299   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o
    SLICE_X89Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.536ns logic, 3.303ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X89Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.011ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.011ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X88Y95.B2      net (fanout=4)        0.394   rbcp_reg/regXCEData<0>
    SLICE_X88Y95.B       Tilo                  0.142   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X89Y96.CLK     net (fanout=2)        0.277   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.340ns logic, 0.671ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X89Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.621ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X88Y95.B3      net (fanout=601)      3.004   rst_read_sync
    SLICE_X88Y95.B       Tilo                  0.142   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X89Y96.CLK     net (fanout=2)        0.277   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.340ns logic, 3.281ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.994ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X39Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y119.D3     net (fanout=601)      2.723   rst_read_sync
    SLICE_X36Y119.DMUX   Tilo                  0.261   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_857_o1
    SLICE_X39Y119.SR     net (fanout=2)        0.339   rst_read_drs_cfifo_progfull_AND_857_o
    SLICE_X39Y119.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (0.932ns logic, 3.062ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y118.CQ      Tcko                  0.447   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X36Y119.D2     net (fanout=4)        2.480   cfifo_progfull
    SLICE_X36Y119.DMUX   Tilo                  0.261   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_857_o1
    SLICE_X39Y119.SR     net (fanout=2)        0.339   rst_read_drs_cfifo_progfull_AND_857_o
    SLICE_X39Y119.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (0.988ns logic, 2.819ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X39Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.190ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y119.D3     net (fanout=601)      2.723   rst_read_sync
    SLICE_X36Y119.D      Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X39Y119.CLK    net (fanout=2)        0.493   rst_read_drs_cfifo_progfull_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (0.594ns logic, 3.216ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.377ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y118.CQ      Tcko                  0.447   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X36Y119.D2     net (fanout=4)        2.480   cfifo_progfull
    SLICE_X36Y119.D      Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X39Y119.CLK    net (fanout=2)        0.493   rst_read_drs_cfifo_progfull_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (0.650ns logic, 2.973ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X39Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y118.CQ      Tcko                  0.234   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X36Y119.D2     net (fanout=4)        1.569   cfifo_progfull
    SLICE_X36Y119.DMUX   Tilo                  0.191   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_857_o1
    SLICE_X39Y119.SR     net (fanout=2)        0.134   rst_read_drs_cfifo_progfull_AND_857_o
    SLICE_X39Y119.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.580ns logic, 1.703ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.409ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y119.D3     net (fanout=601)      1.731   rst_read_sync
    SLICE_X36Y119.DMUX   Tilo                  0.191   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_857_o1
    SLICE_X39Y119.SR     net (fanout=2)        0.134   rst_read_drs_cfifo_progfull_AND_857_o
    SLICE_X39Y119.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.409ns (0.544ns logic, 1.865ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X39Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.228ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.228ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y118.CQ      Tcko                  0.234   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X36Y119.D2     net (fanout=4)        1.569   cfifo_progfull
    SLICE_X36Y119.D      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X39Y119.CLK    net (fanout=2)        0.269   rst_read_drs_cfifo_progfull_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (0.390ns logic, 1.838ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X39Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.354ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.354ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X36Y119.D3     net (fanout=601)      1.731   rst_read_sync
    SLICE_X36Y119.D      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X39Y119.CLK    net (fanout=2)        0.269   rst_read_drs_cfifo_progfull_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.354ns logic, 2.000ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.015ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X45Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.985ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y121.D3     net (fanout=601)      2.553   rst_read_sync
    SLICE_X46Y121.D      Tilo                  0.205   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X45Y121.CLK    net (fanout=2)        0.866   rst_read_drs_dfifo_progfull[2]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (0.596ns logic, 3.419ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.647ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y122.AQ     Tcko                  0.447   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X46Y121.D2     net (fanout=4)        0.835   dfifo_progfull<2>
    SLICE_X46Y121.D      Tilo                  0.205   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X45Y121.CLK    net (fanout=2)        0.866   rst_read_drs_dfifo_progfull[2]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.652ns logic, 1.701ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X45Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y121.D3     net (fanout=601)      2.553   rst_read_sync
    SLICE_X46Y121.DMUX   Tilo                  0.251   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_869_o1
    SLICE_X45Y121.SR     net (fanout=2)        0.339   rst_read_drs_dfifo_progfull[2]_AND_869_o
    SLICE_X45Y121.CLK    Trck                  0.280   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (0.922ns logic, 2.892ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y122.AQ     Tcko                  0.447   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X46Y121.D2     net (fanout=4)        0.835   dfifo_progfull<2>
    SLICE_X46Y121.DMUX   Tilo                  0.251   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_869_o1
    SLICE_X45Y121.SR     net (fanout=2)        0.339   rst_read_drs_dfifo_progfull[2]_AND_869_o
    SLICE_X45Y121.CLK    Trck                  0.280   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (0.978ns logic, 1.174ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X45Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y122.AQ     Tcko                  0.234   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X46Y121.D2     net (fanout=4)        0.526   dfifo_progfull<2>
    SLICE_X46Y121.DMUX   Tilo                  0.183   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_869_o1
    SLICE_X45Y121.SR     net (fanout=2)        0.134   rst_read_drs_dfifo_progfull[2]_AND_869_o
    SLICE_X45Y121.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.572ns logic, 0.660ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.215ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y121.D3     net (fanout=601)      1.545   rst_read_sync
    SLICE_X46Y121.DMUX   Tilo                  0.183   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_869_o1
    SLICE_X45Y121.SR     net (fanout=2)        0.134   rst_read_drs_dfifo_progfull[2]_AND_869_o
    SLICE_X45Y121.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (0.536ns logic, 1.679ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X45Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.362ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.362ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y122.AQ     Tcko                  0.234   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X46Y121.D2     net (fanout=4)        0.526   dfifo_progfull<2>
    SLICE_X46Y121.D      Tilo                  0.142   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X45Y121.CLK    net (fanout=2)        0.460   rst_read_drs_dfifo_progfull[2]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.376ns logic, 0.986ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X45Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.345ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y121.D3     net (fanout=601)      1.545   rst_read_sync
    SLICE_X46Y121.D      Tilo                  0.142   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X45Y121.CLK    net (fanout=2)        0.460   rst_read_drs_dfifo_progfull[2]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.340ns logic, 2.005ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.638ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X41Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y121.B1     net (fanout=601)      3.158   rst_read_sync
    SLICE_X43Y121.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_873_o1
    SLICE_X41Y121.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[0]_AND_873_o
    SLICE_X41Y121.CLK    Trck                  0.280   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (0.984ns logic, 3.654ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y132.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X43Y121.B2     net (fanout=4)        1.851   dfifo_progfull<0>
    SLICE_X43Y121.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_873_o1
    SLICE_X41Y121.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[0]_AND_873_o
    SLICE_X41Y121.CLK    Trck                  0.280   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (1.040ns logic, 2.347ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X41Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.881ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.119ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y121.B1     net (fanout=601)      3.158   rst_read_sync
    SLICE_X43Y121.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X41Y121.CLK    net (fanout=2)        0.311   rst_read_drs_dfifo_progfull[0]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (0.650ns logic, 3.469ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.132ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.868ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y132.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X43Y121.B2     net (fanout=4)        1.851   dfifo_progfull<0>
    SLICE_X43Y121.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X41Y121.CLK    net (fanout=2)        0.311   rst_read_drs_dfifo_progfull[0]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (0.706ns logic, 2.162ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X41Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.060ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y132.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X43Y121.B2     net (fanout=4)        1.194   dfifo_progfull<0>
    SLICE_X43Y121.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_873_o1
    SLICE_X41Y121.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[0]_AND_873_o
    SLICE_X41Y121.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (0.592ns logic, 1.468ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y121.B1     net (fanout=601)      2.041   rst_read_sync
    SLICE_X43Y121.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_873_o1
    SLICE_X41Y121.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[0]_AND_873_o
    SLICE_X41Y121.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.556ns logic, 2.315ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X41Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.708ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.708ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y132.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X43Y121.B2     net (fanout=4)        1.194   dfifo_progfull<0>
    SLICE_X43Y121.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X41Y121.CLK    net (fanout=2)        0.124   rst_read_drs_dfifo_progfull[0]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (0.390ns logic, 1.318ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X41Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.519ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      2.519ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X43Y121.B1     net (fanout=601)      2.041   rst_read_sync
    SLICE_X43Y121.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X41Y121.CLK    net (fanout=2)        0.124   rst_read_drs_dfifo_progfull[0]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (0.354ns logic, 2.165ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.816ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X39Y126.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_870_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y126.B4     net (fanout=601)      3.564   rst_read_sync
    SLICE_X38Y126.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_871_o1
    SLICE_X39Y126.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[1]_AND_871_o
    SLICE_X39Y126.CLK    Trck                  0.280   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (0.922ns logic, 3.894ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_870_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y131.AQ     Tcko                  0.447   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X38Y126.B2     net (fanout=4)        1.101   dfifo_progfull<1>
    SLICE_X38Y126.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_871_o1
    SLICE_X39Y126.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[1]_AND_871_o
    SLICE_X39Y126.CLK    Trck                  0.280   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.409ns (0.978ns logic, 1.431ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X39Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.366ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.634ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y126.B4     net (fanout=601)      3.564   rst_read_sync
    SLICE_X38Y126.B      Tilo                  0.205   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X39Y126.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[1]_AND_870_o
    -------------------------------------------------  ---------------------------
    Total                                      4.634ns (0.596ns logic, 4.038ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.773ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.227ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y131.AQ     Tcko                  0.447   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X38Y126.B2     net (fanout=4)        1.101   dfifo_progfull<1>
    SLICE_X38Y126.B      Tilo                  0.205   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X39Y126.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[1]_AND_870_o
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (0.652ns logic, 1.575ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X39Y126.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_870_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y131.AQ     Tcko                  0.234   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X38Y126.B2     net (fanout=4)        0.641   dfifo_progfull<1>
    SLICE_X38Y126.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_871_o1
    SLICE_X39Y126.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[1]_AND_871_o
    SLICE_X39Y126.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.572ns logic, 0.808ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.944ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_870_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y126.B4     net (fanout=601)      2.241   rst_read_sync
    SLICE_X38Y126.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_871_o1
    SLICE_X39Y126.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[1]_AND_871_o
    SLICE_X39Y126.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (0.536ns logic, 2.408ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X39Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.308ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.308ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y131.AQ     Tcko                  0.234   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X38Y126.B2     net (fanout=4)        0.641   dfifo_progfull<1>
    SLICE_X38Y126.B      Tilo                  0.142   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X39Y126.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[1]_AND_870_o
    -------------------------------------------------  ---------------------------
    Total                                      1.308ns (0.376ns logic, 0.932ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X39Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.872ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      2.872ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X38Y126.B4     net (fanout=601)      2.241   rst_read_sync
    SLICE_X38Y126.B      Tilo                  0.142   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X39Y126.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[1]_AND_870_o
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (0.340ns logic, 2.532ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.112ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X53Y130.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y130.B4     net (fanout=601)      3.850   rst_read_sync
    SLICE_X52Y130.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_867_o1
    SLICE_X53Y130.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[3]_AND_867_o
    SLICE_X53Y130.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (0.932ns logic, 4.180ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y139.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y130.B5     net (fanout=4)        1.829   dfifo_progfull<3>
    SLICE_X52Y130.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_867_o1
    SLICE_X53Y130.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[3]_AND_867_o
    SLICE_X53Y130.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.108ns (0.949ns logic, 2.159ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X53Y130.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.082ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y130.B4     net (fanout=601)      3.850   rst_read_sync
    SLICE_X52Y130.B      Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X53Y130.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[3]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (0.594ns logic, 4.324ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.086ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y139.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y130.B5     net (fanout=4)        1.829   dfifo_progfull<3>
    SLICE_X52Y130.B      Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X53Y130.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[3]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.611ns logic, 2.303ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X53Y130.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.821ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y139.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y130.B5     net (fanout=4)        1.108   dfifo_progfull<3>
    SLICE_X52Y130.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_867_o1
    SLICE_X53Y130.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[3]_AND_867_o
    SLICE_X53Y130.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (0.546ns logic, 1.275ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.033ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y130.B4     net (fanout=601)      2.322   rst_read_sync
    SLICE_X52Y130.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_867_o1
    SLICE_X53Y130.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[3]_AND_867_o
    SLICE_X53Y130.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.033ns (0.544ns logic, 2.489ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X53Y130.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.755ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.755ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y139.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y130.B5     net (fanout=4)        1.108   dfifo_progfull<3>
    SLICE_X52Y130.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X53Y130.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[3]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.755ns (0.356ns logic, 1.399ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X53Y130.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.967ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      2.967ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y130.B4     net (fanout=601)      2.322   rst_read_sync
    SLICE_X52Y130.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X53Y130.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[3]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.354ns logic, 2.613ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.668ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X53Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y127.B5     net (fanout=601)      3.406   rst_read_sync
    SLICE_X52Y127.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_865_o1
    SLICE_X53Y127.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[4]_AND_865_o
    SLICE_X53Y127.CLK    Trck                  0.280   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (0.932ns logic, 3.736ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.338ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y132.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y127.B2     net (fanout=4)        1.059   dfifo_progfull<4>
    SLICE_X52Y127.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_865_o1
    SLICE_X53Y127.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[4]_AND_865_o
    SLICE_X53Y127.CLK    Trck                  0.280   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (0.949ns logic, 1.389ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X53Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.526ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.474ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y127.B5     net (fanout=601)      3.406   rst_read_sync
    SLICE_X52Y127.B      Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X53Y127.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[4]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (0.594ns logic, 3.880ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.856ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.144ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y132.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y127.B2     net (fanout=4)        1.059   dfifo_progfull<4>
    SLICE_X52Y127.B      Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X53Y127.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[4]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.144ns (0.611ns logic, 1.533ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X53Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.316ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y132.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y127.B2     net (fanout=4)        0.603   dfifo_progfull<4>
    SLICE_X52Y127.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_865_o1
    SLICE_X53Y127.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[4]_AND_865_o
    SLICE_X53Y127.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.546ns logic, 0.770ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.743ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y127.B5     net (fanout=601)      2.032   rst_read_sync
    SLICE_X52Y127.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_865_o1
    SLICE_X53Y127.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[4]_AND_865_o
    SLICE_X53Y127.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (0.544ns logic, 2.199ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X53Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.250ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y132.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y127.B2     net (fanout=4)        0.603   dfifo_progfull<4>
    SLICE_X52Y127.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X53Y127.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[4]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.356ns logic, 0.894ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X53Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.677ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      2.677ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y127.B5     net (fanout=601)      2.032   rst_read_sync
    SLICE_X52Y127.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X53Y127.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[4]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.354ns logic, 2.323ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.532ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X48Y126.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y126.B3     net (fanout=601)      3.154   rst_read_sync
    SLICE_X46Y126.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_863_o1
    SLICE_X48Y126.SR     net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[5]_AND_863_o
    SLICE_X48Y126.CLK    Trck                  0.215   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (0.857ns logic, 3.675ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y131.AQ     Tcko                  0.408   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X46Y126.B2     net (fanout=4)        1.354   dfifo_progfull<5>
    SLICE_X46Y126.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_863_o1
    SLICE_X48Y126.SR     net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[5]_AND_863_o
    SLICE_X48Y126.CLK    Trck                  0.215   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.874ns logic, 1.875ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X48Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.757ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.243ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y126.B3     net (fanout=601)      3.154   rst_read_sync
    SLICE_X46Y126.B      Tilo                  0.205   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X48Y126.CLK    net (fanout=2)        0.493   rst_read_drs_dfifo_progfull[5]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (0.596ns logic, 3.647ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.540ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.460ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y131.AQ     Tcko                  0.408   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X46Y126.B2     net (fanout=4)        1.354   dfifo_progfull<5>
    SLICE_X46Y126.B      Tilo                  0.205   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X48Y126.CLK    net (fanout=2)        0.493   rst_read_drs_dfifo_progfull[5]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.613ns logic, 1.847ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X48Y126.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y131.AQ     Tcko                  0.200   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X46Y126.B2     net (fanout=4)        0.886   dfifo_progfull<5>
    SLICE_X46Y126.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_863_o1
    SLICE_X48Y126.SR     net (fanout=2)        0.279   rst_read_drs_dfifo_progfull[5]_AND_863_o
    SLICE_X48Y126.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (0.468ns logic, 1.165ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.646ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y126.B3     net (fanout=601)      1.901   rst_read_sync
    SLICE_X46Y126.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_863_o1
    SLICE_X48Y126.SR     net (fanout=2)        0.279   rst_read_drs_dfifo_progfull[5]_AND_863_o
    SLICE_X48Y126.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (0.466ns logic, 2.180ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X48Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.497ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      1.497ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y131.AQ     Tcko                  0.200   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X46Y126.B2     net (fanout=4)        0.886   dfifo_progfull<5>
    SLICE_X46Y126.B      Tilo                  0.142   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X48Y126.CLK    net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[5]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (0.342ns logic, 1.155ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X48Y126.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.510ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      2.510ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X46Y126.B3     net (fanout=601)      1.901   rst_read_sync
    SLICE_X46Y126.B      Tilo                  0.142   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X48Y126.CLK    net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[5]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (0.340ns logic, 2.170ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.442ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X46Y123.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y123.D3     net (fanout=601)      2.779   rst_read_sync
    SLICE_X47Y123.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_861_o1
    SLICE_X46Y123.SR     net (fanout=2)        0.729   rst_read_drs_dfifo_progfull[6]_AND_861_o
    SLICE_X46Y123.CLK    Trck                  0.230   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (0.934ns logic, 3.508ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y132.AQ     Tcko                  0.447   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y123.D5     net (fanout=4)        1.875   dfifo_progfull<6>
    SLICE_X47Y123.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_861_o1
    SLICE_X46Y123.SR     net (fanout=2)        0.729   rst_read_drs_dfifo_progfull[6]_AND_861_o
    SLICE_X46Y123.CLK    Trck                  0.230   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.990ns logic, 2.604ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X46Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.102ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.898ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y123.D3     net (fanout=601)      2.779   rst_read_sync
    SLICE_X47Y123.D      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X46Y123.CLK    net (fanout=2)        0.469   rst_read_drs_dfifo_progfull[6]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (0.650ns logic, 3.248ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.950ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y132.AQ     Tcko                  0.447   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y123.D5     net (fanout=4)        1.875   dfifo_progfull<6>
    SLICE_X47Y123.D      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X46Y123.CLK    net (fanout=2)        0.469   rst_read_drs_dfifo_progfull[6]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.706ns logic, 2.344ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X46Y123.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y132.AQ     Tcko                  0.234   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y123.D5     net (fanout=4)        1.150   dfifo_progfull<6>
    SLICE_X47Y123.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_861_o1
    SLICE_X46Y123.SR     net (fanout=2)        0.371   rst_read_drs_dfifo_progfull[6]_AND_861_o
    SLICE_X46Y123.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.544ns logic, 1.521ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.569ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y123.D3     net (fanout=601)      1.690   rst_read_sync
    SLICE_X47Y123.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_861_o1
    SLICE_X46Y123.SR     net (fanout=2)        0.371   rst_read_drs_dfifo_progfull[6]_AND_861_o
    SLICE_X46Y123.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (0.508ns logic, 2.061ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X46Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.826ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      1.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y132.AQ     Tcko                  0.234   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y123.D5     net (fanout=4)        1.150   dfifo_progfull<6>
    SLICE_X47Y123.D      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X46Y123.CLK    net (fanout=2)        0.286   rst_read_drs_dfifo_progfull[6]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.390ns logic, 1.436ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X46Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.330ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.330ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y123.D3     net (fanout=601)      1.690   rst_read_sync
    SLICE_X47Y123.D      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X46Y123.CLK    net (fanout=2)        0.286   rst_read_drs_dfifo_progfull[6]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.330ns (0.354ns logic, 1.976ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.564ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X51Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y127.B4     net (fanout=601)      3.312   rst_read_sync
    SLICE_X50Y127.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_859_o1
    SLICE_X51Y127.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_859_o
    SLICE_X51Y127.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.922ns logic, 3.642ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y130.AQ     Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y127.B2     net (fanout=4)        0.816   dfifo_progfull<7>
    SLICE_X50Y127.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_859_o1
    SLICE_X51Y127.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_859_o
    SLICE_X51Y127.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (0.939ns logic, 1.146ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X51Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.618ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.382ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y127.B4     net (fanout=601)      3.312   rst_read_sync
    SLICE_X50Y127.B      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X51Y127.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (0.596ns logic, 3.786ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.097ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y130.AQ     Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y127.B2     net (fanout=4)        0.816   dfifo_progfull<7>
    SLICE_X50Y127.B      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X51Y127.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.613ns logic, 1.290ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X51Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y130.AQ     Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y127.B2     net (fanout=4)        0.463   dfifo_progfull<7>
    SLICE_X50Y127.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_859_o1
    SLICE_X51Y127.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_859_o
    SLICE_X51Y127.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.538ns logic, 0.630ns route)
                                                       (46.1% logic, 53.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y127.B4     net (fanout=601)      1.987   rst_read_sync
    SLICE_X50Y127.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_859_o1
    SLICE_X51Y127.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_859_o
    SLICE_X51Y127.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (0.536ns logic, 2.154ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X51Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.096ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.096ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y130.AQ     Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y127.B2     net (fanout=4)        0.463   dfifo_progfull<7>
    SLICE_X50Y127.B      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X51Y127.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.342ns logic, 0.754ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X51Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.618ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.AQ      Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y127.B4     net (fanout=601)      1.987   rst_read_sync
    SLICE_X50Y127.B      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X51Y127.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (0.340ns logic, 2.278ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.922ns|            0|            0|            0|       270045|
| TS_dcm_gmii_clk0              |      8.000ns|      6.268ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.854ns|      5.112ns|            0|            0|       127638|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      4.886ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      4.519ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      4.159ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      4.618ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      4.890ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      4.772ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      4.747ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      4.499ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      3.994ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      4.015ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      4.638ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      4.816ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      5.112ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      4.668ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      4.532ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      4.442ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      4.564ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
| TS_dcm_v5_clkout0             |      7.500ns|      7.350ns|      6.633ns|            0|            0|       140041|           60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      5.484ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      5.770ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      5.580ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      5.692ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      5.458ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      4.887ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      5.328ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      5.319ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      5.521ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      5.584ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      5.550ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      5.891ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      5.637ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      6.633ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      6.106ns|          N/A|            0|            0|            4|            0|
| TS_dcm_v5_clkout2             |     30.000ns|     25.750ns|          N/A|            0|            0|            2|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      4.983ns|            0|            0|            0|         1808|
| TS_adc_divclk                 |      5.000ns|      4.983ns|          N/A|            0|            0|         1808|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      7.528ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clk180          |    100.000ns|      7.528ns|      3.493ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      2.062ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      3.493ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      2.716ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      2.101ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      3.362ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      2.747ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      2.294ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      2.322ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.983|         |         |         |
AD9222_DCO_P   |    4.983|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.983|         |         |         |
AD9222_DCO_P   |    4.983|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.528|         |         |         |
BP_EXTCLK_P    |    7.528|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.528|         |         |         |
BP_EXTCLK_P    |    7.528|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.268|         |         |         |
OSC            |    6.268|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.268|         |         |         |
OSC            |   12.224|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 313151 paths, 0 nets, and 52314 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   6.633ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed MON 8 JAN 21:40:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 649 MB



