{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680612881714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680612881714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 19:54:41 2023 " "Processing started: Tue Apr 04 19:54:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680612881714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680612881714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Stack -c Stack --generate_functional_sim_netlist " "Command: quartus_map Stack -c Stack --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680612881714 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680612881998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECTOR " "Found entity 1: SELECTOR" {  } { { "SELECTOR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/SELECTOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882040 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.bdf " "Entity \"MUX\" obtained from \"MUX.bdf\" instead of from Quartus II megafunction library" {  } { { "MUX.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/MUX.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1680612882042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/32x8ram/mcell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/32x8ram/mcell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCELL " "Found entity 1: MCELL" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/32x8ram/32x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/32x8ram/32x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32X8RAM " "Found entity 1: 32X8RAM" {  } { { "../32X8RAM/32X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/32X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/32x8ram/8x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/32x8ram/8x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8X8RAM " "Found entity 1: 8X8RAM" {  } { { "../32X8RAM/8X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/32x8ram/2x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/32x8ram/2x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2X8RAM " "Found entity 1: 2X8RAM" {  } { { "../32X8RAM/2X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/32x8ram/2to4dcdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/32x8ram/2to4dcdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2TO4DCDR " "Found entity 1: 2TO4DCDR" {  } { { "../32X8RAM/2TO4DCDR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2TO4DCDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/bcdcounter/mux2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/bcdcounter/mux2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../BCDcounter/mux2_1.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/BCDcounter/mux2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/bcdcounter/has.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/bcdcounter/has.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "../BCDcounter/HAS.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/BCDcounter/HAS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/bcdcounter/counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/bcdcounter/counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../BCDcounter/counter.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/BCDcounter/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stack.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STACK " "Found entity 1: STACK" {  } { { "STACK.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_addr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_addr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_ADDR " "Found entity 1: TOP_ADDR" {  } { { "TOP_ADDR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/TOP_ADDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top-1_addr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top-1_addr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP-1_ADDR " "Found entity 1: TOP-1_ADDR" {  } { { "TOP-1_ADDR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/TOP-1_ADDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680612882056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680612882056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STACK " "Elaborating entity \"STACK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680612882080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_ADDR TOP_ADDR:inst " "Elaborating entity \"TOP_ADDR\" for hierarchy \"TOP_ADDR:inst\"" {  } { { "STACK.bdf" "inst" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.bdf" { { 128 368 504 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter TOP_ADDR:inst\|counter:top " "Elaborating entity \"counter\" for hierarchy \"TOP_ADDR:inst\|counter:top\"" {  } { { "TOP_ADDR.bdf" "top" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/TOP_ADDR.bdf" { { 248 712 840 440 "top" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 TOP_ADDR:inst\|counter:top\|mux2_1:inst14 " "Elaborating entity \"mux2_1\" for hierarchy \"TOP_ADDR:inst\|counter:top\|mux2_1:inst14\"" {  } { { "../BCDcounter/counter.bdf" "inst14" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/BCDcounter/counter.bdf" { { 272 -152 -56 368 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS TOP_ADDR:inst\|counter:top\|HAS:inst13 " "Elaborating entity \"HAS\" for hierarchy \"TOP_ADDR:inst\|counter:top\|HAS:inst13\"" {  } { { "../BCDcounter/counter.bdf" "inst13" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/BCDcounter/counter.bdf" { { 120 -96 40 248 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP-1_ADDR TOP-1_ADDR:inst1 " "Elaborating entity \"TOP-1_ADDR\" for hierarchy \"TOP-1_ADDR:inst1\"" {  } { { "STACK.bdf" "inst1" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.bdf" { { 128 624 760 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32X8RAM 32X8RAM:inst3 " "Elaborating entity \"32X8RAM\" for hierarchy \"32X8RAM:inst3\"" {  } { { "STACK.bdf" "inst3" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.bdf" { { 416 576 744 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8X8RAM 32X8RAM:inst3\|8X8RAM:inst1 " "Elaborating entity \"8X8RAM\" for hierarchy \"32X8RAM:inst3\|8X8RAM:inst1\"" {  } { { "../32X8RAM/32X8RAM.bdf" "inst1" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/32X8RAM.bdf" { { 296 912 1080 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2X8RAM 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10 " "Elaborating entity \"2X8RAM\" for hierarchy \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\"" {  } { { "../32X8RAM/8X8RAM.bdf" "inst10" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { { 320 736 888 448 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCELL 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7 " "Elaborating entity \"MCELL\" for hierarchy \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7\"" {  } { { "../32X8RAM/2X8RAM.bdf" "mc7" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2X8RAM.bdf" { { 272 520 632 400 "mc7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2TO4DCDR 32X8RAM:inst3\|8X8RAM:inst1\|2TO4DCDR:inst4 " "Elaborating entity \"2TO4DCDR\" for hierarchy \"32X8RAM:inst3\|8X8RAM:inst1\|2TO4DCDR:inst4\"" {  } { { "../32X8RAM/8X8RAM.bdf" "inst4" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { { 152 416 512 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECTOR SELECTOR:inst4 " "Elaborating entity \"SELECTOR\" for hierarchy \"SELECTOR:inst4\"" {  } { { "STACK.bdf" "inst4" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.bdf" { { 288 472 608 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX SELECTOR:inst4\|MUX:inst " "Elaborating entity \"MUX\" for hierarchy \"SELECTOR:inst4\|MUX:inst\"" {  } { { "SELECTOR.bdf" "inst" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/SELECTOR.bdf" { { 160 680 776 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680612882366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680612882461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 19:54:42 2023 " "Processing ended: Tue Apr 04 19:54:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680612882461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680612882461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680612882461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680612882461 ""}
