
# pyBAR firmware for [Nexys<sup>TM</sup>4 DDR](http://www.digilentinc.com/Products/Detail.cfm?Prod=NEXYS4DDR) board

**Developers would like to thank [Xilinx University Program](http://www.xilinx.com/support/university.html) for donating [Nexys4 DDR](http://www.digilentinc.com/Products/Detail.cfm?Prod=NEXYS4DDR) board.**

Design is using SiTcp Ethernet module. To compile download free SiTcp module from: http://sitcp.bbtech.co.jp/ (need to register).

[Basil](https://github.com/SiLab-Bonn/basil) modules can be found here: https://github.com/SiLab-Bonn/basil/tree/development/device/modules

LX9 adapter board has to be placed in JC and JD PMOD headers:

![LX9 adapter board](https://raw.githubusercontent.com/SiLab-Bonn/basil/master/docs/_static/lx9_fei4_a.jpg "Adapter board")

