// Seed: 1484591396
module module_0 ();
  id_1 :
  assert property (@(posedge 1 ? {id_1} : ({1{id_1}}) == "") 1 + 1) id_1 = id_1;
  assign id_1 = 1;
  always $display(1'b0);
  assign id_1 = id_1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output tri  id_3
);
  tri1 id_5, id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  module_0();
  assign id_10 = id_0;
  id_12(
      1, (id_8), id_3, 1'b0
  );
endmodule
