// Seed: 164719491
macromodule module_0 (
    output uwire id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wor   id_3
);
  wire id_5, id_6;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    id_9,
    input wor id_7
);
  wire id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_6
  );
  assign id_0 = id_6;
  wire id_12;
  assign id_9 = 1;
  tran (
      .id_0(id_11),
      .id_1(-1 | id_13),
      .id_2(""),
      .id_3(id_6 * 1),
      .id_4(1),
      .id_5(1),
      .id_6(id_9),
      .id_7(id_13)
  );
  wire id_14;
endmodule
