# RISC-V
This is an implementation of the pipelined RISC-V architecture, which supports all RV32I instructions  

![image](https://user-images.githubusercontent.com/56271967/151587541-04d758b1-3deb-4073-8eac-9a870407e80d.png)


### Programming Language 

This project is implemented using verilog; a hardware descriptive language.


### Supported Instructions

<img width="388" alt="Screen Shot 2022-01-28 at 11 46 37 AM" src="https://user-images.githubusercontent.com/56271967/151587583-6cea0469-5d64-4d11-b487-036fc0d82b2f.png">
