<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbr_inst/edge_out[11]"/>
        <net name="testset_inst/fbr_inst/edge_out[10]"/>
        <net name="testset_inst/fbr_inst/edge_out[9]"/>
        <net name="testset_inst/fbr_inst/edge_out[8]"/>
        <net name="testset_inst/fbr_inst/edge_out[7]"/>
        <net name="testset_inst/fbr_inst/edge_out[6]"/>
        <net name="testset_inst/fbr_inst/edge_out[5]"/>
        <net name="testset_inst/fbr_inst/edge_out[4]"/>
        <net name="testset_inst/fbr_inst/edge_out[3]"/>
        <net name="testset_inst/fbr_inst/edge_out[2]"/>
        <net name="testset_inst/fbr_inst/edge_out[1]"/>
        <net name="testset_inst/fbr_inst/edge_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="12"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="speed_r_1[15]"/>
        <net name="speed_r_1[14]"/>
        <net name="speed_r_1[13]"/>
        <net name="speed_r_1[12]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbr_inst/cnt_edge[15]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[14]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[13]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[12]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[11]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[10]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[9]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[8]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[7]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[6]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[5]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[4]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[3]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[2]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[1]"/>
        <net name="testset_inst/fbr_inst/cnt_edge[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[15]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[14]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[13]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[12]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[11]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[10]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[9]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[8]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[7]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[6]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[5]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[4]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[3]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[2]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[1]"/>
        <net name="testset_inst/fbr_inst/cnt_edge_reg__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/out_edge_l[11]"/>
        <net name="testset_inst/out_edge_l[10]"/>
        <net name="testset_inst/out_edge_l[9]"/>
        <net name="testset_inst/out_edge_l[8]"/>
        <net name="testset_inst/out_edge_l[7]"/>
        <net name="testset_inst/out_edge_l[6]"/>
        <net name="testset_inst/out_edge_l[5]"/>
        <net name="testset_inst/out_edge_l[4]"/>
        <net name="testset_inst/out_edge_l[3]"/>
        <net name="testset_inst/out_edge_l[2]"/>
        <net name="testset_inst/out_edge_l[1]"/>
        <net name="testset_inst/out_edge_l[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="12"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="speed_l_1[15]"/>
        <net name="speed_l_1[14]"/>
        <net name="speed_l_1[13]"/>
        <net name="speed_l_1[12]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/out_edge_r[11]"/>
        <net name="testset_inst/out_edge_r[10]"/>
        <net name="testset_inst/out_edge_r[9]"/>
        <net name="testset_inst/out_edge_r[8]"/>
        <net name="testset_inst/out_edge_r[7]"/>
        <net name="testset_inst/out_edge_r[6]"/>
        <net name="testset_inst/out_edge_r[5]"/>
        <net name="testset_inst/out_edge_r[4]"/>
        <net name="testset_inst/out_edge_r[3]"/>
        <net name="testset_inst/out_edge_r[2]"/>
        <net name="testset_inst/out_edge_r[1]"/>
        <net name="testset_inst/out_edge_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="12"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="speed_r[15]"/>
        <net name="speed_r[14]"/>
        <net name="speed_r[13]"/>
        <net name="speed_r[12]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbl_inst/edge_out[11]"/>
        <net name="testset_inst/fbl_inst/edge_out[10]"/>
        <net name="testset_inst/fbl_inst/edge_out[9]"/>
        <net name="testset_inst/fbl_inst/edge_out[8]"/>
        <net name="testset_inst/fbl_inst/edge_out[7]"/>
        <net name="testset_inst/fbl_inst/edge_out[6]"/>
        <net name="testset_inst/fbl_inst/edge_out[5]"/>
        <net name="testset_inst/fbl_inst/edge_out[4]"/>
        <net name="testset_inst/fbl_inst/edge_out[3]"/>
        <net name="testset_inst/fbl_inst/edge_out[2]"/>
        <net name="testset_inst/fbl_inst/edge_out[1]"/>
        <net name="testset_inst/fbl_inst/edge_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="12"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="speed_l[15]"/>
        <net name="speed_l[14]"/>
        <net name="speed_l[13]"/>
        <net name="speed_l[12]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbl_inst/cnt_edge[15]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[14]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[13]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[12]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[11]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[10]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[9]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[8]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[7]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[6]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[5]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[4]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[3]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[2]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[1]"/>
        <net name="testset_inst/fbl_inst/cnt_edge[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[15]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[14]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[13]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[12]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[11]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[10]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[9]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[8]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[7]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[6]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[5]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[4]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[3]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[2]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[1]"/>
        <net name="testset_inst/fbl_inst/cnt_edge_reg__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbr_inst/clk_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbl_inst/clk_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbl"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbr"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbr_inst/inp_fbp"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="testset_inst/fbl_inst/inp_fbp"/>
      </nets>
    </probe>
  </probeset>
</probeData>
