
build/debug/Prova.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003008  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080030c8  080030c8  000040c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031f0  080031f0  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080031f0  080031f0  000041f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080031f8  080031f8  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031f8  080031f8  000041f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080031fc  080031fc  000041fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003200  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000052c  2000005c  0800325c  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000588  0800325c  00005588  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  00005084  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010697  00000000  00000000  000050bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002565  00000000  00000000  00015754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000641b  00000000  00000000  00017cb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000a30  00000000  00000000  0001e0d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000084d  00000000  00000000  0001eb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c775  00000000  00000000  0001f355  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003c7d  00000000  00000000  0002baca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001708  00000000  00000000  0002f748  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000192  00000000  00000000  00030e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <strlen>:
 80000c0:	2300      	movs	r3, #0
 80000c2:	5cc2      	ldrb	r2, [r0, r3]
 80000c4:	3301      	adds	r3, #1
 80000c6:	2a00      	cmp	r2, #0
 80000c8:	d1fb      	bne.n	80000c2 <strlen+0x2>
 80000ca:	1e58      	subs	r0, r3, #1
 80000cc:	4770      	bx	lr
	...

080000d0 <__gnu_thumb1_case_shi>:
 80000d0:	b403      	push	{r0, r1}
 80000d2:	4671      	mov	r1, lr
 80000d4:	0849      	lsrs	r1, r1, #1
 80000d6:	0040      	lsls	r0, r0, #1
 80000d8:	0049      	lsls	r1, r1, #1
 80000da:	5e09      	ldrsh	r1, [r1, r0]
 80000dc:	0049      	lsls	r1, r1, #1
 80000de:	448e      	add	lr, r1
 80000e0:	bc03      	pop	{r0, r1}
 80000e2:	4770      	bx	lr

080000e4 <__udivsi3>:
 80000e4:	2200      	movs	r2, #0
 80000e6:	0843      	lsrs	r3, r0, #1
 80000e8:	428b      	cmp	r3, r1
 80000ea:	d374      	bcc.n	80001d6 <__udivsi3+0xf2>
 80000ec:	0903      	lsrs	r3, r0, #4
 80000ee:	428b      	cmp	r3, r1
 80000f0:	d35f      	bcc.n	80001b2 <__udivsi3+0xce>
 80000f2:	0a03      	lsrs	r3, r0, #8
 80000f4:	428b      	cmp	r3, r1
 80000f6:	d344      	bcc.n	8000182 <__udivsi3+0x9e>
 80000f8:	0b03      	lsrs	r3, r0, #12
 80000fa:	428b      	cmp	r3, r1
 80000fc:	d328      	bcc.n	8000150 <__udivsi3+0x6c>
 80000fe:	0c03      	lsrs	r3, r0, #16
 8000100:	428b      	cmp	r3, r1
 8000102:	d30d      	bcc.n	8000120 <__udivsi3+0x3c>
 8000104:	22ff      	movs	r2, #255	@ 0xff
 8000106:	0209      	lsls	r1, r1, #8
 8000108:	ba12      	rev	r2, r2
 800010a:	0c03      	lsrs	r3, r0, #16
 800010c:	428b      	cmp	r3, r1
 800010e:	d302      	bcc.n	8000116 <__udivsi3+0x32>
 8000110:	1212      	asrs	r2, r2, #8
 8000112:	0209      	lsls	r1, r1, #8
 8000114:	d065      	beq.n	80001e2 <__udivsi3+0xfe>
 8000116:	0b03      	lsrs	r3, r0, #12
 8000118:	428b      	cmp	r3, r1
 800011a:	d319      	bcc.n	8000150 <__udivsi3+0x6c>
 800011c:	e000      	b.n	8000120 <__udivsi3+0x3c>
 800011e:	0a09      	lsrs	r1, r1, #8
 8000120:	0bc3      	lsrs	r3, r0, #15
 8000122:	428b      	cmp	r3, r1
 8000124:	d301      	bcc.n	800012a <__udivsi3+0x46>
 8000126:	03cb      	lsls	r3, r1, #15
 8000128:	1ac0      	subs	r0, r0, r3
 800012a:	4152      	adcs	r2, r2
 800012c:	0b83      	lsrs	r3, r0, #14
 800012e:	428b      	cmp	r3, r1
 8000130:	d301      	bcc.n	8000136 <__udivsi3+0x52>
 8000132:	038b      	lsls	r3, r1, #14
 8000134:	1ac0      	subs	r0, r0, r3
 8000136:	4152      	adcs	r2, r2
 8000138:	0b43      	lsrs	r3, r0, #13
 800013a:	428b      	cmp	r3, r1
 800013c:	d301      	bcc.n	8000142 <__udivsi3+0x5e>
 800013e:	034b      	lsls	r3, r1, #13
 8000140:	1ac0      	subs	r0, r0, r3
 8000142:	4152      	adcs	r2, r2
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x6a>
 800014a:	030b      	lsls	r3, r1, #12
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0ac3      	lsrs	r3, r0, #11
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x76>
 8000156:	02cb      	lsls	r3, r1, #11
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0a83      	lsrs	r3, r0, #10
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x82>
 8000162:	028b      	lsls	r3, r1, #10
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0a43      	lsrs	r3, r0, #9
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x8e>
 800016e:	024b      	lsls	r3, r1, #9
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0a03      	lsrs	r3, r0, #8
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x9a>
 800017a:	020b      	lsls	r3, r1, #8
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	d2cd      	bcs.n	800011e <__udivsi3+0x3a>
 8000182:	09c3      	lsrs	r3, r0, #7
 8000184:	428b      	cmp	r3, r1
 8000186:	d301      	bcc.n	800018c <__udivsi3+0xa8>
 8000188:	01cb      	lsls	r3, r1, #7
 800018a:	1ac0      	subs	r0, r0, r3
 800018c:	4152      	adcs	r2, r2
 800018e:	0983      	lsrs	r3, r0, #6
 8000190:	428b      	cmp	r3, r1
 8000192:	d301      	bcc.n	8000198 <__udivsi3+0xb4>
 8000194:	018b      	lsls	r3, r1, #6
 8000196:	1ac0      	subs	r0, r0, r3
 8000198:	4152      	adcs	r2, r2
 800019a:	0943      	lsrs	r3, r0, #5
 800019c:	428b      	cmp	r3, r1
 800019e:	d301      	bcc.n	80001a4 <__udivsi3+0xc0>
 80001a0:	014b      	lsls	r3, r1, #5
 80001a2:	1ac0      	subs	r0, r0, r3
 80001a4:	4152      	adcs	r2, r2
 80001a6:	0903      	lsrs	r3, r0, #4
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xcc>
 80001ac:	010b      	lsls	r3, r1, #4
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	08c3      	lsrs	r3, r0, #3
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xd8>
 80001b8:	00cb      	lsls	r3, r1, #3
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0883      	lsrs	r3, r0, #2
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xe4>
 80001c4:	008b      	lsls	r3, r1, #2
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0843      	lsrs	r3, r0, #1
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xf0>
 80001d0:	004b      	lsls	r3, r1, #1
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	1a41      	subs	r1, r0, r1
 80001d8:	d200      	bcs.n	80001dc <__udivsi3+0xf8>
 80001da:	4601      	mov	r1, r0
 80001dc:	4152      	adcs	r2, r2
 80001de:	4610      	mov	r0, r2
 80001e0:	4770      	bx	lr
 80001e2:	e7ff      	b.n	80001e4 <__udivsi3+0x100>
 80001e4:	b501      	push	{r0, lr}
 80001e6:	2000      	movs	r0, #0
 80001e8:	f000 f8f0 	bl	80003cc <__aeabi_idiv0>
 80001ec:	bd02      	pop	{r1, pc}
 80001ee:	46c0      	nop			@ (mov r8, r8)

080001f0 <__aeabi_uidivmod>:
 80001f0:	2900      	cmp	r1, #0
 80001f2:	d0f7      	beq.n	80001e4 <__udivsi3+0x100>
 80001f4:	e776      	b.n	80000e4 <__udivsi3>
 80001f6:	4770      	bx	lr

080001f8 <__divsi3>:
 80001f8:	4603      	mov	r3, r0
 80001fa:	430b      	orrs	r3, r1
 80001fc:	d47f      	bmi.n	80002fe <__divsi3+0x106>
 80001fe:	2200      	movs	r2, #0
 8000200:	0843      	lsrs	r3, r0, #1
 8000202:	428b      	cmp	r3, r1
 8000204:	d374      	bcc.n	80002f0 <__divsi3+0xf8>
 8000206:	0903      	lsrs	r3, r0, #4
 8000208:	428b      	cmp	r3, r1
 800020a:	d35f      	bcc.n	80002cc <__divsi3+0xd4>
 800020c:	0a03      	lsrs	r3, r0, #8
 800020e:	428b      	cmp	r3, r1
 8000210:	d344      	bcc.n	800029c <__divsi3+0xa4>
 8000212:	0b03      	lsrs	r3, r0, #12
 8000214:	428b      	cmp	r3, r1
 8000216:	d328      	bcc.n	800026a <__divsi3+0x72>
 8000218:	0c03      	lsrs	r3, r0, #16
 800021a:	428b      	cmp	r3, r1
 800021c:	d30d      	bcc.n	800023a <__divsi3+0x42>
 800021e:	22ff      	movs	r2, #255	@ 0xff
 8000220:	0209      	lsls	r1, r1, #8
 8000222:	ba12      	rev	r2, r2
 8000224:	0c03      	lsrs	r3, r0, #16
 8000226:	428b      	cmp	r3, r1
 8000228:	d302      	bcc.n	8000230 <__divsi3+0x38>
 800022a:	1212      	asrs	r2, r2, #8
 800022c:	0209      	lsls	r1, r1, #8
 800022e:	d065      	beq.n	80002fc <__divsi3+0x104>
 8000230:	0b03      	lsrs	r3, r0, #12
 8000232:	428b      	cmp	r3, r1
 8000234:	d319      	bcc.n	800026a <__divsi3+0x72>
 8000236:	e000      	b.n	800023a <__divsi3+0x42>
 8000238:	0a09      	lsrs	r1, r1, #8
 800023a:	0bc3      	lsrs	r3, r0, #15
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__divsi3+0x4c>
 8000240:	03cb      	lsls	r3, r1, #15
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	0b83      	lsrs	r3, r0, #14
 8000248:	428b      	cmp	r3, r1
 800024a:	d301      	bcc.n	8000250 <__divsi3+0x58>
 800024c:	038b      	lsls	r3, r1, #14
 800024e:	1ac0      	subs	r0, r0, r3
 8000250:	4152      	adcs	r2, r2
 8000252:	0b43      	lsrs	r3, r0, #13
 8000254:	428b      	cmp	r3, r1
 8000256:	d301      	bcc.n	800025c <__divsi3+0x64>
 8000258:	034b      	lsls	r3, r1, #13
 800025a:	1ac0      	subs	r0, r0, r3
 800025c:	4152      	adcs	r2, r2
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x70>
 8000264:	030b      	lsls	r3, r1, #12
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0ac3      	lsrs	r3, r0, #11
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x7c>
 8000270:	02cb      	lsls	r3, r1, #11
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0a83      	lsrs	r3, r0, #10
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x88>
 800027c:	028b      	lsls	r3, r1, #10
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0a43      	lsrs	r3, r0, #9
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x94>
 8000288:	024b      	lsls	r3, r1, #9
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0a03      	lsrs	r3, r0, #8
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0xa0>
 8000294:	020b      	lsls	r3, r1, #8
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	d2cd      	bcs.n	8000238 <__divsi3+0x40>
 800029c:	09c3      	lsrs	r3, r0, #7
 800029e:	428b      	cmp	r3, r1
 80002a0:	d301      	bcc.n	80002a6 <__divsi3+0xae>
 80002a2:	01cb      	lsls	r3, r1, #7
 80002a4:	1ac0      	subs	r0, r0, r3
 80002a6:	4152      	adcs	r2, r2
 80002a8:	0983      	lsrs	r3, r0, #6
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d301      	bcc.n	80002b2 <__divsi3+0xba>
 80002ae:	018b      	lsls	r3, r1, #6
 80002b0:	1ac0      	subs	r0, r0, r3
 80002b2:	4152      	adcs	r2, r2
 80002b4:	0943      	lsrs	r3, r0, #5
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d301      	bcc.n	80002be <__divsi3+0xc6>
 80002ba:	014b      	lsls	r3, r1, #5
 80002bc:	1ac0      	subs	r0, r0, r3
 80002be:	4152      	adcs	r2, r2
 80002c0:	0903      	lsrs	r3, r0, #4
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xd2>
 80002c6:	010b      	lsls	r3, r1, #4
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	08c3      	lsrs	r3, r0, #3
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xde>
 80002d2:	00cb      	lsls	r3, r1, #3
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0883      	lsrs	r3, r0, #2
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xea>
 80002de:	008b      	lsls	r3, r1, #2
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0843      	lsrs	r3, r0, #1
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xf6>
 80002ea:	004b      	lsls	r3, r1, #1
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	1a41      	subs	r1, r0, r1
 80002f2:	d200      	bcs.n	80002f6 <__divsi3+0xfe>
 80002f4:	4601      	mov	r1, r0
 80002f6:	4152      	adcs	r2, r2
 80002f8:	4610      	mov	r0, r2
 80002fa:	4770      	bx	lr
 80002fc:	e05d      	b.n	80003ba <__divsi3+0x1c2>
 80002fe:	0fca      	lsrs	r2, r1, #31
 8000300:	d000      	beq.n	8000304 <__divsi3+0x10c>
 8000302:	4249      	negs	r1, r1
 8000304:	1003      	asrs	r3, r0, #32
 8000306:	d300      	bcc.n	800030a <__divsi3+0x112>
 8000308:	4240      	negs	r0, r0
 800030a:	4053      	eors	r3, r2
 800030c:	2200      	movs	r2, #0
 800030e:	469c      	mov	ip, r3
 8000310:	0903      	lsrs	r3, r0, #4
 8000312:	428b      	cmp	r3, r1
 8000314:	d32d      	bcc.n	8000372 <__divsi3+0x17a>
 8000316:	0a03      	lsrs	r3, r0, #8
 8000318:	428b      	cmp	r3, r1
 800031a:	d312      	bcc.n	8000342 <__divsi3+0x14a>
 800031c:	22fc      	movs	r2, #252	@ 0xfc
 800031e:	0189      	lsls	r1, r1, #6
 8000320:	ba12      	rev	r2, r2
 8000322:	0a03      	lsrs	r3, r0, #8
 8000324:	428b      	cmp	r3, r1
 8000326:	d30c      	bcc.n	8000342 <__divsi3+0x14a>
 8000328:	0189      	lsls	r1, r1, #6
 800032a:	1192      	asrs	r2, r2, #6
 800032c:	428b      	cmp	r3, r1
 800032e:	d308      	bcc.n	8000342 <__divsi3+0x14a>
 8000330:	0189      	lsls	r1, r1, #6
 8000332:	1192      	asrs	r2, r2, #6
 8000334:	428b      	cmp	r3, r1
 8000336:	d304      	bcc.n	8000342 <__divsi3+0x14a>
 8000338:	0189      	lsls	r1, r1, #6
 800033a:	d03a      	beq.n	80003b2 <__divsi3+0x1ba>
 800033c:	1192      	asrs	r2, r2, #6
 800033e:	e000      	b.n	8000342 <__divsi3+0x14a>
 8000340:	0989      	lsrs	r1, r1, #6
 8000342:	09c3      	lsrs	r3, r0, #7
 8000344:	428b      	cmp	r3, r1
 8000346:	d301      	bcc.n	800034c <__divsi3+0x154>
 8000348:	01cb      	lsls	r3, r1, #7
 800034a:	1ac0      	subs	r0, r0, r3
 800034c:	4152      	adcs	r2, r2
 800034e:	0983      	lsrs	r3, r0, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d301      	bcc.n	8000358 <__divsi3+0x160>
 8000354:	018b      	lsls	r3, r1, #6
 8000356:	1ac0      	subs	r0, r0, r3
 8000358:	4152      	adcs	r2, r2
 800035a:	0943      	lsrs	r3, r0, #5
 800035c:	428b      	cmp	r3, r1
 800035e:	d301      	bcc.n	8000364 <__divsi3+0x16c>
 8000360:	014b      	lsls	r3, r1, #5
 8000362:	1ac0      	subs	r0, r0, r3
 8000364:	4152      	adcs	r2, r2
 8000366:	0903      	lsrs	r3, r0, #4
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x178>
 800036c:	010b      	lsls	r3, r1, #4
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	08c3      	lsrs	r3, r0, #3
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x184>
 8000378:	00cb      	lsls	r3, r1, #3
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0883      	lsrs	r3, r0, #2
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x190>
 8000384:	008b      	lsls	r3, r1, #2
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	d2d9      	bcs.n	8000340 <__divsi3+0x148>
 800038c:	0843      	lsrs	r3, r0, #1
 800038e:	428b      	cmp	r3, r1
 8000390:	d301      	bcc.n	8000396 <__divsi3+0x19e>
 8000392:	004b      	lsls	r3, r1, #1
 8000394:	1ac0      	subs	r0, r0, r3
 8000396:	4152      	adcs	r2, r2
 8000398:	1a41      	subs	r1, r0, r1
 800039a:	d200      	bcs.n	800039e <__divsi3+0x1a6>
 800039c:	4601      	mov	r1, r0
 800039e:	4663      	mov	r3, ip
 80003a0:	4152      	adcs	r2, r2
 80003a2:	105b      	asrs	r3, r3, #1
 80003a4:	4610      	mov	r0, r2
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x1b4>
 80003a8:	4240      	negs	r0, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d500      	bpl.n	80003b0 <__divsi3+0x1b8>
 80003ae:	4249      	negs	r1, r1
 80003b0:	4770      	bx	lr
 80003b2:	4663      	mov	r3, ip
 80003b4:	105b      	asrs	r3, r3, #1
 80003b6:	d300      	bcc.n	80003ba <__divsi3+0x1c2>
 80003b8:	4240      	negs	r0, r0
 80003ba:	b501      	push	{r0, lr}
 80003bc:	2000      	movs	r0, #0
 80003be:	f000 f805 	bl	80003cc <__aeabi_idiv0>
 80003c2:	bd02      	pop	{r1, pc}

080003c4 <__aeabi_idivmod>:
 80003c4:	2900      	cmp	r1, #0
 80003c6:	d0f8      	beq.n	80003ba <__divsi3+0x1c2>
 80003c8:	e716      	b.n	80001f8 <__divsi3>
 80003ca:	4770      	bx	lr

080003cc <__aeabi_idiv0>:
 80003cc:	4770      	bx	lr
 80003ce:	46c0      	nop			@ (mov r8, r8)

080003d0 <__aeabi_uldivmod>:
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d111      	bne.n	80003f8 <__aeabi_uldivmod+0x28>
 80003d4:	2a00      	cmp	r2, #0
 80003d6:	d10f      	bne.n	80003f8 <__aeabi_uldivmod+0x28>
 80003d8:	2900      	cmp	r1, #0
 80003da:	d100      	bne.n	80003de <__aeabi_uldivmod+0xe>
 80003dc:	2800      	cmp	r0, #0
 80003de:	d002      	beq.n	80003e6 <__aeabi_uldivmod+0x16>
 80003e0:	2100      	movs	r1, #0
 80003e2:	43c9      	mvns	r1, r1
 80003e4:	0008      	movs	r0, r1
 80003e6:	b407      	push	{r0, r1, r2}
 80003e8:	4802      	ldr	r0, [pc, #8]	@ (80003f4 <__aeabi_uldivmod+0x24>)
 80003ea:	a102      	add	r1, pc, #8	@ (adr r1, 80003f4 <__aeabi_uldivmod+0x24>)
 80003ec:	1840      	adds	r0, r0, r1
 80003ee:	9002      	str	r0, [sp, #8]
 80003f0:	bd03      	pop	{r0, r1, pc}
 80003f2:	46c0      	nop			@ (mov r8, r8)
 80003f4:	ffffffd9 	.word	0xffffffd9
 80003f8:	b403      	push	{r0, r1}
 80003fa:	4668      	mov	r0, sp
 80003fc:	b501      	push	{r0, lr}
 80003fe:	9802      	ldr	r0, [sp, #8]
 8000400:	f002 fd8a 	bl	8002f18 <__udivmoddi4>
 8000404:	9b01      	ldr	r3, [sp, #4]
 8000406:	469e      	mov	lr, r3
 8000408:	b002      	add	sp, #8
 800040a:	bc0c      	pop	{r2, r3}
 800040c:	4770      	bx	lr
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzdi2>:
 8000410:	b510      	push	{r4, lr}
 8000412:	2900      	cmp	r1, #0
 8000414:	d103      	bne.n	800041e <__clzdi2+0xe>
 8000416:	f000 f807 	bl	8000428 <__clzsi2>
 800041a:	3020      	adds	r0, #32
 800041c:	e002      	b.n	8000424 <__clzdi2+0x14>
 800041e:	0008      	movs	r0, r1
 8000420:	f000 f802 	bl	8000428 <__clzsi2>
 8000424:	bd10      	pop	{r4, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__clzsi2>:
 8000428:	211c      	movs	r1, #28
 800042a:	2301      	movs	r3, #1
 800042c:	041b      	lsls	r3, r3, #16
 800042e:	4298      	cmp	r0, r3
 8000430:	d301      	bcc.n	8000436 <__clzsi2+0xe>
 8000432:	0c00      	lsrs	r0, r0, #16
 8000434:	3910      	subs	r1, #16
 8000436:	0a1b      	lsrs	r3, r3, #8
 8000438:	4298      	cmp	r0, r3
 800043a:	d301      	bcc.n	8000440 <__clzsi2+0x18>
 800043c:	0a00      	lsrs	r0, r0, #8
 800043e:	3908      	subs	r1, #8
 8000440:	091b      	lsrs	r3, r3, #4
 8000442:	4298      	cmp	r0, r3
 8000444:	d301      	bcc.n	800044a <__clzsi2+0x22>
 8000446:	0900      	lsrs	r0, r0, #4
 8000448:	3904      	subs	r1, #4
 800044a:	a202      	add	r2, pc, #8	@ (adr r2, 8000454 <__clzsi2+0x2c>)
 800044c:	5c10      	ldrb	r0, [r2, r0]
 800044e:	1840      	adds	r0, r0, r1
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			@ (mov r8, r8)
 8000454:	02020304 	.word	0x02020304
 8000458:	01010101 	.word	0x01010101
	...

08000464 <__do_global_dtors_aux>:
 8000464:	b510      	push	{r4, lr}
 8000466:	4c06      	ldr	r4, [pc, #24]	@ (8000480 <__do_global_dtors_aux+0x1c>)
 8000468:	7823      	ldrb	r3, [r4, #0]
 800046a:	2b00      	cmp	r3, #0
 800046c:	d107      	bne.n	800047e <__do_global_dtors_aux+0x1a>
 800046e:	4b05      	ldr	r3, [pc, #20]	@ (8000484 <__do_global_dtors_aux+0x20>)
 8000470:	2b00      	cmp	r3, #0
 8000472:	d002      	beq.n	800047a <__do_global_dtors_aux+0x16>
 8000474:	4804      	ldr	r0, [pc, #16]	@ (8000488 <__do_global_dtors_aux+0x24>)
 8000476:	e000      	b.n	800047a <__do_global_dtors_aux+0x16>
 8000478:	bf00      	nop
 800047a:	2301      	movs	r3, #1
 800047c:	7023      	strb	r3, [r4, #0]
 800047e:	bd10      	pop	{r4, pc}
 8000480:	2000005c 	.word	0x2000005c
 8000484:	00000000 	.word	0x00000000
 8000488:	080030b0 	.word	0x080030b0

0800048c <frame_dummy>:
 800048c:	4b04      	ldr	r3, [pc, #16]	@ (80004a0 <frame_dummy+0x14>)
 800048e:	b510      	push	{r4, lr}
 8000490:	2b00      	cmp	r3, #0
 8000492:	d003      	beq.n	800049c <frame_dummy+0x10>
 8000494:	4903      	ldr	r1, [pc, #12]	@ (80004a4 <frame_dummy+0x18>)
 8000496:	4804      	ldr	r0, [pc, #16]	@ (80004a8 <frame_dummy+0x1c>)
 8000498:	e000      	b.n	800049c <frame_dummy+0x10>
 800049a:	bf00      	nop
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	00000000 	.word	0x00000000
 80004a4:	20000060 	.word	0x20000060
 80004a8:	080030b0 	.word	0x080030b0

080004ac <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80004ac:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004b0:	4b03      	ldr	r3, [pc, #12]	@ (80004c0 <__NVIC_SystemReset+0x14>)
 80004b2:	4a04      	ldr	r2, [pc, #16]	@ (80004c4 <__NVIC_SystemReset+0x18>)
 80004b4:	60da      	str	r2, [r3, #12]
 80004b6:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80004ba:	46c0      	nop			@ (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 80004bc:	e7fd      	b.n	80004ba <__NVIC_SystemReset+0xe>
 80004be:	46c0      	nop			@ (mov r8, r8)
 80004c0:	e000ed00 	.word	0xe000ed00
 80004c4:	05fa0004 	.word	0x05fa0004

080004c8 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ca:	b089      	sub	sp, #36	@ 0x24
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80004cc:	4c18      	ldr	r4, [pc, #96]	@ (8000530 <MX_GPIO_Init+0x68>)
 80004ce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80004d0:	2720      	movs	r7, #32
 80004d2:	433b      	orrs	r3, r7
 80004d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80004d6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80004d8:	403b      	ands	r3, r7
 80004da:	9300      	str	r3, [sp, #0]
 80004dc:	9b00      	ldr	r3, [sp, #0]
     GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004de:	ad03      	add	r5, sp, #12
 80004e0:	2214      	movs	r2, #20
 80004e2:	2100      	movs	r1, #0
 80004e4:	0028      	movs	r0, r5
 80004e6:	f002 f893 	bl	8002610 <memset>

    // Abilita clock GPIO
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ea:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80004ec:	2304      	movs	r3, #4
 80004ee:	431a      	orrs	r2, r3
 80004f0:	6362      	str	r2, [r4, #52]	@ 0x34
 80004f2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80004f4:	4013      	ands	r3, r2
 80004f6:	9301      	str	r3, [sp, #4]
 80004f8:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80004fc:	2601      	movs	r6, #1
 80004fe:	4333      	orrs	r3, r6
 8000500:	6363      	str	r3, [r4, #52]	@ 0x34
 8000502:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000504:	4033      	ands	r3, r6
 8000506:	9302      	str	r3, [sp, #8]
 8000508:	9b02      	ldr	r3, [sp, #8]

    // Configura USER BUTTON (PC13) come input
    GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 800050a:	2380      	movs	r3, #128	@ 0x80
 800050c:	019b      	lsls	r3, r3, #6
 800050e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000510:	0029      	movs	r1, r5
 8000512:	4808      	ldr	r0, [pc, #32]	@ (8000534 <MX_GPIO_Init+0x6c>)
 8000514:	f000 ffa6 	bl	8001464 <HAL_GPIO_Init>

    // Configura LED integrato (PA5) come output
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000518:	9703      	str	r7, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800051a:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051c:	2300      	movs	r3, #0
 800051e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000520:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000522:	20a0      	movs	r0, #160	@ 0xa0
 8000524:	0029      	movs	r1, r5
 8000526:	05c0      	lsls	r0, r0, #23
 8000528:	f000 ff9c 	bl	8001464 <HAL_GPIO_Init>
}
 800052c:	b009      	add	sp, #36	@ 0x24
 800052e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000530:	40021000 	.word	0x40021000
 8000534:	50000800 	.word	0x50000800

08000538 <MX_DMA_Init>:
{
 8000538:	b500      	push	{lr}
 800053a:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 800053c:	4a09      	ldr	r2, [pc, #36]	@ (8000564 <MX_DMA_Init+0x2c>)
 800053e:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 8000540:	2301      	movs	r3, #1
 8000542:	4319      	orrs	r1, r3
 8000544:	6391      	str	r1, [r2, #56]	@ 0x38
 8000546:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8000548:	4013      	ands	r3, r2
 800054a:	9301      	str	r3, [sp, #4]
 800054c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800054e:	2200      	movs	r2, #0
 8000550:	2100      	movs	r1, #0
 8000552:	2009      	movs	r0, #9
 8000554:	f000 fe60 	bl	8001218 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000558:	2009      	movs	r0, #9
 800055a:	f000 fe61 	bl	8001220 <HAL_NVIC_EnableIRQ>
}
 800055e:	b003      	add	sp, #12
 8000560:	bd00      	pop	{pc}
 8000562:	46c0      	nop			@ (mov r8, r8)
 8000564:	40021000 	.word	0x40021000

08000568 <computeMovingAverage>:
uint32_t computeMovingAverage(uint32_t newSample) {
 8000568:	b570      	push	{r4, r5, r6, lr}
    adcBuffer[bufferIndex] = newSample;
 800056a:	4e0e      	ldr	r6, [pc, #56]	@ (80005a4 <computeMovingAverage+0x3c>)
 800056c:	8833      	ldrh	r3, [r6, #0]
 800056e:	4a0e      	ldr	r2, [pc, #56]	@ (80005a8 <computeMovingAverage+0x40>)
 8000570:	0099      	lsls	r1, r3, #2
 8000572:	5050      	str	r0, [r2, r1]
    bufferIndex = (bufferIndex + 1) % MA_SIZE;
 8000574:	1c58      	adds	r0, r3, #1
 8000576:	2196      	movs	r1, #150	@ 0x96
 8000578:	f7ff ff24 	bl	80003c4 <__aeabi_idivmod>
 800057c:	8031      	strh	r1, [r6, #0]
    for (int i = 0; i < MA_SIZE; i++) {
 800057e:	2300      	movs	r3, #0
    uint64_t sum = 0;
 8000580:	2000      	movs	r0, #0
 8000582:	2100      	movs	r1, #0
    for (int i = 0; i < MA_SIZE; i++) {
 8000584:	e006      	b.n	8000594 <computeMovingAverage+0x2c>
        sum += adcBuffer[i];
 8000586:	4a08      	ldr	r2, [pc, #32]	@ (80005a8 <computeMovingAverage+0x40>)
 8000588:	009e      	lsls	r6, r3, #2
 800058a:	5994      	ldr	r4, [r2, r6]
 800058c:	2500      	movs	r5, #0
 800058e:	1900      	adds	r0, r0, r4
 8000590:	4169      	adcs	r1, r5
    for (int i = 0; i < MA_SIZE; i++) {
 8000592:	3301      	adds	r3, #1
 8000594:	2b95      	cmp	r3, #149	@ 0x95
 8000596:	ddf6      	ble.n	8000586 <computeMovingAverage+0x1e>
    return (uint32_t)(sum / MA_SIZE);
 8000598:	2296      	movs	r2, #150	@ 0x96
 800059a:	2300      	movs	r3, #0
 800059c:	f7ff ff18 	bl	80003d0 <__aeabi_uldivmod>
}
 80005a0:	bd70      	pop	{r4, r5, r6, pc}
 80005a2:	46c0      	nop			@ (mov r8, r8)
 80005a4:	2000007e 	.word	0x2000007e
 80005a8:	20000080 	.word	0x20000080

080005ac <addRandomNoise>:
    if (result < 0) result = 0;
 80005ac:	3050      	adds	r0, #80	@ 0x50
 80005ae:	d405      	bmi.n	80005bc <addRandomNoise+0x10>
    if (result > 4095) result = 4095;
 80005b0:	2380      	movs	r3, #128	@ 0x80
 80005b2:	015b      	lsls	r3, r3, #5
 80005b4:	4298      	cmp	r0, r3
 80005b6:	db02      	blt.n	80005be <addRandomNoise+0x12>
 80005b8:	4801      	ldr	r0, [pc, #4]	@ (80005c0 <addRandomNoise+0x14>)
 80005ba:	e000      	b.n	80005be <addRandomNoise+0x12>
    if (result < 0) result = 0;
 80005bc:	2000      	movs	r0, #0
}
 80005be:	4770      	bx	lr
 80005c0:	00000fff 	.word	0x00000fff

080005c4 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c4:	b672      	cpsid	i
  * @retval None
  */
void Error_Handler(void)
{
  __disable_irq();
  while (1) {}
 80005c6:	e7fe      	b.n	80005c6 <Error_Handler+0x2>

080005c8 <MX_ADC1_Init>:
{
 80005c8:	b500      	push	{lr}
 80005ca:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80005cc:	220c      	movs	r2, #12
 80005ce:	2100      	movs	r1, #0
 80005d0:	a801      	add	r0, sp, #4
 80005d2:	f002 f81d 	bl	8002610 <memset>
  hadc1.Instance = ADC1;
 80005d6:	4819      	ldr	r0, [pc, #100]	@ (800063c <MX_ADC1_Init+0x74>)
 80005d8:	4b19      	ldr	r3, [pc, #100]	@ (8000640 <MX_ADC1_Init+0x78>)
 80005da:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005dc:	2380      	movs	r3, #128	@ 0x80
 80005de:	05db      	lsls	r3, r3, #23
 80005e0:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005e2:	2300      	movs	r3, #0
 80005e4:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e6:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 80005e8:	2280      	movs	r2, #128	@ 0x80
 80005ea:	0612      	lsls	r2, r2, #24
 80005ec:	6102      	str	r2, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005ee:	2204      	movs	r2, #4
 80005f0:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005f2:	7603      	strb	r3, [r0, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80005f4:	7643      	strb	r3, [r0, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005f6:	7683      	strb	r3, [r0, #26]
  hadc1.Init.NbrOfConversion = 1;
 80005f8:	3a03      	subs	r2, #3
 80005fa:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005fc:	321f      	adds	r2, #31
 80005fe:	5483      	strb	r3, [r0, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000600:	6243      	str	r3, [r0, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000602:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000604:	320c      	adds	r2, #12
 8000606:	5483      	strb	r3, [r0, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000608:	6303      	str	r3, [r0, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800060a:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800060c:	3210      	adds	r2, #16
 800060e:	5483      	strb	r3, [r0, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000610:	64c3      	str	r3, [r0, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000612:	f000 f9c9 	bl	80009a8 <HAL_ADC_Init>
 8000616:	2800      	cmp	r0, #0
 8000618:	d10b      	bne.n	8000632 <MX_ADC1_Init+0x6a>
  sConfig.Channel = ADC_CHANNEL_4;
 800061a:	a901      	add	r1, sp, #4
 800061c:	4b09      	ldr	r3, [pc, #36]	@ (8000644 <MX_ADC1_Init+0x7c>)
 800061e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000620:	2301      	movs	r3, #1
 8000622:	604b      	str	r3, [r1, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000624:	4805      	ldr	r0, [pc, #20]	@ (800063c <MX_ADC1_Init+0x74>)
 8000626:	f000 fb3f 	bl	8000ca8 <HAL_ADC_ConfigChannel>
 800062a:	2800      	cmp	r0, #0
 800062c:	d103      	bne.n	8000636 <MX_ADC1_Init+0x6e>
}
 800062e:	b005      	add	sp, #20
 8000630:	bd00      	pop	{pc}
    Error_Handler();
 8000632:	f7ff ffc7 	bl	80005c4 <Error_Handler>
    Error_Handler();
 8000636:	f7ff ffc5 	bl	80005c4 <Error_Handler>
 800063a:	46c0      	nop			@ (mov r8, r8)
 800063c:	200003c8 	.word	0x200003c8
 8000640:	40012400 	.word	0x40012400
 8000644:	10000010 	.word	0x10000010

08000648 <MX_USART2_UART_Init>:
{
 8000648:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 800064a:	480c      	ldr	r0, [pc, #48]	@ (800067c <MX_USART2_UART_Init+0x34>)
 800064c:	4b0c      	ldr	r3, [pc, #48]	@ (8000680 <MX_USART2_UART_Init+0x38>)
 800064e:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000650:	23e1      	movs	r3, #225	@ 0xe1
 8000652:	025b      	lsls	r3, r3, #9
 8000654:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000656:	2300      	movs	r3, #0
 8000658:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800065a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800065c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800065e:	220c      	movs	r2, #12
 8000660:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000662:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000664:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000666:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000668:	6243      	str	r3, [r0, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800066a:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800066c:	f001 fe64 	bl	8002338 <HAL_UART_Init>
 8000670:	2800      	cmp	r0, #0
 8000672:	d100      	bne.n	8000676 <MX_USART2_UART_Init+0x2e>
}
 8000674:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000676:	f7ff ffa5 	bl	80005c4 <Error_Handler>
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	200002d8 	.word	0x200002d8
 8000680:	40004400 	.word	0x40004400

08000684 <SystemClock_Config>:
{
 8000684:	b510      	push	{r4, lr}
 8000686:	b08c      	sub	sp, #48	@ 0x30
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000688:	ac05      	add	r4, sp, #20
 800068a:	221c      	movs	r2, #28
 800068c:	2100      	movs	r1, #0
 800068e:	0020      	movs	r0, r4
 8000690:	f001 ffbe 	bl	8002610 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000694:	2214      	movs	r2, #20
 8000696:	2100      	movs	r1, #0
 8000698:	4668      	mov	r0, sp
 800069a:	f001 ffb9 	bl	8002610 <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800069e:	4912      	ldr	r1, [pc, #72]	@ (80006e8 <SystemClock_Config+0x64>)
 80006a0:	680b      	ldr	r3, [r1, #0]
 80006a2:	2207      	movs	r2, #7
 80006a4:	4393      	bics	r3, r2
 80006a6:	3a06      	subs	r2, #6
 80006a8:	4313      	orrs	r3, r2
 80006aa:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006ac:	9205      	str	r2, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006ae:	2380      	movs	r3, #128	@ 0x80
 80006b0:	025b      	lsls	r3, r3, #9
 80006b2:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b4:	0020      	movs	r0, r4
 80006b6:	f001 f871 	bl	800179c <HAL_RCC_OscConfig>
 80006ba:	2800      	cmp	r0, #0
 80006bc:	d10f      	bne.n	80006de <SystemClock_Config+0x5a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006be:	4668      	mov	r0, sp
 80006c0:	2307      	movs	r3, #7
 80006c2:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80006c4:	3b06      	subs	r3, #6
 80006c6:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006cc:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006ce:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006d0:	2101      	movs	r1, #1
 80006d2:	f001 f9ef 	bl	8001ab4 <HAL_RCC_ClockConfig>
 80006d6:	2800      	cmp	r0, #0
 80006d8:	d103      	bne.n	80006e2 <SystemClock_Config+0x5e>
}
 80006da:	b00c      	add	sp, #48	@ 0x30
 80006dc:	bd10      	pop	{r4, pc}
    Error_Handler();
 80006de:	f7ff ff71 	bl	80005c4 <Error_Handler>
    Error_Handler();
 80006e2:	f7ff ff6f 	bl	80005c4 <Error_Handler>
 80006e6:	46c0      	nop			@ (mov r8, r8)
 80006e8:	40022000 	.word	0x40022000

080006ec <main>:
{
 80006ec:	b530      	push	{r4, r5, lr}
 80006ee:	b097      	sub	sp, #92	@ 0x5c
  HAL_Init();
 80006f0:	f000 f92a 	bl	8000948 <HAL_Init>
  SystemClock_Config();
 80006f4:	f7ff ffc6 	bl	8000684 <SystemClock_Config>
  MX_GPIO_Init();
 80006f8:	f7ff fee6 	bl	80004c8 <MX_GPIO_Init>
  MX_DMA_Init();
 80006fc:	f7ff ff1c 	bl	8000538 <MX_DMA_Init>
  MX_ADC1_Init();
 8000700:	f7ff ff62 	bl	80005c8 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000704:	f7ff ffa0 	bl	8000648 <MX_USART2_UART_Init>
  BSP_LED_Init(LED_GREEN);
 8000708:	2000      	movs	r0, #0
 800070a:	f001 fe63 	bl	80023d4 <BSP_LED_Init>
 800070e:	e01e      	b.n	800074e <main+0x62>
    if(buttonPrevState == GPIO_PIN_SET && buttonState == GPIO_PIN_RESET) // bottone premuto
 8000710:	2800      	cmp	r0, #0
 8000712:	d125      	bne.n	8000760 <main+0x74>
        if(currentState == STATE_WAIT_REQUEST)
 8000714:	4b64      	ldr	r3, [pc, #400]	@ (80008a8 <main+0x1bc>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2b05      	cmp	r3, #5
 800071a:	d821      	bhi.n	8000760 <main+0x74>
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	4a63      	ldr	r2, [pc, #396]	@ (80008ac <main+0x1c0>)
 8000720:	58d3      	ldr	r3, [r2, r3]
 8000722:	469f      	mov	pc, r3
            currentState = STATE_LISTENING;
 8000724:	4b60      	ldr	r3, [pc, #384]	@ (80008a8 <main+0x1bc>)
 8000726:	2202      	movs	r2, #2
 8000728:	701a      	strb	r2, [r3, #0]
 800072a:	e019      	b.n	8000760 <main+0x74>
            currentState = STATE_PAUSE;
 800072c:	4b5e      	ldr	r3, [pc, #376]	@ (80008a8 <main+0x1bc>)
 800072e:	2203      	movs	r2, #3
 8000730:	701a      	strb	r2, [r3, #0]
 8000732:	e015      	b.n	8000760 <main+0x74>
            currentState = STATE_LISTENING;
 8000734:	4b5c      	ldr	r3, [pc, #368]	@ (80008a8 <main+0x1bc>)
 8000736:	2202      	movs	r2, #2
 8000738:	701a      	strb	r2, [r3, #0]
 800073a:	e011      	b.n	8000760 <main+0x74>
            currentState = STATE_WAIT_REQUEST;
 800073c:	4b5a      	ldr	r3, [pc, #360]	@ (80008a8 <main+0x1bc>)
 800073e:	2201      	movs	r2, #1
 8000740:	701a      	strb	r2, [r3, #0]
 8000742:	e00d      	b.n	8000760 <main+0x74>
            NVIC_SystemReset(); // se in errore, reset MCU
 8000744:	f7ff feb2 	bl	80004ac <__NVIC_SystemReset>
            currentState = STATE_WAIT_REQUEST;
 8000748:	4b57      	ldr	r3, [pc, #348]	@ (80008a8 <main+0x1bc>)
 800074a:	2201      	movs	r2, #1
 800074c:	701a      	strb	r2, [r3, #0]
    uint8_t buttonState = HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin);
 800074e:	2180      	movs	r1, #128	@ 0x80
 8000750:	0189      	lsls	r1, r1, #6
 8000752:	4857      	ldr	r0, [pc, #348]	@ (80008b0 <main+0x1c4>)
 8000754:	f000 ff64 	bl	8001620 <HAL_GPIO_ReadPin>
    if(buttonPrevState == GPIO_PIN_SET && buttonState == GPIO_PIN_RESET) // bottone premuto
 8000758:	4b56      	ldr	r3, [pc, #344]	@ (80008b4 <main+0x1c8>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	2b01      	cmp	r3, #1
 800075e:	d0d7      	beq.n	8000710 <main+0x24>
    buttonPrevState = buttonState;
 8000760:	4b54      	ldr	r3, [pc, #336]	@ (80008b4 <main+0x1c8>)
 8000762:	7018      	strb	r0, [r3, #0]
    switch(currentState)
 8000764:	4b50      	ldr	r3, [pc, #320]	@ (80008a8 <main+0x1bc>)
 8000766:	781a      	ldrb	r2, [r3, #0]
 8000768:	2a05      	cmp	r2, #5
 800076a:	d8f0      	bhi.n	800074e <main+0x62>
 800076c:	0093      	lsls	r3, r2, #2
 800076e:	4a52      	ldr	r2, [pc, #328]	@ (80008b8 <main+0x1cc>)
 8000770:	58d3      	ldr	r3, [r2, r3]
 8000772:	469f      	mov	pc, r3
            BSP_LED_Off(LED_GREEN); // LED spento
 8000774:	2000      	movs	r0, #0
 8000776:	f001 fe91 	bl	800249c <BSP_LED_Off>
            HAL_Delay(100);
 800077a:	2064      	movs	r0, #100	@ 0x64
 800077c:	f000 f902 	bl	8000984 <HAL_Delay>
            break;
 8000780:	e7e5      	b.n	800074e <main+0x62>
            BSP_LED_On(LED_GREEN); // LED acceso fisso
 8000782:	2000      	movs	r0, #0
 8000784:	f001 fe68 	bl	8002458 <BSP_LED_On>
            HAL_ADC_Start(&hadc1);
 8000788:	4d4c      	ldr	r5, [pc, #304]	@ (80008bc <main+0x1d0>)
 800078a:	0028      	movs	r0, r5
 800078c:	f000 fc5c 	bl	8001048 <HAL_ADC_Start>
            HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000790:	2101      	movs	r1, #1
 8000792:	4249      	negs	r1, r1
 8000794:	0028      	movs	r0, r5
 8000796:	f000 fa27 	bl	8000be8 <HAL_ADC_PollForConversion>
            uint32_t adcValue = HAL_ADC_GetValue(&hadc1);
 800079a:	0028      	movs	r0, r5
 800079c:	f000 fa80 	bl	8000ca0 <HAL_ADC_GetValue>
 80007a0:	0004      	movs	r4, r0
            HAL_ADC_Stop(&hadc1);
 80007a2:	0028      	movs	r0, r5
 80007a4:	f000 fcca 	bl	800113c <HAL_ADC_Stop>
            switch(currentMode)
 80007a8:	4b45      	ldr	r3, [pc, #276]	@ (80008c0 <main+0x1d4>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d00e      	beq.n	80007ce <main+0xe2>
 80007b0:	2b02      	cmp	r3, #2
 80007b2:	d011      	beq.n	80007d8 <main+0xec>
            uint32_t voltage_mv = (processedValue * 3300) / 4095;
 80007b4:	4843      	ldr	r0, [pc, #268]	@ (80008c4 <main+0x1d8>)
 80007b6:	4360      	muls	r0, r4
 80007b8:	4943      	ldr	r1, [pc, #268]	@ (80008c8 <main+0x1dc>)
 80007ba:	f7ff fc93 	bl	80000e4 <__udivsi3>
                    (currentMode==RAW)?"RAW":(currentMode==MOVING_AVERAGE)?"MA":"RAW",
 80007be:	4b40      	ldr	r3, [pc, #256]	@ (80008c0 <main+0x1d4>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "Mode=%s | ADC=%lu -> %lu mV\r\n",
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d00f      	beq.n	80007e6 <main+0xfa>
                    (currentMode==RAW)?"RAW":(currentMode==MOVING_AVERAGE)?"MA":"RAW",
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d00b      	beq.n	80007e2 <main+0xf6>
 80007ca:	4a40      	ldr	r2, [pc, #256]	@ (80008cc <main+0x1e0>)
 80007cc:	e00c      	b.n	80007e8 <main+0xfc>
                case MOVING_AVERAGE: processedValue = computeMovingAverage(adcValue); break;
 80007ce:	0020      	movs	r0, r4
 80007d0:	f7ff feca 	bl	8000568 <computeMovingAverage>
 80007d4:	0004      	movs	r4, r0
 80007d6:	e7ed      	b.n	80007b4 <main+0xc8>
                case RANDOM_NOISE: processedValue = addRandomNoise(adcValue); break;
 80007d8:	0020      	movs	r0, r4
 80007da:	f7ff fee7 	bl	80005ac <addRandomNoise>
 80007de:	0004      	movs	r4, r0
 80007e0:	e7e8      	b.n	80007b4 <main+0xc8>
                    (currentMode==RAW)?"RAW":(currentMode==MOVING_AVERAGE)?"MA":"RAW",
 80007e2:	4a3b      	ldr	r2, [pc, #236]	@ (80008d0 <main+0x1e4>)
 80007e4:	e000      	b.n	80007e8 <main+0xfc>
            sprintf(msg, "Mode=%s | ADC=%lu -> %lu mV\r\n",
 80007e6:	4a39      	ldr	r2, [pc, #228]	@ (80008cc <main+0x1e0>)
 80007e8:	493a      	ldr	r1, [pc, #232]	@ (80008d4 <main+0x1e8>)
 80007ea:	ad02      	add	r5, sp, #8
 80007ec:	9000      	str	r0, [sp, #0]
 80007ee:	0023      	movs	r3, r4
 80007f0:	0028      	movs	r0, r5
 80007f2:	f001 feeb 	bl	80025cc <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80007f6:	0028      	movs	r0, r5
 80007f8:	f7ff fc62 	bl	80000c0 <strlen>
 80007fc:	2301      	movs	r3, #1
 80007fe:	b282      	uxth	r2, r0
 8000800:	4835      	ldr	r0, [pc, #212]	@ (80008d8 <main+0x1ec>)
 8000802:	425b      	negs	r3, r3
 8000804:	0029      	movs	r1, r5
 8000806:	f001 fcb0 	bl	800216a <HAL_UART_Transmit>
            if(processedValue > POT_THRESHOLDERROR)
 800080a:	4b34      	ldr	r3, [pc, #208]	@ (80008dc <main+0x1f0>)
 800080c:	429c      	cmp	r4, r3
 800080e:	d907      	bls.n	8000820 <main+0x134>
              currentState = STATE_ERROR;
 8000810:	4b25      	ldr	r3, [pc, #148]	@ (80008a8 <main+0x1bc>)
 8000812:	2205      	movs	r2, #5
 8000814:	701a      	strb	r2, [r3, #0]
            HAL_Delay(500);
 8000816:	20fa      	movs	r0, #250	@ 0xfa
 8000818:	0040      	lsls	r0, r0, #1
 800081a:	f000 f8b3 	bl	8000984 <HAL_Delay>
        break;
 800081e:	e796      	b.n	800074e <main+0x62>
            else if(processedValue > POT_THRESHOLD)
 8000820:	23fa      	movs	r3, #250	@ 0xfa
 8000822:	00db      	lsls	r3, r3, #3
 8000824:	429c      	cmp	r4, r3
 8000826:	d917      	bls.n	8000858 <main+0x16c>
                if(highStart == 0) highStart = HAL_GetTick();
 8000828:	4b2d      	ldr	r3, [pc, #180]	@ (80008e0 <main+0x1f4>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d104      	bne.n	800083a <main+0x14e>
 8000830:	f000 f8a2 	bl	8000978 <HAL_GetTick>
 8000834:	4b2a      	ldr	r3, [pc, #168]	@ (80008e0 <main+0x1f4>)
 8000836:	6018      	str	r0, [r3, #0]
 8000838:	e7ed      	b.n	8000816 <main+0x12a>
                else if(HAL_GetTick() - highStart >= 5000)
 800083a:	f000 f89d 	bl	8000978 <HAL_GetTick>
 800083e:	4b28      	ldr	r3, [pc, #160]	@ (80008e0 <main+0x1f4>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	1ac0      	subs	r0, r0, r3
 8000844:	4b27      	ldr	r3, [pc, #156]	@ (80008e4 <main+0x1f8>)
 8000846:	4298      	cmp	r0, r3
 8000848:	d9e5      	bls.n	8000816 <main+0x12a>
                    currentState = STATE_WARNING; //entra in warning
 800084a:	4b17      	ldr	r3, [pc, #92]	@ (80008a8 <main+0x1bc>)
 800084c:	2204      	movs	r2, #4
 800084e:	701a      	strb	r2, [r3, #0]
                    highStart = 0;
 8000850:	4b23      	ldr	r3, [pc, #140]	@ (80008e0 <main+0x1f4>)
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	e7de      	b.n	8000816 <main+0x12a>
            else highStart = 0;
 8000858:	4b21      	ldr	r3, [pc, #132]	@ (80008e0 <main+0x1f4>)
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	e7da      	b.n	8000816 <main+0x12a>
            BSP_LED_Toggle(LED_GREEN); // LED lampeggiante
 8000860:	2000      	movs	r0, #0
 8000862:	f001 fe3d 	bl	80024e0 <BSP_LED_Toggle>
            HAL_Delay(500); // 50% duty
 8000866:	20fa      	movs	r0, #250	@ 0xfa
 8000868:	0040      	lsls	r0, r0, #1
 800086a:	f000 f88b 	bl	8000984 <HAL_Delay>
            break;
 800086e:	e76e      	b.n	800074e <main+0x62>
            BSP_LED_Off(LED_GREEN);
 8000870:	2000      	movs	r0, #0
 8000872:	f001 fe13 	bl	800249c <BSP_LED_Off>
            HAL_UART_Transmit(&huart2, (uint8_t*)"WARNING\r\n", 9, HAL_MAX_DELAY);
 8000876:	2301      	movs	r3, #1
 8000878:	491b      	ldr	r1, [pc, #108]	@ (80008e8 <main+0x1fc>)
 800087a:	4817      	ldr	r0, [pc, #92]	@ (80008d8 <main+0x1ec>)
 800087c:	425b      	negs	r3, r3
 800087e:	2209      	movs	r2, #9
 8000880:	f001 fc73 	bl	800216a <HAL_UART_Transmit>
            HAL_Delay(200);
 8000884:	20c8      	movs	r0, #200	@ 0xc8
 8000886:	f000 f87d 	bl	8000984 <HAL_Delay>
            break;
 800088a:	e760      	b.n	800074e <main+0x62>
            BSP_LED_Toggle(LED_GREEN);
 800088c:	2000      	movs	r0, #0
 800088e:	f001 fe27 	bl	80024e0 <BSP_LED_Toggle>
            HAL_UART_Transmit(&huart2, (uint8_t*)"ERROR\r\n", 7, HAL_MAX_DELAY);
 8000892:	2301      	movs	r3, #1
 8000894:	4915      	ldr	r1, [pc, #84]	@ (80008ec <main+0x200>)
 8000896:	4810      	ldr	r0, [pc, #64]	@ (80008d8 <main+0x1ec>)
 8000898:	425b      	negs	r3, r3
 800089a:	2207      	movs	r2, #7
 800089c:	f001 fc65 	bl	800216a <HAL_UART_Transmit>
            HAL_Delay(200);
 80008a0:	20c8      	movs	r0, #200	@ 0xc8
 80008a2:	f000 f86f 	bl	8000984 <HAL_Delay>
            break;
 80008a6:	e752      	b.n	800074e <main+0x62>
 80008a8:	2000007c 	.word	0x2000007c
 80008ac:	08003108 	.word	0x08003108
 80008b0:	50000800 	.word	0x50000800
 80008b4:	20000000 	.word	0x20000000
 80008b8:	08003120 	.word	0x08003120
 80008bc:	200003c8 	.word	0x200003c8
 80008c0:	20000001 	.word	0x20000001
 80008c4:	00000ce4 	.word	0x00000ce4
 80008c8:	00000fff 	.word	0x00000fff
 80008cc:	080030c8 	.word	0x080030c8
 80008d0:	080030cc 	.word	0x080030cc
 80008d4:	080030d4 	.word	0x080030d4
 80008d8:	200002d8 	.word	0x200002d8
 80008dc:	00000bb8 	.word	0x00000bb8
 80008e0:	20000078 	.word	0x20000078
 80008e4:	00001387 	.word	0x00001387
 80008e8:	080030f4 	.word	0x080030f4
 80008ec:	08003100 	.word	0x08003100

080008f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f0:	b510      	push	{r4, lr}
 80008f2:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 80008f4:	4b11      	ldr	r3, [pc, #68]	@ (800093c <HAL_InitTick+0x4c>)
 80008f6:	7819      	ldrb	r1, [r3, #0]
 80008f8:	2900      	cmp	r1, #0
 80008fa:	d101      	bne.n	8000900 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80008fc:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80008fe:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000900:	20fa      	movs	r0, #250	@ 0xfa
 8000902:	0080      	lsls	r0, r0, #2
 8000904:	f7ff fbee 	bl	80000e4 <__udivsi3>
 8000908:	0001      	movs	r1, r0
 800090a:	4b0d      	ldr	r3, [pc, #52]	@ (8000940 <HAL_InitTick+0x50>)
 800090c:	6818      	ldr	r0, [r3, #0]
 800090e:	f7ff fbe9 	bl	80000e4 <__udivsi3>
 8000912:	f000 fc91 	bl	8001238 <HAL_SYSTICK_Config>
 8000916:	2800      	cmp	r0, #0
 8000918:	d10d      	bne.n	8000936 <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800091a:	2c03      	cmp	r4, #3
 800091c:	d901      	bls.n	8000922 <HAL_InitTick+0x32>
        status = HAL_ERROR;
 800091e:	2001      	movs	r0, #1
 8000920:	e7ed      	b.n	80008fe <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000922:	3001      	adds	r0, #1
 8000924:	2200      	movs	r2, #0
 8000926:	0021      	movs	r1, r4
 8000928:	4240      	negs	r0, r0
 800092a:	f000 fc75 	bl	8001218 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800092e:	4b05      	ldr	r3, [pc, #20]	@ (8000944 <HAL_InitTick+0x54>)
 8000930:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8000932:	2000      	movs	r0, #0
 8000934:	e7e3      	b.n	80008fe <HAL_InitTick+0xe>
      status = HAL_ERROR;
 8000936:	2001      	movs	r0, #1
 8000938:	e7e1      	b.n	80008fe <HAL_InitTick+0xe>
 800093a:	46c0      	nop			@ (mov r8, r8)
 800093c:	20000002 	.word	0x20000002
 8000940:	20000008 	.word	0x20000008
 8000944:	20000004 	.word	0x20000004

08000948 <HAL_Init>:
{
 8000948:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800094a:	2003      	movs	r0, #3
 800094c:	f7ff ffd0 	bl	80008f0 <HAL_InitTick>
 8000950:	1e04      	subs	r4, r0, #0
 8000952:	d002      	beq.n	800095a <HAL_Init+0x12>
    status = HAL_ERROR;
 8000954:	2401      	movs	r4, #1
}
 8000956:	0020      	movs	r0, r4
 8000958:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 800095a:	f000 fe77 	bl	800164c <HAL_MspInit>
 800095e:	e7fa      	b.n	8000956 <HAL_Init+0xe>

08000960 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000960:	4b03      	ldr	r3, [pc, #12]	@ (8000970 <HAL_IncTick+0x10>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	4a03      	ldr	r2, [pc, #12]	@ (8000974 <HAL_IncTick+0x14>)
 8000966:	6811      	ldr	r1, [r2, #0]
 8000968:	185b      	adds	r3, r3, r1
 800096a:	6013      	str	r3, [r2, #0]
}
 800096c:	4770      	bx	lr
 800096e:	46c0      	nop			@ (mov r8, r8)
 8000970:	20000002 	.word	0x20000002
 8000974:	2000042c 	.word	0x2000042c

08000978 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000978:	4b01      	ldr	r3, [pc, #4]	@ (8000980 <HAL_GetTick+0x8>)
 800097a:	6818      	ldr	r0, [r3, #0]
}
 800097c:	4770      	bx	lr
 800097e:	46c0      	nop			@ (mov r8, r8)
 8000980:	2000042c 	.word	0x2000042c

08000984 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000984:	b570      	push	{r4, r5, r6, lr}
 8000986:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000988:	f7ff fff6 	bl	8000978 <HAL_GetTick>
 800098c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800098e:	1c63      	adds	r3, r4, #1
 8000990:	d002      	beq.n	8000998 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000992:	4b04      	ldr	r3, [pc, #16]	@ (80009a4 <HAL_Delay+0x20>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000998:	f7ff ffee 	bl	8000978 <HAL_GetTick>
 800099c:	1b40      	subs	r0, r0, r5
 800099e:	42a0      	cmp	r0, r4
 80009a0:	d3fa      	bcc.n	8000998 <HAL_Delay+0x14>
  {
  }
}
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	20000002 	.word	0x20000002

080009a8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80009a8:	b530      	push	{r4, r5, lr}
 80009aa:	b083      	sub	sp, #12
 80009ac:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80009b2:	2800      	cmp	r0, #0
 80009b4:	d100      	bne.n	80009b8 <HAL_ADC_Init+0x10>
 80009b6:	e105      	b.n	8000bc4 <HAL_ADC_Init+0x21c>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80009b8:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d012      	beq.n	80009e4 <HAL_ADC_Init+0x3c>

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80009be:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80009c0:	689a      	ldr	r2, [r3, #8]
 80009c2:	00d2      	lsls	r2, r2, #3
 80009c4:	d41b      	bmi.n	80009fe <HAL_ADC_Init+0x56>
  MODIFY_REG(ADCx->CR,
 80009c6:	6899      	ldr	r1, [r3, #8]
 80009c8:	4a7f      	ldr	r2, [pc, #508]	@ (8000bc8 <HAL_ADC_Init+0x220>)
 80009ca:	4011      	ands	r1, r2
 80009cc:	2280      	movs	r2, #128	@ 0x80
 80009ce:	0552      	lsls	r2, r2, #21
 80009d0:	430a      	orrs	r2, r1
 80009d2:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80009d4:	4b7d      	ldr	r3, [pc, #500]	@ (8000bcc <HAL_ADC_Init+0x224>)
 80009d6:	6818      	ldr	r0, [r3, #0]
 80009d8:	497d      	ldr	r1, [pc, #500]	@ (8000bd0 <HAL_ADC_Init+0x228>)
 80009da:	f7ff fb83 	bl	80000e4 <__udivsi3>
 80009de:	0040      	lsls	r0, r0, #1
 80009e0:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 80009e2:	e009      	b.n	80009f8 <HAL_ADC_Init+0x50>
    HAL_ADC_MspInit(hadc);
 80009e4:	f000 fe4a 	bl	800167c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80009e8:	2300      	movs	r3, #0
 80009ea:	65e3      	str	r3, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80009ec:	2254      	movs	r2, #84	@ 0x54
 80009ee:	54a3      	strb	r3, [r4, r2]
 80009f0:	e7e5      	b.n	80009be <HAL_ADC_Init+0x16>
    {
      wait_loop_index--;
 80009f2:	9b01      	ldr	r3, [sp, #4]
 80009f4:	3b01      	subs	r3, #1
 80009f6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80009f8:	9b01      	ldr	r3, [sp, #4]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d1f9      	bne.n	80009f2 <HAL_ADC_Init+0x4a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80009fe:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000a00:	689a      	ldr	r2, [r3, #8]
 8000a02:	00d2      	lsls	r2, r2, #3
 8000a04:	d500      	bpl.n	8000a08 <HAL_ADC_Init+0x60>
 8000a06:	e09d      	b.n	8000b44 <HAL_ADC_Init+0x19c>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a08:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000a0a:	2110      	movs	r1, #16
 8000a0c:	430a      	orrs	r2, r1
 8000a0e:	65a2      	str	r2, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a10:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000a12:	390f      	subs	r1, #15
 8000a14:	430a      	orrs	r2, r1
 8000a16:	65e2      	str	r2, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000a18:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000a1a:	689a      	ldr	r2, [r3, #8]
 8000a1c:	2104      	movs	r1, #4
 8000a1e:	000d      	movs	r5, r1
 8000a20:	4015      	ands	r5, r2
 8000a22:	4211      	tst	r1, r2
 8000a24:	d000      	beq.n	8000a28 <HAL_ADC_Init+0x80>
 8000a26:	2501      	movs	r5, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000a28:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000a2a:	06d2      	lsls	r2, r2, #27
 8000a2c:	d500      	bpl.n	8000a30 <HAL_ADC_Init+0x88>
 8000a2e:	e0c2      	b.n	8000bb6 <HAL_ADC_Init+0x20e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000a30:	2d00      	cmp	r5, #0
 8000a32:	d000      	beq.n	8000a36 <HAL_ADC_Init+0x8e>
 8000a34:	e0bf      	b.n	8000bb6 <HAL_ADC_Init+0x20e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a36:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000a38:	4966      	ldr	r1, [pc, #408]	@ (8000bd4 <HAL_ADC_Init+0x22c>)
 8000a3a:	400a      	ands	r2, r1
 8000a3c:	3106      	adds	r1, #6
 8000a3e:	31ff      	adds	r1, #255	@ 0xff
 8000a40:	430a      	orrs	r2, r1
 8000a42:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000a44:	689a      	ldr	r2, [r3, #8]
 8000a46:	07d2      	lsls	r2, r2, #31
 8000a48:	d452      	bmi.n	8000af0 <HAL_ADC_Init+0x148>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000a4a:	68a2      	ldr	r2, [r4, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000a4c:	7e21      	ldrb	r1, [r4, #24]
 8000a4e:	0389      	lsls	r1, r1, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000a50:	430a      	orrs	r2, r1
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000a52:	7e61      	ldrb	r1, [r4, #25]
 8000a54:	03c9      	lsls	r1, r1, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000a56:	430a      	orrs	r2, r1
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000a58:	7ea5      	ldrb	r5, [r4, #26]
 8000a5a:	0369      	lsls	r1, r5, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000a5c:	430a      	orrs	r2, r1
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000a5e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8000a60:	2900      	cmp	r1, #0
 8000a62:	d001      	beq.n	8000a68 <HAL_ADC_Init+0xc0>
 8000a64:	2180      	movs	r1, #128	@ 0x80
 8000a66:	0149      	lsls	r1, r1, #5
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000a68:	430a      	orrs	r2, r1
                   hadc->Init.DataAlign                                           |
 8000a6a:	68e1      	ldr	r1, [r4, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000a6c:	430a      	orrs	r2, r1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000a6e:	6921      	ldr	r1, [r4, #16]
 8000a70:	2900      	cmp	r1, #0
 8000a72:	db69      	blt.n	8000b48 <HAL_ADC_Init+0x1a0>
 8000a74:	2180      	movs	r1, #128	@ 0x80
 8000a76:	0389      	lsls	r1, r1, #14
                   hadc->Init.DataAlign                                           |
 8000a78:	430a      	orrs	r2, r1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000a7a:	212c      	movs	r1, #44	@ 0x2c
 8000a7c:	5c61      	ldrb	r1, [r4, r1]
 8000a7e:	0049      	lsls	r1, r1, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000a80:	430a      	orrs	r2, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a82:	2120      	movs	r1, #32
 8000a84:	5c61      	ldrb	r1, [r4, r1]
 8000a86:	2901      	cmp	r1, #1
 8000a88:	d061      	beq.n	8000b4e <HAL_ADC_Init+0x1a6>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000a8a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	d005      	beq.n	8000a9c <HAL_ADC_Init+0xf4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000a90:	25e0      	movs	r5, #224	@ 0xe0
 8000a92:	006d      	lsls	r5, r5, #1
 8000a94:	4029      	ands	r1, r5
                     hadc->Init.ExternalTrigConvEdge);
 8000a96:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000a98:	4329      	orrs	r1, r5
 8000a9a:	430a      	orrs	r2, r1
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000a9c:	68d9      	ldr	r1, [r3, #12]
 8000a9e:	4d4e      	ldr	r5, [pc, #312]	@ (8000bd8 <HAL_ADC_Init+0x230>)
 8000aa0:	4029      	ands	r1, r5
 8000aa2:	430a      	orrs	r2, r1
 8000aa4:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000aa6:	6863      	ldr	r3, [r4, #4]
 8000aa8:	0f9b      	lsrs	r3, r3, #30
 8000aaa:	079b      	lsls	r3, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8000aac:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000aae:	431a      	orrs	r2, r3
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000ab0:	213c      	movs	r1, #60	@ 0x3c
 8000ab2:	5c61      	ldrb	r1, [r4, r1]
 8000ab4:	2901      	cmp	r1, #1
 8000ab6:	d059      	beq.n	8000b6c <HAL_ADC_Init+0x1c4>
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000ab8:	6821      	ldr	r1, [r4, #0]
 8000aba:	690b      	ldr	r3, [r1, #16]
 8000abc:	4d47      	ldr	r5, [pc, #284]	@ (8000bdc <HAL_ADC_Init+0x234>)
 8000abe:	402b      	ands	r3, r5
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	610b      	str	r3, [r1, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000ac4:	6863      	ldr	r3, [r4, #4]
 8000ac6:	22c0      	movs	r2, #192	@ 0xc0
 8000ac8:	0612      	lsls	r2, r2, #24
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d010      	beq.n	8000af0 <HAL_ADC_Init+0x148>
 8000ace:	2280      	movs	r2, #128	@ 0x80
 8000ad0:	05d2      	lsls	r2, r2, #23
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d00c      	beq.n	8000af0 <HAL_ADC_Init+0x148>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000ad6:	2280      	movs	r2, #128	@ 0x80
 8000ad8:	0612      	lsls	r2, r2, #24
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d008      	beq.n	8000af0 <HAL_ADC_Init+0x148>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000ade:	4940      	ldr	r1, [pc, #256]	@ (8000be0 <HAL_ADC_Init+0x238>)
 8000ae0:	680a      	ldr	r2, [r1, #0]
 8000ae2:	4d40      	ldr	r5, [pc, #256]	@ (8000be4 <HAL_ADC_Init+0x23c>)
 8000ae4:	402a      	ands	r2, r5
 8000ae6:	25f0      	movs	r5, #240	@ 0xf0
 8000ae8:	03ad      	lsls	r5, r5, #14
 8000aea:	402b      	ands	r3, r5
 8000aec:	4313      	orrs	r3, r2
 8000aee:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000af0:	6821      	ldr	r1, [r4, #0]
 8000af2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(ADCx->SMPR,
 8000af4:	694a      	ldr	r2, [r1, #20]
 8000af6:	2507      	movs	r5, #7
 8000af8:	43aa      	bics	r2, r5
 8000afa:	4313      	orrs	r3, r2
 8000afc:	614b      	str	r3, [r1, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8000afe:	6821      	ldr	r1, [r4, #0]
 8000b00:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8000b02:	694b      	ldr	r3, [r1, #20]
 8000b04:	3569      	adds	r5, #105	@ 0x69
 8000b06:	43ab      	bics	r3, r5
 8000b08:	0112      	lsls	r2, r2, #4
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	614b      	str	r3, [r1, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000b0e:	6923      	ldr	r3, [r4, #16]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d135      	bne.n	8000b80 <HAL_ADC_Init+0x1d8>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000b14:	6822      	ldr	r2, [r4, #0]
 8000b16:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8000b18:	3b10      	subs	r3, #16
 8000b1a:	430b      	orrs	r3, r1
 8000b1c:	6293      	str	r3, [r2, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000b1e:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000b20:	695a      	ldr	r2, [r3, #20]
 8000b22:	2307      	movs	r3, #7
 8000b24:	4013      	ands	r3, r2
        == hadc->Init.SamplingTimeCommon1)
 8000b26:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d03b      	beq.n	8000ba4 <HAL_ADC_Init+0x1fc>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b2e:	2212      	movs	r2, #18
 8000b30:	4393      	bics	r3, r2
 8000b32:	3a02      	subs	r2, #2
 8000b34:	4313      	orrs	r3, r2
 8000b36:	65a3      	str	r3, [r4, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b38:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000b3a:	3a0f      	subs	r2, #15
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	65e3      	str	r3, [r4, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8000b40:	2001      	movs	r0, #1
 8000b42:	e03d      	b.n	8000bc0 <HAL_ADC_Init+0x218>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b44:	2000      	movs	r0, #0
 8000b46:	e768      	b.n	8000a1a <HAL_ADC_Init+0x72>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000b48:	0049      	lsls	r1, r1, #1
 8000b4a:	0849      	lsrs	r1, r1, #1
 8000b4c:	e794      	b.n	8000a78 <HAL_ADC_Init+0xd0>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000b4e:	2d00      	cmp	r5, #0
 8000b50:	d103      	bne.n	8000b5a <HAL_ADC_Init+0x1b2>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000b52:	2180      	movs	r1, #128	@ 0x80
 8000b54:	0249      	lsls	r1, r1, #9
 8000b56:	430a      	orrs	r2, r1
 8000b58:	e797      	b.n	8000a8a <HAL_ADC_Init+0xe2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b5a:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8000b5c:	2520      	movs	r5, #32
 8000b5e:	4329      	orrs	r1, r5
 8000b60:	65a1      	str	r1, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b62:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8000b64:	3d1f      	subs	r5, #31
 8000b66:	4329      	orrs	r1, r5
 8000b68:	65e1      	str	r1, [r4, #92]	@ 0x5c
 8000b6a:	e78e      	b.n	8000a8a <HAL_ADC_Init+0xe2>
                     hadc->Init.Oversampling.Ratio         |
 8000b6c:	6c21      	ldr	r1, [r4, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000b6e:	430b      	orrs	r3, r1
                     hadc->Init.Oversampling.RightBitShift |
 8000b70:	6c61      	ldr	r1, [r4, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8000b72:	430b      	orrs	r3, r1
                     hadc->Init.Oversampling.TriggeredMode
 8000b74:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8000b76:	430b      	orrs	r3, r1
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	431a      	orrs	r2, r3
 8000b7e:	e79b      	b.n	8000ab8 <HAL_ADC_Init+0x110>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000b80:	2280      	movs	r2, #128	@ 0x80
 8000b82:	0392      	lsls	r2, r2, #14
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d1ca      	bne.n	8000b1e <HAL_ADC_Init+0x176>
      MODIFY_REG(hadc->Instance->CHSELR,
 8000b88:	6821      	ldr	r1, [r4, #0]
 8000b8a:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8000b8c:	69e3      	ldr	r3, [r4, #28]
 8000b8e:	3b01      	subs	r3, #1
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	221c      	movs	r2, #28
 8000b94:	401a      	ands	r2, r3
 8000b96:	2310      	movs	r3, #16
 8000b98:	425b      	negs	r3, r3
 8000b9a:	4093      	lsls	r3, r2
 8000b9c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	628b      	str	r3, [r1, #40]	@ 0x28
 8000ba2:	e7bc      	b.n	8000b1e <HAL_ADC_Init+0x176>
      ADC_CLEAR_ERRORCODE(hadc);
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8000ba8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000baa:	2203      	movs	r2, #3
 8000bac:	4393      	bics	r3, r2
 8000bae:	3a02      	subs	r2, #2
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000bb4:	e004      	b.n	8000bc0 <HAL_ADC_Init+0x218>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bb6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000bb8:	2210      	movs	r2, #16
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000bbe:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8000bc0:	b003      	add	sp, #12
 8000bc2:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	e7fb      	b.n	8000bc0 <HAL_ADC_Init+0x218>
 8000bc8:	6fffffe8 	.word	0x6fffffe8
 8000bcc:	20000008 	.word	0x20000008
 8000bd0:	00030d40 	.word	0x00030d40
 8000bd4:	fffffefd 	.word	0xfffffefd
 8000bd8:	ffde0201 	.word	0xffde0201
 8000bdc:	1ffffc02 	.word	0x1ffffc02
 8000be0:	40012708 	.word	0x40012708
 8000be4:	ffc3ffff 	.word	0xffc3ffff

08000be8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bea:	0004      	movs	r4, r0
 8000bec:	000d      	movs	r5, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000bee:	6946      	ldr	r6, [r0, #20]
 8000bf0:	2e08      	cmp	r6, #8
 8000bf2:	d004      	beq.n	8000bfe <HAL_ADC_PollForConversion+0x16>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8000bf4:	6803      	ldr	r3, [r0, #0]
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	07db      	lsls	r3, r3, #31
 8000bfa:	d419      	bmi.n	8000c30 <HAL_ADC_PollForConversion+0x48>

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8000bfc:	2604      	movs	r6, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000bfe:	f7ff febb 	bl	8000978 <HAL_GetTick>
 8000c02:	0007      	movs	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000c04:	6823      	ldr	r3, [r4, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4216      	tst	r6, r2
 8000c0a:	d117      	bne.n	8000c3c <HAL_ADC_PollForConversion+0x54>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8000c0c:	1c6b      	adds	r3, r5, #1
 8000c0e:	d0f9      	beq.n	8000c04 <HAL_ADC_PollForConversion+0x1c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000c10:	f7ff feb2 	bl	8000978 <HAL_GetTick>
 8000c14:	1bc0      	subs	r0, r0, r7
 8000c16:	42a8      	cmp	r0, r5
 8000c18:	d801      	bhi.n	8000c1e <HAL_ADC_PollForConversion+0x36>
 8000c1a:	2d00      	cmp	r5, #0
 8000c1c:	d1f2      	bne.n	8000c04 <HAL_ADC_PollForConversion+0x1c>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000c1e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000c20:	2204      	movs	r2, #4
 8000c22:	4313      	orrs	r3, r2
 8000c24:	65a3      	str	r3, [r4, #88]	@ 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000c26:	2354      	movs	r3, #84	@ 0x54
 8000c28:	2200      	movs	r2, #0
 8000c2a:	54e2      	strb	r2, [r4, r3]

        return HAL_TIMEOUT;
 8000c2c:	2003      	movs	r0, #3
 8000c2e:	e029      	b.n	8000c84 <HAL_ADC_PollForConversion+0x9c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c30:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8000c32:	2220      	movs	r2, #32
 8000c34:	4313      	orrs	r3, r2
 8000c36:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 8000c38:	2001      	movs	r0, #1
 8000c3a:	e023      	b.n	8000c84 <HAL_ADC_PollForConversion+0x9c>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000c3c:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8000c3e:	2280      	movs	r2, #128	@ 0x80
 8000c40:	0092      	lsls	r2, r2, #2
 8000c42:	430a      	orrs	r2, r1
 8000c44:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000c46:	68d9      	ldr	r1, [r3, #12]
 8000c48:	22c0      	movs	r2, #192	@ 0xc0
 8000c4a:	0112      	lsls	r2, r2, #4
 8000c4c:	4211      	tst	r1, r2
 8000c4e:	d113      	bne.n	8000c78 <HAL_ADC_PollForConversion+0x90>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000c50:	7ea2      	ldrb	r2, [r4, #26]
 8000c52:	2a00      	cmp	r2, #0
 8000c54:	d110      	bne.n	8000c78 <HAL_ADC_PollForConversion+0x90>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	0712      	lsls	r2, r2, #28
 8000c5a:	d50d      	bpl.n	8000c78 <HAL_ADC_PollForConversion+0x90>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000c5c:	689a      	ldr	r2, [r3, #8]
 8000c5e:	0752      	lsls	r2, r2, #29
 8000c60:	d411      	bmi.n	8000c86 <HAL_ADC_PollForConversion+0x9e>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000c62:	685a      	ldr	r2, [r3, #4]
 8000c64:	210c      	movs	r1, #12
 8000c66:	438a      	bics	r2, r1
 8000c68:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8000c6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000c6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000c9c <HAL_ADC_PollForConversion+0xb4>)
 8000c6e:	4013      	ands	r3, r2
 8000c70:	3204      	adds	r2, #4
 8000c72:	32ff      	adds	r2, #255	@ 0xff
 8000c74:	4313      	orrs	r3, r2
 8000c76:	65a3      	str	r3, [r4, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000c78:	7e20      	ldrb	r0, [r4, #24]
 8000c7a:	2800      	cmp	r0, #0
 8000c7c:	d10c      	bne.n	8000c98 <HAL_ADC_PollForConversion+0xb0>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000c7e:	6823      	ldr	r3, [r4, #0]
 8000c80:	220c      	movs	r2, #12
 8000c82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8000c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000c88:	2220      	movs	r2, #32
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	65a3      	str	r3, [r4, #88]	@ 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c8e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000c90:	3a1f      	subs	r2, #31
 8000c92:	4313      	orrs	r3, r2
 8000c94:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8000c96:	e7ef      	b.n	8000c78 <HAL_ADC_PollForConversion+0x90>
  return HAL_OK;
 8000c98:	2000      	movs	r0, #0
 8000c9a:	e7f3      	b.n	8000c84 <HAL_ADC_PollForConversion+0x9c>
 8000c9c:	fffffefe 	.word	0xfffffefe

08000ca0 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000ca0:	6803      	ldr	r3, [r0, #0]
 8000ca2:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8000ca4:	4770      	bx	lr
	...

08000ca8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8000ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000caa:	b083      	sub	sp, #12
 8000cac:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000cb2:	6905      	ldr	r5, [r0, #16]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000cb4:	3354      	adds	r3, #84	@ 0x54
 8000cb6:	5cc3      	ldrb	r3, [r0, r3]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d100      	bne.n	8000cbe <HAL_ADC_ConfigChannel+0x16>
 8000cbc:	e121      	b.n	8000f02 <HAL_ADC_ConfigChannel+0x25a>
 8000cbe:	2354      	movs	r3, #84	@ 0x54
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	54c2      	strb	r2, [r0, r3]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000cc4:	6800      	ldr	r0, [r0, #0]
 8000cc6:	6883      	ldr	r3, [r0, #8]
 8000cc8:	3203      	adds	r2, #3
 8000cca:	0016      	movs	r6, r2
 8000ccc:	401e      	ands	r6, r3
 8000cce:	421a      	tst	r2, r3
 8000cd0:	d009      	beq.n	8000ce6 <HAL_ADC_ConfigChannel+0x3e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cd2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000cd4:	321c      	adds	r2, #28
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000cda:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000cdc:	2354      	movs	r3, #84	@ 0x54
 8000cde:	2200      	movs	r2, #0
 8000ce0:	54e2      	strb	r2, [r4, r3]

  /* Return function status */
  return tmp_hal_status;
}
 8000ce2:	b003      	add	sp, #12
 8000ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 8000ce6:	684b      	ldr	r3, [r1, #4]
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d100      	bne.n	8000cee <HAL_ADC_ConfigChannel+0x46>
 8000cec:	e0d5      	b.n	8000e9a <HAL_ADC_ConfigChannel+0x1f2>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000cee:	2280      	movs	r2, #128	@ 0x80
 8000cf0:	0612      	lsls	r2, r2, #24
 8000cf2:	4295      	cmp	r5, r2
 8000cf4:	d025      	beq.n	8000d42 <HAL_ADC_ConfigChannel+0x9a>
 8000cf6:	4a84      	ldr	r2, [pc, #528]	@ (8000f08 <HAL_ADC_ConfigChannel+0x260>)
 8000cf8:	4295      	cmp	r5, r2
 8000cfa:	d022      	beq.n	8000d42 <HAL_ADC_ConfigChannel+0x9a>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000cfc:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8000cfe:	271f      	movs	r7, #31
 8000d00:	401f      	ands	r7, r3
 8000d02:	250f      	movs	r5, #15
 8000d04:	40bd      	lsls	r5, r7
 8000d06:	43aa      	bics	r2, r5
 8000d08:	680b      	ldr	r3, [r1, #0]
 8000d0a:	025d      	lsls	r5, r3, #9
 8000d0c:	d12f      	bne.n	8000d6e <HAL_ADC_ConfigChannel+0xc6>
 8000d0e:	0e9b      	lsrs	r3, r3, #26
 8000d10:	261f      	movs	r6, #31
 8000d12:	401e      	ands	r6, r3
 8000d14:	40be      	lsls	r6, r7
 8000d16:	4332      	orrs	r2, r6
 8000d18:	6622      	str	r2, [r4, #96]	@ 0x60
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8000d1a:	684d      	ldr	r5, [r1, #4]
 8000d1c:	08ab      	lsrs	r3, r5, #2
 8000d1e:	3301      	adds	r3, #1
 8000d20:	69e2      	ldr	r2, [r4, #28]
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d813      	bhi.n	8000d4e <HAL_ADC_ConfigChannel+0xa6>
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000d26:	680e      	ldr	r6, [r1, #0]
  MODIFY_REG(ADCx->CHSELR,
 8000d28:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8000d2a:	231f      	movs	r3, #31
 8000d2c:	401d      	ands	r5, r3
 8000d2e:	3b10      	subs	r3, #16
 8000d30:	001f      	movs	r7, r3
 8000d32:	40af      	lsls	r7, r5
 8000d34:	43ba      	bics	r2, r7
 8000d36:	0eb6      	lsrs	r6, r6, #26
 8000d38:	4033      	ands	r3, r6
 8000d3a:	40ab      	lsls	r3, r5
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	6283      	str	r3, [r0, #40]	@ 0x28
}
 8000d40:	e005      	b.n	8000d4e <HAL_ADC_ConfigChannel+0xa6>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8000d42:	680b      	ldr	r3, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000d44:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8000d46:	025b      	lsls	r3, r3, #9
 8000d48:	0a5b      	lsrs	r3, r3, #9
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	6283      	str	r3, [r0, #40]	@ 0x28
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000d4e:	6820      	ldr	r0, [r4, #0]
 8000d50:	680b      	ldr	r3, [r1, #0]
 8000d52:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(ADCx->SMPR,
 8000d54:	6942      	ldr	r2, [r0, #20]
 8000d56:	021b      	lsls	r3, r3, #8
 8000d58:	439a      	bics	r2, r3
 8000d5a:	402b      	ands	r3, r5
 8000d5c:	4d6b      	ldr	r5, [pc, #428]	@ (8000f0c <HAL_ADC_ConfigChannel+0x264>)
 8000d5e:	402b      	ands	r3, r5
 8000d60:	4313      	orrs	r3, r2
 8000d62:	6143      	str	r3, [r0, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000d64:	680b      	ldr	r3, [r1, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	db5f      	blt.n	8000e2a <HAL_ADC_ConfigChannel+0x182>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	e7b6      	b.n	8000cdc <HAL_ADC_ConfigChannel+0x34>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000d6e:	07dd      	lsls	r5, r3, #31
 8000d70:	d4d0      	bmi.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000d72:	079d      	lsls	r5, r3, #30
 8000d74:	d42f      	bmi.n	8000dd6 <HAL_ADC_ConfigChannel+0x12e>
 8000d76:	075d      	lsls	r5, r3, #29
 8000d78:	d42f      	bmi.n	8000dda <HAL_ADC_ConfigChannel+0x132>
 8000d7a:	071d      	lsls	r5, r3, #28
 8000d7c:	d42f      	bmi.n	8000dde <HAL_ADC_ConfigChannel+0x136>
 8000d7e:	06dd      	lsls	r5, r3, #27
 8000d80:	d42f      	bmi.n	8000de2 <HAL_ADC_ConfigChannel+0x13a>
 8000d82:	069d      	lsls	r5, r3, #26
 8000d84:	d42f      	bmi.n	8000de6 <HAL_ADC_ConfigChannel+0x13e>
 8000d86:	065d      	lsls	r5, r3, #25
 8000d88:	d42f      	bmi.n	8000dea <HAL_ADC_ConfigChannel+0x142>
 8000d8a:	061d      	lsls	r5, r3, #24
 8000d8c:	d42f      	bmi.n	8000dee <HAL_ADC_ConfigChannel+0x146>
 8000d8e:	05dd      	lsls	r5, r3, #23
 8000d90:	d42f      	bmi.n	8000df2 <HAL_ADC_ConfigChannel+0x14a>
 8000d92:	059d      	lsls	r5, r3, #22
 8000d94:	d42f      	bmi.n	8000df6 <HAL_ADC_ConfigChannel+0x14e>
 8000d96:	055d      	lsls	r5, r3, #21
 8000d98:	d42f      	bmi.n	8000dfa <HAL_ADC_ConfigChannel+0x152>
 8000d9a:	051d      	lsls	r5, r3, #20
 8000d9c:	d42f      	bmi.n	8000dfe <HAL_ADC_ConfigChannel+0x156>
 8000d9e:	04dd      	lsls	r5, r3, #19
 8000da0:	d42f      	bmi.n	8000e02 <HAL_ADC_ConfigChannel+0x15a>
 8000da2:	049d      	lsls	r5, r3, #18
 8000da4:	d42f      	bmi.n	8000e06 <HAL_ADC_ConfigChannel+0x15e>
 8000da6:	045d      	lsls	r5, r3, #17
 8000da8:	d42f      	bmi.n	8000e0a <HAL_ADC_ConfigChannel+0x162>
 8000daa:	041d      	lsls	r5, r3, #16
 8000dac:	d42f      	bmi.n	8000e0e <HAL_ADC_ConfigChannel+0x166>
 8000dae:	03dd      	lsls	r5, r3, #15
 8000db0:	d42f      	bmi.n	8000e12 <HAL_ADC_ConfigChannel+0x16a>
 8000db2:	039d      	lsls	r5, r3, #14
 8000db4:	d42f      	bmi.n	8000e16 <HAL_ADC_ConfigChannel+0x16e>
 8000db6:	035d      	lsls	r5, r3, #13
 8000db8:	d42f      	bmi.n	8000e1a <HAL_ADC_ConfigChannel+0x172>
 8000dba:	031d      	lsls	r5, r3, #12
 8000dbc:	d42f      	bmi.n	8000e1e <HAL_ADC_ConfigChannel+0x176>
 8000dbe:	02dd      	lsls	r5, r3, #11
 8000dc0:	d42f      	bmi.n	8000e22 <HAL_ADC_ConfigChannel+0x17a>
 8000dc2:	029d      	lsls	r5, r3, #10
 8000dc4:	d42f      	bmi.n	8000e26 <HAL_ADC_ConfigChannel+0x17e>
 8000dc6:	2580      	movs	r5, #128	@ 0x80
 8000dc8:	03ed      	lsls	r5, r5, #15
 8000dca:	001e      	movs	r6, r3
 8000dcc:	402e      	ands	r6, r5
 8000dce:	422b      	tst	r3, r5
 8000dd0:	d0a0      	beq.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000dd2:	2616      	movs	r6, #22
 8000dd4:	e79e      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000dd6:	2601      	movs	r6, #1
 8000dd8:	e79c      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000dda:	2602      	movs	r6, #2
 8000ddc:	e79a      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000dde:	2603      	movs	r6, #3
 8000de0:	e798      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000de2:	2604      	movs	r6, #4
 8000de4:	e796      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000de6:	2605      	movs	r6, #5
 8000de8:	e794      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000dea:	2606      	movs	r6, #6
 8000dec:	e792      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000dee:	2607      	movs	r6, #7
 8000df0:	e790      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000df2:	2608      	movs	r6, #8
 8000df4:	e78e      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000df6:	2609      	movs	r6, #9
 8000df8:	e78c      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000dfa:	260a      	movs	r6, #10
 8000dfc:	e78a      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000dfe:	260b      	movs	r6, #11
 8000e00:	e788      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000e02:	260c      	movs	r6, #12
 8000e04:	e786      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000e06:	260d      	movs	r6, #13
 8000e08:	e784      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000e0a:	260e      	movs	r6, #14
 8000e0c:	e782      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000e0e:	260f      	movs	r6, #15
 8000e10:	e780      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000e12:	2610      	movs	r6, #16
 8000e14:	e77e      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000e16:	2611      	movs	r6, #17
 8000e18:	e77c      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000e1a:	2612      	movs	r6, #18
 8000e1c:	e77a      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000e1e:	2613      	movs	r6, #19
 8000e20:	e778      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000e22:	2614      	movs	r6, #20
 8000e24:	e776      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
 8000e26:	2615      	movs	r6, #21
 8000e28:	e774      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000e2a:	4a39      	ldr	r2, [pc, #228]	@ (8000f10 <HAL_ADC_ConfigChannel+0x268>)
 8000e2c:	6811      	ldr	r1, [r2, #0]
 8000e2e:	22c0      	movs	r2, #192	@ 0xc0
 8000e30:	0412      	lsls	r2, r2, #16
 8000e32:	400a      	ands	r2, r1
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000e34:	4837      	ldr	r0, [pc, #220]	@ (8000f14 <HAL_ADC_ConfigChannel+0x26c>)
 8000e36:	4283      	cmp	r3, r0
 8000e38:	d004      	beq.n	8000e44 <HAL_ADC_ConfigChannel+0x19c>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8000e3a:	4837      	ldr	r0, [pc, #220]	@ (8000f18 <HAL_ADC_ConfigChannel+0x270>)
 8000e3c:	4283      	cmp	r3, r0
 8000e3e:	d01f      	beq.n	8000e80 <HAL_ADC_ConfigChannel+0x1d8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e40:	2000      	movs	r0, #0
 8000e42:	e74b      	b.n	8000cdc <HAL_ADC_ConfigChannel+0x34>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000e44:	0208      	lsls	r0, r1, #8
 8000e46:	d4f8      	bmi.n	8000e3a <HAL_ADC_ConfigChannel+0x192>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000e48:	2380      	movs	r3, #128	@ 0x80
 8000e4a:	041b      	lsls	r3, r3, #16
 8000e4c:	4313      	orrs	r3, r2
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000e4e:	4930      	ldr	r1, [pc, #192]	@ (8000f10 <HAL_ADC_ConfigChannel+0x268>)
 8000e50:	680a      	ldr	r2, [r1, #0]
 8000e52:	4832      	ldr	r0, [pc, #200]	@ (8000f1c <HAL_ADC_ConfigChannel+0x274>)
 8000e54:	4002      	ands	r2, r0
 8000e56:	4313      	orrs	r3, r2
 8000e58:	600b      	str	r3, [r1, #0]
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8000e5a:	4b31      	ldr	r3, [pc, #196]	@ (8000f20 <HAL_ADC_ConfigChannel+0x278>)
 8000e5c:	6818      	ldr	r0, [r3, #0]
 8000e5e:	4931      	ldr	r1, [pc, #196]	@ (8000f24 <HAL_ADC_ConfigChannel+0x27c>)
 8000e60:	f7ff f940 	bl	80000e4 <__udivsi3>
 8000e64:	0043      	lsls	r3, r0, #1
 8000e66:	181b      	adds	r3, r3, r0
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8000e6e:	e002      	b.n	8000e76 <HAL_ADC_ConfigChannel+0x1ce>
            wait_loop_index--;
 8000e70:	9b01      	ldr	r3, [sp, #4]
 8000e72:	3b01      	subs	r3, #1
 8000e74:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8000e76:	9b01      	ldr	r3, [sp, #4]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d1f9      	bne.n	8000e70 <HAL_ADC_ConfigChannel+0x1c8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	e72d      	b.n	8000cdc <HAL_ADC_ConfigChannel+0x34>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8000e80:	0249      	lsls	r1, r1, #9
 8000e82:	d43c      	bmi.n	8000efe <HAL_ADC_ConfigChannel+0x256>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000e84:	2380      	movs	r3, #128	@ 0x80
 8000e86:	03db      	lsls	r3, r3, #15
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	4921      	ldr	r1, [pc, #132]	@ (8000f10 <HAL_ADC_ConfigChannel+0x268>)
 8000e8c:	680a      	ldr	r2, [r1, #0]
 8000e8e:	4823      	ldr	r0, [pc, #140]	@ (8000f1c <HAL_ADC_ConfigChannel+0x274>)
 8000e90:	4002      	ands	r2, r0
 8000e92:	4313      	orrs	r3, r2
 8000e94:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e96:	2000      	movs	r0, #0
}
 8000e98:	e720      	b.n	8000cdc <HAL_ADC_ConfigChannel+0x34>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000e9a:	2380      	movs	r3, #128	@ 0x80
 8000e9c:	061b      	lsls	r3, r3, #24
 8000e9e:	429d      	cmp	r5, r3
 8000ea0:	d002      	beq.n	8000ea8 <HAL_ADC_ConfigChannel+0x200>
 8000ea2:	4b19      	ldr	r3, [pc, #100]	@ (8000f08 <HAL_ADC_ConfigChannel+0x260>)
 8000ea4:	429d      	cmp	r5, r3
 8000ea6:	d105      	bne.n	8000eb4 <HAL_ADC_ConfigChannel+0x20c>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8000ea8:	680b      	ldr	r3, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000eaa:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8000eac:	025b      	lsls	r3, r3, #9
 8000eae:	0a5b      	lsrs	r3, r3, #9
 8000eb0:	439a      	bics	r2, r3
 8000eb2:	6282      	str	r2, [r0, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000eb4:	680b      	ldr	r3, [r1, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	db01      	blt.n	8000ebe <HAL_ADC_ConfigChannel+0x216>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000eba:	2000      	movs	r0, #0
 8000ebc:	e70e      	b.n	8000cdc <HAL_ADC_ConfigChannel+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000ebe:	4a14      	ldr	r2, [pc, #80]	@ (8000f10 <HAL_ADC_ConfigChannel+0x268>)
 8000ec0:	6812      	ldr	r2, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000ec2:	4914      	ldr	r1, [pc, #80]	@ (8000f14 <HAL_ADC_ConfigChannel+0x26c>)
 8000ec4:	428b      	cmp	r3, r1
 8000ec6:	d004      	beq.n	8000ed2 <HAL_ADC_ConfigChannel+0x22a>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8000ec8:	4913      	ldr	r1, [pc, #76]	@ (8000f18 <HAL_ADC_ConfigChannel+0x270>)
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d00c      	beq.n	8000ee8 <HAL_ADC_ConfigChannel+0x240>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ece:	2000      	movs	r0, #0
 8000ed0:	e704      	b.n	8000cdc <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000ed2:	2380      	movs	r3, #128	@ 0x80
 8000ed4:	03db      	lsls	r3, r3, #15
 8000ed6:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000ed8:	490d      	ldr	r1, [pc, #52]	@ (8000f10 <HAL_ADC_ConfigChannel+0x268>)
 8000eda:	680b      	ldr	r3, [r1, #0]
 8000edc:	480f      	ldr	r0, [pc, #60]	@ (8000f1c <HAL_ADC_ConfigChannel+0x274>)
 8000ede:	4003      	ands	r3, r0
 8000ee0:	431a      	orrs	r2, r3
 8000ee2:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ee4:	2000      	movs	r0, #0
}
 8000ee6:	e6f9      	b.n	8000cdc <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000ee8:	2380      	movs	r3, #128	@ 0x80
 8000eea:	041b      	lsls	r3, r3, #16
 8000eec:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000eee:	4908      	ldr	r1, [pc, #32]	@ (8000f10 <HAL_ADC_ConfigChannel+0x268>)
 8000ef0:	680b      	ldr	r3, [r1, #0]
 8000ef2:	480a      	ldr	r0, [pc, #40]	@ (8000f1c <HAL_ADC_ConfigChannel+0x274>)
 8000ef4:	4003      	ands	r3, r0
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000efa:	2000      	movs	r0, #0
}
 8000efc:	e6ee      	b.n	8000cdc <HAL_ADC_ConfigChannel+0x34>
 8000efe:	2000      	movs	r0, #0
 8000f00:	e6ec      	b.n	8000cdc <HAL_ADC_ConfigChannel+0x34>
  __HAL_LOCK(hadc);
 8000f02:	2002      	movs	r0, #2
 8000f04:	e6ed      	b.n	8000ce2 <HAL_ADC_ConfigChannel+0x3a>
 8000f06:	46c0      	nop			@ (mov r8, r8)
 8000f08:	80000004 	.word	0x80000004
 8000f0c:	7fffff00 	.word	0x7fffff00
 8000f10:	40012708 	.word	0x40012708
 8000f14:	a4000200 	.word	0xa4000200
 8000f18:	a8000400 	.word	0xa8000400
 8000f1c:	ff3fffff 	.word	0xff3fffff
 8000f20:	20000008 	.word	0x20000008
 8000f24:	00030d40 	.word	0x00030d40

08000f28 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8000f28:	b570      	push	{r4, r5, r6, lr}
 8000f2a:	0004      	movs	r4, r0
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8000f2c:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f2e:	6893      	ldr	r3, [r2, #8]
 8000f30:	075b      	lsls	r3, r3, #29
 8000f32:	d520      	bpl.n	8000f76 <ADC_ConversionStop+0x4e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000f34:	6893      	ldr	r3, [r2, #8]
 8000f36:	079b      	lsls	r3, r3, #30
 8000f38:	d405      	bmi.n	8000f46 <ADC_ConversionStop+0x1e>
  MODIFY_REG(ADCx->CR,
 8000f3a:	6893      	ldr	r3, [r2, #8]
 8000f3c:	490f      	ldr	r1, [pc, #60]	@ (8000f7c <ADC_ConversionStop+0x54>)
 8000f3e:	400b      	ands	r3, r1
 8000f40:	2110      	movs	r1, #16
 8000f42:	430b      	orrs	r3, r1
 8000f44:	6093      	str	r3, [r2, #8]
      LL_ADC_REG_StopConversion(hadc->Instance);
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000f46:	f7ff fd17 	bl	8000978 <HAL_GetTick>
 8000f4a:	0005      	movs	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8000f4c:	6823      	ldr	r3, [r4, #0]
 8000f4e:	689b      	ldr	r3, [r3, #8]
 8000f50:	075b      	lsls	r3, r3, #29
 8000f52:	d50e      	bpl.n	8000f72 <ADC_ConversionStop+0x4a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8000f54:	f7ff fd10 	bl	8000978 <HAL_GetTick>
 8000f58:	1b40      	subs	r0, r0, r5
 8000f5a:	2802      	cmp	r0, #2
 8000f5c:	d9f6      	bls.n	8000f4c <ADC_ConversionStop+0x24>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f5e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000f60:	2210      	movs	r2, #16
 8000f62:	4313      	orrs	r3, r2
 8000f64:	65a3      	str	r3, [r4, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f66:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000f68:	3a0f      	subs	r2, #15
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	65e3      	str	r3, [r4, #92]	@ 0x5c

        return HAL_ERROR;
 8000f6e:	2001      	movs	r0, #1
 8000f70:	e002      	b.n	8000f78 <ADC_ConversionStop+0x50>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8000f72:	2000      	movs	r0, #0
 8000f74:	e000      	b.n	8000f78 <ADC_ConversionStop+0x50>
 8000f76:	2000      	movs	r0, #0
}
 8000f78:	bd70      	pop	{r4, r5, r6, pc}
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	7fffffe8 	.word	0x7fffffe8

08000f80 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8000f80:	b530      	push	{r4, r5, lr}
 8000f82:	b083      	sub	sp, #12
 8000f84:	0004      	movs	r4, r0
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8000f86:	2300      	movs	r3, #0
 8000f88:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000f8a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f8c:	689a      	ldr	r2, [r3, #8]
 8000f8e:	07d2      	lsls	r2, r2, #31
 8000f90:	d44d      	bmi.n	800102e <ADC_Enable+0xae>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000f92:	6899      	ldr	r1, [r3, #8]
 8000f94:	4a27      	ldr	r2, [pc, #156]	@ (8001034 <ADC_Enable+0xb4>)
 8000f96:	4211      	tst	r1, r2
 8000f98:	d117      	bne.n	8000fca <ADC_Enable+0x4a>
  MODIFY_REG(ADCx->CR,
 8000f9a:	689a      	ldr	r2, [r3, #8]
 8000f9c:	4926      	ldr	r1, [pc, #152]	@ (8001038 <ADC_Enable+0xb8>)
 8000f9e:	400a      	ands	r2, r1
 8000fa0:	2101      	movs	r1, #1
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000fa6:	4b25      	ldr	r3, [pc, #148]	@ (800103c <ADC_Enable+0xbc>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8000faa:	021b      	lsls	r3, r3, #8
 8000fac:	d517      	bpl.n	8000fde <ADC_Enable+0x5e>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000fae:	4b24      	ldr	r3, [pc, #144]	@ (8001040 <ADC_Enable+0xc0>)
 8000fb0:	6818      	ldr	r0, [r3, #0]
 8000fb2:	4924      	ldr	r1, [pc, #144]	@ (8001044 <ADC_Enable+0xc4>)
 8000fb4:	f7ff f896 	bl	80000e4 <__udivsi3>
 8000fb8:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8000fba:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8000fbc:	9b01      	ldr	r3, [sp, #4]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d00d      	beq.n	8000fde <ADC_Enable+0x5e>
      {
        wait_loop_index--;
 8000fc2:	9b01      	ldr	r3, [sp, #4]
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	9301      	str	r3, [sp, #4]
 8000fc8:	e7f8      	b.n	8000fbc <ADC_Enable+0x3c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fca:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8000fcc:	2210      	movs	r2, #16
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	6583      	str	r3, [r0, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fd2:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8000fd4:	3a0f      	subs	r2, #15
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	65c3      	str	r3, [r0, #92]	@ 0x5c
      return HAL_ERROR;
 8000fda:	2001      	movs	r0, #1
 8000fdc:	e028      	b.n	8001030 <ADC_Enable+0xb0>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000fde:	7e63      	ldrb	r3, [r4, #25]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d101      	bne.n	8000fe8 <ADC_Enable+0x68>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8000fe4:	2000      	movs	r0, #0
 8000fe6:	e023      	b.n	8001030 <ADC_Enable+0xb0>
      tickstart = HAL_GetTick();
 8000fe8:	f7ff fcc6 	bl	8000978 <HAL_GetTick>
 8000fec:	0005      	movs	r5, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000fee:	e004      	b.n	8000ffa <ADC_Enable+0x7a>
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000ff0:	f7ff fcc2 	bl	8000978 <HAL_GetTick>
 8000ff4:	1b40      	subs	r0, r0, r5
 8000ff6:	2802      	cmp	r0, #2
 8000ff8:	d80d      	bhi.n	8001016 <ADC_Enable+0x96>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000ffa:	6823      	ldr	r3, [r4, #0]
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	07d2      	lsls	r2, r2, #31
 8001000:	d413      	bmi.n	800102a <ADC_Enable+0xaa>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001002:	689a      	ldr	r2, [r3, #8]
 8001004:	07d2      	lsls	r2, r2, #31
 8001006:	d4f3      	bmi.n	8000ff0 <ADC_Enable+0x70>
  MODIFY_REG(ADCx->CR,
 8001008:	689a      	ldr	r2, [r3, #8]
 800100a:	490b      	ldr	r1, [pc, #44]	@ (8001038 <ADC_Enable+0xb8>)
 800100c:	400a      	ands	r2, r1
 800100e:	2101      	movs	r1, #1
 8001010:	430a      	orrs	r2, r1
 8001012:	609a      	str	r2, [r3, #8]
}
 8001014:	e7ec      	b.n	8000ff0 <ADC_Enable+0x70>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001016:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001018:	2210      	movs	r2, #16
 800101a:	4313      	orrs	r3, r2
 800101c:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800101e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001020:	3a0f      	subs	r2, #15
 8001022:	4313      	orrs	r3, r2
 8001024:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8001026:	2001      	movs	r0, #1
 8001028:	e002      	b.n	8001030 <ADC_Enable+0xb0>
  return HAL_OK;
 800102a:	2000      	movs	r0, #0
 800102c:	e000      	b.n	8001030 <ADC_Enable+0xb0>
 800102e:	2000      	movs	r0, #0
}
 8001030:	b003      	add	sp, #12
 8001032:	bd30      	pop	{r4, r5, pc}
 8001034:	80000017 	.word	0x80000017
 8001038:	7fffffe8 	.word	0x7fffffe8
 800103c:	40012708 	.word	0x40012708
 8001040:	20000008 	.word	0x20000008
 8001044:	00030d40 	.word	0x00030d40

08001048 <HAL_ADC_Start>:
{
 8001048:	b510      	push	{r4, lr}
 800104a:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800104c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	075b      	lsls	r3, r3, #29
 8001052:	d424      	bmi.n	800109e <HAL_ADC_Start+0x56>
    __HAL_LOCK(hadc);
 8001054:	2354      	movs	r3, #84	@ 0x54
 8001056:	5cc3      	ldrb	r3, [r0, r3]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d022      	beq.n	80010a2 <HAL_ADC_Start+0x5a>
 800105c:	2354      	movs	r3, #84	@ 0x54
 800105e:	2201      	movs	r2, #1
 8001060:	54c2      	strb	r2, [r0, r3]
    tmp_hal_status = ADC_Enable(hadc);
 8001062:	f7ff ff8d 	bl	8000f80 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001066:	2800      	cmp	r0, #0
 8001068:	d115      	bne.n	8001096 <HAL_ADC_Start+0x4e>
      ADC_STATE_CLR_SET(hadc->State,
 800106a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800106c:	4b0e      	ldr	r3, [pc, #56]	@ (80010a8 <HAL_ADC_Start+0x60>)
 800106e:	401a      	ands	r2, r3
 8001070:	2380      	movs	r3, #128	@ 0x80
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	4313      	orrs	r3, r2
 8001076:	65a3      	str	r3, [r4, #88]	@ 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8001078:	2300      	movs	r3, #0
 800107a:	65e3      	str	r3, [r4, #92]	@ 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800107c:	6822      	ldr	r2, [r4, #0]
 800107e:	211c      	movs	r1, #28
 8001080:	6011      	str	r1, [r2, #0]
      __HAL_UNLOCK(hadc);
 8001082:	2254      	movs	r2, #84	@ 0x54
 8001084:	54a3      	strb	r3, [r4, r2]
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001086:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001088:	6893      	ldr	r3, [r2, #8]
 800108a:	4908      	ldr	r1, [pc, #32]	@ (80010ac <HAL_ADC_Start+0x64>)
 800108c:	400b      	ands	r3, r1
 800108e:	2104      	movs	r1, #4
 8001090:	430b      	orrs	r3, r1
 8001092:	6093      	str	r3, [r2, #8]
}
 8001094:	e004      	b.n	80010a0 <HAL_ADC_Start+0x58>
      __HAL_UNLOCK(hadc);
 8001096:	2354      	movs	r3, #84	@ 0x54
 8001098:	2200      	movs	r2, #0
 800109a:	54e2      	strb	r2, [r4, r3]
 800109c:	e000      	b.n	80010a0 <HAL_ADC_Start+0x58>
    tmp_hal_status = HAL_BUSY;
 800109e:	2002      	movs	r0, #2
}
 80010a0:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hadc);
 80010a2:	2002      	movs	r0, #2
 80010a4:	e7fc      	b.n	80010a0 <HAL_ADC_Start+0x58>
 80010a6:	46c0      	nop			@ (mov r8, r8)
 80010a8:	fffff0fe 	.word	0xfffff0fe
 80010ac:	7fffffe8 	.word	0x7fffffe8

080010b0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80010b0:	b570      	push	{r4, r5, r6, lr}
 80010b2:	0004      	movs	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80010b4:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80010b6:	689a      	ldr	r2, [r3, #8]
 80010b8:	2102      	movs	r1, #2
 80010ba:	0008      	movs	r0, r1
 80010bc:	4010      	ands	r0, r2
 80010be:	4211      	tst	r1, r2
 80010c0:	d000      	beq.n	80010c4 <ADC_Disable+0x14>
 80010c2:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010c4:	689a      	ldr	r2, [r3, #8]
 80010c6:	07d2      	lsls	r2, r2, #31
 80010c8:	d531      	bpl.n	800112e <ADC_Disable+0x7e>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 80010ca:	2800      	cmp	r0, #0
 80010cc:	d131      	bne.n	8001132 <ADC_Disable+0x82>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80010ce:	6899      	ldr	r1, [r3, #8]
 80010d0:	2205      	movs	r2, #5
 80010d2:	400a      	ands	r2, r1
 80010d4:	2a01      	cmp	r2, #1
 80010d6:	d009      	beq.n	80010ec <ADC_Disable+0x3c>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80010da:	2210      	movs	r2, #16
 80010dc:	4313      	orrs	r3, r2
 80010de:	65a3      	str	r3, [r4, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010e0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80010e2:	3a0f      	subs	r2, #15
 80010e4:	4313      	orrs	r3, r2
 80010e6:	65e3      	str	r3, [r4, #92]	@ 0x5c

      return HAL_ERROR;
 80010e8:	2001      	movs	r0, #1
 80010ea:	e021      	b.n	8001130 <ADC_Disable+0x80>
  MODIFY_REG(ADCx->CR,
 80010ec:	689a      	ldr	r2, [r3, #8]
 80010ee:	4912      	ldr	r1, [pc, #72]	@ (8001138 <ADC_Disable+0x88>)
 80010f0:	400a      	ands	r2, r1
 80010f2:	2102      	movs	r1, #2
 80010f4:	430a      	orrs	r2, r1
 80010f6:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80010f8:	6823      	ldr	r3, [r4, #0]
 80010fa:	2203      	movs	r2, #3
 80010fc:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80010fe:	f7ff fc3b 	bl	8000978 <HAL_GetTick>
 8001102:	0005      	movs	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001104:	6823      	ldr	r3, [r4, #0]
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	07db      	lsls	r3, r3, #31
 800110a:	d50e      	bpl.n	800112a <ADC_Disable+0x7a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800110c:	f7ff fc34 	bl	8000978 <HAL_GetTick>
 8001110:	1b40      	subs	r0, r0, r5
 8001112:	2802      	cmp	r0, #2
 8001114:	d9f6      	bls.n	8001104 <ADC_Disable+0x54>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001116:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001118:	2210      	movs	r2, #16
 800111a:	4313      	orrs	r3, r2
 800111c:	65a3      	str	r3, [r4, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800111e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001120:	3a0f      	subs	r2, #15
 8001122:	4313      	orrs	r3, r2
 8001124:	65e3      	str	r3, [r4, #92]	@ 0x5c

        return HAL_ERROR;
 8001126:	2001      	movs	r0, #1
 8001128:	e002      	b.n	8001130 <ADC_Disable+0x80>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800112a:	2000      	movs	r0, #0
 800112c:	e000      	b.n	8001130 <ADC_Disable+0x80>
 800112e:	2000      	movs	r0, #0
}
 8001130:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8001132:	2000      	movs	r0, #0
 8001134:	e7fc      	b.n	8001130 <ADC_Disable+0x80>
 8001136:	46c0      	nop			@ (mov r8, r8)
 8001138:	7fffffe8 	.word	0x7fffffe8

0800113c <HAL_ADC_Stop>:
{
 800113c:	b510      	push	{r4, lr}
 800113e:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8001140:	2354      	movs	r3, #84	@ 0x54
 8001142:	5cc3      	ldrb	r3, [r0, r3]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d017      	beq.n	8001178 <HAL_ADC_Stop+0x3c>
 8001148:	2354      	movs	r3, #84	@ 0x54
 800114a:	2201      	movs	r2, #1
 800114c:	54c2      	strb	r2, [r0, r3]
  tmp_hal_status = ADC_ConversionStop(hadc);
 800114e:	f7ff feeb 	bl	8000f28 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8001152:	2800      	cmp	r0, #0
 8001154:	d003      	beq.n	800115e <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 8001156:	2354      	movs	r3, #84	@ 0x54
 8001158:	2200      	movs	r2, #0
 800115a:	54e2      	strb	r2, [r4, r3]
}
 800115c:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 800115e:	0020      	movs	r0, r4
 8001160:	f7ff ffa6 	bl	80010b0 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001164:	2800      	cmp	r0, #0
 8001166:	d1f6      	bne.n	8001156 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 8001168:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800116a:	4a04      	ldr	r2, [pc, #16]	@ (800117c <HAL_ADC_Stop+0x40>)
 800116c:	4013      	ands	r3, r2
 800116e:	3204      	adds	r2, #4
 8001170:	32ff      	adds	r2, #255	@ 0xff
 8001172:	4313      	orrs	r3, r2
 8001174:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001176:	e7ee      	b.n	8001156 <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 8001178:	2002      	movs	r0, #2
 800117a:	e7ef      	b.n	800115c <HAL_ADC_Stop+0x20>
 800117c:	fffffefe 	.word	0xfffffefe

08001180 <__NVIC_SetPriority>:
{
 8001180:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8001182:	2800      	cmp	r0, #0
 8001184:	db11      	blt.n	80011aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001186:	0883      	lsrs	r3, r0, #2
 8001188:	4d13      	ldr	r5, [pc, #76]	@ (80011d8 <__NVIC_SetPriority+0x58>)
 800118a:	33c0      	adds	r3, #192	@ 0xc0
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	595c      	ldr	r4, [r3, r5]
 8001190:	2203      	movs	r2, #3
 8001192:	4010      	ands	r0, r2
 8001194:	00c0      	lsls	r0, r0, #3
 8001196:	32fc      	adds	r2, #252	@ 0xfc
 8001198:	0016      	movs	r6, r2
 800119a:	4086      	lsls	r6, r0
 800119c:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800119e:	0189      	lsls	r1, r1, #6
 80011a0:	400a      	ands	r2, r1
 80011a2:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011a4:	4322      	orrs	r2, r4
 80011a6:	515a      	str	r2, [r3, r5]
}
 80011a8:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011aa:	230f      	movs	r3, #15
 80011ac:	4003      	ands	r3, r0
 80011ae:	3b08      	subs	r3, #8
 80011b0:	089b      	lsrs	r3, r3, #2
 80011b2:	3306      	adds	r3, #6
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	4a09      	ldr	r2, [pc, #36]	@ (80011dc <__NVIC_SetPriority+0x5c>)
 80011b8:	4694      	mov	ip, r2
 80011ba:	4463      	add	r3, ip
 80011bc:	685c      	ldr	r4, [r3, #4]
 80011be:	2203      	movs	r2, #3
 80011c0:	4010      	ands	r0, r2
 80011c2:	00c0      	lsls	r0, r0, #3
 80011c4:	32fc      	adds	r2, #252	@ 0xfc
 80011c6:	0015      	movs	r5, r2
 80011c8:	4085      	lsls	r5, r0
 80011ca:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011cc:	0189      	lsls	r1, r1, #6
 80011ce:	400a      	ands	r2, r1
 80011d0:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011d2:	4322      	orrs	r2, r4
 80011d4:	605a      	str	r2, [r3, #4]
}
 80011d6:	e7e7      	b.n	80011a8 <__NVIC_SetPriority+0x28>
 80011d8:	e000e100 	.word	0xe000e100
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011e0:	3801      	subs	r0, #1
 80011e2:	2380      	movs	r3, #128	@ 0x80
 80011e4:	045b      	lsls	r3, r3, #17
 80011e6:	4298      	cmp	r0, r3
 80011e8:	d20f      	bcs.n	800120a <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ea:	4a09      	ldr	r2, [pc, #36]	@ (8001210 <SysTick_Config+0x30>)
 80011ec:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011ee:	4809      	ldr	r0, [pc, #36]	@ (8001214 <SysTick_Config+0x34>)
 80011f0:	6a03      	ldr	r3, [r0, #32]
 80011f2:	021b      	lsls	r3, r3, #8
 80011f4:	0a1b      	lsrs	r3, r3, #8
 80011f6:	21c0      	movs	r1, #192	@ 0xc0
 80011f8:	0609      	lsls	r1, r1, #24
 80011fa:	430b      	orrs	r3, r1
 80011fc:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011fe:	2300      	movs	r3, #0
 8001200:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001202:	3307      	adds	r3, #7
 8001204:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001206:	2000      	movs	r0, #0
}
 8001208:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800120a:	2001      	movs	r0, #1
 800120c:	e7fc      	b.n	8001208 <SysTick_Config+0x28>
 800120e:	46c0      	nop			@ (mov r8, r8)
 8001210:	e000e010 	.word	0xe000e010
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001218:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800121a:	f7ff ffb1 	bl	8001180 <__NVIC_SetPriority>
}
 800121e:	bd10      	pop	{r4, pc}

08001220 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001220:	2800      	cmp	r0, #0
 8001222:	db05      	blt.n	8001230 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001224:	221f      	movs	r2, #31
 8001226:	4002      	ands	r2, r0
 8001228:	2301      	movs	r3, #1
 800122a:	4093      	lsls	r3, r2
 800122c:	4a01      	ldr	r2, [pc, #4]	@ (8001234 <HAL_NVIC_EnableIRQ+0x14>)
 800122e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001230:	4770      	bx	lr
 8001232:	46c0      	nop			@ (mov r8, r8)
 8001234:	e000e100 	.word	0xe000e100

08001238 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001238:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 800123a:	f7ff ffd1 	bl	80011e0 <SysTick_Config>
}
 800123e:	bd10      	pop	{r4, pc}

08001240 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001240:	b510      	push	{r4, lr}
 8001242:	0004      	movs	r4, r0
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001244:	6803      	ldr	r3, [r0, #0]
 8001246:	20ff      	movs	r0, #255	@ 0xff
 8001248:	4018      	ands	r0, r3
 800124a:	3808      	subs	r0, #8
 800124c:	2114      	movs	r1, #20
 800124e:	f7fe ff49 	bl	80000e4 <__udivsi3>
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8001252:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001254:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001256:	4a06      	ldr	r2, [pc, #24]	@ (8001270 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8001258:	4694      	mov	ip, r2
 800125a:	4463      	add	r3, ip
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	6463      	str	r3, [r4, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001260:	4b04      	ldr	r3, [pc, #16]	@ (8001274 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8001262:	64a3      	str	r3, [r4, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8001264:	231c      	movs	r3, #28
 8001266:	4018      	ands	r0, r3
 8001268:	3b1b      	subs	r3, #27
 800126a:	4083      	lsls	r3, r0
 800126c:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 800126e:	bd10      	pop	{r4, pc}
 8001270:	10008200 	.word	0x10008200
 8001274:	40020880 	.word	0x40020880

08001278 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001278:	6842      	ldr	r2, [r0, #4]
 800127a:	23ff      	movs	r3, #255	@ 0xff
 800127c:	4013      	ands	r3, r2

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 800127e:	4a06      	ldr	r2, [pc, #24]	@ (8001298 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8001280:	189a      	adds	r2, r3, r2
 8001282:	0092      	lsls	r2, r2, #2
 8001284:	6502      	str	r2, [r0, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001286:	4a05      	ldr	r2, [pc, #20]	@ (800129c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8001288:	6542      	str	r2, [r0, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800128a:	3b01      	subs	r3, #1
 800128c:	2203      	movs	r2, #3
 800128e:	401a      	ands	r2, r3
 8001290:	2301      	movs	r3, #1
 8001292:	4093      	lsls	r3, r2
 8001294:	6583      	str	r3, [r0, #88]	@ 0x58
}
 8001296:	4770      	bx	lr
 8001298:	1000823f 	.word	0x1000823f
 800129c:	40020940 	.word	0x40020940

080012a0 <HAL_DMA_Init>:
{
 80012a0:	b570      	push	{r4, r5, r6, lr}
 80012a2:	1e04      	subs	r4, r0, #0
  if (hdma == NULL)
 80012a4:	d04d      	beq.n	8001342 <HAL_DMA_Init+0xa2>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80012a6:	6805      	ldr	r5, [r0, #0]
 80012a8:	4b27      	ldr	r3, [pc, #156]	@ (8001348 <HAL_DMA_Init+0xa8>)
 80012aa:	18e8      	adds	r0, r5, r3
 80012ac:	2114      	movs	r1, #20
 80012ae:	f7fe ff19 	bl	80000e4 <__udivsi3>
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 80012b2:	0080      	lsls	r0, r0, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80012b4:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80012b6:	2325      	movs	r3, #37	@ 0x25
 80012b8:	2202      	movs	r2, #2
 80012ba:	54e2      	strb	r2, [r4, r3]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012bc:	682b      	ldr	r3, [r5, #0]
 80012be:	4a23      	ldr	r2, [pc, #140]	@ (800134c <HAL_DMA_Init+0xac>)
 80012c0:	4013      	ands	r3, r2
 80012c2:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80012c4:	6821      	ldr	r1, [r4, #0]
 80012c6:	680a      	ldr	r2, [r1, #0]
 80012c8:	68a3      	ldr	r3, [r4, #8]
 80012ca:	68e0      	ldr	r0, [r4, #12]
 80012cc:	4303      	orrs	r3, r0
 80012ce:	6920      	ldr	r0, [r4, #16]
 80012d0:	4303      	orrs	r3, r0
 80012d2:	6960      	ldr	r0, [r4, #20]
 80012d4:	4303      	orrs	r3, r0
 80012d6:	69a0      	ldr	r0, [r4, #24]
 80012d8:	4303      	orrs	r3, r0
 80012da:	69e0      	ldr	r0, [r4, #28]
 80012dc:	4303      	orrs	r3, r0
 80012de:	6a20      	ldr	r0, [r4, #32]
 80012e0:	4303      	orrs	r3, r0
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80012e6:	0020      	movs	r0, r4
 80012e8:	f7ff ffaa 	bl	8001240 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80012ec:	68a2      	ldr	r2, [r4, #8]
 80012ee:	2380      	movs	r3, #128	@ 0x80
 80012f0:	01db      	lsls	r3, r3, #7
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d018      	beq.n	8001328 <HAL_DMA_Init+0x88>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80012f6:	6861      	ldr	r1, [r4, #4]
 80012f8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80012fa:	23ff      	movs	r3, #255	@ 0xff
 80012fc:	400b      	ands	r3, r1
 80012fe:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001300:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001302:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8001304:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001306:	6863      	ldr	r3, [r4, #4]
 8001308:	3b01      	subs	r3, #1
 800130a:	2b03      	cmp	r3, #3
 800130c:	d90f      	bls.n	800132e <HAL_DMA_Init+0x8e>
    hdma->DMAmuxRequestGen = 0U;
 800130e:	2300      	movs	r3, #0
 8001310:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001312:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001314:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001316:	2300      	movs	r3, #0
 8001318:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 800131a:	2225      	movs	r2, #37	@ 0x25
 800131c:	2101      	movs	r1, #1
 800131e:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 8001320:	3a01      	subs	r2, #1
 8001322:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8001324:	2000      	movs	r0, #0
}
 8001326:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001328:	2300      	movs	r3, #0
 800132a:	6063      	str	r3, [r4, #4]
 800132c:	e7e3      	b.n	80012f6 <HAL_DMA_Init+0x56>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800132e:	0020      	movs	r0, r4
 8001330:	f7ff ffa2 	bl	8001278 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001334:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800133a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800133c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	e7e9      	b.n	8001316 <HAL_DMA_Init+0x76>
    return HAL_ERROR;
 8001342:	2001      	movs	r0, #1
 8001344:	e7ef      	b.n	8001326 <HAL_DMA_Init+0x86>
 8001346:	46c0      	nop			@ (mov r8, r8)
 8001348:	bffdfff8 	.word	0xbffdfff8
 800134c:	ffff800f 	.word	0xffff800f

08001350 <HAL_DMA_IRQHandler>:
{
 8001350:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = DMA1->ISR;
 8001352:	4b31      	ldr	r3, [pc, #196]	@ (8001418 <HAL_DMA_IRQHandler+0xc8>)
 8001354:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001356:	6804      	ldr	r4, [r0, #0]
 8001358:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800135a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800135c:	231c      	movs	r3, #28
 800135e:	4013      	ands	r3, r2
 8001360:	2204      	movs	r2, #4
 8001362:	409a      	lsls	r2, r3
 8001364:	4211      	tst	r1, r2
 8001366:	d016      	beq.n	8001396 <HAL_DMA_IRQHandler+0x46>
 8001368:	076a      	lsls	r2, r5, #29
 800136a:	d514      	bpl.n	8001396 <HAL_DMA_IRQHandler+0x46>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800136c:	6823      	ldr	r3, [r4, #0]
 800136e:	069b      	lsls	r3, r3, #26
 8001370:	d403      	bmi.n	800137a <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001372:	6823      	ldr	r3, [r4, #0]
 8001374:	2204      	movs	r2, #4
 8001376:	4393      	bics	r3, r2
 8001378:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 800137a:	4c27      	ldr	r4, [pc, #156]	@ (8001418 <HAL_DMA_IRQHandler+0xc8>)
 800137c:	6863      	ldr	r3, [r4, #4]
 800137e:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001380:	211c      	movs	r1, #28
 8001382:	4011      	ands	r1, r2
 8001384:	2204      	movs	r2, #4
 8001386:	408a      	lsls	r2, r1
 8001388:	4313      	orrs	r3, r2
 800138a:	6063      	str	r3, [r4, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 800138c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800138e:	2b00      	cmp	r3, #0
 8001390:	d000      	beq.n	8001394 <HAL_DMA_IRQHandler+0x44>
      hdma->XferHalfCpltCallback(hdma);
 8001392:	4798      	blx	r3
}
 8001394:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001396:	2202      	movs	r2, #2
 8001398:	409a      	lsls	r2, r3
 800139a:	4211      	tst	r1, r2
 800139c:	d01c      	beq.n	80013d8 <HAL_DMA_IRQHandler+0x88>
 800139e:	07aa      	lsls	r2, r5, #30
 80013a0:	d51a      	bpl.n	80013d8 <HAL_DMA_IRQHandler+0x88>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013a2:	6823      	ldr	r3, [r4, #0]
 80013a4:	069b      	lsls	r3, r3, #26
 80013a6:	d406      	bmi.n	80013b6 <HAL_DMA_IRQHandler+0x66>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80013a8:	6823      	ldr	r3, [r4, #0]
 80013aa:	220a      	movs	r2, #10
 80013ac:	4393      	bics	r3, r2
 80013ae:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80013b0:	2325      	movs	r3, #37	@ 0x25
 80013b2:	3a09      	subs	r2, #9
 80013b4:	54c2      	strb	r2, [r0, r3]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 80013b6:	4c18      	ldr	r4, [pc, #96]	@ (8001418 <HAL_DMA_IRQHandler+0xc8>)
 80013b8:	6863      	ldr	r3, [r4, #4]
 80013ba:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80013bc:	211c      	movs	r1, #28
 80013be:	4011      	ands	r1, r2
 80013c0:	2202      	movs	r2, #2
 80013c2:	408a      	lsls	r2, r1
 80013c4:	4313      	orrs	r3, r2
 80013c6:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hdma);
 80013c8:	2324      	movs	r3, #36	@ 0x24
 80013ca:	2200      	movs	r2, #0
 80013cc:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferCpltCallback != NULL)
 80013ce:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d0df      	beq.n	8001394 <HAL_DMA_IRQHandler+0x44>
      hdma->XferCpltCallback(hdma);
 80013d4:	4798      	blx	r3
 80013d6:	e7dd      	b.n	8001394 <HAL_DMA_IRQHandler+0x44>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80013d8:	2208      	movs	r2, #8
 80013da:	409a      	lsls	r2, r3
 80013dc:	4211      	tst	r1, r2
 80013de:	d0d9      	beq.n	8001394 <HAL_DMA_IRQHandler+0x44>
 80013e0:	072d      	lsls	r5, r5, #28
 80013e2:	d5d7      	bpl.n	8001394 <HAL_DMA_IRQHandler+0x44>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013e4:	6823      	ldr	r3, [r4, #0]
 80013e6:	220e      	movs	r2, #14
 80013e8:	4393      	bics	r3, r2
 80013ea:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 80013ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001418 <HAL_DMA_IRQHandler+0xc8>)
 80013ee:	6862      	ldr	r2, [r4, #4]
 80013f0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80013f2:	211c      	movs	r1, #28
 80013f4:	4019      	ands	r1, r3
 80013f6:	2301      	movs	r3, #1
 80013f8:	001d      	movs	r5, r3
 80013fa:	408d      	lsls	r5, r1
 80013fc:	432a      	orrs	r2, r5
 80013fe:	6062      	str	r2, [r4, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001400:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001402:	2225      	movs	r2, #37	@ 0x25
 8001404:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8001406:	3323      	adds	r3, #35	@ 0x23
 8001408:	2200      	movs	r2, #0
 800140a:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 800140c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800140e:	2b00      	cmp	r3, #0
 8001410:	d0c0      	beq.n	8001394 <HAL_DMA_IRQHandler+0x44>
      hdma->XferErrorCallback(hdma);
 8001412:	4798      	blx	r3
  return;
 8001414:	e7be      	b.n	8001394 <HAL_DMA_IRQHandler+0x44>
 8001416:	46c0      	nop			@ (mov r8, r8)
 8001418:	40020000 	.word	0x40020000

0800141c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 800141c:	b570      	push	{r4, r5, r6, lr}
 800141e:	0006      	movs	r6, r0
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001420:	6802      	ldr	r2, [r0, #0]
 8001422:	0c14      	lsrs	r4, r2, #16
 8001424:	2501      	movs	r5, #1
 8001426:	402c      	ands	r4, r5
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001428:	231f      	movs	r3, #31
 800142a:	4013      	ands	r3, r2
 800142c:	409d      	lsls	r5, r3

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 800142e:	0164      	lsls	r4, r4, #5
 8001430:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <HAL_EXTI_IRQHandler+0x40>)
 8001432:	18e3      	adds	r3, r4, r3
  regval = (*regaddr & maskline);
 8001434:	681a      	ldr	r2, [r3, #0]

  if (regval != 0U)
 8001436:	4215      	tst	r5, r2
 8001438:	d004      	beq.n	8001444 <HAL_EXTI_IRQHandler+0x28>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800143a:	601d      	str	r5, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 800143c:	6843      	ldr	r3, [r0, #4]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d000      	beq.n	8001444 <HAL_EXTI_IRQHandler+0x28>
    {
      hexti->RisingCallback();
 8001442:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <HAL_EXTI_IRQHandler+0x44>)
 8001446:	469c      	mov	ip, r3
 8001448:	4464      	add	r4, ip
  regval = (*regaddr & maskline);
 800144a:	6823      	ldr	r3, [r4, #0]

  if (regval != 0U)
 800144c:	421d      	tst	r5, r3
 800144e:	d004      	beq.n	800145a <HAL_EXTI_IRQHandler+0x3e>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001450:	6025      	str	r5, [r4, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8001452:	68b3      	ldr	r3, [r6, #8]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d000      	beq.n	800145a <HAL_EXTI_IRQHandler+0x3e>
    {
      hexti->FallingCallback();
 8001458:	4798      	blx	r3
    }
  }
}
 800145a:	bd70      	pop	{r4, r5, r6, pc}
 800145c:	4002180c 	.word	0x4002180c
 8001460:	40021810 	.word	0x40021810

08001464 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001466:	46d6      	mov	lr, sl
 8001468:	464f      	mov	r7, r9
 800146a:	4646      	mov	r6, r8
 800146c:	b5c0      	push	{r6, r7, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800146e:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001470:	e03b      	b.n	80014ea <HAL_GPIO_Init+0x86>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001472:	2505      	movs	r5, #5
 8001474:	e000      	b.n	8001478 <HAL_GPIO_Init+0x14>
 8001476:	2500      	movs	r5, #0
 8001478:	40a5      	lsls	r5, r4
 800147a:	002c      	movs	r4, r5
 800147c:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 800147e:	4d63      	ldr	r5, [pc, #396]	@ (800160c <HAL_GPIO_Init+0x1a8>)
 8001480:	3218      	adds	r2, #24
 8001482:	0092      	lsls	r2, r2, #2
 8001484:	5154      	str	r4, [r2, r5]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001486:	2280      	movs	r2, #128	@ 0x80
 8001488:	58af      	ldr	r7, [r5, r2]
        tmp &= ~((uint32_t)iocurrent);
 800148a:	464a      	mov	r2, r9
 800148c:	43d2      	mvns	r2, r2
 800148e:	003d      	movs	r5, r7
 8001490:	464c      	mov	r4, r9
 8001492:	43a5      	bics	r5, r4
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001494:	684c      	ldr	r4, [r1, #4]
 8001496:	03e4      	lsls	r4, r4, #15
 8001498:	d502      	bpl.n	80014a0 <HAL_GPIO_Init+0x3c>
        {
          tmp |= iocurrent;
 800149a:	003d      	movs	r5, r7
 800149c:	464c      	mov	r4, r9
 800149e:	4325      	orrs	r5, r4
        }
        EXTI->IMR1 = tmp;
 80014a0:	4c5a      	ldr	r4, [pc, #360]	@ (800160c <HAL_GPIO_Init+0x1a8>)
 80014a2:	2780      	movs	r7, #128	@ 0x80
 80014a4:	51e5      	str	r5, [r4, r7]

        tmp = EXTI->EMR1;
 80014a6:	2584      	movs	r5, #132	@ 0x84
 80014a8:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((uint32_t)iocurrent);
 80014aa:	003d      	movs	r5, r7
 80014ac:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014ae:	684c      	ldr	r4, [r1, #4]
 80014b0:	03a4      	lsls	r4, r4, #14
 80014b2:	d502      	bpl.n	80014ba <HAL_GPIO_Init+0x56>
        {
          tmp |= iocurrent;
 80014b4:	003d      	movs	r5, r7
 80014b6:	464c      	mov	r4, r9
 80014b8:	4325      	orrs	r5, r4
        }
        EXTI->EMR1 = tmp;
 80014ba:	4c54      	ldr	r4, [pc, #336]	@ (800160c <HAL_GPIO_Init+0x1a8>)
 80014bc:	2784      	movs	r7, #132	@ 0x84
 80014be:	51e5      	str	r5, [r4, r7]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80014c0:	6827      	ldr	r7, [r4, #0]
        tmp &= ~((uint32_t)iocurrent);
 80014c2:	003d      	movs	r5, r7
 80014c4:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014c6:	684c      	ldr	r4, [r1, #4]
 80014c8:	02e4      	lsls	r4, r4, #11
 80014ca:	d502      	bpl.n	80014d2 <HAL_GPIO_Init+0x6e>
        {
          tmp |= iocurrent;
 80014cc:	003d      	movs	r5, r7
 80014ce:	464c      	mov	r4, r9
 80014d0:	4325      	orrs	r5, r4
        }
        EXTI->RTSR1 = tmp;
 80014d2:	4c4e      	ldr	r4, [pc, #312]	@ (800160c <HAL_GPIO_Init+0x1a8>)
 80014d4:	6025      	str	r5, [r4, #0]

        tmp = EXTI->FTSR1;
 80014d6:	6865      	ldr	r5, [r4, #4]
        tmp &= ~((uint32_t)iocurrent);
 80014d8:	402a      	ands	r2, r5
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014da:	684c      	ldr	r4, [r1, #4]
 80014dc:	02a4      	lsls	r4, r4, #10
 80014de:	d501      	bpl.n	80014e4 <HAL_GPIO_Init+0x80>
        {
          tmp |= iocurrent;
 80014e0:	464a      	mov	r2, r9
 80014e2:	432a      	orrs	r2, r5
        }
        EXTI->FTSR1 = tmp;
 80014e4:	4c49      	ldr	r4, [pc, #292]	@ (800160c <HAL_GPIO_Init+0x1a8>)
 80014e6:	6062      	str	r2, [r4, #4]
      }
    }

    position++;
 80014e8:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80014ea:	680c      	ldr	r4, [r1, #0]
 80014ec:	0022      	movs	r2, r4
 80014ee:	40da      	lsrs	r2, r3
 80014f0:	d100      	bne.n	80014f4 <HAL_GPIO_Init+0x90>
 80014f2:	e086      	b.n	8001602 <HAL_GPIO_Init+0x19e>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80014f4:	2201      	movs	r2, #1
 80014f6:	409a      	lsls	r2, r3
 80014f8:	0026      	movs	r6, r4
 80014fa:	4016      	ands	r6, r2
 80014fc:	46b1      	mov	r9, r6
    if (iocurrent != 0U)
 80014fe:	4214      	tst	r4, r2
 8001500:	d0f2      	beq.n	80014e8 <HAL_GPIO_Init+0x84>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001502:	684c      	ldr	r4, [r1, #4]
 8001504:	2c02      	cmp	r4, #2
 8001506:	d001      	beq.n	800150c <HAL_GPIO_Init+0xa8>
 8001508:	2c12      	cmp	r4, #18
 800150a:	d118      	bne.n	800153e <HAL_GPIO_Init+0xda>
        tmp = GPIOx->AFR[position >> 3U];
 800150c:	08dd      	lsrs	r5, r3, #3
 800150e:	3508      	adds	r5, #8
 8001510:	00ad      	lsls	r5, r5, #2
 8001512:	582c      	ldr	r4, [r5, r0]
 8001514:	46a4      	mov	ip, r4
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001516:	2707      	movs	r7, #7
 8001518:	401f      	ands	r7, r3
 800151a:	00bf      	lsls	r7, r7, #2
 800151c:	240f      	movs	r4, #15
 800151e:	46a2      	mov	sl, r4
 8001520:	0026      	movs	r6, r4
 8001522:	40be      	lsls	r6, r7
 8001524:	46b0      	mov	r8, r6
 8001526:	4666      	mov	r6, ip
 8001528:	4644      	mov	r4, r8
 800152a:	43a6      	bics	r6, r4
 800152c:	46b4      	mov	ip, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800152e:	690c      	ldr	r4, [r1, #16]
 8001530:	4656      	mov	r6, sl
 8001532:	4026      	ands	r6, r4
 8001534:	0034      	movs	r4, r6
 8001536:	40bc      	lsls	r4, r7
 8001538:	4666      	mov	r6, ip
 800153a:	4334      	orrs	r4, r6
        GPIOx->AFR[position >> 3U] = tmp;
 800153c:	502c      	str	r4, [r5, r0]
      tmp = GPIOx->MODER;
 800153e:	6804      	ldr	r4, [r0, #0]
 8001540:	46a4      	mov	ip, r4
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001542:	005d      	lsls	r5, r3, #1
 8001544:	2403      	movs	r4, #3
 8001546:	46a2      	mov	sl, r4
 8001548:	0027      	movs	r7, r4
 800154a:	40af      	lsls	r7, r5
 800154c:	46b8      	mov	r8, r7
 800154e:	43ff      	mvns	r7, r7
 8001550:	4666      	mov	r6, ip
 8001552:	4644      	mov	r4, r8
 8001554:	43a6      	bics	r6, r4
 8001556:	46b4      	mov	ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001558:	684c      	ldr	r4, [r1, #4]
 800155a:	4656      	mov	r6, sl
 800155c:	4026      	ands	r6, r4
 800155e:	0034      	movs	r4, r6
 8001560:	40ac      	lsls	r4, r5
 8001562:	4666      	mov	r6, ip
 8001564:	4334      	orrs	r4, r6
      GPIOx->MODER = tmp;
 8001566:	6004      	str	r4, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001568:	684c      	ldr	r4, [r1, #4]
 800156a:	1e66      	subs	r6, r4, #1
 800156c:	2e01      	cmp	r6, #1
 800156e:	d903      	bls.n	8001578 <HAL_GPIO_Init+0x114>
 8001570:	2c11      	cmp	r4, #17
 8001572:	d001      	beq.n	8001578 <HAL_GPIO_Init+0x114>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001574:	2c12      	cmp	r4, #18
 8001576:	d112      	bne.n	800159e <HAL_GPIO_Init+0x13a>
        tmp = GPIOx->OSPEEDR;
 8001578:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800157a:	403c      	ands	r4, r7
 800157c:	46a4      	mov	ip, r4
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800157e:	68cc      	ldr	r4, [r1, #12]
 8001580:	40ac      	lsls	r4, r5
 8001582:	4666      	mov	r6, ip
 8001584:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = tmp;
 8001586:	6084      	str	r4, [r0, #8]
        tmp = GPIOx->OTYPER;
 8001588:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800158a:	4394      	bics	r4, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800158c:	684a      	ldr	r2, [r1, #4]
 800158e:	0912      	lsrs	r2, r2, #4
 8001590:	4694      	mov	ip, r2
 8001592:	2201      	movs	r2, #1
 8001594:	4666      	mov	r6, ip
 8001596:	4032      	ands	r2, r6
 8001598:	409a      	lsls	r2, r3
 800159a:	4322      	orrs	r2, r4
        GPIOx->OTYPER = tmp;
 800159c:	6042      	str	r2, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800159e:	684a      	ldr	r2, [r1, #4]
 80015a0:	2a03      	cmp	r2, #3
 80015a2:	d005      	beq.n	80015b0 <HAL_GPIO_Init+0x14c>
        tmp = GPIOx->PUPDR;
 80015a4:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80015a6:	403c      	ands	r4, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80015a8:	688a      	ldr	r2, [r1, #8]
 80015aa:	40aa      	lsls	r2, r5
 80015ac:	4322      	orrs	r2, r4
        GPIOx->PUPDR = tmp;
 80015ae:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015b0:	684a      	ldr	r2, [r1, #4]
 80015b2:	00d2      	lsls	r2, r2, #3
 80015b4:	d598      	bpl.n	80014e8 <HAL_GPIO_Init+0x84>
        tmp = EXTI->EXTICR[position >> 2U];
 80015b6:	089a      	lsrs	r2, r3, #2
 80015b8:	0014      	movs	r4, r2
 80015ba:	3418      	adds	r4, #24
 80015bc:	00a4      	lsls	r4, r4, #2
 80015be:	4d13      	ldr	r5, [pc, #76]	@ (800160c <HAL_GPIO_Init+0x1a8>)
 80015c0:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80015c2:	2403      	movs	r4, #3
 80015c4:	401c      	ands	r4, r3
 80015c6:	00e4      	lsls	r4, r4, #3
 80015c8:	250f      	movs	r5, #15
 80015ca:	40a5      	lsls	r5, r4
 80015cc:	43af      	bics	r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80015ce:	25a0      	movs	r5, #160	@ 0xa0
 80015d0:	05ed      	lsls	r5, r5, #23
 80015d2:	42a8      	cmp	r0, r5
 80015d4:	d100      	bne.n	80015d8 <HAL_GPIO_Init+0x174>
 80015d6:	e74e      	b.n	8001476 <HAL_GPIO_Init+0x12>
 80015d8:	4d0d      	ldr	r5, [pc, #52]	@ (8001610 <HAL_GPIO_Init+0x1ac>)
 80015da:	42a8      	cmp	r0, r5
 80015dc:	d00b      	beq.n	80015f6 <HAL_GPIO_Init+0x192>
 80015de:	4d0d      	ldr	r5, [pc, #52]	@ (8001614 <HAL_GPIO_Init+0x1b0>)
 80015e0:	42a8      	cmp	r0, r5
 80015e2:	d00a      	beq.n	80015fa <HAL_GPIO_Init+0x196>
 80015e4:	4d0c      	ldr	r5, [pc, #48]	@ (8001618 <HAL_GPIO_Init+0x1b4>)
 80015e6:	42a8      	cmp	r0, r5
 80015e8:	d009      	beq.n	80015fe <HAL_GPIO_Init+0x19a>
 80015ea:	4d0c      	ldr	r5, [pc, #48]	@ (800161c <HAL_GPIO_Init+0x1b8>)
 80015ec:	42a8      	cmp	r0, r5
 80015ee:	d100      	bne.n	80015f2 <HAL_GPIO_Init+0x18e>
 80015f0:	e73f      	b.n	8001472 <HAL_GPIO_Init+0xe>
 80015f2:	2506      	movs	r5, #6
 80015f4:	e740      	b.n	8001478 <HAL_GPIO_Init+0x14>
 80015f6:	2501      	movs	r5, #1
 80015f8:	e73e      	b.n	8001478 <HAL_GPIO_Init+0x14>
 80015fa:	2502      	movs	r5, #2
 80015fc:	e73c      	b.n	8001478 <HAL_GPIO_Init+0x14>
 80015fe:	2503      	movs	r5, #3
 8001600:	e73a      	b.n	8001478 <HAL_GPIO_Init+0x14>
  }
}
 8001602:	bce0      	pop	{r5, r6, r7}
 8001604:	46ba      	mov	sl, r7
 8001606:	46b1      	mov	r9, r6
 8001608:	46a8      	mov	r8, r5
 800160a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800160c:	40021800 	.word	0x40021800
 8001610:	50000400 	.word	0x50000400
 8001614:	50000800 	.word	0x50000800
 8001618:	50000c00 	.word	0x50000c00
 800161c:	50001400 	.word	0x50001400

08001620 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8001620:	6903      	ldr	r3, [r0, #16]
 8001622:	420b      	tst	r3, r1
 8001624:	d001      	beq.n	800162a <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8001626:	2001      	movs	r0, #1
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001628:	4770      	bx	lr
    bitstatus = GPIO_PIN_RESET;
 800162a:	2000      	movs	r0, #0
 800162c:	e7fc      	b.n	8001628 <HAL_GPIO_ReadPin+0x8>

0800162e <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800162e:	2a00      	cmp	r2, #0
 8001630:	d001      	beq.n	8001636 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001632:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001634:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001636:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8001638:	e7fc      	b.n	8001634 <HAL_GPIO_WritePin+0x6>

0800163a <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800163a:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800163c:	0013      	movs	r3, r2
 800163e:	400b      	ands	r3, r1
 8001640:	041b      	lsls	r3, r3, #16
 8001642:	4391      	bics	r1, r2
 8001644:	430b      	orrs	r3, r1
 8001646:	6183      	str	r3, [r0, #24]
}
 8001648:	4770      	bx	lr
	...

0800164c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800164c:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800164e:	4b0a      	ldr	r3, [pc, #40]	@ (8001678 <HAL_MspInit+0x2c>)
 8001650:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001652:	2201      	movs	r2, #1
 8001654:	4311      	orrs	r1, r2
 8001656:	6419      	str	r1, [r3, #64]	@ 0x40
 8001658:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800165a:	400a      	ands	r2, r1
 800165c:	9200      	str	r2, [sp, #0]
 800165e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001660:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001662:	2180      	movs	r1, #128	@ 0x80
 8001664:	0549      	lsls	r1, r1, #21
 8001666:	430a      	orrs	r2, r1
 8001668:	63da      	str	r2, [r3, #60]	@ 0x3c
 800166a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800166c:	400b      	ands	r3, r1
 800166e:	9301      	str	r3, [sp, #4]
 8001670:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001672:	b002      	add	sp, #8
 8001674:	4770      	bx	lr
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	40021000 	.word	0x40021000

0800167c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800167c:	b530      	push	{r4, r5, lr}
 800167e:	b08f      	sub	sp, #60	@ 0x3c
 8001680:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001682:	2214      	movs	r2, #20
 8001684:	2100      	movs	r1, #0
 8001686:	a809      	add	r0, sp, #36	@ 0x24
 8001688:	f000 ffc2 	bl	8002610 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800168c:	221c      	movs	r2, #28
 800168e:	2100      	movs	r1, #0
 8001690:	a802      	add	r0, sp, #8
 8001692:	f000 ffbd 	bl	8002610 <memset>
  if(hadc->Instance==ADC1)
 8001696:	6822      	ldr	r2, [r4, #0]
 8001698:	4b24      	ldr	r3, [pc, #144]	@ (800172c <HAL_ADC_MspInit+0xb0>)
 800169a:	429a      	cmp	r2, r3
 800169c:	d001      	beq.n	80016a2 <HAL_ADC_MspInit+0x26>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800169e:	b00f      	add	sp, #60	@ 0x3c
 80016a0:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016a2:	2320      	movs	r3, #32
 80016a4:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016a6:	a802      	add	r0, sp, #8
 80016a8:	f000 faf2 	bl	8001c90 <HAL_RCCEx_PeriphCLKConfig>
 80016ac:	2800      	cmp	r0, #0
 80016ae:	d136      	bne.n	800171e <HAL_ADC_MspInit+0xa2>
    __HAL_RCC_ADC_CLK_ENABLE();
 80016b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001730 <HAL_ADC_MspInit+0xb4>)
 80016b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016b4:	2180      	movs	r1, #128	@ 0x80
 80016b6:	0349      	lsls	r1, r1, #13
 80016b8:	430a      	orrs	r2, r1
 80016ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80016bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016be:	400a      	ands	r2, r1
 80016c0:	9200      	str	r2, [sp, #0]
 80016c2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80016c6:	2201      	movs	r2, #1
 80016c8:	4311      	orrs	r1, r2
 80016ca:	6359      	str	r1, [r3, #52]	@ 0x34
 80016cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016ce:	401a      	ands	r2, r3
 80016d0:	9201      	str	r2, [sp, #4]
 80016d2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016d4:	a909      	add	r1, sp, #36	@ 0x24
 80016d6:	2310      	movs	r3, #16
 80016d8:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016da:	3b0d      	subs	r3, #13
 80016dc:	604b      	str	r3, [r1, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2500      	movs	r5, #0
 80016e0:	608d      	str	r5, [r1, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e2:	20a0      	movs	r0, #160	@ 0xa0
 80016e4:	05c0      	lsls	r0, r0, #23
 80016e6:	f7ff febd 	bl	8001464 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80016ea:	4812      	ldr	r0, [pc, #72]	@ (8001734 <HAL_ADC_MspInit+0xb8>)
 80016ec:	4b12      	ldr	r3, [pc, #72]	@ (8001738 <HAL_ADC_MspInit+0xbc>)
 80016ee:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80016f0:	2305      	movs	r3, #5
 80016f2:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016f4:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016f6:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80016f8:	337b      	adds	r3, #123	@ 0x7b
 80016fa:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016fc:	3380      	adds	r3, #128	@ 0x80
 80016fe:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001700:	2380      	movs	r3, #128	@ 0x80
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001706:	61c5      	str	r5, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001708:	2380      	movs	r3, #128	@ 0x80
 800170a:	015b      	lsls	r3, r3, #5
 800170c:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800170e:	f7ff fdc7 	bl	80012a0 <HAL_DMA_Init>
 8001712:	2800      	cmp	r0, #0
 8001714:	d106      	bne.n	8001724 <HAL_ADC_MspInit+0xa8>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001716:	4b07      	ldr	r3, [pc, #28]	@ (8001734 <HAL_ADC_MspInit+0xb8>)
 8001718:	6523      	str	r3, [r4, #80]	@ 0x50
 800171a:	629c      	str	r4, [r3, #40]	@ 0x28
}
 800171c:	e7bf      	b.n	800169e <HAL_ADC_MspInit+0x22>
      Error_Handler();
 800171e:	f7fe ff51 	bl	80005c4 <Error_Handler>
 8001722:	e7c5      	b.n	80016b0 <HAL_ADC_MspInit+0x34>
      Error_Handler();
 8001724:	f7fe ff4e 	bl	80005c4 <Error_Handler>
 8001728:	e7f5      	b.n	8001716 <HAL_ADC_MspInit+0x9a>
 800172a:	46c0      	nop			@ (mov r8, r8)
 800172c:	40012400 	.word	0x40012400
 8001730:	40021000 	.word	0x40021000
 8001734:	2000036c 	.word	0x2000036c
 8001738:	40020008 	.word	0x40020008

0800173c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800173c:	b510      	push	{r4, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001742:	2214      	movs	r2, #20
 8001744:	2100      	movs	r1, #0
 8001746:	a803      	add	r0, sp, #12
 8001748:	f000 ff62 	bl	8002610 <memset>
  if(huart->Instance==USART2)
 800174c:	6822      	ldr	r2, [r4, #0]
 800174e:	4b11      	ldr	r3, [pc, #68]	@ (8001794 <HAL_UART_MspInit+0x58>)
 8001750:	429a      	cmp	r2, r3
 8001752:	d001      	beq.n	8001758 <HAL_UART_MspInit+0x1c>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001754:	b008      	add	sp, #32
 8001756:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8001758:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <HAL_UART_MspInit+0x5c>)
 800175a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800175c:	2180      	movs	r1, #128	@ 0x80
 800175e:	0289      	lsls	r1, r1, #10
 8001760:	430a      	orrs	r2, r1
 8001762:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001764:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001766:	400a      	ands	r2, r1
 8001768:	9201      	str	r2, [sp, #4]
 800176a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800176e:	2201      	movs	r2, #1
 8001770:	4311      	orrs	r1, r2
 8001772:	6359      	str	r1, [r3, #52]	@ 0x34
 8001774:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001776:	4013      	ands	r3, r2
 8001778:	9302      	str	r3, [sp, #8]
 800177a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800177c:	a903      	add	r1, sp, #12
 800177e:	230c      	movs	r3, #12
 8001780:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001782:	3b0a      	subs	r3, #10
 8001784:	604b      	str	r3, [r1, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001786:	610a      	str	r2, [r1, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001788:	20a0      	movs	r0, #160	@ 0xa0
 800178a:	05c0      	lsls	r0, r0, #23
 800178c:	f7ff fe6a 	bl	8001464 <HAL_GPIO_Init>
}
 8001790:	e7e0      	b.n	8001754 <HAL_UART_MspInit+0x18>
 8001792:	46c0      	nop			@ (mov r8, r8)
 8001794:	40004400 	.word	0x40004400
 8001798:	40021000 	.word	0x40021000

0800179c <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800179c:	b570      	push	{r4, r5, r6, lr}
 800179e:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017a0:	d100      	bne.n	80017a4 <HAL_RCC_OscConfig+0x8>
 80017a2:	e139      	b.n	8001a18 <HAL_RCC_OscConfig+0x27c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017a4:	6803      	ldr	r3, [r0, #0]
 80017a6:	07db      	lsls	r3, r3, #31
 80017a8:	d52c      	bpl.n	8001804 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017aa:	4ba1      	ldr	r3, [pc, #644]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80017ac:	689a      	ldr	r2, [r3, #8]
 80017ae:	2338      	movs	r3, #56	@ 0x38
 80017b0:	4013      	ands	r3, r2

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80017b2:	2b08      	cmp	r3, #8
 80017b4:	d022      	beq.n	80017fc <HAL_RCC_OscConfig+0x60>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017b6:	6843      	ldr	r3, [r0, #4]
 80017b8:	2280      	movs	r2, #128	@ 0x80
 80017ba:	0252      	lsls	r2, r2, #9
 80017bc:	4293      	cmp	r3, r2
 80017be:	d02e      	beq.n	800181e <HAL_RCC_OscConfig+0x82>
 80017c0:	22a0      	movs	r2, #160	@ 0xa0
 80017c2:	02d2      	lsls	r2, r2, #11
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d031      	beq.n	800182c <HAL_RCC_OscConfig+0x90>
 80017c8:	4b99      	ldr	r3, [pc, #612]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4999      	ldr	r1, [pc, #612]	@ (8001a34 <HAL_RCC_OscConfig+0x298>)
 80017ce:	400a      	ands	r2, r1
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4998      	ldr	r1, [pc, #608]	@ (8001a38 <HAL_RCC_OscConfig+0x29c>)
 80017d6:	400a      	ands	r2, r1
 80017d8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017da:	6863      	ldr	r3, [r4, #4]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d031      	beq.n	8001844 <HAL_RCC_OscConfig+0xa8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e0:	f7ff f8ca 	bl	8000978 <HAL_GetTick>
 80017e4:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017e6:	4b92      	ldr	r3, [pc, #584]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	039b      	lsls	r3, r3, #14
 80017ec:	d40a      	bmi.n	8001804 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80017ee:	f7ff f8c3 	bl	8000978 <HAL_GetTick>
 80017f2:	1b40      	subs	r0, r0, r5
 80017f4:	2864      	cmp	r0, #100	@ 0x64
 80017f6:	d9f6      	bls.n	80017e6 <HAL_RCC_OscConfig+0x4a>
          {
            return HAL_TIMEOUT;
 80017f8:	2003      	movs	r0, #3
 80017fa:	e10e      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80017fc:	6843      	ldr	r3, [r0, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d100      	bne.n	8001804 <HAL_RCC_OscConfig+0x68>
 8001802:	e10b      	b.n	8001a1c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001804:	6823      	ldr	r3, [r4, #0]
 8001806:	079b      	lsls	r3, r3, #30
 8001808:	d547      	bpl.n	800189a <HAL_RCC_OscConfig+0xfe>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800180a:	4b89      	ldr	r3, [pc, #548]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	2238      	movs	r2, #56	@ 0x38

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001810:	421a      	tst	r2, r3
 8001812:	d161      	bne.n	80018d8 <HAL_RCC_OscConfig+0x13c>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001814:	68e3      	ldr	r3, [r4, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d122      	bne.n	8001860 <HAL_RCC_OscConfig+0xc4>
      {
        return HAL_ERROR;
 800181a:	2001      	movs	r0, #1
 800181c:	e0fd      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800181e:	4a84      	ldr	r2, [pc, #528]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 8001820:	6811      	ldr	r1, [r2, #0]
 8001822:	2380      	movs	r3, #128	@ 0x80
 8001824:	025b      	lsls	r3, r3, #9
 8001826:	430b      	orrs	r3, r1
 8001828:	6013      	str	r3, [r2, #0]
 800182a:	e7d6      	b.n	80017da <HAL_RCC_OscConfig+0x3e>
 800182c:	4b80      	ldr	r3, [pc, #512]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 800182e:	6819      	ldr	r1, [r3, #0]
 8001830:	2280      	movs	r2, #128	@ 0x80
 8001832:	02d2      	lsls	r2, r2, #11
 8001834:	430a      	orrs	r2, r1
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	6819      	ldr	r1, [r3, #0]
 800183a:	2280      	movs	r2, #128	@ 0x80
 800183c:	0252      	lsls	r2, r2, #9
 800183e:	430a      	orrs	r2, r1
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	e7ca      	b.n	80017da <HAL_RCC_OscConfig+0x3e>
        tickstart = HAL_GetTick();
 8001844:	f7ff f898 	bl	8000978 <HAL_GetTick>
 8001848:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800184a:	4b79      	ldr	r3, [pc, #484]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	039b      	lsls	r3, r3, #14
 8001850:	d5d8      	bpl.n	8001804 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001852:	f7ff f891 	bl	8000978 <HAL_GetTick>
 8001856:	1b40      	subs	r0, r0, r5
 8001858:	2864      	cmp	r0, #100	@ 0x64
 800185a:	d9f6      	bls.n	800184a <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
 800185c:	2003      	movs	r0, #3
 800185e:	e0dc      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001860:	4b73      	ldr	r3, [pc, #460]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 8001862:	685a      	ldr	r2, [r3, #4]
 8001864:	4975      	ldr	r1, [pc, #468]	@ (8001a3c <HAL_RCC_OscConfig+0x2a0>)
 8001866:	400a      	ands	r2, r1
 8001868:	6961      	ldr	r1, [r4, #20]
 800186a:	0209      	lsls	r1, r1, #8
 800186c:	430a      	orrs	r2, r1
 800186e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	4973      	ldr	r1, [pc, #460]	@ (8001a40 <HAL_RCC_OscConfig+0x2a4>)
 8001874:	400a      	ands	r2, r1
 8001876:	6921      	ldr	r1, [r4, #16]
 8001878:	430a      	orrs	r2, r1
 800187a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	0adb      	lsrs	r3, r3, #11
 8001880:	2207      	movs	r2, #7
 8001882:	401a      	ands	r2, r3
 8001884:	4b6f      	ldr	r3, [pc, #444]	@ (8001a44 <HAL_RCC_OscConfig+0x2a8>)
 8001886:	40d3      	lsrs	r3, r2
 8001888:	4a6f      	ldr	r2, [pc, #444]	@ (8001a48 <HAL_RCC_OscConfig+0x2ac>)
 800188a:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800188c:	4b6f      	ldr	r3, [pc, #444]	@ (8001a4c <HAL_RCC_OscConfig+0x2b0>)
 800188e:	6818      	ldr	r0, [r3, #0]
 8001890:	f7ff f82e 	bl	80008f0 <HAL_InitTick>
 8001894:	2800      	cmp	r0, #0
 8001896:	d000      	beq.n	800189a <HAL_RCC_OscConfig+0xfe>
 8001898:	e0c2      	b.n	8001a20 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800189a:	6823      	ldr	r3, [r4, #0]
 800189c:	071b      	lsls	r3, r3, #28
 800189e:	d557      	bpl.n	8001950 <HAL_RCC_OscConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80018a0:	4b63      	ldr	r3, [pc, #396]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	2338      	movs	r3, #56	@ 0x38
 80018a6:	4013      	ands	r3, r2
 80018a8:	2b18      	cmp	r3, #24
 80018aa:	d04e      	beq.n	800194a <HAL_RCC_OscConfig+0x1ae>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018ac:	69a3      	ldr	r3, [r4, #24]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d077      	beq.n	80019a2 <HAL_RCC_OscConfig+0x206>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80018b2:	4a5f      	ldr	r2, [pc, #380]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80018b4:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 80018b6:	2101      	movs	r1, #1
 80018b8:	430b      	orrs	r3, r1
 80018ba:	6613      	str	r3, [r2, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018bc:	f7ff f85c 	bl	8000978 <HAL_GetTick>
 80018c0:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80018c2:	4b5b      	ldr	r3, [pc, #364]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80018c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c6:	079b      	lsls	r3, r3, #30
 80018c8:	d442      	bmi.n	8001950 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80018ca:	f7ff f855 	bl	8000978 <HAL_GetTick>
 80018ce:	1b40      	subs	r0, r0, r5
 80018d0:	2802      	cmp	r0, #2
 80018d2:	d9f6      	bls.n	80018c2 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 80018d4:	2003      	movs	r0, #3
 80018d6:	e0a0      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018d8:	68e3      	ldr	r3, [r4, #12]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d022      	beq.n	8001924 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80018de:	4a54      	ldr	r2, [pc, #336]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80018e0:	6813      	ldr	r3, [r2, #0]
 80018e2:	4957      	ldr	r1, [pc, #348]	@ (8001a40 <HAL_RCC_OscConfig+0x2a4>)
 80018e4:	400b      	ands	r3, r1
 80018e6:	6921      	ldr	r1, [r4, #16]
 80018e8:	430b      	orrs	r3, r1
 80018ea:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 80018ec:	6811      	ldr	r1, [r2, #0]
 80018ee:	2380      	movs	r3, #128	@ 0x80
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	430b      	orrs	r3, r1
 80018f4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80018f6:	f7ff f83f 	bl	8000978 <HAL_GetTick>
 80018fa:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018fc:	4b4c      	ldr	r3, [pc, #304]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	055b      	lsls	r3, r3, #21
 8001902:	d406      	bmi.n	8001912 <HAL_RCC_OscConfig+0x176>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001904:	f7ff f838 	bl	8000978 <HAL_GetTick>
 8001908:	1b40      	subs	r0, r0, r5
 800190a:	2802      	cmp	r0, #2
 800190c:	d9f6      	bls.n	80018fc <HAL_RCC_OscConfig+0x160>
            return HAL_TIMEOUT;
 800190e:	2003      	movs	r0, #3
 8001910:	e083      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001912:	4947      	ldr	r1, [pc, #284]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 8001914:	684b      	ldr	r3, [r1, #4]
 8001916:	4a49      	ldr	r2, [pc, #292]	@ (8001a3c <HAL_RCC_OscConfig+0x2a0>)
 8001918:	4013      	ands	r3, r2
 800191a:	6962      	ldr	r2, [r4, #20]
 800191c:	0212      	lsls	r2, r2, #8
 800191e:	4313      	orrs	r3, r2
 8001920:	604b      	str	r3, [r1, #4]
 8001922:	e7ba      	b.n	800189a <HAL_RCC_OscConfig+0xfe>
        __HAL_RCC_HSI_DISABLE();
 8001924:	4a42      	ldr	r2, [pc, #264]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 8001926:	6813      	ldr	r3, [r2, #0]
 8001928:	4949      	ldr	r1, [pc, #292]	@ (8001a50 <HAL_RCC_OscConfig+0x2b4>)
 800192a:	400b      	ands	r3, r1
 800192c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800192e:	f7ff f823 	bl	8000978 <HAL_GetTick>
 8001932:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001934:	4b3e      	ldr	r3, [pc, #248]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	055b      	lsls	r3, r3, #21
 800193a:	d5ae      	bpl.n	800189a <HAL_RCC_OscConfig+0xfe>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800193c:	f7ff f81c 	bl	8000978 <HAL_GetTick>
 8001940:	1b40      	subs	r0, r0, r5
 8001942:	2802      	cmp	r0, #2
 8001944:	d9f6      	bls.n	8001934 <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 8001946:	2003      	movs	r0, #3
 8001948:	e067      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800194a:	69a3      	ldr	r3, [r4, #24]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d069      	beq.n	8001a24 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001950:	6823      	ldr	r3, [r4, #0]
 8001952:	075b      	lsls	r3, r3, #29
 8001954:	d568      	bpl.n	8001a28 <HAL_RCC_OscConfig+0x28c>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001956:	4b36      	ldr	r3, [pc, #216]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 8001958:	689a      	ldr	r2, [r3, #8]
 800195a:	2338      	movs	r3, #56	@ 0x38
 800195c:	4013      	ands	r3, r2
 800195e:	2b20      	cmp	r3, #32
 8001960:	d032      	beq.n	80019c8 <HAL_RCC_OscConfig+0x22c>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001962:	68a3      	ldr	r3, [r4, #8]
 8001964:	2b01      	cmp	r3, #1
 8001966:	d034      	beq.n	80019d2 <HAL_RCC_OscConfig+0x236>
 8001968:	2b05      	cmp	r3, #5
 800196a:	d038      	beq.n	80019de <HAL_RCC_OscConfig+0x242>
 800196c:	4b30      	ldr	r3, [pc, #192]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 800196e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001970:	2101      	movs	r1, #1
 8001972:	438a      	bics	r2, r1
 8001974:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001976:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001978:	3103      	adds	r1, #3
 800197a:	438a      	bics	r2, r1
 800197c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800197e:	68a3      	ldr	r3, [r4, #8]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d038      	beq.n	80019f6 <HAL_RCC_OscConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001984:	f7fe fff8 	bl	8000978 <HAL_GetTick>
 8001988:	0004      	movs	r4, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800198a:	4b29      	ldr	r3, [pc, #164]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 800198c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800198e:	079b      	lsls	r3, r3, #30
 8001990:	d42f      	bmi.n	80019f2 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001992:	f7fe fff1 	bl	8000978 <HAL_GetTick>
 8001996:	1b00      	subs	r0, r0, r4
 8001998:	4b2e      	ldr	r3, [pc, #184]	@ (8001a54 <HAL_RCC_OscConfig+0x2b8>)
 800199a:	4298      	cmp	r0, r3
 800199c:	d9f5      	bls.n	800198a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800199e:	2003      	movs	r0, #3
 80019a0:	e03b      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_LSI_DISABLE();
 80019a2:	4a23      	ldr	r2, [pc, #140]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80019a4:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 80019a6:	2101      	movs	r1, #1
 80019a8:	438b      	bics	r3, r1
 80019aa:	6613      	str	r3, [r2, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80019ac:	f7fe ffe4 	bl	8000978 <HAL_GetTick>
 80019b0:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80019b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80019b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019b6:	079b      	lsls	r3, r3, #30
 80019b8:	d5ca      	bpl.n	8001950 <HAL_RCC_OscConfig+0x1b4>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80019ba:	f7fe ffdd 	bl	8000978 <HAL_GetTick>
 80019be:	1b40      	subs	r0, r0, r5
 80019c0:	2802      	cmp	r0, #2
 80019c2:	d9f6      	bls.n	80019b2 <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 80019c4:	2003      	movs	r0, #3
 80019c6:	e028      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80019c8:	68a3      	ldr	r3, [r4, #8]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d02e      	beq.n	8001a2c <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 80019ce:	2000      	movs	r0, #0
 80019d0:	e023      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019d2:	4a17      	ldr	r2, [pc, #92]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80019d4:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 80019d6:	2101      	movs	r1, #1
 80019d8:	430b      	orrs	r3, r1
 80019da:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80019dc:	e7cf      	b.n	800197e <HAL_RCC_OscConfig+0x1e2>
 80019de:	4b14      	ldr	r3, [pc, #80]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80019e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019e2:	2104      	movs	r1, #4
 80019e4:	430a      	orrs	r2, r1
 80019e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019ea:	3903      	subs	r1, #3
 80019ec:	430a      	orrs	r2, r1
 80019ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019f0:	e7c5      	b.n	800197e <HAL_RCC_OscConfig+0x1e2>
  return HAL_OK;
 80019f2:	2000      	movs	r0, #0
 80019f4:	e011      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 80019f6:	f7fe ffbf 	bl	8000978 <HAL_GetTick>
 80019fa:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80019fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a30 <HAL_RCC_OscConfig+0x294>)
 80019fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a00:	079b      	lsls	r3, r3, #30
 8001a02:	d507      	bpl.n	8001a14 <HAL_RCC_OscConfig+0x278>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a04:	f7fe ffb8 	bl	8000978 <HAL_GetTick>
 8001a08:	1b00      	subs	r0, r0, r4
 8001a0a:	4b12      	ldr	r3, [pc, #72]	@ (8001a54 <HAL_RCC_OscConfig+0x2b8>)
 8001a0c:	4298      	cmp	r0, r3
 8001a0e:	d9f5      	bls.n	80019fc <HAL_RCC_OscConfig+0x260>
            return HAL_TIMEOUT;
 8001a10:	2003      	movs	r0, #3
 8001a12:	e002      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 8001a14:	2000      	movs	r0, #0
 8001a16:	e000      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
    return HAL_ERROR;
 8001a18:	2001      	movs	r0, #1
}
 8001a1a:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	e7fc      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
          return HAL_ERROR;
 8001a20:	2001      	movs	r0, #1
 8001a22:	e7fa      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 8001a24:	2001      	movs	r0, #1
 8001a26:	e7f8      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 8001a28:	2000      	movs	r0, #0
 8001a2a:	e7f6      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	e7f4      	b.n	8001a1a <HAL_RCC_OscConfig+0x27e>
 8001a30:	40021000 	.word	0x40021000
 8001a34:	fffeffff 	.word	0xfffeffff
 8001a38:	fffbffff 	.word	0xfffbffff
 8001a3c:	ffff80ff 	.word	0xffff80ff
 8001a40:	ffffc7ff 	.word	0xffffc7ff
 8001a44:	02dc6c00 	.word	0x02dc6c00
 8001a48:	20000008 	.word	0x20000008
 8001a4c:	20000004 	.word	0x20000004
 8001a50:	fffffeff 	.word	0xfffffeff
 8001a54:	00001388 	.word	0x00001388

08001a58 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001a58:	4b14      	ldr	r3, [pc, #80]	@ (8001aac <HAL_RCC_GetSysClockFreq+0x54>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	2238      	movs	r2, #56	@ 0x38
 8001a5e:	421a      	tst	r2, r3
 8001a60:	d107      	bne.n	8001a72 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001a62:	4b12      	ldr	r3, [pc, #72]	@ (8001aac <HAL_RCC_GetSysClockFreq+0x54>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	0ad2      	lsrs	r2, r2, #11
 8001a68:	2307      	movs	r3, #7
 8001a6a:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001a6c:	4810      	ldr	r0, [pc, #64]	@ (8001ab0 <HAL_RCC_GetSysClockFreq+0x58>)
 8001a6e:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8001a70:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001a72:	4b0e      	ldr	r3, [pc, #56]	@ (8001aac <HAL_RCC_GetSysClockFreq+0x54>)
 8001a74:	689a      	ldr	r2, [r3, #8]
 8001a76:	2338      	movs	r3, #56	@ 0x38
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2b08      	cmp	r3, #8
 8001a7c:	d010      	beq.n	8001aa0 <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001aac <HAL_RCC_GetSysClockFreq+0x54>)
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	2338      	movs	r3, #56	@ 0x38
 8001a84:	4013      	ands	r3, r2
 8001a86:	2b20      	cmp	r3, #32
 8001a88:	d00c      	beq.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x4c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001a8a:	4b08      	ldr	r3, [pc, #32]	@ (8001aac <HAL_RCC_GetSysClockFreq+0x54>)
 8001a8c:	689a      	ldr	r2, [r3, #8]
 8001a8e:	2338      	movs	r3, #56	@ 0x38
 8001a90:	4013      	ands	r3, r2
 8001a92:	2b18      	cmp	r3, #24
 8001a94:	d001      	beq.n	8001a9a <HAL_RCC_GetSysClockFreq+0x42>
    sysclockfreq = 0U;
 8001a96:	2000      	movs	r0, #0
  return sysclockfreq;
 8001a98:	e7ea      	b.n	8001a70 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 8001a9a:	20fa      	movs	r0, #250	@ 0xfa
 8001a9c:	01c0      	lsls	r0, r0, #7
 8001a9e:	e7e7      	b.n	8001a70 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8001aa0:	4803      	ldr	r0, [pc, #12]	@ (8001ab0 <HAL_RCC_GetSysClockFreq+0x58>)
 8001aa2:	e7e5      	b.n	8001a70 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 8001aa4:	2080      	movs	r0, #128	@ 0x80
 8001aa6:	0200      	lsls	r0, r0, #8
 8001aa8:	e7e2      	b.n	8001a70 <HAL_RCC_GetSysClockFreq+0x18>
 8001aaa:	46c0      	nop			@ (mov r8, r8)
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	02dc6c00 	.word	0x02dc6c00

08001ab4 <HAL_RCC_ClockConfig>:
{
 8001ab4:	b570      	push	{r4, r5, r6, lr}
 8001ab6:	0004      	movs	r4, r0
 8001ab8:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001aba:	2800      	cmp	r0, #0
 8001abc:	d100      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0xc>
 8001abe:	e0a4      	b.n	8001c0a <HAL_RCC_ClockConfig+0x156>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ac0:	4b54      	ldr	r3, [pc, #336]	@ (8001c14 <HAL_RCC_ClockConfig+0x160>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	2307      	movs	r3, #7
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	428b      	cmp	r3, r1
 8001aca:	d321      	bcc.n	8001b10 <HAL_RCC_ClockConfig+0x5c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001acc:	6823      	ldr	r3, [r4, #0]
 8001ace:	079a      	lsls	r2, r3, #30
 8001ad0:	d510      	bpl.n	8001af4 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ad2:	075b      	lsls	r3, r3, #29
 8001ad4:	d507      	bpl.n	8001ae6 <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001ad6:	4950      	ldr	r1, [pc, #320]	@ (8001c18 <HAL_RCC_ClockConfig+0x164>)
 8001ad8:	688a      	ldr	r2, [r1, #8]
 8001ada:	4b50      	ldr	r3, [pc, #320]	@ (8001c1c <HAL_RCC_ClockConfig+0x168>)
 8001adc:	401a      	ands	r2, r3
 8001ade:	23b0      	movs	r3, #176	@ 0xb0
 8001ae0:	011b      	lsls	r3, r3, #4
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae6:	4a4c      	ldr	r2, [pc, #304]	@ (8001c18 <HAL_RCC_ClockConfig+0x164>)
 8001ae8:	6893      	ldr	r3, [r2, #8]
 8001aea:	494d      	ldr	r1, [pc, #308]	@ (8001c20 <HAL_RCC_ClockConfig+0x16c>)
 8001aec:	400b      	ands	r3, r1
 8001aee:	68e1      	ldr	r1, [r4, #12]
 8001af0:	430b      	orrs	r3, r1
 8001af2:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001af4:	6823      	ldr	r3, [r4, #0]
 8001af6:	07db      	lsls	r3, r3, #31
 8001af8:	d54c      	bpl.n	8001b94 <HAL_RCC_ClockConfig+0xe0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001afa:	6863      	ldr	r3, [r4, #4]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d01e      	beq.n	8001b3e <HAL_RCC_ClockConfig+0x8a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d139      	bne.n	8001b78 <HAL_RCC_ClockConfig+0xc4>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b04:	4a44      	ldr	r2, [pc, #272]	@ (8001c18 <HAL_RCC_ClockConfig+0x164>)
 8001b06:	6812      	ldr	r2, [r2, #0]
 8001b08:	0552      	lsls	r2, r2, #21
 8001b0a:	d41c      	bmi.n	8001b46 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8001b0c:	2001      	movs	r0, #1
 8001b0e:	e064      	b.n	8001bda <HAL_RCC_ClockConfig+0x126>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b10:	4a40      	ldr	r2, [pc, #256]	@ (8001c14 <HAL_RCC_ClockConfig+0x160>)
 8001b12:	6813      	ldr	r3, [r2, #0]
 8001b14:	2107      	movs	r1, #7
 8001b16:	438b      	bics	r3, r1
 8001b18:	432b      	orrs	r3, r5
 8001b1a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001b1c:	f7fe ff2c 	bl	8000978 <HAL_GetTick>
 8001b20:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b22:	4b3c      	ldr	r3, [pc, #240]	@ (8001c14 <HAL_RCC_ClockConfig+0x160>)
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	2307      	movs	r3, #7
 8001b28:	4013      	ands	r3, r2
 8001b2a:	42ab      	cmp	r3, r5
 8001b2c:	d0ce      	beq.n	8001acc <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001b2e:	f7fe ff23 	bl	8000978 <HAL_GetTick>
 8001b32:	1b80      	subs	r0, r0, r6
 8001b34:	4a3b      	ldr	r2, [pc, #236]	@ (8001c24 <HAL_RCC_ClockConfig+0x170>)
 8001b36:	4290      	cmp	r0, r2
 8001b38:	d9f3      	bls.n	8001b22 <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8001b3a:	2003      	movs	r0, #3
 8001b3c:	e04d      	b.n	8001bda <HAL_RCC_ClockConfig+0x126>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b3e:	4a36      	ldr	r2, [pc, #216]	@ (8001c18 <HAL_RCC_ClockConfig+0x164>)
 8001b40:	6812      	ldr	r2, [r2, #0]
 8001b42:	0392      	lsls	r2, r2, #14
 8001b44:	d563      	bpl.n	8001c0e <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b46:	4934      	ldr	r1, [pc, #208]	@ (8001c18 <HAL_RCC_ClockConfig+0x164>)
 8001b48:	688a      	ldr	r2, [r1, #8]
 8001b4a:	2007      	movs	r0, #7
 8001b4c:	4382      	bics	r2, r0
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001b52:	f7fe ff11 	bl	8000978 <HAL_GetTick>
 8001b56:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b58:	4b2f      	ldr	r3, [pc, #188]	@ (8001c18 <HAL_RCC_ClockConfig+0x164>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	2238      	movs	r2, #56	@ 0x38
 8001b5e:	401a      	ands	r2, r3
 8001b60:	6863      	ldr	r3, [r4, #4]
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d015      	beq.n	8001b94 <HAL_RCC_ClockConfig+0xe0>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001b68:	f7fe ff06 	bl	8000978 <HAL_GetTick>
 8001b6c:	1b80      	subs	r0, r0, r6
 8001b6e:	4b2d      	ldr	r3, [pc, #180]	@ (8001c24 <HAL_RCC_ClockConfig+0x170>)
 8001b70:	4298      	cmp	r0, r3
 8001b72:	d9f1      	bls.n	8001b58 <HAL_RCC_ClockConfig+0xa4>
        return HAL_TIMEOUT;
 8001b74:	2003      	movs	r0, #3
 8001b76:	e030      	b.n	8001bda <HAL_RCC_ClockConfig+0x126>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001b78:	2b03      	cmp	r3, #3
 8001b7a:	d005      	beq.n	8001b88 <HAL_RCC_ClockConfig+0xd4>
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001b7c:	4a26      	ldr	r2, [pc, #152]	@ (8001c18 <HAL_RCC_ClockConfig+0x164>)
 8001b7e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b80:	0792      	lsls	r2, r2, #30
 8001b82:	d4e0      	bmi.n	8001b46 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8001b84:	2001      	movs	r0, #1
 8001b86:	e028      	b.n	8001bda <HAL_RCC_ClockConfig+0x126>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001b88:	4a23      	ldr	r2, [pc, #140]	@ (8001c18 <HAL_RCC_ClockConfig+0x164>)
 8001b8a:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8001b8c:	0792      	lsls	r2, r2, #30
 8001b8e:	d4da      	bmi.n	8001b46 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8001b90:	2001      	movs	r0, #1
 8001b92:	e022      	b.n	8001bda <HAL_RCC_ClockConfig+0x126>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b94:	4b1f      	ldr	r3, [pc, #124]	@ (8001c14 <HAL_RCC_ClockConfig+0x160>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	2307      	movs	r3, #7
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	42ab      	cmp	r3, r5
 8001b9e:	d81d      	bhi.n	8001bdc <HAL_RCC_ClockConfig+0x128>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ba0:	6823      	ldr	r3, [r4, #0]
 8001ba2:	075b      	lsls	r3, r3, #29
 8001ba4:	d506      	bpl.n	8001bb4 <HAL_RCC_ClockConfig+0x100>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ba6:	4a1c      	ldr	r2, [pc, #112]	@ (8001c18 <HAL_RCC_ClockConfig+0x164>)
 8001ba8:	6893      	ldr	r3, [r2, #8]
 8001baa:	491f      	ldr	r1, [pc, #124]	@ (8001c28 <HAL_RCC_ClockConfig+0x174>)
 8001bac:	400b      	ands	r3, r1
 8001bae:	6921      	ldr	r1, [r4, #16]
 8001bb0:	430b      	orrs	r3, r1
 8001bb2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001bb4:	f7ff ff50 	bl	8001a58 <HAL_RCC_GetSysClockFreq>
 8001bb8:	4b17      	ldr	r3, [pc, #92]	@ (8001c18 <HAL_RCC_ClockConfig+0x164>)
 8001bba:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001bbc:	0a12      	lsrs	r2, r2, #8
 8001bbe:	230f      	movs	r3, #15
 8001bc0:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001bc2:	4a1a      	ldr	r2, [pc, #104]	@ (8001c2c <HAL_RCC_ClockConfig+0x178>)
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001bc8:	231f      	movs	r3, #31
 8001bca:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001bcc:	40d8      	lsrs	r0, r3
 8001bce:	4b18      	ldr	r3, [pc, #96]	@ (8001c30 <HAL_RCC_ClockConfig+0x17c>)
 8001bd0:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8001bd2:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <HAL_RCC_ClockConfig+0x180>)
 8001bd4:	6818      	ldr	r0, [r3, #0]
 8001bd6:	f7fe fe8b 	bl	80008f0 <HAL_InitTick>
}
 8001bda:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c14 <HAL_RCC_ClockConfig+0x160>)
 8001bde:	6813      	ldr	r3, [r2, #0]
 8001be0:	2107      	movs	r1, #7
 8001be2:	438b      	bics	r3, r1
 8001be4:	432b      	orrs	r3, r5
 8001be6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001be8:	f7fe fec6 	bl	8000978 <HAL_GetTick>
 8001bec:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001bee:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <HAL_RCC_ClockConfig+0x160>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	2307      	movs	r3, #7
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	42ab      	cmp	r3, r5
 8001bf8:	d0d2      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001bfa:	f7fe febd 	bl	8000978 <HAL_GetTick>
 8001bfe:	1b80      	subs	r0, r0, r6
 8001c00:	4b08      	ldr	r3, [pc, #32]	@ (8001c24 <HAL_RCC_ClockConfig+0x170>)
 8001c02:	4298      	cmp	r0, r3
 8001c04:	d9f3      	bls.n	8001bee <HAL_RCC_ClockConfig+0x13a>
        return HAL_TIMEOUT;
 8001c06:	2003      	movs	r0, #3
 8001c08:	e7e7      	b.n	8001bda <HAL_RCC_ClockConfig+0x126>
    return HAL_ERROR;
 8001c0a:	2001      	movs	r0, #1
 8001c0c:	e7e5      	b.n	8001bda <HAL_RCC_ClockConfig+0x126>
        return HAL_ERROR;
 8001c0e:	2001      	movs	r0, #1
 8001c10:	e7e3      	b.n	8001bda <HAL_RCC_ClockConfig+0x126>
 8001c12:	46c0      	nop			@ (mov r8, r8)
 8001c14:	40022000 	.word	0x40022000
 8001c18:	40021000 	.word	0x40021000
 8001c1c:	ffff84ff 	.word	0xffff84ff
 8001c20:	fffff0ff 	.word	0xfffff0ff
 8001c24:	00001388 	.word	0x00001388
 8001c28:	ffff8fff 	.word	0xffff8fff
 8001c2c:	0800317c 	.word	0x0800317c
 8001c30:	20000008 	.word	0x20000008
 8001c34:	20000004 	.word	0x20000004

08001c38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c38:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c3a:	f7ff ff0d 	bl	8001a58 <HAL_RCC_GetSysClockFreq>
 8001c3e:	4b07      	ldr	r3, [pc, #28]	@ (8001c5c <HAL_RCC_GetHCLKFreq+0x24>)
 8001c40:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001c42:	0a12      	lsrs	r2, r2, #8
 8001c44:	230f      	movs	r3, #15
 8001c46:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c48:	4a05      	ldr	r2, [pc, #20]	@ (8001c60 <HAL_RCC_GetHCLKFreq+0x28>)
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001c4e:	231f      	movs	r3, #31
 8001c50:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c52:	40d8      	lsrs	r0, r3
 8001c54:	4b03      	ldr	r3, [pc, #12]	@ (8001c64 <HAL_RCC_GetHCLKFreq+0x2c>)
 8001c56:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8001c58:	bd10      	pop	{r4, pc}
 8001c5a:	46c0      	nop			@ (mov r8, r8)
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	0800317c 	.word	0x0800317c
 8001c64:	20000008 	.word	0x20000008

08001c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c68:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8001c6a:	f7ff ffe5 	bl	8001c38 <HAL_RCC_GetHCLKFreq>
 8001c6e:	4b06      	ldr	r3, [pc, #24]	@ (8001c88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	0b12      	lsrs	r2, r2, #12
 8001c74:	2307      	movs	r3, #7
 8001c76:	4013      	ands	r3, r2
 8001c78:	4a04      	ldr	r2, [pc, #16]	@ (8001c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	589a      	ldr	r2, [r3, r2]
 8001c7e:	231f      	movs	r3, #31
 8001c80:	4013      	ands	r3, r2
 8001c82:	40d8      	lsrs	r0, r3
}
 8001c84:	bd10      	pop	{r4, pc}
 8001c86:	46c0      	nop			@ (mov r8, r8)
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	0800315c 	.word	0x0800315c

08001c90 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c90:	b570      	push	{r4, r5, r6, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c96:	6803      	ldr	r3, [r0, #0]
 8001c98:	065b      	lsls	r3, r3, #25
 8001c9a:	d550      	bpl.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0xae>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c9c:	4b42      	ldr	r3, [pc, #264]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ca0:	00db      	lsls	r3, r3, #3
 8001ca2:	d435      	bmi.n	8001d10 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ca4:	4b40      	ldr	r3, [pc, #256]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001ca6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ca8:	2180      	movs	r1, #128	@ 0x80
 8001caa:	0549      	lsls	r1, r1, #21
 8001cac:	430a      	orrs	r2, r1
 8001cae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cb2:	400b      	ands	r3, r1
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001cb8:	2501      	movs	r5, #1
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8001cba:	4b3b      	ldr	r3, [pc, #236]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001cbc:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8001cbe:	22c0      	movs	r2, #192	@ 0xc0
 8001cc0:	0092      	lsls	r2, r2, #2
 8001cc2:	000b      	movs	r3, r1
 8001cc4:	4013      	ands	r3, r2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001cc6:	4211      	tst	r1, r2
 8001cc8:	d035      	beq.n	8001d36 <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8001cca:	69a2      	ldr	r2, [r4, #24]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d00d      	beq.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8001cd0:	4a35      	ldr	r2, [pc, #212]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001cd2:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8001cd4:	4935      	ldr	r1, [pc, #212]	@ (8001dac <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8001cd6:	400b      	ands	r3, r1
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001cd8:	6dd0      	ldr	r0, [r2, #92]	@ 0x5c
 8001cda:	2180      	movs	r1, #128	@ 0x80
 8001cdc:	0249      	lsls	r1, r1, #9
 8001cde:	4301      	orrs	r1, r0
 8001ce0:	65d1      	str	r1, [r2, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ce2:	6dd1      	ldr	r1, [r2, #92]	@ 0x5c
 8001ce4:	4832      	ldr	r0, [pc, #200]	@ (8001db0 <HAL_RCCEx_PeriphCLKConfig+0x120>)
 8001ce6:	4001      	ands	r1, r0
 8001ce8:	65d1      	str	r1, [r2, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8001cea:	65d3      	str	r3, [r2, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8001cec:	07db      	lsls	r3, r3, #31
 8001cee:	d411      	bmi.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x84>
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001cf2:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8001cf4:	492d      	ldr	r1, [pc, #180]	@ (8001dac <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8001cf6:	400b      	ands	r3, r1
 8001cf8:	69a1      	ldr	r1, [r4, #24]
 8001cfa:	430b      	orrs	r3, r1
 8001cfc:	65d3      	str	r3, [r2, #92]	@ 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001cfe:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d00:	2d01      	cmp	r5, #1
 8001d02:	d11d      	bne.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d04:	4a28      	ldr	r2, [pc, #160]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001d06:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8001d08:	492a      	ldr	r1, [pc, #168]	@ (8001db4 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001d0a:	400b      	ands	r3, r1
 8001d0c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d0e:	e017      	b.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    FlagStatus       pwrclkchanged = RESET;
 8001d10:	2500      	movs	r5, #0
 8001d12:	e7d2      	b.n	8001cba <HAL_RCCEx_PeriphCLKConfig+0x2a>
      tickstart = HAL_GetTick();
 8001d14:	f7fe fe30 	bl	8000978 <HAL_GetTick>
 8001d18:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001d1a:	4b23      	ldr	r3, [pc, #140]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d1e:	079b      	lsls	r3, r3, #30
 8001d20:	d407      	bmi.n	8001d32 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d22:	f7fe fe29 	bl	8000978 <HAL_GetTick>
 8001d26:	1b80      	subs	r0, r0, r6
 8001d28:	4b23      	ldr	r3, [pc, #140]	@ (8001db8 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001d2a:	4298      	cmp	r0, r3
 8001d2c:	d9f5      	bls.n	8001d1a <HAL_RCCEx_PeriphCLKConfig+0x8a>
          ret = HAL_TIMEOUT;
 8001d2e:	2003      	movs	r0, #3
 8001d30:	e002      	b.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001d32:	2000      	movs	r0, #0
 8001d34:	e000      	b.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0xa8>
 8001d36:	2000      	movs	r0, #0
    if (ret == HAL_OK)
 8001d38:	2800      	cmp	r0, #0
 8001d3a:	d1e1      	bne.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8001d3c:	e7d8      	b.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x60>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001d3e:	2000      	movs	r0, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d40:	6823      	ldr	r3, [r4, #0]
 8001d42:	07db      	lsls	r3, r3, #31
 8001d44:	d506      	bpl.n	8001d54 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d46:	4a18      	ldr	r2, [pc, #96]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001d48:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8001d4a:	2103      	movs	r1, #3
 8001d4c:	438b      	bics	r3, r1
 8001d4e:	68a1      	ldr	r1, [r4, #8]
 8001d50:	430b      	orrs	r3, r1
 8001d52:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d54:	6823      	ldr	r3, [r4, #0]
 8001d56:	079b      	lsls	r3, r3, #30
 8001d58:	d506      	bpl.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d5a:	4a13      	ldr	r2, [pc, #76]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001d5c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8001d5e:	4917      	ldr	r1, [pc, #92]	@ (8001dbc <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8001d60:	400b      	ands	r3, r1
 8001d62:	68e1      	ldr	r1, [r4, #12]
 8001d64:	430b      	orrs	r3, r1
 8001d66:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001d68:	6823      	ldr	r3, [r4, #0]
 8001d6a:	069b      	lsls	r3, r3, #26
 8001d6c:	d506      	bpl.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001d6e:	4a0e      	ldr	r2, [pc, #56]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001d70:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	089b      	lsrs	r3, r3, #2
 8001d76:	6961      	ldr	r1, [r4, #20]
 8001d78:	430b      	orrs	r3, r1
 8001d7a:	6553      	str	r3, [r2, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	075b      	lsls	r3, r3, #29
 8001d80:	d506      	bpl.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001d82:	4a09      	ldr	r2, [pc, #36]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001d84:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8001d86:	490e      	ldr	r1, [pc, #56]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d88:	400b      	ands	r3, r1
 8001d8a:	6921      	ldr	r1, [r4, #16]
 8001d8c:	430b      	orrs	r3, r1
 8001d8e:	6553      	str	r3, [r2, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8001d90:	6823      	ldr	r3, [r4, #0]
 8001d92:	061b      	lsls	r3, r3, #24
 8001d94:	d506      	bpl.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8001d96:	4a04      	ldr	r2, [pc, #16]	@ (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001d98:	6813      	ldr	r3, [r2, #0]
 8001d9a:	21e0      	movs	r1, #224	@ 0xe0
 8001d9c:	438b      	bics	r3, r1
 8001d9e:	6861      	ldr	r1, [r4, #4]
 8001da0:	430b      	orrs	r3, r1
 8001da2:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8001da4:	b002      	add	sp, #8
 8001da6:	bd70      	pop	{r4, r5, r6, pc}
 8001da8:	40021000 	.word	0x40021000
 8001dac:	fffffcff 	.word	0xfffffcff
 8001db0:	fffeffff 	.word	0xfffeffff
 8001db4:	efffffff 	.word	0xefffffff
 8001db8:	00001388 	.word	0x00001388
 8001dbc:	ffffcfff 	.word	0xffffcfff
 8001dc0:	ffff3fff 	.word	0xffff3fff

08001dc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001dc4:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001dc6:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001dd0:	6801      	ldr	r1, [r0, #0]
 8001dd2:	680b      	ldr	r3, [r1, #0]
 8001dd4:	4d12      	ldr	r5, [pc, #72]	@ (8001e20 <UART_EndRxTransfer+0x5c>)
 8001dd6:	402b      	ands	r3, r5
 8001dd8:	600b      	str	r3, [r1, #0]
 8001dda:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001dde:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001de2:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8001de6:	6802      	ldr	r2, [r0, #0]
 8001de8:	6893      	ldr	r3, [r2, #8]
 8001dea:	4c0e      	ldr	r4, [pc, #56]	@ (8001e24 <UART_EndRxTransfer+0x60>)
 8001dec:	4023      	ands	r3, r4
 8001dee:	6093      	str	r3, [r2, #8]
 8001df0:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001df4:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d006      	beq.n	8001e08 <UART_EndRxTransfer+0x44>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001dfa:	238c      	movs	r3, #140	@ 0x8c
 8001dfc:	2220      	movs	r2, #32
 8001dfe:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e00:	2300      	movs	r3, #0
 8001e02:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001e04:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8001e06:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001e08:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e0c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e10:	6802      	ldr	r2, [r0, #0]
 8001e12:	6813      	ldr	r3, [r2, #0]
 8001e14:	2410      	movs	r4, #16
 8001e16:	43a3      	bics	r3, r4
 8001e18:	6013      	str	r3, [r2, #0]
 8001e1a:	f381 8810 	msr	PRIMASK, r1
}
 8001e1e:	e7ec      	b.n	8001dfa <UART_EndRxTransfer+0x36>
 8001e20:	fffffedf 	.word	0xfffffedf
 8001e24:	effffffe 	.word	0xeffffffe

08001e28 <UART_SetConfig>:
{
 8001e28:	b510      	push	{r4, lr}
 8001e2a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e2c:	6883      	ldr	r3, [r0, #8]
 8001e2e:	6902      	ldr	r2, [r0, #16]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	6942      	ldr	r2, [r0, #20]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	69c2      	ldr	r2, [r0, #28]
 8001e38:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e3a:	6801      	ldr	r1, [r0, #0]
 8001e3c:	680a      	ldr	r2, [r1, #0]
 8001e3e:	4862      	ldr	r0, [pc, #392]	@ (8001fc8 <UART_SetConfig+0x1a0>)
 8001e40:	4002      	ands	r2, r0
 8001e42:	4313      	orrs	r3, r2
 8001e44:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e46:	6822      	ldr	r2, [r4, #0]
 8001e48:	6853      	ldr	r3, [r2, #4]
 8001e4a:	4960      	ldr	r1, [pc, #384]	@ (8001fcc <UART_SetConfig+0x1a4>)
 8001e4c:	400b      	ands	r3, r1
 8001e4e:	68e1      	ldr	r1, [r4, #12]
 8001e50:	430b      	orrs	r3, r1
 8001e52:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001e54:	69a3      	ldr	r3, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 8001e56:	6a22      	ldr	r2, [r4, #32]
 8001e58:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001e5a:	6821      	ldr	r1, [r4, #0]
 8001e5c:	688b      	ldr	r3, [r1, #8]
 8001e5e:	485c      	ldr	r0, [pc, #368]	@ (8001fd0 <UART_SetConfig+0x1a8>)
 8001e60:	4003      	ands	r3, r0
 8001e62:	4313      	orrs	r3, r2
 8001e64:	608b      	str	r3, [r1, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001e66:	6822      	ldr	r2, [r4, #0]
 8001e68:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8001e6a:	210f      	movs	r1, #15
 8001e6c:	438b      	bics	r3, r1
 8001e6e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001e70:	430b      	orrs	r3, r1
 8001e72:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e74:	6823      	ldr	r3, [r4, #0]
 8001e76:	4a57      	ldr	r2, [pc, #348]	@ (8001fd4 <UART_SetConfig+0x1ac>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d030      	beq.n	8001ede <UART_SetConfig+0xb6>
 8001e7c:	4a56      	ldr	r2, [pc, #344]	@ (8001fd8 <UART_SetConfig+0x1b0>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d03e      	beq.n	8001f00 <UART_SetConfig+0xd8>
 8001e82:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e84:	69e0      	ldr	r0, [r4, #28]
 8001e86:	2280      	movs	r2, #128	@ 0x80
 8001e88:	0212      	lsls	r2, r2, #8
 8001e8a:	4290      	cmp	r0, r2
 8001e8c:	d042      	beq.n	8001f14 <UART_SetConfig+0xec>
    switch (clocksource)
 8001e8e:	2b04      	cmp	r3, #4
 8001e90:	d100      	bne.n	8001e94 <UART_SetConfig+0x6c>
 8001e92:	e089      	b.n	8001fa8 <UART_SetConfig+0x180>
 8001e94:	d87b      	bhi.n	8001f8e <UART_SetConfig+0x166>
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d100      	bne.n	8001e9c <UART_SetConfig+0x74>
 8001e9a:	e07f      	b.n	8001f9c <UART_SetConfig+0x174>
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d174      	bne.n	8001f8a <UART_SetConfig+0x162>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8001ea0:	4b4e      	ldr	r3, [pc, #312]	@ (8001fdc <UART_SetConfig+0x1b4>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	095b      	lsrs	r3, r3, #5
 8001ea6:	2107      	movs	r1, #7
 8001ea8:	4019      	ands	r1, r3
 8001eaa:	3101      	adds	r1, #1
 8001eac:	484c      	ldr	r0, [pc, #304]	@ (8001fe0 <UART_SetConfig+0x1b8>)
 8001eae:	f7fe f919 	bl	80000e4 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001eb2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001eb4:	4b4b      	ldr	r3, [pc, #300]	@ (8001fe4 <UART_SetConfig+0x1bc>)
 8001eb6:	0052      	lsls	r2, r2, #1
 8001eb8:	5ad1      	ldrh	r1, [r2, r3]
 8001eba:	f7fe f913 	bl	80000e4 <__udivsi3>
 8001ebe:	6861      	ldr	r1, [r4, #4]
 8001ec0:	084b      	lsrs	r3, r1, #1
 8001ec2:	18c0      	adds	r0, r0, r3
 8001ec4:	f7fe f90e 	bl	80000e4 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001ec8:	0002      	movs	r2, r0
 8001eca:	3a10      	subs	r2, #16
 8001ecc:	4b46      	ldr	r3, [pc, #280]	@ (8001fe8 <UART_SetConfig+0x1c0>)
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d86f      	bhi.n	8001fb2 <UART_SetConfig+0x18a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001ed2:	6823      	ldr	r3, [r4, #0]
 8001ed4:	0400      	lsls	r0, r0, #16
 8001ed6:	0c00      	lsrs	r0, r0, #16
 8001ed8:	60d8      	str	r0, [r3, #12]
 8001eda:	2000      	movs	r0, #0
 8001edc:	e06a      	b.n	8001fb4 <UART_SetConfig+0x18c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ede:	4b3f      	ldr	r3, [pc, #252]	@ (8001fdc <UART_SetConfig+0x1b4>)
 8001ee0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d00c      	beq.n	8001f04 <UART_SetConfig+0xdc>
 8001eea:	d805      	bhi.n	8001ef8 <UART_SetConfig+0xd0>
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d00b      	beq.n	8001f08 <UART_SetConfig+0xe0>
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d10b      	bne.n	8001f0c <UART_SetConfig+0xe4>
 8001ef4:	3303      	adds	r3, #3
 8001ef6:	e7c5      	b.n	8001e84 <UART_SetConfig+0x5c>
 8001ef8:	2b03      	cmp	r3, #3
 8001efa:	d109      	bne.n	8001f10 <UART_SetConfig+0xe8>
 8001efc:	3305      	adds	r3, #5
 8001efe:	e7c1      	b.n	8001e84 <UART_SetConfig+0x5c>
 8001f00:	2300      	movs	r3, #0
 8001f02:	e7bf      	b.n	8001e84 <UART_SetConfig+0x5c>
 8001f04:	2302      	movs	r3, #2
 8001f06:	e7bd      	b.n	8001e84 <UART_SetConfig+0x5c>
 8001f08:	2300      	movs	r3, #0
 8001f0a:	e7bb      	b.n	8001e84 <UART_SetConfig+0x5c>
 8001f0c:	2310      	movs	r3, #16
 8001f0e:	e7b9      	b.n	8001e84 <UART_SetConfig+0x5c>
 8001f10:	2310      	movs	r3, #16
 8001f12:	e7b7      	b.n	8001e84 <UART_SetConfig+0x5c>
    switch (clocksource)
 8001f14:	2b04      	cmp	r3, #4
 8001f16:	d035      	beq.n	8001f84 <UART_SetConfig+0x15c>
 8001f18:	d82a      	bhi.n	8001f70 <UART_SetConfig+0x148>
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d02c      	beq.n	8001f78 <UART_SetConfig+0x150>
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d124      	bne.n	8001f6c <UART_SetConfig+0x144>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8001f22:	4b2e      	ldr	r3, [pc, #184]	@ (8001fdc <UART_SetConfig+0x1b4>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	095b      	lsrs	r3, r3, #5
 8001f28:	2107      	movs	r1, #7
 8001f2a:	4019      	ands	r1, r3
 8001f2c:	3101      	adds	r1, #1
 8001f2e:	482c      	ldr	r0, [pc, #176]	@ (8001fe0 <UART_SetConfig+0x1b8>)
 8001f30:	f7fe f8d8 	bl	80000e4 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001f34:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001f36:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe4 <UART_SetConfig+0x1bc>)
 8001f38:	0052      	lsls	r2, r2, #1
 8001f3a:	5ad1      	ldrh	r1, [r2, r3]
 8001f3c:	f7fe f8d2 	bl	80000e4 <__udivsi3>
 8001f40:	0040      	lsls	r0, r0, #1
 8001f42:	6861      	ldr	r1, [r4, #4]
 8001f44:	084b      	lsrs	r3, r1, #1
 8001f46:	18c0      	adds	r0, r0, r3
 8001f48:	f7fe f8cc 	bl	80000e4 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001f4c:	0002      	movs	r2, r0
 8001f4e:	3a10      	subs	r2, #16
 8001f50:	4b25      	ldr	r3, [pc, #148]	@ (8001fe8 <UART_SetConfig+0x1c0>)
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d82b      	bhi.n	8001fae <UART_SetConfig+0x186>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001f56:	b282      	uxth	r2, r0
 8001f58:	230f      	movs	r3, #15
 8001f5a:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001f5c:	0840      	lsrs	r0, r0, #1
 8001f5e:	3b08      	subs	r3, #8
 8001f60:	4003      	ands	r3, r0
 8001f62:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8001f64:	6822      	ldr	r2, [r4, #0]
 8001f66:	60d3      	str	r3, [r2, #12]
 8001f68:	2000      	movs	r0, #0
 8001f6a:	e023      	b.n	8001fb4 <UART_SetConfig+0x18c>
    switch (clocksource)
 8001f6c:	2001      	movs	r0, #1
 8001f6e:	e021      	b.n	8001fb4 <UART_SetConfig+0x18c>
 8001f70:	2b08      	cmp	r3, #8
 8001f72:	d0df      	beq.n	8001f34 <UART_SetConfig+0x10c>
 8001f74:	2001      	movs	r0, #1
 8001f76:	e01d      	b.n	8001fb4 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f78:	f7ff fe76 	bl	8001c68 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001f7c:	2800      	cmp	r0, #0
 8001f7e:	d1d9      	bne.n	8001f34 <UART_SetConfig+0x10c>
 8001f80:	2000      	movs	r0, #0
 8001f82:	e017      	b.n	8001fb4 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8001f84:	f7ff fd68 	bl	8001a58 <HAL_RCC_GetSysClockFreq>
        break;
 8001f88:	e7f8      	b.n	8001f7c <UART_SetConfig+0x154>
    switch (clocksource)
 8001f8a:	2001      	movs	r0, #1
 8001f8c:	e012      	b.n	8001fb4 <UART_SetConfig+0x18c>
 8001f8e:	2b08      	cmp	r3, #8
 8001f90:	d102      	bne.n	8001f98 <UART_SetConfig+0x170>
 8001f92:	2080      	movs	r0, #128	@ 0x80
 8001f94:	0200      	lsls	r0, r0, #8
 8001f96:	e78c      	b.n	8001eb2 <UART_SetConfig+0x8a>
 8001f98:	2001      	movs	r0, #1
 8001f9a:	e00b      	b.n	8001fb4 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f9c:	f7ff fe64 	bl	8001c68 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001fa0:	2800      	cmp	r0, #0
 8001fa2:	d186      	bne.n	8001eb2 <UART_SetConfig+0x8a>
 8001fa4:	2000      	movs	r0, #0
 8001fa6:	e005      	b.n	8001fb4 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8001fa8:	f7ff fd56 	bl	8001a58 <HAL_RCC_GetSysClockFreq>
        break;
 8001fac:	e7f8      	b.n	8001fa0 <UART_SetConfig+0x178>
        ret = HAL_ERROR;
 8001fae:	2001      	movs	r0, #1
 8001fb0:	e000      	b.n	8001fb4 <UART_SetConfig+0x18c>
        ret = HAL_ERROR;
 8001fb2:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	226a      	movs	r2, #106	@ 0x6a
 8001fb8:	52a3      	strh	r3, [r4, r2]
  huart->NbRxDataToProcess = 1;
 8001fba:	3a02      	subs	r2, #2
 8001fbc:	52a3      	strh	r3, [r4, r2]
  huart->RxISR = NULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8001fc2:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8001fc4:	bd10      	pop	{r4, pc}
 8001fc6:	46c0      	nop			@ (mov r8, r8)
 8001fc8:	cfff69f3 	.word	0xcfff69f3
 8001fcc:	ffffcfff 	.word	0xffffcfff
 8001fd0:	11fff4ff 	.word	0x11fff4ff
 8001fd4:	40013800 	.word	0x40013800
 8001fd8:	40004400 	.word	0x40004400
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	02dc6c00 	.word	0x02dc6c00
 8001fe4:	08003138 	.word	0x08003138
 8001fe8:	0000ffef 	.word	0x0000ffef

08001fec <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001fec:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001fee:	071b      	lsls	r3, r3, #28
 8001ff0:	d506      	bpl.n	8002000 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001ff2:	6802      	ldr	r2, [r0, #0]
 8001ff4:	6853      	ldr	r3, [r2, #4]
 8001ff6:	492c      	ldr	r1, [pc, #176]	@ (80020a8 <UART_AdvFeatureConfig+0xbc>)
 8001ff8:	400b      	ands	r3, r1
 8001ffa:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8001ffc:	430b      	orrs	r3, r1
 8001ffe:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002000:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002002:	07db      	lsls	r3, r3, #31
 8002004:	d506      	bpl.n	8002014 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002006:	6802      	ldr	r2, [r0, #0]
 8002008:	6853      	ldr	r3, [r2, #4]
 800200a:	4928      	ldr	r1, [pc, #160]	@ (80020ac <UART_AdvFeatureConfig+0xc0>)
 800200c:	400b      	ands	r3, r1
 800200e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8002010:	430b      	orrs	r3, r1
 8002012:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002014:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002016:	079b      	lsls	r3, r3, #30
 8002018:	d506      	bpl.n	8002028 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800201a:	6802      	ldr	r2, [r0, #0]
 800201c:	6853      	ldr	r3, [r2, #4]
 800201e:	4924      	ldr	r1, [pc, #144]	@ (80020b0 <UART_AdvFeatureConfig+0xc4>)
 8002020:	400b      	ands	r3, r1
 8002022:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8002024:	430b      	orrs	r3, r1
 8002026:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002028:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800202a:	075b      	lsls	r3, r3, #29
 800202c:	d506      	bpl.n	800203c <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800202e:	6802      	ldr	r2, [r0, #0]
 8002030:	6853      	ldr	r3, [r2, #4]
 8002032:	4920      	ldr	r1, [pc, #128]	@ (80020b4 <UART_AdvFeatureConfig+0xc8>)
 8002034:	400b      	ands	r3, r1
 8002036:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002038:	430b      	orrs	r3, r1
 800203a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800203c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800203e:	06db      	lsls	r3, r3, #27
 8002040:	d506      	bpl.n	8002050 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002042:	6802      	ldr	r2, [r0, #0]
 8002044:	6893      	ldr	r3, [r2, #8]
 8002046:	491c      	ldr	r1, [pc, #112]	@ (80020b8 <UART_AdvFeatureConfig+0xcc>)
 8002048:	400b      	ands	r3, r1
 800204a:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800204c:	430b      	orrs	r3, r1
 800204e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002050:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002052:	069b      	lsls	r3, r3, #26
 8002054:	d506      	bpl.n	8002064 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002056:	6802      	ldr	r2, [r0, #0]
 8002058:	6893      	ldr	r3, [r2, #8]
 800205a:	4918      	ldr	r1, [pc, #96]	@ (80020bc <UART_AdvFeatureConfig+0xd0>)
 800205c:	400b      	ands	r3, r1
 800205e:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002060:	430b      	orrs	r3, r1
 8002062:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002064:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002066:	065b      	lsls	r3, r3, #25
 8002068:	d50b      	bpl.n	8002082 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800206a:	6802      	ldr	r2, [r0, #0]
 800206c:	6853      	ldr	r3, [r2, #4]
 800206e:	4914      	ldr	r1, [pc, #80]	@ (80020c0 <UART_AdvFeatureConfig+0xd4>)
 8002070:	400b      	ands	r3, r1
 8002072:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8002074:	430b      	orrs	r3, r1
 8002076:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002078:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800207a:	2380      	movs	r3, #128	@ 0x80
 800207c:	035b      	lsls	r3, r3, #13
 800207e:	429a      	cmp	r2, r3
 8002080:	d00a      	beq.n	8002098 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002082:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002084:	061b      	lsls	r3, r3, #24
 8002086:	d506      	bpl.n	8002096 <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002088:	6802      	ldr	r2, [r0, #0]
 800208a:	6853      	ldr	r3, [r2, #4]
 800208c:	490d      	ldr	r1, [pc, #52]	@ (80020c4 <UART_AdvFeatureConfig+0xd8>)
 800208e:	400b      	ands	r3, r1
 8002090:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8002092:	430b      	orrs	r3, r1
 8002094:	6053      	str	r3, [r2, #4]
}
 8002096:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002098:	6802      	ldr	r2, [r0, #0]
 800209a:	6853      	ldr	r3, [r2, #4]
 800209c:	490a      	ldr	r1, [pc, #40]	@ (80020c8 <UART_AdvFeatureConfig+0xdc>)
 800209e:	400b      	ands	r3, r1
 80020a0:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80020a2:	430b      	orrs	r3, r1
 80020a4:	6053      	str	r3, [r2, #4]
 80020a6:	e7ec      	b.n	8002082 <UART_AdvFeatureConfig+0x96>
 80020a8:	ffff7fff 	.word	0xffff7fff
 80020ac:	fffdffff 	.word	0xfffdffff
 80020b0:	fffeffff 	.word	0xfffeffff
 80020b4:	fffbffff 	.word	0xfffbffff
 80020b8:	ffffefff 	.word	0xffffefff
 80020bc:	ffffdfff 	.word	0xffffdfff
 80020c0:	ffefffff 	.word	0xffefffff
 80020c4:	fff7ffff 	.word	0xfff7ffff
 80020c8:	ff9fffff 	.word	0xff9fffff

080020cc <UART_WaitOnFlagUntilTimeout>:
{
 80020cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ce:	46ce      	mov	lr, r9
 80020d0:	4647      	mov	r7, r8
 80020d2:	b580      	push	{r7, lr}
 80020d4:	0006      	movs	r6, r0
 80020d6:	000d      	movs	r5, r1
 80020d8:	0017      	movs	r7, r2
 80020da:	4699      	mov	r9, r3
 80020dc:	9b08      	ldr	r3, [sp, #32]
 80020de:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020e0:	6833      	ldr	r3, [r6, #0]
 80020e2:	69dc      	ldr	r4, [r3, #28]
 80020e4:	402c      	ands	r4, r5
 80020e6:	1b64      	subs	r4, r4, r5
 80020e8:	4263      	negs	r3, r4
 80020ea:	415c      	adcs	r4, r3
 80020ec:	42bc      	cmp	r4, r7
 80020ee:	d133      	bne.n	8002158 <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 80020f0:	4643      	mov	r3, r8
 80020f2:	3301      	adds	r3, #1
 80020f4:	d0f4      	beq.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020f6:	f7fe fc3f 	bl	8000978 <HAL_GetTick>
 80020fa:	464b      	mov	r3, r9
 80020fc:	1ac0      	subs	r0, r0, r3
 80020fe:	4540      	cmp	r0, r8
 8002100:	d82f      	bhi.n	8002162 <UART_WaitOnFlagUntilTimeout+0x96>
 8002102:	4643      	mov	r3, r8
 8002104:	2b00      	cmp	r3, #0
 8002106:	d02e      	beq.n	8002166 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002108:	6832      	ldr	r2, [r6, #0]
 800210a:	6813      	ldr	r3, [r2, #0]
 800210c:	075b      	lsls	r3, r3, #29
 800210e:	d5e7      	bpl.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x14>
 8002110:	2d80      	cmp	r5, #128	@ 0x80
 8002112:	d0e5      	beq.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x14>
 8002114:	2d40      	cmp	r5, #64	@ 0x40
 8002116:	d0e3      	beq.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002118:	69d3      	ldr	r3, [r2, #28]
 800211a:	071b      	lsls	r3, r3, #28
 800211c:	d410      	bmi.n	8002140 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800211e:	69d3      	ldr	r3, [r2, #28]
 8002120:	051b      	lsls	r3, r3, #20
 8002122:	d5dd      	bpl.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002124:	2380      	movs	r3, #128	@ 0x80
 8002126:	011b      	lsls	r3, r3, #4
 8002128:	6213      	str	r3, [r2, #32]
          UART_EndRxTransfer(huart);
 800212a:	0030      	movs	r0, r6
 800212c:	f7ff fe4a 	bl	8001dc4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002130:	2390      	movs	r3, #144	@ 0x90
 8002132:	2220      	movs	r2, #32
 8002134:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 8002136:	3b0c      	subs	r3, #12
 8002138:	2200      	movs	r2, #0
 800213a:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 800213c:	2003      	movs	r0, #3
 800213e:	e00c      	b.n	800215a <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002140:	2408      	movs	r4, #8
 8002142:	6214      	str	r4, [r2, #32]
          UART_EndRxTransfer(huart);
 8002144:	0030      	movs	r0, r6
 8002146:	f7ff fe3d 	bl	8001dc4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800214a:	2390      	movs	r3, #144	@ 0x90
 800214c:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 800214e:	3b0c      	subs	r3, #12
 8002150:	2200      	movs	r2, #0
 8002152:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 8002154:	2001      	movs	r0, #1
 8002156:	e000      	b.n	800215a <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 8002158:	2000      	movs	r0, #0
}
 800215a:	bcc0      	pop	{r6, r7}
 800215c:	46b9      	mov	r9, r7
 800215e:	46b0      	mov	r8, r6
 8002160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8002162:	2003      	movs	r0, #3
 8002164:	e7f9      	b.n	800215a <UART_WaitOnFlagUntilTimeout+0x8e>
 8002166:	2003      	movs	r0, #3
 8002168:	e7f7      	b.n	800215a <UART_WaitOnFlagUntilTimeout+0x8e>

0800216a <HAL_UART_Transmit>:
{
 800216a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800216c:	46c6      	mov	lr, r8
 800216e:	b500      	push	{lr}
 8002170:	b082      	sub	sp, #8
 8002172:	0004      	movs	r4, r0
 8002174:	000d      	movs	r5, r1
 8002176:	4690      	mov	r8, r2
 8002178:	001e      	movs	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800217a:	2388      	movs	r3, #136	@ 0x88
 800217c:	58c3      	ldr	r3, [r0, r3]
 800217e:	2b20      	cmp	r3, #32
 8002180:	d165      	bne.n	800224e <HAL_UART_Transmit+0xe4>
    if ((pData == NULL) || (Size == 0U))
 8002182:	2900      	cmp	r1, #0
 8002184:	d068      	beq.n	8002258 <HAL_UART_Transmit+0xee>
 8002186:	2a00      	cmp	r2, #0
 8002188:	d068      	beq.n	800225c <HAL_UART_Transmit+0xf2>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800218a:	6882      	ldr	r2, [r0, #8]
 800218c:	2380      	movs	r3, #128	@ 0x80
 800218e:	015b      	lsls	r3, r3, #5
 8002190:	429a      	cmp	r2, r3
 8002192:	d104      	bne.n	800219e <HAL_UART_Transmit+0x34>
 8002194:	6903      	ldr	r3, [r0, #16]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_UART_Transmit+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 800219a:	07cb      	lsls	r3, r1, #31
 800219c:	d460      	bmi.n	8002260 <HAL_UART_Transmit+0xf6>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800219e:	2390      	movs	r3, #144	@ 0x90
 80021a0:	2200      	movs	r2, #0
 80021a2:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021a4:	3b08      	subs	r3, #8
 80021a6:	3221      	adds	r2, #33	@ 0x21
 80021a8:	50e2      	str	r2, [r4, r3]
    tickstart = HAL_GetTick();
 80021aa:	f7fe fbe5 	bl	8000978 <HAL_GetTick>
 80021ae:	0007      	movs	r7, r0
    huart->TxXferSize  = Size;
 80021b0:	2354      	movs	r3, #84	@ 0x54
 80021b2:	4642      	mov	r2, r8
 80021b4:	52e2      	strh	r2, [r4, r3]
    huart->TxXferCount = Size;
 80021b6:	3302      	adds	r3, #2
 80021b8:	52e2      	strh	r2, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021ba:	68a2      	ldr	r2, [r4, #8]
 80021bc:	2380      	movs	r3, #128	@ 0x80
 80021be:	015b      	lsls	r3, r3, #5
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d002      	beq.n	80021ca <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	4698      	mov	r8, r3
 80021c8:	e018      	b.n	80021fc <HAL_UART_Transmit+0x92>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021ca:	6923      	ldr	r3, [r4, #16]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d029      	beq.n	8002224 <HAL_UART_Transmit+0xba>
      pdata16bits = NULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	4698      	mov	r8, r3
 80021d4:	e012      	b.n	80021fc <HAL_UART_Transmit+0x92>
        huart->gState = HAL_UART_STATE_READY;
 80021d6:	2388      	movs	r3, #136	@ 0x88
 80021d8:	2220      	movs	r2, #32
 80021da:	50e2      	str	r2, [r4, r3]
        return HAL_TIMEOUT;
 80021dc:	2003      	movs	r0, #3
 80021de:	e037      	b.n	8002250 <HAL_UART_Transmit+0xe6>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021e0:	4643      	mov	r3, r8
 80021e2:	881b      	ldrh	r3, [r3, #0]
 80021e4:	6822      	ldr	r2, [r4, #0]
 80021e6:	05db      	lsls	r3, r3, #23
 80021e8:	0ddb      	lsrs	r3, r3, #23
 80021ea:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata16bits++;
 80021ec:	2302      	movs	r3, #2
 80021ee:	469c      	mov	ip, r3
 80021f0:	44e0      	add	r8, ip
      huart->TxXferCount--;
 80021f2:	2356      	movs	r3, #86	@ 0x56
 80021f4:	5ae2      	ldrh	r2, [r4, r3]
 80021f6:	3a01      	subs	r2, #1
 80021f8:	b292      	uxth	r2, r2
 80021fa:	52e2      	strh	r2, [r4, r3]
    while (huart->TxXferCount > 0U)
 80021fc:	2356      	movs	r3, #86	@ 0x56
 80021fe:	5ae3      	ldrh	r3, [r4, r3]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d012      	beq.n	800222a <HAL_UART_Transmit+0xc0>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002204:	9600      	str	r6, [sp, #0]
 8002206:	003b      	movs	r3, r7
 8002208:	2200      	movs	r2, #0
 800220a:	2180      	movs	r1, #128	@ 0x80
 800220c:	0020      	movs	r0, r4
 800220e:	f7ff ff5d 	bl	80020cc <UART_WaitOnFlagUntilTimeout>
 8002212:	2800      	cmp	r0, #0
 8002214:	d1df      	bne.n	80021d6 <HAL_UART_Transmit+0x6c>
      if (pdata8bits == NULL)
 8002216:	2d00      	cmp	r5, #0
 8002218:	d0e2      	beq.n	80021e0 <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800221a:	782a      	ldrb	r2, [r5, #0]
 800221c:	6823      	ldr	r3, [r4, #0]
 800221e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002220:	3501      	adds	r5, #1
 8002222:	e7e6      	b.n	80021f2 <HAL_UART_Transmit+0x88>
      pdata16bits = (const uint16_t *) pData;
 8002224:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002226:	2500      	movs	r5, #0
 8002228:	e7e8      	b.n	80021fc <HAL_UART_Transmit+0x92>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800222a:	9600      	str	r6, [sp, #0]
 800222c:	003b      	movs	r3, r7
 800222e:	2200      	movs	r2, #0
 8002230:	2140      	movs	r1, #64	@ 0x40
 8002232:	0020      	movs	r0, r4
 8002234:	f7ff ff4a 	bl	80020cc <UART_WaitOnFlagUntilTimeout>
 8002238:	2800      	cmp	r0, #0
 800223a:	d103      	bne.n	8002244 <HAL_UART_Transmit+0xda>
    huart->gState = HAL_UART_STATE_READY;
 800223c:	2388      	movs	r3, #136	@ 0x88
 800223e:	2220      	movs	r2, #32
 8002240:	50e2      	str	r2, [r4, r3]
    return HAL_OK;
 8002242:	e005      	b.n	8002250 <HAL_UART_Transmit+0xe6>
      huart->gState = HAL_UART_STATE_READY;
 8002244:	2388      	movs	r3, #136	@ 0x88
 8002246:	2220      	movs	r2, #32
 8002248:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 800224a:	2003      	movs	r0, #3
 800224c:	e000      	b.n	8002250 <HAL_UART_Transmit+0xe6>
    return HAL_BUSY;
 800224e:	2002      	movs	r0, #2
}
 8002250:	b002      	add	sp, #8
 8002252:	bc80      	pop	{r7}
 8002254:	46b8      	mov	r8, r7
 8002256:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8002258:	2001      	movs	r0, #1
 800225a:	e7f9      	b.n	8002250 <HAL_UART_Transmit+0xe6>
 800225c:	2001      	movs	r0, #1
 800225e:	e7f7      	b.n	8002250 <HAL_UART_Transmit+0xe6>
        return  HAL_ERROR;
 8002260:	2001      	movs	r0, #1
 8002262:	e7f5      	b.n	8002250 <HAL_UART_Transmit+0xe6>

08002264 <UART_CheckIdleState>:
{
 8002264:	b530      	push	{r4, r5, lr}
 8002266:	b083      	sub	sp, #12
 8002268:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800226a:	2390      	movs	r3, #144	@ 0x90
 800226c:	2200      	movs	r2, #0
 800226e:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8002270:	f7fe fb82 	bl	8000978 <HAL_GetTick>
 8002274:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002276:	6823      	ldr	r3, [r4, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	071b      	lsls	r3, r3, #28
 800227c:	d410      	bmi.n	80022a0 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800227e:	6823      	ldr	r3, [r4, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	075b      	lsls	r3, r3, #29
 8002284:	d42b      	bmi.n	80022de <UART_CheckIdleState+0x7a>
  huart->gState = HAL_UART_STATE_READY;
 8002286:	2320      	movs	r3, #32
 8002288:	2288      	movs	r2, #136	@ 0x88
 800228a:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800228c:	3204      	adds	r2, #4
 800228e:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002290:	2300      	movs	r3, #0
 8002292:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002294:	6723      	str	r3, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8002296:	3a08      	subs	r2, #8
 8002298:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 800229a:	2000      	movs	r0, #0
}
 800229c:	b003      	add	sp, #12
 800229e:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80022a0:	2180      	movs	r1, #128	@ 0x80
 80022a2:	4b23      	ldr	r3, [pc, #140]	@ (8002330 <UART_CheckIdleState+0xcc>)
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	0003      	movs	r3, r0
 80022a8:	2200      	movs	r2, #0
 80022aa:	0389      	lsls	r1, r1, #14
 80022ac:	0020      	movs	r0, r4
 80022ae:	f7ff ff0d 	bl	80020cc <UART_WaitOnFlagUntilTimeout>
 80022b2:	2800      	cmp	r0, #0
 80022b4:	d0e3      	beq.n	800227e <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80022b6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ba:	2301      	movs	r3, #1
 80022bc:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80022c0:	6822      	ldr	r2, [r4, #0]
 80022c2:	6813      	ldr	r3, [r2, #0]
 80022c4:	2080      	movs	r0, #128	@ 0x80
 80022c6:	4383      	bics	r3, r0
 80022c8:	6013      	str	r3, [r2, #0]
 80022ca:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80022ce:	2388      	movs	r3, #136	@ 0x88
 80022d0:	2220      	movs	r2, #32
 80022d2:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 80022d4:	3b04      	subs	r3, #4
 80022d6:	2200      	movs	r2, #0
 80022d8:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 80022da:	387d      	subs	r0, #125	@ 0x7d
 80022dc:	e7de      	b.n	800229c <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80022de:	2180      	movs	r1, #128	@ 0x80
 80022e0:	4b13      	ldr	r3, [pc, #76]	@ (8002330 <UART_CheckIdleState+0xcc>)
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	002b      	movs	r3, r5
 80022e6:	2200      	movs	r2, #0
 80022e8:	03c9      	lsls	r1, r1, #15
 80022ea:	0020      	movs	r0, r4
 80022ec:	f7ff feee 	bl	80020cc <UART_WaitOnFlagUntilTimeout>
 80022f0:	2800      	cmp	r0, #0
 80022f2:	d0c8      	beq.n	8002286 <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80022f4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022f8:	2201      	movs	r2, #1
 80022fa:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80022fe:	6821      	ldr	r1, [r4, #0]
 8002300:	680b      	ldr	r3, [r1, #0]
 8002302:	4d0c      	ldr	r5, [pc, #48]	@ (8002334 <UART_CheckIdleState+0xd0>)
 8002304:	402b      	ands	r3, r5
 8002306:	600b      	str	r3, [r1, #0]
 8002308:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800230c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002310:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002314:	6821      	ldr	r1, [r4, #0]
 8002316:	688b      	ldr	r3, [r1, #8]
 8002318:	4393      	bics	r3, r2
 800231a:	608b      	str	r3, [r1, #8]
 800231c:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8002320:	238c      	movs	r3, #140	@ 0x8c
 8002322:	321f      	adds	r2, #31
 8002324:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8002326:	3b08      	subs	r3, #8
 8002328:	2200      	movs	r2, #0
 800232a:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 800232c:	2003      	movs	r0, #3
 800232e:	e7b5      	b.n	800229c <UART_CheckIdleState+0x38>
 8002330:	01ffffff 	.word	0x01ffffff
 8002334:	fffffedf 	.word	0xfffffedf

08002338 <HAL_UART_Init>:
{
 8002338:	b510      	push	{r4, lr}
 800233a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800233c:	d030      	beq.n	80023a0 <HAL_UART_Init+0x68>
  if (huart->gState == HAL_UART_STATE_RESET)
 800233e:	2388      	movs	r3, #136	@ 0x88
 8002340:	58c3      	ldr	r3, [r0, r3]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d022      	beq.n	800238c <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 8002346:	2388      	movs	r3, #136	@ 0x88
 8002348:	2224      	movs	r2, #36	@ 0x24
 800234a:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 800234c:	6822      	ldr	r2, [r4, #0]
 800234e:	6813      	ldr	r3, [r2, #0]
 8002350:	2101      	movs	r1, #1
 8002352:	438b      	bics	r3, r1
 8002354:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002356:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002358:	2b00      	cmp	r3, #0
 800235a:	d11d      	bne.n	8002398 <HAL_UART_Init+0x60>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800235c:	0020      	movs	r0, r4
 800235e:	f7ff fd63 	bl	8001e28 <UART_SetConfig>
 8002362:	2801      	cmp	r0, #1
 8002364:	d011      	beq.n	800238a <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002366:	6822      	ldr	r2, [r4, #0]
 8002368:	6853      	ldr	r3, [r2, #4]
 800236a:	490e      	ldr	r1, [pc, #56]	@ (80023a4 <HAL_UART_Init+0x6c>)
 800236c:	400b      	ands	r3, r1
 800236e:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002370:	6822      	ldr	r2, [r4, #0]
 8002372:	6893      	ldr	r3, [r2, #8]
 8002374:	212a      	movs	r1, #42	@ 0x2a
 8002376:	438b      	bics	r3, r1
 8002378:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800237a:	6822      	ldr	r2, [r4, #0]
 800237c:	6813      	ldr	r3, [r2, #0]
 800237e:	3929      	subs	r1, #41	@ 0x29
 8002380:	430b      	orrs	r3, r1
 8002382:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8002384:	0020      	movs	r0, r4
 8002386:	f7ff ff6d 	bl	8002264 <UART_CheckIdleState>
}
 800238a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800238c:	3384      	adds	r3, #132	@ 0x84
 800238e:	2200      	movs	r2, #0
 8002390:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8002392:	f7ff f9d3 	bl	800173c <HAL_UART_MspInit>
 8002396:	e7d6      	b.n	8002346 <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 8002398:	0020      	movs	r0, r4
 800239a:	f7ff fe27 	bl	8001fec <UART_AdvFeatureConfig>
 800239e:	e7dd      	b.n	800235c <HAL_UART_Init+0x24>
    return HAL_ERROR;
 80023a0:	2001      	movs	r0, #1
 80023a2:	e7f2      	b.n	800238a <HAL_UART_Init+0x52>
 80023a4:	ffffb7ff 	.word	0xffffb7ff

080023a8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023a8:	e7fe      	b.n	80023a8 <NMI_Handler>

080023aa <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023aa:	e7fe      	b.n	80023aa <HardFault_Handler>

080023ac <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80023ac:	4770      	bx	lr

080023ae <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ae:	4770      	bx	lr

080023b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023b0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023b2:	f7fe fad5 	bl	8000960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023b6:	bd10      	pop	{r4, pc}

080023b8 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80023b8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80023ba:	2000      	movs	r0, #0
 80023bc:	f000 f8a4 	bl	8002508 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80023c0:	bd10      	pop	{r4, pc}
	...

080023c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80023c4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023c6:	4802      	ldr	r0, [pc, #8]	@ (80023d0 <DMA1_Channel1_IRQHandler+0xc>)
 80023c8:	f7fe ffc2 	bl	8001350 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80023cc:	bd10      	pop	{r4, pc}
 80023ce:	46c0      	nop			@ (mov r8, r8)
 80023d0:	2000036c 	.word	0x2000036c

080023d4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80023d4:	b570      	push	{r4, r5, r6, lr}
 80023d6:	b088      	sub	sp, #32
 80023d8:	0004      	movs	r4, r0
  int32_t ret = BSP_ERROR_NONE;
  GPIO_InitTypeDef  gpio_init_structure;

#if defined (USE_NUCLEO_64)
  if ((Led != LED1)
 80023da:	2801      	cmp	r0, #1
 80023dc:	d832      	bhi.n	8002444 <BSP_LED_Init+0x70>
  }
  else
  {
    /* Enable the GPIO LED Clock */
#if defined (USE_NUCLEO_64)
    if (Led == LED1)
 80023de:	2800      	cmp	r0, #0
 80023e0:	d11d      	bne.n	800241e <BSP_LED_Init+0x4a>
    {
      LED1_GPIO_CLK_ENABLE();
 80023e2:	4a1a      	ldr	r2, [pc, #104]	@ (800244c <BSP_LED_Init+0x78>)
 80023e4:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 80023e6:	2301      	movs	r3, #1
 80023e8:	4319      	orrs	r1, r3
 80023ea:	6351      	str	r1, [r2, #52]	@ 0x34
 80023ec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80023ee:	4013      	ands	r3, r2
 80023f0:	9301      	str	r3, [sp, #4]
 80023f2:	9b01      	ldr	r3, [sp, #4]
      LED4_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_64) */

    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80023f4:	4b16      	ldr	r3, [pc, #88]	@ (8002450 <BSP_LED_Init+0x7c>)
 80023f6:	0062      	lsls	r2, r4, #1
 80023f8:	5ad6      	ldrh	r6, [r2, r3]
 80023fa:	a903      	add	r1, sp, #12
 80023fc:	9603      	str	r6, [sp, #12]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80023fe:	2301      	movs	r3, #1
 8002400:	604b      	str	r3, [r1, #4]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	608b      	str	r3, [r1, #8]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002406:	3303      	adds	r3, #3
 8002408:	60cb      	str	r3, [r1, #12]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800240a:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <BSP_LED_Init+0x80>)
 800240c:	00a2      	lsls	r2, r4, #2
 800240e:	58d0      	ldr	r0, [r2, r3]
 8002410:	f7ff f828 	bl	8001464 <HAL_GPIO_Init>
#if defined (USE_NUCLEO_64)
    if (Led == LED2)
 8002414:	2c01      	cmp	r4, #1
 8002416:	d00c      	beq.n	8002432 <BSP_LED_Init+0x5e>
  int32_t ret = BSP_ERROR_NONE;
 8002418:	2000      	movs	r0, #0
     HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN[Led], GPIO_PIN_SET);
    }
#endif
  }
  return ret;
}
 800241a:	b008      	add	sp, #32
 800241c:	bd70      	pop	{r4, r5, r6, pc}
      LED2_GPIO_CLK_ENABLE();
 800241e:	4a0b      	ldr	r2, [pc, #44]	@ (800244c <BSP_LED_Init+0x78>)
 8002420:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8002422:	2304      	movs	r3, #4
 8002424:	4319      	orrs	r1, r3
 8002426:	6351      	str	r1, [r2, #52]	@ 0x34
 8002428:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800242a:	4013      	ands	r3, r2
 800242c:	9302      	str	r3, [sp, #8]
 800242e:	9b02      	ldr	r3, [sp, #8]
 8002430:	e7e0      	b.n	80023f4 <BSP_LED_Init+0x20>
     HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN[Led], GPIO_PIN_SET);
 8002432:	4b08      	ldr	r3, [pc, #32]	@ (8002454 <BSP_LED_Init+0x80>)
 8002434:	00a4      	lsls	r4, r4, #2
 8002436:	58e0      	ldr	r0, [r4, r3]
 8002438:	2201      	movs	r2, #1
 800243a:	0031      	movs	r1, r6
 800243c:	f7ff f8f7 	bl	800162e <HAL_GPIO_WritePin>
  int32_t ret = BSP_ERROR_NONE;
 8002440:	2000      	movs	r0, #0
 8002442:	e7ea      	b.n	800241a <BSP_LED_Init+0x46>
    ret = BSP_ERROR_WRONG_PARAM;
 8002444:	2002      	movs	r0, #2
 8002446:	4240      	negs	r0, r0
 8002448:	e7e7      	b.n	800241a <BSP_LED_Init+0x46>
 800244a:	46c0      	nop			@ (mov r8, r8)
 800244c:	40021000 	.word	0x40021000
 8002450:	08003150 	.word	0x08003150
 8002454:	08003154 	.word	0x08003154

08002458 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8002458:	b510      	push	{r4, lr}
  int32_t ret = BSP_ERROR_NONE;

#if defined (USE_NUCLEO_64)
  if ((Led != LED1)
 800245a:	2801      	cmp	r0, #1
 800245c:	d817      	bhi.n	800248e <BSP_LED_On+0x36>
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
#if defined (USE_NUCLEO_64)
    if (Led == LED1)
 800245e:	2800      	cmp	r0, #0
 8002460:	d10a      	bne.n	8002478 <BSP_LED_On+0x20>
    {
      HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8002462:	4b0c      	ldr	r3, [pc, #48]	@ (8002494 <BSP_LED_On+0x3c>)
 8002464:	0042      	lsls	r2, r0, #1
 8002466:	5ad1      	ldrh	r1, [r2, r3]
 8002468:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <BSP_LED_On+0x40>)
 800246a:	0080      	lsls	r0, r0, #2
 800246c:	58c0      	ldr	r0, [r0, r3]
 800246e:	2201      	movs	r2, #1
 8002470:	f7ff f8dd 	bl	800162e <HAL_GPIO_WritePin>
  int32_t ret = BSP_ERROR_NONE;
 8002474:	2000      	movs	r0, #0
     HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
#endif
  }

  return ret;
}
 8002476:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8002478:	4b06      	ldr	r3, [pc, #24]	@ (8002494 <BSP_LED_On+0x3c>)
 800247a:	0042      	lsls	r2, r0, #1
 800247c:	5ad1      	ldrh	r1, [r2, r3]
 800247e:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <BSP_LED_On+0x40>)
 8002480:	0080      	lsls	r0, r0, #2
 8002482:	58c0      	ldr	r0, [r0, r3]
 8002484:	2200      	movs	r2, #0
 8002486:	f7ff f8d2 	bl	800162e <HAL_GPIO_WritePin>
  int32_t ret = BSP_ERROR_NONE;
 800248a:	2000      	movs	r0, #0
 800248c:	e7f3      	b.n	8002476 <BSP_LED_On+0x1e>
    ret = BSP_ERROR_WRONG_PARAM;
 800248e:	2002      	movs	r0, #2
 8002490:	4240      	negs	r0, r0
  return ret;
 8002492:	e7f0      	b.n	8002476 <BSP_LED_On+0x1e>
 8002494:	08003150 	.word	0x08003150
 8002498:	08003154 	.word	0x08003154

0800249c <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 800249c:	b510      	push	{r4, lr}
  int32_t ret = BSP_ERROR_NONE;

#if defined (USE_NUCLEO_64)
  if ((Led != LED1)
 800249e:	2801      	cmp	r0, #1
 80024a0:	d817      	bhi.n	80024d2 <BSP_LED_Off+0x36>
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
#if defined (USE_NUCLEO_64)
    if (Led == LED1)
 80024a2:	2800      	cmp	r0, #0
 80024a4:	d10a      	bne.n	80024bc <BSP_LED_Off+0x20>
    {
      HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80024a6:	4b0c      	ldr	r3, [pc, #48]	@ (80024d8 <BSP_LED_Off+0x3c>)
 80024a8:	0042      	lsls	r2, r0, #1
 80024aa:	5ad1      	ldrh	r1, [r2, r3]
 80024ac:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <BSP_LED_Off+0x40>)
 80024ae:	0080      	lsls	r0, r0, #2
 80024b0:	58c0      	ldr	r0, [r0, r3]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f7ff f8bb 	bl	800162e <HAL_GPIO_WritePin>
  int32_t ret = BSP_ERROR_NONE;
 80024b8:	2000      	movs	r0, #0
     HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
#endif
  }

  return ret;
}
 80024ba:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80024bc:	4b06      	ldr	r3, [pc, #24]	@ (80024d8 <BSP_LED_Off+0x3c>)
 80024be:	0042      	lsls	r2, r0, #1
 80024c0:	5ad1      	ldrh	r1, [r2, r3]
 80024c2:	4b06      	ldr	r3, [pc, #24]	@ (80024dc <BSP_LED_Off+0x40>)
 80024c4:	0080      	lsls	r0, r0, #2
 80024c6:	58c0      	ldr	r0, [r0, r3]
 80024c8:	2201      	movs	r2, #1
 80024ca:	f7ff f8b0 	bl	800162e <HAL_GPIO_WritePin>
  int32_t ret = BSP_ERROR_NONE;
 80024ce:	2000      	movs	r0, #0
 80024d0:	e7f3      	b.n	80024ba <BSP_LED_Off+0x1e>
    ret = BSP_ERROR_WRONG_PARAM;
 80024d2:	2002      	movs	r0, #2
 80024d4:	4240      	negs	r0, r0
  return ret;
 80024d6:	e7f0      	b.n	80024ba <BSP_LED_Off+0x1e>
 80024d8:	08003150 	.word	0x08003150
 80024dc:	08003154 	.word	0x08003154

080024e0 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80024e0:	b510      	push	{r4, lr}
  int32_t ret = BSP_ERROR_NONE;

#if defined (USE_NUCLEO_64)
  if ((Led != LED1)
 80024e2:	2801      	cmp	r0, #1
 80024e4:	d809      	bhi.n	80024fa <BSP_LED_Toggle+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80024e6:	4b06      	ldr	r3, [pc, #24]	@ (8002500 <BSP_LED_Toggle+0x20>)
 80024e8:	0042      	lsls	r2, r0, #1
 80024ea:	5ad1      	ldrh	r1, [r2, r3]
 80024ec:	4b05      	ldr	r3, [pc, #20]	@ (8002504 <BSP_LED_Toggle+0x24>)
 80024ee:	0080      	lsls	r0, r0, #2
 80024f0:	58c0      	ldr	r0, [r0, r3]
 80024f2:	f7ff f8a2 	bl	800163a <HAL_GPIO_TogglePin>
  int32_t ret = BSP_ERROR_NONE;
 80024f6:	2000      	movs	r0, #0
  }

  return ret;
}
 80024f8:	bd10      	pop	{r4, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 80024fa:	2002      	movs	r0, #2
 80024fc:	4240      	negs	r0, r0
  return ret;
 80024fe:	e7fb      	b.n	80024f8 <BSP_LED_Toggle+0x18>
 8002500:	08003150 	.word	0x08003150
 8002504:	08003154 	.word	0x08003154

08002508 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8002508:	b510      	push	{r4, lr}
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800250a:	0043      	lsls	r3, r0, #1
 800250c:	1818      	adds	r0, r3, r0
 800250e:	0080      	lsls	r0, r0, #2
 8002510:	4b02      	ldr	r3, [pc, #8]	@ (800251c <BSP_PB_IRQHandler+0x14>)
 8002512:	18c0      	adds	r0, r0, r3
 8002514:	f7fe ff82 	bl	800141c <HAL_EXTI_IRQHandler>
}
 8002518:	bd10      	pop	{r4, pc}
 800251a:	46c0      	nop			@ (mov r8, r8)
 800251c:	20000430 	.word	0x20000430

08002520 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002520:	b510      	push	{r4, lr}
 8002522:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002524:	4a0c      	ldr	r2, [pc, #48]	@ (8002558 <_sbrk+0x38>)
 8002526:	490d      	ldr	r1, [pc, #52]	@ (800255c <_sbrk+0x3c>)
 8002528:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800252a:	490d      	ldr	r1, [pc, #52]	@ (8002560 <_sbrk+0x40>)
 800252c:	6809      	ldr	r1, [r1, #0]
 800252e:	2900      	cmp	r1, #0
 8002530:	d007      	beq.n	8002542 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002532:	490b      	ldr	r1, [pc, #44]	@ (8002560 <_sbrk+0x40>)
 8002534:	6808      	ldr	r0, [r1, #0]
 8002536:	18c3      	adds	r3, r0, r3
 8002538:	4293      	cmp	r3, r2
 800253a:	d806      	bhi.n	800254a <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800253c:	4a08      	ldr	r2, [pc, #32]	@ (8002560 <_sbrk+0x40>)
 800253e:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8002540:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002542:	4907      	ldr	r1, [pc, #28]	@ (8002560 <_sbrk+0x40>)
 8002544:	4807      	ldr	r0, [pc, #28]	@ (8002564 <_sbrk+0x44>)
 8002546:	6008      	str	r0, [r1, #0]
 8002548:	e7f3      	b.n	8002532 <_sbrk+0x12>
    errno = ENOMEM;
 800254a:	f000 f869 	bl	8002620 <__errno>
 800254e:	230c      	movs	r3, #12
 8002550:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002552:	2001      	movs	r0, #1
 8002554:	4240      	negs	r0, r0
 8002556:	e7f3      	b.n	8002540 <_sbrk+0x20>
 8002558:	20003000 	.word	0x20003000
 800255c:	00000400 	.word	0x00000400
 8002560:	2000043c 	.word	0x2000043c
 8002564:	20000588 	.word	0x20000588

08002568 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002568:	4b02      	ldr	r3, [pc, #8]	@ (8002574 <SystemInit+0xc>)
 800256a:	2280      	movs	r2, #128	@ 0x80
 800256c:	0512      	lsls	r2, r2, #20
 800256e:	609a      	str	r2, [r3, #8]
#endif
}
 8002570:	4770      	bx	lr
 8002572:	46c0      	nop			@ (mov r8, r8)
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002578:	480d      	ldr	r0, [pc, #52]	@ (80025b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800257a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800257c:	f7ff fff4 	bl	8002568 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002580:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002582:	e003      	b.n	800258c <LoopCopyDataInit>

08002584 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002584:	4b0b      	ldr	r3, [pc, #44]	@ (80025b4 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8002586:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002588:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800258a:	3104      	adds	r1, #4

0800258c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800258c:	480a      	ldr	r0, [pc, #40]	@ (80025b8 <LoopForever+0xa>)
  ldr r3, =_edata
 800258e:	4b0b      	ldr	r3, [pc, #44]	@ (80025bc <LoopForever+0xe>)
  adds r2, r0, r1
 8002590:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002592:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002594:	d3f6      	bcc.n	8002584 <CopyDataInit>
  ldr r2, =_sbss
 8002596:	4a0a      	ldr	r2, [pc, #40]	@ (80025c0 <LoopForever+0x12>)
  b LoopFillZerobss
 8002598:	e002      	b.n	80025a0 <LoopFillZerobss>

0800259a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800259a:	2300      	movs	r3, #0
  str  r3, [r2]
 800259c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800259e:	3204      	adds	r2, #4

080025a0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80025a0:	4b08      	ldr	r3, [pc, #32]	@ (80025c4 <LoopForever+0x16>)
  cmp r2, r3
 80025a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80025a4:	d3f9      	bcc.n	800259a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80025a6:	f000 f841 	bl	800262c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025aa:	f7fe f89f 	bl	80006ec <main>

080025ae <LoopForever>:

LoopForever:
    b LoopForever
 80025ae:	e7fe      	b.n	80025ae <LoopForever>
  ldr   r0, =_estack
 80025b0:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 80025b4:	08003200 	.word	0x08003200
  ldr r0, =_sdata
 80025b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80025bc:	2000005c 	.word	0x2000005c
  ldr r2, =_sbss
 80025c0:	2000005c 	.word	0x2000005c
  ldr r3, = _ebss
 80025c4:	20000588 	.word	0x20000588

080025c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025c8:	e7fe      	b.n	80025c8 <ADC1_IRQHandler>
	...

080025cc <siprintf>:
 80025cc:	b40e      	push	{r1, r2, r3}
 80025ce:	b510      	push	{r4, lr}
 80025d0:	2400      	movs	r4, #0
 80025d2:	b09d      	sub	sp, #116	@ 0x74
 80025d4:	9002      	str	r0, [sp, #8]
 80025d6:	9006      	str	r0, [sp, #24]
 80025d8:	480a      	ldr	r0, [pc, #40]	@ (8002604 <siprintf+0x38>)
 80025da:	ab1f      	add	r3, sp, #124	@ 0x7c
 80025dc:	9007      	str	r0, [sp, #28]
 80025de:	9004      	str	r0, [sp, #16]
 80025e0:	4809      	ldr	r0, [pc, #36]	@ (8002608 <siprintf+0x3c>)
 80025e2:	cb04      	ldmia	r3!, {r2}
 80025e4:	9005      	str	r0, [sp, #20]
 80025e6:	4809      	ldr	r0, [pc, #36]	@ (800260c <siprintf+0x40>)
 80025e8:	a902      	add	r1, sp, #8
 80025ea:	6800      	ldr	r0, [r0, #0]
 80025ec:	9301      	str	r3, [sp, #4]
 80025ee:	664c      	str	r4, [r1, #100]	@ 0x64
 80025f0:	f000 f9a2 	bl	8002938 <_svfiprintf_r>
 80025f4:	9b02      	ldr	r3, [sp, #8]
 80025f6:	701c      	strb	r4, [r3, #0]
 80025f8:	b01d      	add	sp, #116	@ 0x74
 80025fa:	bc10      	pop	{r4}
 80025fc:	bc08      	pop	{r3}
 80025fe:	b003      	add	sp, #12
 8002600:	4718      	bx	r3
 8002602:	46c0      	nop			@ (mov r8, r8)
 8002604:	7fffffff 	.word	0x7fffffff
 8002608:	ffff0208 	.word	0xffff0208
 800260c:	2000000c 	.word	0x2000000c

08002610 <memset>:
 8002610:	0003      	movs	r3, r0
 8002612:	1882      	adds	r2, r0, r2
 8002614:	4293      	cmp	r3, r2
 8002616:	d100      	bne.n	800261a <memset+0xa>
 8002618:	4770      	bx	lr
 800261a:	7019      	strb	r1, [r3, #0]
 800261c:	3301      	adds	r3, #1
 800261e:	e7f9      	b.n	8002614 <memset+0x4>

08002620 <__errno>:
 8002620:	4b01      	ldr	r3, [pc, #4]	@ (8002628 <__errno+0x8>)
 8002622:	6818      	ldr	r0, [r3, #0]
 8002624:	4770      	bx	lr
 8002626:	46c0      	nop			@ (mov r8, r8)
 8002628:	2000000c 	.word	0x2000000c

0800262c <__libc_init_array>:
 800262c:	b570      	push	{r4, r5, r6, lr}
 800262e:	2600      	movs	r6, #0
 8002630:	4c0c      	ldr	r4, [pc, #48]	@ (8002664 <__libc_init_array+0x38>)
 8002632:	4d0d      	ldr	r5, [pc, #52]	@ (8002668 <__libc_init_array+0x3c>)
 8002634:	1b64      	subs	r4, r4, r5
 8002636:	10a4      	asrs	r4, r4, #2
 8002638:	42a6      	cmp	r6, r4
 800263a:	d109      	bne.n	8002650 <__libc_init_array+0x24>
 800263c:	2600      	movs	r6, #0
 800263e:	f000 fd37 	bl	80030b0 <_init>
 8002642:	4c0a      	ldr	r4, [pc, #40]	@ (800266c <__libc_init_array+0x40>)
 8002644:	4d0a      	ldr	r5, [pc, #40]	@ (8002670 <__libc_init_array+0x44>)
 8002646:	1b64      	subs	r4, r4, r5
 8002648:	10a4      	asrs	r4, r4, #2
 800264a:	42a6      	cmp	r6, r4
 800264c:	d105      	bne.n	800265a <__libc_init_array+0x2e>
 800264e:	bd70      	pop	{r4, r5, r6, pc}
 8002650:	00b3      	lsls	r3, r6, #2
 8002652:	58eb      	ldr	r3, [r5, r3]
 8002654:	4798      	blx	r3
 8002656:	3601      	adds	r6, #1
 8002658:	e7ee      	b.n	8002638 <__libc_init_array+0xc>
 800265a:	00b3      	lsls	r3, r6, #2
 800265c:	58eb      	ldr	r3, [r5, r3]
 800265e:	4798      	blx	r3
 8002660:	3601      	adds	r6, #1
 8002662:	e7f2      	b.n	800264a <__libc_init_array+0x1e>
 8002664:	080031f8 	.word	0x080031f8
 8002668:	080031f8 	.word	0x080031f8
 800266c:	080031fc 	.word	0x080031fc
 8002670:	080031f8 	.word	0x080031f8

08002674 <__retarget_lock_acquire_recursive>:
 8002674:	4770      	bx	lr

08002676 <__retarget_lock_release_recursive>:
 8002676:	4770      	bx	lr

08002678 <_free_r>:
 8002678:	b570      	push	{r4, r5, r6, lr}
 800267a:	0005      	movs	r5, r0
 800267c:	1e0c      	subs	r4, r1, #0
 800267e:	d010      	beq.n	80026a2 <_free_r+0x2a>
 8002680:	3c04      	subs	r4, #4
 8002682:	6823      	ldr	r3, [r4, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	da00      	bge.n	800268a <_free_r+0x12>
 8002688:	18e4      	adds	r4, r4, r3
 800268a:	0028      	movs	r0, r5
 800268c:	f000 f8e0 	bl	8002850 <__malloc_lock>
 8002690:	4a1d      	ldr	r2, [pc, #116]	@ (8002708 <_free_r+0x90>)
 8002692:	6813      	ldr	r3, [r2, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d105      	bne.n	80026a4 <_free_r+0x2c>
 8002698:	6063      	str	r3, [r4, #4]
 800269a:	6014      	str	r4, [r2, #0]
 800269c:	0028      	movs	r0, r5
 800269e:	f000 f8df 	bl	8002860 <__malloc_unlock>
 80026a2:	bd70      	pop	{r4, r5, r6, pc}
 80026a4:	42a3      	cmp	r3, r4
 80026a6:	d908      	bls.n	80026ba <_free_r+0x42>
 80026a8:	6820      	ldr	r0, [r4, #0]
 80026aa:	1821      	adds	r1, r4, r0
 80026ac:	428b      	cmp	r3, r1
 80026ae:	d1f3      	bne.n	8002698 <_free_r+0x20>
 80026b0:	6819      	ldr	r1, [r3, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	1809      	adds	r1, r1, r0
 80026b6:	6021      	str	r1, [r4, #0]
 80026b8:	e7ee      	b.n	8002698 <_free_r+0x20>
 80026ba:	001a      	movs	r2, r3
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <_free_r+0x4e>
 80026c2:	42a3      	cmp	r3, r4
 80026c4:	d9f9      	bls.n	80026ba <_free_r+0x42>
 80026c6:	6811      	ldr	r1, [r2, #0]
 80026c8:	1850      	adds	r0, r2, r1
 80026ca:	42a0      	cmp	r0, r4
 80026cc:	d10b      	bne.n	80026e6 <_free_r+0x6e>
 80026ce:	6820      	ldr	r0, [r4, #0]
 80026d0:	1809      	adds	r1, r1, r0
 80026d2:	1850      	adds	r0, r2, r1
 80026d4:	6011      	str	r1, [r2, #0]
 80026d6:	4283      	cmp	r3, r0
 80026d8:	d1e0      	bne.n	800269c <_free_r+0x24>
 80026da:	6818      	ldr	r0, [r3, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	1841      	adds	r1, r0, r1
 80026e0:	6011      	str	r1, [r2, #0]
 80026e2:	6053      	str	r3, [r2, #4]
 80026e4:	e7da      	b.n	800269c <_free_r+0x24>
 80026e6:	42a0      	cmp	r0, r4
 80026e8:	d902      	bls.n	80026f0 <_free_r+0x78>
 80026ea:	230c      	movs	r3, #12
 80026ec:	602b      	str	r3, [r5, #0]
 80026ee:	e7d5      	b.n	800269c <_free_r+0x24>
 80026f0:	6820      	ldr	r0, [r4, #0]
 80026f2:	1821      	adds	r1, r4, r0
 80026f4:	428b      	cmp	r3, r1
 80026f6:	d103      	bne.n	8002700 <_free_r+0x88>
 80026f8:	6819      	ldr	r1, [r3, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	1809      	adds	r1, r1, r0
 80026fe:	6021      	str	r1, [r4, #0]
 8002700:	6063      	str	r3, [r4, #4]
 8002702:	6054      	str	r4, [r2, #4]
 8002704:	e7ca      	b.n	800269c <_free_r+0x24>
 8002706:	46c0      	nop			@ (mov r8, r8)
 8002708:	20000584 	.word	0x20000584

0800270c <sbrk_aligned>:
 800270c:	b570      	push	{r4, r5, r6, lr}
 800270e:	4e0f      	ldr	r6, [pc, #60]	@ (800274c <sbrk_aligned+0x40>)
 8002710:	000d      	movs	r5, r1
 8002712:	6831      	ldr	r1, [r6, #0]
 8002714:	0004      	movs	r4, r0
 8002716:	2900      	cmp	r1, #0
 8002718:	d102      	bne.n	8002720 <sbrk_aligned+0x14>
 800271a:	f000 fb9f 	bl	8002e5c <_sbrk_r>
 800271e:	6030      	str	r0, [r6, #0]
 8002720:	0029      	movs	r1, r5
 8002722:	0020      	movs	r0, r4
 8002724:	f000 fb9a 	bl	8002e5c <_sbrk_r>
 8002728:	1c43      	adds	r3, r0, #1
 800272a:	d103      	bne.n	8002734 <sbrk_aligned+0x28>
 800272c:	2501      	movs	r5, #1
 800272e:	426d      	negs	r5, r5
 8002730:	0028      	movs	r0, r5
 8002732:	bd70      	pop	{r4, r5, r6, pc}
 8002734:	2303      	movs	r3, #3
 8002736:	1cc5      	adds	r5, r0, #3
 8002738:	439d      	bics	r5, r3
 800273a:	42a8      	cmp	r0, r5
 800273c:	d0f8      	beq.n	8002730 <sbrk_aligned+0x24>
 800273e:	1a29      	subs	r1, r5, r0
 8002740:	0020      	movs	r0, r4
 8002742:	f000 fb8b 	bl	8002e5c <_sbrk_r>
 8002746:	3001      	adds	r0, #1
 8002748:	d1f2      	bne.n	8002730 <sbrk_aligned+0x24>
 800274a:	e7ef      	b.n	800272c <sbrk_aligned+0x20>
 800274c:	20000580 	.word	0x20000580

08002750 <_malloc_r>:
 8002750:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002752:	2203      	movs	r2, #3
 8002754:	1ccb      	adds	r3, r1, #3
 8002756:	4393      	bics	r3, r2
 8002758:	3308      	adds	r3, #8
 800275a:	0005      	movs	r5, r0
 800275c:	001f      	movs	r7, r3
 800275e:	2b0c      	cmp	r3, #12
 8002760:	d234      	bcs.n	80027cc <_malloc_r+0x7c>
 8002762:	270c      	movs	r7, #12
 8002764:	42b9      	cmp	r1, r7
 8002766:	d833      	bhi.n	80027d0 <_malloc_r+0x80>
 8002768:	0028      	movs	r0, r5
 800276a:	f000 f871 	bl	8002850 <__malloc_lock>
 800276e:	4e37      	ldr	r6, [pc, #220]	@ (800284c <_malloc_r+0xfc>)
 8002770:	6833      	ldr	r3, [r6, #0]
 8002772:	001c      	movs	r4, r3
 8002774:	2c00      	cmp	r4, #0
 8002776:	d12f      	bne.n	80027d8 <_malloc_r+0x88>
 8002778:	0039      	movs	r1, r7
 800277a:	0028      	movs	r0, r5
 800277c:	f7ff ffc6 	bl	800270c <sbrk_aligned>
 8002780:	0004      	movs	r4, r0
 8002782:	1c43      	adds	r3, r0, #1
 8002784:	d15f      	bne.n	8002846 <_malloc_r+0xf6>
 8002786:	6834      	ldr	r4, [r6, #0]
 8002788:	9400      	str	r4, [sp, #0]
 800278a:	9b00      	ldr	r3, [sp, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d14a      	bne.n	8002826 <_malloc_r+0xd6>
 8002790:	2c00      	cmp	r4, #0
 8002792:	d052      	beq.n	800283a <_malloc_r+0xea>
 8002794:	6823      	ldr	r3, [r4, #0]
 8002796:	0028      	movs	r0, r5
 8002798:	18e3      	adds	r3, r4, r3
 800279a:	9900      	ldr	r1, [sp, #0]
 800279c:	9301      	str	r3, [sp, #4]
 800279e:	f000 fb5d 	bl	8002e5c <_sbrk_r>
 80027a2:	9b01      	ldr	r3, [sp, #4]
 80027a4:	4283      	cmp	r3, r0
 80027a6:	d148      	bne.n	800283a <_malloc_r+0xea>
 80027a8:	6823      	ldr	r3, [r4, #0]
 80027aa:	0028      	movs	r0, r5
 80027ac:	1aff      	subs	r7, r7, r3
 80027ae:	0039      	movs	r1, r7
 80027b0:	f7ff ffac 	bl	800270c <sbrk_aligned>
 80027b4:	3001      	adds	r0, #1
 80027b6:	d040      	beq.n	800283a <_malloc_r+0xea>
 80027b8:	6823      	ldr	r3, [r4, #0]
 80027ba:	19db      	adds	r3, r3, r7
 80027bc:	6023      	str	r3, [r4, #0]
 80027be:	6833      	ldr	r3, [r6, #0]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	2a00      	cmp	r2, #0
 80027c4:	d133      	bne.n	800282e <_malloc_r+0xde>
 80027c6:	9b00      	ldr	r3, [sp, #0]
 80027c8:	6033      	str	r3, [r6, #0]
 80027ca:	e019      	b.n	8002800 <_malloc_r+0xb0>
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	dac9      	bge.n	8002764 <_malloc_r+0x14>
 80027d0:	230c      	movs	r3, #12
 80027d2:	602b      	str	r3, [r5, #0]
 80027d4:	2000      	movs	r0, #0
 80027d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80027d8:	6821      	ldr	r1, [r4, #0]
 80027da:	1bc9      	subs	r1, r1, r7
 80027dc:	d420      	bmi.n	8002820 <_malloc_r+0xd0>
 80027de:	290b      	cmp	r1, #11
 80027e0:	d90a      	bls.n	80027f8 <_malloc_r+0xa8>
 80027e2:	19e2      	adds	r2, r4, r7
 80027e4:	6027      	str	r7, [r4, #0]
 80027e6:	42a3      	cmp	r3, r4
 80027e8:	d104      	bne.n	80027f4 <_malloc_r+0xa4>
 80027ea:	6032      	str	r2, [r6, #0]
 80027ec:	6863      	ldr	r3, [r4, #4]
 80027ee:	6011      	str	r1, [r2, #0]
 80027f0:	6053      	str	r3, [r2, #4]
 80027f2:	e005      	b.n	8002800 <_malloc_r+0xb0>
 80027f4:	605a      	str	r2, [r3, #4]
 80027f6:	e7f9      	b.n	80027ec <_malloc_r+0x9c>
 80027f8:	6862      	ldr	r2, [r4, #4]
 80027fa:	42a3      	cmp	r3, r4
 80027fc:	d10e      	bne.n	800281c <_malloc_r+0xcc>
 80027fe:	6032      	str	r2, [r6, #0]
 8002800:	0028      	movs	r0, r5
 8002802:	f000 f82d 	bl	8002860 <__malloc_unlock>
 8002806:	0020      	movs	r0, r4
 8002808:	2207      	movs	r2, #7
 800280a:	300b      	adds	r0, #11
 800280c:	1d23      	adds	r3, r4, #4
 800280e:	4390      	bics	r0, r2
 8002810:	1ac2      	subs	r2, r0, r3
 8002812:	4298      	cmp	r0, r3
 8002814:	d0df      	beq.n	80027d6 <_malloc_r+0x86>
 8002816:	1a1b      	subs	r3, r3, r0
 8002818:	50a3      	str	r3, [r4, r2]
 800281a:	e7dc      	b.n	80027d6 <_malloc_r+0x86>
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	e7ef      	b.n	8002800 <_malloc_r+0xb0>
 8002820:	0023      	movs	r3, r4
 8002822:	6864      	ldr	r4, [r4, #4]
 8002824:	e7a6      	b.n	8002774 <_malloc_r+0x24>
 8002826:	9c00      	ldr	r4, [sp, #0]
 8002828:	6863      	ldr	r3, [r4, #4]
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	e7ad      	b.n	800278a <_malloc_r+0x3a>
 800282e:	001a      	movs	r2, r3
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	42a3      	cmp	r3, r4
 8002834:	d1fb      	bne.n	800282e <_malloc_r+0xde>
 8002836:	2300      	movs	r3, #0
 8002838:	e7da      	b.n	80027f0 <_malloc_r+0xa0>
 800283a:	230c      	movs	r3, #12
 800283c:	0028      	movs	r0, r5
 800283e:	602b      	str	r3, [r5, #0]
 8002840:	f000 f80e 	bl	8002860 <__malloc_unlock>
 8002844:	e7c6      	b.n	80027d4 <_malloc_r+0x84>
 8002846:	6007      	str	r7, [r0, #0]
 8002848:	e7da      	b.n	8002800 <_malloc_r+0xb0>
 800284a:	46c0      	nop			@ (mov r8, r8)
 800284c:	20000584 	.word	0x20000584

08002850 <__malloc_lock>:
 8002850:	b510      	push	{r4, lr}
 8002852:	4802      	ldr	r0, [pc, #8]	@ (800285c <__malloc_lock+0xc>)
 8002854:	f7ff ff0e 	bl	8002674 <__retarget_lock_acquire_recursive>
 8002858:	bd10      	pop	{r4, pc}
 800285a:	46c0      	nop			@ (mov r8, r8)
 800285c:	2000057c 	.word	0x2000057c

08002860 <__malloc_unlock>:
 8002860:	b510      	push	{r4, lr}
 8002862:	4802      	ldr	r0, [pc, #8]	@ (800286c <__malloc_unlock+0xc>)
 8002864:	f7ff ff07 	bl	8002676 <__retarget_lock_release_recursive>
 8002868:	bd10      	pop	{r4, pc}
 800286a:	46c0      	nop			@ (mov r8, r8)
 800286c:	2000057c 	.word	0x2000057c

08002870 <__ssputs_r>:
 8002870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002872:	688e      	ldr	r6, [r1, #8]
 8002874:	b085      	sub	sp, #20
 8002876:	001f      	movs	r7, r3
 8002878:	000c      	movs	r4, r1
 800287a:	0033      	movs	r3, r6
 800287c:	9002      	str	r0, [sp, #8]
 800287e:	9203      	str	r2, [sp, #12]
 8002880:	42be      	cmp	r6, r7
 8002882:	d854      	bhi.n	800292e <__ssputs_r+0xbe>
 8002884:	220c      	movs	r2, #12
 8002886:	5e88      	ldrsh	r0, [r1, r2]
 8002888:	2290      	movs	r2, #144	@ 0x90
 800288a:	00d2      	lsls	r2, r2, #3
 800288c:	4210      	tst	r0, r2
 800288e:	d02c      	beq.n	80028ea <__ssputs_r+0x7a>
 8002890:	2203      	movs	r2, #3
 8002892:	6909      	ldr	r1, [r1, #16]
 8002894:	6823      	ldr	r3, [r4, #0]
 8002896:	1a5b      	subs	r3, r3, r1
 8002898:	9301      	str	r3, [sp, #4]
 800289a:	6963      	ldr	r3, [r4, #20]
 800289c:	4353      	muls	r3, r2
 800289e:	9a01      	ldr	r2, [sp, #4]
 80028a0:	0fdd      	lsrs	r5, r3, #31
 80028a2:	18ed      	adds	r5, r5, r3
 80028a4:	1c7b      	adds	r3, r7, #1
 80028a6:	106d      	asrs	r5, r5, #1
 80028a8:	189b      	adds	r3, r3, r2
 80028aa:	002a      	movs	r2, r5
 80028ac:	42ab      	cmp	r3, r5
 80028ae:	d901      	bls.n	80028b4 <__ssputs_r+0x44>
 80028b0:	001d      	movs	r5, r3
 80028b2:	001a      	movs	r2, r3
 80028b4:	0540      	lsls	r0, r0, #21
 80028b6:	d527      	bpl.n	8002908 <__ssputs_r+0x98>
 80028b8:	0011      	movs	r1, r2
 80028ba:	9802      	ldr	r0, [sp, #8]
 80028bc:	f7ff ff48 	bl	8002750 <_malloc_r>
 80028c0:	1e06      	subs	r6, r0, #0
 80028c2:	d02a      	beq.n	800291a <__ssputs_r+0xaa>
 80028c4:	9a01      	ldr	r2, [sp, #4]
 80028c6:	6921      	ldr	r1, [r4, #16]
 80028c8:	f000 fae5 	bl	8002e96 <memcpy>
 80028cc:	89a2      	ldrh	r2, [r4, #12]
 80028ce:	4b19      	ldr	r3, [pc, #100]	@ (8002934 <__ssputs_r+0xc4>)
 80028d0:	401a      	ands	r2, r3
 80028d2:	2380      	movs	r3, #128	@ 0x80
 80028d4:	4313      	orrs	r3, r2
 80028d6:	81a3      	strh	r3, [r4, #12]
 80028d8:	9b01      	ldr	r3, [sp, #4]
 80028da:	6126      	str	r6, [r4, #16]
 80028dc:	18f6      	adds	r6, r6, r3
 80028de:	6026      	str	r6, [r4, #0]
 80028e0:	6165      	str	r5, [r4, #20]
 80028e2:	003e      	movs	r6, r7
 80028e4:	1aed      	subs	r5, r5, r3
 80028e6:	003b      	movs	r3, r7
 80028e8:	60a5      	str	r5, [r4, #8]
 80028ea:	001f      	movs	r7, r3
 80028ec:	003a      	movs	r2, r7
 80028ee:	9903      	ldr	r1, [sp, #12]
 80028f0:	6820      	ldr	r0, [r4, #0]
 80028f2:	f000 faa1 	bl	8002e38 <memmove>
 80028f6:	2000      	movs	r0, #0
 80028f8:	68a3      	ldr	r3, [r4, #8]
 80028fa:	1b9b      	subs	r3, r3, r6
 80028fc:	60a3      	str	r3, [r4, #8]
 80028fe:	6823      	ldr	r3, [r4, #0]
 8002900:	19db      	adds	r3, r3, r7
 8002902:	6023      	str	r3, [r4, #0]
 8002904:	b005      	add	sp, #20
 8002906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002908:	9802      	ldr	r0, [sp, #8]
 800290a:	f000 facd 	bl	8002ea8 <_realloc_r>
 800290e:	1e06      	subs	r6, r0, #0
 8002910:	d1e2      	bne.n	80028d8 <__ssputs_r+0x68>
 8002912:	6921      	ldr	r1, [r4, #16]
 8002914:	9802      	ldr	r0, [sp, #8]
 8002916:	f7ff feaf 	bl	8002678 <_free_r>
 800291a:	230c      	movs	r3, #12
 800291c:	2001      	movs	r0, #1
 800291e:	9a02      	ldr	r2, [sp, #8]
 8002920:	4240      	negs	r0, r0
 8002922:	6013      	str	r3, [r2, #0]
 8002924:	89a2      	ldrh	r2, [r4, #12]
 8002926:	3334      	adds	r3, #52	@ 0x34
 8002928:	4313      	orrs	r3, r2
 800292a:	81a3      	strh	r3, [r4, #12]
 800292c:	e7ea      	b.n	8002904 <__ssputs_r+0x94>
 800292e:	003e      	movs	r6, r7
 8002930:	e7dc      	b.n	80028ec <__ssputs_r+0x7c>
 8002932:	46c0      	nop			@ (mov r8, r8)
 8002934:	fffffb7f 	.word	0xfffffb7f

08002938 <_svfiprintf_r>:
 8002938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800293a:	b09f      	sub	sp, #124	@ 0x7c
 800293c:	9002      	str	r0, [sp, #8]
 800293e:	001c      	movs	r4, r3
 8002940:	898b      	ldrh	r3, [r1, #12]
 8002942:	000e      	movs	r6, r1
 8002944:	0015      	movs	r5, r2
 8002946:	061b      	lsls	r3, r3, #24
 8002948:	d511      	bpl.n	800296e <_svfiprintf_r+0x36>
 800294a:	690b      	ldr	r3, [r1, #16]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10e      	bne.n	800296e <_svfiprintf_r+0x36>
 8002950:	2140      	movs	r1, #64	@ 0x40
 8002952:	f7ff fefd 	bl	8002750 <_malloc_r>
 8002956:	6030      	str	r0, [r6, #0]
 8002958:	6130      	str	r0, [r6, #16]
 800295a:	2800      	cmp	r0, #0
 800295c:	d105      	bne.n	800296a <_svfiprintf_r+0x32>
 800295e:	230c      	movs	r3, #12
 8002960:	9a02      	ldr	r2, [sp, #8]
 8002962:	6013      	str	r3, [r2, #0]
 8002964:	2001      	movs	r0, #1
 8002966:	4240      	negs	r0, r0
 8002968:	e0d4      	b.n	8002b14 <_svfiprintf_r+0x1dc>
 800296a:	2340      	movs	r3, #64	@ 0x40
 800296c:	6173      	str	r3, [r6, #20]
 800296e:	2300      	movs	r3, #0
 8002970:	2129      	movs	r1, #41	@ 0x29
 8002972:	aa02      	add	r2, sp, #8
 8002974:	1852      	adds	r2, r2, r1
 8002976:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002978:	3320      	adds	r3, #32
 800297a:	7013      	strb	r3, [r2, #0]
 800297c:	3101      	adds	r1, #1
 800297e:	aa02      	add	r2, sp, #8
 8002980:	3310      	adds	r3, #16
 8002982:	1852      	adds	r2, r2, r1
 8002984:	7013      	strb	r3, [r2, #0]
 8002986:	9405      	str	r4, [sp, #20]
 8002988:	002c      	movs	r4, r5
 800298a:	7823      	ldrb	r3, [r4, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <_svfiprintf_r+0x5c>
 8002990:	2b25      	cmp	r3, #37	@ 0x25
 8002992:	d148      	bne.n	8002a26 <_svfiprintf_r+0xee>
 8002994:	1b67      	subs	r7, r4, r5
 8002996:	42ac      	cmp	r4, r5
 8002998:	d00b      	beq.n	80029b2 <_svfiprintf_r+0x7a>
 800299a:	003b      	movs	r3, r7
 800299c:	002a      	movs	r2, r5
 800299e:	0031      	movs	r1, r6
 80029a0:	9802      	ldr	r0, [sp, #8]
 80029a2:	f7ff ff65 	bl	8002870 <__ssputs_r>
 80029a6:	3001      	adds	r0, #1
 80029a8:	d100      	bne.n	80029ac <_svfiprintf_r+0x74>
 80029aa:	e0ae      	b.n	8002b0a <_svfiprintf_r+0x1d2>
 80029ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80029ae:	19db      	adds	r3, r3, r7
 80029b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80029b2:	7823      	ldrb	r3, [r4, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d100      	bne.n	80029ba <_svfiprintf_r+0x82>
 80029b8:	e0a7      	b.n	8002b0a <_svfiprintf_r+0x1d2>
 80029ba:	2201      	movs	r2, #1
 80029bc:	2153      	movs	r1, #83	@ 0x53
 80029be:	2300      	movs	r3, #0
 80029c0:	4252      	negs	r2, r2
 80029c2:	9207      	str	r2, [sp, #28]
 80029c4:	aa02      	add	r2, sp, #8
 80029c6:	1852      	adds	r2, r2, r1
 80029c8:	1c65      	adds	r5, r4, #1
 80029ca:	9306      	str	r3, [sp, #24]
 80029cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80029ce:	9308      	str	r3, [sp, #32]
 80029d0:	7013      	strb	r3, [r2, #0]
 80029d2:	931c      	str	r3, [sp, #112]	@ 0x70
 80029d4:	4f55      	ldr	r7, [pc, #340]	@ (8002b2c <_svfiprintf_r+0x1f4>)
 80029d6:	7829      	ldrb	r1, [r5, #0]
 80029d8:	2205      	movs	r2, #5
 80029da:	0038      	movs	r0, r7
 80029dc:	f000 fa50 	bl	8002e80 <memchr>
 80029e0:	1c6c      	adds	r4, r5, #1
 80029e2:	9906      	ldr	r1, [sp, #24]
 80029e4:	ab06      	add	r3, sp, #24
 80029e6:	2800      	cmp	r0, #0
 80029e8:	d11f      	bne.n	8002a2a <_svfiprintf_r+0xf2>
 80029ea:	06ca      	lsls	r2, r1, #27
 80029ec:	d504      	bpl.n	80029f8 <_svfiprintf_r+0xc0>
 80029ee:	2753      	movs	r7, #83	@ 0x53
 80029f0:	2220      	movs	r2, #32
 80029f2:	a802      	add	r0, sp, #8
 80029f4:	19c0      	adds	r0, r0, r7
 80029f6:	7002      	strb	r2, [r0, #0]
 80029f8:	070a      	lsls	r2, r1, #28
 80029fa:	d504      	bpl.n	8002a06 <_svfiprintf_r+0xce>
 80029fc:	2753      	movs	r7, #83	@ 0x53
 80029fe:	222b      	movs	r2, #43	@ 0x2b
 8002a00:	a802      	add	r0, sp, #8
 8002a02:	19c0      	adds	r0, r0, r7
 8002a04:	7002      	strb	r2, [r0, #0]
 8002a06:	782a      	ldrb	r2, [r5, #0]
 8002a08:	2a2a      	cmp	r2, #42	@ 0x2a
 8002a0a:	d015      	beq.n	8002a38 <_svfiprintf_r+0x100>
 8002a0c:	002c      	movs	r4, r5
 8002a0e:	2000      	movs	r0, #0
 8002a10:	270a      	movs	r7, #10
 8002a12:	68da      	ldr	r2, [r3, #12]
 8002a14:	7821      	ldrb	r1, [r4, #0]
 8002a16:	1c65      	adds	r5, r4, #1
 8002a18:	3930      	subs	r1, #48	@ 0x30
 8002a1a:	2909      	cmp	r1, #9
 8002a1c:	d950      	bls.n	8002ac0 <_svfiprintf_r+0x188>
 8002a1e:	2800      	cmp	r0, #0
 8002a20:	d011      	beq.n	8002a46 <_svfiprintf_r+0x10e>
 8002a22:	9209      	str	r2, [sp, #36]	@ 0x24
 8002a24:	e00f      	b.n	8002a46 <_svfiprintf_r+0x10e>
 8002a26:	3401      	adds	r4, #1
 8002a28:	e7af      	b.n	800298a <_svfiprintf_r+0x52>
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	1bc0      	subs	r0, r0, r7
 8002a2e:	4083      	lsls	r3, r0
 8002a30:	430b      	orrs	r3, r1
 8002a32:	0025      	movs	r5, r4
 8002a34:	9306      	str	r3, [sp, #24]
 8002a36:	e7cd      	b.n	80029d4 <_svfiprintf_r+0x9c>
 8002a38:	9a05      	ldr	r2, [sp, #20]
 8002a3a:	1d10      	adds	r0, r2, #4
 8002a3c:	6812      	ldr	r2, [r2, #0]
 8002a3e:	9005      	str	r0, [sp, #20]
 8002a40:	2a00      	cmp	r2, #0
 8002a42:	db37      	blt.n	8002ab4 <_svfiprintf_r+0x17c>
 8002a44:	60da      	str	r2, [r3, #12]
 8002a46:	7822      	ldrb	r2, [r4, #0]
 8002a48:	2a2e      	cmp	r2, #46	@ 0x2e
 8002a4a:	d10c      	bne.n	8002a66 <_svfiprintf_r+0x12e>
 8002a4c:	7862      	ldrb	r2, [r4, #1]
 8002a4e:	2a2a      	cmp	r2, #42	@ 0x2a
 8002a50:	d13b      	bne.n	8002aca <_svfiprintf_r+0x192>
 8002a52:	9a05      	ldr	r2, [sp, #20]
 8002a54:	3402      	adds	r4, #2
 8002a56:	1d11      	adds	r1, r2, #4
 8002a58:	6812      	ldr	r2, [r2, #0]
 8002a5a:	9105      	str	r1, [sp, #20]
 8002a5c:	2a00      	cmp	r2, #0
 8002a5e:	da01      	bge.n	8002a64 <_svfiprintf_r+0x12c>
 8002a60:	2201      	movs	r2, #1
 8002a62:	4252      	negs	r2, r2
 8002a64:	605a      	str	r2, [r3, #4]
 8002a66:	4d32      	ldr	r5, [pc, #200]	@ (8002b30 <_svfiprintf_r+0x1f8>)
 8002a68:	2203      	movs	r2, #3
 8002a6a:	0028      	movs	r0, r5
 8002a6c:	7821      	ldrb	r1, [r4, #0]
 8002a6e:	f000 fa07 	bl	8002e80 <memchr>
 8002a72:	af06      	add	r7, sp, #24
 8002a74:	2800      	cmp	r0, #0
 8002a76:	d006      	beq.n	8002a86 <_svfiprintf_r+0x14e>
 8002a78:	2340      	movs	r3, #64	@ 0x40
 8002a7a:	1b40      	subs	r0, r0, r5
 8002a7c:	4083      	lsls	r3, r0
 8002a7e:	9a06      	ldr	r2, [sp, #24]
 8002a80:	3401      	adds	r4, #1
 8002a82:	4313      	orrs	r3, r2
 8002a84:	9306      	str	r3, [sp, #24]
 8002a86:	7821      	ldrb	r1, [r4, #0]
 8002a88:	2206      	movs	r2, #6
 8002a8a:	482a      	ldr	r0, [pc, #168]	@ (8002b34 <_svfiprintf_r+0x1fc>)
 8002a8c:	1c65      	adds	r5, r4, #1
 8002a8e:	7639      	strb	r1, [r7, #24]
 8002a90:	f000 f9f6 	bl	8002e80 <memchr>
 8002a94:	2800      	cmp	r0, #0
 8002a96:	d03f      	beq.n	8002b18 <_svfiprintf_r+0x1e0>
 8002a98:	4b27      	ldr	r3, [pc, #156]	@ (8002b38 <_svfiprintf_r+0x200>)
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d129      	bne.n	8002af2 <_svfiprintf_r+0x1ba>
 8002a9e:	2207      	movs	r2, #7
 8002aa0:	9b05      	ldr	r3, [sp, #20]
 8002aa2:	3307      	adds	r3, #7
 8002aa4:	4393      	bics	r3, r2
 8002aa6:	3308      	adds	r3, #8
 8002aa8:	9305      	str	r3, [sp, #20]
 8002aaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002aac:	9903      	ldr	r1, [sp, #12]
 8002aae:	185b      	adds	r3, r3, r1
 8002ab0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002ab2:	e769      	b.n	8002988 <_svfiprintf_r+0x50>
 8002ab4:	4252      	negs	r2, r2
 8002ab6:	60da      	str	r2, [r3, #12]
 8002ab8:	2202      	movs	r2, #2
 8002aba:	430a      	orrs	r2, r1
 8002abc:	9206      	str	r2, [sp, #24]
 8002abe:	e7c2      	b.n	8002a46 <_svfiprintf_r+0x10e>
 8002ac0:	437a      	muls	r2, r7
 8002ac2:	002c      	movs	r4, r5
 8002ac4:	2001      	movs	r0, #1
 8002ac6:	1852      	adds	r2, r2, r1
 8002ac8:	e7a4      	b.n	8002a14 <_svfiprintf_r+0xdc>
 8002aca:	2200      	movs	r2, #0
 8002acc:	200a      	movs	r0, #10
 8002ace:	605a      	str	r2, [r3, #4]
 8002ad0:	0011      	movs	r1, r2
 8002ad2:	0013      	movs	r3, r2
 8002ad4:	3401      	adds	r4, #1
 8002ad6:	7822      	ldrb	r2, [r4, #0]
 8002ad8:	1c65      	adds	r5, r4, #1
 8002ada:	3a30      	subs	r2, #48	@ 0x30
 8002adc:	2a09      	cmp	r2, #9
 8002ade:	d903      	bls.n	8002ae8 <_svfiprintf_r+0x1b0>
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d0c0      	beq.n	8002a66 <_svfiprintf_r+0x12e>
 8002ae4:	9107      	str	r1, [sp, #28]
 8002ae6:	e7be      	b.n	8002a66 <_svfiprintf_r+0x12e>
 8002ae8:	4341      	muls	r1, r0
 8002aea:	002c      	movs	r4, r5
 8002aec:	2301      	movs	r3, #1
 8002aee:	1889      	adds	r1, r1, r2
 8002af0:	e7f1      	b.n	8002ad6 <_svfiprintf_r+0x19e>
 8002af2:	aa05      	add	r2, sp, #20
 8002af4:	9200      	str	r2, [sp, #0]
 8002af6:	0039      	movs	r1, r7
 8002af8:	0032      	movs	r2, r6
 8002afa:	4b10      	ldr	r3, [pc, #64]	@ (8002b3c <_svfiprintf_r+0x204>)
 8002afc:	9802      	ldr	r0, [sp, #8]
 8002afe:	e000      	b.n	8002b02 <_svfiprintf_r+0x1ca>
 8002b00:	bf00      	nop
 8002b02:	9003      	str	r0, [sp, #12]
 8002b04:	9b03      	ldr	r3, [sp, #12]
 8002b06:	3301      	adds	r3, #1
 8002b08:	d1cf      	bne.n	8002aaa <_svfiprintf_r+0x172>
 8002b0a:	89b3      	ldrh	r3, [r6, #12]
 8002b0c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8002b0e:	065b      	lsls	r3, r3, #25
 8002b10:	d500      	bpl.n	8002b14 <_svfiprintf_r+0x1dc>
 8002b12:	e727      	b.n	8002964 <_svfiprintf_r+0x2c>
 8002b14:	b01f      	add	sp, #124	@ 0x7c
 8002b16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b18:	aa05      	add	r2, sp, #20
 8002b1a:	9200      	str	r2, [sp, #0]
 8002b1c:	0039      	movs	r1, r7
 8002b1e:	0032      	movs	r2, r6
 8002b20:	4b06      	ldr	r3, [pc, #24]	@ (8002b3c <_svfiprintf_r+0x204>)
 8002b22:	9802      	ldr	r0, [sp, #8]
 8002b24:	f000 f87c 	bl	8002c20 <_printf_i>
 8002b28:	e7eb      	b.n	8002b02 <_svfiprintf_r+0x1ca>
 8002b2a:	46c0      	nop			@ (mov r8, r8)
 8002b2c:	080031bc 	.word	0x080031bc
 8002b30:	080031c2 	.word	0x080031c2
 8002b34:	080031c6 	.word	0x080031c6
 8002b38:	00000000 	.word	0x00000000
 8002b3c:	08002871 	.word	0x08002871

08002b40 <_printf_common>:
 8002b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b42:	0016      	movs	r6, r2
 8002b44:	9301      	str	r3, [sp, #4]
 8002b46:	688a      	ldr	r2, [r1, #8]
 8002b48:	690b      	ldr	r3, [r1, #16]
 8002b4a:	000c      	movs	r4, r1
 8002b4c:	9000      	str	r0, [sp, #0]
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	da00      	bge.n	8002b54 <_printf_common+0x14>
 8002b52:	0013      	movs	r3, r2
 8002b54:	0022      	movs	r2, r4
 8002b56:	6033      	str	r3, [r6, #0]
 8002b58:	3243      	adds	r2, #67	@ 0x43
 8002b5a:	7812      	ldrb	r2, [r2, #0]
 8002b5c:	2a00      	cmp	r2, #0
 8002b5e:	d001      	beq.n	8002b64 <_printf_common+0x24>
 8002b60:	3301      	adds	r3, #1
 8002b62:	6033      	str	r3, [r6, #0]
 8002b64:	6823      	ldr	r3, [r4, #0]
 8002b66:	069b      	lsls	r3, r3, #26
 8002b68:	d502      	bpl.n	8002b70 <_printf_common+0x30>
 8002b6a:	6833      	ldr	r3, [r6, #0]
 8002b6c:	3302      	adds	r3, #2
 8002b6e:	6033      	str	r3, [r6, #0]
 8002b70:	6822      	ldr	r2, [r4, #0]
 8002b72:	2306      	movs	r3, #6
 8002b74:	0015      	movs	r5, r2
 8002b76:	401d      	ands	r5, r3
 8002b78:	421a      	tst	r2, r3
 8002b7a:	d027      	beq.n	8002bcc <_printf_common+0x8c>
 8002b7c:	0023      	movs	r3, r4
 8002b7e:	3343      	adds	r3, #67	@ 0x43
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	1e5a      	subs	r2, r3, #1
 8002b84:	4193      	sbcs	r3, r2
 8002b86:	6822      	ldr	r2, [r4, #0]
 8002b88:	0692      	lsls	r2, r2, #26
 8002b8a:	d430      	bmi.n	8002bee <_printf_common+0xae>
 8002b8c:	0022      	movs	r2, r4
 8002b8e:	9901      	ldr	r1, [sp, #4]
 8002b90:	9800      	ldr	r0, [sp, #0]
 8002b92:	9d08      	ldr	r5, [sp, #32]
 8002b94:	3243      	adds	r2, #67	@ 0x43
 8002b96:	47a8      	blx	r5
 8002b98:	3001      	adds	r0, #1
 8002b9a:	d025      	beq.n	8002be8 <_printf_common+0xa8>
 8002b9c:	2206      	movs	r2, #6
 8002b9e:	6823      	ldr	r3, [r4, #0]
 8002ba0:	2500      	movs	r5, #0
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	2b04      	cmp	r3, #4
 8002ba6:	d105      	bne.n	8002bb4 <_printf_common+0x74>
 8002ba8:	6833      	ldr	r3, [r6, #0]
 8002baa:	68e5      	ldr	r5, [r4, #12]
 8002bac:	1aed      	subs	r5, r5, r3
 8002bae:	43eb      	mvns	r3, r5
 8002bb0:	17db      	asrs	r3, r3, #31
 8002bb2:	401d      	ands	r5, r3
 8002bb4:	68a3      	ldr	r3, [r4, #8]
 8002bb6:	6922      	ldr	r2, [r4, #16]
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	dd01      	ble.n	8002bc0 <_printf_common+0x80>
 8002bbc:	1a9b      	subs	r3, r3, r2
 8002bbe:	18ed      	adds	r5, r5, r3
 8002bc0:	2600      	movs	r6, #0
 8002bc2:	42b5      	cmp	r5, r6
 8002bc4:	d120      	bne.n	8002c08 <_printf_common+0xc8>
 8002bc6:	2000      	movs	r0, #0
 8002bc8:	e010      	b.n	8002bec <_printf_common+0xac>
 8002bca:	3501      	adds	r5, #1
 8002bcc:	68e3      	ldr	r3, [r4, #12]
 8002bce:	6832      	ldr	r2, [r6, #0]
 8002bd0:	1a9b      	subs	r3, r3, r2
 8002bd2:	42ab      	cmp	r3, r5
 8002bd4:	ddd2      	ble.n	8002b7c <_printf_common+0x3c>
 8002bd6:	0022      	movs	r2, r4
 8002bd8:	2301      	movs	r3, #1
 8002bda:	9901      	ldr	r1, [sp, #4]
 8002bdc:	9800      	ldr	r0, [sp, #0]
 8002bde:	9f08      	ldr	r7, [sp, #32]
 8002be0:	3219      	adds	r2, #25
 8002be2:	47b8      	blx	r7
 8002be4:	3001      	adds	r0, #1
 8002be6:	d1f0      	bne.n	8002bca <_printf_common+0x8a>
 8002be8:	2001      	movs	r0, #1
 8002bea:	4240      	negs	r0, r0
 8002bec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002bee:	2030      	movs	r0, #48	@ 0x30
 8002bf0:	18e1      	adds	r1, r4, r3
 8002bf2:	3143      	adds	r1, #67	@ 0x43
 8002bf4:	7008      	strb	r0, [r1, #0]
 8002bf6:	0021      	movs	r1, r4
 8002bf8:	1c5a      	adds	r2, r3, #1
 8002bfa:	3145      	adds	r1, #69	@ 0x45
 8002bfc:	7809      	ldrb	r1, [r1, #0]
 8002bfe:	18a2      	adds	r2, r4, r2
 8002c00:	3243      	adds	r2, #67	@ 0x43
 8002c02:	3302      	adds	r3, #2
 8002c04:	7011      	strb	r1, [r2, #0]
 8002c06:	e7c1      	b.n	8002b8c <_printf_common+0x4c>
 8002c08:	0022      	movs	r2, r4
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	9901      	ldr	r1, [sp, #4]
 8002c0e:	9800      	ldr	r0, [sp, #0]
 8002c10:	9f08      	ldr	r7, [sp, #32]
 8002c12:	321a      	adds	r2, #26
 8002c14:	47b8      	blx	r7
 8002c16:	3001      	adds	r0, #1
 8002c18:	d0e6      	beq.n	8002be8 <_printf_common+0xa8>
 8002c1a:	3601      	adds	r6, #1
 8002c1c:	e7d1      	b.n	8002bc2 <_printf_common+0x82>
	...

08002c20 <_printf_i>:
 8002c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c22:	b08b      	sub	sp, #44	@ 0x2c
 8002c24:	9206      	str	r2, [sp, #24]
 8002c26:	000a      	movs	r2, r1
 8002c28:	3243      	adds	r2, #67	@ 0x43
 8002c2a:	9307      	str	r3, [sp, #28]
 8002c2c:	9005      	str	r0, [sp, #20]
 8002c2e:	9203      	str	r2, [sp, #12]
 8002c30:	7e0a      	ldrb	r2, [r1, #24]
 8002c32:	000c      	movs	r4, r1
 8002c34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8002c36:	2a78      	cmp	r2, #120	@ 0x78
 8002c38:	d809      	bhi.n	8002c4e <_printf_i+0x2e>
 8002c3a:	2a62      	cmp	r2, #98	@ 0x62
 8002c3c:	d80b      	bhi.n	8002c56 <_printf_i+0x36>
 8002c3e:	2a00      	cmp	r2, #0
 8002c40:	d100      	bne.n	8002c44 <_printf_i+0x24>
 8002c42:	e0ba      	b.n	8002dba <_printf_i+0x19a>
 8002c44:	497a      	ldr	r1, [pc, #488]	@ (8002e30 <_printf_i+0x210>)
 8002c46:	9104      	str	r1, [sp, #16]
 8002c48:	2a58      	cmp	r2, #88	@ 0x58
 8002c4a:	d100      	bne.n	8002c4e <_printf_i+0x2e>
 8002c4c:	e08e      	b.n	8002d6c <_printf_i+0x14c>
 8002c4e:	0025      	movs	r5, r4
 8002c50:	3542      	adds	r5, #66	@ 0x42
 8002c52:	702a      	strb	r2, [r5, #0]
 8002c54:	e022      	b.n	8002c9c <_printf_i+0x7c>
 8002c56:	0010      	movs	r0, r2
 8002c58:	3863      	subs	r0, #99	@ 0x63
 8002c5a:	2815      	cmp	r0, #21
 8002c5c:	d8f7      	bhi.n	8002c4e <_printf_i+0x2e>
 8002c5e:	f7fd fa37 	bl	80000d0 <__gnu_thumb1_case_shi>
 8002c62:	0016      	.short	0x0016
 8002c64:	fff6001f 	.word	0xfff6001f
 8002c68:	fff6fff6 	.word	0xfff6fff6
 8002c6c:	001ffff6 	.word	0x001ffff6
 8002c70:	fff6fff6 	.word	0xfff6fff6
 8002c74:	fff6fff6 	.word	0xfff6fff6
 8002c78:	0036009f 	.word	0x0036009f
 8002c7c:	fff6007e 	.word	0xfff6007e
 8002c80:	00b0fff6 	.word	0x00b0fff6
 8002c84:	0036fff6 	.word	0x0036fff6
 8002c88:	fff6fff6 	.word	0xfff6fff6
 8002c8c:	0082      	.short	0x0082
 8002c8e:	0025      	movs	r5, r4
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	3542      	adds	r5, #66	@ 0x42
 8002c94:	1d11      	adds	r1, r2, #4
 8002c96:	6019      	str	r1, [r3, #0]
 8002c98:	6813      	ldr	r3, [r2, #0]
 8002c9a:	702b      	strb	r3, [r5, #0]
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e09e      	b.n	8002dde <_printf_i+0x1be>
 8002ca0:	6818      	ldr	r0, [r3, #0]
 8002ca2:	6809      	ldr	r1, [r1, #0]
 8002ca4:	1d02      	adds	r2, r0, #4
 8002ca6:	060d      	lsls	r5, r1, #24
 8002ca8:	d50b      	bpl.n	8002cc2 <_printf_i+0xa2>
 8002caa:	6806      	ldr	r6, [r0, #0]
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	2e00      	cmp	r6, #0
 8002cb0:	da03      	bge.n	8002cba <_printf_i+0x9a>
 8002cb2:	232d      	movs	r3, #45	@ 0x2d
 8002cb4:	9a03      	ldr	r2, [sp, #12]
 8002cb6:	4276      	negs	r6, r6
 8002cb8:	7013      	strb	r3, [r2, #0]
 8002cba:	4b5d      	ldr	r3, [pc, #372]	@ (8002e30 <_printf_i+0x210>)
 8002cbc:	270a      	movs	r7, #10
 8002cbe:	9304      	str	r3, [sp, #16]
 8002cc0:	e018      	b.n	8002cf4 <_printf_i+0xd4>
 8002cc2:	6806      	ldr	r6, [r0, #0]
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	0649      	lsls	r1, r1, #25
 8002cc8:	d5f1      	bpl.n	8002cae <_printf_i+0x8e>
 8002cca:	b236      	sxth	r6, r6
 8002ccc:	e7ef      	b.n	8002cae <_printf_i+0x8e>
 8002cce:	6808      	ldr	r0, [r1, #0]
 8002cd0:	6819      	ldr	r1, [r3, #0]
 8002cd2:	c940      	ldmia	r1!, {r6}
 8002cd4:	0605      	lsls	r5, r0, #24
 8002cd6:	d402      	bmi.n	8002cde <_printf_i+0xbe>
 8002cd8:	0640      	lsls	r0, r0, #25
 8002cda:	d500      	bpl.n	8002cde <_printf_i+0xbe>
 8002cdc:	b2b6      	uxth	r6, r6
 8002cde:	6019      	str	r1, [r3, #0]
 8002ce0:	4b53      	ldr	r3, [pc, #332]	@ (8002e30 <_printf_i+0x210>)
 8002ce2:	270a      	movs	r7, #10
 8002ce4:	9304      	str	r3, [sp, #16]
 8002ce6:	2a6f      	cmp	r2, #111	@ 0x6f
 8002ce8:	d100      	bne.n	8002cec <_printf_i+0xcc>
 8002cea:	3f02      	subs	r7, #2
 8002cec:	0023      	movs	r3, r4
 8002cee:	2200      	movs	r2, #0
 8002cf0:	3343      	adds	r3, #67	@ 0x43
 8002cf2:	701a      	strb	r2, [r3, #0]
 8002cf4:	6863      	ldr	r3, [r4, #4]
 8002cf6:	60a3      	str	r3, [r4, #8]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	db06      	blt.n	8002d0a <_printf_i+0xea>
 8002cfc:	2104      	movs	r1, #4
 8002cfe:	6822      	ldr	r2, [r4, #0]
 8002d00:	9d03      	ldr	r5, [sp, #12]
 8002d02:	438a      	bics	r2, r1
 8002d04:	6022      	str	r2, [r4, #0]
 8002d06:	4333      	orrs	r3, r6
 8002d08:	d00c      	beq.n	8002d24 <_printf_i+0x104>
 8002d0a:	9d03      	ldr	r5, [sp, #12]
 8002d0c:	0030      	movs	r0, r6
 8002d0e:	0039      	movs	r1, r7
 8002d10:	f7fd fa6e 	bl	80001f0 <__aeabi_uidivmod>
 8002d14:	9b04      	ldr	r3, [sp, #16]
 8002d16:	3d01      	subs	r5, #1
 8002d18:	5c5b      	ldrb	r3, [r3, r1]
 8002d1a:	702b      	strb	r3, [r5, #0]
 8002d1c:	0033      	movs	r3, r6
 8002d1e:	0006      	movs	r6, r0
 8002d20:	429f      	cmp	r7, r3
 8002d22:	d9f3      	bls.n	8002d0c <_printf_i+0xec>
 8002d24:	2f08      	cmp	r7, #8
 8002d26:	d109      	bne.n	8002d3c <_printf_i+0x11c>
 8002d28:	6823      	ldr	r3, [r4, #0]
 8002d2a:	07db      	lsls	r3, r3, #31
 8002d2c:	d506      	bpl.n	8002d3c <_printf_i+0x11c>
 8002d2e:	6862      	ldr	r2, [r4, #4]
 8002d30:	6923      	ldr	r3, [r4, #16]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	dc02      	bgt.n	8002d3c <_printf_i+0x11c>
 8002d36:	2330      	movs	r3, #48	@ 0x30
 8002d38:	3d01      	subs	r5, #1
 8002d3a:	702b      	strb	r3, [r5, #0]
 8002d3c:	9b03      	ldr	r3, [sp, #12]
 8002d3e:	1b5b      	subs	r3, r3, r5
 8002d40:	6123      	str	r3, [r4, #16]
 8002d42:	9b07      	ldr	r3, [sp, #28]
 8002d44:	0021      	movs	r1, r4
 8002d46:	9300      	str	r3, [sp, #0]
 8002d48:	9805      	ldr	r0, [sp, #20]
 8002d4a:	9b06      	ldr	r3, [sp, #24]
 8002d4c:	aa09      	add	r2, sp, #36	@ 0x24
 8002d4e:	f7ff fef7 	bl	8002b40 <_printf_common>
 8002d52:	3001      	adds	r0, #1
 8002d54:	d148      	bne.n	8002de8 <_printf_i+0x1c8>
 8002d56:	2001      	movs	r0, #1
 8002d58:	4240      	negs	r0, r0
 8002d5a:	b00b      	add	sp, #44	@ 0x2c
 8002d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d5e:	2220      	movs	r2, #32
 8002d60:	6809      	ldr	r1, [r1, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	6022      	str	r2, [r4, #0]
 8002d66:	2278      	movs	r2, #120	@ 0x78
 8002d68:	4932      	ldr	r1, [pc, #200]	@ (8002e34 <_printf_i+0x214>)
 8002d6a:	9104      	str	r1, [sp, #16]
 8002d6c:	0021      	movs	r1, r4
 8002d6e:	3145      	adds	r1, #69	@ 0x45
 8002d70:	700a      	strb	r2, [r1, #0]
 8002d72:	6819      	ldr	r1, [r3, #0]
 8002d74:	6822      	ldr	r2, [r4, #0]
 8002d76:	c940      	ldmia	r1!, {r6}
 8002d78:	0610      	lsls	r0, r2, #24
 8002d7a:	d402      	bmi.n	8002d82 <_printf_i+0x162>
 8002d7c:	0650      	lsls	r0, r2, #25
 8002d7e:	d500      	bpl.n	8002d82 <_printf_i+0x162>
 8002d80:	b2b6      	uxth	r6, r6
 8002d82:	6019      	str	r1, [r3, #0]
 8002d84:	07d3      	lsls	r3, r2, #31
 8002d86:	d502      	bpl.n	8002d8e <_printf_i+0x16e>
 8002d88:	2320      	movs	r3, #32
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	6023      	str	r3, [r4, #0]
 8002d8e:	2e00      	cmp	r6, #0
 8002d90:	d001      	beq.n	8002d96 <_printf_i+0x176>
 8002d92:	2710      	movs	r7, #16
 8002d94:	e7aa      	b.n	8002cec <_printf_i+0xcc>
 8002d96:	2220      	movs	r2, #32
 8002d98:	6823      	ldr	r3, [r4, #0]
 8002d9a:	4393      	bics	r3, r2
 8002d9c:	6023      	str	r3, [r4, #0]
 8002d9e:	e7f8      	b.n	8002d92 <_printf_i+0x172>
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	680d      	ldr	r5, [r1, #0]
 8002da4:	1d10      	adds	r0, r2, #4
 8002da6:	6949      	ldr	r1, [r1, #20]
 8002da8:	6018      	str	r0, [r3, #0]
 8002daa:	6813      	ldr	r3, [r2, #0]
 8002dac:	062e      	lsls	r6, r5, #24
 8002dae:	d501      	bpl.n	8002db4 <_printf_i+0x194>
 8002db0:	6019      	str	r1, [r3, #0]
 8002db2:	e002      	b.n	8002dba <_printf_i+0x19a>
 8002db4:	066d      	lsls	r5, r5, #25
 8002db6:	d5fb      	bpl.n	8002db0 <_printf_i+0x190>
 8002db8:	8019      	strh	r1, [r3, #0]
 8002dba:	2300      	movs	r3, #0
 8002dbc:	9d03      	ldr	r5, [sp, #12]
 8002dbe:	6123      	str	r3, [r4, #16]
 8002dc0:	e7bf      	b.n	8002d42 <_printf_i+0x122>
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	1d11      	adds	r1, r2, #4
 8002dc6:	6019      	str	r1, [r3, #0]
 8002dc8:	6815      	ldr	r5, [r2, #0]
 8002dca:	2100      	movs	r1, #0
 8002dcc:	0028      	movs	r0, r5
 8002dce:	6862      	ldr	r2, [r4, #4]
 8002dd0:	f000 f856 	bl	8002e80 <memchr>
 8002dd4:	2800      	cmp	r0, #0
 8002dd6:	d001      	beq.n	8002ddc <_printf_i+0x1bc>
 8002dd8:	1b40      	subs	r0, r0, r5
 8002dda:	6060      	str	r0, [r4, #4]
 8002ddc:	6863      	ldr	r3, [r4, #4]
 8002dde:	6123      	str	r3, [r4, #16]
 8002de0:	2300      	movs	r3, #0
 8002de2:	9a03      	ldr	r2, [sp, #12]
 8002de4:	7013      	strb	r3, [r2, #0]
 8002de6:	e7ac      	b.n	8002d42 <_printf_i+0x122>
 8002de8:	002a      	movs	r2, r5
 8002dea:	6923      	ldr	r3, [r4, #16]
 8002dec:	9906      	ldr	r1, [sp, #24]
 8002dee:	9805      	ldr	r0, [sp, #20]
 8002df0:	9d07      	ldr	r5, [sp, #28]
 8002df2:	47a8      	blx	r5
 8002df4:	3001      	adds	r0, #1
 8002df6:	d0ae      	beq.n	8002d56 <_printf_i+0x136>
 8002df8:	6823      	ldr	r3, [r4, #0]
 8002dfa:	079b      	lsls	r3, r3, #30
 8002dfc:	d415      	bmi.n	8002e2a <_printf_i+0x20a>
 8002dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e00:	68e0      	ldr	r0, [r4, #12]
 8002e02:	4298      	cmp	r0, r3
 8002e04:	daa9      	bge.n	8002d5a <_printf_i+0x13a>
 8002e06:	0018      	movs	r0, r3
 8002e08:	e7a7      	b.n	8002d5a <_printf_i+0x13a>
 8002e0a:	0022      	movs	r2, r4
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	9906      	ldr	r1, [sp, #24]
 8002e10:	9805      	ldr	r0, [sp, #20]
 8002e12:	9e07      	ldr	r6, [sp, #28]
 8002e14:	3219      	adds	r2, #25
 8002e16:	47b0      	blx	r6
 8002e18:	3001      	adds	r0, #1
 8002e1a:	d09c      	beq.n	8002d56 <_printf_i+0x136>
 8002e1c:	3501      	adds	r5, #1
 8002e1e:	68e3      	ldr	r3, [r4, #12]
 8002e20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002e22:	1a9b      	subs	r3, r3, r2
 8002e24:	42ab      	cmp	r3, r5
 8002e26:	dcf0      	bgt.n	8002e0a <_printf_i+0x1ea>
 8002e28:	e7e9      	b.n	8002dfe <_printf_i+0x1de>
 8002e2a:	2500      	movs	r5, #0
 8002e2c:	e7f7      	b.n	8002e1e <_printf_i+0x1fe>
 8002e2e:	46c0      	nop			@ (mov r8, r8)
 8002e30:	080031cd 	.word	0x080031cd
 8002e34:	080031de 	.word	0x080031de

08002e38 <memmove>:
 8002e38:	b510      	push	{r4, lr}
 8002e3a:	4288      	cmp	r0, r1
 8002e3c:	d902      	bls.n	8002e44 <memmove+0xc>
 8002e3e:	188b      	adds	r3, r1, r2
 8002e40:	4298      	cmp	r0, r3
 8002e42:	d308      	bcc.n	8002e56 <memmove+0x1e>
 8002e44:	2300      	movs	r3, #0
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d007      	beq.n	8002e5a <memmove+0x22>
 8002e4a:	5ccc      	ldrb	r4, [r1, r3]
 8002e4c:	54c4      	strb	r4, [r0, r3]
 8002e4e:	3301      	adds	r3, #1
 8002e50:	e7f9      	b.n	8002e46 <memmove+0xe>
 8002e52:	5c8b      	ldrb	r3, [r1, r2]
 8002e54:	5483      	strb	r3, [r0, r2]
 8002e56:	3a01      	subs	r2, #1
 8002e58:	d2fb      	bcs.n	8002e52 <memmove+0x1a>
 8002e5a:	bd10      	pop	{r4, pc}

08002e5c <_sbrk_r>:
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	b570      	push	{r4, r5, r6, lr}
 8002e60:	4d06      	ldr	r5, [pc, #24]	@ (8002e7c <_sbrk_r+0x20>)
 8002e62:	0004      	movs	r4, r0
 8002e64:	0008      	movs	r0, r1
 8002e66:	602b      	str	r3, [r5, #0]
 8002e68:	f7ff fb5a 	bl	8002520 <_sbrk>
 8002e6c:	1c43      	adds	r3, r0, #1
 8002e6e:	d103      	bne.n	8002e78 <_sbrk_r+0x1c>
 8002e70:	682b      	ldr	r3, [r5, #0]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d000      	beq.n	8002e78 <_sbrk_r+0x1c>
 8002e76:	6023      	str	r3, [r4, #0]
 8002e78:	bd70      	pop	{r4, r5, r6, pc}
 8002e7a:	46c0      	nop			@ (mov r8, r8)
 8002e7c:	20000578 	.word	0x20000578

08002e80 <memchr>:
 8002e80:	b2c9      	uxtb	r1, r1
 8002e82:	1882      	adds	r2, r0, r2
 8002e84:	4290      	cmp	r0, r2
 8002e86:	d101      	bne.n	8002e8c <memchr+0xc>
 8002e88:	2000      	movs	r0, #0
 8002e8a:	4770      	bx	lr
 8002e8c:	7803      	ldrb	r3, [r0, #0]
 8002e8e:	428b      	cmp	r3, r1
 8002e90:	d0fb      	beq.n	8002e8a <memchr+0xa>
 8002e92:	3001      	adds	r0, #1
 8002e94:	e7f6      	b.n	8002e84 <memchr+0x4>

08002e96 <memcpy>:
 8002e96:	2300      	movs	r3, #0
 8002e98:	b510      	push	{r4, lr}
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d100      	bne.n	8002ea0 <memcpy+0xa>
 8002e9e:	bd10      	pop	{r4, pc}
 8002ea0:	5ccc      	ldrb	r4, [r1, r3]
 8002ea2:	54c4      	strb	r4, [r0, r3]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	e7f8      	b.n	8002e9a <memcpy+0x4>

08002ea8 <_realloc_r>:
 8002ea8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002eaa:	0006      	movs	r6, r0
 8002eac:	000c      	movs	r4, r1
 8002eae:	0015      	movs	r5, r2
 8002eb0:	2900      	cmp	r1, #0
 8002eb2:	d105      	bne.n	8002ec0 <_realloc_r+0x18>
 8002eb4:	0011      	movs	r1, r2
 8002eb6:	f7ff fc4b 	bl	8002750 <_malloc_r>
 8002eba:	0004      	movs	r4, r0
 8002ebc:	0020      	movs	r0, r4
 8002ebe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002ec0:	2a00      	cmp	r2, #0
 8002ec2:	d103      	bne.n	8002ecc <_realloc_r+0x24>
 8002ec4:	f7ff fbd8 	bl	8002678 <_free_r>
 8002ec8:	002c      	movs	r4, r5
 8002eca:	e7f7      	b.n	8002ebc <_realloc_r+0x14>
 8002ecc:	f000 f81c 	bl	8002f08 <_malloc_usable_size_r>
 8002ed0:	0007      	movs	r7, r0
 8002ed2:	4285      	cmp	r5, r0
 8002ed4:	d802      	bhi.n	8002edc <_realloc_r+0x34>
 8002ed6:	0843      	lsrs	r3, r0, #1
 8002ed8:	42ab      	cmp	r3, r5
 8002eda:	d3ef      	bcc.n	8002ebc <_realloc_r+0x14>
 8002edc:	0029      	movs	r1, r5
 8002ede:	0030      	movs	r0, r6
 8002ee0:	f7ff fc36 	bl	8002750 <_malloc_r>
 8002ee4:	9001      	str	r0, [sp, #4]
 8002ee6:	2800      	cmp	r0, #0
 8002ee8:	d101      	bne.n	8002eee <_realloc_r+0x46>
 8002eea:	9c01      	ldr	r4, [sp, #4]
 8002eec:	e7e6      	b.n	8002ebc <_realloc_r+0x14>
 8002eee:	002a      	movs	r2, r5
 8002ef0:	42bd      	cmp	r5, r7
 8002ef2:	d900      	bls.n	8002ef6 <_realloc_r+0x4e>
 8002ef4:	003a      	movs	r2, r7
 8002ef6:	0021      	movs	r1, r4
 8002ef8:	9801      	ldr	r0, [sp, #4]
 8002efa:	f7ff ffcc 	bl	8002e96 <memcpy>
 8002efe:	0021      	movs	r1, r4
 8002f00:	0030      	movs	r0, r6
 8002f02:	f7ff fbb9 	bl	8002678 <_free_r>
 8002f06:	e7f0      	b.n	8002eea <_realloc_r+0x42>

08002f08 <_malloc_usable_size_r>:
 8002f08:	1f0b      	subs	r3, r1, #4
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	1f18      	subs	r0, r3, #4
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	da01      	bge.n	8002f16 <_malloc_usable_size_r+0xe>
 8002f12:	580b      	ldr	r3, [r1, r0]
 8002f14:	18c0      	adds	r0, r0, r3
 8002f16:	4770      	bx	lr

08002f18 <__udivmoddi4>:
 8002f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f1a:	4657      	mov	r7, sl
 8002f1c:	464e      	mov	r6, r9
 8002f1e:	4645      	mov	r5, r8
 8002f20:	46de      	mov	lr, fp
 8002f22:	b5e0      	push	{r5, r6, r7, lr}
 8002f24:	0004      	movs	r4, r0
 8002f26:	000d      	movs	r5, r1
 8002f28:	4692      	mov	sl, r2
 8002f2a:	4699      	mov	r9, r3
 8002f2c:	b083      	sub	sp, #12
 8002f2e:	428b      	cmp	r3, r1
 8002f30:	d830      	bhi.n	8002f94 <__udivmoddi4+0x7c>
 8002f32:	d02d      	beq.n	8002f90 <__udivmoddi4+0x78>
 8002f34:	4649      	mov	r1, r9
 8002f36:	4650      	mov	r0, sl
 8002f38:	f7fd fa6a 	bl	8000410 <__clzdi2>
 8002f3c:	0029      	movs	r1, r5
 8002f3e:	0006      	movs	r6, r0
 8002f40:	0020      	movs	r0, r4
 8002f42:	f7fd fa65 	bl	8000410 <__clzdi2>
 8002f46:	1a33      	subs	r3, r6, r0
 8002f48:	4698      	mov	r8, r3
 8002f4a:	3b20      	subs	r3, #32
 8002f4c:	d434      	bmi.n	8002fb8 <__udivmoddi4+0xa0>
 8002f4e:	469b      	mov	fp, r3
 8002f50:	4653      	mov	r3, sl
 8002f52:	465a      	mov	r2, fp
 8002f54:	4093      	lsls	r3, r2
 8002f56:	4642      	mov	r2, r8
 8002f58:	001f      	movs	r7, r3
 8002f5a:	4653      	mov	r3, sl
 8002f5c:	4093      	lsls	r3, r2
 8002f5e:	001e      	movs	r6, r3
 8002f60:	42af      	cmp	r7, r5
 8002f62:	d83b      	bhi.n	8002fdc <__udivmoddi4+0xc4>
 8002f64:	42af      	cmp	r7, r5
 8002f66:	d100      	bne.n	8002f6a <__udivmoddi4+0x52>
 8002f68:	e079      	b.n	800305e <__udivmoddi4+0x146>
 8002f6a:	465b      	mov	r3, fp
 8002f6c:	1ba4      	subs	r4, r4, r6
 8002f6e:	41bd      	sbcs	r5, r7
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	da00      	bge.n	8002f76 <__udivmoddi4+0x5e>
 8002f74:	e076      	b.n	8003064 <__udivmoddi4+0x14c>
 8002f76:	2200      	movs	r2, #0
 8002f78:	2300      	movs	r3, #0
 8002f7a:	9200      	str	r2, [sp, #0]
 8002f7c:	9301      	str	r3, [sp, #4]
 8002f7e:	2301      	movs	r3, #1
 8002f80:	465a      	mov	r2, fp
 8002f82:	4093      	lsls	r3, r2
 8002f84:	9301      	str	r3, [sp, #4]
 8002f86:	2301      	movs	r3, #1
 8002f88:	4642      	mov	r2, r8
 8002f8a:	4093      	lsls	r3, r2
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	e029      	b.n	8002fe4 <__udivmoddi4+0xcc>
 8002f90:	4282      	cmp	r2, r0
 8002f92:	d9cf      	bls.n	8002f34 <__udivmoddi4+0x1c>
 8002f94:	2200      	movs	r2, #0
 8002f96:	2300      	movs	r3, #0
 8002f98:	9200      	str	r2, [sp, #0]
 8002f9a:	9301      	str	r3, [sp, #4]
 8002f9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <__udivmoddi4+0x8e>
 8002fa2:	601c      	str	r4, [r3, #0]
 8002fa4:	605d      	str	r5, [r3, #4]
 8002fa6:	9800      	ldr	r0, [sp, #0]
 8002fa8:	9901      	ldr	r1, [sp, #4]
 8002faa:	b003      	add	sp, #12
 8002fac:	bcf0      	pop	{r4, r5, r6, r7}
 8002fae:	46bb      	mov	fp, r7
 8002fb0:	46b2      	mov	sl, r6
 8002fb2:	46a9      	mov	r9, r5
 8002fb4:	46a0      	mov	r8, r4
 8002fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fb8:	4642      	mov	r2, r8
 8002fba:	469b      	mov	fp, r3
 8002fbc:	2320      	movs	r3, #32
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	4652      	mov	r2, sl
 8002fc2:	40da      	lsrs	r2, r3
 8002fc4:	4641      	mov	r1, r8
 8002fc6:	0013      	movs	r3, r2
 8002fc8:	464a      	mov	r2, r9
 8002fca:	408a      	lsls	r2, r1
 8002fcc:	0017      	movs	r7, r2
 8002fce:	4642      	mov	r2, r8
 8002fd0:	431f      	orrs	r7, r3
 8002fd2:	4653      	mov	r3, sl
 8002fd4:	4093      	lsls	r3, r2
 8002fd6:	001e      	movs	r6, r3
 8002fd8:	42af      	cmp	r7, r5
 8002fda:	d9c3      	bls.n	8002f64 <__udivmoddi4+0x4c>
 8002fdc:	2200      	movs	r2, #0
 8002fde:	2300      	movs	r3, #0
 8002fe0:	9200      	str	r2, [sp, #0]
 8002fe2:	9301      	str	r3, [sp, #4]
 8002fe4:	4643      	mov	r3, r8
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0d8      	beq.n	8002f9c <__udivmoddi4+0x84>
 8002fea:	07fb      	lsls	r3, r7, #31
 8002fec:	0872      	lsrs	r2, r6, #1
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	4646      	mov	r6, r8
 8002ff2:	087b      	lsrs	r3, r7, #1
 8002ff4:	e00e      	b.n	8003014 <__udivmoddi4+0xfc>
 8002ff6:	42ab      	cmp	r3, r5
 8002ff8:	d101      	bne.n	8002ffe <__udivmoddi4+0xe6>
 8002ffa:	42a2      	cmp	r2, r4
 8002ffc:	d80c      	bhi.n	8003018 <__udivmoddi4+0x100>
 8002ffe:	1aa4      	subs	r4, r4, r2
 8003000:	419d      	sbcs	r5, r3
 8003002:	2001      	movs	r0, #1
 8003004:	1924      	adds	r4, r4, r4
 8003006:	416d      	adcs	r5, r5
 8003008:	2100      	movs	r1, #0
 800300a:	3e01      	subs	r6, #1
 800300c:	1824      	adds	r4, r4, r0
 800300e:	414d      	adcs	r5, r1
 8003010:	2e00      	cmp	r6, #0
 8003012:	d006      	beq.n	8003022 <__udivmoddi4+0x10a>
 8003014:	42ab      	cmp	r3, r5
 8003016:	d9ee      	bls.n	8002ff6 <__udivmoddi4+0xde>
 8003018:	3e01      	subs	r6, #1
 800301a:	1924      	adds	r4, r4, r4
 800301c:	416d      	adcs	r5, r5
 800301e:	2e00      	cmp	r6, #0
 8003020:	d1f8      	bne.n	8003014 <__udivmoddi4+0xfc>
 8003022:	9800      	ldr	r0, [sp, #0]
 8003024:	9901      	ldr	r1, [sp, #4]
 8003026:	465b      	mov	r3, fp
 8003028:	1900      	adds	r0, r0, r4
 800302a:	4169      	adcs	r1, r5
 800302c:	2b00      	cmp	r3, #0
 800302e:	db24      	blt.n	800307a <__udivmoddi4+0x162>
 8003030:	002b      	movs	r3, r5
 8003032:	465a      	mov	r2, fp
 8003034:	4646      	mov	r6, r8
 8003036:	40d3      	lsrs	r3, r2
 8003038:	002a      	movs	r2, r5
 800303a:	001c      	movs	r4, r3
 800303c:	40f2      	lsrs	r2, r6
 800303e:	465b      	mov	r3, fp
 8003040:	0015      	movs	r5, r2
 8003042:	2b00      	cmp	r3, #0
 8003044:	db2a      	blt.n	800309c <__udivmoddi4+0x184>
 8003046:	0026      	movs	r6, r4
 8003048:	409e      	lsls	r6, r3
 800304a:	0033      	movs	r3, r6
 800304c:	0026      	movs	r6, r4
 800304e:	4647      	mov	r7, r8
 8003050:	40be      	lsls	r6, r7
 8003052:	0032      	movs	r2, r6
 8003054:	1a80      	subs	r0, r0, r2
 8003056:	4199      	sbcs	r1, r3
 8003058:	9000      	str	r0, [sp, #0]
 800305a:	9101      	str	r1, [sp, #4]
 800305c:	e79e      	b.n	8002f9c <__udivmoddi4+0x84>
 800305e:	42a3      	cmp	r3, r4
 8003060:	d8bc      	bhi.n	8002fdc <__udivmoddi4+0xc4>
 8003062:	e782      	b.n	8002f6a <__udivmoddi4+0x52>
 8003064:	4642      	mov	r2, r8
 8003066:	2320      	movs	r3, #32
 8003068:	2100      	movs	r1, #0
 800306a:	1a9b      	subs	r3, r3, r2
 800306c:	2200      	movs	r2, #0
 800306e:	9100      	str	r1, [sp, #0]
 8003070:	9201      	str	r2, [sp, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	40da      	lsrs	r2, r3
 8003076:	9201      	str	r2, [sp, #4]
 8003078:	e785      	b.n	8002f86 <__udivmoddi4+0x6e>
 800307a:	4642      	mov	r2, r8
 800307c:	2320      	movs	r3, #32
 800307e:	1a9b      	subs	r3, r3, r2
 8003080:	002a      	movs	r2, r5
 8003082:	4646      	mov	r6, r8
 8003084:	409a      	lsls	r2, r3
 8003086:	0023      	movs	r3, r4
 8003088:	40f3      	lsrs	r3, r6
 800308a:	4646      	mov	r6, r8
 800308c:	4313      	orrs	r3, r2
 800308e:	002a      	movs	r2, r5
 8003090:	001c      	movs	r4, r3
 8003092:	40f2      	lsrs	r2, r6
 8003094:	465b      	mov	r3, fp
 8003096:	0015      	movs	r5, r2
 8003098:	2b00      	cmp	r3, #0
 800309a:	dad4      	bge.n	8003046 <__udivmoddi4+0x12e>
 800309c:	2320      	movs	r3, #32
 800309e:	4642      	mov	r2, r8
 80030a0:	002f      	movs	r7, r5
 80030a2:	1b9b      	subs	r3, r3, r6
 80030a4:	4097      	lsls	r7, r2
 80030a6:	0026      	movs	r6, r4
 80030a8:	40de      	lsrs	r6, r3
 80030aa:	003b      	movs	r3, r7
 80030ac:	4333      	orrs	r3, r6
 80030ae:	e7cd      	b.n	800304c <__udivmoddi4+0x134>

080030b0 <_init>:
 80030b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030b2:	46c0      	nop			@ (mov r8, r8)
 80030b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030b6:	bc08      	pop	{r3}
 80030b8:	469e      	mov	lr, r3
 80030ba:	4770      	bx	lr

080030bc <_fini>:
 80030bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030be:	46c0      	nop			@ (mov r8, r8)
 80030c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030c2:	bc08      	pop	{r3}
 80030c4:	469e      	mov	lr, r3
 80030c6:	4770      	bx	lr
