0.7
2020.2
Nov 18 2020
09:47:47
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/hdl/RFSoC_Simplified_block_04_wrapper.v,1677132475,verilog,,,,RFSoC_Simplified_block_04_wrapper,,axi_vip_v1_1_8;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/da1e/hdl;../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.ip_user_files/bd/RFSoC_Simplified_block_04/ip/RFSoC_Simplified_block_04_AXI2FIFO_0_0/sim/RFSoC_Simplified_block_04_AXI2FIFO_0_0.sv,1677130516,systemVerilog,,,,RFSoC_Simplified_block_04_AXI2FIFO_0_0,,axi_vip_v1_1_8;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/da1e/hdl;../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.ip_user_files/bd/RFSoC_Simplified_block_04/ip/RFSoC_Simplified_block_04_RTO_Core0_0_0/sim/RFSoC_Simplified_block_04_RTO_Core0_0_0.sv,1677130516,systemVerilog,,,,RFSoC_Simplified_block_04_RTO_Core0_0_0,,axi_vip_v1_1_8;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/da1e/hdl;../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.ip_user_files/bd/RFSoC_Simplified_block_04/ip/RFSoC_Simplified_block_04_RTO_Core0_0_0/src/fifo_generator_0/sim/fifo_generator_0.v,1677130517,verilog,,,,fifo_generator_0,,axi_vip_v1_1_8;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/da1e/hdl;../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.ip_user_files/bd/RFSoC_Simplified_block_04/ip/RFSoC_Simplified_block_04_proc_sys_reset_0_0/sim/RFSoC_Simplified_block_04_proc_sys_reset_0_0.vhd,1677130516,vhdl,,,,rfsoc_simplified_block_04_proc_sys_reset_0_0,,,,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.ip_user_files/bd/RFSoC_Simplified_block_04/ip/RFSoC_Simplified_block_04_zynq_ultra_ps_e_0_0/sim/RFSoC_Simplified_block_04_zynq_ultra_ps_e_0_0_vip_wrapper.v,1677130516,verilog,,,,RFSoC_Simplified_block_04_zynq_ultra_ps_e_0_0,,axi_vip_v1_1_8;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/da1e/hdl;../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.ip_user_files/bd/RFSoC_Simplified_block_04/ipshared/72fb/src/AXI2FIFO.sv,1677130516,systemVerilog,,C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.ip_user_files/bd/RFSoC_Simplified_block_04/ip/RFSoC_Simplified_block_04_AXI2FIFO_0_0/sim/RFSoC_Simplified_block_04_AXI2FIFO_0_0.sv,,AXI2FIFO,,axi_vip_v1_1_8;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/da1e/hdl;../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.ip_user_files/bd/RFSoC_Simplified_block_04/ipshared/bb14/src/RTO_Core0.sv,1677130516,systemVerilog,,C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.ip_user_files/bd/RFSoC_Simplified_block_04/ip/RFSoC_Simplified_block_04_RTO_Core0_0_0/sim/RFSoC_Simplified_block_04_RTO_Core0_0_0.sv,,RTO_Core0,,axi_vip_v1_1_8;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/da1e/hdl;../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.ip_user_files/bd/RFSoC_Simplified_block_04/sim/RFSoC_Simplified_block_04.v,1677132163,verilog,,C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/hdl/RFSoC_Simplified_block_04_wrapper.v,,RFSoC_Simplified_block_04;RFSoC_Simplified_block_04_axi_interconnect_0_0;s00_couplers_imp_K8WYSW,,axi_vip_v1_1_8;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/da1e/hdl;../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,axi_vip_v1_1_8;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,,,,,,
C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_01/RFSoC_Simplified_04/RFSoC_Simplified_04.srcs/sim_1/new/TestBench_00.sv,1677132601,systemVerilog,,,,TestBench_00,,axi_vip_v1_1_8;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/da1e/hdl;../../../../RFSoC_Simplified_04.gen/sources_1/bd/RFSoC_Simplified_block_04/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
