{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 20:53:50 2014 " "Info: Processing started: Tue May 13 20:53:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dds_top -c dds_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dds_top -c dds_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "dds_top EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"dds_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 9 " "Warning: No exact pin location assignment(s) for 8 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sclk " "Info: Pin sclk not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sclk } } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 27 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din " "Info: Pin din not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { din } } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 28 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { din } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs " "Info: Pin cs not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { cs } } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 29 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_a_key_in " "Info: Pin set_a_key_in not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { set_a_key_in } } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 25 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_a_key_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { reset } } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 22 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_waveform_key_in " "Info: Pin set_waveform_key_in not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { set_waveform_key_in } } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 23 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_waveform_key_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_p_key_in " "Info: Pin set_p_key_in not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { set_p_key_in } } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 26 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_p_key_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_f_key_in " "Info: Pin set_f_key_in not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { set_f_key_in } } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 24 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_f_key_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:u7\|SCLK_REG " "Info: Destination node TLC5615:u7\|SCLK_REG" {  } { { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 41 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:u7|SCLK_REG } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u2\|key_out " "Info: Destination node key:u2\|key_out" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u2|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u5\|key_out " "Info: Destination node key:u5\|key_out" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u5|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u3\|key_out " "Info: Destination node key:u3\|key_out" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u3|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { clk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u3\|key_out  " "Info: Automatically promoted node key:u3\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_coding:u6\|f_control_temp\[13\]~94 " "Info: Destination node key_coding:u6\|f_control_temp\[13\]~94" {  } { { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 60 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:u6|f_control_temp[13]~94 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_coding:u6\|f_control_temp~95 " "Info: Destination node key_coding:u6\|f_control_temp~95" {  } { { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 35 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:u6|f_control_temp~95 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u3\|Selector0~2 " "Info: Destination node key:u3\|Selector0~2" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 33 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u3|Selector0~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u3|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLC5615:u7\|SCLK_REG  " "Info: Automatically promoted node TLC5615:u7\|SCLK_REG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:u7\|SCLK_REG~0 " "Info: Destination node TLC5615:u7\|SCLK_REG~0" {  } { { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 41 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:u7|SCLK_REG~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk " "Info: Destination node sclk" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sclk } } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 27 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 41 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:u7|SCLK_REG } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u5\|key_out  " "Info: Automatically promoted node key:u5\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_coding:u6\|p_control_temp\[6\]~40 " "Info: Destination node key_coding:u6\|p_control_temp\[6\]~40" {  } { { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 94 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:u6|p_control_temp[6]~40 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u5\|Selector0~2 " "Info: Destination node key:u5\|Selector0~2" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 33 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u5|Selector0~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u5|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u2\|key_out  " "Info: Automatically promoted node key:u2\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_coding:u6\|Add0~0 " "Info: Destination node key_coding:u6\|Add0~0" {  } { { "g:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:u6|Add0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_coding:u6\|Add0~1 " "Info: Destination node key_coding:u6\|Add0~1" {  } { { "g:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "g:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:u6|Add0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u2\|Selector0~2 " "Info: Destination node key:u2\|Selector0~2" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 33 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u2|Selector0~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u2|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 5 3 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 5 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register key_coding:u6\|f_control_temp\[0\] register DDS:u1\|register_32bus:u2\|data_32out\[31\] -7.76 ns " "Info: Slack time is -7.76 ns between source register \"key_coding:u6\|f_control_temp\[0\]\" and destination register \"DDS:u1\|register_32bus:u2\|data_32out\[31\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.883 ns + Largest register register " "Info: + Largest register to register requirement is -2.883 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 478 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 478; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns DDS:u1\|register_32bus:u2\|data_32out\[31\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'DDS:u1\|register_32bus:u2\|data_32out\[31\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 478 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 478; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns DDS:u1\|register_32bus:u2\|data_32out\[31\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'DDS:u1\|register_32bus:u2\|data_32out\[31\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.613 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 5.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.970 ns) 2.761 ns key:u3\|key_out 2 REG Unassigned 4 " "Info: 2: + IC(0.937 ns) + CELL(0.970 ns) = 2.761 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'key:u3\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { clk key:u3|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.000 ns) 4.115 ns key:u3\|key_out~clkctrl 3 COMB Unassigned 16 " "Info: 3: + IC(1.354 ns) + CELL(0.000 ns) = 4.115 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'key:u3\|key_out~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { key:u3|key_out key:u3|key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.613 ns key_coding:u6\|f_control_temp\[0\] 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 5.613 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'key_coding:u6\|f_control_temp\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { key:u3|key_out~clkctrl key_coding:u6|f_control_temp[0] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 44.36 % ) " "Info: Total cell delay = 2.490 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.123 ns ( 55.64 % ) " "Info: Total interconnect delay = 3.123 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.613 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 5.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.970 ns) 2.761 ns key:u3\|key_out 2 REG Unassigned 4 " "Info: 2: + IC(0.937 ns) + CELL(0.970 ns) = 2.761 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'key:u3\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { clk key:u3|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.000 ns) 4.115 ns key:u3\|key_out~clkctrl 3 COMB Unassigned 16 " "Info: 3: + IC(1.354 ns) + CELL(0.000 ns) = 4.115 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'key:u3\|key_out~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { key:u3|key_out key:u3|key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.613 ns key_coding:u6\|f_control_temp\[0\] 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 5.613 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'key_coding:u6\|f_control_temp\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { key:u3|key_out~clkctrl key_coding:u6|f_control_temp[0] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 44.36 % ) " "Info: Total cell delay = 2.490 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.123 ns ( 55.64 % ) " "Info: Total interconnect delay = 3.123 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.877 ns - Longest register register " "Info: - Longest register to register delay is 4.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_coding:u6\|f_control_temp\[0\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'key_coding:u6\|f_control_temp\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:u6|f_control_temp[0] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.621 ns) 1.576 ns DDS:u1\|register_32bus:u2\|data_32out\[0\]~33 2 COMB Unassigned 2 " "Info: 2: + IC(0.955 ns) + CELL(0.621 ns) = 1.576 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[0\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { key_coding:u6|f_control_temp[0] DDS:u1|register_32bus:u2|data_32out[0]~33 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.662 ns DDS:u1\|register_32bus:u2\|data_32out\[1\]~35 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.662 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[1\]~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[0]~33 DDS:u1|register_32bus:u2|data_32out[1]~35 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.748 ns DDS:u1\|register_32bus:u2\|data_32out\[2\]~37 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.748 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[2\]~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[1]~35 DDS:u1|register_32bus:u2|data_32out[2]~37 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.834 ns DDS:u1\|register_32bus:u2\|data_32out\[3\]~39 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.834 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[3\]~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[2]~37 DDS:u1|register_32bus:u2|data_32out[3]~39 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.920 ns DDS:u1\|register_32bus:u2\|data_32out\[4\]~41 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.920 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[4\]~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[3]~39 DDS:u1|register_32bus:u2|data_32out[4]~41 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.006 ns DDS:u1\|register_32bus:u2\|data_32out\[5\]~43 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.006 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[5\]~43'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[4]~41 DDS:u1|register_32bus:u2|data_32out[5]~43 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.092 ns DDS:u1\|register_32bus:u2\|data_32out\[6\]~45 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.092 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[6\]~45'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[5]~43 DDS:u1|register_32bus:u2|data_32out[6]~45 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.178 ns DDS:u1\|register_32bus:u2\|data_32out\[7\]~47 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.178 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[7\]~47'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[6]~45 DDS:u1|register_32bus:u2|data_32out[7]~47 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.264 ns DDS:u1\|register_32bus:u2\|data_32out\[8\]~49 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.264 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[8\]~49'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[7]~47 DDS:u1|register_32bus:u2|data_32out[8]~49 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.350 ns DDS:u1\|register_32bus:u2\|data_32out\[9\]~51 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.350 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[9\]~51'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[8]~49 DDS:u1|register_32bus:u2|data_32out[9]~51 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.436 ns DDS:u1\|register_32bus:u2\|data_32out\[10\]~53 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.436 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[10\]~53'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[9]~51 DDS:u1|register_32bus:u2|data_32out[10]~53 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.522 ns DDS:u1\|register_32bus:u2\|data_32out\[11\]~55 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.522 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[11\]~55'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[10]~53 DDS:u1|register_32bus:u2|data_32out[11]~55 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.608 ns DDS:u1\|register_32bus:u2\|data_32out\[12\]~57 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[12\]~57'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[11]~55 DDS:u1|register_32bus:u2|data_32out[12]~57 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.694 ns DDS:u1\|register_32bus:u2\|data_32out\[13\]~59 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.694 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[13\]~59'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[12]~57 DDS:u1|register_32bus:u2|data_32out[13]~59 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.780 ns DDS:u1\|register_32bus:u2\|data_32out\[14\]~61 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.780 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[14\]~61'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[13]~59 DDS:u1|register_32bus:u2|data_32out[14]~61 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.866 ns DDS:u1\|register_32bus:u2\|data_32out\[15\]~63 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.866 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[15\]~63'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[14]~61 DDS:u1|register_32bus:u2|data_32out[15]~63 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.059 ns DDS:u1\|register_32bus:u2\|data_32out\[16\]~65 18 COMB Unassigned 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 3.059 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[16\]~65'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { DDS:u1|register_32bus:u2|data_32out[15]~63 DDS:u1|register_32bus:u2|data_32out[16]~65 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.145 ns DDS:u1\|register_32bus:u2\|data_32out\[17\]~67 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.145 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[17\]~67'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[16]~65 DDS:u1|register_32bus:u2|data_32out[17]~67 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.231 ns DDS:u1\|register_32bus:u2\|data_32out\[18\]~69 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.231 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[18\]~69'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[17]~67 DDS:u1|register_32bus:u2|data_32out[18]~69 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.317 ns DDS:u1\|register_32bus:u2\|data_32out\[19\]~71 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.317 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[19\]~71'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[18]~69 DDS:u1|register_32bus:u2|data_32out[19]~71 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.403 ns DDS:u1\|register_32bus:u2\|data_32out\[20\]~73 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.403 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[20\]~73'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[19]~71 DDS:u1|register_32bus:u2|data_32out[20]~73 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.489 ns DDS:u1\|register_32bus:u2\|data_32out\[21\]~75 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.489 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[21\]~75'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[20]~73 DDS:u1|register_32bus:u2|data_32out[21]~75 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.575 ns DDS:u1\|register_32bus:u2\|data_32out\[22\]~77 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.575 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[22\]~77'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[21]~75 DDS:u1|register_32bus:u2|data_32out[22]~77 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.661 ns DDS:u1\|register_32bus:u2\|data_32out\[23\]~79 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.661 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[23\]~79'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[22]~77 DDS:u1|register_32bus:u2|data_32out[23]~79 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.747 ns DDS:u1\|register_32bus:u2\|data_32out\[24\]~81 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.747 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[24\]~81'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[23]~79 DDS:u1|register_32bus:u2|data_32out[24]~81 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.833 ns DDS:u1\|register_32bus:u2\|data_32out\[25\]~83 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.833 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[25\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[24]~81 DDS:u1|register_32bus:u2|data_32out[25]~83 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.919 ns DDS:u1\|register_32bus:u2\|data_32out\[26\]~85 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.919 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[26\]~85'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[25]~83 DDS:u1|register_32bus:u2|data_32out[26]~85 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.005 ns DDS:u1\|register_32bus:u2\|data_32out\[27\]~87 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.005 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[27\]~87'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[26]~85 DDS:u1|register_32bus:u2|data_32out[27]~87 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.091 ns DDS:u1\|register_32bus:u2\|data_32out\[28\]~89 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.091 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[28\]~89'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[27]~87 DDS:u1|register_32bus:u2|data_32out[28]~89 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.177 ns DDS:u1\|register_32bus:u2\|data_32out\[29\]~91 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.177 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[29\]~91'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[28]~89 DDS:u1|register_32bus:u2|data_32out[29]~91 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.263 ns DDS:u1\|register_32bus:u2\|data_32out\[30\]~93 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.263 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[30\]~93'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[29]~91 DDS:u1|register_32bus:u2|data_32out[30]~93 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.769 ns DDS:u1\|register_32bus:u2\|data_32out\[31\]~94 33 COMB Unassigned 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.769 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[31\]~94'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u1|register_32bus:u2|data_32out[30]~93 DDS:u1|register_32bus:u2|data_32out[31]~94 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.877 ns DDS:u1\|register_32bus:u2\|data_32out\[31\] 34 REG Unassigned 2 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.877 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'DDS:u1\|register_32bus:u2\|data_32out\[31\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DDS:u1|register_32bus:u2|data_32out[31]~94 DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.815 ns ( 78.22 % ) " "Info: Total cell delay = 3.815 ns ( 78.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 21.78 % ) " "Info: Total interconnect delay = 1.062 ns ( 21.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { key_coding:u6|f_control_temp[0] DDS:u1|register_32bus:u2|data_32out[0]~33 DDS:u1|register_32bus:u2|data_32out[1]~35 DDS:u1|register_32bus:u2|data_32out[2]~37 DDS:u1|register_32bus:u2|data_32out[3]~39 DDS:u1|register_32bus:u2|data_32out[4]~41 DDS:u1|register_32bus:u2|data_32out[5]~43 DDS:u1|register_32bus:u2|data_32out[6]~45 DDS:u1|register_32bus:u2|data_32out[7]~47 DDS:u1|register_32bus:u2|data_32out[8]~49 DDS:u1|register_32bus:u2|data_32out[9]~51 DDS:u1|register_32bus:u2|data_32out[10]~53 DDS:u1|register_32bus:u2|data_32out[11]~55 DDS:u1|register_32bus:u2|data_32out[12]~57 DDS:u1|register_32bus:u2|data_32out[13]~59 DDS:u1|register_32bus:u2|data_32out[14]~61 DDS:u1|register_32bus:u2|data_32out[15]~63 DDS:u1|register_32bus:u2|data_32out[16]~65 DDS:u1|register_32bus:u2|data_32out[17]~67 DDS:u1|register_32bus:u2|data_32out[18]~69 DDS:u1|register_32bus:u2|data_32out[19]~71 DDS:u1|register_32bus:u2|data_32out[20]~73 DDS:u1|register_32bus:u2|data_32out[21]~75 DDS:u1|register_32bus:u2|data_32out[22]~77 DDS:u1|register_32bus:u2|data_32out[23]~79 DDS:u1|register_32bus:u2|data_32out[24]~81 DDS:u1|register_32bus:u2|data_32out[25]~83 DDS:u1|register_32bus:u2|data_32out[26]~85 DDS:u1|register_32bus:u2|data_32out[27]~87 DDS:u1|register_32bus:u2|data_32out[28]~89 DDS:u1|register_32bus:u2|data_32out[29]~91 DDS:u1|register_32bus:u2|data_32out[30]~93 DDS:u1|register_32bus:u2|data_32out[31]~94 DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { key_coding:u6|f_control_temp[0] DDS:u1|register_32bus:u2|data_32out[0]~33 DDS:u1|register_32bus:u2|data_32out[1]~35 DDS:u1|register_32bus:u2|data_32out[2]~37 DDS:u1|register_32bus:u2|data_32out[3]~39 DDS:u1|register_32bus:u2|data_32out[4]~41 DDS:u1|register_32bus:u2|data_32out[5]~43 DDS:u1|register_32bus:u2|data_32out[6]~45 DDS:u1|register_32bus:u2|data_32out[7]~47 DDS:u1|register_32bus:u2|data_32out[8]~49 DDS:u1|register_32bus:u2|data_32out[9]~51 DDS:u1|register_32bus:u2|data_32out[10]~53 DDS:u1|register_32bus:u2|data_32out[11]~55 DDS:u1|register_32bus:u2|data_32out[12]~57 DDS:u1|register_32bus:u2|data_32out[13]~59 DDS:u1|register_32bus:u2|data_32out[14]~61 DDS:u1|register_32bus:u2|data_32out[15]~63 DDS:u1|register_32bus:u2|data_32out[16]~65 DDS:u1|register_32bus:u2|data_32out[17]~67 DDS:u1|register_32bus:u2|data_32out[18]~69 DDS:u1|register_32bus:u2|data_32out[19]~71 DDS:u1|register_32bus:u2|data_32out[20]~73 DDS:u1|register_32bus:u2|data_32out[21]~75 DDS:u1|register_32bus:u2|data_32out[22]~77 DDS:u1|register_32bus:u2|data_32out[23]~79 DDS:u1|register_32bus:u2|data_32out[24]~81 DDS:u1|register_32bus:u2|data_32out[25]~83 DDS:u1|register_32bus:u2|data_32out[26]~85 DDS:u1|register_32bus:u2|data_32out[27]~87 DDS:u1|register_32bus:u2|data_32out[28]~89 DDS:u1|register_32bus:u2|data_32out[29]~91 DDS:u1|register_32bus:u2|data_32out[30]~93 DDS:u1|register_32bus:u2|data_32out[31]~94 DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.877 ns register register " "Info: Estimated most critical path is register to register delay of 4.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_coding:u6\|f_control_temp\[0\] 1 REG LAB_X19_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y7; Fanout = 4; REG Node = 'key_coding:u6\|f_control_temp\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:u6|f_control_temp[0] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.621 ns) 1.576 ns DDS:u1\|register_32bus:u2\|data_32out\[0\]~33 2 COMB LAB_X18_Y7 2 " "Info: 2: + IC(0.955 ns) + CELL(0.621 ns) = 1.576 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[0\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { key_coding:u6|f_control_temp[0] DDS:u1|register_32bus:u2|data_32out[0]~33 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.662 ns DDS:u1\|register_32bus:u2\|data_32out\[1\]~35 3 COMB LAB_X18_Y7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.662 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[1\]~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[0]~33 DDS:u1|register_32bus:u2|data_32out[1]~35 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.748 ns DDS:u1\|register_32bus:u2\|data_32out\[2\]~37 4 COMB LAB_X18_Y7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.748 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[2\]~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[1]~35 DDS:u1|register_32bus:u2|data_32out[2]~37 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.834 ns DDS:u1\|register_32bus:u2\|data_32out\[3\]~39 5 COMB LAB_X18_Y7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.834 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[3\]~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[2]~37 DDS:u1|register_32bus:u2|data_32out[3]~39 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.920 ns DDS:u1\|register_32bus:u2\|data_32out\[4\]~41 6 COMB LAB_X18_Y7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.920 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[4\]~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[3]~39 DDS:u1|register_32bus:u2|data_32out[4]~41 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.006 ns DDS:u1\|register_32bus:u2\|data_32out\[5\]~43 7 COMB LAB_X18_Y7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.006 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[5\]~43'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[4]~41 DDS:u1|register_32bus:u2|data_32out[5]~43 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.092 ns DDS:u1\|register_32bus:u2\|data_32out\[6\]~45 8 COMB LAB_X18_Y7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.092 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[6\]~45'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[5]~43 DDS:u1|register_32bus:u2|data_32out[6]~45 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.178 ns DDS:u1\|register_32bus:u2\|data_32out\[7\]~47 9 COMB LAB_X18_Y7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.178 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[7\]~47'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[6]~45 DDS:u1|register_32bus:u2|data_32out[7]~47 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.264 ns DDS:u1\|register_32bus:u2\|data_32out\[8\]~49 10 COMB LAB_X18_Y7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.264 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[8\]~49'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[7]~47 DDS:u1|register_32bus:u2|data_32out[8]~49 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.350 ns DDS:u1\|register_32bus:u2\|data_32out\[9\]~51 11 COMB LAB_X18_Y7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.350 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[9\]~51'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[8]~49 DDS:u1|register_32bus:u2|data_32out[9]~51 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.436 ns DDS:u1\|register_32bus:u2\|data_32out\[10\]~53 12 COMB LAB_X18_Y7 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.436 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[10\]~53'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[9]~51 DDS:u1|register_32bus:u2|data_32out[10]~53 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.522 ns DDS:u1\|register_32bus:u2\|data_32out\[11\]~55 13 COMB LAB_X18_Y7 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.522 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[11\]~55'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[10]~53 DDS:u1|register_32bus:u2|data_32out[11]~55 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.608 ns DDS:u1\|register_32bus:u2\|data_32out\[12\]~57 14 COMB LAB_X18_Y7 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.608 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[12\]~57'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[11]~55 DDS:u1|register_32bus:u2|data_32out[12]~57 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.694 ns DDS:u1\|register_32bus:u2\|data_32out\[13\]~59 15 COMB LAB_X18_Y7 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.694 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[13\]~59'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[12]~57 DDS:u1|register_32bus:u2|data_32out[13]~59 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.780 ns DDS:u1\|register_32bus:u2\|data_32out\[14\]~61 16 COMB LAB_X18_Y7 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.780 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[14\]~61'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[13]~59 DDS:u1|register_32bus:u2|data_32out[14]~61 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.866 ns DDS:u1\|register_32bus:u2\|data_32out\[15\]~63 17 COMB LAB_X18_Y7 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.866 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[15\]~63'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[14]~61 DDS:u1|register_32bus:u2|data_32out[15]~63 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.059 ns DDS:u1\|register_32bus:u2\|data_32out\[16\]~65 18 COMB LAB_X18_Y6 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 3.059 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[16\]~65'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { DDS:u1|register_32bus:u2|data_32out[15]~63 DDS:u1|register_32bus:u2|data_32out[16]~65 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.145 ns DDS:u1\|register_32bus:u2\|data_32out\[17\]~67 19 COMB LAB_X18_Y6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.145 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[17\]~67'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[16]~65 DDS:u1|register_32bus:u2|data_32out[17]~67 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.231 ns DDS:u1\|register_32bus:u2\|data_32out\[18\]~69 20 COMB LAB_X18_Y6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.231 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[18\]~69'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[17]~67 DDS:u1|register_32bus:u2|data_32out[18]~69 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.317 ns DDS:u1\|register_32bus:u2\|data_32out\[19\]~71 21 COMB LAB_X18_Y6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.317 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[19\]~71'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[18]~69 DDS:u1|register_32bus:u2|data_32out[19]~71 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.403 ns DDS:u1\|register_32bus:u2\|data_32out\[20\]~73 22 COMB LAB_X18_Y6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.403 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[20\]~73'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[19]~71 DDS:u1|register_32bus:u2|data_32out[20]~73 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.489 ns DDS:u1\|register_32bus:u2\|data_32out\[21\]~75 23 COMB LAB_X18_Y6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.489 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[21\]~75'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[20]~73 DDS:u1|register_32bus:u2|data_32out[21]~75 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.575 ns DDS:u1\|register_32bus:u2\|data_32out\[22\]~77 24 COMB LAB_X18_Y6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.575 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[22\]~77'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[21]~75 DDS:u1|register_32bus:u2|data_32out[22]~77 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.661 ns DDS:u1\|register_32bus:u2\|data_32out\[23\]~79 25 COMB LAB_X18_Y6 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.661 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[23\]~79'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[22]~77 DDS:u1|register_32bus:u2|data_32out[23]~79 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.747 ns DDS:u1\|register_32bus:u2\|data_32out\[24\]~81 26 COMB LAB_X18_Y6 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.747 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[24\]~81'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[23]~79 DDS:u1|register_32bus:u2|data_32out[24]~81 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.833 ns DDS:u1\|register_32bus:u2\|data_32out\[25\]~83 27 COMB LAB_X18_Y6 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.833 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[25\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[24]~81 DDS:u1|register_32bus:u2|data_32out[25]~83 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.919 ns DDS:u1\|register_32bus:u2\|data_32out\[26\]~85 28 COMB LAB_X18_Y6 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.919 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[26\]~85'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[25]~83 DDS:u1|register_32bus:u2|data_32out[26]~85 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.005 ns DDS:u1\|register_32bus:u2\|data_32out\[27\]~87 29 COMB LAB_X18_Y6 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.005 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[27\]~87'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[26]~85 DDS:u1|register_32bus:u2|data_32out[27]~87 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.091 ns DDS:u1\|register_32bus:u2\|data_32out\[28\]~89 30 COMB LAB_X18_Y6 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.091 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[28\]~89'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[27]~87 DDS:u1|register_32bus:u2|data_32out[28]~89 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.177 ns DDS:u1\|register_32bus:u2\|data_32out\[29\]~91 31 COMB LAB_X18_Y6 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.177 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[29\]~91'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[28]~89 DDS:u1|register_32bus:u2|data_32out[29]~91 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.263 ns DDS:u1\|register_32bus:u2\|data_32out\[30\]~93 32 COMB LAB_X18_Y6 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.263 ns; Loc. = LAB_X18_Y6; Fanout = 1; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[30\]~93'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[29]~91 DDS:u1|register_32bus:u2|data_32out[30]~93 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.769 ns DDS:u1\|register_32bus:u2\|data_32out\[31\]~94 33 COMB LAB_X18_Y6 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.769 ns; Loc. = LAB_X18_Y6; Fanout = 1; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[31\]~94'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u1|register_32bus:u2|data_32out[30]~93 DDS:u1|register_32bus:u2|data_32out[31]~94 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.877 ns DDS:u1\|register_32bus:u2\|data_32out\[31\] 34 REG LAB_X18_Y6 2 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.877 ns; Loc. = LAB_X18_Y6; Fanout = 2; REG Node = 'DDS:u1\|register_32bus:u2\|data_32out\[31\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DDS:u1|register_32bus:u2|data_32out[31]~94 DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.815 ns ( 78.22 % ) " "Info: Total cell delay = 3.815 ns ( 78.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 21.78 % ) " "Info: Total interconnect delay = 1.062 ns ( 21.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { key_coding:u6|f_control_temp[0] DDS:u1|register_32bus:u2|data_32out[0]~33 DDS:u1|register_32bus:u2|data_32out[1]~35 DDS:u1|register_32bus:u2|data_32out[2]~37 DDS:u1|register_32bus:u2|data_32out[3]~39 DDS:u1|register_32bus:u2|data_32out[4]~41 DDS:u1|register_32bus:u2|data_32out[5]~43 DDS:u1|register_32bus:u2|data_32out[6]~45 DDS:u1|register_32bus:u2|data_32out[7]~47 DDS:u1|register_32bus:u2|data_32out[8]~49 DDS:u1|register_32bus:u2|data_32out[9]~51 DDS:u1|register_32bus:u2|data_32out[10]~53 DDS:u1|register_32bus:u2|data_32out[11]~55 DDS:u1|register_32bus:u2|data_32out[12]~57 DDS:u1|register_32bus:u2|data_32out[13]~59 DDS:u1|register_32bus:u2|data_32out[14]~61 DDS:u1|register_32bus:u2|data_32out[15]~63 DDS:u1|register_32bus:u2|data_32out[16]~65 DDS:u1|register_32bus:u2|data_32out[17]~67 DDS:u1|register_32bus:u2|data_32out[18]~69 DDS:u1|register_32bus:u2|data_32out[19]~71 DDS:u1|register_32bus:u2|data_32out[20]~73 DDS:u1|register_32bus:u2|data_32out[21]~75 DDS:u1|register_32bus:u2|data_32out[22]~77 DDS:u1|register_32bus:u2|data_32out[23]~79 DDS:u1|register_32bus:u2|data_32out[24]~81 DDS:u1|register_32bus:u2|data_32out[25]~83 DDS:u1|register_32bus:u2|data_32out[26]~85 DDS:u1|register_32bus:u2|data_32out[27]~87 DDS:u1|register_32bus:u2|data_32out[28]~89 DDS:u1|register_32bus:u2|data_32out[29]~91 DDS:u1|register_32bus:u2|data_32out[30]~93 DDS:u1|register_32bus:u2|data_32out[31]~94 DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "10 " "Info: Fitter merged 10 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y5 " "Info: Physical RAM block M4K_X23_Y5 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y6 " "Info: Physical RAM block M4K_X23_Y6 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y5 " "Info: Physical RAM block M4K_X11_Y5 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y8 " "Info: Physical RAM block M4K_X11_Y8 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y7 " "Info: Physical RAM block M4K_X23_Y7 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y3 " "Info: Physical RAM block M4K_X23_Y3 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y4 " "Info: Physical RAM block M4K_X11_Y4 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y3 " "Info: Physical RAM block M4K_X11_Y3 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y6 " "Info: Physical RAM block M4K_X11_Y6 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y4 " "Info: Physical RAM block M4K_X23_Y4 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_v181:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Warning: Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sclk 0 " "Info: Pin \"sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din 0 " "Info: Pin \"din\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs 0 " "Info: Pin \"cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/dds_top.fit.smsg " "Info: Generated suppressed messages file G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/dds_top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 20:53:58 2014 " "Info: Processing ended: Tue May 13 20:53:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
