// Seed: 1812243520
module module_0;
  assign id_1 = id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1;
  wire id_1;
  integer id_4 = 1'b0;
  wor id_5 = id_2;
  assign id_5 = id_4 - id_3 < 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = id_4;
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input supply1 id_0,
    input wor id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri1 id_5,
    output uwire id_6,
    input wire id_7,
    output tri0 id_8
);
  wire id_10;
  id_11 :
  assert property (@(posedge 1) id_1)
  else $display(1);
  wire id_12;
  module_0 modCall_1 ();
  wire id_13;
endmodule
