INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/ip/gene_mem/sim/gene_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gene_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/ip/codon_mem/sim/codon_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codon_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/new/mem_addr_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_addr_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/imports/new/codon_gene_grabber_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codon_gene_grabber_wrapper
INFO: [VRFC 10-2458] undeclared symbol stop_mem, assumed default net type wire [C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/imports/new/codon_gene_grabber_wrapper.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/new/sequence_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sim_1/new/sequence_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
