// Seed: 1499232305
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    input wand id_7,
    output wor id_8,
    input wand id_9,
    input supply1 id_10,
    output uwire id_11,
    input tri id_12,
    input tri1 id_13,
    output supply1 id_14,
    input wire id_15,
    output tri1 id_16,
    input tri0 id_17,
    output wand id_18,
    output supply1 id_19,
    output supply1 id_20,
    input supply1 id_21,
    input wand id_22,
    input wire id_23,
    id_26,
    input uwire id_24
);
  wire id_27, id_28, id_29;
  assign id_4 = id_6;
  if (id_7) wire id_30, id_31, id_32;
  uwire id_33 = ~-1, id_34;
  assign module_1.type_10 = 0;
  tri0 id_35 = id_7;
  id_36(
      .id_0(-1), .id_1(), .id_2(1)
  );
  generate
    always id_11 = -1'b0;
    begin : LABEL_0
      id_37(
          id_14, id_0, 1
      );
      assign id_33 = id_34;
      wire id_38;
    end
  endgenerate
  assign id_34 = 1;
  wire id_39, id_40, id_41, id_42;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output wire  id_3,
    output wire  id_4,
    output wand  id_5,
    input  tri0  id_6
);
  id_8(
      -1
  );
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_0,
      id_3,
      id_6,
      id_6,
      id_6,
      id_3,
      id_0,
      id_0,
      id_5,
      id_6,
      id_6,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_4,
      id_6,
      id_0,
      id_6,
      id_0
  );
endmodule
