

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               b4be2a3e9656468d54ddb07bcde79b26  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting PTX file and ptxas options    1: mri-q.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting specific PTX file named mri-q.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ComputeQ_GPUiiPfS_S_S_S_ : hostFun 0x0x404633, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mri-q.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ck" from 0x100 to 0x4100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x4100 to 0x4004100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4004100 to 0x4404100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmaPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmbPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputePhiMag_GPUPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12ComputeQ_GPUiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-q.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-q.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputePhiMag_GPUPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmoPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmuPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmbPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmaPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputePhiMag_GPUPfS_S_i : hostFun 0x0x404450, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4042ff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x404205, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_ : hostFun 0x0x4040d1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_ : hostFun 0x0x403ed9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_ : hostFun 0x0x403ce1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_ : hostFun 0x0x403ae9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_ : hostFun 0x0x4038f1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_ : hostFun 0x0x4036f9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_ : hostFun 0x0x403501, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_ : hostFun 0x0x403309, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmoPfS_S_i : hostFun 0x0x403126, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmuPfS_S_i : hostFun 0x0x402fb0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmbPfS_S_i : hostFun 0x0x402e3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmaPfS_S_i : hostFun 0x0x402cc4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60a240; deviceAddress = ck; deviceName = ck
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16384 bytes
GPGPU-Sim PTX registering global ck hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e240; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460e240; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/mri-q/small/input/32_32_32_dataset.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/run/small/32_32_32_dataset.out 3 
32768 pixels in output; 3072 samples in trajectory; using 3072 samples
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0dddc6e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0dddc6e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0dddc6d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0dddc6d4..

GPGPU-Sim PTX: cudaLaunch for 0x0x404450 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21d0 (mri-q.1.sm_70.ptx:1630) @%p1 bra BB14_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2238 (mri-q.1.sm_70.ptx:1646) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputePhiMag_GPUPfS_S_i' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z17ComputePhiMag_GPUPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5650
gpu_sim_insn = 67584
gpu_ipc =      11.9618
gpu_tot_sim_cycle = 5650
gpu_tot_sim_insn = 67584
gpu_tot_ipc =      11.9618
gpu_tot_issued_cta = 6
gpu_occupancy = 23.5002% 
gpu_tot_occupancy = 23.5002% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2039
partiton_level_parallism_total  =       0.2039
partiton_level_parallism_util =       6.0000
partiton_level_parallism_util_total  =       6.0000
L2_BW  =       7.3858 GB/Sec
L2_BW_total  =       7.3858 GB/Sec
gpu_total_sim_rate=13516
############## bottleneck_stats #############
cycles: core 5650, icnt 5650, l2 5650, dram 4242
gpu_ipc	11.962
gpu_tot_issued_cta = 6, average cycles = 942
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.001	6
L1D data util	0.010	6	0.136	0
L1D tag util	0.003	6	0.034	0
L2 data util	0.002	64	0.003	0
L2 tag util	0.003	64	0.004	0
n_l2_access	 1152
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0

latency_l2_hit:	144750, num_l2_reqs:	768
L2 hit latency:	188
latency_dram:	71808, num_dram_reqs:	384
DRAM latency:	187

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.375
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.003	6	0.034	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.001	6	0.020	0
sp pipe util	0.000	6	0.001	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.008	16	0.013	1
L1D tag util	0.003	6	0.034	0
L1D fill util	0.002	6	0.023	0
n_l1d_mshr	4096
L1D mshr util	0.000	6
n_l1d_missq	16
L1D missq util	0.000	6
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.003	64	0.004	0
L2 fill util	0.000	0	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	0
L2 missq util	0.000	0	0.000	0
L2 hit rate	0.667
L2 miss rate	0.333
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	0

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 24576, load_transaction_bytes 24576, icnt_m2s_bytes 0
n_gmem_load_insns 192, n_gmem_load_accesses 768
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.003

run 0.031, fetch 0.257, sync 0.254, control 0.000, data 0.426, struct 0.031
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1152
	L1D_total_cache_misses = 1152
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 70656
gpgpu_n_tot_w_icount = 2208
gpgpu_n_stall_shd_mem = 864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 864
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1578	W0_Idle:4830	W0_Scoreboard:6960	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2208
single_issue_nums: WS0:552	WS1:552	WS2:552	WS3:552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15360 {40:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30720 {40:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
maxmflatency = 187 
max_icnt2mem_latency = 23 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 187 
avg_icnt2mem_latency = 34 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1152
L2_total_cache_misses = 384
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1152
icnt_total_pkts_simt_to_mem=1152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1152
Req_Network_cycles = 5650
Req_Network_injected_packets_per_cycle =       0.2039 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       6.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 1152
Reply_Network_cycles = 5650
Reply_Network_injected_packets_per_cycle =        0.2039
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       6.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 13516 (inst/sec)
gpgpu_simulation_rate = 1130 (cycle/sec)
gpgpu_silicon_slowdown = 1001769x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

ComputePhiMag: 1 laps, 4507173.000000 us/lap, 751195.500000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0dddc69c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0dddc698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0dddc690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0dddc688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0dddc680..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0dddc678..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0dddc730..

GPGPU-Sim PTX: cudaLaunch for 0x0x4036f9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb80 (mri-q.1.sm_70.ptx:585) @!%p2 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc00 (mri-q.1.sm_70.ptx:605) setp.ge.s32%p3, %r58, %r11;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb88 (mri-q.1.sm_70.ptx:586) bra.uni BB6_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (mri-q.1.sm_70.ptx:589) ld.global.f32 %f16, [ck];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc08 (mri-q.1.sm_70.ptx:606) @%p3 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd18 (mri-q.1.sm_70.ptx:644) add.s32 %r25, %r17, %r11;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xd10 (mri-q.1.sm_70.ptx:641) @%p6 bra BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd18 (mri-q.1.sm_70.ptx:644) add.s32 %r25, %r17, %r11;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xde8 (mri-q.1.sm_70.ptx:680) @%p7 bra BB6_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (mri-q.1.sm_70.ptx:704) setp.eq.s32%p1, %r9, %r10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xea8 (mri-q.1.sm_70.ptx:719) @!%p1 bra BB6_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (mri-q.1.sm_70.ptx:745) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xeb0 (mri-q.1.sm_70.ptx:720) bra.uni BB6_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb8 (mri-q.1.sm_70.ptx:723) mov.u32 %r51, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 525312
gpu_sim_insn = 555945344
gpu_ipc =    1058.3146
gpu_tot_sim_cycle = 530962
gpu_tot_sim_insn = 556012928
gpu_tot_ipc =    1047.1803
gpu_tot_issued_cta = 134
gpu_occupancy = 19.9918% 
gpu_tot_occupancy = 19.9921% 
max_total_param_size = 0
gpu_stall_dramfull = 86010
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1803
partiton_level_parallism_total  =       0.1806
partiton_level_parallism_util =       2.1901
partiton_level_parallism_util_total  =       2.2069
L2_BW  =       6.5316 GB/Sec
L2_BW_total  =       6.5407 GB/Sec
gpu_total_sim_rate=164160
############## bottleneck_stats #############
cycles: core 525312, icnt 525312, l2 525312, dram 394448
gpu_ipc	1058.315
gpu_tot_issued_cta = 134, average cycles = 3920
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 8704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 8199 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.103	80
L1D data util	0.082	80	0.102	18
L1D tag util	0.101	80	0.126	6
L2 data util	0.004	64	0.004	2
L2 tag util	0.006	64	0.007	2
n_l2_access	 207023
icnt s2m util	0.000	0	0.000	2	flits per packet: -nan
icnt m2s util	0.000	0	0.000	2	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.002	32	0.002	30

latency_l1_hit:	63002540, num_l1_reqs:	3150127
L1 hit latency:	20
latency_l2_hit:	27208210, num_l2_reqs:	83957
L2 hit latency:	324
latency_dram:	7358829, num_dram_reqs:	10763
DRAM latency:	683

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.250
L1I tag util	0.213	80	0.266	6

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.100	80	0.125	6
sp pipe util	0.025	80	0.031	6
sfu pipe util	0.100	80	0.125	6
ldst mem cycle	0.000	80	0.000	6

smem port	0.000	0

n_reg_bank	16
reg port	0.038	16	0.057	3
L1D tag util	0.101	80	0.126	6
L1D fill util	0.001	80	0.002	6
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.000	80
L1D hit rate	0.744
L1D miss rate	0.256
L1D rsfail rate	0.000
L2 tag util	0.006	64	0.007	2
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	2
L2 missq util	0.000	64	0.000	4
L2 hit rate	0.406
L2 miss rate	0.052
L2 rsfail rate	0.542

dram activity	0.003	32	0.003	1

load trans eff	0.130
load trans sz	32.000
load_useful_bytes 17563648, load_transaction_bytes 135004160, icnt_m2s_bytes 0
n_gmem_load_insns 4200448, n_gmem_load_accesses 4218880
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.006

run 0.034, fetch 0.000, sync 0.002, control 0.001, data 0.963, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 66180, Miss = 16952, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 66180, Miss = 16957, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4236672
	L1D_total_cache_misses = 1086545
	L1D_total_cache_miss_rate = 0.2565
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.076
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3150127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1038033
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4219648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17024

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
17020, 16991, 16991, 16991, 16991, 16991, 16991, 16991, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 556196864
gpgpu_n_tot_w_icount = 17381152
gpgpu_n_stall_shd_mem = 43872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62208
gpgpu_n_mem_write_global = 33664
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134420480
gpgpu_n_store_insn = 265728
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 241664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31584
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12288
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:118303	W0_Idle:323647	W0_Scoreboard:148598250	W1:3712	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17377440
single_issue_nums: WS0:4348072	WS1:4344360	WS2:4344360	WS3:4344360	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 497664 {8:62208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 814080 {8:16640,40:17024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2488320 {40:62208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269312 {8:33664,}
maxmflatency = 1127 
max_icnt2mem_latency = 552 
maxmrqlatency = 502 
max_icnt2sh_latency = 80 
averagemflatency = 362 
avg_icnt2mem_latency = 82 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 3 
mrq_lat_table:3879 	2103 	786 	1523 	2657 	1921 	2334 	1303 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34624 	52860 	8316 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	887 	656 	799 	50682 	15583 	12879 	4944 	8170 	1272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	83680 	5842 	3288 	1642 	1366 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	590 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:    524894         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    524896         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[1]: 72.000000       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[2]: 81.000000       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[6]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[7]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[11]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[12]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[13]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[14]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[15]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[16]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[17]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[18]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[19]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[20]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[21]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[22]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[23]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[24]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[25]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[26]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[27]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[28]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[29]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[30]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[31]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
average row locality = 16622/2 = 8311.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[1]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[2]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[3]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[4]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[5]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[6]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[7]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[8]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[9]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[10]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[11]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[12]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[13]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[14]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[15]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[16]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[17]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[18]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[19]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[20]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[21]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[22]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[23]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[24]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[25]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[26]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[27]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[28]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[29]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[30]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[31]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
total dram reads = 8704
min_bank_accesses = 0!
chip skew: 272/272 = 1.00
number of total write accesses:
dram[0]:       110       107        64        50         0         0         0         0        50        60        30        20         0         0         0         0 
dram[1]:       195       120        60        40         0         0         0         0       100       120        50        40         0         0         0         0 
dram[2]:       207       154        60        40         0         0         0         0       100       110        20        30         0         0         0         0 
dram[3]:        98       135        60        50         0         0         0         0       100       120        30        40         0         0         0         0 
dram[4]:       120       130        60        44         0         0         0         0        50        60        30        20         0         0         0         0 
dram[5]:       110       152        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[6]:       136       152        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[7]:       116       138        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[8]:       100       152        67        40         0         0         0         0        50        60        30        20         0         0         0         0 
dram[9]:       136       140        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[10]:       119       186        60        72         0         0         0         0       100       120        60        40         0         0         0         0 
dram[11]:       113       124        40        40         0         0         0         0       100       120        59        40         0         0         0         0 
dram[12]:       110       130        60        40         0         0         0         0        50        60        30        20         0         0         0         0 
dram[13]:       104       150        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[14]:       115       164        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[15]:        97       140        54        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[16]:       126       130        54        40         0         0         0         0        60        60        20        20         0         0         0         0 
dram[17]:        94       124        54        34         0         0         0         0       120       120        40        40         0         0         0         0 
dram[18]:       114       174        76        72         0         0         0         0       120       120        40        40         0         0         0         0 
dram[19]:       104       114        54        44         0         0         0         0       120       120        40        40         0         0         0         0 
dram[20]:       100       130        64        40         0         0         0         0        60        60        20        20         0         0         0         0 
dram[21]:        94       114        70        40         0         0         0         0       120       120        40        40         0         0         0         0 
dram[22]:       123       158        70        40         0         0         0         0       120       120        40        40         0         0         0         0 
dram[23]:        97       114        90        30         0         0         0         0       120       120        40        40         0         0         0         0 
dram[24]:       106       120        70        56         0         0         0         0        60        60        20        20         0         0         0         0 
dram[25]:        94       130        60        40         0         0         0         0       120       120        34        40         0         0         0         0 
dram[26]:       106       138        70        40         0         0         0         0       120       120        30        40         0         0         0         0 
dram[27]:        94       114        50        30         0         0         0         0       120       120        34        40         0         0         0         0 
dram[28]:       110       130        57        30         0         0         0         0        60        60        20        20         0         0         0         0 
dram[29]:       104       124        60        40         0         0         0         0       119       120        40        40         0         0         0         0 
dram[30]:       139       140        60        40         0         0         0         0       120       120        40        40         0         0         0         0 
dram[31]:        94       118        40        40         0         0         0         0       114       120        40        40         0         0         0         0 
total dram writes = 20157
min_bank_accesses = 0!
chip skew: 757/487 = 1.55
average mf latency per bank:
dram[0]:       2644      2683       624       758    none      none        1135      1049       680       647       709       670    none      none      none      none  
dram[1]:       1706      2464       626       838    none      none        1160      1073       578       455       668       464    none      none      none      none  
dram[2]:       1697      1943       668       898    none      none        1238      1142       517       497      1091       594    none      none      none      none  
dram[3]:       2922      2224       675       731    none      none        1206      1119       512       465       871       496    none      none      none      none  
dram[4]:       2420      2309       651       783    none      none        1124      1051       663       653       666       676    none      none      none      none  
dram[5]:       2622      1958       638       808    none      none        1149      1092       482       470       470       484    none      none      none      none  
dram[6]:       2151      1967       678       890    none      none        1238      1150       503       483       492       506    none      none      none      none  
dram[7]:       2516      2164       692       902    none      none        1198      1129       489       473       491       503    none      none      none      none  
dram[8]:       2888      1976       590       854    none      none        1130      1061       667       661       654       681    none      none      none      none  
dram[9]:       2133      2121       630       829    none      none        1166      1087       494       468       473       480    none      none      none      none  
dram[10]:       2421      1623       663       496    none      none        1237      1149       496       482       455       494    none      none      none      none  
dram[11]:       2560      2402      1023       895    none      none        1197      1121       489       471       486       494    none      none      none      none  
dram[12]:       2628      2302       651       859    none      none        1125      1055       663       658       668       658    none      none      none      none  
dram[13]:       2749      1987       630       842    none      none        1156      1087       494       464       490       450    none      none      none      none  
dram[14]:       2508      1829       670       913    none      none        1235      1151       497       479       500       474    none      none      none      none  
dram[15]:       2962      2145       740       917    none      none        1203      1124       497       469       507       476    none      none      none      none  
dram[16]:       2336      2307       749       873    none      none        1051      1055       653       656       685       668    none      none      none      none  
dram[17]:       3028      2395       717       912    none      none        1101      1095       477       468       478       456    none      none      none      none  
dram[18]:       2538      1737       549       473    none      none        1152      1153       482       480       499       483    none      none      none      none  
dram[19]:       2787      2609       790       788    none      none        1129      1130       475       472       513       487    none      none      none      none  
dram[20]:       2886      2311       633       818    none      none        1047      1050       644       652       658       678    none      none      none      none  
dram[21]:       3024      2578       534       771    none      none        1076      1083       458       459       460       473    none      none      none      none  
dram[22]:       2355      1897       597       844    none      none        1137      1149       468       477       479       496    none      none      none      none  
dram[23]:       2967      2601       480      1142    none      none        1117      1120       464       469       490       503    none      none      none      none  
dram[24]:       2735      2487       586       584    none      none        1049      1029       649       639       673       669    none      none      none      none  
dram[25]:       3020      2281       637       779    none      none        1104      1061       483       454       557       473    none      none      none      none  
dram[26]:       2707      2164       582       838    none      none        1141      1111       470       463       600       487    none      none      none      none  
dram[27]:       3047      2600       851      1115    none      none        1122      1090       472       454       583       490    none      none      none      none  
dram[28]:       2625      2300       703      1063    none      none        1050      1032       645       640       651       657    none      none      none      none  
dram[29]:       2734      2397       612       780    none      none        1088      1097       466       484       458       500    none      none      none      none  
dram[30]:       2088      2146       655       844    none      none        1162      1143       484       483       472       476    none      none      none      none  
dram[31]:       3023      2540       990       858    none      none        1116      1108       478       464       472       490    none      none      none      none  
maximum mf latency per bank:
dram[0]:        428       428       361       416       451       543       765       890       892       934       936       941         0         0         0         0
dram[1]:        466       429       342       398       461       496       800       862      1127       900      1117       930         0         0         0         0
dram[2]:        444       427       379       481       479       642       868       948       962       972       985       988         0         0         0         0
dram[3]:        428       428       373       493       493       650       797       941       950       990      1013      1006         0         0         0         0
dram[4]:        429       429       361       416       451       543       765       890       892       934       937       940         0         0         0         0
dram[5]:        427       428       342       398       461       496       800       889       898       927       949       942         0         0         0         0
dram[6]:        428       429       379       481       479       642       868       948       962       972       984       988         0         0         0         0
dram[7]:        429       427       373       493       493       650       797       941       950       990      1013      1006         0         0         0         0
dram[8]:        428       428       361       416       451       543       765       890       892       934       937       940         0         0         0         0
dram[9]:        429       429       342       398       461       496       800       889       898       927       949       942         0         0         0         0
dram[10]:        427       428       379       481       479       642       868       948       962       972       984       988         0         0         0         0
dram[11]:        428       429       373       493       493       650       797       941       950       990      1013      1006         0         0         0         0
dram[12]:        429       427       361       416       451       543       765       890       892       934       937       940         0         0         0         0
dram[13]:        428       429       342       398       461       496       800       889       898       927       949       942         0         0         0         0
dram[14]:        429       429       379       481       479       642       868       948       962       972       984       988         0         0         0         0
dram[15]:        428       428       373       493       493       650       797       941       950       990      1013      1006         0         0         0         0
dram[16]:        429       429       416       416       543       543       890       892       934       936       940       941         0         0         0         0
dram[17]:        427       428       398       398       496       497       889       890       928       929       937       950         0         0         0         0
dram[18]:        428       429       478       475       642       641       948       949       970       977       981       990         0         0         0         0
dram[19]:        429       427       493       494       650       650       941       942       990       992      1001      1013         0         0         0         0
dram[20]:        428       428       416       416       543       543       890       892       934       936       940       941         0         0         0         0
dram[21]:        429       429       398       398       496       497       889       890       928       929       937       950         0         0         0         0
dram[22]:        427       428       478       475       642       641       948       949       970       977       981       990         0         0         0         0
dram[23]:        428       429       493       494       650       650       941       942       990       992      1001      1013         0         0         0         0
dram[24]:        429       427       416       416       543       541       890       886       934       930       940       936         0         0         0         0
dram[25]:        428       428       398       396       496       487       889       885       925       923       934       945         0         0         0         0
dram[26]:        429       429       481       477       642       640       948       946       970       972       978       990         0         0         0         0
dram[27]:        427       428       493       491       650       648       941       937       989       986       998      1008         0         0         0         0
dram[28]:        429       429       416       416       543       541       890       886       934       930       940       936         0         0         0         0
dram[29]:        429       427       398       396       496       487       889       885       925       923       934       945         0         0         0         0
dram[30]:        428       429       481       477       642       640       948       946       970       972       978       990         0         0         0         0
dram[31]:        429       427       493       491       650       648       941       937       989       986       998      1008         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397921 n_act=10 n_pre=0 n_ref_event=0 n_req=472 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=491 bw_util=0.001914
n_activity=1263 dram_eff=0.6041
bk0: 8a 398497i bk1: 8a 398501i bk2: 0a 398535i bk3: 0a 398479i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398666i bk7: 48a 398664i bk8: 64a 398537i bk9: 64a 398523i bk10: 24a 398621i bk11: 16a 398634i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856061
Bank_Level_Parallism_Col = 1.855277
Bank_Level_Parallism_Ready = 1.369594
write_to_read_ratio_blp_rw_average = 0.607182
GrpLevelPara = 1.855277 

BW Util details:
bwutil = 0.001914 
total_CMD = 398690 
util_bw = 763 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 397766 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397921 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 491 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 472 
total_req = 763 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 763 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001914 
Either_Row_CoL_Bus_Util = 0.001929 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005202 
queue_avg = 0.023379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0233791
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 47): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397783 n_act=11 n_pre=1 n_ref_event=0 n_req=558 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=631 bw_util=0.002265
n_activity=1392 dram_eff=0.6487
bk0: 8a 398276i bk1: 8a 398483i bk2: 0a 398553i bk3: 0a 398520i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398663i bk7: 48a 398661i bk8: 64a 398316i bk9: 64a 398427i bk10: 24a 398573i bk11: 16a 398551i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.998095
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.996047
Bank_Level_Parallism = 2.129663
Bank_Level_Parallism_Col = 2.116756
Bank_Level_Parallism_Ready = 1.491694
write_to_read_ratio_blp_rw_average = 0.607843
GrpLevelPara = 1.872549 

BW Util details:
bwutil = 0.002265 
total_CMD = 398690 
util_bw = 903 
Wasted_Col = 223 
Wasted_Row = 0 
Idle = 397564 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 5 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397783 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 631 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 558 
total_req = 903 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 903 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.002265 
Either_Row_CoL_Bus_Util = 0.002275 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.008820 
queue_avg = 0.035020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0350197
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 68): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397740 n_act=11 n_pre=1 n_ref_event=0 n_req=569 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=671 bw_util=0.002365
n_activity=1308 dram_eff=0.7209
bk0: 8a 398304i bk1: 8a 398419i bk2: 0a 398442i bk3: 0a 398396i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398657i bk7: 48a 398653i bk8: 64a 398401i bk9: 64a 398370i bk10: 24a 398578i bk11: 16a 398540i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.998195
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.996454
Bank_Level_Parallism = 2.590953
Bank_Level_Parallism_Col = 2.581238
Bank_Level_Parallism_Ready = 1.832450
write_to_read_ratio_blp_rw_average = 0.653772
GrpLevelPara = 2.486460 

BW Util details:
bwutil = 0.002365 
total_CMD = 398690 
util_bw = 943 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 397651 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397740 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 671 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 569 
total_req = 943 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 943 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.002365 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005263 
queue_avg = 0.056329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0563295
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 12): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397796 n_act=10 n_pre=0 n_ref_event=0 n_req=536 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=617 bw_util=0.00223
n_activity=1344 dram_eff=0.6615
bk0: 8a 398526i bk1: 8a 398459i bk2: 0a 398502i bk3: 0a 398473i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398665i bk7: 48a 398662i bk8: 64a 398441i bk9: 64a 398361i bk10: 24a 398603i bk11: 16a 398560i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.075310
Bank_Level_Parallism_Col = 2.071702
Bank_Level_Parallism_Ready = 1.493813
write_to_read_ratio_blp_rw_average = 0.642447
GrpLevelPara = 2.071702 

BW Util details:
bwutil = 0.002230 
total_CMD = 398690 
util_bw = 889 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 397641 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 1 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397796 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 617 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 536 
total_req = 889 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 889 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002230 
Either_Row_CoL_Bus_Util = 0.002242 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005593 
queue_avg = 0.029840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0298402
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 4): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397898 n_act=10 n_pre=0 n_ref_event=0 n_req=480 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=514 bw_util=0.001971
n_activity=1259 dram_eff=0.6243
bk0: 8a 398472i bk1: 8a 398464i bk2: 0a 398492i bk3: 0a 398462i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398666i bk7: 48a 398664i bk8: 64a 398528i bk9: 64a 398516i bk10: 24a 398620i bk11: 16a 398637i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.983992
Bank_Level_Parallism_Col = 1.983906
Bank_Level_Parallism_Ready = 1.479644
write_to_read_ratio_blp_rw_average = 0.612661
GrpLevelPara = 1.983906 

BW Util details:
bwutil = 0.001971 
total_CMD = 398690 
util_bw = 786 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 397753 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397898 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 514 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 786 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 786 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001971 
Either_Row_CoL_Bus_Util = 0.001987 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005051 
queue_avg = 0.030051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0300509
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397775 n_act=10 n_pre=0 n_ref_event=0 n_req=540 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=639 bw_util=0.002285
n_activity=1299 dram_eff=0.7013
bk0: 8a 398482i bk1: 8a 398405i bk2: 0a 398448i bk3: 0a 398441i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398663i bk7: 48a 398662i bk8: 64a 398400i bk9: 64a 398395i bk10: 24a 398561i bk11: 16a 398577i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.315228
Bank_Level_Parallism_Col = 2.312257
Bank_Level_Parallism_Ready = 1.622393
write_to_read_ratio_blp_rw_average = 0.644942
GrpLevelPara = 2.312257 

BW Util details:
bwutil = 0.002285 
total_CMD = 398690 
util_bw = 911 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 397659 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397775 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 639 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 540 
total_req = 911 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 911 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002285 
Either_Row_CoL_Bus_Util = 0.002295 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.006557 
queue_avg = 0.049640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0496401
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397746 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=665 bw_util=0.00235
n_activity=1298 dram_eff=0.7219
bk0: 8a 398447i bk1: 8a 398429i bk2: 0a 398459i bk3: 0a 398441i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398657i bk7: 48a 398653i bk8: 64a 398430i bk9: 64a 398402i bk10: 24a 398587i bk11: 16a 398596i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.280855
Bank_Level_Parallism_Col = 2.282227
Bank_Level_Parallism_Ready = 1.550694
write_to_read_ratio_blp_rw_average = 0.650391
GrpLevelPara = 2.281250 

BW Util details:
bwutil = 0.002350 
total_CMD = 398690 
util_bw = 937 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 397661 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397746 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 665 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 937 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 937 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002350 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003178 
queue_avg = 0.049886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0498859
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397760 n_act=10 n_pre=0 n_ref_event=0 n_req=548 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=652 bw_util=0.002318
n_activity=1356 dram_eff=0.6814
bk0: 8a 398494i bk1: 8a 398462i bk2: 0a 398536i bk3: 0a 398505i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398665i bk7: 48a 398662i bk8: 64a 398428i bk9: 64a 398405i bk10: 24a 398559i bk11: 16a 398548i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.039400
Bank_Level_Parallism_Col = 2.035748
Bank_Level_Parallism_Ready = 1.390693
write_to_read_ratio_blp_rw_average = 0.648166
GrpLevelPara = 2.035748 

BW Util details:
bwutil = 0.002318 
total_CMD = 398690 
util_bw = 924 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 397624 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 3 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397760 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 652 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 548 
total_req = 924 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 924 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002318 
Either_Row_CoL_Bus_Util = 0.002333 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004301 
queue_avg = 0.027049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0270486
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397893 n_act=10 n_pre=0 n_ref_event=0 n_req=476 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=519 bw_util=0.001984
n_activity=1248 dram_eff=0.6338
bk0: 8a 398511i bk1: 8a 398402i bk2: 0a 398470i bk3: 0a 398458i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398666i bk7: 48a 398664i bk8: 64a 398502i bk9: 64a 398486i bk10: 24a 398611i bk11: 16a 398634i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.138829
Bank_Level_Parallism_Col = 2.139585
Bank_Level_Parallism_Ready = 1.590392
write_to_read_ratio_blp_rw_average = 0.606325
GrpLevelPara = 2.118866 

BW Util details:
bwutil = 0.001984 
total_CMD = 398690 
util_bw = 791 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 397768 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397893 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 519 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 476 
total_req = 791 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 791 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001984 
Either_Row_CoL_Bus_Util = 0.001999 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005019 
queue_avg = 0.028408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.028408
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397741 n_act=10 n_pre=0 n_ref_event=0 n_req=548 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=673 bw_util=0.00237
n_activity=1322 dram_eff=0.7148
bk0: 8a 398437i bk1: 8a 398448i bk2: 0a 398477i bk3: 0a 398473i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398663i bk7: 48a 398662i bk8: 64a 398400i bk9: 64a 398372i bk10: 24a 398496i bk11: 16a 398510i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.365185
Bank_Level_Parallism_Col = 2.360531
Bank_Level_Parallism_Ready = 1.644444
write_to_read_ratio_blp_rw_average = 0.653700
GrpLevelPara = 2.360531 

BW Util details:
bwutil = 0.002370 
total_CMD = 398690 
util_bw = 945 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 397633 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397741 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 673 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 548 
total_req = 945 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 945 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002370 
Either_Row_CoL_Bus_Util = 0.002380 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.006322 
queue_avg = 0.050184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0501844
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397736 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=675 bw_util=0.002375
n_activity=1319 dram_eff=0.718
bk0: 8a 398478i bk1: 8a 398293i bk2: 0a 398466i bk3: 0a 398309i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398657i bk7: 48a 398653i bk8: 64a 398371i bk9: 64a 398334i bk10: 24a 398526i bk11: 16a 398538i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.682857
Bank_Level_Parallism_Col = 2.686124
Bank_Level_Parallism_Ready = 1.951426
write_to_read_ratio_blp_rw_average = 0.657416
GrpLevelPara = 2.553110 

BW Util details:
bwutil = 0.002375 
total_CMD = 398690 
util_bw = 947 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 397640 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397736 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 675 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 947 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 947 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002375 
Either_Row_CoL_Bus_Util = 0.002393 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003145 
queue_avg = 0.082728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0827284
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397788 n_act=10 n_pre=0 n_ref_event=0 n_req=528 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=625 bw_util=0.00225
n_activity=1362 dram_eff=0.6586
bk0: 8a 398486i bk1: 8a 398473i bk2: 0a 398508i bk3: 0a 398498i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398665i bk7: 48a 398662i bk8: 64a 398409i bk9: 64a 398378i bk10: 24a 398524i bk11: 16a 398522i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.187619
Bank_Level_Parallism_Col = 2.184336
Bank_Level_Parallism_Ready = 1.599777
write_to_read_ratio_blp_rw_average = 0.642789
GrpLevelPara = 2.184336 

BW Util details:
bwutil = 0.002250 
total_CMD = 398690 
util_bw = 897 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 397640 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397788 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 625 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 528 
total_req = 897 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 897 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002250 
Either_Row_CoL_Bus_Util = 0.002262 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005543 
queue_avg = 0.035052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0350523
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397912 n_act=10 n_pre=0 n_ref_event=0 n_req=472 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=500 bw_util=0.001936
n_activity=1257 dram_eff=0.6142
bk0: 8a 398492i bk1: 8a 398453i bk2: 0a 398496i bk3: 0a 398459i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398666i bk7: 48a 398664i bk8: 64a 398513i bk9: 64a 398526i bk10: 24a 398620i bk11: 16a 398635i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.989236
Bank_Level_Parallism_Col = 1.989177
Bank_Level_Parallism_Ready = 1.512953
write_to_read_ratio_blp_rw_average = 0.609307
GrpLevelPara = 1.989177 

BW Util details:
bwutil = 0.001936 
total_CMD = 398690 
util_bw = 772 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 397761 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397912 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 500 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 472 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001936 
Either_Row_CoL_Bus_Util = 0.001951 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005141 
queue_avg = 0.024137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0241365
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397762 n_act=10 n_pre=0 n_ref_event=0 n_req=544 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=652 bw_util=0.002318
n_activity=1303 dram_eff=0.7091
bk0: 8a 398508i bk1: 8a 398426i bk2: 0a 398507i bk3: 0a 398479i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398663i bk7: 48a 398662i bk8: 64a 398404i bk9: 64a 398385i bk10: 24a 398515i bk11: 16a 398510i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.288054
Bank_Level_Parallism_Col = 2.285024
Bank_Level_Parallism_Ready = 1.570346
write_to_read_ratio_blp_rw_average = 0.647343
GrpLevelPara = 2.285024 

BW Util details:
bwutil = 0.002318 
total_CMD = 398690 
util_bw = 924 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 397652 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397762 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 652 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 544 
total_req = 924 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 924 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002318 
Either_Row_CoL_Bus_Util = 0.002328 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.006466 
queue_avg = 0.047230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0472297
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397736 n_act=10 n_pre=0 n_ref_event=0 n_req=560 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=675 bw_util=0.002375
n_activity=1312 dram_eff=0.7218
bk0: 8a 398498i bk1: 8a 398406i bk2: 0a 398464i bk3: 0a 398431i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398657i bk7: 48a 398653i bk8: 64a 398410i bk9: 64a 398388i bk10: 24a 398517i bk11: 16a 398531i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.391179
Bank_Level_Parallism_Col = 2.393064
Bank_Level_Parallism_Ready = 1.677930
write_to_read_ratio_blp_rw_average = 0.655106
GrpLevelPara = 2.392100 

BW Util details:
bwutil = 0.002375 
total_CMD = 398690 
util_bw = 947 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 397647 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397736 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 675 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 560 
total_req = 947 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 947 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002375 
Either_Row_CoL_Bus_Util = 0.002393 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003145 
queue_avg = 0.050914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0509142
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397784 n_act=10 n_pre=0 n_ref_event=0 n_req=536 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=629 bw_util=0.00226
n_activity=1355 dram_eff=0.6649
bk0: 8a 398527i bk1: 8a 398442i bk2: 0a 398498i bk3: 0a 398498i bk4: 0a 398690i bk5: 0a 398690i bk6: 40a 398665i bk7: 48a 398662i bk8: 64a 398405i bk9: 64a 398368i bk10: 24a 398515i bk11: 16a 398523i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.208175
Bank_Level_Parallism_Col = 2.204957
Bank_Level_Parallism_Ready = 1.615982
write_to_read_ratio_blp_rw_average = 0.643470
GrpLevelPara = 2.204957 

BW Util details:
bwutil = 0.002260 
total_CMD = 398690 
util_bw = 901 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 397638 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 1 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397784 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 629 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 536 
total_req = 901 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 901 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002260 
Either_Row_CoL_Bus_Util = 0.002272 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005519 
queue_avg = 0.035742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0357421
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397900 n_act=10 n_pre=0 n_ref_event=0 n_req=476 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=510 bw_util=0.001961
n_activity=1213 dram_eff=0.6447
bk0: 8a 398431i bk1: 8a 398456i bk2: 0a 398454i bk3: 0a 398439i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398671i bk7: 48a 398670i bk8: 64a 398481i bk9: 64a 398473i bk10: 16a 398626i bk11: 16a 398636i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.311791
Bank_Level_Parallism_Col = 2.307868
Bank_Level_Parallism_Ready = 1.725064
write_to_read_ratio_blp_rw_average = 0.625998
GrpLevelPara = 2.253136 

BW Util details:
bwutil = 0.001961 
total_CMD = 398690 
util_bw = 782 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 397808 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397900 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 510 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 476 
total_req = 782 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 782 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001961 
Either_Row_CoL_Bus_Util = 0.001981 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002532 
queue_avg = 0.028714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.028714
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397785 n_act=10 n_pre=0 n_ref_event=0 n_req=532 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=626 bw_util=0.002252
n_activity=1282 dram_eff=0.7005
bk0: 8a 398519i bk1: 8a 398471i bk2: 0a 398536i bk3: 0a 398472i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398663i bk7: 48a 398662i bk8: 64a 398469i bk9: 64a 398461i bk10: 16a 398561i bk11: 16a 398523i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.070158
Bank_Level_Parallism_Col = 2.062500
Bank_Level_Parallism_Ready = 1.435412
write_to_read_ratio_blp_rw_average = 0.672619
GrpLevelPara = 2.062500 

BW Util details:
bwutil = 0.002252 
total_CMD = 398690 
util_bw = 898 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 397678 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 3 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397785 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 626 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 532 
total_req = 898 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 898 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002252 
Either_Row_CoL_Bus_Util = 0.002270 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003315 
queue_avg = 0.023244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0232436
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397740 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=670 bw_util=0.002363
n_activity=1292 dram_eff=0.7291
bk0: 8a 398488i bk1: 8a 398301i bk2: 0a 398438i bk3: 0a 398243i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398668i bk7: 48a 398666i bk8: 64a 398318i bk9: 64a 398310i bk10: 16a 398532i bk11: 16a 398519i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.904715
Bank_Level_Parallism_Col = 2.904245
Bank_Level_Parallism_Ready = 2.121019
write_to_read_ratio_blp_rw_average = 0.671273
GrpLevelPara = 2.691017 

BW Util details:
bwutil = 0.002363 
total_CMD = 398690 
util_bw = 942 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 397672 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397740 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 670 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 942 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 942 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002363 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002105 
queue_avg = 0.082796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0827962
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397811 n_act=10 n_pre=0 n_ref_event=0 n_req=536 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=600 bw_util=0.002187
n_activity=1315 dram_eff=0.6631
bk0: 8a 398510i bk1: 8a 398496i bk2: 0a 398487i bk3: 0a 398470i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398663i bk7: 48a 398662i bk8: 64a 398373i bk9: 64a 398371i bk10: 16a 398545i bk11: 16a 398517i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.315423
Bank_Level_Parallism_Col = 2.308691
Bank_Level_Parallism_Ready = 1.766055
write_to_read_ratio_blp_rw_average = 0.670330
GrpLevelPara = 2.308691 

BW Util details:
bwutil = 0.002187 
total_CMD = 398690 
util_bw = 872 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 397685 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397811 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 600 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 536 
total_req = 872 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 872 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002187 
Either_Row_CoL_Bus_Util = 0.002205 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003413 
queue_avg = 0.039856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0398555
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397916 n_act=10 n_pre=0 n_ref_event=0 n_req=472 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=494 bw_util=0.001921
n_activity=1229 dram_eff=0.6233
bk0: 8a 398511i bk1: 8a 398453i bk2: 0a 398436i bk3: 0a 398477i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398671i bk7: 48a 398670i bk8: 64a 398523i bk9: 64a 398507i bk10: 16a 398638i bk11: 16a 398619i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.090705
Bank_Level_Parallism_Col = 2.085586
Bank_Level_Parallism_Ready = 1.590078
write_to_read_ratio_blp_rw_average = 0.630631
GrpLevelPara = 2.085586 

BW Util details:
bwutil = 0.001921 
total_CMD = 398690 
util_bw = 766 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 397797 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397916 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 494 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 472 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 766 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001921 
Either_Row_CoL_Bus_Util = 0.001941 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002584 
queue_avg = 0.023853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0238531
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397787 n_act=10 n_pre=0 n_ref_event=0 n_req=532 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=623 bw_util=0.002245
n_activity=1273 dram_eff=0.7031
bk0: 8a 398527i bk1: 8a 398495i bk2: 0a 398458i bk3: 0a 398558i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398663i bk7: 48a 398662i bk8: 64a 398446i bk9: 64a 398445i bk10: 16a 398584i bk11: 16a 398548i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.024826
Bank_Level_Parallism_Col = 2.016949
Bank_Level_Parallism_Ready = 1.378771
write_to_read_ratio_blp_rw_average = 0.670987
GrpLevelPara = 2.016949 

BW Util details:
bwutil = 0.002245 
total_CMD = 398690 
util_bw = 895 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 397683 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 5 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397787 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 623 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 532 
total_req = 895 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 895 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002245 
Either_Row_CoL_Bus_Util = 0.002265 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002215 
queue_avg = 0.029625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0296245
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397735 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=675 bw_util=0.002375
n_activity=1305 dram_eff=0.7257
bk0: 8a 398479i bk1: 8a 398405i bk2: 0a 398420i bk3: 0a 398435i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398668i bk7: 48a 398666i bk8: 64a 398356i bk9: 64a 398388i bk10: 16a 398601i bk11: 16a 398592i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.397449
Bank_Level_Parallism_Col = 2.394477
Bank_Level_Parallism_Ready = 1.658923
write_to_read_ratio_blp_rw_average = 0.671598
GrpLevelPara = 2.392505 

BW Util details:
bwutil = 0.002375 
total_CMD = 398690 
util_bw = 947 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 397671 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397735 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 675 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 947 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 947 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002375 
Either_Row_CoL_Bus_Util = 0.002395 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002094 
queue_avg = 0.047501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0475006
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397819 n_act=10 n_pre=0 n_ref_event=0 n_req=536 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=592 bw_util=0.002167
n_activity=1307 dram_eff=0.6611
bk0: 8a 398521i bk1: 8a 398495i bk2: 0a 398383i bk3: 0a 398528i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398663i bk7: 48a 398662i bk8: 64a 398404i bk9: 64a 398357i bk10: 16a 398577i bk11: 16a 398581i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.251256
Bank_Level_Parallism_Col = 2.244198
Bank_Level_Parallism_Ready = 1.690972
write_to_read_ratio_blp_rw_average = 0.667003
GrpLevelPara = 2.244198 

BW Util details:
bwutil = 0.002167 
total_CMD = 398690 
util_bw = 864 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 397695 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397819 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 592 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 536 
total_req = 864 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 864 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002167 
Either_Row_CoL_Bus_Util = 0.002185 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003444 
queue_avg = 0.042364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0423637
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397900 n_act=10 n_pre=0 n_ref_event=0 n_req=476 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=512 bw_util=0.001966
n_activity=1248 dram_eff=0.6282
bk0: 8a 398500i bk1: 8a 398456i bk2: 0a 398481i bk3: 0a 398448i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398663i bk7: 48a 398664i bk8: 64a 398470i bk9: 64a 398462i bk10: 16a 398637i bk11: 16a 398637i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.125950
Bank_Level_Parallism_Col = 2.126637
Bank_Level_Parallism_Ready = 1.605867
write_to_read_ratio_blp_rw_average = 0.612445
GrpLevelPara = 2.089520 

BW Util details:
bwutil = 0.001966 
total_CMD = 398690 
util_bw = 784 
Wasted_Col = 137 
Wasted_Row = 0 
Idle = 397769 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397900 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 512 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 476 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001966 
Either_Row_CoL_Bus_Util = 0.001981 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005063 
queue_avg = 0.025456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0254559
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397777 n_act=10 n_pre=0 n_ref_event=0 n_req=532 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=636 bw_util=0.002277
n_activity=1314 dram_eff=0.691
bk0: 8a 398513i bk1: 8a 398451i bk2: 0a 398451i bk3: 0a 398475i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398663i bk7: 48a 398663i bk8: 64a 398424i bk9: 64a 398412i bk10: 16a 398555i bk11: 16a 398563i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.154433
Bank_Level_Parallism_Col = 2.151052
Bank_Level_Parallism_Ready = 1.587004
write_to_read_ratio_blp_rw_average = 0.654876
GrpLevelPara = 2.151052 

BW Util details:
bwutil = 0.002277 
total_CMD = 398690 
util_bw = 908 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 397641 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 5 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397777 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 636 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 532 
total_req = 908 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 908 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002277 
Either_Row_CoL_Bus_Util = 0.002290 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005476 
queue_avg = 0.037914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0379142
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397746 n_act=10 n_pre=0 n_ref_event=0 n_req=548 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=664 bw_util=0.002348
n_activity=1321 dram_eff=0.7086
bk0: 8a 398513i bk1: 8a 398435i bk2: 0a 398480i bk3: 0a 398476i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398650i bk7: 48a 398655i bk8: 64a 398405i bk9: 64a 398378i bk10: 16a 398612i bk11: 16a 398588i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.162991
Bank_Level_Parallism_Col = 2.163934
Bank_Level_Parallism_Ready = 1.446581
write_to_read_ratio_blp_rw_average = 0.652845
GrpLevelPara = 2.143684 

BW Util details:
bwutil = 0.002348 
total_CMD = 398690 
util_bw = 936 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 397647 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397746 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 664 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 548 
total_req = 936 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 936 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002348 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002119 
queue_avg = 0.039349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0393489
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397818 n_act=10 n_pre=0 n_ref_event=0 n_req=520 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=594 bw_util=0.002172
n_activity=1354 dram_eff=0.6396
bk0: 8a 398505i bk1: 8a 398497i bk2: 0a 398488i bk3: 0a 398535i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398663i bk7: 48a 398665i bk8: 64a 398411i bk9: 64a 398382i bk10: 16a 398576i bk11: 16a 398567i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.045192
Bank_Level_Parallism_Col = 2.041506
Bank_Level_Parallism_Ready = 1.555427
write_to_read_ratio_blp_rw_average = 0.643822
GrpLevelPara = 2.023166 

BW Util details:
bwutil = 0.002172 
total_CMD = 398690 
util_bw = 866 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 397650 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397818 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 594 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 520 
total_req = 866 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 866 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002172 
Either_Row_CoL_Bus_Util = 0.002187 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004587 
queue_avg = 0.030605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0306052
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397925 n_act=10 n_pre=0 n_ref_event=0 n_req=468 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=487 bw_util=0.001904
n_activity=1235 dram_eff=0.6146
bk0: 8a 398496i bk1: 8a 398456i bk2: 0a 398503i bk3: 0a 398512i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398663i bk7: 48a 398664i bk8: 64a 398536i bk9: 64a 398521i bk10: 16a 398640i bk11: 16a 398619i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.949002
Bank_Level_Parallism_Col = 1.948718
Bank_Level_Parallism_Ready = 1.451910
write_to_read_ratio_blp_rw_average = 0.604236
GrpLevelPara = 1.948718 

BW Util details:
bwutil = 0.001904 
total_CMD = 398690 
util_bw = 759 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 397788 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397925 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 487 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 468 
total_req = 759 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 759 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001904 
Either_Row_CoL_Bus_Util = 0.001919 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005229 
queue_avg = 0.023000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0230003
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397771 n_act=10 n_pre=0 n_ref_event=0 n_req=536 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=643 bw_util=0.002295
n_activity=1312 dram_eff=0.6974
bk0: 8a 398512i bk1: 8a 398479i bk2: 0a 398539i bk3: 0a 398486i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398663i bk7: 48a 398663i bk8: 64a 398465i bk9: 64a 398468i bk10: 16a 398560i bk11: 16a 398522i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.982808
Bank_Level_Parallism_Col = 1.978927
Bank_Level_Parallism_Ready = 1.381421
write_to_read_ratio_blp_rw_average = 0.654215
GrpLevelPara = 1.978927 

BW Util details:
bwutil = 0.002295 
total_CMD = 398690 
util_bw = 915 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 397643 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397771 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 643 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 536 
total_req = 915 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 915 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002295 
Either_Row_CoL_Bus_Util = 0.002305 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.006529 
queue_avg = 0.027726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0277258
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397733 n_act=10 n_pre=0 n_ref_event=0 n_req=560 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=677 bw_util=0.00238
n_activity=1331 dram_eff=0.713
bk0: 8a 398444i bk1: 8a 398439i bk2: 0a 398418i bk3: 0a 398444i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398650i bk7: 48a 398655i bk8: 64a 398388i bk9: 64a 398370i bk10: 16a 398516i bk11: 16a 398537i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.446125
Bank_Level_Parallism_Col = 2.448669
Bank_Level_Parallism_Ready = 1.775553
write_to_read_ratio_blp_rw_average = 0.657795
GrpLevelPara = 2.448669 

BW Util details:
bwutil = 0.002380 
total_CMD = 398690 
util_bw = 949 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 397632 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397733 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 677 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 560 
total_req = 949 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 949 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002380 
Either_Row_CoL_Bus_Util = 0.002400 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002090 
queue_avg = 0.050638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0506383
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398690 n_nop=397816 n_act=10 n_pre=0 n_ref_event=0 n_req=524 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=596 bw_util=0.002177
n_activity=1333 dram_eff=0.6512
bk0: 8a 398535i bk1: 8a 398492i bk2: 0a 398543i bk3: 0a 398525i bk4: 0a 398690i bk5: 0a 398690i bk6: 48a 398663i bk7: 48a 398665i bk8: 64a 398459i bk9: 64a 398387i bk10: 16a 398524i bk11: 16a 398509i bk12: 0a 398690i bk13: 0a 398690i bk14: 0a 398690i bk15: 0a 398690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.065366
Bank_Level_Parallism_Col = 2.063663
Bank_Level_Parallism_Ready = 1.554147
write_to_read_ratio_blp_rw_average = 0.638590
GrpLevelPara = 2.063663 

BW Util details:
bwutil = 0.002177 
total_CMD = 398690 
util_bw = 868 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 397665 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 398690 
n_nop = 397816 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 596 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 524 
total_req = 868 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 868 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002177 
Either_Row_CoL_Bus_Util = 0.002192 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004577 
queue_avg = 0.027698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0276982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[1]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[2]: Access = 1752, Miss = 289, Miss_rate = 0.165, Pending_hits = 24, Reservation_fails = 1786
L2_cache_bank[3]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[4]: Access = 1752, Miss = 290, Miss_rate = 0.166, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[5]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[6]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[7]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[8]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[9]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[10]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[11]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[12]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[13]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[14]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[15]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[16]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[17]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[18]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[19]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[20]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[21]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[22]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[23]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[24]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[25]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[26]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[27]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[28]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[29]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[30]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[31]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[32]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[33]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[34]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[35]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[36]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[37]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[38]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[39]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[40]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[41]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[42]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[43]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[44]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[45]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[46]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[47]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[48]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[49]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[50]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[51]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[52]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[53]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[54]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[55]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[56]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[57]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[58]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[59]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[60]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[61]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[62]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[63]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1753
L2_total_cache_accesses = 95872
L2_total_cache_misses = 9611
L2_total_cache_miss_rate = 0.1002
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 112303
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6528
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32757
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 739
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33664
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 112303
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=95872
icnt_total_pkts_simt_to_mem=95872
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 95872
Req_Network_cycles = 530962
Req_Network_injected_packets_per_cycle =       0.1806 
Req_Network_conflicts_per_cycle =       0.1678
Req_Network_conflicts_per_cycle_util =       2.0509
Req_Bank_Level_Parallism =       2.2069
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1410
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0029

Reply_Network_injected_packets_num = 95872
Reply_Network_cycles = 530962
Reply_Network_injected_packets_per_cycle =        0.1806
Reply_Network_conflicts_per_cycle =        0.0275
Reply_Network_conflicts_per_cycle_util =       0.3356
Reply_Bank_Level_Parallism =       2.2016
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0043
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 27 sec (3387 sec)
gpgpu_simulation_rate = 164160 (inst/sec)
gpgpu_simulation_rate = 156 (cycle/sec)
gpgpu_silicon_slowdown = 7256410x
