

================================================================
== Vitis HLS Report for 'kernel_gemver'
================================================================
* Date:           Thu Dec 12 16:56:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gemver
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2127341|  2127341|  8.509 ms|  8.509 ms|  2127342|  2127342|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                       |                                           |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                        Instance                       |                   Module                  |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_gemver_Pipeline_L2_fu_2372                  |kernel_gemver_Pipeline_L2                  |    10004|    10004|  40.016 us|  40.016 us|  10004|  10004|       no|
        |grp_kernel_gemver_Pipeline_L21_fu_2395                 |kernel_gemver_Pipeline_L21                 |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_L22_fu_2418                 |kernel_gemver_Pipeline_L22                 |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_L23_fu_2441                 |kernel_gemver_Pipeline_L23                 |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_L24_fu_2464                 |kernel_gemver_Pipeline_L24                 |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_L25_fu_2487                 |kernel_gemver_Pipeline_L25                 |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_merlinL10_merlinL9_fu_2510  |kernel_gemver_Pipeline_merlinL10_merlinL9  |    10021|    10021|  40.084 us|  40.084 us|  10021|  10021|       no|
        |grp_kernel_gemver_Pipeline_merlinL5_fu_2594            |kernel_gemver_Pipeline_merlinL5            |     2412|     2412|   9.648 us|   9.648 us|   2412|   2412|       no|
        |grp_kernel_gemver_Pipeline_L26_fu_2635                 |kernel_gemver_Pipeline_L26                 |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_L27_fu_2658                 |kernel_gemver_Pipeline_L27                 |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_L28_fu_2681                 |kernel_gemver_Pipeline_L28                 |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_merlinL4_fu_2704            |kernel_gemver_Pipeline_merlinL4            |       35|       35|   0.140 us|   0.140 us|     35|     35|       no|
        |grp_kernel_gemver_Pipeline_L3_fu_2740                  |kernel_gemver_Pipeline_L3                  |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_L29_fu_2763                 |kernel_gemver_Pipeline_L29                 |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_merlinL1_fu_2786            |kernel_gemver_Pipeline_merlinL1            |     2811|     2811|  11.244 us|  11.244 us|   2811|   2811|       no|
        |grp_kernel_gemver_Pipeline_L310_fu_2826                |kernel_gemver_Pipeline_L310                |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_gemver_Pipeline_L311_fu_2849                |kernel_gemver_Pipeline_L311                |    10006|    10006|  40.024 us|  40.024 us|  10006|  10006|       no|
        +-------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL7   |   970025|   970025|     38801|          -|          -|    25|        no|
        | + merlinL6  |    38656|    38656|      2416|          -|          -|    16|        no|
        |- merlinL2   |  1126800|  1126800|      2817|          -|          -|   400|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      189|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      270|   163|    64121|    38890|    0|
|Memory               |      320|     -|     4608|     4752|    0|
|Multiplexer          |        -|     -|        -|    12836|    -|
|Register             |        -|     -|     3327|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      590|   163|    72056|    56667|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       40|     7|        9|       14|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       13|     2|        3|        4|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+-------------------------------------------+---------+-----+-------+------+-----+
    |                        Instance                       |                   Module                  | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +-------------------------------------------------------+-------------------------------------------+---------+-----+-------+------+-----+
    |control_s_axi_U                                        |control_s_axi                              |        0|    0|    742|  1320|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U518                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U519                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U520                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U521                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U522                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U523                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U524                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U525                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U526                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U527                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U528                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U529                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U530                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U531                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U532                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U533                    |fadd_32ns_32ns_32_7_full_dsp_1             |        0|    2|    318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U534                     |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|    78|    0|
    |grp_kernel_gemver_Pipeline_L2_fu_2372                  |kernel_gemver_Pipeline_L2                  |        0|    1|    590|   200|    0|
    |grp_kernel_gemver_Pipeline_L21_fu_2395                 |kernel_gemver_Pipeline_L21                 |        0|    0|    532|    73|    0|
    |grp_kernel_gemver_Pipeline_L22_fu_2418                 |kernel_gemver_Pipeline_L22                 |        0|    0|    532|    73|    0|
    |grp_kernel_gemver_Pipeline_L23_fu_2441                 |kernel_gemver_Pipeline_L23                 |        0|    0|    532|    73|    0|
    |grp_kernel_gemver_Pipeline_L24_fu_2464                 |kernel_gemver_Pipeline_L24                 |        0|    0|    532|    73|    0|
    |grp_kernel_gemver_Pipeline_L25_fu_2487                 |kernel_gemver_Pipeline_L25                 |        0|    0|    532|    73|    0|
    |grp_kernel_gemver_Pipeline_L26_fu_2635                 |kernel_gemver_Pipeline_L26                 |        0|    0|    532|    73|    0|
    |grp_kernel_gemver_Pipeline_L27_fu_2658                 |kernel_gemver_Pipeline_L27                 |        0|    0|    532|    73|    0|
    |grp_kernel_gemver_Pipeline_L28_fu_2681                 |kernel_gemver_Pipeline_L28                 |        0|    0|    532|    73|    0|
    |grp_kernel_gemver_Pipeline_L29_fu_2763                 |kernel_gemver_Pipeline_L29                 |        0|    0|    532|    73|    0|
    |grp_kernel_gemver_Pipeline_L3_fu_2740                  |kernel_gemver_Pipeline_L3                  |        0|    0|    522|    73|    0|
    |grp_kernel_gemver_Pipeline_L310_fu_2826                |kernel_gemver_Pipeline_L310                |        0|    0|    522|    73|    0|
    |grp_kernel_gemver_Pipeline_L311_fu_2849                |kernel_gemver_Pipeline_L311                |        0|    1|    759|   480|    0|
    |grp_kernel_gemver_Pipeline_merlinL1_fu_2786            |kernel_gemver_Pipeline_merlinL1            |        0|    0|   1625|   986|    0|
    |grp_kernel_gemver_Pipeline_merlinL10_merlinL9_fu_2510  |kernel_gemver_Pipeline_merlinL10_merlinL9  |        0|  126|  14770|  6526|    0|
    |grp_kernel_gemver_Pipeline_merlinL4_fu_2704            |kernel_gemver_Pipeline_merlinL4            |        0|    0|   2664|   574|    0|
    |grp_kernel_gemver_Pipeline_merlinL5_fu_2594            |kernel_gemver_Pipeline_merlinL5            |        0|    0|    219|   370|    0|
    |merlin_gmem_kernel_gemver_512_0_m_axi_U                |merlin_gmem_kernel_gemver_512_0_m_axi      |       30|    0|   3521|  2695|    0|
    |merlin_gmem_kernel_gemver_512_1_m_axi_U                |merlin_gmem_kernel_gemver_512_1_m_axi      |       30|    0|   3521|  2695|    0|
    |merlin_gmem_kernel_gemver_512_2_m_axi_U                |merlin_gmem_kernel_gemver_512_2_m_axi      |       30|    0|   3521|  2695|    0|
    |merlin_gmem_kernel_gemver_512_3_m_axi_U                |merlin_gmem_kernel_gemver_512_3_m_axi      |       30|    0|   3521|  2695|    0|
    |merlin_gmem_kernel_gemver_512_4_m_axi_U                |merlin_gmem_kernel_gemver_512_4_m_axi      |       30|    0|   3521|  2695|    0|
    |merlin_gmem_kernel_gemver_512_5_m_axi_U                |merlin_gmem_kernel_gemver_512_5_m_axi      |       30|    0|   3521|  2695|    0|
    |merlin_gmem_kernel_gemver_512_A_m_axi_U                |merlin_gmem_kernel_gemver_512_A_m_axi      |       30|    0|   3521|  2695|    0|
    |merlin_gmem_kernel_gemver_512_w_m_axi_U                |merlin_gmem_kernel_gemver_512_w_m_axi      |       30|    0|   3521|  2695|    0|
    |merlin_gmem_kernel_gemver_512_x_m_axi_U                |merlin_gmem_kernel_gemver_512_x_m_axi      |       30|    0|   3521|  2695|    0|
    |sparsemux_33_4_32_1_1_U516                             |sparsemux_33_4_32_1_1                      |        0|    0|      0|    65|    0|
    |sparsemux_33_4_32_1_1_U517                             |sparsemux_33_4_32_1_1                      |        0|    0|      0|    65|    0|
    +-------------------------------------------------------+-------------------------------------------+---------+-----+-------+------+-----+
    |Total                                                  |                                           |      270|  163|  64121| 38890|    0|
    +-------------------------------------------------------+-------------------------------------------+---------+-----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |      Memory      |          Module         | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |A_buf_U           |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_16_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_17_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_18_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_19_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_20_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_21_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_22_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_23_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_24_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_25_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_26_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_27_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_28_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_29_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_buf_30_U        |A_buf_RAM_AUTO_1R1W      |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |x_buf_0_U         |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_16_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_17_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_18_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_19_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_20_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_21_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_22_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_23_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_24_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_25_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_26_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_27_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_28_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_29_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_buf_0_30_U      |x_buf_0_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_U       |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_16_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_17_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_18_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_19_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_20_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_21_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_22_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_23_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_24_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_25_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_26_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_27_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_28_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_29_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |z_8_0_buf_30_U    |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_U     |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_16_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_17_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_18_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_19_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_20_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_21_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_22_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_23_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_24_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_25_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_26_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_27_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_28_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_29_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v2_10_0_buf_30_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_U     |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_16_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_17_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_18_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_19_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_20_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_21_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_22_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_23_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_24_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_25_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_26_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_27_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_28_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_29_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u2_10_0_buf_30_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_U     |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_16_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_17_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_18_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_19_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_20_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_21_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_22_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_23_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_24_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_25_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_26_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_27_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_28_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_29_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |v1_10_0_buf_30_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_U     |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_16_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_17_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_18_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_19_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_20_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_21_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_22_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_23_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_24_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_25_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_26_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_27_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_28_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_29_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |u1_10_0_buf_30_U  |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_U      |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_16_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_17_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_18_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_19_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_20_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_21_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_22_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_23_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_24_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_25_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_26_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_27_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_28_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_29_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_11_0_buf_30_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_U      |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_16_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_17_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_18_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_19_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_20_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_21_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_22_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_23_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_24_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_25_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_26_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_27_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_28_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_29_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_12_0_buf_30_U   |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_U           |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_16_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_17_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_18_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_19_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_20_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_21_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_22_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_23_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_24_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_25_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_26_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_27_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_28_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_29_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |w_buf_30_U        |z_8_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    +------------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total             |                         |      320|4608|4752|    0| 163600| 5120|   160|      5235200|
    +------------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln187_fu_3006_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln200_fu_3294_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln260_1_fu_3522_p2             |         +|   0|  0|  21|          14|           5|
    |add_ln260_fu_3534_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln56_fu_3024_p2                |         +|   0|  0|  71|          64|          64|
    |icmp_ln187_fu_3000_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln200_fu_3288_p2              |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln260_fu_3528_p2              |      icmp|   0|  0|  16|           9|           8|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state225_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state297_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state449_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state451_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state519                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 189|         124|          98|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+------+-----------+-----+-----------+
    |                   Name                   |  LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+------+-----------+-----+-----------+
    |A_buf_16_address0                         |    31|          6|   14|         84|
    |A_buf_16_ce0                              |    31|          6|    1|          6|
    |A_buf_16_ce1                              |     9|          2|    1|          2|
    |A_buf_16_d0                               |    14|          3|   32|         96|
    |A_buf_16_we0                              |    14|          3|    1|          3|
    |A_buf_17_address0                         |    31|          6|   14|         84|
    |A_buf_17_ce0                              |    31|          6|    1|          6|
    |A_buf_17_ce1                              |     9|          2|    1|          2|
    |A_buf_17_d0                               |    14|          3|   32|         96|
    |A_buf_17_we0                              |    14|          3|    1|          3|
    |A_buf_18_address0                         |    31|          6|   14|         84|
    |A_buf_18_ce0                              |    31|          6|    1|          6|
    |A_buf_18_ce1                              |     9|          2|    1|          2|
    |A_buf_18_d0                               |    14|          3|   32|         96|
    |A_buf_18_we0                              |    14|          3|    1|          3|
    |A_buf_19_address0                         |    31|          6|   14|         84|
    |A_buf_19_ce0                              |    31|          6|    1|          6|
    |A_buf_19_ce1                              |     9|          2|    1|          2|
    |A_buf_19_d0                               |    14|          3|   32|         96|
    |A_buf_19_we0                              |    14|          3|    1|          3|
    |A_buf_20_address0                         |    31|          6|   14|         84|
    |A_buf_20_ce0                              |    31|          6|    1|          6|
    |A_buf_20_ce1                              |     9|          2|    1|          2|
    |A_buf_20_d0                               |    14|          3|   32|         96|
    |A_buf_20_we0                              |    14|          3|    1|          3|
    |A_buf_21_address0                         |    31|          6|   14|         84|
    |A_buf_21_ce0                              |    31|          6|    1|          6|
    |A_buf_21_ce1                              |     9|          2|    1|          2|
    |A_buf_21_d0                               |    14|          3|   32|         96|
    |A_buf_21_we0                              |    14|          3|    1|          3|
    |A_buf_22_address0                         |    31|          6|   14|         84|
    |A_buf_22_ce0                              |    31|          6|    1|          6|
    |A_buf_22_ce1                              |     9|          2|    1|          2|
    |A_buf_22_d0                               |    14|          3|   32|         96|
    |A_buf_22_we0                              |    14|          3|    1|          3|
    |A_buf_23_address0                         |    31|          6|   14|         84|
    |A_buf_23_ce0                              |    31|          6|    1|          6|
    |A_buf_23_ce1                              |     9|          2|    1|          2|
    |A_buf_23_d0                               |    14|          3|   32|         96|
    |A_buf_23_we0                              |    14|          3|    1|          3|
    |A_buf_24_address0                         |    31|          6|   14|         84|
    |A_buf_24_ce0                              |    31|          6|    1|          6|
    |A_buf_24_ce1                              |     9|          2|    1|          2|
    |A_buf_24_d0                               |    14|          3|   32|         96|
    |A_buf_24_we0                              |    14|          3|    1|          3|
    |A_buf_25_address0                         |    31|          6|   14|         84|
    |A_buf_25_ce0                              |    31|          6|    1|          6|
    |A_buf_25_ce1                              |     9|          2|    1|          2|
    |A_buf_25_d0                               |    14|          3|   32|         96|
    |A_buf_25_we0                              |    14|          3|    1|          3|
    |A_buf_26_address0                         |    31|          6|   14|         84|
    |A_buf_26_ce0                              |    31|          6|    1|          6|
    |A_buf_26_ce1                              |     9|          2|    1|          2|
    |A_buf_26_d0                               |    14|          3|   32|         96|
    |A_buf_26_we0                              |    14|          3|    1|          3|
    |A_buf_27_address0                         |    31|          6|   14|         84|
    |A_buf_27_ce0                              |    31|          6|    1|          6|
    |A_buf_27_ce1                              |     9|          2|    1|          2|
    |A_buf_27_d0                               |    14|          3|   32|         96|
    |A_buf_27_we0                              |    14|          3|    1|          3|
    |A_buf_28_address0                         |    31|          6|   14|         84|
    |A_buf_28_ce0                              |    31|          6|    1|          6|
    |A_buf_28_ce1                              |     9|          2|    1|          2|
    |A_buf_28_d0                               |    14|          3|   32|         96|
    |A_buf_28_we0                              |    14|          3|    1|          3|
    |A_buf_29_address0                         |    31|          6|   14|         84|
    |A_buf_29_ce0                              |    31|          6|    1|          6|
    |A_buf_29_ce1                              |     9|          2|    1|          2|
    |A_buf_29_d0                               |    14|          3|   32|         96|
    |A_buf_29_we0                              |    14|          3|    1|          3|
    |A_buf_30_address0                         |    31|          6|   14|         84|
    |A_buf_30_ce0                              |    31|          6|    1|          6|
    |A_buf_30_ce1                              |     9|          2|    1|          2|
    |A_buf_30_d0                               |    14|          3|   32|         96|
    |A_buf_30_we0                              |    14|          3|    1|          3|
    |A_buf_address0                            |    31|          6|   14|         84|
    |A_buf_ce0                                 |    31|          6|    1|          6|
    |A_buf_ce1                                 |     9|          2|    1|          2|
    |A_buf_d0                                  |    14|          3|   32|         96|
    |A_buf_we0                                 |    14|          3|    1|          3|
    |ap_NS_fsm                                 |  2693|        520|    1|        520|
    |ap_done                                   |     9|          2|    1|          2|
    |buf_tmp_10_reg_1778                       |     9|          2|   32|         64|
    |buf_tmp_11_reg_1724                       |     9|          2|   32|         64|
    |buf_tmp_12_reg_1670                       |     9|          2|   32|         64|
    |buf_tmp_13_reg_1616                       |     9|          2|   32|         64|
    |buf_tmp_14_reg_1562                       |     9|          2|   32|         64|
    |buf_tmp_15_reg_1508                       |     9|          2|   32|         64|
    |buf_tmp_1_reg_2264                        |     9|          2|   32|         64|
    |buf_tmp_2_reg_2210                        |     9|          2|   32|         64|
    |buf_tmp_3_reg_2156                        |     9|          2|   32|         64|
    |buf_tmp_4_reg_2102                        |     9|          2|   32|         64|
    |buf_tmp_5_reg_2048                        |     9|          2|   32|         64|
    |buf_tmp_6_reg_1994                        |     9|          2|   32|         64|
    |buf_tmp_7_reg_1940                        |     9|          2|   32|         64|
    |buf_tmp_8_reg_1886                        |     9|          2|   32|         64|
    |buf_tmp_9_reg_1832                        |     9|          2|   32|         64|
    |buf_tmp_reg_2318                          |     9|          2|   32|         64|
    |grp_fu_4146_ce                            |    26|          5|    1|          5|
    |grp_fu_4146_p0                            |    26|          5|   32|        160|
    |grp_fu_4146_p1                            |    26|          5|   32|        160|
    |grp_fu_4150_ce                            |    14|          3|    1|          3|
    |grp_fu_4150_p0                            |    14|          3|   32|         96|
    |grp_fu_4150_p1                            |    14|          3|   32|         96|
    |grp_fu_4154_ce                            |    14|          3|    1|          3|
    |grp_fu_4154_p0                            |    14|          3|   32|         96|
    |grp_fu_4154_p1                            |    14|          3|   32|         96|
    |grp_fu_4158_ce                            |    14|          3|    1|          3|
    |grp_fu_4158_p0                            |    14|          3|   32|         96|
    |grp_fu_4158_p1                            |    14|          3|   32|         96|
    |grp_fu_4162_ce                            |    14|          3|    1|          3|
    |grp_fu_4162_p0                            |    14|          3|   32|         96|
    |grp_fu_4162_p1                            |    14|          3|   32|         96|
    |grp_fu_4166_ce                            |    14|          3|    1|          3|
    |grp_fu_4166_p0                            |    14|          3|   32|         96|
    |grp_fu_4166_p1                            |    14|          3|   32|         96|
    |grp_fu_4170_ce                            |    14|          3|    1|          3|
    |grp_fu_4170_p0                            |    14|          3|   32|         96|
    |grp_fu_4170_p1                            |    14|          3|   32|         96|
    |grp_fu_4174_ce                            |    14|          3|    1|          3|
    |grp_fu_4174_p0                            |    14|          3|   32|         96|
    |grp_fu_4174_p1                            |    14|          3|   32|         96|
    |grp_fu_4178_ce                            |    14|          3|    1|          3|
    |grp_fu_4178_p0                            |    14|          3|   32|         96|
    |grp_fu_4178_p1                            |    14|          3|   32|         96|
    |grp_fu_4182_ce                            |    14|          3|    1|          3|
    |grp_fu_4182_p0                            |    14|          3|   32|         96|
    |grp_fu_4182_p1                            |    14|          3|   32|         96|
    |grp_fu_4186_ce                            |    14|          3|    1|          3|
    |grp_fu_4186_p0                            |    14|          3|   32|         96|
    |grp_fu_4186_p1                            |    14|          3|   32|         96|
    |grp_fu_4190_ce                            |    14|          3|    1|          3|
    |grp_fu_4190_p0                            |    14|          3|   32|         96|
    |grp_fu_4190_p1                            |    14|          3|   32|         96|
    |grp_fu_4194_ce                            |    14|          3|    1|          3|
    |grp_fu_4194_p0                            |    14|          3|   32|         96|
    |grp_fu_4194_p1                            |    14|          3|   32|         96|
    |grp_fu_4198_ce                            |    14|          3|    1|          3|
    |grp_fu_4198_p0                            |    14|          3|   32|         96|
    |grp_fu_4198_p1                            |    14|          3|   32|         96|
    |grp_fu_4202_ce                            |    14|          3|    1|          3|
    |grp_fu_4202_p0                            |    14|          3|   32|         96|
    |grp_fu_4202_p1                            |    14|          3|   32|         96|
    |grp_fu_4206_ce                            |    14|          3|    1|          3|
    |grp_fu_4206_p0                            |    14|          3|   32|         96|
    |grp_fu_4206_p1                            |    14|          3|   32|         96|
    |grp_fu_4210_ce                            |    20|          4|    1|          4|
    |grp_fu_4210_p0                            |    20|          4|   32|        128|
    |grp_fu_4210_p1                            |    20|          4|   32|        128|
    |i_fu_984                                  |     9|          2|    9|         18|
    |i_sub_0_reg_1497                          |     9|          2|    5|         10|
    |merlin_gmem_kernel_gemver_512_0_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_1_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_1_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_1_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_1_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_1_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_2_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_2_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_2_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_2_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_2_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_3_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_3_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_3_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_3_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_3_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_4_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_4_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_4_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_4_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_4_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_5_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_5_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_5_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_5_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_5_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_A_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_A_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_A_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_A_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_A_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_A_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_A_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_A_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_A_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_A_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_A_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_A_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_w_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_w_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_w_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_w_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_w_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_w_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_w_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_w_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_w_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_w_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_w_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_w_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_x_ARADDR    |    31|          6|   64|        384|
    |merlin_gmem_kernel_gemver_512_x_ARLEN     |    26|          5|   32|        160|
    |merlin_gmem_kernel_gemver_512_x_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_gemver_512_x_AWADDR    |    20|          4|   64|        256|
    |merlin_gmem_kernel_gemver_512_x_AWLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_gemver_512_x_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_x_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_x_RREADY    |    20|          4|    1|          4|
    |merlin_gmem_kernel_gemver_512_x_WDATA     |    14|          3|  512|       1536|
    |merlin_gmem_kernel_gemver_512_x_WSTRB     |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_x_WVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_x_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_x_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_x_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_x_blk_n_R   |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_x_blk_n_W   |     9|          2|    1|          2|
    |mux_case_0915_reg_1487                    |     9|          2|   32|         64|
    |mux_case_10925_reg_1387                   |     9|          2|   32|         64|
    |mux_case_11926_reg_1377                   |     9|          2|   32|         64|
    |mux_case_12927_reg_1367                   |     9|          2|   32|         64|
    |mux_case_13928_reg_1357                   |     9|          2|   32|         64|
    |mux_case_14929_reg_1347                   |     9|          2|   32|         64|
    |mux_case_15930_reg_1337                   |     9|          2|   32|         64|
    |mux_case_1916_reg_1477                    |     9|          2|   32|         64|
    |mux_case_2917_reg_1467                    |     9|          2|   32|         64|
    |mux_case_3918_reg_1457                    |     9|          2|   32|         64|
    |mux_case_4919_reg_1447                    |     9|          2|   32|         64|
    |mux_case_5920_reg_1437                    |     9|          2|   32|         64|
    |mux_case_6921_reg_1427                    |     9|          2|   32|         64|
    |mux_case_7922_reg_1417                    |     9|          2|   32|         64|
    |mux_case_8923_reg_1407                    |     9|          2|   32|         64|
    |mux_case_9924_reg_1397                    |     9|          2|   32|         64|
    |phi_mul5_fu_980                           |     9|          2|   14|         28|
    |start_fu_328                              |     9|          2|    5|         10|
    |u1_10_0_buf_16_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_16_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_16_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_17_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_17_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_17_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_18_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_18_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_18_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_19_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_19_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_19_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_20_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_20_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_20_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_21_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_21_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_21_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_22_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_22_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_22_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_23_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_23_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_23_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_24_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_24_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_24_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_25_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_25_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_25_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_26_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_26_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_26_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_27_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_27_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_27_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_28_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_28_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_28_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_29_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_29_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_29_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_30_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_30_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_30_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_address0                      |    14|          3|    5|         15|
    |u1_10_0_buf_ce0                           |    14|          3|    1|          3|
    |u1_10_0_buf_we0                           |     9|          2|    1|          2|
    |u2_10_0_buf_16_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_16_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_16_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_17_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_17_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_17_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_18_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_18_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_18_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_19_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_19_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_19_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_20_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_20_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_20_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_21_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_21_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_21_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_22_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_22_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_22_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_23_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_23_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_23_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_24_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_24_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_24_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_25_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_25_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_25_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_26_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_26_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_26_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_27_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_27_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_27_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_28_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_28_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_28_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_29_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_29_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_29_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_30_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_30_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_30_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_address0                      |    14|          3|    5|         15|
    |u2_10_0_buf_ce0                           |    14|          3|    1|          3|
    |u2_10_0_buf_we0                           |     9|          2|    1|          2|
    |v1_10_0_buf_16_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_16_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_16_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_17_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_17_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_17_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_18_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_18_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_18_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_19_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_19_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_19_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_20_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_20_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_20_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_21_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_21_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_21_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_22_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_22_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_22_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_23_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_23_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_23_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_24_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_24_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_24_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_25_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_25_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_25_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_26_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_26_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_26_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_27_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_27_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_27_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_28_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_28_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_28_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_29_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_29_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_29_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_30_address0                   |    14|          3|    5|         15|
    |v1_10_0_buf_30_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_30_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_address0                      |    14|          3|    5|         15|
    |v1_10_0_buf_ce0                           |    14|          3|    1|          3|
    |v1_10_0_buf_we0                           |     9|          2|    1|          2|
    |v2_10_0_buf_16_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_16_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_16_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_17_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_17_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_17_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_18_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_18_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_18_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_19_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_19_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_19_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_20_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_20_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_20_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_21_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_21_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_21_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_22_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_22_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_22_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_23_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_23_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_23_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_24_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_24_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_24_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_25_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_25_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_25_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_26_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_26_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_26_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_27_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_27_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_27_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_28_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_28_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_28_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_29_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_29_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_29_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_30_address0                   |    14|          3|    5|         15|
    |v2_10_0_buf_30_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_30_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_address0                      |    14|          3|    5|         15|
    |v2_10_0_buf_ce0                           |    14|          3|    1|          3|
    |v2_10_0_buf_we0                           |     9|          2|    1|          2|
    |w_buf_16_address0                         |    26|          5|    5|         25|
    |w_buf_16_ce0                              |    20|          4|    1|          4|
    |w_buf_16_d0                               |    14|          3|   32|         96|
    |w_buf_16_we0                              |    14|          3|    1|          3|
    |w_buf_17_address0                         |    26|          5|    5|         25|
    |w_buf_17_ce0                              |    20|          4|    1|          4|
    |w_buf_17_d0                               |    14|          3|   32|         96|
    |w_buf_17_we0                              |    14|          3|    1|          3|
    |w_buf_18_address0                         |    26|          5|    5|         25|
    |w_buf_18_ce0                              |    20|          4|    1|          4|
    |w_buf_18_d0                               |    14|          3|   32|         96|
    |w_buf_18_we0                              |    14|          3|    1|          3|
    |w_buf_19_address0                         |    26|          5|    5|         25|
    |w_buf_19_ce0                              |    20|          4|    1|          4|
    |w_buf_19_d0                               |    14|          3|   32|         96|
    |w_buf_19_we0                              |    14|          3|    1|          3|
    |w_buf_20_address0                         |    26|          5|    5|         25|
    |w_buf_20_ce0                              |    20|          4|    1|          4|
    |w_buf_20_d0                               |    14|          3|   32|         96|
    |w_buf_20_we0                              |    14|          3|    1|          3|
    |w_buf_21_address0                         |    26|          5|    5|         25|
    |w_buf_21_ce0                              |    20|          4|    1|          4|
    |w_buf_21_d0                               |    14|          3|   32|         96|
    |w_buf_21_we0                              |    14|          3|    1|          3|
    |w_buf_22_address0                         |    26|          5|    5|         25|
    |w_buf_22_ce0                              |    20|          4|    1|          4|
    |w_buf_22_d0                               |    14|          3|   32|         96|
    |w_buf_22_we0                              |    14|          3|    1|          3|
    |w_buf_23_address0                         |    26|          5|    5|         25|
    |w_buf_23_ce0                              |    20|          4|    1|          4|
    |w_buf_23_d0                               |    14|          3|   32|         96|
    |w_buf_23_we0                              |    14|          3|    1|          3|
    |w_buf_24_address0                         |    26|          5|    5|         25|
    |w_buf_24_ce0                              |    20|          4|    1|          4|
    |w_buf_24_d0                               |    14|          3|   32|         96|
    |w_buf_24_we0                              |    14|          3|    1|          3|
    |w_buf_25_address0                         |    26|          5|    5|         25|
    |w_buf_25_ce0                              |    20|          4|    1|          4|
    |w_buf_25_d0                               |    14|          3|   32|         96|
    |w_buf_25_we0                              |    14|          3|    1|          3|
    |w_buf_26_address0                         |    26|          5|    5|         25|
    |w_buf_26_ce0                              |    20|          4|    1|          4|
    |w_buf_26_d0                               |    14|          3|   32|         96|
    |w_buf_26_we0                              |    14|          3|    1|          3|
    |w_buf_27_address0                         |    26|          5|    5|         25|
    |w_buf_27_ce0                              |    20|          4|    1|          4|
    |w_buf_27_d0                               |    14|          3|   32|         96|
    |w_buf_27_we0                              |    14|          3|    1|          3|
    |w_buf_28_address0                         |    26|          5|    5|         25|
    |w_buf_28_ce0                              |    20|          4|    1|          4|
    |w_buf_28_d0                               |    14|          3|   32|         96|
    |w_buf_28_we0                              |    14|          3|    1|          3|
    |w_buf_29_address0                         |    26|          5|    5|         25|
    |w_buf_29_ce0                              |    20|          4|    1|          4|
    |w_buf_29_d0                               |    14|          3|   32|         96|
    |w_buf_29_we0                              |    14|          3|    1|          3|
    |w_buf_30_address0                         |    26|          5|    5|         25|
    |w_buf_30_ce0                              |    20|          4|    1|          4|
    |w_buf_30_d0                               |    14|          3|   32|         96|
    |w_buf_30_we0                              |    14|          3|    1|          3|
    |w_buf_address0                            |    26|          5|    5|         25|
    |w_buf_ce0                                 |    20|          4|    1|          4|
    |w_buf_d0                                  |    14|          3|   32|         96|
    |w_buf_we0                                 |    14|          3|    1|          3|
    |x_12_0_buf_16_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_16_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_16_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_17_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_17_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_17_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_18_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_18_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_18_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_19_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_19_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_19_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_20_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_20_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_20_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_21_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_21_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_21_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_22_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_22_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_22_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_23_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_23_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_23_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_24_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_24_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_24_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_25_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_25_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_25_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_26_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_26_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_26_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_27_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_27_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_27_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_28_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_28_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_28_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_29_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_29_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_29_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_30_address0                    |    14|          3|    5|         15|
    |x_12_0_buf_30_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_30_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_address0                       |    14|          3|    5|         15|
    |x_12_0_buf_ce0                            |    14|          3|    1|          3|
    |x_12_0_buf_we0                            |     9|          2|    1|          2|
    |x_buf_0_16_address0                       |    20|          4|    5|         20|
    |x_buf_0_16_ce0                            |    20|          4|    1|          4|
    |x_buf_0_16_ce1                            |     9|          2|    1|          2|
    |x_buf_0_16_d0                             |    14|          3|   32|         96|
    |x_buf_0_16_we0                            |    14|          3|    1|          3|
    |x_buf_0_17_address0                       |    20|          4|    5|         20|
    |x_buf_0_17_ce0                            |    20|          4|    1|          4|
    |x_buf_0_17_ce1                            |     9|          2|    1|          2|
    |x_buf_0_17_d0                             |    14|          3|   32|         96|
    |x_buf_0_17_we0                            |    14|          3|    1|          3|
    |x_buf_0_18_address0                       |    20|          4|    5|         20|
    |x_buf_0_18_ce0                            |    20|          4|    1|          4|
    |x_buf_0_18_ce1                            |     9|          2|    1|          2|
    |x_buf_0_18_d0                             |    14|          3|   32|         96|
    |x_buf_0_18_we0                            |    14|          3|    1|          3|
    |x_buf_0_19_address0                       |    20|          4|    5|         20|
    |x_buf_0_19_ce0                            |    20|          4|    1|          4|
    |x_buf_0_19_ce1                            |     9|          2|    1|          2|
    |x_buf_0_19_d0                             |    14|          3|   32|         96|
    |x_buf_0_19_we0                            |    14|          3|    1|          3|
    |x_buf_0_20_address0                       |    20|          4|    5|         20|
    |x_buf_0_20_ce0                            |    20|          4|    1|          4|
    |x_buf_0_20_ce1                            |     9|          2|    1|          2|
    |x_buf_0_20_d0                             |    14|          3|   32|         96|
    |x_buf_0_20_we0                            |    14|          3|    1|          3|
    |x_buf_0_21_address0                       |    20|          4|    5|         20|
    |x_buf_0_21_ce0                            |    20|          4|    1|          4|
    |x_buf_0_21_ce1                            |     9|          2|    1|          2|
    |x_buf_0_21_d0                             |    14|          3|   32|         96|
    |x_buf_0_21_we0                            |    14|          3|    1|          3|
    |x_buf_0_22_address0                       |    20|          4|    5|         20|
    |x_buf_0_22_ce0                            |    20|          4|    1|          4|
    |x_buf_0_22_ce1                            |     9|          2|    1|          2|
    |x_buf_0_22_d0                             |    14|          3|   32|         96|
    |x_buf_0_22_we0                            |    14|          3|    1|          3|
    |x_buf_0_23_address0                       |    20|          4|    5|         20|
    |x_buf_0_23_ce0                            |    20|          4|    1|          4|
    |x_buf_0_23_ce1                            |     9|          2|    1|          2|
    |x_buf_0_23_d0                             |    14|          3|   32|         96|
    |x_buf_0_23_we0                            |    14|          3|    1|          3|
    |x_buf_0_24_address0                       |    20|          4|    5|         20|
    |x_buf_0_24_ce0                            |    20|          4|    1|          4|
    |x_buf_0_24_ce1                            |     9|          2|    1|          2|
    |x_buf_0_24_d0                             |    14|          3|   32|         96|
    |x_buf_0_24_we0                            |    14|          3|    1|          3|
    |x_buf_0_25_address0                       |    20|          4|    5|         20|
    |x_buf_0_25_ce0                            |    20|          4|    1|          4|
    |x_buf_0_25_ce1                            |     9|          2|    1|          2|
    |x_buf_0_25_d0                             |    14|          3|   32|         96|
    |x_buf_0_25_we0                            |    14|          3|    1|          3|
    |x_buf_0_26_address0                       |    20|          4|    5|         20|
    |x_buf_0_26_ce0                            |    20|          4|    1|          4|
    |x_buf_0_26_ce1                            |     9|          2|    1|          2|
    |x_buf_0_26_d0                             |    14|          3|   32|         96|
    |x_buf_0_26_we0                            |    14|          3|    1|          3|
    |x_buf_0_27_address0                       |    20|          4|    5|         20|
    |x_buf_0_27_ce0                            |    20|          4|    1|          4|
    |x_buf_0_27_ce1                            |     9|          2|    1|          2|
    |x_buf_0_27_d0                             |    14|          3|   32|         96|
    |x_buf_0_27_we0                            |    14|          3|    1|          3|
    |x_buf_0_28_address0                       |    20|          4|    5|         20|
    |x_buf_0_28_ce0                            |    20|          4|    1|          4|
    |x_buf_0_28_ce1                            |     9|          2|    1|          2|
    |x_buf_0_28_d0                             |    14|          3|   32|         96|
    |x_buf_0_28_we0                            |    14|          3|    1|          3|
    |x_buf_0_29_address0                       |    20|          4|    5|         20|
    |x_buf_0_29_ce0                            |    20|          4|    1|          4|
    |x_buf_0_29_ce1                            |     9|          2|    1|          2|
    |x_buf_0_29_d0                             |    14|          3|   32|         96|
    |x_buf_0_29_we0                            |    14|          3|    1|          3|
    |x_buf_0_30_address0                       |    20|          4|    5|         20|
    |x_buf_0_30_ce0                            |    20|          4|    1|          4|
    |x_buf_0_30_ce1                            |     9|          2|    1|          2|
    |x_buf_0_30_d0                             |    14|          3|   32|         96|
    |x_buf_0_30_we0                            |    14|          3|    1|          3|
    |x_buf_0_address0                          |    20|          4|    5|         20|
    |x_buf_0_ce0                               |    20|          4|    1|          4|
    |x_buf_0_ce1                               |     9|          2|    1|          2|
    |x_buf_0_d0                                |    14|          3|   32|         96|
    |x_buf_0_we0                               |    14|          3|    1|          3|
    |y_11_0_buf_16_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_16_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_16_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_17_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_17_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_17_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_18_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_18_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_18_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_19_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_19_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_19_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_20_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_20_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_20_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_21_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_21_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_21_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_22_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_22_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_22_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_23_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_23_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_23_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_24_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_24_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_24_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_25_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_25_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_25_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_26_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_26_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_26_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_27_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_27_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_27_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_28_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_28_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_28_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_29_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_29_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_29_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_30_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_30_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_30_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_address0                       |    14|          3|    5|         15|
    |y_11_0_buf_ce0                            |    14|          3|    1|          3|
    |y_11_0_buf_we0                            |     9|          2|    1|          2|
    |z_8_0_buf_16_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_16_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_16_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_17_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_17_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_17_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_18_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_18_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_18_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_19_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_19_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_19_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_20_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_20_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_20_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_21_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_21_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_21_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_22_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_22_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_22_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_23_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_23_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_23_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_24_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_24_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_24_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_25_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_25_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_25_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_26_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_26_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_26_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_27_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_27_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_27_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_28_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_28_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_28_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_29_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_29_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_29_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_30_address0                     |    14|          3|    5|         15|
    |z_8_0_buf_30_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_30_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_address0                        |    14|          3|    5|         15|
    |z_8_0_buf_ce0                             |    14|          3|    1|          3|
    |z_8_0_buf_we0                             |     9|          2|    1|          2|
    +------------------------------------------+------+-----------+-----+-----------+
    |Total                                     | 12836|       2660| 6768|      21133|
    +------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+-----+----+-----+-----------+
    |                                Name                                |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln187_reg_3792                                                  |    5|   0|    5|          0|
    |add_ln200_reg_4007                                                  |    5|   0|    5|          0|
    |add_ln260_1_reg_4043                                                |   14|   0|   14|          0|
    |add_ln260_reg_4051                                                  |    9|   0|    9|          0|
    |ap_CS_fsm                                                           |  519|   0|  519|          0|
    |ap_done_reg                                                         |    1|   0|    1|          0|
    |ap_rst_n_inv                                                        |    1|   0|    1|          0|
    |ap_rst_reg_1                                                        |    1|   0|    1|          0|
    |ap_rst_reg_2                                                        |    1|   0|    1|          0|
    |buf_tmp_10_reg_1778                                                 |   32|   0|   32|          0|
    |buf_tmp_11_reg_1724                                                 |   32|   0|   32|          0|
    |buf_tmp_12_reg_1670                                                 |   32|   0|   32|          0|
    |buf_tmp_13_reg_1616                                                 |   32|   0|   32|          0|
    |buf_tmp_14_reg_1562                                                 |   32|   0|   32|          0|
    |buf_tmp_15_reg_1508                                                 |   32|   0|   32|          0|
    |buf_tmp_1_reg_2264                                                  |   32|   0|   32|          0|
    |buf_tmp_2_reg_2210                                                  |   32|   0|   32|          0|
    |buf_tmp_3_reg_2156                                                  |   32|   0|   32|          0|
    |buf_tmp_4_reg_2102                                                  |   32|   0|   32|          0|
    |buf_tmp_5_reg_2048                                                  |   32|   0|   32|          0|
    |buf_tmp_6_reg_1994                                                  |   32|   0|   32|          0|
    |buf_tmp_7_reg_1940                                                  |   32|   0|   32|          0|
    |buf_tmp_8_reg_1886                                                  |   32|   0|   32|          0|
    |buf_tmp_9_reg_1832                                                  |   32|   0|   32|          0|
    |buf_tmp_reg_2318                                                    |   32|   0|   32|          0|
    |c_buf_16_addr_reg_4061                                              |    5|   0|    5|          0|
    |c_buf_17_addr_reg_4066                                              |    5|   0|    5|          0|
    |c_buf_18_addr_reg_4071                                              |    5|   0|    5|          0|
    |c_buf_19_addr_reg_4076                                              |    5|   0|    5|          0|
    |c_buf_20_addr_reg_4081                                              |    5|   0|    5|          0|
    |c_buf_21_addr_reg_4086                                              |    5|   0|    5|          0|
    |c_buf_22_addr_reg_4091                                              |    5|   0|    5|          0|
    |c_buf_23_addr_reg_4096                                              |    5|   0|    5|          0|
    |c_buf_24_addr_reg_4101                                              |    5|   0|    5|          0|
    |c_buf_25_addr_reg_4106                                              |    5|   0|    5|          0|
    |c_buf_26_addr_reg_4111                                              |    5|   0|    5|          0|
    |c_buf_27_addr_reg_4116                                              |    5|   0|    5|          0|
    |c_buf_28_addr_reg_4121                                              |    5|   0|    5|          0|
    |c_buf_29_addr_reg_4126                                              |    5|   0|    5|          0|
    |c_buf_30_addr_reg_4131                                              |    5|   0|    5|          0|
    |c_buf_31_addr_reg_4136                                              |    5|   0|    5|          0|
    |grp_kernel_gemver_Pipeline_L21_fu_2395_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L22_fu_2418_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L23_fu_2441_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L24_fu_2464_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L25_fu_2487_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L26_fu_2635_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L27_fu_2658_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L28_fu_2681_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L29_fu_2763_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L2_fu_2372_ap_start_reg                  |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L310_fu_2826_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L311_fu_2849_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L3_fu_2740_ap_start_reg                  |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_merlinL10_merlinL9_fu_2510_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_merlinL1_fu_2786_ap_start_reg            |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_merlinL4_fu_2704_ap_start_reg            |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_merlinL5_fu_2594_ap_start_reg            |    1|   0|    1|          0|
    |i_21_reg_3784                                                       |    5|   0|    5|          0|
    |i_fu_984                                                            |    9|   0|    9|          0|
    |i_sub_0_reg_1497                                                    |    5|   0|    5|          0|
    |merlin_gmem_kernel_gemver_512_A_addr_reg_3744                       |   64|   0|   64|          0|
    |merlin_gmem_kernel_gemver_512_w_addr_reg_4035                       |   64|   0|   64|          0|
    |merlin_gmem_kernel_gemver_512_x_addr_1_reg_3837                     |   64|   0|   64|          0|
    |merlin_gmem_kernel_gemver_512_x_addr_reg_4025                       |   64|   0|   64|          0|
    |mux_case_0915_reg_1487                                              |   32|   0|   32|          0|
    |mux_case_10925_reg_1387                                             |   32|   0|   32|          0|
    |mux_case_11926_reg_1377                                             |   32|   0|   32|          0|
    |mux_case_12927_reg_1367                                             |   32|   0|   32|          0|
    |mux_case_13928_reg_1357                                             |   32|   0|   32|          0|
    |mux_case_14929_reg_1347                                             |   32|   0|   32|          0|
    |mux_case_15930_reg_1337                                             |   32|   0|   32|          0|
    |mux_case_1916_reg_1477                                              |   32|   0|   32|          0|
    |mux_case_2917_reg_1467                                              |   32|   0|   32|          0|
    |mux_case_3918_reg_1457                                              |   32|   0|   32|          0|
    |mux_case_4919_reg_1447                                              |   32|   0|   32|          0|
    |mux_case_5920_reg_1437                                              |   32|   0|   32|          0|
    |mux_case_6921_reg_1427                                              |   32|   0|   32|          0|
    |mux_case_7922_reg_1417                                              |   32|   0|   32|          0|
    |mux_case_8923_reg_1407                                              |   32|   0|   32|          0|
    |mux_case_9924_reg_1397                                              |   32|   0|   32|          0|
    |phi_mul5_fu_980                                                     |   14|   0|   14|          0|
    |raw_bits_187_reg_3849                                               |   32|   0|   32|          0|
    |raw_bits_188_reg_3854                                               |   32|   0|   32|          0|
    |raw_bits_189_reg_3859                                               |   32|   0|   32|          0|
    |raw_bits_190_reg_3864                                               |   32|   0|   32|          0|
    |raw_bits_191_reg_3869                                               |   32|   0|   32|          0|
    |raw_bits_192_reg_3874                                               |   32|   0|   32|          0|
    |raw_bits_193_reg_3879                                               |   32|   0|   32|          0|
    |raw_bits_194_reg_3884                                               |   32|   0|   32|          0|
    |raw_bits_195_reg_3889                                               |   32|   0|   32|          0|
    |raw_bits_196_reg_3894                                               |   32|   0|   32|          0|
    |raw_bits_197_reg_3899                                               |   32|   0|   32|          0|
    |raw_bits_198_reg_3904                                               |   32|   0|   32|          0|
    |raw_bits_199_reg_3909                                               |   32|   0|   32|          0|
    |raw_bits_200_reg_3914                                               |   32|   0|   32|          0|
    |raw_bits_201_reg_3919                                               |   32|   0|   32|          0|
    |raw_bits_reg_3844                                                   |   32|   0|   32|          0|
    |start_fu_328                                                        |    5|   0|    5|          0|
    |tmp_2_reg_4017                                                      |   32|   0|   32|          0|
    |tmp_5_reg_4141                                                      |   32|   0|   32|          0|
    |trunc_ln1376_1_reg_3732                                             |   58|   0|   58|          0|
    |trunc_ln1376_2_reg_3816                                             |   58|   0|   58|          0|
    |trunc_ln1376_3_reg_3824                                             |   58|   0|   58|          0|
    |trunc_ln1_reg_3714                                                  |   58|   0|   58|          0|
    |trunc_ln200_reg_4012                                                |    4|   0|    4|          0|
    |trunc_ln260_reg_4056                                                |    4|   0|    4|          0|
    |trunc_ln2_reg_3720                                                  |   58|   0|   58|          0|
    |trunc_ln3421_1_reg_3726                                             |   58|   0|   58|          0|
    |trunc_ln3421_2_reg_3738                                             |   58|   0|   58|          0|
    |trunc_ln3421_3_reg_3830                                             |   58|   0|   58|          0|
    |trunc_ln56_s_reg_3797                                               |   58|   0|   58|          0|
    |trunc_ln_reg_3707                                                   |   58|   0|   58|          0|
    |w_read_reg_3690                                                     |   64|   0|   64|          0|
    |x_read_reg_3684                                                     |   64|   0|   64|          0|
    |z_read_reg_3679                                                     |   64|   0|   64|          0|
    +--------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                               | 3327|   0| 3327|          0|
    +--------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|    Protocol   |          Source Object          |    C Type    |
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+
|s_axi_control_AWVALID                           |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_AWREADY                           |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_AWADDR                            |   in|    8|          s_axi|                          control|        scalar|
|s_axi_control_WVALID                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_WREADY                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_WDATA                             |   in|   32|          s_axi|                          control|        scalar|
|s_axi_control_WSTRB                             |   in|    4|          s_axi|                          control|        scalar|
|s_axi_control_ARVALID                           |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_ARREADY                           |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_ARADDR                            |   in|    8|          s_axi|                          control|        scalar|
|s_axi_control_RVALID                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_RREADY                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_RDATA                             |  out|   32|          s_axi|                          control|        scalar|
|s_axi_control_RRESP                             |  out|    2|          s_axi|                          control|        scalar|
|s_axi_control_BVALID                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_BREADY                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_BRESP                             |  out|    2|          s_axi|                          control|        scalar|
|ap_clk                                          |   in|    1|  ap_ctrl_chain|                    kernel_gemver|  return value|
|ap_rst_n                                        |   in|    1|  ap_ctrl_chain|                    kernel_gemver|  return value|
|interrupt                                       |  out|    1|  ap_ctrl_chain|                    kernel_gemver|  return value|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_A_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_3_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_3|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_x_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_4_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_4|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_5_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_5|       pointer|
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+

