/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2_9.8/sim/SRAM/SRAM.v
/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2_9.8/sim/top_tb.sv
/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2_9.8/syn/top_syn.v
/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib.src
