

================================================================
== Vitis HLS Report for 'conv1_Pipeline_RELU'
================================================================
* Date:           Mon Nov  6 22:45:46 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem3186 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem3186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul3184 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul3184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 7 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln140_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sext_ln140"   --->   Operation 8 'read' 'sext_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln137_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sext_ln137"   --->   Operation 9 'read' 'sext_ln137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln140_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_ln140"   --->   Operation 10 'read' 'mul_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln140_cast = sext i14 %sext_ln140_read"   --->   Operation 11 'sext' 'sext_ln140_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln137_cast = sext i14 %sext_ln137_read"   --->   Operation 12 'sext' 'sext_ln137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul3184"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem3186"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0.i971"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%phi_urem3186_load = load i8 %phi_urem3186" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 20 'load' 'phi_urem3186_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bw_4 = load i8 %bw" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 21 'load' 'bw_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.76ns)   --->   "%icmp_ln137 = icmp_eq  i8 %bw_4, i8 255" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 22 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.76ns)   --->   "%add_ln137 = add i8 %bw_4, i8 1" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 23 'add' 'add_ln137' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %for.body8.0.i971.split, void %for.end.0.i.exitStub" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 24 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul3184_load = load i17 %phi_mul3184" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 25 'load' 'phi_mul3184_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %phi_mul3184_load, i32 10, i32 16" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 26 'partselect' 'tmp' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i7 %tmp" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 27 'zext' 'zext_ln140' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.83ns)   --->   "%add_ln140 = add i14 %mul_ln140_read, i14 %zext_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 28 'add' 'add_ln140' <Predicate = (!icmp_ln137)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i14 %add_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 29 'zext' 'zext_ln140_3' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln140_3" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 30 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln140_3" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 31 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln140_3" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 32 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 33 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_2 : Operation 34 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 34 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_2 : Operation 35 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 35 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln138 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_9" [src/conv1.cpp:138->src/conv1.cpp:63]   --->   Operation 36 'specpipeline' 'specpipeline_ln138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 38 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.86ns)   --->   "%add_ln137_3 = add i17 %phi_mul3184_load, i17 342" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 39 'add' 'add_ln137_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i8 %phi_urem3186_load" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 40 'trunc' 'trunc_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 41 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 42 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 42 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 43 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 43 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 44 [1/1] (0.47ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19, i2 %trunc_ln137" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 44 'mux' 'tmp_s' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i16 %tmp_s" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 45 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.85ns)   --->   "%value = add i16 %tmp_s, i16 %sext_ln137_cast" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 46 'add' 'value' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.84ns)   --->   "%add_ln140_1 = add i15 %trunc_ln140, i15 %sext_ln140_cast" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 47 'add' 'add_ln140_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %value, i32 15" [src/conv1.cpp:142->src/conv1.cpp:63]   --->   Operation 48 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.29ns)   --->   "%value_2 = select i1 %tmp_113, i15 0, i15 %add_ln140_1" [src/conv1.cpp:142->src/conv1.cpp:63]   --->   Operation 49 'select' 'value_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i15 %value_2" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 50 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.73ns)   --->   "%switch_ln146 = switch i2 %trunc_ln137, void %V32.i.i.i43.0.i.case.2, i2 0, void %V32.i.i.i43.0.i.case.0, i2 1, void %V32.i.i.i43.0.i.case.1" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 51 'switch' 'switch_ln146' <Predicate = true> <Delay = 0.73>
ST_3 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %zext_ln140_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 52 'store' 'store_ln146' <Predicate = (trunc_ln137 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln146 = br void %V32.i.i.i43.0.i.exit" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 53 'br' 'br_ln146' <Predicate = (trunc_ln137 == 1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %zext_ln140_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 54 'store' 'store_ln146' <Predicate = (trunc_ln137 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln146 = br void %V32.i.i.i43.0.i.exit" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 55 'br' 'br_ln146' <Predicate = (trunc_ln137 == 0)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %zext_ln140_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 56 'store' 'store_ln146' <Predicate = (trunc_ln137 != 0 & trunc_ln137 != 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln146 = br void %V32.i.i.i43.0.i.exit" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 57 'br' 'br_ln146' <Predicate = (trunc_ln137 != 0 & trunc_ln137 != 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.76ns)   --->   "%add_ln137_4 = add i8 %phi_urem3186_load, i8 1" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 58 'add' 'add_ln137_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.76ns)   --->   "%icmp_ln137_2 = icmp_ult  i8 %add_ln137_4, i8 3" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 59 'icmp' 'icmp_ln137_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.39ns)   --->   "%select_ln137 = select i1 %icmp_ln137_2, i8 %add_ln137_4, i8 0" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 60 'select' 'select_ln137' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln137 = store i8 %add_ln137, i8 %bw" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 61 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln137 = store i17 %add_ln137_3, i17 %phi_mul3184" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 62 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln137 = store i8 %select_ln137, i8 %phi_urem3186" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 63 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body8.0.i971" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 64 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('bw') [9]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'bw' [18]  (0.427 ns)

 <State 2>: 2.068ns
The critical path consists of the following:
	'load' operation ('phi_mul3184_load', src/conv1.cpp:137->src/conv1.cpp:63) on local variable 'phi_mul3184' [29]  (0.000 ns)
	'add' operation ('add_ln140', src/conv1.cpp:140->src/conv1.cpp:63) [36]  (0.831 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14', src/conv1.cpp:140->src/conv1.cpp:63) [38]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17', src/conv1.cpp:140->src/conv1.cpp:63) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [42]  (1.237 ns)

 <State 3>: 4.098ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17', src/conv1.cpp:140->src/conv1.cpp:63) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [42]  (1.237 ns)
	'mux' operation ('tmp_s', src/conv1.cpp:140->src/conv1.cpp:63) [45]  (0.476 ns)
	'add' operation ('value', src/conv1.cpp:140->src/conv1.cpp:63) [47]  (0.853 ns)
	'select' operation ('value', src/conv1.cpp:142->src/conv1.cpp:63) [50]  (0.294 ns)
	'store' operation ('store_ln146', src/conv1.cpp:146->src/conv1.cpp:63) of variable 'zext_ln140_1', src/conv1.cpp:140->src/conv1.cpp:63 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3' [54]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
