// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_top_ip_handler_compute_ipv4_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ipDataMetaFifo_dout,
        ipDataMetaFifo_empty_n,
        ipDataMetaFifo_read,
        ipDataCheckFifo_din,
        ipDataCheckFifo_full_n,
        ipDataCheckFifo_write,
        iph_subSumsFifoOut_din,
        iph_subSumsFifoOut_full_n,
        iph_subSumsFifoOut_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] ipDataMetaFifo_dout;
input   ipDataMetaFifo_empty_n;
output   ipDataMetaFifo_read;
output  [1023:0] ipDataCheckFifo_din;
input   ipDataCheckFifo_full_n;
output   ipDataCheckFifo_write;
output  [1023:0] iph_subSumsFifoOut_din;
input   iph_subSumsFifoOut_full_n;
output   iph_subSumsFifoOut_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ipDataMetaFifo_read;
reg ipDataCheckFifo_write;
reg iph_subSumsFifoOut_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_384_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_4574;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_4574_pp0_iter1_reg;
reg   [0:0] cics_firstWord_load_reg_4698;
reg    ap_predicate_op638_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] cics_firstWord;
reg   [16:0] cics_ip_sums_sum_V_0;
reg   [16:0] cics_ip_sums_sum_V_1;
reg   [16:0] cics_ip_sums_sum_V_2;
reg   [16:0] cics_ip_sums_sum_V_3;
reg   [16:0] cics_ip_sums_sum_V_4;
reg   [16:0] cics_ip_sums_sum_V_5;
reg   [16:0] cics_ip_sums_sum_V_6;
reg   [16:0] cics_ip_sums_sum_V_7;
reg   [16:0] cics_ip_sums_sum_V_8;
reg   [16:0] cics_ip_sums_sum_V_9;
reg   [16:0] cics_ip_sums_sum_V_10;
reg   [16:0] cics_ip_sums_sum_V_11;
reg   [16:0] cics_ip_sums_sum_V_12;
reg   [16:0] cics_ip_sums_sum_V_13;
reg   [16:0] cics_ip_sums_sum_V_14;
reg   [16:0] cics_ip_sums_sum_V_15;
reg   [16:0] cics_ip_sums_sum_V_16;
reg   [16:0] cics_ip_sums_sum_V_17;
reg   [16:0] cics_ip_sums_sum_V_18;
reg   [16:0] cics_ip_sums_sum_V_19;
reg   [16:0] cics_ip_sums_sum_V_20;
reg   [16:0] cics_ip_sums_sum_V_21;
reg   [16:0] cics_ip_sums_sum_V_22;
reg   [16:0] cics_ip_sums_sum_V_23;
reg   [16:0] cics_ip_sums_sum_V_24;
reg   [16:0] cics_ip_sums_sum_V_25;
reg   [16:0] cics_ip_sums_sum_V_26;
reg   [16:0] cics_ip_sums_sum_V_27;
reg   [16:0] cics_ip_sums_sum_V_28;
reg   [16:0] cics_ip_sums_sum_V_29;
reg    ipDataMetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    ipDataCheckFifo_blk_n;
reg    iph_subSumsFifoOut_blk_n;
reg   [1023:0] ipDataMetaFifo_read_reg_4578;
reg   [0:0] tmp_last_V_reg_4647;
wire   [0:0] cics_firstWord_load_load_fu_1398_p1;
wire   [16:0] select_ln878_fu_1594_p3;
reg   [16:0] select_ln878_reg_4702;
wire   [16:0] select_ln878_1_fu_1671_p3;
reg   [16:0] select_ln878_1_reg_4707;
wire   [16:0] select_ln878_2_fu_1764_p3;
reg   [16:0] select_ln878_2_reg_4712;
wire   [16:0] select_ln878_3_fu_1841_p3;
reg   [16:0] select_ln878_3_reg_4717;
wire   [16:0] select_ln878_4_fu_1925_p3;
reg   [16:0] select_ln878_4_reg_4722;
wire   [16:0] select_ln878_5_fu_2002_p3;
reg   [16:0] select_ln878_5_reg_4727;
wire   [16:0] select_ln878_6_fu_2095_p3;
reg   [16:0] select_ln878_6_reg_4732;
wire   [16:0] select_ln878_7_fu_2172_p3;
reg   [16:0] select_ln878_7_reg_4737;
wire   [16:0] select_ln878_8_fu_2256_p3;
reg   [16:0] select_ln878_8_reg_4742;
wire   [16:0] select_ln878_9_fu_2333_p3;
reg   [16:0] select_ln878_9_reg_4747;
wire   [16:0] select_ln878_10_fu_2417_p3;
reg   [16:0] select_ln878_10_reg_4752;
wire   [16:0] select_ln878_11_fu_2494_p3;
reg   [16:0] select_ln878_11_reg_4757;
wire   [16:0] select_ln878_12_fu_2578_p3;
reg   [16:0] select_ln878_12_reg_4762;
wire   [16:0] select_ln878_13_fu_2655_p3;
reg   [16:0] select_ln878_13_reg_4767;
wire   [16:0] select_ln878_14_fu_2740_p3;
reg   [16:0] select_ln878_14_reg_4772;
wire   [16:0] select_ln878_15_fu_2817_p3;
reg   [16:0] select_ln878_15_reg_4777;
wire   [16:0] select_ln878_16_fu_2901_p3;
reg   [16:0] select_ln878_16_reg_4782;
wire   [16:0] select_ln878_17_fu_2978_p3;
reg   [16:0] select_ln878_17_reg_4787;
wire   [16:0] select_ln878_18_fu_3062_p3;
reg   [16:0] select_ln878_18_reg_4792;
wire   [16:0] select_ln878_19_fu_3139_p3;
reg   [16:0] select_ln878_19_reg_4797;
wire   [16:0] select_ln878_20_fu_3223_p3;
reg   [16:0] select_ln878_20_reg_4802;
wire   [16:0] select_ln878_21_fu_3300_p3;
reg   [16:0] select_ln878_21_reg_4807;
wire   [16:0] select_ln878_22_fu_3384_p3;
reg   [16:0] select_ln878_22_reg_4812;
wire   [16:0] select_ln878_23_fu_3461_p3;
reg   [16:0] select_ln878_23_reg_4817;
wire   [16:0] select_ln878_24_fu_3545_p3;
reg   [16:0] select_ln878_24_reg_4822;
wire   [16:0] select_ln878_25_fu_3622_p3;
reg   [16:0] select_ln878_25_reg_4827;
wire   [16:0] select_ln878_26_fu_3706_p3;
reg   [16:0] select_ln878_26_reg_4832;
wire   [16:0] select_ln878_27_fu_3783_p3;
reg   [16:0] select_ln878_27_reg_4837;
wire   [16:0] select_ln878_28_fu_3867_p3;
reg   [16:0] select_ln878_28_reg_4842;
wire   [16:0] select_ln878_29_fu_3944_p3;
reg   [16:0] select_ln878_29_reg_4847;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4;
wire   [0:0] icmp_ln878_fu_1545_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4;
wire   [0:0] icmp_ln878_1_fu_1715_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4;
wire   [0:0] icmp_ln878_2_fu_1876_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4;
wire   [0:0] icmp_ln878_3_fu_2046_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4;
wire   [0:0] icmp_ln878_4_fu_2207_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4;
wire   [0:0] icmp_ln878_5_fu_2368_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4;
wire   [0:0] icmp_ln878_6_fu_2529_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4;
wire   [0:0] tmp_18_fu_2690_p3;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4;
wire   [0:0] icmp_ln878_7_fu_2852_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4;
wire   [0:0] icmp_ln878_8_fu_3013_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4;
wire   [0:0] icmp_ln878_9_fu_3174_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4;
wire   [0:0] icmp_ln878_10_fu_3335_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4;
wire   [0:0] icmp_ln878_11_fu_3496_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4;
wire   [0:0] icmp_ln878_12_fu_3657_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4;
wire   [0:0] icmp_ln878_13_fu_3818_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863;
reg   [0:0] ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_877_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_873;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_873;
wire   [0:0] or_ln566_fu_3953_p2;
reg   [0:0] ap_phi_mux_cics_firstWord_new_1_i_phi_fu_888_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_884;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_899_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_895;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_895;
wire   [0:0] or_ln566_1_fu_3959_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_910_p4;
wire   [16:0] select_ln566_fu_3965_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_906;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_921_p4;
wire   [16:0] select_ln566_1_fu_3973_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_917;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_932_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_928;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_928;
wire   [0:0] or_ln566_2_fu_3981_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_943_p4;
wire   [16:0] select_ln566_2_fu_3987_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_939;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_954_p4;
wire   [16:0] select_ln566_3_fu_3995_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_950;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_965_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_961;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_961;
wire   [0:0] or_ln566_3_fu_4003_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_976_p4;
wire   [16:0] select_ln566_4_fu_4009_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_972;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_5_new_1_i_phi_fu_987_p4;
wire   [16:0] select_ln566_5_fu_4017_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_1_i_reg_983;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_998_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_994;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_994;
wire   [0:0] or_ln566_4_fu_4025_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_1009_p4;
wire   [16:0] select_ln566_6_fu_4031_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_1005;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_1020_p4;
wire   [16:0] select_ln566_7_fu_4039_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_1016;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1031_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_1027;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_1027;
wire   [0:0] or_ln566_5_fu_4047_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1042_p4;
wire   [16:0] select_ln566_8_fu_4053_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1038;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1053_p4;
wire   [16:0] select_ln566_9_fu_4061_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1049;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1064_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1060;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1060;
wire   [0:0] or_ln566_6_fu_4069_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1075_p4;
wire   [16:0] select_ln566_10_fu_4075_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1071;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1086_p4;
wire   [16:0] select_ln566_11_fu_4083_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1082;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1097_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1093;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1093;
wire   [0:0] or_ln566_7_fu_4091_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1108_p4;
wire   [16:0] select_ln566_12_fu_4097_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1104;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1119_p4;
wire   [16:0] select_ln566_13_fu_4105_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1115;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1130_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1126;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1126;
wire   [0:0] or_ln566_8_fu_4113_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1141_p4;
wire   [16:0] select_ln566_14_fu_4119_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1137;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1152_p4;
wire   [16:0] select_ln566_15_fu_4127_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1148;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1163_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1159;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1159;
wire   [0:0] or_ln566_9_fu_4135_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1174_p4;
wire   [16:0] select_ln566_16_fu_4141_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1170;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1185_p4;
wire   [16:0] select_ln566_17_fu_4149_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1181;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1196_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1192;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1192;
wire   [0:0] or_ln566_10_fu_4157_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1207_p4;
wire   [16:0] select_ln566_18_fu_4163_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1203;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1218_p4;
wire   [16:0] select_ln566_19_fu_4171_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1214;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1229_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1225;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1225;
wire   [0:0] or_ln566_11_fu_4179_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1240_p4;
wire   [16:0] select_ln566_20_fu_4185_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1236;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1251_p4;
wire   [16:0] select_ln566_21_fu_4193_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1247;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1262_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1258;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1258;
wire   [0:0] or_ln566_12_fu_4201_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1273_p4;
wire   [16:0] select_ln566_22_fu_4207_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1269;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1284_p4;
wire   [16:0] select_ln566_23_fu_4215_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1280;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1295_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1291;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1291;
wire   [0:0] or_ln566_13_fu_4223_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1306_p4;
wire   [16:0] select_ln566_24_fu_4229_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1302;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1317_p4;
wire   [16:0] select_ln566_25_fu_4237_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1313;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1328_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1324;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1324;
wire   [0:0] or_ln566_14_fu_4245_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1339_p4;
wire   [16:0] select_ln566_26_fu_4251_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1335;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1350_p4;
wire   [16:0] select_ln566_27_fu_4259_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1346;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1361_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1357;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1357;
wire   [0:0] or_ln566_15_fu_4267_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1372_p4;
wire   [16:0] select_ln566_28_fu_4273_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1368;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1383_p4;
wire   [16:0] select_ln566_29_fu_4281_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1379;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln674_1_fu_1534_p1;
wire   [7:0] p_Result_4_i_i_fu_1525_p4;
wire   [3:0] trunc_ln674_fu_1522_p1;
wire   [15:0] p_Result_s_fu_1537_p3;
wire   [16:0] zext_ln691_fu_1552_p1;
wire   [16:0] add_ln691_fu_1560_p2;
wire   [0:0] tmp_fu_1566_p3;
wire   [15:0] zext_ln1497_fu_1574_p1;
wire   [15:0] add_ln213_30_fu_1578_p2;
wire   [15:0] trunc_ln691_fu_1556_p1;
wire   [15:0] add_ln213_fu_1584_p2;
wire   [16:0] zext_ln559_fu_1590_p1;
wire   [7:0] p_Result_6_i189_i_fu_1612_p4;
wire   [7:0] p_Result_4_i188_i_fu_1603_p4;
wire   [15:0] p_Result_1_fu_1621_p3;
wire   [16:0] zext_ln691_1_fu_1629_p1;
wire   [16:0] add_ln691_1_fu_1637_p2;
wire   [0:0] tmp_3_fu_1643_p3;
wire   [15:0] zext_ln1497_1_fu_1651_p1;
wire   [15:0] add_ln213_31_fu_1655_p2;
wire   [15:0] trunc_ln691_1_fu_1633_p1;
wire   [15:0] add_ln213_1_fu_1661_p2;
wire   [16:0] zext_ln559_1_fu_1667_p1;
wire   [7:0] p_Result_6_i192_i_fu_1689_p4;
wire   [7:0] p_Result_4_i191_i_fu_1680_p4;
wire   [2:0] tmp_4_fu_1706_p4;
wire   [15:0] p_Result_2_fu_1698_p3;
wire   [16:0] zext_ln691_2_fu_1722_p1;
wire   [16:0] add_ln691_2_fu_1730_p2;
wire   [0:0] tmp_5_fu_1736_p3;
wire   [15:0] zext_ln1497_2_fu_1744_p1;
wire   [15:0] add_ln213_32_fu_1748_p2;
wire   [15:0] trunc_ln691_2_fu_1726_p1;
wire   [15:0] add_ln213_2_fu_1754_p2;
wire   [16:0] zext_ln559_2_fu_1760_p1;
wire   [7:0] p_Result_6_i195_i_fu_1782_p4;
wire   [7:0] p_Result_4_i194_i_fu_1773_p4;
wire   [15:0] p_Result_3_fu_1791_p3;
wire   [16:0] zext_ln691_3_fu_1799_p1;
wire   [16:0] add_ln691_3_fu_1807_p2;
wire   [0:0] tmp_6_fu_1813_p3;
wire   [15:0] zext_ln1497_3_fu_1821_p1;
wire   [15:0] add_ln213_33_fu_1825_p2;
wire   [15:0] trunc_ln691_3_fu_1803_p1;
wire   [15:0] add_ln213_3_fu_1831_p2;
wire   [16:0] zext_ln559_3_fu_1837_p1;
wire   [7:0] p_Result_6_i198_i_fu_1859_p4;
wire   [7:0] p_Result_4_i197_i_fu_1850_p4;
wire   [15:0] p_Result_4_fu_1868_p3;
wire   [16:0] zext_ln691_4_fu_1883_p1;
wire   [16:0] add_ln691_4_fu_1891_p2;
wire   [0:0] tmp_7_fu_1897_p3;
wire   [15:0] zext_ln1497_4_fu_1905_p1;
wire   [15:0] add_ln213_34_fu_1909_p2;
wire   [15:0] trunc_ln691_4_fu_1887_p1;
wire   [15:0] add_ln213_4_fu_1915_p2;
wire   [16:0] zext_ln559_4_fu_1921_p1;
wire   [7:0] p_Result_6_i201_i_fu_1943_p4;
wire   [7:0] p_Result_4_i200_i_fu_1934_p4;
wire   [15:0] p_Result_5_fu_1952_p3;
wire   [16:0] zext_ln691_5_fu_1960_p1;
wire   [16:0] add_ln691_5_fu_1968_p2;
wire   [0:0] tmp_8_fu_1974_p3;
wire   [15:0] zext_ln1497_5_fu_1982_p1;
wire   [15:0] add_ln213_35_fu_1986_p2;
wire   [15:0] trunc_ln691_5_fu_1964_p1;
wire   [15:0] add_ln213_5_fu_1992_p2;
wire   [16:0] zext_ln559_5_fu_1998_p1;
wire   [7:0] p_Result_6_i204_i_fu_2020_p4;
wire   [7:0] p_Result_4_i203_i_fu_2011_p4;
wire   [1:0] tmp_9_fu_2037_p4;
wire   [15:0] p_Result_6_fu_2029_p3;
wire   [16:0] zext_ln691_6_fu_2053_p1;
wire   [16:0] add_ln691_6_fu_2061_p2;
wire   [0:0] tmp_10_fu_2067_p3;
wire   [15:0] zext_ln1497_6_fu_2075_p1;
wire   [15:0] add_ln213_36_fu_2079_p2;
wire   [15:0] trunc_ln691_6_fu_2057_p1;
wire   [15:0] add_ln213_6_fu_2085_p2;
wire   [16:0] zext_ln559_6_fu_2091_p1;
wire   [7:0] p_Result_6_i207_i_fu_2113_p4;
wire   [7:0] p_Result_4_i206_i_fu_2104_p4;
wire   [15:0] p_Result_7_fu_2122_p3;
wire   [16:0] zext_ln691_7_fu_2130_p1;
wire   [16:0] add_ln691_7_fu_2138_p2;
wire   [0:0] tmp_11_fu_2144_p3;
wire   [15:0] zext_ln1497_7_fu_2152_p1;
wire   [15:0] add_ln213_37_fu_2156_p2;
wire   [15:0] trunc_ln691_7_fu_2134_p1;
wire   [15:0] add_ln213_7_fu_2162_p2;
wire   [16:0] zext_ln559_7_fu_2168_p1;
wire   [7:0] p_Result_6_i210_i_fu_2190_p4;
wire   [7:0] p_Result_4_i209_i_fu_2181_p4;
wire   [15:0] p_Result_8_fu_2199_p3;
wire   [16:0] zext_ln691_8_fu_2214_p1;
wire   [16:0] add_ln691_8_fu_2222_p2;
wire   [0:0] tmp_12_fu_2228_p3;
wire   [15:0] zext_ln1497_8_fu_2236_p1;
wire   [15:0] add_ln213_38_fu_2240_p2;
wire   [15:0] trunc_ln691_8_fu_2218_p1;
wire   [15:0] add_ln213_8_fu_2246_p2;
wire   [16:0] zext_ln559_8_fu_2252_p1;
wire   [7:0] p_Result_6_i213_i_fu_2274_p4;
wire   [7:0] p_Result_4_i212_i_fu_2265_p4;
wire   [15:0] p_Result_9_fu_2283_p3;
wire   [16:0] zext_ln691_9_fu_2291_p1;
wire   [16:0] add_ln691_9_fu_2299_p2;
wire   [0:0] tmp_13_fu_2305_p3;
wire   [15:0] zext_ln1497_9_fu_2313_p1;
wire   [15:0] add_ln213_39_fu_2317_p2;
wire   [15:0] trunc_ln691_9_fu_2295_p1;
wire   [15:0] add_ln213_9_fu_2323_p2;
wire   [16:0] zext_ln559_9_fu_2329_p1;
wire   [7:0] p_Result_6_i216_i_fu_2351_p4;
wire   [7:0] p_Result_4_i215_i_fu_2342_p4;
wire   [15:0] p_Result_10_fu_2360_p3;
wire   [16:0] zext_ln691_10_fu_2375_p1;
wire   [16:0] add_ln691_10_fu_2383_p2;
wire   [0:0] tmp_14_fu_2389_p3;
wire   [15:0] zext_ln1497_10_fu_2397_p1;
wire   [15:0] add_ln213_40_fu_2401_p2;
wire   [15:0] trunc_ln691_10_fu_2379_p1;
wire   [15:0] add_ln213_10_fu_2407_p2;
wire   [16:0] zext_ln559_10_fu_2413_p1;
wire   [7:0] p_Result_6_i219_i_fu_2435_p4;
wire   [7:0] p_Result_4_i218_i_fu_2426_p4;
wire   [15:0] p_Result_11_fu_2444_p3;
wire   [16:0] zext_ln691_11_fu_2452_p1;
wire   [16:0] add_ln691_11_fu_2460_p2;
wire   [0:0] tmp_15_fu_2466_p3;
wire   [15:0] zext_ln1497_11_fu_2474_p1;
wire   [15:0] add_ln213_41_fu_2478_p2;
wire   [15:0] trunc_ln691_11_fu_2456_p1;
wire   [15:0] add_ln213_11_fu_2484_p2;
wire   [16:0] zext_ln559_11_fu_2490_p1;
wire   [7:0] p_Result_6_i222_i_fu_2512_p4;
wire   [7:0] p_Result_4_i221_i_fu_2503_p4;
wire   [15:0] p_Result_12_fu_2521_p3;
wire   [16:0] zext_ln691_12_fu_2536_p1;
wire   [16:0] add_ln691_12_fu_2544_p2;
wire   [0:0] tmp_16_fu_2550_p3;
wire   [15:0] zext_ln1497_12_fu_2558_p1;
wire   [15:0] add_ln213_42_fu_2562_p2;
wire   [15:0] trunc_ln691_12_fu_2540_p1;
wire   [15:0] add_ln213_12_fu_2568_p2;
wire   [16:0] zext_ln559_12_fu_2574_p1;
wire   [7:0] p_Result_6_i225_i_fu_2596_p4;
wire   [7:0] p_Result_4_i224_i_fu_2587_p4;
wire   [15:0] p_Result_13_fu_2605_p3;
wire   [16:0] zext_ln691_13_fu_2613_p1;
wire   [16:0] add_ln691_13_fu_2621_p2;
wire   [0:0] tmp_17_fu_2627_p3;
wire   [15:0] zext_ln1497_13_fu_2635_p1;
wire   [15:0] add_ln213_43_fu_2639_p2;
wire   [15:0] trunc_ln691_13_fu_2617_p1;
wire   [15:0] add_ln213_13_fu_2645_p2;
wire   [16:0] zext_ln559_13_fu_2651_p1;
wire   [7:0] p_Result_6_i228_i_fu_2673_p4;
wire   [7:0] p_Result_4_i227_i_fu_2664_p4;
wire   [15:0] p_Result_14_fu_2682_p3;
wire   [16:0] zext_ln691_14_fu_2698_p1;
wire   [16:0] add_ln691_14_fu_2706_p2;
wire   [0:0] tmp_19_fu_2712_p3;
wire   [15:0] zext_ln1497_14_fu_2720_p1;
wire   [15:0] add_ln213_44_fu_2724_p2;
wire   [15:0] trunc_ln691_14_fu_2702_p1;
wire   [15:0] add_ln213_14_fu_2730_p2;
wire   [16:0] zext_ln559_14_fu_2736_p1;
wire   [7:0] p_Result_6_i231_i_fu_2758_p4;
wire   [7:0] p_Result_4_i230_i_fu_2749_p4;
wire   [15:0] p_Result_15_fu_2767_p3;
wire   [16:0] zext_ln691_15_fu_2775_p1;
wire   [16:0] add_ln691_15_fu_2783_p2;
wire   [0:0] tmp_20_fu_2789_p3;
wire   [15:0] zext_ln1497_15_fu_2797_p1;
wire   [15:0] add_ln213_45_fu_2801_p2;
wire   [15:0] trunc_ln691_15_fu_2779_p1;
wire   [15:0] add_ln213_15_fu_2807_p2;
wire   [16:0] zext_ln559_15_fu_2813_p1;
wire   [7:0] p_Result_6_i234_i_fu_2835_p4;
wire   [7:0] p_Result_4_i233_i_fu_2826_p4;
wire   [15:0] p_Result_16_fu_2844_p3;
wire   [16:0] zext_ln691_16_fu_2859_p1;
wire   [16:0] add_ln691_16_fu_2867_p2;
wire   [0:0] tmp_21_fu_2873_p3;
wire   [15:0] zext_ln1497_16_fu_2881_p1;
wire   [15:0] add_ln213_46_fu_2885_p2;
wire   [15:0] trunc_ln691_16_fu_2863_p1;
wire   [15:0] add_ln213_16_fu_2891_p2;
wire   [16:0] zext_ln559_16_fu_2897_p1;
wire   [7:0] p_Result_6_i237_i_fu_2919_p4;
wire   [7:0] p_Result_4_i236_i_fu_2910_p4;
wire   [15:0] p_Result_17_fu_2928_p3;
wire   [16:0] zext_ln691_17_fu_2936_p1;
wire   [16:0] add_ln691_17_fu_2944_p2;
wire   [0:0] tmp_22_fu_2950_p3;
wire   [15:0] zext_ln1497_17_fu_2958_p1;
wire   [15:0] add_ln213_47_fu_2962_p2;
wire   [15:0] trunc_ln691_17_fu_2940_p1;
wire   [15:0] add_ln213_17_fu_2968_p2;
wire   [16:0] zext_ln559_17_fu_2974_p1;
wire   [7:0] p_Result_6_i240_i_fu_2996_p4;
wire   [7:0] p_Result_4_i239_i_fu_2987_p4;
wire   [15:0] p_Result_18_fu_3005_p3;
wire   [16:0] zext_ln691_18_fu_3020_p1;
wire   [16:0] add_ln691_18_fu_3028_p2;
wire   [0:0] tmp_23_fu_3034_p3;
wire   [15:0] zext_ln1497_18_fu_3042_p1;
wire   [15:0] add_ln213_48_fu_3046_p2;
wire   [15:0] trunc_ln691_18_fu_3024_p1;
wire   [15:0] add_ln213_18_fu_3052_p2;
wire   [16:0] zext_ln559_18_fu_3058_p1;
wire   [7:0] p_Result_6_i243_i_fu_3080_p4;
wire   [7:0] p_Result_4_i242_i_fu_3071_p4;
wire   [15:0] p_Result_19_fu_3089_p3;
wire   [16:0] zext_ln691_19_fu_3097_p1;
wire   [16:0] add_ln691_19_fu_3105_p2;
wire   [0:0] tmp_24_fu_3111_p3;
wire   [15:0] zext_ln1497_19_fu_3119_p1;
wire   [15:0] add_ln213_49_fu_3123_p2;
wire   [15:0] trunc_ln691_19_fu_3101_p1;
wire   [15:0] add_ln213_19_fu_3129_p2;
wire   [16:0] zext_ln559_19_fu_3135_p1;
wire   [7:0] p_Result_6_i246_i_fu_3157_p4;
wire   [7:0] p_Result_4_i245_i_fu_3148_p4;
wire   [15:0] p_Result_20_fu_3166_p3;
wire   [16:0] zext_ln691_20_fu_3181_p1;
wire   [16:0] add_ln691_20_fu_3189_p2;
wire   [0:0] tmp_25_fu_3195_p3;
wire   [15:0] zext_ln1497_20_fu_3203_p1;
wire   [15:0] add_ln213_50_fu_3207_p2;
wire   [15:0] trunc_ln691_20_fu_3185_p1;
wire   [15:0] add_ln213_20_fu_3213_p2;
wire   [16:0] zext_ln559_20_fu_3219_p1;
wire   [7:0] p_Result_6_i249_i_fu_3241_p4;
wire   [7:0] p_Result_4_i248_i_fu_3232_p4;
wire   [15:0] p_Result_21_fu_3250_p3;
wire   [16:0] zext_ln691_21_fu_3258_p1;
wire   [16:0] add_ln691_21_fu_3266_p2;
wire   [0:0] tmp_26_fu_3272_p3;
wire   [15:0] zext_ln1497_21_fu_3280_p1;
wire   [15:0] add_ln213_51_fu_3284_p2;
wire   [15:0] trunc_ln691_21_fu_3262_p1;
wire   [15:0] add_ln213_21_fu_3290_p2;
wire   [16:0] zext_ln559_21_fu_3296_p1;
wire   [7:0] p_Result_6_i252_i_fu_3318_p4;
wire   [7:0] p_Result_4_i251_i_fu_3309_p4;
wire   [15:0] p_Result_22_fu_3327_p3;
wire   [16:0] zext_ln691_22_fu_3342_p1;
wire   [16:0] add_ln691_22_fu_3350_p2;
wire   [0:0] tmp_27_fu_3356_p3;
wire   [15:0] zext_ln1497_22_fu_3364_p1;
wire   [15:0] add_ln213_52_fu_3368_p2;
wire   [15:0] trunc_ln691_22_fu_3346_p1;
wire   [15:0] add_ln213_22_fu_3374_p2;
wire   [16:0] zext_ln559_22_fu_3380_p1;
wire   [7:0] p_Result_6_i255_i_fu_3402_p4;
wire   [7:0] p_Result_4_i254_i_fu_3393_p4;
wire   [15:0] p_Result_23_fu_3411_p3;
wire   [16:0] zext_ln691_23_fu_3419_p1;
wire   [16:0] add_ln691_23_fu_3427_p2;
wire   [0:0] tmp_28_fu_3433_p3;
wire   [15:0] zext_ln1497_23_fu_3441_p1;
wire   [15:0] add_ln213_53_fu_3445_p2;
wire   [15:0] trunc_ln691_23_fu_3423_p1;
wire   [15:0] add_ln213_23_fu_3451_p2;
wire   [16:0] zext_ln559_23_fu_3457_p1;
wire   [7:0] p_Result_6_i258_i_fu_3479_p4;
wire   [7:0] p_Result_4_i257_i_fu_3470_p4;
wire   [15:0] p_Result_24_fu_3488_p3;
wire   [16:0] zext_ln691_24_fu_3503_p1;
wire   [16:0] add_ln691_24_fu_3511_p2;
wire   [0:0] tmp_29_fu_3517_p3;
wire   [15:0] zext_ln1497_24_fu_3525_p1;
wire   [15:0] add_ln213_54_fu_3529_p2;
wire   [15:0] trunc_ln691_24_fu_3507_p1;
wire   [15:0] add_ln213_24_fu_3535_p2;
wire   [16:0] zext_ln559_24_fu_3541_p1;
wire   [7:0] p_Result_6_i261_i_fu_3563_p4;
wire   [7:0] p_Result_4_i260_i_fu_3554_p4;
wire   [15:0] p_Result_25_fu_3572_p3;
wire   [16:0] zext_ln691_25_fu_3580_p1;
wire   [16:0] add_ln691_25_fu_3588_p2;
wire   [0:0] tmp_30_fu_3594_p3;
wire   [15:0] zext_ln1497_25_fu_3602_p1;
wire   [15:0] add_ln213_55_fu_3606_p2;
wire   [15:0] trunc_ln691_25_fu_3584_p1;
wire   [15:0] add_ln213_25_fu_3612_p2;
wire   [16:0] zext_ln559_25_fu_3618_p1;
wire   [7:0] p_Result_6_i264_i_fu_3640_p4;
wire   [7:0] p_Result_4_i263_i_fu_3631_p4;
wire   [15:0] p_Result_26_fu_3649_p3;
wire   [16:0] zext_ln691_26_fu_3664_p1;
wire   [16:0] add_ln691_26_fu_3672_p2;
wire   [0:0] tmp_31_fu_3678_p3;
wire   [15:0] zext_ln1497_26_fu_3686_p1;
wire   [15:0] add_ln213_56_fu_3690_p2;
wire   [15:0] trunc_ln691_26_fu_3668_p1;
wire   [15:0] add_ln213_26_fu_3696_p2;
wire   [16:0] zext_ln559_26_fu_3702_p1;
wire   [7:0] p_Result_6_i267_i_fu_3724_p4;
wire   [7:0] p_Result_4_i266_i_fu_3715_p4;
wire   [15:0] p_Result_27_fu_3733_p3;
wire   [16:0] zext_ln691_27_fu_3741_p1;
wire   [16:0] add_ln691_27_fu_3749_p2;
wire   [0:0] tmp_32_fu_3755_p3;
wire   [15:0] zext_ln1497_27_fu_3763_p1;
wire   [15:0] add_ln213_57_fu_3767_p2;
wire   [15:0] trunc_ln691_27_fu_3745_p1;
wire   [15:0] add_ln213_27_fu_3773_p2;
wire   [16:0] zext_ln559_27_fu_3779_p1;
wire   [7:0] p_Result_6_i270_i_fu_3801_p4;
wire   [7:0] p_Result_4_i269_i_fu_3792_p4;
wire   [15:0] p_Result_28_fu_3810_p3;
wire   [16:0] zext_ln691_28_fu_3825_p1;
wire   [16:0] add_ln691_28_fu_3833_p2;
wire   [0:0] tmp_33_fu_3839_p3;
wire   [15:0] zext_ln1497_28_fu_3847_p1;
wire   [15:0] add_ln213_58_fu_3851_p2;
wire   [15:0] trunc_ln691_28_fu_3829_p1;
wire   [15:0] add_ln213_28_fu_3857_p2;
wire   [16:0] zext_ln559_28_fu_3863_p1;
wire   [7:0] p_Result_6_i273_i_fu_3885_p4;
wire   [7:0] p_Result_4_i272_i_fu_3876_p4;
wire   [15:0] p_Result_29_fu_3894_p3;
wire   [16:0] zext_ln691_29_fu_3902_p1;
wire   [16:0] add_ln691_29_fu_3910_p2;
wire   [0:0] tmp_34_fu_3916_p3;
wire   [15:0] zext_ln1497_29_fu_3924_p1;
wire   [15:0] add_ln213_59_fu_3928_p2;
wire   [15:0] trunc_ln691_29_fu_3906_p1;
wire   [15:0] add_ln213_29_fu_3934_p2;
wire   [16:0] zext_ln559_29_fu_3940_p1;
wire   [1008:0] tmp_16_i_fu_4475_p61;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_83;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 cics_firstWord = 1'd1;
#0 cics_ip_sums_sum_V_0 = 17'd0;
#0 cics_ip_sums_sum_V_1 = 17'd0;
#0 cics_ip_sums_sum_V_2 = 17'd0;
#0 cics_ip_sums_sum_V_3 = 17'd0;
#0 cics_ip_sums_sum_V_4 = 17'd0;
#0 cics_ip_sums_sum_V_5 = 17'd0;
#0 cics_ip_sums_sum_V_6 = 17'd0;
#0 cics_ip_sums_sum_V_7 = 17'd0;
#0 cics_ip_sums_sum_V_8 = 17'd0;
#0 cics_ip_sums_sum_V_9 = 17'd0;
#0 cics_ip_sums_sum_V_10 = 17'd0;
#0 cics_ip_sums_sum_V_11 = 17'd0;
#0 cics_ip_sums_sum_V_12 = 17'd0;
#0 cics_ip_sums_sum_V_13 = 17'd0;
#0 cics_ip_sums_sum_V_14 = 17'd0;
#0 cics_ip_sums_sum_V_15 = 17'd0;
#0 cics_ip_sums_sum_V_16 = 17'd0;
#0 cics_ip_sums_sum_V_17 = 17'd0;
#0 cics_ip_sums_sum_V_18 = 17'd0;
#0 cics_ip_sums_sum_V_19 = 17'd0;
#0 cics_ip_sums_sum_V_20 = 17'd0;
#0 cics_ip_sums_sum_V_21 = 17'd0;
#0 cics_ip_sums_sum_V_22 = 17'd0;
#0 cics_ip_sums_sum_V_23 = 17'd0;
#0 cics_ip_sums_sum_V_24 = 17'd0;
#0 cics_ip_sums_sum_V_25 = 17'd0;
#0 cics_ip_sums_sum_V_26 = 17'd0;
#0 cics_ip_sums_sum_V_27 = 17'd0;
#0 cics_ip_sums_sum_V_28 = 17'd0;
#0 cics_ip_sums_sum_V_29 = 17'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_873 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_873 <= ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_873;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_895 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_895 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_895;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1060 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1060 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1060;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1093 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1093 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1093;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1126 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1126 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1126;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1159 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1159 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1159;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1192 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1192 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1192;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1225 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1225 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1225;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1258 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1258 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1258;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1291 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1291 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1291;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1324 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1324 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1324;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1357 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1357 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1357;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_928 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_928 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_928;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_961 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_961 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_961;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_994 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_994 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_994;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_384_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_1027 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_1027 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_1027;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_877_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord <= ap_phi_mux_cics_firstWord_new_1_i_phi_fu_888_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_4574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord_load_reg_4698 <= cics_firstWord;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_899_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_0 <= ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_910_p4;
        cics_ip_sums_sum_V_1 <= ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_921_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1064_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_10 <= ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1075_p4;
        cics_ip_sums_sum_V_11 <= ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1086_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1097_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_12 <= ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1108_p4;
        cics_ip_sums_sum_V_13 <= ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1119_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1130_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_14 <= ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1141_p4;
        cics_ip_sums_sum_V_15 <= ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1152_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1163_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_16 <= ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1174_p4;
        cics_ip_sums_sum_V_17 <= ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1185_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1196_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_18 <= ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1207_p4;
        cics_ip_sums_sum_V_19 <= ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1218_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_932_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_2 <= ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_943_p4;
        cics_ip_sums_sum_V_3 <= ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_954_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1229_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_20 <= ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1240_p4;
        cics_ip_sums_sum_V_21 <= ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1251_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1262_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_22 <= ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1273_p4;
        cics_ip_sums_sum_V_23 <= ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1284_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1295_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_24 <= ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1306_p4;
        cics_ip_sums_sum_V_25 <= ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1317_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1328_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_26 <= ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1339_p4;
        cics_ip_sums_sum_V_27 <= ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1350_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1361_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_28 <= ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1372_p4;
        cics_ip_sums_sum_V_29 <= ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1383_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_965_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_4 <= ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_976_p4;
        cics_ip_sums_sum_V_5 <= ap_phi_mux_cics_ip_sums_sum_V_5_new_1_i_phi_fu_987_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_998_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_6 <= ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_1009_p4;
        cics_ip_sums_sum_V_7 <= ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_1020_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1031_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_8 <= ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1042_p4;
        cics_ip_sums_sum_V_9 <= ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1053_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_read_reg_4578 <= ipDataMetaFifo_dout;
        tmp_last_V_reg_4647 <= ipDataMetaFifo_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln878_10_reg_4752 <= select_ln878_10_fu_2417_p3;
        select_ln878_11_reg_4757 <= select_ln878_11_fu_2494_p3;
        select_ln878_12_reg_4762 <= select_ln878_12_fu_2578_p3;
        select_ln878_13_reg_4767 <= select_ln878_13_fu_2655_p3;
        select_ln878_14_reg_4772 <= select_ln878_14_fu_2740_p3;
        select_ln878_15_reg_4777 <= select_ln878_15_fu_2817_p3;
        select_ln878_16_reg_4782 <= select_ln878_16_fu_2901_p3;
        select_ln878_17_reg_4787 <= select_ln878_17_fu_2978_p3;
        select_ln878_18_reg_4792 <= select_ln878_18_fu_3062_p3;
        select_ln878_19_reg_4797 <= select_ln878_19_fu_3139_p3;
        select_ln878_1_reg_4707 <= select_ln878_1_fu_1671_p3;
        select_ln878_20_reg_4802 <= select_ln878_20_fu_3223_p3;
        select_ln878_21_reg_4807 <= select_ln878_21_fu_3300_p3;
        select_ln878_22_reg_4812 <= select_ln878_22_fu_3384_p3;
        select_ln878_23_reg_4817 <= select_ln878_23_fu_3461_p3;
        select_ln878_24_reg_4822 <= select_ln878_24_fu_3545_p3;
        select_ln878_25_reg_4827 <= select_ln878_25_fu_3622_p3;
        select_ln878_26_reg_4832 <= select_ln878_26_fu_3706_p3;
        select_ln878_27_reg_4837 <= select_ln878_27_fu_3783_p3;
        select_ln878_28_reg_4842 <= select_ln878_28_fu_3867_p3;
        select_ln878_29_reg_4847 <= select_ln878_29_fu_3944_p3;
        select_ln878_2_reg_4712 <= select_ln878_2_fu_1764_p3;
        select_ln878_3_reg_4717 <= select_ln878_3_fu_1841_p3;
        select_ln878_4_reg_4722 <= select_ln878_4_fu_1925_p3;
        select_ln878_5_reg_4727 <= select_ln878_5_fu_2002_p3;
        select_ln878_6_reg_4732 <= select_ln878_6_fu_2095_p3;
        select_ln878_7_reg_4737 <= select_ln878_7_fu_2172_p3;
        select_ln878_8_reg_4742 <= select_ln878_8_fu_2256_p3;
        select_ln878_9_reg_4747 <= select_ln878_9_fu_2333_p3;
        select_ln878_reg_4702 <= select_ln878_fu_1594_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_4574 <= tmp_i_nbreadreq_fu_384_p3;
        tmp_i_reg_4574_pp0_iter1_reg <= tmp_i_reg_4574;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 = 1'd1;
        end else begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412;
        end
    end else begin
        ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_877_p4 = or_ln566_fu_3953_p2;
    end else begin
        ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_877_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_873;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_firstWord_new_1_i_phi_fu_888_p4 = tmp_last_V_reg_4647;
    end else begin
        ap_phi_mux_cics_firstWord_new_1_i_phi_fu_888_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_884;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 = icmp_ln878_fu_1545_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_899_p4 = or_ln566_1_fu_3959_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_899_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_895;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4 = select_ln878_fu_1594_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_910_p4 = select_ln566_fu_3965_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_910_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_906;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 = icmp_ln878_5_fu_2368_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1064_p4 = or_ln566_6_fu_4069_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1064_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1060;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4 = select_ln878_10_fu_2417_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1075_p4 = select_ln566_10_fu_4075_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1075_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1071;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4 = select_ln878_11_fu_2494_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1086_p4 = select_ln566_11_fu_4083_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1086_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1082;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 = icmp_ln878_6_fu_2529_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1097_p4 = or_ln566_7_fu_4091_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1097_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1093;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4 = select_ln878_12_fu_2578_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1108_p4 = select_ln566_12_fu_4097_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1108_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1104;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4 = select_ln878_13_fu_2655_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1119_p4 = select_ln566_13_fu_4105_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1119_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1115;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 = ipDataMetaFifo_read_reg_4578[32'd3];
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1130_p4 = or_ln566_8_fu_4113_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1130_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1126;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4 = select_ln878_14_fu_2740_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1141_p4 = select_ln566_14_fu_4119_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1141_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1137;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4 = select_ln878_15_fu_2817_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1152_p4 = select_ln566_15_fu_4127_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1152_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1148;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 = icmp_ln878_7_fu_2852_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1163_p4 = or_ln566_9_fu_4135_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1163_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1159;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4 = select_ln878_16_fu_2901_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1174_p4 = select_ln566_16_fu_4141_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1174_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1170;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4 = select_ln878_17_fu_2978_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1185_p4 = select_ln566_17_fu_4149_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1185_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1181;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 = icmp_ln878_8_fu_3013_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1196_p4 = or_ln566_10_fu_4157_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1196_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1192;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4 = select_ln878_18_fu_3062_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1207_p4 = select_ln566_18_fu_4163_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1207_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1203;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4 = select_ln878_19_fu_3139_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1218_p4 = select_ln566_19_fu_4171_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1218_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1214;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4 = select_ln878_1_fu_1671_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_921_p4 = select_ln566_1_fu_3973_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_921_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_917;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 = icmp_ln878_9_fu_3174_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1229_p4 = or_ln566_11_fu_4179_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1229_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1225;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4 = select_ln878_20_fu_3223_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1240_p4 = select_ln566_20_fu_4185_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1240_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1236;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4 = select_ln878_21_fu_3300_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1251_p4 = select_ln566_21_fu_4193_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1251_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1247;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 = icmp_ln878_10_fu_3335_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1262_p4 = or_ln566_12_fu_4201_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1262_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1258;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4 = select_ln878_22_fu_3384_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1273_p4 = select_ln566_22_fu_4207_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1273_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1269;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4 = select_ln878_23_fu_3461_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1284_p4 = select_ln566_23_fu_4215_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1284_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1280;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 = icmp_ln878_11_fu_3496_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1295_p4 = or_ln566_13_fu_4223_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1295_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1291;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4 = select_ln878_24_fu_3545_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1306_p4 = select_ln566_24_fu_4229_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1306_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1302;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4 = select_ln878_25_fu_3622_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1317_p4 = select_ln566_25_fu_4237_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1317_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1313;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 = icmp_ln878_12_fu_3657_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1328_p4 = or_ln566_14_fu_4245_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1328_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1324;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4 = select_ln878_26_fu_3706_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1339_p4 = select_ln566_26_fu_4251_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1339_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1335;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4 = select_ln878_27_fu_3783_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1350_p4 = select_ln566_27_fu_4259_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1350_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1346;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 = icmp_ln878_13_fu_3818_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1361_p4 = or_ln566_15_fu_4267_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1361_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1357;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4 = select_ln878_28_fu_3867_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1372_p4 = select_ln566_28_fu_4273_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1372_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1368;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4 = select_ln878_29_fu_3944_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1383_p4 = select_ln566_29_fu_4281_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1383_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1379;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 = icmp_ln878_1_fu_1715_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_932_p4 = or_ln566_2_fu_3981_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_932_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_928;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4 = select_ln878_2_fu_1764_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_943_p4 = select_ln566_2_fu_3987_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_943_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_939;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4 = select_ln878_3_fu_1841_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_954_p4 = select_ln566_3_fu_3995_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_954_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_950;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 = icmp_ln878_2_fu_1876_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_965_p4 = or_ln566_3_fu_4003_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_965_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_961;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4 = select_ln878_4_fu_1925_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_976_p4 = select_ln566_4_fu_4009_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_976_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_972;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4 = select_ln878_5_fu_2002_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_5_new_1_i_phi_fu_987_p4 = select_ln566_5_fu_4017_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_5_new_1_i_phi_fu_987_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_1_i_reg_983;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 = icmp_ln878_3_fu_2046_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_998_p4 = or_ln566_4_fu_4025_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_998_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_994;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4 = select_ln878_6_fu_2095_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_1009_p4 = select_ln566_6_fu_4031_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_1009_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_1005;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4 = select_ln878_7_fu_2172_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_1020_p4 = select_ln566_7_fu_4039_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_1020_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_1016;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1398_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1398_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 = icmp_ln878_4_fu_2207_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1031_p4 = or_ln566_5_fu_4047_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1031_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_1027;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4 = select_ln878_8_fu_2256_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1042_p4 = select_ln566_8_fu_4053_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1042_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1038;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4574 == 1'd1) & (cics_firstWord_load_load_fu_1398_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4 = select_ln878_9_fu_2333_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4574 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1053_p4 = select_ln566_9_fu_4061_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1053_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1049;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_4574 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataCheckFifo_blk_n = ipDataCheckFifo_full_n;
    end else begin
        ipDataCheckFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_4574 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataCheckFifo_write = 1'b1;
    end else begin
        ipDataCheckFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        ipDataMetaFifo_blk_n = ipDataMetaFifo_empty_n;
    end else begin
        ipDataMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_read = 1'b1;
    end else begin
        ipDataMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op638_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iph_subSumsFifoOut_blk_n = iph_subSumsFifoOut_full_n;
    end else begin
        iph_subSumsFifoOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op638_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iph_subSumsFifoOut_write = 1'b1;
    end else begin
        iph_subSumsFifoOut_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln213_10_fu_2407_p2 = (add_ln213_40_fu_2401_p2 + trunc_ln691_10_fu_2379_p1);

assign add_ln213_11_fu_2484_p2 = (add_ln213_41_fu_2478_p2 + trunc_ln691_11_fu_2456_p1);

assign add_ln213_12_fu_2568_p2 = (add_ln213_42_fu_2562_p2 + trunc_ln691_12_fu_2540_p1);

assign add_ln213_13_fu_2645_p2 = (add_ln213_43_fu_2639_p2 + trunc_ln691_13_fu_2617_p1);

assign add_ln213_14_fu_2730_p2 = (add_ln213_44_fu_2724_p2 + trunc_ln691_14_fu_2702_p1);

assign add_ln213_15_fu_2807_p2 = (add_ln213_45_fu_2801_p2 + trunc_ln691_15_fu_2779_p1);

assign add_ln213_16_fu_2891_p2 = (add_ln213_46_fu_2885_p2 + trunc_ln691_16_fu_2863_p1);

assign add_ln213_17_fu_2968_p2 = (add_ln213_47_fu_2962_p2 + trunc_ln691_17_fu_2940_p1);

assign add_ln213_18_fu_3052_p2 = (add_ln213_48_fu_3046_p2 + trunc_ln691_18_fu_3024_p1);

assign add_ln213_19_fu_3129_p2 = (add_ln213_49_fu_3123_p2 + trunc_ln691_19_fu_3101_p1);

assign add_ln213_1_fu_1661_p2 = (add_ln213_31_fu_1655_p2 + trunc_ln691_1_fu_1633_p1);

assign add_ln213_20_fu_3213_p2 = (add_ln213_50_fu_3207_p2 + trunc_ln691_20_fu_3185_p1);

assign add_ln213_21_fu_3290_p2 = (add_ln213_51_fu_3284_p2 + trunc_ln691_21_fu_3262_p1);

assign add_ln213_22_fu_3374_p2 = (add_ln213_52_fu_3368_p2 + trunc_ln691_22_fu_3346_p1);

assign add_ln213_23_fu_3451_p2 = (add_ln213_53_fu_3445_p2 + trunc_ln691_23_fu_3423_p1);

assign add_ln213_24_fu_3535_p2 = (add_ln213_54_fu_3529_p2 + trunc_ln691_24_fu_3507_p1);

assign add_ln213_25_fu_3612_p2 = (add_ln213_55_fu_3606_p2 + trunc_ln691_25_fu_3584_p1);

assign add_ln213_26_fu_3696_p2 = (add_ln213_56_fu_3690_p2 + trunc_ln691_26_fu_3668_p1);

assign add_ln213_27_fu_3773_p2 = (add_ln213_57_fu_3767_p2 + trunc_ln691_27_fu_3745_p1);

assign add_ln213_28_fu_3857_p2 = (add_ln213_58_fu_3851_p2 + trunc_ln691_28_fu_3829_p1);

assign add_ln213_29_fu_3934_p2 = (add_ln213_59_fu_3928_p2 + trunc_ln691_29_fu_3906_p1);

assign add_ln213_2_fu_1754_p2 = (add_ln213_32_fu_1748_p2 + trunc_ln691_2_fu_1726_p1);

assign add_ln213_30_fu_1578_p2 = (p_Result_s_fu_1537_p3 + zext_ln1497_fu_1574_p1);

assign add_ln213_31_fu_1655_p2 = (p_Result_1_fu_1621_p3 + zext_ln1497_1_fu_1651_p1);

assign add_ln213_32_fu_1748_p2 = (p_Result_2_fu_1698_p3 + zext_ln1497_2_fu_1744_p1);

assign add_ln213_33_fu_1825_p2 = (p_Result_3_fu_1791_p3 + zext_ln1497_3_fu_1821_p1);

assign add_ln213_34_fu_1909_p2 = (p_Result_4_fu_1868_p3 + zext_ln1497_4_fu_1905_p1);

assign add_ln213_35_fu_1986_p2 = (p_Result_5_fu_1952_p3 + zext_ln1497_5_fu_1982_p1);

assign add_ln213_36_fu_2079_p2 = (p_Result_6_fu_2029_p3 + zext_ln1497_6_fu_2075_p1);

assign add_ln213_37_fu_2156_p2 = (p_Result_7_fu_2122_p3 + zext_ln1497_7_fu_2152_p1);

assign add_ln213_38_fu_2240_p2 = (p_Result_8_fu_2199_p3 + zext_ln1497_8_fu_2236_p1);

assign add_ln213_39_fu_2317_p2 = (p_Result_9_fu_2283_p3 + zext_ln1497_9_fu_2313_p1);

assign add_ln213_3_fu_1831_p2 = (add_ln213_33_fu_1825_p2 + trunc_ln691_3_fu_1803_p1);

assign add_ln213_40_fu_2401_p2 = (p_Result_10_fu_2360_p3 + zext_ln1497_10_fu_2397_p1);

assign add_ln213_41_fu_2478_p2 = (p_Result_11_fu_2444_p3 + zext_ln1497_11_fu_2474_p1);

assign add_ln213_42_fu_2562_p2 = (p_Result_12_fu_2521_p3 + zext_ln1497_12_fu_2558_p1);

assign add_ln213_43_fu_2639_p2 = (p_Result_13_fu_2605_p3 + zext_ln1497_13_fu_2635_p1);

assign add_ln213_44_fu_2724_p2 = (p_Result_14_fu_2682_p3 + zext_ln1497_14_fu_2720_p1);

assign add_ln213_45_fu_2801_p2 = (p_Result_15_fu_2767_p3 + zext_ln1497_15_fu_2797_p1);

assign add_ln213_46_fu_2885_p2 = (p_Result_16_fu_2844_p3 + zext_ln1497_16_fu_2881_p1);

assign add_ln213_47_fu_2962_p2 = (p_Result_17_fu_2928_p3 + zext_ln1497_17_fu_2958_p1);

assign add_ln213_48_fu_3046_p2 = (p_Result_18_fu_3005_p3 + zext_ln1497_18_fu_3042_p1);

assign add_ln213_49_fu_3123_p2 = (p_Result_19_fu_3089_p3 + zext_ln1497_19_fu_3119_p1);

assign add_ln213_4_fu_1915_p2 = (add_ln213_34_fu_1909_p2 + trunc_ln691_4_fu_1887_p1);

assign add_ln213_50_fu_3207_p2 = (p_Result_20_fu_3166_p3 + zext_ln1497_20_fu_3203_p1);

assign add_ln213_51_fu_3284_p2 = (p_Result_21_fu_3250_p3 + zext_ln1497_21_fu_3280_p1);

assign add_ln213_52_fu_3368_p2 = (p_Result_22_fu_3327_p3 + zext_ln1497_22_fu_3364_p1);

assign add_ln213_53_fu_3445_p2 = (p_Result_23_fu_3411_p3 + zext_ln1497_23_fu_3441_p1);

assign add_ln213_54_fu_3529_p2 = (p_Result_24_fu_3488_p3 + zext_ln1497_24_fu_3525_p1);

assign add_ln213_55_fu_3606_p2 = (p_Result_25_fu_3572_p3 + zext_ln1497_25_fu_3602_p1);

assign add_ln213_56_fu_3690_p2 = (p_Result_26_fu_3649_p3 + zext_ln1497_26_fu_3686_p1);

assign add_ln213_57_fu_3767_p2 = (p_Result_27_fu_3733_p3 + zext_ln1497_27_fu_3763_p1);

assign add_ln213_58_fu_3851_p2 = (p_Result_28_fu_3810_p3 + zext_ln1497_28_fu_3847_p1);

assign add_ln213_59_fu_3928_p2 = (p_Result_29_fu_3894_p3 + zext_ln1497_29_fu_3924_p1);

assign add_ln213_5_fu_1992_p2 = (add_ln213_35_fu_1986_p2 + trunc_ln691_5_fu_1964_p1);

assign add_ln213_6_fu_2085_p2 = (add_ln213_36_fu_2079_p2 + trunc_ln691_6_fu_2057_p1);

assign add_ln213_7_fu_2162_p2 = (add_ln213_37_fu_2156_p2 + trunc_ln691_7_fu_2134_p1);

assign add_ln213_8_fu_2246_p2 = (add_ln213_38_fu_2240_p2 + trunc_ln691_8_fu_2218_p1);

assign add_ln213_9_fu_2323_p2 = (add_ln213_39_fu_2317_p2 + trunc_ln691_9_fu_2295_p1);

assign add_ln213_fu_1584_p2 = (add_ln213_30_fu_1578_p2 + trunc_ln691_fu_1556_p1);

assign add_ln691_10_fu_2383_p2 = (cics_ip_sums_sum_V_10 + zext_ln691_10_fu_2375_p1);

assign add_ln691_11_fu_2460_p2 = (cics_ip_sums_sum_V_11 + zext_ln691_11_fu_2452_p1);

assign add_ln691_12_fu_2544_p2 = (cics_ip_sums_sum_V_12 + zext_ln691_12_fu_2536_p1);

assign add_ln691_13_fu_2621_p2 = (cics_ip_sums_sum_V_13 + zext_ln691_13_fu_2613_p1);

assign add_ln691_14_fu_2706_p2 = (cics_ip_sums_sum_V_14 + zext_ln691_14_fu_2698_p1);

assign add_ln691_15_fu_2783_p2 = (cics_ip_sums_sum_V_15 + zext_ln691_15_fu_2775_p1);

assign add_ln691_16_fu_2867_p2 = (cics_ip_sums_sum_V_16 + zext_ln691_16_fu_2859_p1);

assign add_ln691_17_fu_2944_p2 = (cics_ip_sums_sum_V_17 + zext_ln691_17_fu_2936_p1);

assign add_ln691_18_fu_3028_p2 = (cics_ip_sums_sum_V_18 + zext_ln691_18_fu_3020_p1);

assign add_ln691_19_fu_3105_p2 = (cics_ip_sums_sum_V_19 + zext_ln691_19_fu_3097_p1);

assign add_ln691_1_fu_1637_p2 = (cics_ip_sums_sum_V_1 + zext_ln691_1_fu_1629_p1);

assign add_ln691_20_fu_3189_p2 = (cics_ip_sums_sum_V_20 + zext_ln691_20_fu_3181_p1);

assign add_ln691_21_fu_3266_p2 = (cics_ip_sums_sum_V_21 + zext_ln691_21_fu_3258_p1);

assign add_ln691_22_fu_3350_p2 = (cics_ip_sums_sum_V_22 + zext_ln691_22_fu_3342_p1);

assign add_ln691_23_fu_3427_p2 = (cics_ip_sums_sum_V_23 + zext_ln691_23_fu_3419_p1);

assign add_ln691_24_fu_3511_p2 = (cics_ip_sums_sum_V_24 + zext_ln691_24_fu_3503_p1);

assign add_ln691_25_fu_3588_p2 = (cics_ip_sums_sum_V_25 + zext_ln691_25_fu_3580_p1);

assign add_ln691_26_fu_3672_p2 = (cics_ip_sums_sum_V_26 + zext_ln691_26_fu_3664_p1);

assign add_ln691_27_fu_3749_p2 = (cics_ip_sums_sum_V_27 + zext_ln691_27_fu_3741_p1);

assign add_ln691_28_fu_3833_p2 = (cics_ip_sums_sum_V_28 + zext_ln691_28_fu_3825_p1);

assign add_ln691_29_fu_3910_p2 = (cics_ip_sums_sum_V_29 + zext_ln691_29_fu_3902_p1);

assign add_ln691_2_fu_1730_p2 = (cics_ip_sums_sum_V_2 + zext_ln691_2_fu_1722_p1);

assign add_ln691_3_fu_1807_p2 = (cics_ip_sums_sum_V_3 + zext_ln691_3_fu_1799_p1);

assign add_ln691_4_fu_1891_p2 = (cics_ip_sums_sum_V_4 + zext_ln691_4_fu_1883_p1);

assign add_ln691_5_fu_1968_p2 = (cics_ip_sums_sum_V_5 + zext_ln691_5_fu_1960_p1);

assign add_ln691_6_fu_2061_p2 = (cics_ip_sums_sum_V_6 + zext_ln691_6_fu_2053_p1);

assign add_ln691_7_fu_2138_p2 = (cics_ip_sums_sum_V_7 + zext_ln691_7_fu_2130_p1);

assign add_ln691_8_fu_2222_p2 = (cics_ip_sums_sum_V_8 + zext_ln691_8_fu_2214_p1);

assign add_ln691_9_fu_2299_p2 = (cics_ip_sums_sum_V_9 + zext_ln691_9_fu_2291_p1);

assign add_ln691_fu_1560_p2 = (cics_ip_sums_sum_V_0 + zext_ln691_fu_1552_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op638_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_4574 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op638_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_4574 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op638_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_4574 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_384_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_i_reg_4574 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op638_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_83 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_873 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_895 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1060 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1093 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1126 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1159 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1192 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1225 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1258 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1291 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1324 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1357 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_928 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_961 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_994 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_1027 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_884 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_906 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1071 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1082 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1104 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1115 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1137 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1148 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1170 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1181 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1203 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1214 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_917 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1236 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1247 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1269 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1280 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1302 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1313 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1335 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1346 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1368 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1379 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_939 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_950 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_972 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_1_i_reg_983 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_1005 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_1016 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1038 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1049 = 'bx;

always @ (*) begin
    ap_predicate_op638_write_state3 = ((cics_firstWord_load_reg_4698 == 1'd1) & (tmp_i_reg_4574_pp0_iter1_reg == 1'd1));
end

assign cics_firstWord_load_load_fu_1398_p1 = cics_firstWord;

assign icmp_ln878_10_fu_3335_p2 = ((trunc_ln674_fu_1522_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln878_11_fu_3496_p2 = ((trunc_ln674_fu_1522_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln878_12_fu_3657_p2 = ((trunc_ln674_fu_1522_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln878_13_fu_3818_p2 = ((trunc_ln674_fu_1522_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln878_1_fu_1715_p2 = ((tmp_4_fu_1706_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_1876_p2 = ((trunc_ln674_fu_1522_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_2046_p2 = ((tmp_9_fu_2037_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_4_fu_2207_p2 = ((trunc_ln674_fu_1522_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln878_5_fu_2368_p2 = ((trunc_ln674_fu_1522_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln878_6_fu_2529_p2 = ((trunc_ln674_fu_1522_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln878_7_fu_2852_p2 = ((trunc_ln674_fu_1522_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_8_fu_3013_p2 = ((trunc_ln674_fu_1522_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln878_9_fu_3174_p2 = ((trunc_ln674_fu_1522_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1545_p2 = ((trunc_ln674_fu_1522_p1 != 4'd0) ? 1'b1 : 1'b0);

assign ipDataCheckFifo_din = ipDataMetaFifo_read_reg_4578;

assign iph_subSumsFifoOut_din = tmp_16_i_fu_4475_p61;

assign or_ln566_10_fu_4157_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4);

assign or_ln566_11_fu_4179_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4);

assign or_ln566_12_fu_4201_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4);

assign or_ln566_13_fu_4223_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4);

assign or_ln566_14_fu_4245_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4);

assign or_ln566_15_fu_4267_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4);

assign or_ln566_1_fu_3959_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4);

assign or_ln566_2_fu_3981_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4);

assign or_ln566_3_fu_4003_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4);

assign or_ln566_4_fu_4025_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4);

assign or_ln566_5_fu_4047_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4);

assign or_ln566_6_fu_4069_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4);

assign or_ln566_7_fu_4091_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4);

assign or_ln566_8_fu_4113_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4);

assign or_ln566_9_fu_4135_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4);

assign or_ln566_fu_3953_p2 = (tmp_last_V_reg_4647 | ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4);

assign p_Result_10_fu_2360_p3 = {{p_Result_6_i216_i_fu_2351_p4}, {p_Result_4_i215_i_fu_2342_p4}};

assign p_Result_11_fu_2444_p3 = {{p_Result_6_i219_i_fu_2435_p4}, {p_Result_4_i218_i_fu_2426_p4}};

assign p_Result_12_fu_2521_p3 = {{p_Result_6_i222_i_fu_2512_p4}, {p_Result_4_i221_i_fu_2503_p4}};

assign p_Result_13_fu_2605_p3 = {{p_Result_6_i225_i_fu_2596_p4}, {p_Result_4_i224_i_fu_2587_p4}};

assign p_Result_14_fu_2682_p3 = {{p_Result_6_i228_i_fu_2673_p4}, {p_Result_4_i227_i_fu_2664_p4}};

assign p_Result_15_fu_2767_p3 = {{p_Result_6_i231_i_fu_2758_p4}, {p_Result_4_i230_i_fu_2749_p4}};

assign p_Result_16_fu_2844_p3 = {{p_Result_6_i234_i_fu_2835_p4}, {p_Result_4_i233_i_fu_2826_p4}};

assign p_Result_17_fu_2928_p3 = {{p_Result_6_i237_i_fu_2919_p4}, {p_Result_4_i236_i_fu_2910_p4}};

assign p_Result_18_fu_3005_p3 = {{p_Result_6_i240_i_fu_2996_p4}, {p_Result_4_i239_i_fu_2987_p4}};

assign p_Result_19_fu_3089_p3 = {{p_Result_6_i243_i_fu_3080_p4}, {p_Result_4_i242_i_fu_3071_p4}};

assign p_Result_1_fu_1621_p3 = {{p_Result_6_i189_i_fu_1612_p4}, {p_Result_4_i188_i_fu_1603_p4}};

assign p_Result_20_fu_3166_p3 = {{p_Result_6_i246_i_fu_3157_p4}, {p_Result_4_i245_i_fu_3148_p4}};

assign p_Result_21_fu_3250_p3 = {{p_Result_6_i249_i_fu_3241_p4}, {p_Result_4_i248_i_fu_3232_p4}};

assign p_Result_22_fu_3327_p3 = {{p_Result_6_i252_i_fu_3318_p4}, {p_Result_4_i251_i_fu_3309_p4}};

assign p_Result_23_fu_3411_p3 = {{p_Result_6_i255_i_fu_3402_p4}, {p_Result_4_i254_i_fu_3393_p4}};

assign p_Result_24_fu_3488_p3 = {{p_Result_6_i258_i_fu_3479_p4}, {p_Result_4_i257_i_fu_3470_p4}};

assign p_Result_25_fu_3572_p3 = {{p_Result_6_i261_i_fu_3563_p4}, {p_Result_4_i260_i_fu_3554_p4}};

assign p_Result_26_fu_3649_p3 = {{p_Result_6_i264_i_fu_3640_p4}, {p_Result_4_i263_i_fu_3631_p4}};

assign p_Result_27_fu_3733_p3 = {{p_Result_6_i267_i_fu_3724_p4}, {p_Result_4_i266_i_fu_3715_p4}};

assign p_Result_28_fu_3810_p3 = {{p_Result_6_i270_i_fu_3801_p4}, {p_Result_4_i269_i_fu_3792_p4}};

assign p_Result_29_fu_3894_p3 = {{p_Result_6_i273_i_fu_3885_p4}, {p_Result_4_i272_i_fu_3876_p4}};

assign p_Result_2_fu_1698_p3 = {{p_Result_6_i192_i_fu_1689_p4}, {p_Result_4_i191_i_fu_1680_p4}};

assign p_Result_3_fu_1791_p3 = {{p_Result_6_i195_i_fu_1782_p4}, {p_Result_4_i194_i_fu_1773_p4}};

assign p_Result_4_fu_1868_p3 = {{p_Result_6_i198_i_fu_1859_p4}, {p_Result_4_i197_i_fu_1850_p4}};

assign p_Result_4_i188_i_fu_1603_p4 = {{ipDataMetaFifo_read_reg_4578[31:24]}};

assign p_Result_4_i191_i_fu_1680_p4 = {{ipDataMetaFifo_read_reg_4578[47:40]}};

assign p_Result_4_i194_i_fu_1773_p4 = {{ipDataMetaFifo_read_reg_4578[63:56]}};

assign p_Result_4_i197_i_fu_1850_p4 = {{ipDataMetaFifo_read_reg_4578[79:72]}};

assign p_Result_4_i200_i_fu_1934_p4 = {{ipDataMetaFifo_read_reg_4578[95:88]}};

assign p_Result_4_i203_i_fu_2011_p4 = {{ipDataMetaFifo_read_reg_4578[111:104]}};

assign p_Result_4_i206_i_fu_2104_p4 = {{ipDataMetaFifo_read_reg_4578[127:120]}};

assign p_Result_4_i209_i_fu_2181_p4 = {{ipDataMetaFifo_read_reg_4578[143:136]}};

assign p_Result_4_i212_i_fu_2265_p4 = {{ipDataMetaFifo_read_reg_4578[159:152]}};

assign p_Result_4_i215_i_fu_2342_p4 = {{ipDataMetaFifo_read_reg_4578[175:168]}};

assign p_Result_4_i218_i_fu_2426_p4 = {{ipDataMetaFifo_read_reg_4578[191:184]}};

assign p_Result_4_i221_i_fu_2503_p4 = {{ipDataMetaFifo_read_reg_4578[207:200]}};

assign p_Result_4_i224_i_fu_2587_p4 = {{ipDataMetaFifo_read_reg_4578[223:216]}};

assign p_Result_4_i227_i_fu_2664_p4 = {{ipDataMetaFifo_read_reg_4578[239:232]}};

assign p_Result_4_i230_i_fu_2749_p4 = {{ipDataMetaFifo_read_reg_4578[255:248]}};

assign p_Result_4_i233_i_fu_2826_p4 = {{ipDataMetaFifo_read_reg_4578[271:264]}};

assign p_Result_4_i236_i_fu_2910_p4 = {{ipDataMetaFifo_read_reg_4578[287:280]}};

assign p_Result_4_i239_i_fu_2987_p4 = {{ipDataMetaFifo_read_reg_4578[303:296]}};

assign p_Result_4_i242_i_fu_3071_p4 = {{ipDataMetaFifo_read_reg_4578[319:312]}};

assign p_Result_4_i245_i_fu_3148_p4 = {{ipDataMetaFifo_read_reg_4578[335:328]}};

assign p_Result_4_i248_i_fu_3232_p4 = {{ipDataMetaFifo_read_reg_4578[351:344]}};

assign p_Result_4_i251_i_fu_3309_p4 = {{ipDataMetaFifo_read_reg_4578[367:360]}};

assign p_Result_4_i254_i_fu_3393_p4 = {{ipDataMetaFifo_read_reg_4578[383:376]}};

assign p_Result_4_i257_i_fu_3470_p4 = {{ipDataMetaFifo_read_reg_4578[399:392]}};

assign p_Result_4_i260_i_fu_3554_p4 = {{ipDataMetaFifo_read_reg_4578[415:408]}};

assign p_Result_4_i263_i_fu_3631_p4 = {{ipDataMetaFifo_read_reg_4578[431:424]}};

assign p_Result_4_i266_i_fu_3715_p4 = {{ipDataMetaFifo_read_reg_4578[447:440]}};

assign p_Result_4_i269_i_fu_3792_p4 = {{ipDataMetaFifo_read_reg_4578[463:456]}};

assign p_Result_4_i272_i_fu_3876_p4 = {{ipDataMetaFifo_read_reg_4578[479:472]}};

assign p_Result_4_i_i_fu_1525_p4 = {{ipDataMetaFifo_read_reg_4578[15:8]}};

assign p_Result_5_fu_1952_p3 = {{p_Result_6_i201_i_fu_1943_p4}, {p_Result_4_i200_i_fu_1934_p4}};

assign p_Result_6_fu_2029_p3 = {{p_Result_6_i204_i_fu_2020_p4}, {p_Result_4_i203_i_fu_2011_p4}};

assign p_Result_6_i189_i_fu_1612_p4 = {{ipDataMetaFifo_read_reg_4578[23:16]}};

assign p_Result_6_i192_i_fu_1689_p4 = {{ipDataMetaFifo_read_reg_4578[39:32]}};

assign p_Result_6_i195_i_fu_1782_p4 = {{ipDataMetaFifo_read_reg_4578[55:48]}};

assign p_Result_6_i198_i_fu_1859_p4 = {{ipDataMetaFifo_read_reg_4578[71:64]}};

assign p_Result_6_i201_i_fu_1943_p4 = {{ipDataMetaFifo_read_reg_4578[87:80]}};

assign p_Result_6_i204_i_fu_2020_p4 = {{ipDataMetaFifo_read_reg_4578[103:96]}};

assign p_Result_6_i207_i_fu_2113_p4 = {{ipDataMetaFifo_read_reg_4578[119:112]}};

assign p_Result_6_i210_i_fu_2190_p4 = {{ipDataMetaFifo_read_reg_4578[135:128]}};

assign p_Result_6_i213_i_fu_2274_p4 = {{ipDataMetaFifo_read_reg_4578[151:144]}};

assign p_Result_6_i216_i_fu_2351_p4 = {{ipDataMetaFifo_read_reg_4578[167:160]}};

assign p_Result_6_i219_i_fu_2435_p4 = {{ipDataMetaFifo_read_reg_4578[183:176]}};

assign p_Result_6_i222_i_fu_2512_p4 = {{ipDataMetaFifo_read_reg_4578[199:192]}};

assign p_Result_6_i225_i_fu_2596_p4 = {{ipDataMetaFifo_read_reg_4578[215:208]}};

assign p_Result_6_i228_i_fu_2673_p4 = {{ipDataMetaFifo_read_reg_4578[231:224]}};

assign p_Result_6_i231_i_fu_2758_p4 = {{ipDataMetaFifo_read_reg_4578[247:240]}};

assign p_Result_6_i234_i_fu_2835_p4 = {{ipDataMetaFifo_read_reg_4578[263:256]}};

assign p_Result_6_i237_i_fu_2919_p4 = {{ipDataMetaFifo_read_reg_4578[279:272]}};

assign p_Result_6_i240_i_fu_2996_p4 = {{ipDataMetaFifo_read_reg_4578[295:288]}};

assign p_Result_6_i243_i_fu_3080_p4 = {{ipDataMetaFifo_read_reg_4578[311:304]}};

assign p_Result_6_i246_i_fu_3157_p4 = {{ipDataMetaFifo_read_reg_4578[327:320]}};

assign p_Result_6_i249_i_fu_3241_p4 = {{ipDataMetaFifo_read_reg_4578[343:336]}};

assign p_Result_6_i252_i_fu_3318_p4 = {{ipDataMetaFifo_read_reg_4578[359:352]}};

assign p_Result_6_i255_i_fu_3402_p4 = {{ipDataMetaFifo_read_reg_4578[375:368]}};

assign p_Result_6_i258_i_fu_3479_p4 = {{ipDataMetaFifo_read_reg_4578[391:384]}};

assign p_Result_6_i261_i_fu_3563_p4 = {{ipDataMetaFifo_read_reg_4578[407:400]}};

assign p_Result_6_i264_i_fu_3640_p4 = {{ipDataMetaFifo_read_reg_4578[423:416]}};

assign p_Result_6_i267_i_fu_3724_p4 = {{ipDataMetaFifo_read_reg_4578[439:432]}};

assign p_Result_6_i270_i_fu_3801_p4 = {{ipDataMetaFifo_read_reg_4578[455:448]}};

assign p_Result_6_i273_i_fu_3885_p4 = {{ipDataMetaFifo_read_reg_4578[471:464]}};

assign p_Result_7_fu_2122_p3 = {{p_Result_6_i207_i_fu_2113_p4}, {p_Result_4_i206_i_fu_2104_p4}};

assign p_Result_8_fu_2199_p3 = {{p_Result_6_i210_i_fu_2190_p4}, {p_Result_4_i209_i_fu_2181_p4}};

assign p_Result_9_fu_2283_p3 = {{p_Result_6_i213_i_fu_2274_p4}, {p_Result_4_i212_i_fu_2265_p4}};

assign p_Result_s_fu_1537_p3 = {{trunc_ln674_1_fu_1534_p1}, {p_Result_4_i_i_fu_1525_p4}};

assign select_ln566_10_fu_4075_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4);

assign select_ln566_11_fu_4083_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4);

assign select_ln566_12_fu_4097_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4);

assign select_ln566_13_fu_4105_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4);

assign select_ln566_14_fu_4119_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4);

assign select_ln566_15_fu_4127_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4);

assign select_ln566_16_fu_4141_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4);

assign select_ln566_17_fu_4149_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4);

assign select_ln566_18_fu_4163_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4);

assign select_ln566_19_fu_4171_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4);

assign select_ln566_1_fu_3973_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4);

assign select_ln566_20_fu_4185_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4);

assign select_ln566_21_fu_4193_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4);

assign select_ln566_22_fu_4207_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4);

assign select_ln566_23_fu_4215_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4);

assign select_ln566_24_fu_4229_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4);

assign select_ln566_25_fu_4237_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4);

assign select_ln566_26_fu_4251_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4);

assign select_ln566_27_fu_4259_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4);

assign select_ln566_28_fu_4273_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4);

assign select_ln566_29_fu_4281_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4);

assign select_ln566_2_fu_3987_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4);

assign select_ln566_3_fu_3995_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4);

assign select_ln566_4_fu_4009_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4);

assign select_ln566_5_fu_4017_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4);

assign select_ln566_6_fu_4031_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4);

assign select_ln566_7_fu_4039_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4);

assign select_ln566_8_fu_4053_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4);

assign select_ln566_9_fu_4061_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4);

assign select_ln566_fu_3965_p3 = ((tmp_last_V_reg_4647[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4);

assign select_ln878_10_fu_2417_p3 = ((icmp_ln878_5_fu_2368_p2[0:0] == 1'b1) ? zext_ln559_10_fu_2413_p1 : cics_ip_sums_sum_V_10);

assign select_ln878_11_fu_2494_p3 = ((icmp_ln878_5_fu_2368_p2[0:0] == 1'b1) ? zext_ln559_11_fu_2490_p1 : cics_ip_sums_sum_V_11);

assign select_ln878_12_fu_2578_p3 = ((icmp_ln878_6_fu_2529_p2[0:0] == 1'b1) ? zext_ln559_12_fu_2574_p1 : cics_ip_sums_sum_V_12);

assign select_ln878_13_fu_2655_p3 = ((icmp_ln878_6_fu_2529_p2[0:0] == 1'b1) ? zext_ln559_13_fu_2651_p1 : cics_ip_sums_sum_V_13);

assign select_ln878_14_fu_2740_p3 = ((tmp_18_fu_2690_p3[0:0] == 1'b1) ? zext_ln559_14_fu_2736_p1 : cics_ip_sums_sum_V_14);

assign select_ln878_15_fu_2817_p3 = ((tmp_18_fu_2690_p3[0:0] == 1'b1) ? zext_ln559_15_fu_2813_p1 : cics_ip_sums_sum_V_15);

assign select_ln878_16_fu_2901_p3 = ((icmp_ln878_7_fu_2852_p2[0:0] == 1'b1) ? zext_ln559_16_fu_2897_p1 : cics_ip_sums_sum_V_16);

assign select_ln878_17_fu_2978_p3 = ((icmp_ln878_7_fu_2852_p2[0:0] == 1'b1) ? zext_ln559_17_fu_2974_p1 : cics_ip_sums_sum_V_17);

assign select_ln878_18_fu_3062_p3 = ((icmp_ln878_8_fu_3013_p2[0:0] == 1'b1) ? zext_ln559_18_fu_3058_p1 : cics_ip_sums_sum_V_18);

assign select_ln878_19_fu_3139_p3 = ((icmp_ln878_8_fu_3013_p2[0:0] == 1'b1) ? zext_ln559_19_fu_3135_p1 : cics_ip_sums_sum_V_19);

assign select_ln878_1_fu_1671_p3 = ((icmp_ln878_fu_1545_p2[0:0] == 1'b1) ? zext_ln559_1_fu_1667_p1 : cics_ip_sums_sum_V_1);

assign select_ln878_20_fu_3223_p3 = ((icmp_ln878_9_fu_3174_p2[0:0] == 1'b1) ? zext_ln559_20_fu_3219_p1 : cics_ip_sums_sum_V_20);

assign select_ln878_21_fu_3300_p3 = ((icmp_ln878_9_fu_3174_p2[0:0] == 1'b1) ? zext_ln559_21_fu_3296_p1 : cics_ip_sums_sum_V_21);

assign select_ln878_22_fu_3384_p3 = ((icmp_ln878_10_fu_3335_p2[0:0] == 1'b1) ? zext_ln559_22_fu_3380_p1 : cics_ip_sums_sum_V_22);

assign select_ln878_23_fu_3461_p3 = ((icmp_ln878_10_fu_3335_p2[0:0] == 1'b1) ? zext_ln559_23_fu_3457_p1 : cics_ip_sums_sum_V_23);

assign select_ln878_24_fu_3545_p3 = ((icmp_ln878_11_fu_3496_p2[0:0] == 1'b1) ? zext_ln559_24_fu_3541_p1 : cics_ip_sums_sum_V_24);

assign select_ln878_25_fu_3622_p3 = ((icmp_ln878_11_fu_3496_p2[0:0] == 1'b1) ? zext_ln559_25_fu_3618_p1 : cics_ip_sums_sum_V_25);

assign select_ln878_26_fu_3706_p3 = ((icmp_ln878_12_fu_3657_p2[0:0] == 1'b1) ? zext_ln559_26_fu_3702_p1 : cics_ip_sums_sum_V_26);

assign select_ln878_27_fu_3783_p3 = ((icmp_ln878_12_fu_3657_p2[0:0] == 1'b1) ? zext_ln559_27_fu_3779_p1 : cics_ip_sums_sum_V_27);

assign select_ln878_28_fu_3867_p3 = ((icmp_ln878_13_fu_3818_p2[0:0] == 1'b1) ? zext_ln559_28_fu_3863_p1 : cics_ip_sums_sum_V_28);

assign select_ln878_29_fu_3944_p3 = ((icmp_ln878_13_fu_3818_p2[0:0] == 1'b1) ? zext_ln559_29_fu_3940_p1 : cics_ip_sums_sum_V_29);

assign select_ln878_2_fu_1764_p3 = ((icmp_ln878_1_fu_1715_p2[0:0] == 1'b1) ? zext_ln559_2_fu_1760_p1 : cics_ip_sums_sum_V_2);

assign select_ln878_3_fu_1841_p3 = ((icmp_ln878_1_fu_1715_p2[0:0] == 1'b1) ? zext_ln559_3_fu_1837_p1 : cics_ip_sums_sum_V_3);

assign select_ln878_4_fu_1925_p3 = ((icmp_ln878_2_fu_1876_p2[0:0] == 1'b1) ? zext_ln559_4_fu_1921_p1 : cics_ip_sums_sum_V_4);

assign select_ln878_5_fu_2002_p3 = ((icmp_ln878_2_fu_1876_p2[0:0] == 1'b1) ? zext_ln559_5_fu_1998_p1 : cics_ip_sums_sum_V_5);

assign select_ln878_6_fu_2095_p3 = ((icmp_ln878_3_fu_2046_p2[0:0] == 1'b1) ? zext_ln559_6_fu_2091_p1 : cics_ip_sums_sum_V_6);

assign select_ln878_7_fu_2172_p3 = ((icmp_ln878_3_fu_2046_p2[0:0] == 1'b1) ? zext_ln559_7_fu_2168_p1 : cics_ip_sums_sum_V_7);

assign select_ln878_8_fu_2256_p3 = ((icmp_ln878_4_fu_2207_p2[0:0] == 1'b1) ? zext_ln559_8_fu_2252_p1 : cics_ip_sums_sum_V_8);

assign select_ln878_9_fu_2333_p3 = ((icmp_ln878_4_fu_2207_p2[0:0] == 1'b1) ? zext_ln559_9_fu_2329_p1 : cics_ip_sums_sum_V_9);

assign select_ln878_fu_1594_p3 = ((icmp_ln878_fu_1545_p2[0:0] == 1'b1) ? zext_ln559_fu_1590_p1 : cics_ip_sums_sum_V_0);

assign tmp_10_fu_2067_p3 = add_ln691_6_fu_2061_p2[32'd16];

assign tmp_11_fu_2144_p3 = add_ln691_7_fu_2138_p2[32'd16];

assign tmp_12_fu_2228_p3 = add_ln691_8_fu_2222_p2[32'd16];

assign tmp_13_fu_2305_p3 = add_ln691_9_fu_2299_p2[32'd16];

assign tmp_14_fu_2389_p3 = add_ln691_10_fu_2383_p2[32'd16];

assign tmp_15_fu_2466_p3 = add_ln691_11_fu_2460_p2[32'd16];

assign tmp_16_fu_2550_p3 = add_ln691_12_fu_2544_p2[32'd16];

assign tmp_16_i_fu_4475_p61 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{64'd0}, {select_ln878_29_reg_4847}}}, {15'd0}}}, {select_ln878_28_reg_4842}}}, {15'd0}}}, {select_ln878_27_reg_4837}}}, {15'd0}}}, {select_ln878_26_reg_4832}}}, {15'd0}}}, {select_ln878_25_reg_4827}}}, {15'd0}}}, {select_ln878_24_reg_4822}}}, {15'd0}}}, {select_ln878_23_reg_4817}}}, {15'd0}}}, {select_ln878_22_reg_4812}}}, {15'd0}}}, {select_ln878_21_reg_4807}}}, {15'd0}}}, {select_ln878_20_reg_4802}}}, {15'd0}}}, {select_ln878_19_reg_4797}}}, {15'd0}}}, {select_ln878_18_reg_4792}}}, {15'd0}}}, {select_ln878_17_reg_4787}}}, {15'd0}}}, {select_ln878_16_reg_4782}}}, {15'd0}}}, {select_ln878_15_reg_4777}}}, {15'd0}}}, {select_ln878_14_reg_4772}}}, {15'd0}}}, {select_ln878_13_reg_4767}}}, {15'd0}}}, {select_ln878_12_reg_4762}}}, {15'd0}}}, {select_ln878_11_reg_4757}}}, {15'd0}}}, {select_ln878_10_reg_4752}}}, {15'd0}}}, {select_ln878_9_reg_4747}}}, {15'd0}}}, {select_ln878_8_reg_4742}}}, {15'd0}}}, {select_ln878_7_reg_4737}}}, {15'd0}}}, {select_ln878_6_reg_4732}}}, {15'd0}}}, {select_ln878_5_reg_4727}}}, {15'd0}}}, {select_ln878_4_reg_4722}}}, {15'd0}}}, {select_ln878_3_reg_4717}}}, {15'd0}}}, {select_ln878_2_reg_4712}}}, {15'd0}}}, {select_ln878_1_reg_4707}}}, {15'd0}}}, {select_ln878_reg_4702}};

assign tmp_17_fu_2627_p3 = add_ln691_13_fu_2621_p2[32'd16];

assign tmp_18_fu_2690_p3 = ipDataMetaFifo_read_reg_4578[32'd3];

assign tmp_19_fu_2712_p3 = add_ln691_14_fu_2706_p2[32'd16];

assign tmp_20_fu_2789_p3 = add_ln691_15_fu_2783_p2[32'd16];

assign tmp_21_fu_2873_p3 = add_ln691_16_fu_2867_p2[32'd16];

assign tmp_22_fu_2950_p3 = add_ln691_17_fu_2944_p2[32'd16];

assign tmp_23_fu_3034_p3 = add_ln691_18_fu_3028_p2[32'd16];

assign tmp_24_fu_3111_p3 = add_ln691_19_fu_3105_p2[32'd16];

assign tmp_25_fu_3195_p3 = add_ln691_20_fu_3189_p2[32'd16];

assign tmp_26_fu_3272_p3 = add_ln691_21_fu_3266_p2[32'd16];

assign tmp_27_fu_3356_p3 = add_ln691_22_fu_3350_p2[32'd16];

assign tmp_28_fu_3433_p3 = add_ln691_23_fu_3427_p2[32'd16];

assign tmp_29_fu_3517_p3 = add_ln691_24_fu_3511_p2[32'd16];

assign tmp_30_fu_3594_p3 = add_ln691_25_fu_3588_p2[32'd16];

assign tmp_31_fu_3678_p3 = add_ln691_26_fu_3672_p2[32'd16];

assign tmp_32_fu_3755_p3 = add_ln691_27_fu_3749_p2[32'd16];

assign tmp_33_fu_3839_p3 = add_ln691_28_fu_3833_p2[32'd16];

assign tmp_34_fu_3916_p3 = add_ln691_29_fu_3910_p2[32'd16];

assign tmp_3_fu_1643_p3 = add_ln691_1_fu_1637_p2[32'd16];

assign tmp_4_fu_1706_p4 = {{ipDataMetaFifo_read_reg_4578[3:1]}};

assign tmp_5_fu_1736_p3 = add_ln691_2_fu_1730_p2[32'd16];

assign tmp_6_fu_1813_p3 = add_ln691_3_fu_1807_p2[32'd16];

assign tmp_7_fu_1897_p3 = add_ln691_4_fu_1891_p2[32'd16];

assign tmp_8_fu_1974_p3 = add_ln691_5_fu_1968_p2[32'd16];

assign tmp_9_fu_2037_p4 = {{ipDataMetaFifo_read_reg_4578[3:2]}};

assign tmp_fu_1566_p3 = add_ln691_fu_1560_p2[32'd16];

assign tmp_i_nbreadreq_fu_384_p3 = ipDataMetaFifo_empty_n;

assign trunc_ln674_1_fu_1534_p1 = ipDataMetaFifo_read_reg_4578[7:0];

assign trunc_ln674_fu_1522_p1 = ipDataMetaFifo_read_reg_4578[3:0];

assign trunc_ln691_10_fu_2379_p1 = cics_ip_sums_sum_V_10[15:0];

assign trunc_ln691_11_fu_2456_p1 = cics_ip_sums_sum_V_11[15:0];

assign trunc_ln691_12_fu_2540_p1 = cics_ip_sums_sum_V_12[15:0];

assign trunc_ln691_13_fu_2617_p1 = cics_ip_sums_sum_V_13[15:0];

assign trunc_ln691_14_fu_2702_p1 = cics_ip_sums_sum_V_14[15:0];

assign trunc_ln691_15_fu_2779_p1 = cics_ip_sums_sum_V_15[15:0];

assign trunc_ln691_16_fu_2863_p1 = cics_ip_sums_sum_V_16[15:0];

assign trunc_ln691_17_fu_2940_p1 = cics_ip_sums_sum_V_17[15:0];

assign trunc_ln691_18_fu_3024_p1 = cics_ip_sums_sum_V_18[15:0];

assign trunc_ln691_19_fu_3101_p1 = cics_ip_sums_sum_V_19[15:0];

assign trunc_ln691_1_fu_1633_p1 = cics_ip_sums_sum_V_1[15:0];

assign trunc_ln691_20_fu_3185_p1 = cics_ip_sums_sum_V_20[15:0];

assign trunc_ln691_21_fu_3262_p1 = cics_ip_sums_sum_V_21[15:0];

assign trunc_ln691_22_fu_3346_p1 = cics_ip_sums_sum_V_22[15:0];

assign trunc_ln691_23_fu_3423_p1 = cics_ip_sums_sum_V_23[15:0];

assign trunc_ln691_24_fu_3507_p1 = cics_ip_sums_sum_V_24[15:0];

assign trunc_ln691_25_fu_3584_p1 = cics_ip_sums_sum_V_25[15:0];

assign trunc_ln691_26_fu_3668_p1 = cics_ip_sums_sum_V_26[15:0];

assign trunc_ln691_27_fu_3745_p1 = cics_ip_sums_sum_V_27[15:0];

assign trunc_ln691_28_fu_3829_p1 = cics_ip_sums_sum_V_28[15:0];

assign trunc_ln691_29_fu_3906_p1 = cics_ip_sums_sum_V_29[15:0];

assign trunc_ln691_2_fu_1726_p1 = cics_ip_sums_sum_V_2[15:0];

assign trunc_ln691_3_fu_1803_p1 = cics_ip_sums_sum_V_3[15:0];

assign trunc_ln691_4_fu_1887_p1 = cics_ip_sums_sum_V_4[15:0];

assign trunc_ln691_5_fu_1964_p1 = cics_ip_sums_sum_V_5[15:0];

assign trunc_ln691_6_fu_2057_p1 = cics_ip_sums_sum_V_6[15:0];

assign trunc_ln691_7_fu_2134_p1 = cics_ip_sums_sum_V_7[15:0];

assign trunc_ln691_8_fu_2218_p1 = cics_ip_sums_sum_V_8[15:0];

assign trunc_ln691_9_fu_2295_p1 = cics_ip_sums_sum_V_9[15:0];

assign trunc_ln691_fu_1556_p1 = cics_ip_sums_sum_V_0[15:0];

assign zext_ln1497_10_fu_2397_p1 = tmp_14_fu_2389_p3;

assign zext_ln1497_11_fu_2474_p1 = tmp_15_fu_2466_p3;

assign zext_ln1497_12_fu_2558_p1 = tmp_16_fu_2550_p3;

assign zext_ln1497_13_fu_2635_p1 = tmp_17_fu_2627_p3;

assign zext_ln1497_14_fu_2720_p1 = tmp_19_fu_2712_p3;

assign zext_ln1497_15_fu_2797_p1 = tmp_20_fu_2789_p3;

assign zext_ln1497_16_fu_2881_p1 = tmp_21_fu_2873_p3;

assign zext_ln1497_17_fu_2958_p1 = tmp_22_fu_2950_p3;

assign zext_ln1497_18_fu_3042_p1 = tmp_23_fu_3034_p3;

assign zext_ln1497_19_fu_3119_p1 = tmp_24_fu_3111_p3;

assign zext_ln1497_1_fu_1651_p1 = tmp_3_fu_1643_p3;

assign zext_ln1497_20_fu_3203_p1 = tmp_25_fu_3195_p3;

assign zext_ln1497_21_fu_3280_p1 = tmp_26_fu_3272_p3;

assign zext_ln1497_22_fu_3364_p1 = tmp_27_fu_3356_p3;

assign zext_ln1497_23_fu_3441_p1 = tmp_28_fu_3433_p3;

assign zext_ln1497_24_fu_3525_p1 = tmp_29_fu_3517_p3;

assign zext_ln1497_25_fu_3602_p1 = tmp_30_fu_3594_p3;

assign zext_ln1497_26_fu_3686_p1 = tmp_31_fu_3678_p3;

assign zext_ln1497_27_fu_3763_p1 = tmp_32_fu_3755_p3;

assign zext_ln1497_28_fu_3847_p1 = tmp_33_fu_3839_p3;

assign zext_ln1497_29_fu_3924_p1 = tmp_34_fu_3916_p3;

assign zext_ln1497_2_fu_1744_p1 = tmp_5_fu_1736_p3;

assign zext_ln1497_3_fu_1821_p1 = tmp_6_fu_1813_p3;

assign zext_ln1497_4_fu_1905_p1 = tmp_7_fu_1897_p3;

assign zext_ln1497_5_fu_1982_p1 = tmp_8_fu_1974_p3;

assign zext_ln1497_6_fu_2075_p1 = tmp_10_fu_2067_p3;

assign zext_ln1497_7_fu_2152_p1 = tmp_11_fu_2144_p3;

assign zext_ln1497_8_fu_2236_p1 = tmp_12_fu_2228_p3;

assign zext_ln1497_9_fu_2313_p1 = tmp_13_fu_2305_p3;

assign zext_ln1497_fu_1574_p1 = tmp_fu_1566_p3;

assign zext_ln559_10_fu_2413_p1 = add_ln213_10_fu_2407_p2;

assign zext_ln559_11_fu_2490_p1 = add_ln213_11_fu_2484_p2;

assign zext_ln559_12_fu_2574_p1 = add_ln213_12_fu_2568_p2;

assign zext_ln559_13_fu_2651_p1 = add_ln213_13_fu_2645_p2;

assign zext_ln559_14_fu_2736_p1 = add_ln213_14_fu_2730_p2;

assign zext_ln559_15_fu_2813_p1 = add_ln213_15_fu_2807_p2;

assign zext_ln559_16_fu_2897_p1 = add_ln213_16_fu_2891_p2;

assign zext_ln559_17_fu_2974_p1 = add_ln213_17_fu_2968_p2;

assign zext_ln559_18_fu_3058_p1 = add_ln213_18_fu_3052_p2;

assign zext_ln559_19_fu_3135_p1 = add_ln213_19_fu_3129_p2;

assign zext_ln559_1_fu_1667_p1 = add_ln213_1_fu_1661_p2;

assign zext_ln559_20_fu_3219_p1 = add_ln213_20_fu_3213_p2;

assign zext_ln559_21_fu_3296_p1 = add_ln213_21_fu_3290_p2;

assign zext_ln559_22_fu_3380_p1 = add_ln213_22_fu_3374_p2;

assign zext_ln559_23_fu_3457_p1 = add_ln213_23_fu_3451_p2;

assign zext_ln559_24_fu_3541_p1 = add_ln213_24_fu_3535_p2;

assign zext_ln559_25_fu_3618_p1 = add_ln213_25_fu_3612_p2;

assign zext_ln559_26_fu_3702_p1 = add_ln213_26_fu_3696_p2;

assign zext_ln559_27_fu_3779_p1 = add_ln213_27_fu_3773_p2;

assign zext_ln559_28_fu_3863_p1 = add_ln213_28_fu_3857_p2;

assign zext_ln559_29_fu_3940_p1 = add_ln213_29_fu_3934_p2;

assign zext_ln559_2_fu_1760_p1 = add_ln213_2_fu_1754_p2;

assign zext_ln559_3_fu_1837_p1 = add_ln213_3_fu_1831_p2;

assign zext_ln559_4_fu_1921_p1 = add_ln213_4_fu_1915_p2;

assign zext_ln559_5_fu_1998_p1 = add_ln213_5_fu_1992_p2;

assign zext_ln559_6_fu_2091_p1 = add_ln213_6_fu_2085_p2;

assign zext_ln559_7_fu_2168_p1 = add_ln213_7_fu_2162_p2;

assign zext_ln559_8_fu_2252_p1 = add_ln213_8_fu_2246_p2;

assign zext_ln559_9_fu_2329_p1 = add_ln213_9_fu_2323_p2;

assign zext_ln559_fu_1590_p1 = add_ln213_fu_1584_p2;

assign zext_ln691_10_fu_2375_p1 = p_Result_10_fu_2360_p3;

assign zext_ln691_11_fu_2452_p1 = p_Result_11_fu_2444_p3;

assign zext_ln691_12_fu_2536_p1 = p_Result_12_fu_2521_p3;

assign zext_ln691_13_fu_2613_p1 = p_Result_13_fu_2605_p3;

assign zext_ln691_14_fu_2698_p1 = p_Result_14_fu_2682_p3;

assign zext_ln691_15_fu_2775_p1 = p_Result_15_fu_2767_p3;

assign zext_ln691_16_fu_2859_p1 = p_Result_16_fu_2844_p3;

assign zext_ln691_17_fu_2936_p1 = p_Result_17_fu_2928_p3;

assign zext_ln691_18_fu_3020_p1 = p_Result_18_fu_3005_p3;

assign zext_ln691_19_fu_3097_p1 = p_Result_19_fu_3089_p3;

assign zext_ln691_1_fu_1629_p1 = p_Result_1_fu_1621_p3;

assign zext_ln691_20_fu_3181_p1 = p_Result_20_fu_3166_p3;

assign zext_ln691_21_fu_3258_p1 = p_Result_21_fu_3250_p3;

assign zext_ln691_22_fu_3342_p1 = p_Result_22_fu_3327_p3;

assign zext_ln691_23_fu_3419_p1 = p_Result_23_fu_3411_p3;

assign zext_ln691_24_fu_3503_p1 = p_Result_24_fu_3488_p3;

assign zext_ln691_25_fu_3580_p1 = p_Result_25_fu_3572_p3;

assign zext_ln691_26_fu_3664_p1 = p_Result_26_fu_3649_p3;

assign zext_ln691_27_fu_3741_p1 = p_Result_27_fu_3733_p3;

assign zext_ln691_28_fu_3825_p1 = p_Result_28_fu_3810_p3;

assign zext_ln691_29_fu_3902_p1 = p_Result_29_fu_3894_p3;

assign zext_ln691_2_fu_1722_p1 = p_Result_2_fu_1698_p3;

assign zext_ln691_3_fu_1799_p1 = p_Result_3_fu_1791_p3;

assign zext_ln691_4_fu_1883_p1 = p_Result_4_fu_1868_p3;

assign zext_ln691_5_fu_1960_p1 = p_Result_5_fu_1952_p3;

assign zext_ln691_6_fu_2053_p1 = p_Result_6_fu_2029_p3;

assign zext_ln691_7_fu_2130_p1 = p_Result_7_fu_2122_p3;

assign zext_ln691_8_fu_2214_p1 = p_Result_8_fu_2199_p3;

assign zext_ln691_9_fu_2291_p1 = p_Result_9_fu_2283_p3;

assign zext_ln691_fu_1552_p1 = p_Result_s_fu_1537_p3;

endmodule //ip_handler_top_ip_handler_compute_ipv4_checksum
