
pocketlabFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005118  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080052b8  080052b8  000152b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005320  08005320  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005320  08005320  00015320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005328  08005328  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005328  08005328  00015328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800532c  0800532c  0001532c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005330  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009e8  20000070  080053a0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a58  080053a0  00020a58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001108e  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002630  00000000  00000000  0003112e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e28  00000000  00000000  00033760  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cf0  00000000  00000000  00034588  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018541  00000000  00000000  00035278  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c38f  00000000  00000000  0004d7b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009242e  00000000  00000000  00059b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ebf76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d60  00000000  00000000  000ebff4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080052a0 	.word	0x080052a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080052a0 	.word	0x080052a0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <sendFormat>:

	//Send buffer
	sendPacket(&nack, 1);
}

void sendFormat(char* format, ...) {
 8000590:	b40f      	push	{r0, r1, r2, r3}
 8000592:	b580      	push	{r7, lr}
 8000594:	b086      	sub	sp, #24
 8000596:	af00      	add	r7, sp, #0
	char message[20];
	va_list args;
	va_start(args, format);
 8000598:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800059c:	603b      	str	r3, [r7, #0]
	vsprintf(message, format, args);
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	683a      	ldr	r2, [r7, #0]
 80005a2:	6a39      	ldr	r1, [r7, #32]
 80005a4:	4618      	mov	r0, r3
 80005a6:	f004 fa8b 	bl	8004ac0 <vsiprintf>

	HAL_UART_Transmit(&huart1, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	4618      	mov	r0, r3
 80005ae:	f7ff fe17 	bl	80001e0 <strlen>
 80005b2:	4603      	mov	r3, r0
 80005b4:	b29a      	uxth	r2, r3
 80005b6:	1d39      	adds	r1, r7, #4
 80005b8:	f04f 33ff 	mov.w	r3, #4294967295
 80005bc:	4804      	ldr	r0, [pc, #16]	; (80005d0 <sendFormat+0x40>)
 80005be:	f003 fa76 	bl	8003aae <HAL_UART_Transmit>
	va_end(args);
}
 80005c2:	bf00      	nop
 80005c4:	3718      	adds	r7, #24
 80005c6:	46bd      	mov	sp, r7
 80005c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005cc:	b004      	add	sp, #16
 80005ce:	4770      	bx	lr
 80005d0:	2000093c 	.word	0x2000093c

080005d4 <debug>:
 */


#include "debugger.h"

void debug(char* format, ...) {
 80005d4:	b40f      	push	{r0, r1, r2, r3}
 80005d6:	b580      	push	{r7, lr}
 80005d8:	b09a      	sub	sp, #104	; 0x68
 80005da:	af00      	add	r7, sp, #0

	//Arguments
	va_list args;

	//Get arguments from format
	va_start(args, format);
 80005dc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80005e0:	603b      	str	r3, [r7, #0]

	//Copy arguments to the message
	vsprintf(message, format, args);
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	683a      	ldr	r2, [r7, #0]
 80005e6:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80005e8:	4618      	mov	r0, r3
 80005ea:	f004 fa69 	bl	8004ac0 <vsiprintf>

	//Send message
	HAL_UART_Transmit(&huart2, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	4618      	mov	r0, r3
 80005f2:	f7ff fdf5 	bl	80001e0 <strlen>
 80005f6:	4603      	mov	r3, r0
 80005f8:	b29a      	uxth	r2, r3
 80005fa:	1d39      	adds	r1, r7, #4
 80005fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000600:	4804      	ldr	r0, [pc, #16]	; (8000614 <debug+0x40>)
 8000602:	f003 fa54 	bl	8003aae <HAL_UART_Transmit>
	va_end(args);
}
 8000606:	bf00      	nop
 8000608:	3768      	adds	r7, #104	; 0x68
 800060a:	46bd      	mov	sp, r7
 800060c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000610:	b004      	add	sp, #16
 8000612:	4770      	bx	lr
 8000614:	200009a8 	.word	0x200009a8

08000618 <processCMD>:

//Oscilloscope plot
uint16_t oscVal_[1000];


void processCMD(char* command_) {
 8000618:	b590      	push	{r4, r7, lr}
 800061a:	ed2d 8b02 	vpush	{d8}
 800061e:	b08b      	sub	sp, #44	; 0x2c
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
	//Command buffer's first character.
	char header_ = command_[0];
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	73fb      	strb	r3, [r7, #15]

	//Number of digits after decimal
	int decimals = 0;
 800062a:	2300      	movs	r3, #0
 800062c:	627b      	str	r3, [r7, #36]	; 0x24

	//Is there decimal in the command
	bool decimalFlag = false;
 800062e:	2300      	movs	r3, #0
 8000630:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	//General use iterator
	int iter = 0;
 8000634:	2300      	movs	r3, #0
 8000636:	61fb      	str	r3, [r7, #28]

	//PWM pointer
	int pwmSource = 0;
 8000638:	2300      	movs	r3, #0
 800063a:	60bb      	str	r3, [r7, #8]

	switch(header_) {
 800063c:	7bfb      	ldrb	r3, [r7, #15]
 800063e:	3b47      	subs	r3, #71	; 0x47
 8000640:	2b10      	cmp	r3, #16
 8000642:	f200 82d7 	bhi.w	8000bf4 <processCMD+0x5dc>
 8000646:	a201      	add	r2, pc, #4	; (adr r2, 800064c <processCMD+0x34>)
 8000648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800064c:	08000b5b 	.word	0x08000b5b
 8000650:	08000bf5 	.word	0x08000bf5
 8000654:	08000bf5 	.word	0x08000bf5
 8000658:	08000bf5 	.word	0x08000bf5
 800065c:	08000bf5 	.word	0x08000bf5
 8000660:	08000bf5 	.word	0x08000bf5
 8000664:	08000691 	.word	0x08000691
 8000668:	08000bf5 	.word	0x08000bf5
 800066c:	08000945 	.word	0x08000945
 8000670:	0800086b 	.word	0x0800086b
 8000674:	08000bf5 	.word	0x08000bf5
 8000678:	08000bf5 	.word	0x08000bf5
 800067c:	08000bf5 	.word	0x08000bf5
 8000680:	08000bf5 	.word	0x08000bf5
 8000684:	08000bf5 	.word	0x08000bf5
 8000688:	08000bf5 	.word	0x08000bf5
 800068c:	080006d1 	.word	0x080006d1
	//Multimeter command
	case MULTIMETER:
		//Store source
		multimeter_.source_ = parseInt(command_[1]);
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	3301      	adds	r3, #1
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	4618      	mov	r0, r3
 8000698:	f000 fb6a 	bl	8000d70 <parseInt>
 800069c:	4603      	mov	r3, r0
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	4bb1      	ldr	r3, [pc, #708]	; (8000968 <processCMD+0x350>)
 80006a2:	705a      	strb	r2, [r3, #1]

		//Store state
		if(command_[2] == STATE_HIGH) {
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	3302      	adds	r3, #2
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b48      	cmp	r3, #72	; 0x48
 80006ac:	d103      	bne.n	80006b6 <processCMD+0x9e>
		  multimeter_.state_ = STATE_ON;
 80006ae:	4bae      	ldr	r3, [pc, #696]	; (8000968 <processCMD+0x350>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	701a      	strb	r2, [r3, #0]
		  multimeter_.state_ = STATE_OFF;
		} else {
		  debug("Bad command\n\r");
		}

		break;
 80006b4:	e2a1      	b.n	8000bfa <processCMD+0x5e2>
		} else if(command_[2] == STATE_LOW) {
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	3302      	adds	r3, #2
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	2b4c      	cmp	r3, #76	; 0x4c
 80006be:	d103      	bne.n	80006c8 <processCMD+0xb0>
		  multimeter_.state_ = STATE_OFF;
 80006c0:	4ba9      	ldr	r3, [pc, #676]	; (8000968 <processCMD+0x350>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	701a      	strb	r2, [r3, #0]
		break;
 80006c6:	e298      	b.n	8000bfa <processCMD+0x5e2>
		  debug("Bad command\n\r");
 80006c8:	48a8      	ldr	r0, [pc, #672]	; (800096c <processCMD+0x354>)
 80006ca:	f7ff ff83 	bl	80005d4 <debug>
		break;
 80006ce:	e294      	b.n	8000bfa <processCMD+0x5e2>

	//Wave generator command
	case WAVE_GENERATOR:
		//Store source
		waveGenerator_.source_ = parseInt(command_[1]);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	3301      	adds	r3, #1
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	4618      	mov	r0, r3
 80006d8:	f000 fb4a 	bl	8000d70 <parseInt>
 80006dc:	4603      	mov	r3, r0
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	4ba3      	ldr	r3, [pc, #652]	; (8000970 <processCMD+0x358>)
 80006e2:	701a      	strb	r2, [r3, #0]

		//Store state
		if(command_[2] == STATE_HIGH) {
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3302      	adds	r3, #2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	2b48      	cmp	r3, #72	; 0x48
 80006ec:	f040 80a6 	bne.w	800083c <processCMD+0x224>
			waveGenerator_.state = STATE_ON;
 80006f0:	4b9f      	ldr	r3, [pc, #636]	; (8000970 <processCMD+0x358>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	705a      	strb	r2, [r3, #1]

			//Store wave type
			switch(command_[3]) {
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	3303      	adds	r3, #3
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b32      	cmp	r3, #50	; 0x32
 80006fe:	d008      	beq.n	8000712 <processCMD+0xfa>
 8000700:	2b33      	cmp	r3, #51	; 0x33
 8000702:	d00a      	beq.n	800071a <processCMD+0x102>
 8000704:	2b31      	cmp	r3, #49	; 0x31
 8000706:	d000      	beq.n	800070a <processCMD+0xf2>
					break;
				case '3':
					waveGenerator_.wave_ = TRIANG;
					break;
				default:
					break;
 8000708:	e00b      	b.n	8000722 <processCMD+0x10a>
					waveGenerator_.wave_ = SINE;
 800070a:	4b99      	ldr	r3, [pc, #612]	; (8000970 <processCMD+0x358>)
 800070c:	2201      	movs	r2, #1
 800070e:	709a      	strb	r2, [r3, #2]
					break;
 8000710:	e007      	b.n	8000722 <processCMD+0x10a>
					waveGenerator_.wave_ = SQUARE;
 8000712:	4b97      	ldr	r3, [pc, #604]	; (8000970 <processCMD+0x358>)
 8000714:	2202      	movs	r2, #2
 8000716:	709a      	strb	r2, [r3, #2]
					break;
 8000718:	e003      	b.n	8000722 <processCMD+0x10a>
					waveGenerator_.wave_ = TRIANG;
 800071a:	4b95      	ldr	r3, [pc, #596]	; (8000970 <processCMD+0x358>)
 800071c:	2203      	movs	r2, #3
 800071e:	709a      	strb	r2, [r3, #2]
					break;
 8000720:	bf00      	nop
				}

			//Parse and store wave phase as integer
			for(iter = 4; command_[iter] != 'A'; iter++) {
 8000722:	2304      	movs	r3, #4
 8000724:	61fb      	str	r3, [r7, #28]
 8000726:	e028      	b.n	800077a <processCMD+0x162>
				if(command_[iter] != '.') {
 8000728:	69fb      	ldr	r3, [r7, #28]
 800072a:	687a      	ldr	r2, [r7, #4]
 800072c:	4413      	add	r3, r2
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	2b2e      	cmp	r3, #46	; 0x2e
 8000732:	d01c      	beq.n	800076e <processCMD+0x156>
					if(decimalFlag) decimals++;
 8000734:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000738:	2b00      	cmp	r3, #0
 800073a:	d002      	beq.n	8000742 <processCMD+0x12a>
 800073c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073e:	3301      	adds	r3, #1
 8000740:	627b      	str	r3, [r7, #36]	; 0x24
					waveGenerator_.period_ = (waveGenerator_.period_* 10) + parseFloat(command_[iter]);
 8000742:	4b8b      	ldr	r3, [pc, #556]	; (8000970 <processCMD+0x358>)
 8000744:	edd3 7a02 	vldr	s15, [r3, #8]
 8000748:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800074c:	ee27 8a87 	vmul.f32	s16, s15, s14
 8000750:	69fb      	ldr	r3, [r7, #28]
 8000752:	687a      	ldr	r2, [r7, #4]
 8000754:	4413      	add	r3, r2
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	4618      	mov	r0, r3
 800075a:	f000 faf7 	bl	8000d4c <parseFloat>
 800075e:	eef0 7a40 	vmov.f32	s15, s0
 8000762:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000766:	4b82      	ldr	r3, [pc, #520]	; (8000970 <processCMD+0x358>)
 8000768:	edc3 7a02 	vstr	s15, [r3, #8]
 800076c:	e002      	b.n	8000774 <processCMD+0x15c>
				} else {
					decimalFlag = true;
 800076e:	2301      	movs	r3, #1
 8000770:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			for(iter = 4; command_[iter] != 'A'; iter++) {
 8000774:	69fb      	ldr	r3, [r7, #28]
 8000776:	3301      	adds	r3, #1
 8000778:	61fb      	str	r3, [r7, #28]
 800077a:	69fb      	ldr	r3, [r7, #28]
 800077c:	687a      	ldr	r2, [r7, #4]
 800077e:	4413      	add	r3, r2
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b41      	cmp	r3, #65	; 0x41
 8000784:	d1d0      	bne.n	8000728 <processCMD+0x110>
				}
			}

			//Convert integer to float
			while(decimals > 0) {
 8000786:	e00c      	b.n	80007a2 <processCMD+0x18a>
				waveGenerator_.period_ = waveGenerator_.period_ / 10;
 8000788:	4b79      	ldr	r3, [pc, #484]	; (8000970 <processCMD+0x358>)
 800078a:	ed93 7a02 	vldr	s14, [r3, #8]
 800078e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000792:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000796:	4b76      	ldr	r3, [pc, #472]	; (8000970 <processCMD+0x358>)
 8000798:	edc3 7a02 	vstr	s15, [r3, #8]
				decimals--;
 800079c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800079e:	3b01      	subs	r3, #1
 80007a0:	627b      	str	r3, [r7, #36]	; 0x24
			while(decimals > 0) {
 80007a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	dcef      	bgt.n	8000788 <processCMD+0x170>
			}

			//Reset vars
			decimals = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	627b      	str	r3, [r7, #36]	; 0x24
			decimalFlag = false;
 80007ac:	2300      	movs	r3, #0
 80007ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			iter++;
 80007b2:	69fb      	ldr	r3, [r7, #28]
 80007b4:	3301      	adds	r3, #1
 80007b6:	61fb      	str	r3, [r7, #28]

			//Parse and store wave amplitude as integer
			while(command_[iter] != '-') {
 80007b8:	e028      	b.n	800080c <processCMD+0x1f4>
				if(command_[iter] != '.') {
 80007ba:	69fb      	ldr	r3, [r7, #28]
 80007bc:	687a      	ldr	r2, [r7, #4]
 80007be:	4413      	add	r3, r2
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	2b2e      	cmp	r3, #46	; 0x2e
 80007c4:	d01c      	beq.n	8000800 <processCMD+0x1e8>
					if(decimalFlag) decimals++;
 80007c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d002      	beq.n	80007d4 <processCMD+0x1bc>
 80007ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007d0:	3301      	adds	r3, #1
 80007d2:	627b      	str	r3, [r7, #36]	; 0x24
					waveGenerator_.amplitude_ = (waveGenerator_.amplitude_ * 10) + parseFloat(command_[iter]);
 80007d4:	4b66      	ldr	r3, [pc, #408]	; (8000970 <processCMD+0x358>)
 80007d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80007da:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80007de:	ee27 8a87 	vmul.f32	s16, s15, s14
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	687a      	ldr	r2, [r7, #4]
 80007e6:	4413      	add	r3, r2
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 faae 	bl	8000d4c <parseFloat>
 80007f0:	eef0 7a40 	vmov.f32	s15, s0
 80007f4:	ee78 7a27 	vadd.f32	s15, s16, s15
 80007f8:	4b5d      	ldr	r3, [pc, #372]	; (8000970 <processCMD+0x358>)
 80007fa:	edc3 7a01 	vstr	s15, [r3, #4]
 80007fe:	e002      	b.n	8000806 <processCMD+0x1ee>
				} else {
					decimalFlag = true;
 8000800:	2301      	movs	r3, #1
 8000802:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				}
				iter++;
 8000806:	69fb      	ldr	r3, [r7, #28]
 8000808:	3301      	adds	r3, #1
 800080a:	61fb      	str	r3, [r7, #28]
			while(command_[iter] != '-') {
 800080c:	69fb      	ldr	r3, [r7, #28]
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	4413      	add	r3, r2
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	2b2d      	cmp	r3, #45	; 0x2d
 8000816:	d1d0      	bne.n	80007ba <processCMD+0x1a2>
			}

			//Convert integer to float
			while(decimals > 0) {
 8000818:	e00c      	b.n	8000834 <processCMD+0x21c>
				waveGenerator_.amplitude_ = waveGenerator_.amplitude_ / 10;
 800081a:	4b55      	ldr	r3, [pc, #340]	; (8000970 <processCMD+0x358>)
 800081c:	ed93 7a01 	vldr	s14, [r3, #4]
 8000820:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000824:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000828:	4b51      	ldr	r3, [pc, #324]	; (8000970 <processCMD+0x358>)
 800082a:	edc3 7a01 	vstr	s15, [r3, #4]
				decimals--;
 800082e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000830:	3b01      	subs	r3, #1
 8000832:	627b      	str	r3, [r7, #36]	; 0x24
			while(decimals > 0) {
 8000834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000836:	2b00      	cmp	r3, #0
 8000838:	dcef      	bgt.n	800081a <processCMD+0x202>
 800083a:	e00e      	b.n	800085a <processCMD+0x242>
			}
		} else if(command_[2] == STATE_LOW) {
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3302      	adds	r3, #2
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b4c      	cmp	r3, #76	; 0x4c
 8000844:	d106      	bne.n	8000854 <processCMD+0x23c>
			//Store state
			waveGenerator_.state = STATE_OFF;
 8000846:	4b4a      	ldr	r3, [pc, #296]	; (8000970 <processCMD+0x358>)
 8000848:	2200      	movs	r2, #0
 800084a:	705a      	strb	r2, [r3, #1]
			resetParams(WAVE_GENERATOR);
 800084c:	2057      	movs	r0, #87	; 0x57
 800084e:	f000 fa9d 	bl	8000d8c <resetParams>
 8000852:	e002      	b.n	800085a <processCMD+0x242>
		} else {
			debug("Bad command\n\r");
 8000854:	4845      	ldr	r0, [pc, #276]	; (800096c <processCMD+0x354>)
 8000856:	f7ff febd 	bl	80005d4 <debug>
		}

		//Reset vars
		decimals = 0;
 800085a:	2300      	movs	r3, #0
 800085c:	627b      	str	r3, [r7, #36]	; 0x24
		decimalFlag = false;
 800085e:	2300      	movs	r3, #0
 8000860:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		iter = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	61fb      	str	r3, [r7, #28]

		break;
 8000868:	e1c7      	b.n	8000bfa <processCMD+0x5e2>

	//Power source command
	case POWER_SOURCE:
		//Store source
		powerSource_.source_ = parseInt(command_[1]);
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	3301      	adds	r3, #1
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	4618      	mov	r0, r3
 8000872:	f000 fa7d 	bl	8000d70 <parseInt>
 8000876:	4603      	mov	r3, r0
 8000878:	b2da      	uxtb	r2, r3
 800087a:	4b3e      	ldr	r3, [pc, #248]	; (8000974 <processCMD+0x35c>)
 800087c:	701a      	strb	r2, [r3, #0]

		//Store state
		if(command_[2] == STATE_HIGH) {
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	3302      	adds	r3, #2
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b48      	cmp	r3, #72	; 0x48
 8000886:	d146      	bne.n	8000916 <processCMD+0x2fe>
			powerSource_.state_ = STATE_ON;
 8000888:	4b3a      	ldr	r3, [pc, #232]	; (8000974 <processCMD+0x35c>)
 800088a:	2201      	movs	r2, #1
 800088c:	705a      	strb	r2, [r3, #1]

			//Store amplitude as integer
			for(iter = 3; command_[iter] != '-'; iter++) {
 800088e:	2303      	movs	r3, #3
 8000890:	61fb      	str	r3, [r7, #28]
 8000892:	e028      	b.n	80008e6 <processCMD+0x2ce>
				if(command_[iter] != '.') {
 8000894:	69fb      	ldr	r3, [r7, #28]
 8000896:	687a      	ldr	r2, [r7, #4]
 8000898:	4413      	add	r3, r2
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b2e      	cmp	r3, #46	; 0x2e
 800089e:	d01c      	beq.n	80008da <processCMD+0x2c2>
					if(decimalFlag) decimals++;
 80008a0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d002      	beq.n	80008ae <processCMD+0x296>
 80008a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008aa:	3301      	adds	r3, #1
 80008ac:	627b      	str	r3, [r7, #36]	; 0x24
					powerSource_.value_ = (powerSource_.value_ * 10) + parseFloat(command_[iter]);
 80008ae:	4b31      	ldr	r3, [pc, #196]	; (8000974 <processCMD+0x35c>)
 80008b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80008b4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80008b8:	ee27 8a87 	vmul.f32	s16, s15, s14
 80008bc:	69fb      	ldr	r3, [r7, #28]
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	4413      	add	r3, r2
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f000 fa41 	bl	8000d4c <parseFloat>
 80008ca:	eef0 7a40 	vmov.f32	s15, s0
 80008ce:	ee78 7a27 	vadd.f32	s15, s16, s15
 80008d2:	4b28      	ldr	r3, [pc, #160]	; (8000974 <processCMD+0x35c>)
 80008d4:	edc3 7a01 	vstr	s15, [r3, #4]
 80008d8:	e002      	b.n	80008e0 <processCMD+0x2c8>
				} else {
					decimalFlag = true;
 80008da:	2301      	movs	r3, #1
 80008dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			for(iter = 3; command_[iter] != '-'; iter++) {
 80008e0:	69fb      	ldr	r3, [r7, #28]
 80008e2:	3301      	adds	r3, #1
 80008e4:	61fb      	str	r3, [r7, #28]
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	687a      	ldr	r2, [r7, #4]
 80008ea:	4413      	add	r3, r2
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	2b2d      	cmp	r3, #45	; 0x2d
 80008f0:	d1d0      	bne.n	8000894 <processCMD+0x27c>
				}
			}

			//Convert integer to float
			while(decimals > 0) {
 80008f2:	e00c      	b.n	800090e <processCMD+0x2f6>
				powerSource_.value_ = powerSource_.value_ / 10;
 80008f4:	4b1f      	ldr	r3, [pc, #124]	; (8000974 <processCMD+0x35c>)
 80008f6:	ed93 7a01 	vldr	s14, [r3, #4]
 80008fa:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80008fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000902:	4b1c      	ldr	r3, [pc, #112]	; (8000974 <processCMD+0x35c>)
 8000904:	edc3 7a01 	vstr	s15, [r3, #4]
				decimals--;
 8000908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800090a:	3b01      	subs	r3, #1
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
			while(decimals > 0) {
 800090e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000910:	2b00      	cmp	r3, #0
 8000912:	dcef      	bgt.n	80008f4 <processCMD+0x2dc>
 8000914:	e00e      	b.n	8000934 <processCMD+0x31c>
			}
		} else if(command_[2] == STATE_LOW) {
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	3302      	adds	r3, #2
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2b4c      	cmp	r3, #76	; 0x4c
 800091e:	d106      	bne.n	800092e <processCMD+0x316>
			//Store state and reset params
			powerSource_.state_ = STATE_OFF;
 8000920:	4b14      	ldr	r3, [pc, #80]	; (8000974 <processCMD+0x35c>)
 8000922:	2200      	movs	r2, #0
 8000924:	705a      	strb	r2, [r3, #1]
			resetParams(POWER_SOURCE);
 8000926:	2050      	movs	r0, #80	; 0x50
 8000928:	f000 fa30 	bl	8000d8c <resetParams>
 800092c:	e002      	b.n	8000934 <processCMD+0x31c>
		} else {
			debug("Bad command\n\r");
 800092e:	480f      	ldr	r0, [pc, #60]	; (800096c <processCMD+0x354>)
 8000930:	f7ff fe50 	bl	80005d4 <debug>
		}

		//Reset vars
		decimals = 0;
 8000934:	2300      	movs	r3, #0
 8000936:	627b      	str	r3, [r7, #36]	; 0x24
		decimalFlag = false;
 8000938:	2300      	movs	r3, #0
 800093a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		iter = 0;
 800093e:	2300      	movs	r3, #0
 8000940:	61fb      	str	r3, [r7, #28]

		break;
 8000942:	e15a      	b.n	8000bfa <processCMD+0x5e2>

	//Oscilloscope command
	case OSCILLOSCOPE:
		//Store channel
		if(command_[1] == '1') {
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	3301      	adds	r3, #1
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b31      	cmp	r3, #49	; 0x31
 800094c:	f040 8085 	bne.w	8000a5a <processCMD+0x442>
			if(command_[2] == STATE_HIGH) {
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3302      	adds	r3, #2
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	2b48      	cmp	r3, #72	; 0x48
 8000958:	d167      	bne.n	8000a2a <processCMD+0x412>
				//Store state
				oscilloscopeCh1_.state_ = STATE_ON;
 800095a:	4b07      	ldr	r3, [pc, #28]	; (8000978 <processCMD+0x360>)
 800095c:	2201      	movs	r2, #1
 800095e:	701a      	strb	r2, [r3, #0]

				//Store period as integer
				for(int iter = 3; command_[iter] != 'U'; iter++) {
 8000960:	2303      	movs	r3, #3
 8000962:	61bb      	str	r3, [r7, #24]
 8000964:	e033      	b.n	80009ce <processCMD+0x3b6>
 8000966:	bf00      	nop
 8000968:	20000988 	.word	0x20000988
 800096c:	080052b8 	.word	0x080052b8
 8000970:	2000098c 	.word	0x2000098c
 8000974:	2000099c 	.word	0x2000099c
 8000978:	2000097c 	.word	0x2000097c
					if(command_[iter] != '.') {
 800097c:	69bb      	ldr	r3, [r7, #24]
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	4413      	add	r3, r2
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b2e      	cmp	r3, #46	; 0x2e
 8000986:	d01c      	beq.n	80009c2 <processCMD+0x3aa>
						if(decimalFlag) decimals++;
 8000988:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800098c:	2b00      	cmp	r3, #0
 800098e:	d002      	beq.n	8000996 <processCMD+0x37e>
 8000990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000992:	3301      	adds	r3, #1
 8000994:	627b      	str	r3, [r7, #36]	; 0x24
						oscilloscopeCh1_.period_ = (oscilloscopeCh1_.period_ * 10) + parseFloat(command_[iter]);
 8000996:	4b9c      	ldr	r3, [pc, #624]	; (8000c08 <processCMD+0x5f0>)
 8000998:	edd3 7a01 	vldr	s15, [r3, #4]
 800099c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80009a0:	ee27 8a87 	vmul.f32	s16, s15, s14
 80009a4:	69bb      	ldr	r3, [r7, #24]
 80009a6:	687a      	ldr	r2, [r7, #4]
 80009a8:	4413      	add	r3, r2
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	4618      	mov	r0, r3
 80009ae:	f000 f9cd 	bl	8000d4c <parseFloat>
 80009b2:	eef0 7a40 	vmov.f32	s15, s0
 80009b6:	ee78 7a27 	vadd.f32	s15, s16, s15
 80009ba:	4b93      	ldr	r3, [pc, #588]	; (8000c08 <processCMD+0x5f0>)
 80009bc:	edc3 7a01 	vstr	s15, [r3, #4]
 80009c0:	e002      	b.n	80009c8 <processCMD+0x3b0>
					} else {
						decimalFlag = true;
 80009c2:	2301      	movs	r3, #1
 80009c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				for(int iter = 3; command_[iter] != 'U'; iter++) {
 80009c8:	69bb      	ldr	r3, [r7, #24]
 80009ca:	3301      	adds	r3, #1
 80009cc:	61bb      	str	r3, [r7, #24]
 80009ce:	69bb      	ldr	r3, [r7, #24]
 80009d0:	687a      	ldr	r2, [r7, #4]
 80009d2:	4413      	add	r3, r2
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b55      	cmp	r3, #85	; 0x55
 80009d8:	d1d0      	bne.n	800097c <processCMD+0x364>
					}
				}

				//Convert to float
				while(decimals > 0) {
 80009da:	e00c      	b.n	80009f6 <processCMD+0x3de>
					oscilloscopeCh1_.period_ = oscilloscopeCh1_.period_ / 10;
 80009dc:	4b8a      	ldr	r3, [pc, #552]	; (8000c08 <processCMD+0x5f0>)
 80009de:	ed93 7a01 	vldr	s14, [r3, #4]
 80009e2:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80009e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009ea:	4b87      	ldr	r3, [pc, #540]	; (8000c08 <processCMD+0x5f0>)
 80009ec:	edc3 7a01 	vstr	s15, [r3, #4]
					decimals--;
 80009f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f2:	3b01      	subs	r3, #1
 80009f4:	627b      	str	r3, [r7, #36]	; 0x24
				while(decimals > 0) {
 80009f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	dcef      	bgt.n	80009dc <processCMD+0x3c4>
				}

				//Store period unit
				switch(command_[iter]) {
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	4413      	add	r3, r2
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b32      	cmp	r3, #50	; 0x32
 8000a06:	d008      	beq.n	8000a1a <processCMD+0x402>
 8000a08:	2b33      	cmp	r3, #51	; 0x33
 8000a0a:	d00a      	beq.n	8000a22 <processCMD+0x40a>
 8000a0c:	2b31      	cmp	r3, #49	; 0x31
 8000a0e:	d000      	beq.n	8000a12 <processCMD+0x3fa>
					break;
				case '3':
					oscilloscopeCh1_.unit_ = SECOND;
					break;
				default:
					break;
 8000a10:	e01a      	b.n	8000a48 <processCMD+0x430>
					oscilloscopeCh1_.unit_ = MICRO;
 8000a12:	4b7d      	ldr	r3, [pc, #500]	; (8000c08 <processCMD+0x5f0>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	721a      	strb	r2, [r3, #8]
					break;
 8000a18:	e016      	b.n	8000a48 <processCMD+0x430>
					oscilloscopeCh1_.unit_ = MILLI;
 8000a1a:	4b7b      	ldr	r3, [pc, #492]	; (8000c08 <processCMD+0x5f0>)
 8000a1c:	2202      	movs	r2, #2
 8000a1e:	721a      	strb	r2, [r3, #8]
					break;
 8000a20:	e012      	b.n	8000a48 <processCMD+0x430>
					oscilloscopeCh1_.unit_ = SECOND;
 8000a22:	4b79      	ldr	r3, [pc, #484]	; (8000c08 <processCMD+0x5f0>)
 8000a24:	2203      	movs	r2, #3
 8000a26:	721a      	strb	r2, [r3, #8]
					break;
 8000a28:	e00e      	b.n	8000a48 <processCMD+0x430>
				}
			} else if(command_[2] == STATE_LOW) {
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	3302      	adds	r3, #2
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b4c      	cmp	r3, #76	; 0x4c
 8000a32:	d109      	bne.n	8000a48 <processCMD+0x430>
				//Store state
				oscilloscopeCh1_.state_ = STATE_OFF;
 8000a34:	4b74      	ldr	r3, [pc, #464]	; (8000c08 <processCMD+0x5f0>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	701a      	strb	r2, [r3, #0]

				//Reset params
				oscilloscopeCh1_.period_ = 0;
 8000a3a:	4b73      	ldr	r3, [pc, #460]	; (8000c08 <processCMD+0x5f0>)
 8000a3c:	f04f 0200 	mov.w	r2, #0
 8000a40:	605a      	str	r2, [r3, #4]
				oscilloscopeCh1_.unit_ = MICRO;
 8000a42:	4b71      	ldr	r3, [pc, #452]	; (8000c08 <processCMD+0x5f0>)
 8000a44:	2201      	movs	r2, #1
 8000a46:	721a      	strb	r2, [r3, #8]
			}

			//Reset vars
			iter++;
 8000a48:	69fb      	ldr	r3, [r7, #28]
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	61fb      	str	r3, [r7, #28]
			decimals = 0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24
			decimalFlag = false;
 8000a52:	2300      	movs	r3, #0
 8000a54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			iter++;
			decimals = 0;
			decimalFlag = false;
		}

		break;
 8000a58:	e0ce      	b.n	8000bf8 <processCMD+0x5e0>
		} else if(command_[1] == '2') {
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	2b32      	cmp	r3, #50	; 0x32
 8000a62:	f040 80c9 	bne.w	8000bf8 <processCMD+0x5e0>
			if(command_[2] == STATE_HIGH) {
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	3302      	adds	r3, #2
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	2b48      	cmp	r3, #72	; 0x48
 8000a6e:	d15c      	bne.n	8000b2a <processCMD+0x512>
				oscilloscopeCh2_.state_ = STATE_ON;
 8000a70:	4b66      	ldr	r3, [pc, #408]	; (8000c0c <processCMD+0x5f4>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	701a      	strb	r2, [r3, #0]
				for(int iter = 3; command_[iter] != 'U'; iter++) {
 8000a76:	2303      	movs	r3, #3
 8000a78:	617b      	str	r3, [r7, #20]
 8000a7a:	e028      	b.n	8000ace <processCMD+0x4b6>
					if(command_[iter] != '.') {
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	687a      	ldr	r2, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b2e      	cmp	r3, #46	; 0x2e
 8000a86:	d01c      	beq.n	8000ac2 <processCMD+0x4aa>
						if(decimalFlag) decimals++;
 8000a88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d002      	beq.n	8000a96 <processCMD+0x47e>
 8000a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a92:	3301      	adds	r3, #1
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24
						oscilloscopeCh2_.period_ = (oscilloscopeCh2_.period_ * 10) + parseFloat(command_[iter]);
 8000a96:	4b5d      	ldr	r3, [pc, #372]	; (8000c0c <processCMD+0x5f4>)
 8000a98:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a9c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000aa0:	ee27 8a87 	vmul.f32	s16, s15, s14
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	4618      	mov	r0, r3
 8000aae:	f000 f94d 	bl	8000d4c <parseFloat>
 8000ab2:	eef0 7a40 	vmov.f32	s15, s0
 8000ab6:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000aba:	4b54      	ldr	r3, [pc, #336]	; (8000c0c <processCMD+0x5f4>)
 8000abc:	edc3 7a01 	vstr	s15, [r3, #4]
 8000ac0:	e002      	b.n	8000ac8 <processCMD+0x4b0>
						decimalFlag = true;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				for(int iter = 3; command_[iter] != 'U'; iter++) {
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	3301      	adds	r3, #1
 8000acc:	617b      	str	r3, [r7, #20]
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	687a      	ldr	r2, [r7, #4]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b55      	cmp	r3, #85	; 0x55
 8000ad8:	d1d0      	bne.n	8000a7c <processCMD+0x464>
				while(decimals > 0) {
 8000ada:	e00c      	b.n	8000af6 <processCMD+0x4de>
					oscilloscopeCh2_.period_ = oscilloscopeCh2_.period_ / 10;
 8000adc:	4b4b      	ldr	r3, [pc, #300]	; (8000c0c <processCMD+0x5f4>)
 8000ade:	ed93 7a01 	vldr	s14, [r3, #4]
 8000ae2:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000ae6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000aea:	4b48      	ldr	r3, [pc, #288]	; (8000c0c <processCMD+0x5f4>)
 8000aec:	edc3 7a01 	vstr	s15, [r3, #4]
					decimals--;
 8000af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af2:	3b01      	subs	r3, #1
 8000af4:	627b      	str	r3, [r7, #36]	; 0x24
				while(decimals > 0) {
 8000af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	dcef      	bgt.n	8000adc <processCMD+0x4c4>
				switch(command_[iter]) {
 8000afc:	69fb      	ldr	r3, [r7, #28]
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	4413      	add	r3, r2
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	2b32      	cmp	r3, #50	; 0x32
 8000b06:	d008      	beq.n	8000b1a <processCMD+0x502>
 8000b08:	2b33      	cmp	r3, #51	; 0x33
 8000b0a:	d00a      	beq.n	8000b22 <processCMD+0x50a>
 8000b0c:	2b31      	cmp	r3, #49	; 0x31
 8000b0e:	d000      	beq.n	8000b12 <processCMD+0x4fa>
					break;
 8000b10:	e01a      	b.n	8000b48 <processCMD+0x530>
					oscilloscopeCh2_.unit_ = MICRO;
 8000b12:	4b3e      	ldr	r3, [pc, #248]	; (8000c0c <processCMD+0x5f4>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	721a      	strb	r2, [r3, #8]
					break;
 8000b18:	e016      	b.n	8000b48 <processCMD+0x530>
					oscilloscopeCh2_.unit_ = MILLI;
 8000b1a:	4b3c      	ldr	r3, [pc, #240]	; (8000c0c <processCMD+0x5f4>)
 8000b1c:	2202      	movs	r2, #2
 8000b1e:	721a      	strb	r2, [r3, #8]
					break;
 8000b20:	e012      	b.n	8000b48 <processCMD+0x530>
					oscilloscopeCh2_.unit_ = SECOND;
 8000b22:	4b3a      	ldr	r3, [pc, #232]	; (8000c0c <processCMD+0x5f4>)
 8000b24:	2203      	movs	r2, #3
 8000b26:	721a      	strb	r2, [r3, #8]
					break;
 8000b28:	e00e      	b.n	8000b48 <processCMD+0x530>
			} else if(command_[2] == STATE_LOW) {
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	3302      	adds	r3, #2
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b4c      	cmp	r3, #76	; 0x4c
 8000b32:	d109      	bne.n	8000b48 <processCMD+0x530>
				oscilloscopeCh2_.state_ = STATE_OFF;
 8000b34:	4b35      	ldr	r3, [pc, #212]	; (8000c0c <processCMD+0x5f4>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
				oscilloscopeCh2_.period_ = 0;
 8000b3a:	4b34      	ldr	r3, [pc, #208]	; (8000c0c <processCMD+0x5f4>)
 8000b3c:	f04f 0200 	mov.w	r2, #0
 8000b40:	605a      	str	r2, [r3, #4]
				oscilloscopeCh2_.unit_ = MICRO;
 8000b42:	4b32      	ldr	r3, [pc, #200]	; (8000c0c <processCMD+0x5f4>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	721a      	strb	r2, [r3, #8]
			iter++;
 8000b48:	69fb      	ldr	r3, [r7, #28]
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	61fb      	str	r3, [r7, #28]
			decimals = 0;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	627b      	str	r3, [r7, #36]	; 0x24
			decimalFlag = false;
 8000b52:	2300      	movs	r3, #0
 8000b54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		break;
 8000b58:	e04e      	b.n	8000bf8 <processCMD+0x5e0>

	//PWM generator command
	case PWM_GENERATOR:
		//Set source
		pwmSource = parseInt(command_[1]) - 1;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	4618      	mov	r0, r3
 8000b62:	f000 f905 	bl	8000d70 <parseInt>
 8000b66:	4603      	mov	r3, r0
 8000b68:	3b01      	subs	r3, #1
 8000b6a:	60bb      	str	r3, [r7, #8]

		//Set state
		if(command_[2] == STATE_HIGH) {
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	3302      	adds	r3, #2
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	2b48      	cmp	r3, #72	; 0x48
 8000b74:	d129      	bne.n	8000bca <processCMD+0x5b2>
			pwmGenerator_[pwmSource].state_ = STATE_ON;
 8000b76:	4a26      	ldr	r2, [pc, #152]	; (8000c10 <processCMD+0x5f8>)
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]

			//Parse duty cycle
			for(int iter = 4; command_[iter] != '-'; iter++) {
 8000b80:	2304      	movs	r3, #4
 8000b82:	613b      	str	r3, [r7, #16]
 8000b84:	e01a      	b.n	8000bbc <processCMD+0x5a4>
				pwmGenerator_[pwmSource].dutyCycle_ = (pwmGenerator_[pwmSource].dutyCycle_ * 10)
 8000b86:	4a22      	ldr	r2, [pc, #136]	; (8000c10 <processCMD+0x5f8>)
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	00db      	lsls	r3, r3, #3
 8000b8c:	4413      	add	r3, r2
 8000b8e:	685a      	ldr	r2, [r3, #4]
 8000b90:	4613      	mov	r3, r2
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	4413      	add	r3, r2
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	461c      	mov	r4, r3
														+ parseInt(command_[iter]);
 8000b9a:	693b      	ldr	r3, [r7, #16]
 8000b9c:	687a      	ldr	r2, [r7, #4]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f000 f8e4 	bl	8000d70 <parseInt>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	18e2      	adds	r2, r4, r3
				pwmGenerator_[pwmSource].dutyCycle_ = (pwmGenerator_[pwmSource].dutyCycle_ * 10)
 8000bac:	4918      	ldr	r1, [pc, #96]	; (8000c10 <processCMD+0x5f8>)
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	00db      	lsls	r3, r3, #3
 8000bb2:	440b      	add	r3, r1
 8000bb4:	605a      	str	r2, [r3, #4]
			for(int iter = 4; command_[iter] != '-'; iter++) {
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	613b      	str	r3, [r7, #16]
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	2b2d      	cmp	r3, #45	; 0x2d
 8000bc6:	d1de      	bne.n	8000b86 <processCMD+0x56e>
			pwmGenerator_[pwmSource].dutyCycle_ = 0;
		} else {
			debug("Bad command\n\r");
		}

		break;
 8000bc8:	e017      	b.n	8000bfa <processCMD+0x5e2>
		} else if(command_[2] == STATE_LOW) {
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	3302      	adds	r3, #2
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2b4c      	cmp	r3, #76	; 0x4c
 8000bd2:	d10b      	bne.n	8000bec <processCMD+0x5d4>
			pwmGenerator_[pwmSource].state_ = STATE_OFF;
 8000bd4:	4a0e      	ldr	r2, [pc, #56]	; (8000c10 <processCMD+0x5f8>)
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	2100      	movs	r1, #0
 8000bda:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
			pwmGenerator_[pwmSource].dutyCycle_ = 0;
 8000bde:	4a0c      	ldr	r2, [pc, #48]	; (8000c10 <processCMD+0x5f8>)
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	00db      	lsls	r3, r3, #3
 8000be4:	4413      	add	r3, r2
 8000be6:	2200      	movs	r2, #0
 8000be8:	605a      	str	r2, [r3, #4]
		break;
 8000bea:	e006      	b.n	8000bfa <processCMD+0x5e2>
			debug("Bad command\n\r");
 8000bec:	4809      	ldr	r0, [pc, #36]	; (8000c14 <processCMD+0x5fc>)
 8000bee:	f7ff fcf1 	bl	80005d4 <debug>
		break;
 8000bf2:	e002      	b.n	8000bfa <processCMD+0x5e2>

	//Bad command received
	default:
		break;
 8000bf4:	bf00      	nop
 8000bf6:	e000      	b.n	8000bfa <processCMD+0x5e2>
		break;
 8000bf8:	bf00      	nop
	}
}
 8000bfa:	bf00      	nop
 8000bfc:	372c      	adds	r7, #44	; 0x2c
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	ecbd 8b02 	vpop	{d8}
 8000c04:	bd90      	pop	{r4, r7, pc}
 8000c06:	bf00      	nop
 8000c08:	2000097c 	.word	0x2000097c
 8000c0c:	20000888 	.word	0x20000888
 8000c10:	200009e8 	.word	0x200009e8
 8000c14:	080052b8 	.word	0x080052b8

08000c18 <runDevice>:


void runDevice(MultimeterTypedef mul_, WaveGeneratorTypedef wg_, PowerSourceTypedef ps_,
		OscilloscopeTypedef osc1_, OscilloscopeTypedef osc2_, PWMTypedef* pwm_) {
 8000c18:	b084      	sub	sp, #16
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	80b8      	strh	r0, [r7, #4]
 8000c22:	f107 001c 	add.w	r0, r7, #28
 8000c26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Multimeter turned on
	if(mul_.state_ == STATE_ON) {
 8000c2a:	793b      	ldrb	r3, [r7, #4]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d114      	bne.n	8000c5a <runDevice+0x42>
		//Stop any running service
		killOscilloscope();
 8000c30:	f000 f904 	bl	8000e3c <killOscilloscope>

		//Start multimeter
		if(mul_.source_ == 1) {
 8000c34:	797b      	ldrb	r3, [r7, #5]
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d105      	bne.n	8000c46 <runDevice+0x2e>
			//Get ADC value
			multimeterVoltVal_ = getADCvalue();
 8000c3a:	f000 f86d 	bl	8000d18 <getADCvalue>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	461a      	mov	r2, r3
 8000c42:	4b2a      	ldr	r3, [pc, #168]	; (8000cec <runDevice+0xd4>)
 8000c44:	801a      	strh	r2, [r3, #0]
		} else {

		}

		//Send value at approximately 5Hz
		sendFormat("%d!", multimeterVoltVal_);
 8000c46:	4b29      	ldr	r3, [pc, #164]	; (8000cec <runDevice+0xd4>)
 8000c48:	881b      	ldrh	r3, [r3, #0]
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4828      	ldr	r0, [pc, #160]	; (8000cf0 <runDevice+0xd8>)
 8000c4e:	f7ff fc9f 	bl	8000590 <sendFormat>
		delayMS(150);
 8000c52:	2096      	movs	r0, #150	; 0x96
 8000c54:	f000 f854 	bl	8000d00 <delayMS>
		//Free device
		powerSource_.isWaiting_ = false;
	} else {

	}
}
 8000c58:	e041      	b.n	8000cde <runDevice+0xc6>
	} else if(osc1_.state_ == STATE_ON || osc2_.state_ == STATE_ON) {
 8000c5a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d003      	beq.n	8000c6a <runDevice+0x52>
 8000c62:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d129      	bne.n	8000cbe <runDevice+0xa6>
		killMultimeter();
 8000c6a:	f000 f8f9 	bl	8000e60 <killMultimeter>
		for(int iter = 0; iter < 1000; iter++) {
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	e00a      	b.n	8000c8a <runDevice+0x72>
			oscVal_[iter] = getADCvalue();
 8000c74:	f000 f850 	bl	8000d18 <getADCvalue>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4a1d      	ldr	r2, [pc, #116]	; (8000cf4 <runDevice+0xdc>)
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int iter = 0; iter < 1000; iter++) {
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	3301      	adds	r3, #1
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000c90:	dbf0      	blt.n	8000c74 <runDevice+0x5c>
		for(int iter = 0; iter < 1000; iter++) {
 8000c92:	2300      	movs	r3, #0
 8000c94:	60bb      	str	r3, [r7, #8]
 8000c96:	e00d      	b.n	8000cb4 <runDevice+0x9c>
			sendFormat("%d!", oscVal_[iter]);
 8000c98:	4a16      	ldr	r2, [pc, #88]	; (8000cf4 <runDevice+0xdc>)
 8000c9a:	68bb      	ldr	r3, [r7, #8]
 8000c9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4813      	ldr	r0, [pc, #76]	; (8000cf0 <runDevice+0xd8>)
 8000ca4:	f7ff fc74 	bl	8000590 <sendFormat>
			delayMS(100);
 8000ca8:	2064      	movs	r0, #100	; 0x64
 8000caa:	f000 f829 	bl	8000d00 <delayMS>
		for(int iter = 0; iter < 1000; iter++) {
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	60bb      	str	r3, [r7, #8]
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000cba:	dbed      	blt.n	8000c98 <runDevice+0x80>
 8000cbc:	e00f      	b.n	8000cde <runDevice+0xc6>
	} else if(waveGenerator_.isWaiting_) {
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <runDevice+0xe0>)
 8000cc0:	7b1b      	ldrb	r3, [r3, #12]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d003      	beq.n	8000cce <runDevice+0xb6>
		waveGenerator_.isWaiting_ = false;
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <runDevice+0xe0>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	731a      	strb	r2, [r3, #12]
}
 8000ccc:	e007      	b.n	8000cde <runDevice+0xc6>
	} else if(powerSource_.isWaiting_) {
 8000cce:	4b0b      	ldr	r3, [pc, #44]	; (8000cfc <runDevice+0xe4>)
 8000cd0:	7a1b      	ldrb	r3, [r3, #8]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d003      	beq.n	8000cde <runDevice+0xc6>
		powerSource_.isWaiting_ = false;
 8000cd6:	4b09      	ldr	r3, [pc, #36]	; (8000cfc <runDevice+0xe4>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	721a      	strb	r2, [r3, #8]
}
 8000cdc:	e7ff      	b.n	8000cde <runDevice+0xc6>
 8000cde:	bf00      	nop
 8000ce0:	3710      	adds	r7, #16
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ce8:	b004      	add	sp, #16
 8000cea:	4770      	bx	lr
 8000cec:	2000008c 	.word	0x2000008c
 8000cf0:	080052c8 	.word	0x080052c8
 8000cf4:	2000009c 	.word	0x2000009c
 8000cf8:	2000098c 	.word	0x2000098c
 8000cfc:	2000099c 	.word	0x2000099c

08000d00 <delayMS>:

void delayMS(uint32_t time) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
	HAL_Delay(time);
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f000 fe01 	bl	8001910 <HAL_Delay>
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
	...

08000d18 <getADCvalue>:

uint16_t getADCvalue(void) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
	//ADC value
	uint16_t value_ = 0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	80fb      	strh	r3, [r7, #6]

	//Start conversion
	HAL_ADC_Start(&hadc1);
 8000d22:	4809      	ldr	r0, [pc, #36]	; (8000d48 <getADCvalue+0x30>)
 8000d24:	f000 fe5a 	bl	80019dc <HAL_ADC_Start>

	//Wait for conversion
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000d28:	f04f 31ff 	mov.w	r1, #4294967295
 8000d2c:	4806      	ldr	r0, [pc, #24]	; (8000d48 <getADCvalue+0x30>)
 8000d2e:	f000 fefb 	bl	8001b28 <HAL_ADC_PollForConversion>

	//Get value and return
	value_ = HAL_ADC_GetValue(&hadc1);
 8000d32:	4805      	ldr	r0, [pc, #20]	; (8000d48 <getADCvalue+0x30>)
 8000d34:	f000 ff7c 	bl	8001c30 <HAL_ADC_GetValue>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	80fb      	strh	r3, [r7, #6]
	return value_;
 8000d3c:	88fb      	ldrh	r3, [r7, #6]
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000894 	.word	0x20000894

08000d4c <parseFloat>:

float parseFloat(char c) {
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
	return c - '0';
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	3b30      	subs	r3, #48	; 0x30
 8000d5a:	ee07 3a90 	vmov	s15, r3
 8000d5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8000d62:	eeb0 0a67 	vmov.f32	s0, s15
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <parseInt>:

int parseInt(char c) {
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
	return c - '0';
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	3b30      	subs	r3, #48	; 0x30
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
	...

08000d8c <resetParams>:

void resetParams(char device) {
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
	//Set all params to default
	switch(device) {
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	3b4d      	subs	r3, #77	; 0x4d
 8000d9a:	2b0a      	cmp	r3, #10
 8000d9c:	d83c      	bhi.n	8000e18 <resetParams+0x8c>
 8000d9e:	a201      	add	r2, pc, #4	; (adr r2, 8000da4 <resetParams+0x18>)
 8000da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000da4:	08000def 	.word	0x08000def
 8000da8:	08000e19 	.word	0x08000e19
 8000dac:	08000dd1 	.word	0x08000dd1
 8000db0:	08000e0f 	.word	0x08000e0f
 8000db4:	08000e19 	.word	0x08000e19
 8000db8:	08000e19 	.word	0x08000e19
 8000dbc:	08000e19 	.word	0x08000e19
 8000dc0:	08000e19 	.word	0x08000e19
 8000dc4:	08000e19 	.word	0x08000e19
 8000dc8:	08000e19 	.word	0x08000e19
 8000dcc:	08000dfd 	.word	0x08000dfd
	case OSCILLOSCOPE:
		oscilloscopeCh1_.period_ = 0;
 8000dd0:	4b15      	ldr	r3, [pc, #84]	; (8000e28 <resetParams+0x9c>)
 8000dd2:	f04f 0200 	mov.w	r2, #0
 8000dd6:	605a      	str	r2, [r3, #4]
		oscilloscopeCh1_.unit_ = MICRO;
 8000dd8:	4b13      	ldr	r3, [pc, #76]	; (8000e28 <resetParams+0x9c>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	721a      	strb	r2, [r3, #8]
		oscilloscopeCh2_.period_ = 0;
 8000dde:	4b13      	ldr	r3, [pc, #76]	; (8000e2c <resetParams+0xa0>)
 8000de0:	f04f 0200 	mov.w	r2, #0
 8000de4:	605a      	str	r2, [r3, #4]
		oscilloscopeCh2_.unit_ = MICRO;
 8000de6:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <resetParams+0xa0>)
 8000de8:	2201      	movs	r2, #1
 8000dea:	721a      	strb	r2, [r3, #8]
		break;
 8000dec:	e015      	b.n	8000e1a <resetParams+0x8e>
	case MULTIMETER:
		multimeter_.source_ = 1;
 8000dee:	4b10      	ldr	r3, [pc, #64]	; (8000e30 <resetParams+0xa4>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	705a      	strb	r2, [r3, #1]
		multimeter_.state_ = STATE_OFF;
 8000df4:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <resetParams+0xa4>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	701a      	strb	r2, [r3, #0]
		break;
 8000dfa:	e00e      	b.n	8000e1a <resetParams+0x8e>
	case WAVE_GENERATOR:
		waveGenerator_.amplitude_ = 0;
 8000dfc:	4b0d      	ldr	r3, [pc, #52]	; (8000e34 <resetParams+0xa8>)
 8000dfe:	f04f 0200 	mov.w	r2, #0
 8000e02:	605a      	str	r2, [r3, #4]
		waveGenerator_.period_ = 0;
 8000e04:	4b0b      	ldr	r3, [pc, #44]	; (8000e34 <resetParams+0xa8>)
 8000e06:	f04f 0200 	mov.w	r2, #0
 8000e0a:	609a      	str	r2, [r3, #8]
		break;
 8000e0c:	e005      	b.n	8000e1a <resetParams+0x8e>
	case POWER_SOURCE:
		powerSource_.value_ = 0;
 8000e0e:	4b0a      	ldr	r3, [pc, #40]	; (8000e38 <resetParams+0xac>)
 8000e10:	f04f 0200 	mov.w	r2, #0
 8000e14:	605a      	str	r2, [r3, #4]
		break;
 8000e16:	e000      	b.n	8000e1a <resetParams+0x8e>
	default :
		break;
 8000e18:	bf00      	nop
	}
}
 8000e1a:	bf00      	nop
 8000e1c:	370c      	adds	r7, #12
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	2000097c 	.word	0x2000097c
 8000e2c:	20000888 	.word	0x20000888
 8000e30:	20000988 	.word	0x20000988
 8000e34:	2000098c 	.word	0x2000098c
 8000e38:	2000099c 	.word	0x2000099c

08000e3c <killOscilloscope>:

void killOscilloscope(void) {
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
	oscilloscopeCh1_.state_ = STATE_OFF;
 8000e40:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <killOscilloscope+0x1c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	701a      	strb	r2, [r3, #0]
	oscilloscopeCh2_.state_ = STATE_OFF;
 8000e46:	4b05      	ldr	r3, [pc, #20]	; (8000e5c <killOscilloscope+0x20>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	701a      	strb	r2, [r3, #0]
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	2000097c 	.word	0x2000097c
 8000e5c:	20000888 	.word	0x20000888

08000e60 <killMultimeter>:

void killMultimeter(void) {
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
	multimeter_.state_ = STATE_OFF;
 8000e64:	4b03      	ldr	r3, [pc, #12]	; (8000e74 <killMultimeter+0x14>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
}
 8000e6a:	bf00      	nop
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	20000988 	.word	0x20000988

08000e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e78:	b5b0      	push	{r4, r5, r7, lr}
 8000e7a:	b08c      	sub	sp, #48	; 0x30
 8000e7c:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e7e:	f000 fd05 	bl	800188c <HAL_Init>

  /* USER CODE BEGIN Init */
  initDevices();
 8000e82:	f000 fa25 	bl	80012d0 <initDevices>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e86:	f000 f853 	bl	8000f30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e8a:	f000 f99b 	bl	80011c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e8e:	f000 f979 	bl	8001184 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000e92:	f000 f91b 	bl	80010cc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000e96:	f000 f94b 	bl	8001130 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000e9a:	f000 f903 	bl	80010a4 <MX_CRC_Init>
  MX_ADC1_Init();
 8000e9e:	f000 f8af 	bl	8001000 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart1, (uint8_t*)commandBuffer, 20);
 8000ea2:	2214      	movs	r2, #20
 8000ea4:	4919      	ldr	r1, [pc, #100]	; (8000f0c <main+0x94>)
 8000ea6:	481a      	ldr	r0, [pc, #104]	; (8000f10 <main+0x98>)
 8000ea8:	f002 fe9a 	bl	8003be0 <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(commandState == WAITING) {
 8000eac:	4b19      	ldr	r3, [pc, #100]	; (8000f14 <main+0x9c>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d106      	bne.n	8000ec2 <main+0x4a>
	  processCMD(commandBuffer);
 8000eb4:	4815      	ldr	r0, [pc, #84]	; (8000f0c <main+0x94>)
 8000eb6:	f7ff fbaf 	bl	8000618 <processCMD>
	  commandState = FREE;
 8000eba:	4b16      	ldr	r3, [pc, #88]	; (8000f14 <main+0x9c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	701a      	strb	r2, [r3, #0]
 8000ec0:	e7f4      	b.n	8000eac <main+0x34>
	} else if(commandState == FREE) {
 8000ec2:	4b14      	ldr	r3, [pc, #80]	; (8000f14 <main+0x9c>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d1f0      	bne.n	8000eac <main+0x34>
	  runDevice(multimeter_, waveGenerator_, powerSource_, oscilloscopeCh1_, oscilloscopeCh2_, pwmGenerator_);
 8000eca:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <main+0xa0>)
 8000ecc:	4d13      	ldr	r5, [pc, #76]	; (8000f1c <main+0xa4>)
 8000ece:	4a14      	ldr	r2, [pc, #80]	; (8000f20 <main+0xa8>)
 8000ed0:	920a      	str	r2, [sp, #40]	; 0x28
 8000ed2:	4a14      	ldr	r2, [pc, #80]	; (8000f24 <main+0xac>)
 8000ed4:	ac07      	add	r4, sp, #28
 8000ed6:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ed8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000edc:	4a12      	ldr	r2, [pc, #72]	; (8000f28 <main+0xb0>)
 8000ede:	ac04      	add	r4, sp, #16
 8000ee0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ee2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000ee6:	4a11      	ldr	r2, [pc, #68]	; (8000f2c <main+0xb4>)
 8000ee8:	ac01      	add	r4, sp, #4
 8000eea:	ca07      	ldmia	r2, {r0, r1, r2}
 8000eec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000ef0:	782a      	ldrb	r2, [r5, #0]
 8000ef2:	7869      	ldrb	r1, [r5, #1]
 8000ef4:	0209      	lsls	r1, r1, #8
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	2000      	movs	r0, #0
 8000efa:	f362 000f 	bfi	r0, r2, #0, #16
 8000efe:	68da      	ldr	r2, [r3, #12]
 8000f00:	9200      	str	r2, [sp, #0]
 8000f02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f04:	f7ff fe88 	bl	8000c18 <runDevice>
	if(commandState == WAITING) {
 8000f08:	e7d0      	b.n	8000eac <main+0x34>
 8000f0a:	bf00      	nop
 8000f0c:	2000086c 	.word	0x2000086c
 8000f10:	2000093c 	.word	0x2000093c
 8000f14:	2000008e 	.word	0x2000008e
 8000f18:	2000098c 	.word	0x2000098c
 8000f1c:	20000988 	.word	0x20000988
 8000f20:	200009e8 	.word	0x200009e8
 8000f24:	20000888 	.word	0x20000888
 8000f28:	2000097c 	.word	0x2000097c
 8000f2c:	2000099c 	.word	0x2000099c

08000f30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b094      	sub	sp, #80	; 0x50
 8000f34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f36:	f107 0320 	add.w	r3, r7, #32
 8000f3a:	2230      	movs	r2, #48	; 0x30
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f003 fda0 	bl	8004a84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f44:	f107 030c 	add.w	r3, r7, #12
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f54:	2300      	movs	r3, #0
 8000f56:	60bb      	str	r3, [r7, #8]
 8000f58:	4b27      	ldr	r3, [pc, #156]	; (8000ff8 <SystemClock_Config+0xc8>)
 8000f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5c:	4a26      	ldr	r2, [pc, #152]	; (8000ff8 <SystemClock_Config+0xc8>)
 8000f5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f62:	6413      	str	r3, [r2, #64]	; 0x40
 8000f64:	4b24      	ldr	r3, [pc, #144]	; (8000ff8 <SystemClock_Config+0xc8>)
 8000f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f6c:	60bb      	str	r3, [r7, #8]
 8000f6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f70:	2300      	movs	r3, #0
 8000f72:	607b      	str	r3, [r7, #4]
 8000f74:	4b21      	ldr	r3, [pc, #132]	; (8000ffc <SystemClock_Config+0xcc>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a20      	ldr	r2, [pc, #128]	; (8000ffc <SystemClock_Config+0xcc>)
 8000f7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f7e:	6013      	str	r3, [r2, #0]
 8000f80:	4b1e      	ldr	r3, [pc, #120]	; (8000ffc <SystemClock_Config+0xcc>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f90:	2301      	movs	r3, #1
 8000f92:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f94:	2310      	movs	r3, #16
 8000f96:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fa0:	2308      	movs	r3, #8
 8000fa2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000fa4:	2364      	movs	r3, #100	; 0x64
 8000fa6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fac:	2304      	movs	r3, #4
 8000fae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fb0:	f107 0320 	add.w	r3, r7, #32
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f001 fea1 	bl	8002cfc <HAL_RCC_OscConfig>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000fc0:	f000 fa02 	bl	80013c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc4:	230f      	movs	r3, #15
 8000fc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000fda:	f107 030c 	add.w	r3, r7, #12
 8000fde:	2103      	movs	r1, #3
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f002 f8fb 	bl	80031dc <HAL_RCC_ClockConfig>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000fec:	f000 f9ec 	bl	80013c8 <Error_Handler>
  }
}
 8000ff0:	bf00      	nop
 8000ff2:	3750      	adds	r7, #80	; 0x50
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	40007000 	.word	0x40007000

08001000 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001006:	463b      	mov	r3, r7
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001012:	4b21      	ldr	r3, [pc, #132]	; (8001098 <MX_ADC1_Init+0x98>)
 8001014:	4a21      	ldr	r2, [pc, #132]	; (800109c <MX_ADC1_Init+0x9c>)
 8001016:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001018:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <MX_ADC1_Init+0x98>)
 800101a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800101e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001020:	4b1d      	ldr	r3, [pc, #116]	; (8001098 <MX_ADC1_Init+0x98>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001026:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <MX_ADC1_Init+0x98>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800102c:	4b1a      	ldr	r3, [pc, #104]	; (8001098 <MX_ADC1_Init+0x98>)
 800102e:	2200      	movs	r2, #0
 8001030:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001032:	4b19      	ldr	r3, [pc, #100]	; (8001098 <MX_ADC1_Init+0x98>)
 8001034:	2200      	movs	r2, #0
 8001036:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800103a:	4b17      	ldr	r3, [pc, #92]	; (8001098 <MX_ADC1_Init+0x98>)
 800103c:	2200      	movs	r2, #0
 800103e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001040:	4b15      	ldr	r3, [pc, #84]	; (8001098 <MX_ADC1_Init+0x98>)
 8001042:	4a17      	ldr	r2, [pc, #92]	; (80010a0 <MX_ADC1_Init+0xa0>)
 8001044:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001046:	4b14      	ldr	r3, [pc, #80]	; (8001098 <MX_ADC1_Init+0x98>)
 8001048:	2200      	movs	r2, #0
 800104a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800104c:	4b12      	ldr	r3, [pc, #72]	; (8001098 <MX_ADC1_Init+0x98>)
 800104e:	2201      	movs	r2, #1
 8001050:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001052:	4b11      	ldr	r3, [pc, #68]	; (8001098 <MX_ADC1_Init+0x98>)
 8001054:	2200      	movs	r2, #0
 8001056:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800105a:	4b0f      	ldr	r3, [pc, #60]	; (8001098 <MX_ADC1_Init+0x98>)
 800105c:	2201      	movs	r2, #1
 800105e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001060:	480d      	ldr	r0, [pc, #52]	; (8001098 <MX_ADC1_Init+0x98>)
 8001062:	f000 fc77 	bl	8001954 <HAL_ADC_Init>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800106c:	f000 f9ac 	bl	80013c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001070:	2301      	movs	r3, #1
 8001072:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001074:	2301      	movs	r3, #1
 8001076:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001078:	2302      	movs	r3, #2
 800107a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800107c:	463b      	mov	r3, r7
 800107e:	4619      	mov	r1, r3
 8001080:	4805      	ldr	r0, [pc, #20]	; (8001098 <MX_ADC1_Init+0x98>)
 8001082:	f000 fde3 	bl	8001c4c <HAL_ADC_ConfigChannel>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800108c:	f000 f99c 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001090:	bf00      	nop
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000894 	.word	0x20000894
 800109c:	40012000 	.word	0x40012000
 80010a0:	0f000001 	.word	0x0f000001

080010a4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80010a8:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <MX_CRC_Init+0x20>)
 80010aa:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <MX_CRC_Init+0x24>)
 80010ac:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80010ae:	4805      	ldr	r0, [pc, #20]	; (80010c4 <MX_CRC_Init+0x20>)
 80010b0:	f001 f8dc 	bl	800226c <HAL_CRC_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80010ba:	f000 f985 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000880 	.word	0x20000880
 80010c8:	40023000 	.word	0x40023000

080010cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010d0:	4b15      	ldr	r3, [pc, #84]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 80010d2:	4a16      	ldr	r2, [pc, #88]	; (800112c <MX_USART1_UART_Init+0x60>)
 80010d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010d6:	4b14      	ldr	r3, [pc, #80]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 80010d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010de:	4b12      	ldr	r3, [pc, #72]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010e4:	4b10      	ldr	r3, [pc, #64]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010ea:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010f0:	4b0d      	ldr	r3, [pc, #52]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 80010f2:	220c      	movs	r2, #12
 80010f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 80010fe:	2200      	movs	r2, #0
 8001100:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001102:	4809      	ldr	r0, [pc, #36]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 8001104:	f002 fc86 	bl	8003a14 <HAL_UART_Init>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800110e:	f000 f95b 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  //Enable receive interrupt
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8001112:	4b05      	ldr	r3, [pc, #20]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	68da      	ldr	r2, [r3, #12]
 8001118:	4b03      	ldr	r3, [pc, #12]	; (8001128 <MX_USART1_UART_Init+0x5c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f042 0220 	orr.w	r2, r2, #32
 8001120:	60da      	str	r2, [r3, #12]
  //------------------------
  /* USER CODE END USART1_Init 2 */

}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	2000093c 	.word	0x2000093c
 800112c:	40011000 	.word	0x40011000

08001130 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001134:	4b11      	ldr	r3, [pc, #68]	; (800117c <MX_USART2_UART_Init+0x4c>)
 8001136:	4a12      	ldr	r2, [pc, #72]	; (8001180 <MX_USART2_UART_Init+0x50>)
 8001138:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800113a:	4b10      	ldr	r3, [pc, #64]	; (800117c <MX_USART2_UART_Init+0x4c>)
 800113c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001140:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001142:	4b0e      	ldr	r3, [pc, #56]	; (800117c <MX_USART2_UART_Init+0x4c>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001148:	4b0c      	ldr	r3, [pc, #48]	; (800117c <MX_USART2_UART_Init+0x4c>)
 800114a:	2200      	movs	r2, #0
 800114c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800114e:	4b0b      	ldr	r3, [pc, #44]	; (800117c <MX_USART2_UART_Init+0x4c>)
 8001150:	2200      	movs	r2, #0
 8001152:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001154:	4b09      	ldr	r3, [pc, #36]	; (800117c <MX_USART2_UART_Init+0x4c>)
 8001156:	220c      	movs	r2, #12
 8001158:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800115a:	4b08      	ldr	r3, [pc, #32]	; (800117c <MX_USART2_UART_Init+0x4c>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001160:	4b06      	ldr	r3, [pc, #24]	; (800117c <MX_USART2_UART_Init+0x4c>)
 8001162:	2200      	movs	r2, #0
 8001164:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001166:	4805      	ldr	r0, [pc, #20]	; (800117c <MX_USART2_UART_Init+0x4c>)
 8001168:	f002 fc54 	bl	8003a14 <HAL_UART_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001172:	f000 f929 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	200009a8 	.word	0x200009a8
 8001180:	40004400 	.word	0x40004400

08001184 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
 800118e:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <MX_DMA_Init+0x3c>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	4a0b      	ldr	r2, [pc, #44]	; (80011c0 <MX_DMA_Init+0x3c>)
 8001194:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001198:	6313      	str	r3, [r2, #48]	; 0x30
 800119a:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <MX_DMA_Init+0x3c>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2100      	movs	r1, #0
 80011aa:	203a      	movs	r0, #58	; 0x3a
 80011ac:	f001 f834 	bl	8002218 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80011b0:	203a      	movs	r0, #58	; 0x3a
 80011b2:	f001 f84d 	bl	8002250 <HAL_NVIC_EnableIRQ>

}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40023800 	.word	0x40023800

080011c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	; 0x28
 80011c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	609a      	str	r2, [r3, #8]
 80011d6:	60da      	str	r2, [r3, #12]
 80011d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	613b      	str	r3, [r7, #16]
 80011de:	4b31      	ldr	r3, [pc, #196]	; (80012a4 <MX_GPIO_Init+0xe0>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	4a30      	ldr	r2, [pc, #192]	; (80012a4 <MX_GPIO_Init+0xe0>)
 80011e4:	f043 0304 	orr.w	r3, r3, #4
 80011e8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ea:	4b2e      	ldr	r3, [pc, #184]	; (80012a4 <MX_GPIO_Init+0xe0>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	f003 0304 	and.w	r3, r3, #4
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	4b2a      	ldr	r3, [pc, #168]	; (80012a4 <MX_GPIO_Init+0xe0>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	4a29      	ldr	r2, [pc, #164]	; (80012a4 <MX_GPIO_Init+0xe0>)
 8001200:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001204:	6313      	str	r3, [r2, #48]	; 0x30
 8001206:	4b27      	ldr	r3, [pc, #156]	; (80012a4 <MX_GPIO_Init+0xe0>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	4b23      	ldr	r3, [pc, #140]	; (80012a4 <MX_GPIO_Init+0xe0>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121a:	4a22      	ldr	r2, [pc, #136]	; (80012a4 <MX_GPIO_Init+0xe0>)
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	6313      	str	r3, [r2, #48]	; 0x30
 8001222:	4b20      	ldr	r3, [pc, #128]	; (80012a4 <MX_GPIO_Init+0xe0>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	607b      	str	r3, [r7, #4]
 8001232:	4b1c      	ldr	r3, [pc, #112]	; (80012a4 <MX_GPIO_Init+0xe0>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4a1b      	ldr	r2, [pc, #108]	; (80012a4 <MX_GPIO_Init+0xe0>)
 8001238:	f043 0302 	orr.w	r3, r3, #2
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <MX_GPIO_Init+0xe0>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800124a:	2201      	movs	r2, #1
 800124c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001250:	4815      	ldr	r0, [pc, #84]	; (80012a8 <MX_GPIO_Init+0xe4>)
 8001252:	f001 fd39 	bl	8002cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001256:	2201      	movs	r2, #1
 8001258:	2102      	movs	r1, #2
 800125a:	4814      	ldr	r0, [pc, #80]	; (80012ac <MX_GPIO_Init+0xe8>)
 800125c:	f001 fd34 	bl	8002cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001260:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001266:	2301      	movs	r3, #1
 8001268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126e:	2300      	movs	r3, #0
 8001270:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	4619      	mov	r1, r3
 8001278:	480b      	ldr	r0, [pc, #44]	; (80012a8 <MX_GPIO_Init+0xe4>)
 800127a:	f001 fba3 	bl	80029c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800127e:	2302      	movs	r3, #2
 8001280:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001282:	2301      	movs	r3, #1
 8001284:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128a:	2300      	movs	r3, #0
 800128c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128e:	f107 0314 	add.w	r3, r7, #20
 8001292:	4619      	mov	r1, r3
 8001294:	4805      	ldr	r0, [pc, #20]	; (80012ac <MX_GPIO_Init+0xe8>)
 8001296:	f001 fb95 	bl	80029c4 <HAL_GPIO_Init>

}
 800129a:	bf00      	nop
 800129c:	3728      	adds	r7, #40	; 0x28
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40020800 	.word	0x40020800
 80012ac:	40020400 	.word	0x40020400

080012b0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	commandState = WAITING;
 80012b8:	4b04      	ldr	r3, [pc, #16]	; (80012cc <HAL_UART_RxCpltCallback+0x1c>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	701a      	strb	r2, [r3, #0]
}
 80012be:	bf00      	nop
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	2000008e 	.word	0x2000008e

080012d0 <initDevices>:

void initDevices(void) {
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
	multimeter_.source_ = 1;
 80012d6:	4b2c      	ldr	r3, [pc, #176]	; (8001388 <initDevices+0xb8>)
 80012d8:	2201      	movs	r2, #1
 80012da:	705a      	strb	r2, [r3, #1]
	multimeter_.state_ = STATE_OFF;
 80012dc:	4b2a      	ldr	r3, [pc, #168]	; (8001388 <initDevices+0xb8>)
 80012de:	2200      	movs	r2, #0
 80012e0:	701a      	strb	r2, [r3, #0]

	waveGenerator_.amplitude_ = 0;
 80012e2:	4b2a      	ldr	r3, [pc, #168]	; (800138c <initDevices+0xbc>)
 80012e4:	f04f 0200 	mov.w	r2, #0
 80012e8:	605a      	str	r2, [r3, #4]
	waveGenerator_.period_ = 0;
 80012ea:	4b28      	ldr	r3, [pc, #160]	; (800138c <initDevices+0xbc>)
 80012ec:	f04f 0200 	mov.w	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
	waveGenerator_.source_ = 1;
 80012f2:	4b26      	ldr	r3, [pc, #152]	; (800138c <initDevices+0xbc>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	701a      	strb	r2, [r3, #0]
	waveGenerator_.state = STATE_OFF;
 80012f8:	4b24      	ldr	r3, [pc, #144]	; (800138c <initDevices+0xbc>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	705a      	strb	r2, [r3, #1]
	waveGenerator_.wave_ = SINE;
 80012fe:	4b23      	ldr	r3, [pc, #140]	; (800138c <initDevices+0xbc>)
 8001300:	2201      	movs	r2, #1
 8001302:	709a      	strb	r2, [r3, #2]
	waveGenerator_.isWaiting_ = false;
 8001304:	4b21      	ldr	r3, [pc, #132]	; (800138c <initDevices+0xbc>)
 8001306:	2200      	movs	r2, #0
 8001308:	731a      	strb	r2, [r3, #12]

	powerSource_.source_ = 1;
 800130a:	4b21      	ldr	r3, [pc, #132]	; (8001390 <initDevices+0xc0>)
 800130c:	2201      	movs	r2, #1
 800130e:	701a      	strb	r2, [r3, #0]
	powerSource_.state_ = STATE_OFF;
 8001310:	4b1f      	ldr	r3, [pc, #124]	; (8001390 <initDevices+0xc0>)
 8001312:	2200      	movs	r2, #0
 8001314:	705a      	strb	r2, [r3, #1]
	powerSource_.value_ = 0;
 8001316:	4b1e      	ldr	r3, [pc, #120]	; (8001390 <initDevices+0xc0>)
 8001318:	f04f 0200 	mov.w	r2, #0
 800131c:	605a      	str	r2, [r3, #4]
	powerSource_.isWaiting_ = false;
 800131e:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <initDevices+0xc0>)
 8001320:	2200      	movs	r2, #0
 8001322:	721a      	strb	r2, [r3, #8]

	oscilloscopeCh1_.state_ = STATE_OFF;
 8001324:	4b1b      	ldr	r3, [pc, #108]	; (8001394 <initDevices+0xc4>)
 8001326:	2200      	movs	r2, #0
 8001328:	701a      	strb	r2, [r3, #0]
	oscilloscopeCh1_.period_ = 0;
 800132a:	4b1a      	ldr	r3, [pc, #104]	; (8001394 <initDevices+0xc4>)
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	605a      	str	r2, [r3, #4]
	oscilloscopeCh1_.unit_ = MICRO;
 8001332:	4b18      	ldr	r3, [pc, #96]	; (8001394 <initDevices+0xc4>)
 8001334:	2201      	movs	r2, #1
 8001336:	721a      	strb	r2, [r3, #8]

	oscilloscopeCh2_.state_ = STATE_OFF;
 8001338:	4b17      	ldr	r3, [pc, #92]	; (8001398 <initDevices+0xc8>)
 800133a:	2200      	movs	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
	oscilloscopeCh2_.period_ = 0;
 800133e:	4b16      	ldr	r3, [pc, #88]	; (8001398 <initDevices+0xc8>)
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	605a      	str	r2, [r3, #4]
	oscilloscopeCh2_.unit_ = MICRO;
 8001346:	4b14      	ldr	r3, [pc, #80]	; (8001398 <initDevices+0xc8>)
 8001348:	2201      	movs	r2, #1
 800134a:	721a      	strb	r2, [r3, #8]

	for(int iter = 0; iter < 5; iter++) {
 800134c:	2300      	movs	r3, #0
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	e00d      	b.n	800136e <initDevices+0x9e>
		pwmGenerator_[iter].dutyCycle_ = 0;
 8001352:	4a12      	ldr	r2, [pc, #72]	; (800139c <initDevices+0xcc>)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	4413      	add	r3, r2
 800135a:	2200      	movs	r2, #0
 800135c:	605a      	str	r2, [r3, #4]
		pwmGenerator_[iter].state_ = STATE_OFF;
 800135e:	4a0f      	ldr	r2, [pc, #60]	; (800139c <initDevices+0xcc>)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2100      	movs	r1, #0
 8001364:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
	for(int iter = 0; iter < 5; iter++) {
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3301      	adds	r3, #1
 800136c:	607b      	str	r3, [r7, #4]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b04      	cmp	r3, #4
 8001372:	ddee      	ble.n	8001352 <initDevices+0x82>
	}

	commandState = FREE;
 8001374:	4b0a      	ldr	r3, [pc, #40]	; (80013a0 <initDevices+0xd0>)
 8001376:	2200      	movs	r2, #0
 8001378:	701a      	strb	r2, [r3, #0]
}
 800137a:	bf00      	nop
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	20000988 	.word	0x20000988
 800138c:	2000098c 	.word	0x2000098c
 8001390:	2000099c 	.word	0x2000099c
 8001394:	2000097c 	.word	0x2000097c
 8001398:	20000888 	.word	0x20000888
 800139c:	200009e8 	.word	0x200009e8
 80013a0:	2000008e 	.word	0x2000008e

080013a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a04      	ldr	r2, [pc, #16]	; (80013c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d101      	bne.n	80013ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013b6:	f000 fa8b 	bl	80018d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40010000 	.word	0x40010000

080013c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013cc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013ce:	e7fe      	b.n	80013ce <Error_Handler+0x6>

080013d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
 80013da:	4b10      	ldr	r3, [pc, #64]	; (800141c <HAL_MspInit+0x4c>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013de:	4a0f      	ldr	r2, [pc, #60]	; (800141c <HAL_MspInit+0x4c>)
 80013e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e4:	6453      	str	r3, [r2, #68]	; 0x44
 80013e6:	4b0d      	ldr	r3, [pc, #52]	; (800141c <HAL_MspInit+0x4c>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	4b09      	ldr	r3, [pc, #36]	; (800141c <HAL_MspInit+0x4c>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fa:	4a08      	ldr	r2, [pc, #32]	; (800141c <HAL_MspInit+0x4c>)
 80013fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001400:	6413      	str	r3, [r2, #64]	; 0x40
 8001402:	4b06      	ldr	r3, [pc, #24]	; (800141c <HAL_MspInit+0x4c>)
 8001404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140a:	603b      	str	r3, [r7, #0]
 800140c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40023800 	.word	0x40023800

08001420 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	; 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a17      	ldr	r2, [pc, #92]	; (800149c <HAL_ADC_MspInit+0x7c>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d127      	bne.n	8001492 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	4b16      	ldr	r3, [pc, #88]	; (80014a0 <HAL_ADC_MspInit+0x80>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800144a:	4a15      	ldr	r2, [pc, #84]	; (80014a0 <HAL_ADC_MspInit+0x80>)
 800144c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001450:	6453      	str	r3, [r2, #68]	; 0x44
 8001452:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <HAL_ADC_MspInit+0x80>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800145a:	613b      	str	r3, [r7, #16]
 800145c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <HAL_ADC_MspInit+0x80>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a0e      	ldr	r2, [pc, #56]	; (80014a0 <HAL_ADC_MspInit+0x80>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <HAL_ADC_MspInit+0x80>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA5     ------> ADC1_IN5
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7;
 800147a:	23a3      	movs	r3, #163	; 0xa3
 800147c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800147e:	2303      	movs	r3, #3
 8001480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4619      	mov	r1, r3
 800148c:	4805      	ldr	r0, [pc, #20]	; (80014a4 <HAL_ADC_MspInit+0x84>)
 800148e:	f001 fa99 	bl	80029c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001492:	bf00      	nop
 8001494:	3728      	adds	r7, #40	; 0x28
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40012000 	.word	0x40012000
 80014a0:	40023800 	.word	0x40023800
 80014a4:	40020000 	.word	0x40020000

080014a8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a0b      	ldr	r2, [pc, #44]	; (80014e4 <HAL_CRC_MspInit+0x3c>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d10d      	bne.n	80014d6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b0a      	ldr	r3, [pc, #40]	; (80014e8 <HAL_CRC_MspInit+0x40>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a09      	ldr	r2, [pc, #36]	; (80014e8 <HAL_CRC_MspInit+0x40>)
 80014c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b07      	ldr	r3, [pc, #28]	; (80014e8 <HAL_CRC_MspInit+0x40>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80014d6:	bf00      	nop
 80014d8:	3714      	adds	r7, #20
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	40023000 	.word	0x40023000
 80014e8:	40023800 	.word	0x40023800

080014ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08c      	sub	sp, #48	; 0x30
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f4:	f107 031c 	add.w	r3, r7, #28
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a4e      	ldr	r2, [pc, #312]	; (8001644 <HAL_UART_MspInit+0x158>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d164      	bne.n	80015d8 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	61bb      	str	r3, [r7, #24]
 8001512:	4b4d      	ldr	r3, [pc, #308]	; (8001648 <HAL_UART_MspInit+0x15c>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001516:	4a4c      	ldr	r2, [pc, #304]	; (8001648 <HAL_UART_MspInit+0x15c>)
 8001518:	f043 0310 	orr.w	r3, r3, #16
 800151c:	6453      	str	r3, [r2, #68]	; 0x44
 800151e:	4b4a      	ldr	r3, [pc, #296]	; (8001648 <HAL_UART_MspInit+0x15c>)
 8001520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001522:	f003 0310 	and.w	r3, r3, #16
 8001526:	61bb      	str	r3, [r7, #24]
 8001528:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
 800152e:	4b46      	ldr	r3, [pc, #280]	; (8001648 <HAL_UART_MspInit+0x15c>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	4a45      	ldr	r2, [pc, #276]	; (8001648 <HAL_UART_MspInit+0x15c>)
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	6313      	str	r3, [r2, #48]	; 0x30
 800153a:	4b43      	ldr	r3, [pc, #268]	; (8001648 <HAL_UART_MspInit+0x15c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001546:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800154a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154c:	2302      	movs	r3, #2
 800154e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001554:	2303      	movs	r3, #3
 8001556:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001558:	2307      	movs	r3, #7
 800155a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155c:	f107 031c 	add.w	r3, r7, #28
 8001560:	4619      	mov	r1, r3
 8001562:	483a      	ldr	r0, [pc, #232]	; (800164c <HAL_UART_MspInit+0x160>)
 8001564:	f001 fa2e 	bl	80029c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001568:	4b39      	ldr	r3, [pc, #228]	; (8001650 <HAL_UART_MspInit+0x164>)
 800156a:	4a3a      	ldr	r2, [pc, #232]	; (8001654 <HAL_UART_MspInit+0x168>)
 800156c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800156e:	4b38      	ldr	r3, [pc, #224]	; (8001650 <HAL_UART_MspInit+0x164>)
 8001570:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001574:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001576:	4b36      	ldr	r3, [pc, #216]	; (8001650 <HAL_UART_MspInit+0x164>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800157c:	4b34      	ldr	r3, [pc, #208]	; (8001650 <HAL_UART_MspInit+0x164>)
 800157e:	2200      	movs	r2, #0
 8001580:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001582:	4b33      	ldr	r3, [pc, #204]	; (8001650 <HAL_UART_MspInit+0x164>)
 8001584:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001588:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800158a:	4b31      	ldr	r3, [pc, #196]	; (8001650 <HAL_UART_MspInit+0x164>)
 800158c:	2200      	movs	r2, #0
 800158e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001590:	4b2f      	ldr	r3, [pc, #188]	; (8001650 <HAL_UART_MspInit+0x164>)
 8001592:	2200      	movs	r2, #0
 8001594:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001596:	4b2e      	ldr	r3, [pc, #184]	; (8001650 <HAL_UART_MspInit+0x164>)
 8001598:	f44f 7280 	mov.w	r2, #256	; 0x100
 800159c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800159e:	4b2c      	ldr	r3, [pc, #176]	; (8001650 <HAL_UART_MspInit+0x164>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015a4:	4b2a      	ldr	r3, [pc, #168]	; (8001650 <HAL_UART_MspInit+0x164>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80015aa:	4829      	ldr	r0, [pc, #164]	; (8001650 <HAL_UART_MspInit+0x164>)
 80015ac:	f000 fe7a 	bl	80022a4 <HAL_DMA_Init>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80015b6:	f7ff ff07 	bl	80013c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a24      	ldr	r2, [pc, #144]	; (8001650 <HAL_UART_MspInit+0x164>)
 80015be:	635a      	str	r2, [r3, #52]	; 0x34
 80015c0:	4a23      	ldr	r2, [pc, #140]	; (8001650 <HAL_UART_MspInit+0x164>)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2100      	movs	r1, #0
 80015ca:	2025      	movs	r0, #37	; 0x25
 80015cc:	f000 fe24 	bl	8002218 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015d0:	2025      	movs	r0, #37	; 0x25
 80015d2:	f000 fe3d 	bl	8002250 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80015d6:	e030      	b.n	800163a <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a1e      	ldr	r2, [pc, #120]	; (8001658 <HAL_UART_MspInit+0x16c>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d12b      	bne.n	800163a <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	4b18      	ldr	r3, [pc, #96]	; (8001648 <HAL_UART_MspInit+0x15c>)
 80015e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ea:	4a17      	ldr	r2, [pc, #92]	; (8001648 <HAL_UART_MspInit+0x15c>)
 80015ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015f0:	6413      	str	r3, [r2, #64]	; 0x40
 80015f2:	4b15      	ldr	r3, [pc, #84]	; (8001648 <HAL_UART_MspInit+0x15c>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	4b11      	ldr	r3, [pc, #68]	; (8001648 <HAL_UART_MspInit+0x15c>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	4a10      	ldr	r2, [pc, #64]	; (8001648 <HAL_UART_MspInit+0x15c>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6313      	str	r3, [r2, #48]	; 0x30
 800160e:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <HAL_UART_MspInit+0x15c>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800161a:	230c      	movs	r3, #12
 800161c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001626:	2303      	movs	r3, #3
 8001628:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800162a:	2307      	movs	r3, #7
 800162c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f107 031c 	add.w	r3, r7, #28
 8001632:	4619      	mov	r1, r3
 8001634:	4805      	ldr	r0, [pc, #20]	; (800164c <HAL_UART_MspInit+0x160>)
 8001636:	f001 f9c5 	bl	80029c4 <HAL_GPIO_Init>
}
 800163a:	bf00      	nop
 800163c:	3730      	adds	r7, #48	; 0x30
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40011000 	.word	0x40011000
 8001648:	40023800 	.word	0x40023800
 800164c:	40020000 	.word	0x40020000
 8001650:	200008dc 	.word	0x200008dc
 8001654:	40026440 	.word	0x40026440
 8001658:	40004400 	.word	0x40004400

0800165c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08c      	sub	sp, #48	; 0x30
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001664:	2300      	movs	r3, #0
 8001666:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 800166c:	2200      	movs	r2, #0
 800166e:	6879      	ldr	r1, [r7, #4]
 8001670:	2019      	movs	r0, #25
 8001672:	f000 fdd1 	bl	8002218 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001676:	2019      	movs	r0, #25
 8001678:	f000 fdea 	bl	8002250 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800167c:	2300      	movs	r3, #0
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	4b1e      	ldr	r3, [pc, #120]	; (80016fc <HAL_InitTick+0xa0>)
 8001682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001684:	4a1d      	ldr	r2, [pc, #116]	; (80016fc <HAL_InitTick+0xa0>)
 8001686:	f043 0301 	orr.w	r3, r3, #1
 800168a:	6453      	str	r3, [r2, #68]	; 0x44
 800168c:	4b1b      	ldr	r3, [pc, #108]	; (80016fc <HAL_InitTick+0xa0>)
 800168e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001698:	f107 0210 	add.w	r2, r7, #16
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	4611      	mov	r1, r2
 80016a2:	4618      	mov	r0, r3
 80016a4:	f001 ff66 	bl	8003574 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80016a8:	f001 ff50 	bl	800354c <HAL_RCC_GetPCLK2Freq>
 80016ac:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b0:	4a13      	ldr	r2, [pc, #76]	; (8001700 <HAL_InitTick+0xa4>)
 80016b2:	fba2 2303 	umull	r2, r3, r2, r3
 80016b6:	0c9b      	lsrs	r3, r3, #18
 80016b8:	3b01      	subs	r3, #1
 80016ba:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80016bc:	4b11      	ldr	r3, [pc, #68]	; (8001704 <HAL_InitTick+0xa8>)
 80016be:	4a12      	ldr	r2, [pc, #72]	; (8001708 <HAL_InitTick+0xac>)
 80016c0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80016c2:	4b10      	ldr	r3, [pc, #64]	; (8001704 <HAL_InitTick+0xa8>)
 80016c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016c8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80016ca:	4a0e      	ldr	r2, [pc, #56]	; (8001704 <HAL_InitTick+0xa8>)
 80016cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016ce:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80016d0:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <HAL_InitTick+0xa8>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d6:	4b0b      	ldr	r3, [pc, #44]	; (8001704 <HAL_InitTick+0xa8>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80016dc:	4809      	ldr	r0, [pc, #36]	; (8001704 <HAL_InitTick+0xa8>)
 80016de:	f001 ff7b 	bl	80035d8 <HAL_TIM_Base_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d104      	bne.n	80016f2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80016e8:	4806      	ldr	r0, [pc, #24]	; (8001704 <HAL_InitTick+0xa8>)
 80016ea:	f001 ffaa 	bl	8003642 <HAL_TIM_Base_Start_IT>
 80016ee:	4603      	mov	r3, r0
 80016f0:	e000      	b.n	80016f4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3730      	adds	r7, #48	; 0x30
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40023800 	.word	0x40023800
 8001700:	431bde83 	.word	0x431bde83
 8001704:	20000a10 	.word	0x20000a10
 8001708:	40010000 	.word	0x40010000

0800170c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001710:	e7fe      	b.n	8001710 <NMI_Handler+0x4>

08001712 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001712:	b480      	push	{r7}
 8001714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001716:	e7fe      	b.n	8001716 <HardFault_Handler+0x4>

08001718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800171c:	e7fe      	b.n	800171c <MemManage_Handler+0x4>

0800171e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001722:	e7fe      	b.n	8001722 <BusFault_Handler+0x4>

08001724 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001728:	e7fe      	b.n	8001728 <UsageFault_Handler+0x4>

0800172a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800172a:	b480      	push	{r7}
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
	...

08001764 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001768:	4802      	ldr	r0, [pc, #8]	; (8001774 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800176a:	f001 ff8e 	bl	800368a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */


  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000a10 	.word	0x20000a10

08001778 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800177c:	4802      	ldr	r0, [pc, #8]	; (8001788 <USART1_IRQHandler+0x10>)
 800177e:	f002 faaf 	bl	8003ce0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	2000093c 	.word	0x2000093c

0800178c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001790:	4802      	ldr	r0, [pc, #8]	; (800179c <DMA2_Stream2_IRQHandler+0x10>)
 8001792:	f000 feaf 	bl	80024f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200008dc 	.word	0x200008dc

080017a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017a8:	4a14      	ldr	r2, [pc, #80]	; (80017fc <_sbrk+0x5c>)
 80017aa:	4b15      	ldr	r3, [pc, #84]	; (8001800 <_sbrk+0x60>)
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017b4:	4b13      	ldr	r3, [pc, #76]	; (8001804 <_sbrk+0x64>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d102      	bne.n	80017c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017bc:	4b11      	ldr	r3, [pc, #68]	; (8001804 <_sbrk+0x64>)
 80017be:	4a12      	ldr	r2, [pc, #72]	; (8001808 <_sbrk+0x68>)
 80017c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017c2:	4b10      	ldr	r3, [pc, #64]	; (8001804 <_sbrk+0x64>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d207      	bcs.n	80017e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017d0:	f003 f92e 	bl	8004a30 <__errno>
 80017d4:	4602      	mov	r2, r0
 80017d6:	230c      	movs	r3, #12
 80017d8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295
 80017de:	e009      	b.n	80017f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017e0:	4b08      	ldr	r3, [pc, #32]	; (8001804 <_sbrk+0x64>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017e6:	4b07      	ldr	r3, [pc, #28]	; (8001804 <_sbrk+0x64>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	4a05      	ldr	r2, [pc, #20]	; (8001804 <_sbrk+0x64>)
 80017f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017f2:	68fb      	ldr	r3, [r7, #12]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20020000 	.word	0x20020000
 8001800:	00000400 	.word	0x00000400
 8001804:	20000090 	.word	0x20000090
 8001808:	20000a58 	.word	0x20000a58

0800180c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001810:	4b08      	ldr	r3, [pc, #32]	; (8001834 <SystemInit+0x28>)
 8001812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001816:	4a07      	ldr	r2, [pc, #28]	; (8001834 <SystemInit+0x28>)
 8001818:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800181c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <SystemInit+0x28>)
 8001822:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001826:	609a      	str	r2, [r3, #8]
#endif
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001838:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001870 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800183c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800183e:	e003      	b.n	8001848 <LoopCopyDataInit>

08001840 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001842:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001844:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001846:	3104      	adds	r1, #4

08001848 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001848:	480b      	ldr	r0, [pc, #44]	; (8001878 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800184c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800184e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001850:	d3f6      	bcc.n	8001840 <CopyDataInit>
  ldr  r2, =_sbss
 8001852:	4a0b      	ldr	r2, [pc, #44]	; (8001880 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001854:	e002      	b.n	800185c <LoopFillZerobss>

08001856 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001856:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001858:	f842 3b04 	str.w	r3, [r2], #4

0800185c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800185c:	4b09      	ldr	r3, [pc, #36]	; (8001884 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800185e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001860:	d3f9      	bcc.n	8001856 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001862:	f7ff ffd3 	bl	800180c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001866:	f003 f8e9 	bl	8004a3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800186a:	f7ff fb05 	bl	8000e78 <main>
  bx  lr    
 800186e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001870:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001874:	08005330 	.word	0x08005330
  ldr  r0, =_sdata
 8001878:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800187c:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001880:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001884:	20000a58 	.word	0x20000a58

08001888 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001888:	e7fe      	b.n	8001888 <ADC_IRQHandler>
	...

0800188c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001890:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <HAL_Init+0x40>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a0d      	ldr	r2, [pc, #52]	; (80018cc <HAL_Init+0x40>)
 8001896:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800189a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800189c:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <HAL_Init+0x40>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a0a      	ldr	r2, [pc, #40]	; (80018cc <HAL_Init+0x40>)
 80018a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018a8:	4b08      	ldr	r3, [pc, #32]	; (80018cc <HAL_Init+0x40>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a07      	ldr	r2, [pc, #28]	; (80018cc <HAL_Init+0x40>)
 80018ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018b4:	2003      	movs	r0, #3
 80018b6:	f000 fca4 	bl	8002202 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ba:	2000      	movs	r0, #0
 80018bc:	f7ff fece 	bl	800165c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018c0:	f7ff fd86 	bl	80013d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40023c00 	.word	0x40023c00

080018d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018d4:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <HAL_IncTick+0x20>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	461a      	mov	r2, r3
 80018da:	4b06      	ldr	r3, [pc, #24]	; (80018f4 <HAL_IncTick+0x24>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4413      	add	r3, r2
 80018e0:	4a04      	ldr	r2, [pc, #16]	; (80018f4 <HAL_IncTick+0x24>)
 80018e2:	6013      	str	r3, [r2, #0]
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20000008 	.word	0x20000008
 80018f4:	20000a50 	.word	0x20000a50

080018f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return uwTick;
 80018fc:	4b03      	ldr	r3, [pc, #12]	; (800190c <HAL_GetTick+0x14>)
 80018fe:	681b      	ldr	r3, [r3, #0]
}
 8001900:	4618      	mov	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	20000a50 	.word	0x20000a50

08001910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001918:	f7ff ffee 	bl	80018f8 <HAL_GetTick>
 800191c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001928:	d005      	beq.n	8001936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800192a:	4b09      	ldr	r3, [pc, #36]	; (8001950 <HAL_Delay+0x40>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	461a      	mov	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4413      	add	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001936:	bf00      	nop
 8001938:	f7ff ffde 	bl	80018f8 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	429a      	cmp	r2, r3
 8001946:	d8f7      	bhi.n	8001938 <HAL_Delay+0x28>
  {
  }
}
 8001948:	bf00      	nop
 800194a:	3710      	adds	r7, #16
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	20000008 	.word	0x20000008

08001954 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800195c:	2300      	movs	r3, #0
 800195e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d101      	bne.n	800196a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e033      	b.n	80019d2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	2b00      	cmp	r3, #0
 8001970:	d109      	bne.n	8001986 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff fd54 	bl	8001420 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	f003 0310 	and.w	r3, r3, #16
 800198e:	2b00      	cmp	r3, #0
 8001990:	d118      	bne.n	80019c4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001996:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800199a:	f023 0302 	bic.w	r3, r3, #2
 800199e:	f043 0202 	orr.w	r2, r3, #2
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f000 fa82 	bl	8001eb0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b6:	f023 0303 	bic.w	r3, r3, #3
 80019ba:	f043 0201 	orr.w	r2, r3, #1
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	641a      	str	r2, [r3, #64]	; 0x40
 80019c2:	e001      	b.n	80019c8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80019e4:	2300      	movs	r3, #0
 80019e6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d101      	bne.n	80019f6 <HAL_ADC_Start+0x1a>
 80019f2:	2302      	movs	r3, #2
 80019f4:	e08a      	b.n	8001b0c <HAL_ADC_Start+0x130>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d018      	beq.n	8001a3e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	689a      	ldr	r2, [r3, #8]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f042 0201 	orr.w	r2, r2, #1
 8001a1a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a1c:	4b3e      	ldr	r3, [pc, #248]	; (8001b18 <HAL_ADC_Start+0x13c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a3e      	ldr	r2, [pc, #248]	; (8001b1c <HAL_ADC_Start+0x140>)
 8001a22:	fba2 2303 	umull	r2, r3, r2, r3
 8001a26:	0c9a      	lsrs	r2, r3, #18
 8001a28:	4613      	mov	r3, r2
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	4413      	add	r3, r2
 8001a2e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001a30:	e002      	b.n	8001a38 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	3b01      	subs	r3, #1
 8001a36:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f9      	bne.n	8001a32 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d15e      	bne.n	8001b0a <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a50:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a54:	f023 0301 	bic.w	r3, r3, #1
 8001a58:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d007      	beq.n	8001a7e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a76:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a8a:	d106      	bne.n	8001a9a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a90:	f023 0206 	bic.w	r2, r3, #6
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	645a      	str	r2, [r3, #68]	; 0x44
 8001a98:	e002      	b.n	8001aa0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	; (8001b20 <HAL_ADC_Start+0x144>)
 8001aaa:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001ab4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	f003 031f 	and.w	r3, r3, #31
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d10f      	bne.n	8001ae2 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d11c      	bne.n	8001b0a <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	689a      	ldr	r2, [r3, #8]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	e013      	b.n	8001b0a <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a0f      	ldr	r2, [pc, #60]	; (8001b24 <HAL_ADC_Start+0x148>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d10e      	bne.n	8001b0a <HAL_ADC_Start+0x12e>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d107      	bne.n	8001b0a <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001b08:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001b0a:	2300      	movs	r3, #0
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	20000000 	.word	0x20000000
 8001b1c:	431bde83 	.word	0x431bde83
 8001b20:	40012300 	.word	0x40012300
 8001b24:	40012000 	.word	0x40012000

08001b28 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b32:	2300      	movs	r3, #0
 8001b34:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b44:	d113      	bne.n	8001b6e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b54:	d10b      	bne.n	8001b6e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5a:	f043 0220 	orr.w	r2, r3, #32
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e05c      	b.n	8001c28 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001b6e:	f7ff fec3 	bl	80018f8 <HAL_GetTick>
 8001b72:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001b74:	e01a      	b.n	8001bac <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b7c:	d016      	beq.n	8001bac <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d007      	beq.n	8001b94 <HAL_ADC_PollForConversion+0x6c>
 8001b84:	f7ff feb8 	bl	80018f8 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d20b      	bcs.n	8001bac <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b98:	f043 0204 	orr.w	r2, r3, #4
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e03d      	b.n	8001c28 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d1dd      	bne.n	8001b76 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f06f 0212 	mvn.w	r2, #18
 8001bc2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d123      	bne.n	8001c26 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d11f      	bne.n	8001c26 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bec:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d006      	beq.n	8001c02 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d111      	bne.n	8001c26 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d105      	bne.n	8001c26 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	f043 0201 	orr.w	r2, r3, #1
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3710      	adds	r7, #16
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d101      	bne.n	8001c68 <HAL_ADC_ConfigChannel+0x1c>
 8001c64:	2302      	movs	r3, #2
 8001c66:	e113      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x244>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2b09      	cmp	r3, #9
 8001c76:	d925      	bls.n	8001cc4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68d9      	ldr	r1, [r3, #12]
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	461a      	mov	r2, r3
 8001c86:	4613      	mov	r3, r2
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4413      	add	r3, r2
 8001c8c:	3b1e      	subs	r3, #30
 8001c8e:	2207      	movs	r2, #7
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	43da      	mvns	r2, r3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	400a      	ands	r2, r1
 8001c9c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	68d9      	ldr	r1, [r3, #12]
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	4618      	mov	r0, r3
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	4403      	add	r3, r0
 8001cb6:	3b1e      	subs	r3, #30
 8001cb8:	409a      	lsls	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	e022      	b.n	8001d0a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6919      	ldr	r1, [r3, #16]
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	2207      	movs	r2, #7
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	43da      	mvns	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	400a      	ands	r2, r1
 8001ce6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6919      	ldr	r1, [r3, #16]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	689a      	ldr	r2, [r3, #8]
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	4403      	add	r3, r0
 8001d00:	409a      	lsls	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	430a      	orrs	r2, r1
 8001d08:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	2b06      	cmp	r3, #6
 8001d10:	d824      	bhi.n	8001d5c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	3b05      	subs	r3, #5
 8001d24:	221f      	movs	r2, #31
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43da      	mvns	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	400a      	ands	r2, r1
 8001d32:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	4618      	mov	r0, r3
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	4613      	mov	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4413      	add	r3, r2
 8001d4c:	3b05      	subs	r3, #5
 8001d4e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	635a      	str	r2, [r3, #52]	; 0x34
 8001d5a:	e04c      	b.n	8001df6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	2b0c      	cmp	r3, #12
 8001d62:	d824      	bhi.n	8001dae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4413      	add	r3, r2
 8001d74:	3b23      	subs	r3, #35	; 0x23
 8001d76:	221f      	movs	r2, #31
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	43da      	mvns	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	400a      	ands	r2, r1
 8001d84:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	4618      	mov	r0, r3
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685a      	ldr	r2, [r3, #4]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4413      	add	r3, r2
 8001d9e:	3b23      	subs	r3, #35	; 0x23
 8001da0:	fa00 f203 	lsl.w	r2, r0, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	430a      	orrs	r2, r1
 8001daa:	631a      	str	r2, [r3, #48]	; 0x30
 8001dac:	e023      	b.n	8001df6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685a      	ldr	r2, [r3, #4]
 8001db8:	4613      	mov	r3, r2
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	4413      	add	r3, r2
 8001dbe:	3b41      	subs	r3, #65	; 0x41
 8001dc0:	221f      	movs	r2, #31
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	43da      	mvns	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	400a      	ands	r2, r1
 8001dce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	4618      	mov	r0, r3
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685a      	ldr	r2, [r3, #4]
 8001de2:	4613      	mov	r3, r2
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	4413      	add	r3, r2
 8001de8:	3b41      	subs	r3, #65	; 0x41
 8001dea:	fa00 f203 	lsl.w	r2, r0, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	430a      	orrs	r2, r1
 8001df4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001df6:	4b29      	ldr	r3, [pc, #164]	; (8001e9c <HAL_ADC_ConfigChannel+0x250>)
 8001df8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a28      	ldr	r2, [pc, #160]	; (8001ea0 <HAL_ADC_ConfigChannel+0x254>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d10f      	bne.n	8001e24 <HAL_ADC_ConfigChannel+0x1d8>
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b12      	cmp	r3, #18
 8001e0a:	d10b      	bne.n	8001e24 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a1d      	ldr	r2, [pc, #116]	; (8001ea0 <HAL_ADC_ConfigChannel+0x254>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d12b      	bne.n	8001e86 <HAL_ADC_ConfigChannel+0x23a>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a1c      	ldr	r2, [pc, #112]	; (8001ea4 <HAL_ADC_ConfigChannel+0x258>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d003      	beq.n	8001e40 <HAL_ADC_ConfigChannel+0x1f4>
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b11      	cmp	r3, #17
 8001e3e:	d122      	bne.n	8001e86 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a11      	ldr	r2, [pc, #68]	; (8001ea4 <HAL_ADC_ConfigChannel+0x258>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d111      	bne.n	8001e86 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e62:	4b11      	ldr	r3, [pc, #68]	; (8001ea8 <HAL_ADC_ConfigChannel+0x25c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a11      	ldr	r2, [pc, #68]	; (8001eac <HAL_ADC_ConfigChannel+0x260>)
 8001e68:	fba2 2303 	umull	r2, r3, r2, r3
 8001e6c:	0c9a      	lsrs	r2, r3, #18
 8001e6e:	4613      	mov	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	4413      	add	r3, r2
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e78:	e002      	b.n	8001e80 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1f9      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001e8e:	2300      	movs	r3, #0
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	40012300 	.word	0x40012300
 8001ea0:	40012000 	.word	0x40012000
 8001ea4:	10000012 	.word	0x10000012
 8001ea8:	20000000 	.word	0x20000000
 8001eac:	431bde83 	.word	0x431bde83

08001eb0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001eb8:	4b79      	ldr	r3, [pc, #484]	; (80020a0 <ADC_Init+0x1f0>)
 8001eba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	685a      	ldr	r2, [r3, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	431a      	orrs	r2, r3
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ee4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	6859      	ldr	r1, [r3, #4]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	021a      	lsls	r2, r3, #8
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001f08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	6859      	ldr	r1, [r3, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6899      	ldr	r1, [r3, #8]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	68da      	ldr	r2, [r3, #12]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f42:	4a58      	ldr	r2, [pc, #352]	; (80020a4 <ADC_Init+0x1f4>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d022      	beq.n	8001f8e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	689a      	ldr	r2, [r3, #8]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f56:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6899      	ldr	r1, [r3, #8]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	689a      	ldr	r2, [r3, #8]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6899      	ldr	r1, [r3, #8]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	e00f      	b.n	8001fae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001fac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	689a      	ldr	r2, [r3, #8]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f022 0202 	bic.w	r2, r2, #2
 8001fbc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	6899      	ldr	r1, [r3, #8]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	7e1b      	ldrb	r3, [r3, #24]
 8001fc8:	005a      	lsls	r2, r3, #1
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d01b      	beq.n	8002014 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	685a      	ldr	r2, [r3, #4]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001fea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001ffa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	6859      	ldr	r1, [r3, #4]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002006:	3b01      	subs	r3, #1
 8002008:	035a      	lsls	r2, r3, #13
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	430a      	orrs	r2, r1
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	e007      	b.n	8002024 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	685a      	ldr	r2, [r3, #4]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002022:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002032:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	69db      	ldr	r3, [r3, #28]
 800203e:	3b01      	subs	r3, #1
 8002040:	051a      	lsls	r2, r3, #20
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	430a      	orrs	r2, r1
 8002048:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002058:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	6899      	ldr	r1, [r3, #8]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002066:	025a      	lsls	r2, r3, #9
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	430a      	orrs	r2, r1
 800206e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	689a      	ldr	r2, [r3, #8]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800207e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	6899      	ldr	r1, [r3, #8]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	029a      	lsls	r2, r3, #10
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	430a      	orrs	r2, r1
 8002092:	609a      	str	r2, [r3, #8]
}
 8002094:	bf00      	nop
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	40012300 	.word	0x40012300
 80020a4:	0f000001 	.word	0x0f000001

080020a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f003 0307 	and.w	r3, r3, #7
 80020b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b8:	4b0c      	ldr	r3, [pc, #48]	; (80020ec <__NVIC_SetPriorityGrouping+0x44>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020be:	68ba      	ldr	r2, [r7, #8]
 80020c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020c4:	4013      	ands	r3, r2
 80020c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020da:	4a04      	ldr	r2, [pc, #16]	; (80020ec <__NVIC_SetPriorityGrouping+0x44>)
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	60d3      	str	r3, [r2, #12]
}
 80020e0:	bf00      	nop
 80020e2:	3714      	adds	r7, #20
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	e000ed00 	.word	0xe000ed00

080020f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f4:	4b04      	ldr	r3, [pc, #16]	; (8002108 <__NVIC_GetPriorityGrouping+0x18>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	0a1b      	lsrs	r3, r3, #8
 80020fa:	f003 0307 	and.w	r3, r3, #7
}
 80020fe:	4618      	mov	r0, r3
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	2b00      	cmp	r3, #0
 800211c:	db0b      	blt.n	8002136 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	f003 021f 	and.w	r2, r3, #31
 8002124:	4907      	ldr	r1, [pc, #28]	; (8002144 <__NVIC_EnableIRQ+0x38>)
 8002126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212a:	095b      	lsrs	r3, r3, #5
 800212c:	2001      	movs	r0, #1
 800212e:	fa00 f202 	lsl.w	r2, r0, r2
 8002132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002136:	bf00      	nop
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	e000e100 	.word	0xe000e100

08002148 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	6039      	str	r1, [r7, #0]
 8002152:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002158:	2b00      	cmp	r3, #0
 800215a:	db0a      	blt.n	8002172 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	b2da      	uxtb	r2, r3
 8002160:	490c      	ldr	r1, [pc, #48]	; (8002194 <__NVIC_SetPriority+0x4c>)
 8002162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002166:	0112      	lsls	r2, r2, #4
 8002168:	b2d2      	uxtb	r2, r2
 800216a:	440b      	add	r3, r1
 800216c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002170:	e00a      	b.n	8002188 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	b2da      	uxtb	r2, r3
 8002176:	4908      	ldr	r1, [pc, #32]	; (8002198 <__NVIC_SetPriority+0x50>)
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	f003 030f 	and.w	r3, r3, #15
 800217e:	3b04      	subs	r3, #4
 8002180:	0112      	lsls	r2, r2, #4
 8002182:	b2d2      	uxtb	r2, r2
 8002184:	440b      	add	r3, r1
 8002186:	761a      	strb	r2, [r3, #24]
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr
 8002194:	e000e100 	.word	0xe000e100
 8002198:	e000ed00 	.word	0xe000ed00

0800219c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800219c:	b480      	push	{r7}
 800219e:	b089      	sub	sp, #36	; 0x24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f003 0307 	and.w	r3, r3, #7
 80021ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	f1c3 0307 	rsb	r3, r3, #7
 80021b6:	2b04      	cmp	r3, #4
 80021b8:	bf28      	it	cs
 80021ba:	2304      	movcs	r3, #4
 80021bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	3304      	adds	r3, #4
 80021c2:	2b06      	cmp	r3, #6
 80021c4:	d902      	bls.n	80021cc <NVIC_EncodePriority+0x30>
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	3b03      	subs	r3, #3
 80021ca:	e000      	b.n	80021ce <NVIC_EncodePriority+0x32>
 80021cc:	2300      	movs	r3, #0
 80021ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d0:	f04f 32ff 	mov.w	r2, #4294967295
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	43da      	mvns	r2, r3
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	401a      	ands	r2, r3
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021e4:	f04f 31ff 	mov.w	r1, #4294967295
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	fa01 f303 	lsl.w	r3, r1, r3
 80021ee:	43d9      	mvns	r1, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f4:	4313      	orrs	r3, r2
         );
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3724      	adds	r7, #36	; 0x24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b082      	sub	sp, #8
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7ff ff4c 	bl	80020a8 <__NVIC_SetPriorityGrouping>
}
 8002210:	bf00      	nop
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
 8002224:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800222a:	f7ff ff61 	bl	80020f0 <__NVIC_GetPriorityGrouping>
 800222e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	68b9      	ldr	r1, [r7, #8]
 8002234:	6978      	ldr	r0, [r7, #20]
 8002236:	f7ff ffb1 	bl	800219c <NVIC_EncodePriority>
 800223a:	4602      	mov	r2, r0
 800223c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002240:	4611      	mov	r1, r2
 8002242:	4618      	mov	r0, r3
 8002244:	f7ff ff80 	bl	8002148 <__NVIC_SetPriority>
}
 8002248:	bf00      	nop
 800224a:	3718      	adds	r7, #24
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	4603      	mov	r3, r0
 8002258:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800225a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff ff54 	bl	800210c <__NVIC_EnableIRQ>
}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e00e      	b.n	800229c <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	795b      	ldrb	r3, [r3, #5]
 8002282:	b2db      	uxtb	r3, r3
 8002284:	2b00      	cmp	r3, #0
 8002286:	d105      	bne.n	8002294 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff f90a 	bl	80014a8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80022b0:	f7ff fb22 	bl	80018f8 <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e099      	b.n	80023f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2202      	movs	r2, #2
 80022cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f022 0201 	bic.w	r2, r2, #1
 80022de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022e0:	e00f      	b.n	8002302 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022e2:	f7ff fb09 	bl	80018f8 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b05      	cmp	r3, #5
 80022ee:	d908      	bls.n	8002302 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2220      	movs	r2, #32
 80022f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2203      	movs	r2, #3
 80022fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e078      	b.n	80023f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0301 	and.w	r3, r3, #1
 800230c:	2b00      	cmp	r3, #0
 800230e:	d1e8      	bne.n	80022e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	4b38      	ldr	r3, [pc, #224]	; (80023fc <HAL_DMA_Init+0x158>)
 800231c:	4013      	ands	r3, r2
 800231e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685a      	ldr	r2, [r3, #4]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800232e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800233a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002346:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a1b      	ldr	r3, [r3, #32]
 800234c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800234e:	697a      	ldr	r2, [r7, #20]
 8002350:	4313      	orrs	r3, r2
 8002352:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	2b04      	cmp	r3, #4
 800235a:	d107      	bne.n	800236c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002364:	4313      	orrs	r3, r2
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	4313      	orrs	r3, r2
 800236a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	f023 0307 	bic.w	r3, r3, #7
 8002382:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	4313      	orrs	r3, r2
 800238c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002392:	2b04      	cmp	r3, #4
 8002394:	d117      	bne.n	80023c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	4313      	orrs	r3, r2
 800239e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d00e      	beq.n	80023c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 fa91 	bl	80028d0 <DMA_CheckFifoParam>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d008      	beq.n	80023c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2240      	movs	r2, #64	; 0x40
 80023b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80023c2:	2301      	movs	r3, #1
 80023c4:	e016      	b.n	80023f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	697a      	ldr	r2, [r7, #20]
 80023cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f000 fa48 	bl	8002864 <DMA_CalcBaseAndBitshift>
 80023d4:	4603      	mov	r3, r0
 80023d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023dc:	223f      	movs	r2, #63	; 0x3f
 80023de:	409a      	lsls	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	f010803f 	.word	0xf010803f

08002400 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
 800240c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800240e:	2300      	movs	r3, #0
 8002410:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002416:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800241e:	2b01      	cmp	r3, #1
 8002420:	d101      	bne.n	8002426 <HAL_DMA_Start_IT+0x26>
 8002422:	2302      	movs	r3, #2
 8002424:	e040      	b.n	80024a8 <HAL_DMA_Start_IT+0xa8>
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2201      	movs	r2, #1
 800242a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002434:	b2db      	uxtb	r3, r3
 8002436:	2b01      	cmp	r3, #1
 8002438:	d12f      	bne.n	800249a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2202      	movs	r2, #2
 800243e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2200      	movs	r2, #0
 8002446:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	68b9      	ldr	r1, [r7, #8]
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 f9da 	bl	8002808 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002458:	223f      	movs	r2, #63	; 0x3f
 800245a:	409a      	lsls	r2, r3
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f042 0216 	orr.w	r2, r2, #22
 800246e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002474:	2b00      	cmp	r3, #0
 8002476:	d007      	beq.n	8002488 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f042 0208 	orr.w	r2, r2, #8
 8002486:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f042 0201 	orr.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	e005      	b.n	80024a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80024a2:	2302      	movs	r3, #2
 80024a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80024a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d004      	beq.n	80024ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2280      	movs	r2, #128	; 0x80
 80024c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e00c      	b.n	80024e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2205      	movs	r2, #5
 80024d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0201 	bic.w	r2, r2, #1
 80024e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002500:	4b92      	ldr	r3, [pc, #584]	; (800274c <HAL_DMA_IRQHandler+0x258>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a92      	ldr	r2, [pc, #584]	; (8002750 <HAL_DMA_IRQHandler+0x25c>)
 8002506:	fba2 2303 	umull	r2, r3, r2, r3
 800250a:	0a9b      	lsrs	r3, r3, #10
 800250c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002512:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800251e:	2208      	movs	r2, #8
 8002520:	409a      	lsls	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	4013      	ands	r3, r2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d01a      	beq.n	8002560 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0304 	and.w	r3, r3, #4
 8002534:	2b00      	cmp	r3, #0
 8002536:	d013      	beq.n	8002560 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f022 0204 	bic.w	r2, r2, #4
 8002546:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800254c:	2208      	movs	r2, #8
 800254e:	409a      	lsls	r2, r3
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002558:	f043 0201 	orr.w	r2, r3, #1
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002564:	2201      	movs	r2, #1
 8002566:	409a      	lsls	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4013      	ands	r3, r2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d012      	beq.n	8002596 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	695b      	ldr	r3, [r3, #20]
 8002576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00b      	beq.n	8002596 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002582:	2201      	movs	r2, #1
 8002584:	409a      	lsls	r2, r3
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800258e:	f043 0202 	orr.w	r2, r3, #2
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800259a:	2204      	movs	r2, #4
 800259c:	409a      	lsls	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	4013      	ands	r3, r2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d012      	beq.n	80025cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d00b      	beq.n	80025cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b8:	2204      	movs	r2, #4
 80025ba:	409a      	lsls	r2, r3
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c4:	f043 0204 	orr.w	r2, r3, #4
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025d0:	2210      	movs	r2, #16
 80025d2:	409a      	lsls	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4013      	ands	r3, r2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d043      	beq.n	8002664 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0308 	and.w	r3, r3, #8
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d03c      	beq.n	8002664 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ee:	2210      	movs	r2, #16
 80025f0:	409a      	lsls	r2, r3
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d018      	beq.n	8002636 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d108      	bne.n	8002624 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	2b00      	cmp	r3, #0
 8002618:	d024      	beq.n	8002664 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	4798      	blx	r3
 8002622:	e01f      	b.n	8002664 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002628:	2b00      	cmp	r3, #0
 800262a:	d01b      	beq.n	8002664 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	4798      	blx	r3
 8002634:	e016      	b.n	8002664 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002640:	2b00      	cmp	r3, #0
 8002642:	d107      	bne.n	8002654 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f022 0208 	bic.w	r2, r2, #8
 8002652:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002668:	2220      	movs	r2, #32
 800266a:	409a      	lsls	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	4013      	ands	r3, r2
 8002670:	2b00      	cmp	r3, #0
 8002672:	f000 808e 	beq.w	8002792 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0310 	and.w	r3, r3, #16
 8002680:	2b00      	cmp	r3, #0
 8002682:	f000 8086 	beq.w	8002792 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800268a:	2220      	movs	r2, #32
 800268c:	409a      	lsls	r2, r3
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b05      	cmp	r3, #5
 800269c:	d136      	bne.n	800270c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0216 	bic.w	r2, r2, #22
 80026ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	695a      	ldr	r2, [r3, #20]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d103      	bne.n	80026ce <HAL_DMA_IRQHandler+0x1da>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d007      	beq.n	80026de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 0208 	bic.w	r2, r2, #8
 80026dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026e2:	223f      	movs	r2, #63	; 0x3f
 80026e4:	409a      	lsls	r2, r3
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2201      	movs	r2, #1
 80026f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d07d      	beq.n	80027fe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	4798      	blx	r3
        }
        return;
 800270a:	e078      	b.n	80027fe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d01c      	beq.n	8002754 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d108      	bne.n	800273a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272c:	2b00      	cmp	r3, #0
 800272e:	d030      	beq.n	8002792 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	4798      	blx	r3
 8002738:	e02b      	b.n	8002792 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800273e:	2b00      	cmp	r3, #0
 8002740:	d027      	beq.n	8002792 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	4798      	blx	r3
 800274a:	e022      	b.n	8002792 <HAL_DMA_IRQHandler+0x29e>
 800274c:	20000000 	.word	0x20000000
 8002750:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800275e:	2b00      	cmp	r3, #0
 8002760:	d10f      	bne.n	8002782 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f022 0210 	bic.w	r2, r2, #16
 8002770:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2201      	movs	r2, #1
 800277e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002796:	2b00      	cmp	r3, #0
 8002798:	d032      	beq.n	8002800 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d022      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2205      	movs	r2, #5
 80027aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 0201 	bic.w	r2, r2, #1
 80027bc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	3301      	adds	r3, #1
 80027c2:	60bb      	str	r3, [r7, #8]
 80027c4:	697a      	ldr	r2, [r7, #20]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d307      	bcc.n	80027da <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1f2      	bne.n	80027be <HAL_DMA_IRQHandler+0x2ca>
 80027d8:	e000      	b.n	80027dc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80027da:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d005      	beq.n	8002800 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	4798      	blx	r3
 80027fc:	e000      	b.n	8002800 <HAL_DMA_IRQHandler+0x30c>
        return;
 80027fe:	bf00      	nop
    }
  }
}
 8002800:	3718      	adds	r7, #24
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop

08002808 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
 8002814:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002824:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	2b40      	cmp	r3, #64	; 0x40
 8002834:	d108      	bne.n	8002848 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68ba      	ldr	r2, [r7, #8]
 8002844:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002846:	e007      	b.n	8002858 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68ba      	ldr	r2, [r7, #8]
 800284e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	60da      	str	r2, [r3, #12]
}
 8002858:	bf00      	nop
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	b2db      	uxtb	r3, r3
 8002872:	3b10      	subs	r3, #16
 8002874:	4a14      	ldr	r2, [pc, #80]	; (80028c8 <DMA_CalcBaseAndBitshift+0x64>)
 8002876:	fba2 2303 	umull	r2, r3, r2, r3
 800287a:	091b      	lsrs	r3, r3, #4
 800287c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800287e:	4a13      	ldr	r2, [pc, #76]	; (80028cc <DMA_CalcBaseAndBitshift+0x68>)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	4413      	add	r3, r2
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	461a      	mov	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2b03      	cmp	r3, #3
 8002890:	d909      	bls.n	80028a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800289a:	f023 0303 	bic.w	r3, r3, #3
 800289e:	1d1a      	adds	r2, r3, #4
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	659a      	str	r2, [r3, #88]	; 0x58
 80028a4:	e007      	b.n	80028b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80028ae:	f023 0303 	bic.w	r3, r3, #3
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3714      	adds	r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	aaaaaaab 	.word	0xaaaaaaab
 80028cc:	080052e4 	.word	0x080052e4

080028d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	699b      	ldr	r3, [r3, #24]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d11f      	bne.n	800292a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	2b03      	cmp	r3, #3
 80028ee:	d855      	bhi.n	800299c <DMA_CheckFifoParam+0xcc>
 80028f0:	a201      	add	r2, pc, #4	; (adr r2, 80028f8 <DMA_CheckFifoParam+0x28>)
 80028f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028f6:	bf00      	nop
 80028f8:	08002909 	.word	0x08002909
 80028fc:	0800291b 	.word	0x0800291b
 8002900:	08002909 	.word	0x08002909
 8002904:	0800299d 	.word	0x0800299d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d045      	beq.n	80029a0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002918:	e042      	b.n	80029a0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002922:	d13f      	bne.n	80029a4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002928:	e03c      	b.n	80029a4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002932:	d121      	bne.n	8002978 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	2b03      	cmp	r3, #3
 8002938:	d836      	bhi.n	80029a8 <DMA_CheckFifoParam+0xd8>
 800293a:	a201      	add	r2, pc, #4	; (adr r2, 8002940 <DMA_CheckFifoParam+0x70>)
 800293c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002940:	08002951 	.word	0x08002951
 8002944:	08002957 	.word	0x08002957
 8002948:	08002951 	.word	0x08002951
 800294c:	08002969 	.word	0x08002969
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	73fb      	strb	r3, [r7, #15]
      break;
 8002954:	e02f      	b.n	80029b6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d024      	beq.n	80029ac <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002966:	e021      	b.n	80029ac <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800296c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002970:	d11e      	bne.n	80029b0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002976:	e01b      	b.n	80029b0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	2b02      	cmp	r3, #2
 800297c:	d902      	bls.n	8002984 <DMA_CheckFifoParam+0xb4>
 800297e:	2b03      	cmp	r3, #3
 8002980:	d003      	beq.n	800298a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002982:	e018      	b.n	80029b6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	73fb      	strb	r3, [r7, #15]
      break;
 8002988:	e015      	b.n	80029b6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00e      	beq.n	80029b4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	73fb      	strb	r3, [r7, #15]
      break;
 800299a:	e00b      	b.n	80029b4 <DMA_CheckFifoParam+0xe4>
      break;
 800299c:	bf00      	nop
 800299e:	e00a      	b.n	80029b6 <DMA_CheckFifoParam+0xe6>
      break;
 80029a0:	bf00      	nop
 80029a2:	e008      	b.n	80029b6 <DMA_CheckFifoParam+0xe6>
      break;
 80029a4:	bf00      	nop
 80029a6:	e006      	b.n	80029b6 <DMA_CheckFifoParam+0xe6>
      break;
 80029a8:	bf00      	nop
 80029aa:	e004      	b.n	80029b6 <DMA_CheckFifoParam+0xe6>
      break;
 80029ac:	bf00      	nop
 80029ae:	e002      	b.n	80029b6 <DMA_CheckFifoParam+0xe6>
      break;   
 80029b0:	bf00      	nop
 80029b2:	e000      	b.n	80029b6 <DMA_CheckFifoParam+0xe6>
      break;
 80029b4:	bf00      	nop
    }
  } 
  
  return status; 
 80029b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b089      	sub	sp, #36	; 0x24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029d2:	2300      	movs	r3, #0
 80029d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029d6:	2300      	movs	r3, #0
 80029d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029da:	2300      	movs	r3, #0
 80029dc:	61fb      	str	r3, [r7, #28]
 80029de:	e159      	b.n	8002c94 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029e0:	2201      	movs	r2, #1
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	4013      	ands	r3, r2
 80029f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	f040 8148 	bne.w	8002c8e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d00b      	beq.n	8002a1e <HAL_GPIO_Init+0x5a>
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d007      	beq.n	8002a1e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a12:	2b11      	cmp	r3, #17
 8002a14:	d003      	beq.n	8002a1e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b12      	cmp	r3, #18
 8002a1c:	d130      	bne.n	8002a80 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	2203      	movs	r2, #3
 8002a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2e:	43db      	mvns	r3, r3
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	4013      	ands	r3, r2
 8002a34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	68da      	ldr	r2, [r3, #12]
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a54:	2201      	movs	r2, #1
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5c:	43db      	mvns	r3, r3
 8002a5e:	69ba      	ldr	r2, [r7, #24]
 8002a60:	4013      	ands	r3, r2
 8002a62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	091b      	lsrs	r3, r3, #4
 8002a6a:	f003 0201 	and.w	r2, r3, #1
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43db      	mvns	r3, r3
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	4013      	ands	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	689a      	ldr	r2, [r3, #8]
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d003      	beq.n	8002ac0 <HAL_GPIO_Init+0xfc>
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	2b12      	cmp	r3, #18
 8002abe:	d123      	bne.n	8002b08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	08da      	lsrs	r2, r3, #3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	3208      	adds	r2, #8
 8002ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002acc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	f003 0307 	and.w	r3, r3, #7
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	220f      	movs	r2, #15
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	43db      	mvns	r3, r3
 8002ade:	69ba      	ldr	r2, [r7, #24]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	691a      	ldr	r2, [r3, #16]
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	08da      	lsrs	r2, r3, #3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	3208      	adds	r2, #8
 8002b02:	69b9      	ldr	r1, [r7, #24]
 8002b04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	2203      	movs	r2, #3
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f003 0203 	and.w	r2, r3, #3
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f000 80a2 	beq.w	8002c8e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]
 8002b4e:	4b56      	ldr	r3, [pc, #344]	; (8002ca8 <HAL_GPIO_Init+0x2e4>)
 8002b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b52:	4a55      	ldr	r2, [pc, #340]	; (8002ca8 <HAL_GPIO_Init+0x2e4>)
 8002b54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b58:	6453      	str	r3, [r2, #68]	; 0x44
 8002b5a:	4b53      	ldr	r3, [pc, #332]	; (8002ca8 <HAL_GPIO_Init+0x2e4>)
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b66:	4a51      	ldr	r2, [pc, #324]	; (8002cac <HAL_GPIO_Init+0x2e8>)
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	089b      	lsrs	r3, r3, #2
 8002b6c:	3302      	adds	r3, #2
 8002b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	220f      	movs	r2, #15
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4013      	ands	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a48      	ldr	r2, [pc, #288]	; (8002cb0 <HAL_GPIO_Init+0x2ec>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d019      	beq.n	8002bc6 <HAL_GPIO_Init+0x202>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a47      	ldr	r2, [pc, #284]	; (8002cb4 <HAL_GPIO_Init+0x2f0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d013      	beq.n	8002bc2 <HAL_GPIO_Init+0x1fe>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a46      	ldr	r2, [pc, #280]	; (8002cb8 <HAL_GPIO_Init+0x2f4>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d00d      	beq.n	8002bbe <HAL_GPIO_Init+0x1fa>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a45      	ldr	r2, [pc, #276]	; (8002cbc <HAL_GPIO_Init+0x2f8>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d007      	beq.n	8002bba <HAL_GPIO_Init+0x1f6>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a44      	ldr	r2, [pc, #272]	; (8002cc0 <HAL_GPIO_Init+0x2fc>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d101      	bne.n	8002bb6 <HAL_GPIO_Init+0x1f2>
 8002bb2:	2304      	movs	r3, #4
 8002bb4:	e008      	b.n	8002bc8 <HAL_GPIO_Init+0x204>
 8002bb6:	2307      	movs	r3, #7
 8002bb8:	e006      	b.n	8002bc8 <HAL_GPIO_Init+0x204>
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e004      	b.n	8002bc8 <HAL_GPIO_Init+0x204>
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	e002      	b.n	8002bc8 <HAL_GPIO_Init+0x204>
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e000      	b.n	8002bc8 <HAL_GPIO_Init+0x204>
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	69fa      	ldr	r2, [r7, #28]
 8002bca:	f002 0203 	and.w	r2, r2, #3
 8002bce:	0092      	lsls	r2, r2, #2
 8002bd0:	4093      	lsls	r3, r2
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bd8:	4934      	ldr	r1, [pc, #208]	; (8002cac <HAL_GPIO_Init+0x2e8>)
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	089b      	lsrs	r3, r3, #2
 8002bde:	3302      	adds	r3, #2
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002be6:	4b37      	ldr	r3, [pc, #220]	; (8002cc4 <HAL_GPIO_Init+0x300>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	43db      	mvns	r3, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d003      	beq.n	8002c0a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c0a:	4a2e      	ldr	r2, [pc, #184]	; (8002cc4 <HAL_GPIO_Init+0x300>)
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c10:	4b2c      	ldr	r3, [pc, #176]	; (8002cc4 <HAL_GPIO_Init+0x300>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d003      	beq.n	8002c34 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c34:	4a23      	ldr	r2, [pc, #140]	; (8002cc4 <HAL_GPIO_Init+0x300>)
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c3a:	4b22      	ldr	r3, [pc, #136]	; (8002cc4 <HAL_GPIO_Init+0x300>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	43db      	mvns	r3, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4013      	ands	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c5e:	4a19      	ldr	r2, [pc, #100]	; (8002cc4 <HAL_GPIO_Init+0x300>)
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c64:	4b17      	ldr	r3, [pc, #92]	; (8002cc4 <HAL_GPIO_Init+0x300>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4013      	ands	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d003      	beq.n	8002c88 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c88:	4a0e      	ldr	r2, [pc, #56]	; (8002cc4 <HAL_GPIO_Init+0x300>)
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	3301      	adds	r3, #1
 8002c92:	61fb      	str	r3, [r7, #28]
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	2b0f      	cmp	r3, #15
 8002c98:	f67f aea2 	bls.w	80029e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c9c:	bf00      	nop
 8002c9e:	3724      	adds	r7, #36	; 0x24
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	40013800 	.word	0x40013800
 8002cb0:	40020000 	.word	0x40020000
 8002cb4:	40020400 	.word	0x40020400
 8002cb8:	40020800 	.word	0x40020800
 8002cbc:	40020c00 	.word	0x40020c00
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	40013c00 	.word	0x40013c00

08002cc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	807b      	strh	r3, [r7, #2]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cd8:	787b      	ldrb	r3, [r7, #1]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d003      	beq.n	8002ce6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cde:	887a      	ldrh	r2, [r7, #2]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ce4:	e003      	b.n	8002cee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ce6:	887b      	ldrh	r3, [r7, #2]
 8002ce8:	041a      	lsls	r2, r3, #16
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	619a      	str	r2, [r3, #24]
}
 8002cee:	bf00      	nop
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
	...

08002cfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e25b      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d075      	beq.n	8002e06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d1a:	4ba3      	ldr	r3, [pc, #652]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 030c 	and.w	r3, r3, #12
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d00c      	beq.n	8002d40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d26:	4ba0      	ldr	r3, [pc, #640]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d2e:	2b08      	cmp	r3, #8
 8002d30:	d112      	bne.n	8002d58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d32:	4b9d      	ldr	r3, [pc, #628]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d3e:	d10b      	bne.n	8002d58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d40:	4b99      	ldr	r3, [pc, #612]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d05b      	beq.n	8002e04 <HAL_RCC_OscConfig+0x108>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d157      	bne.n	8002e04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e236      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d60:	d106      	bne.n	8002d70 <HAL_RCC_OscConfig+0x74>
 8002d62:	4b91      	ldr	r3, [pc, #580]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a90      	ldr	r2, [pc, #576]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d6c:	6013      	str	r3, [r2, #0]
 8002d6e:	e01d      	b.n	8002dac <HAL_RCC_OscConfig+0xb0>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d78:	d10c      	bne.n	8002d94 <HAL_RCC_OscConfig+0x98>
 8002d7a:	4b8b      	ldr	r3, [pc, #556]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a8a      	ldr	r2, [pc, #552]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d84:	6013      	str	r3, [r2, #0]
 8002d86:	4b88      	ldr	r3, [pc, #544]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a87      	ldr	r2, [pc, #540]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d90:	6013      	str	r3, [r2, #0]
 8002d92:	e00b      	b.n	8002dac <HAL_RCC_OscConfig+0xb0>
 8002d94:	4b84      	ldr	r3, [pc, #528]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a83      	ldr	r2, [pc, #524]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d9e:	6013      	str	r3, [r2, #0]
 8002da0:	4b81      	ldr	r3, [pc, #516]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a80      	ldr	r2, [pc, #512]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002daa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d013      	beq.n	8002ddc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db4:	f7fe fda0 	bl	80018f8 <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dbc:	f7fe fd9c 	bl	80018f8 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b64      	cmp	r3, #100	; 0x64
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e1fb      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dce:	4b76      	ldr	r3, [pc, #472]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d0f0      	beq.n	8002dbc <HAL_RCC_OscConfig+0xc0>
 8002dda:	e014      	b.n	8002e06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ddc:	f7fe fd8c 	bl	80018f8 <HAL_GetTick>
 8002de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002de4:	f7fe fd88 	bl	80018f8 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b64      	cmp	r3, #100	; 0x64
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e1e7      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002df6:	4b6c      	ldr	r3, [pc, #432]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f0      	bne.n	8002de4 <HAL_RCC_OscConfig+0xe8>
 8002e02:	e000      	b.n	8002e06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d063      	beq.n	8002eda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e12:	4b65      	ldr	r3, [pc, #404]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f003 030c 	and.w	r3, r3, #12
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00b      	beq.n	8002e36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e1e:	4b62      	ldr	r3, [pc, #392]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e26:	2b08      	cmp	r3, #8
 8002e28:	d11c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e2a:	4b5f      	ldr	r3, [pc, #380]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d116      	bne.n	8002e64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e36:	4b5c      	ldr	r3, [pc, #368]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d005      	beq.n	8002e4e <HAL_RCC_OscConfig+0x152>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d001      	beq.n	8002e4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e1bb      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e4e:	4b56      	ldr	r3, [pc, #344]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	4952      	ldr	r1, [pc, #328]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e62:	e03a      	b.n	8002eda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d020      	beq.n	8002eae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e6c:	4b4f      	ldr	r3, [pc, #316]	; (8002fac <HAL_RCC_OscConfig+0x2b0>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e72:	f7fe fd41 	bl	80018f8 <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e78:	e008      	b.n	8002e8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e7a:	f7fe fd3d 	bl	80018f8 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e19c      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e8c:	4b46      	ldr	r3, [pc, #280]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0f0      	beq.n	8002e7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e98:	4b43      	ldr	r3, [pc, #268]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	00db      	lsls	r3, r3, #3
 8002ea6:	4940      	ldr	r1, [pc, #256]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	600b      	str	r3, [r1, #0]
 8002eac:	e015      	b.n	8002eda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eae:	4b3f      	ldr	r3, [pc, #252]	; (8002fac <HAL_RCC_OscConfig+0x2b0>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb4:	f7fe fd20 	bl	80018f8 <HAL_GetTick>
 8002eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eba:	e008      	b.n	8002ece <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ebc:	f7fe fd1c 	bl	80018f8 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e17b      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ece:	4b36      	ldr	r3, [pc, #216]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1f0      	bne.n	8002ebc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0308 	and.w	r3, r3, #8
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d030      	beq.n	8002f48 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d016      	beq.n	8002f1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eee:	4b30      	ldr	r3, [pc, #192]	; (8002fb0 <HAL_RCC_OscConfig+0x2b4>)
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ef4:	f7fe fd00 	bl	80018f8 <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002efc:	f7fe fcfc 	bl	80018f8 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e15b      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f0e:	4b26      	ldr	r3, [pc, #152]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002f10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0f0      	beq.n	8002efc <HAL_RCC_OscConfig+0x200>
 8002f1a:	e015      	b.n	8002f48 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f1c:	4b24      	ldr	r3, [pc, #144]	; (8002fb0 <HAL_RCC_OscConfig+0x2b4>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f22:	f7fe fce9 	bl	80018f8 <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f2a:	f7fe fce5 	bl	80018f8 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e144      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f3c:	4b1a      	ldr	r3, [pc, #104]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d1f0      	bne.n	8002f2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80a0 	beq.w	8003096 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f56:	2300      	movs	r3, #0
 8002f58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f5a:	4b13      	ldr	r3, [pc, #76]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10f      	bne.n	8002f86 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	60bb      	str	r3, [r7, #8]
 8002f6a:	4b0f      	ldr	r3, [pc, #60]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	4a0e      	ldr	r2, [pc, #56]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f74:	6413      	str	r3, [r2, #64]	; 0x40
 8002f76:	4b0c      	ldr	r3, [pc, #48]	; (8002fa8 <HAL_RCC_OscConfig+0x2ac>)
 8002f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f7e:	60bb      	str	r3, [r7, #8]
 8002f80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f82:	2301      	movs	r3, #1
 8002f84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f86:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <HAL_RCC_OscConfig+0x2b8>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d121      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f92:	4b08      	ldr	r3, [pc, #32]	; (8002fb4 <HAL_RCC_OscConfig+0x2b8>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a07      	ldr	r2, [pc, #28]	; (8002fb4 <HAL_RCC_OscConfig+0x2b8>)
 8002f98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f9e:	f7fe fcab 	bl	80018f8 <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa4:	e011      	b.n	8002fca <HAL_RCC_OscConfig+0x2ce>
 8002fa6:	bf00      	nop
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	42470000 	.word	0x42470000
 8002fb0:	42470e80 	.word	0x42470e80
 8002fb4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fb8:	f7fe fc9e 	bl	80018f8 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e0fd      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fca:	4b81      	ldr	r3, [pc, #516]	; (80031d0 <HAL_RCC_OscConfig+0x4d4>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d0f0      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d106      	bne.n	8002fec <HAL_RCC_OscConfig+0x2f0>
 8002fde:	4b7d      	ldr	r3, [pc, #500]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8002fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe2:	4a7c      	ldr	r2, [pc, #496]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	6713      	str	r3, [r2, #112]	; 0x70
 8002fea:	e01c      	b.n	8003026 <HAL_RCC_OscConfig+0x32a>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	2b05      	cmp	r3, #5
 8002ff2:	d10c      	bne.n	800300e <HAL_RCC_OscConfig+0x312>
 8002ff4:	4b77      	ldr	r3, [pc, #476]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8002ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff8:	4a76      	ldr	r2, [pc, #472]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8002ffa:	f043 0304 	orr.w	r3, r3, #4
 8002ffe:	6713      	str	r3, [r2, #112]	; 0x70
 8003000:	4b74      	ldr	r3, [pc, #464]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8003002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003004:	4a73      	ldr	r2, [pc, #460]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8003006:	f043 0301 	orr.w	r3, r3, #1
 800300a:	6713      	str	r3, [r2, #112]	; 0x70
 800300c:	e00b      	b.n	8003026 <HAL_RCC_OscConfig+0x32a>
 800300e:	4b71      	ldr	r3, [pc, #452]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8003010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003012:	4a70      	ldr	r2, [pc, #448]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8003014:	f023 0301 	bic.w	r3, r3, #1
 8003018:	6713      	str	r3, [r2, #112]	; 0x70
 800301a:	4b6e      	ldr	r3, [pc, #440]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 800301c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800301e:	4a6d      	ldr	r2, [pc, #436]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8003020:	f023 0304 	bic.w	r3, r3, #4
 8003024:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d015      	beq.n	800305a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302e:	f7fe fc63 	bl	80018f8 <HAL_GetTick>
 8003032:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003034:	e00a      	b.n	800304c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003036:	f7fe fc5f 	bl	80018f8 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	f241 3288 	movw	r2, #5000	; 0x1388
 8003044:	4293      	cmp	r3, r2
 8003046:	d901      	bls.n	800304c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	e0bc      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800304c:	4b61      	ldr	r3, [pc, #388]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 800304e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0ee      	beq.n	8003036 <HAL_RCC_OscConfig+0x33a>
 8003058:	e014      	b.n	8003084 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800305a:	f7fe fc4d 	bl	80018f8 <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003060:	e00a      	b.n	8003078 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003062:	f7fe fc49 	bl	80018f8 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003070:	4293      	cmp	r3, r2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e0a6      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003078:	4b56      	ldr	r3, [pc, #344]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 800307a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800307c:	f003 0302 	and.w	r3, r3, #2
 8003080:	2b00      	cmp	r3, #0
 8003082:	d1ee      	bne.n	8003062 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003084:	7dfb      	ldrb	r3, [r7, #23]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d105      	bne.n	8003096 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800308a:	4b52      	ldr	r3, [pc, #328]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 800308c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308e:	4a51      	ldr	r2, [pc, #324]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8003090:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003094:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	2b00      	cmp	r3, #0
 800309c:	f000 8092 	beq.w	80031c4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030a0:	4b4c      	ldr	r3, [pc, #304]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f003 030c 	and.w	r3, r3, #12
 80030a8:	2b08      	cmp	r3, #8
 80030aa:	d05c      	beq.n	8003166 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d141      	bne.n	8003138 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030b4:	4b48      	ldr	r3, [pc, #288]	; (80031d8 <HAL_RCC_OscConfig+0x4dc>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ba:	f7fe fc1d 	bl	80018f8 <HAL_GetTick>
 80030be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030c0:	e008      	b.n	80030d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030c2:	f7fe fc19 	bl	80018f8 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e078      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d4:	4b3f      	ldr	r3, [pc, #252]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1f0      	bne.n	80030c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	69da      	ldr	r2, [r3, #28]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	431a      	orrs	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	019b      	lsls	r3, r3, #6
 80030f0:	431a      	orrs	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f6:	085b      	lsrs	r3, r3, #1
 80030f8:	3b01      	subs	r3, #1
 80030fa:	041b      	lsls	r3, r3, #16
 80030fc:	431a      	orrs	r2, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003102:	061b      	lsls	r3, r3, #24
 8003104:	4933      	ldr	r1, [pc, #204]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8003106:	4313      	orrs	r3, r2
 8003108:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800310a:	4b33      	ldr	r3, [pc, #204]	; (80031d8 <HAL_RCC_OscConfig+0x4dc>)
 800310c:	2201      	movs	r2, #1
 800310e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003110:	f7fe fbf2 	bl	80018f8 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003116:	e008      	b.n	800312a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003118:	f7fe fbee 	bl	80018f8 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e04d      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800312a:	4b2a      	ldr	r3, [pc, #168]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d0f0      	beq.n	8003118 <HAL_RCC_OscConfig+0x41c>
 8003136:	e045      	b.n	80031c4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003138:	4b27      	ldr	r3, [pc, #156]	; (80031d8 <HAL_RCC_OscConfig+0x4dc>)
 800313a:	2200      	movs	r2, #0
 800313c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313e:	f7fe fbdb 	bl	80018f8 <HAL_GetTick>
 8003142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003144:	e008      	b.n	8003158 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003146:	f7fe fbd7 	bl	80018f8 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e036      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003158:	4b1e      	ldr	r3, [pc, #120]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d1f0      	bne.n	8003146 <HAL_RCC_OscConfig+0x44a>
 8003164:	e02e      	b.n	80031c4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d101      	bne.n	8003172 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e029      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003172:	4b18      	ldr	r3, [pc, #96]	; (80031d4 <HAL_RCC_OscConfig+0x4d8>)
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	429a      	cmp	r2, r3
 8003184:	d11c      	bne.n	80031c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003190:	429a      	cmp	r2, r3
 8003192:	d115      	bne.n	80031c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800319a:	4013      	ands	r3, r2
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d10d      	bne.n	80031c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d106      	bne.n	80031c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031bc:	429a      	cmp	r2, r3
 80031be:	d001      	beq.n	80031c4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e000      	b.n	80031c6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3718      	adds	r7, #24
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	40007000 	.word	0x40007000
 80031d4:	40023800 	.word	0x40023800
 80031d8:	42470060 	.word	0x42470060

080031dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d101      	bne.n	80031f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e0cc      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031f0:	4b68      	ldr	r3, [pc, #416]	; (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 030f 	and.w	r3, r3, #15
 80031f8:	683a      	ldr	r2, [r7, #0]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d90c      	bls.n	8003218 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031fe:	4b65      	ldr	r3, [pc, #404]	; (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 8003200:	683a      	ldr	r2, [r7, #0]
 8003202:	b2d2      	uxtb	r2, r2
 8003204:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003206:	4b63      	ldr	r3, [pc, #396]	; (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 030f 	and.w	r3, r3, #15
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	429a      	cmp	r2, r3
 8003212:	d001      	beq.n	8003218 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e0b8      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0302 	and.w	r3, r3, #2
 8003220:	2b00      	cmp	r3, #0
 8003222:	d020      	beq.n	8003266 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0304 	and.w	r3, r3, #4
 800322c:	2b00      	cmp	r3, #0
 800322e:	d005      	beq.n	800323c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003230:	4b59      	ldr	r3, [pc, #356]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	4a58      	ldr	r2, [pc, #352]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003236:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800323a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0308 	and.w	r3, r3, #8
 8003244:	2b00      	cmp	r3, #0
 8003246:	d005      	beq.n	8003254 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003248:	4b53      	ldr	r3, [pc, #332]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	4a52      	ldr	r2, [pc, #328]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800324e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003252:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003254:	4b50      	ldr	r3, [pc, #320]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	494d      	ldr	r1, [pc, #308]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003262:	4313      	orrs	r3, r2
 8003264:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d044      	beq.n	80032fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d107      	bne.n	800328a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327a:	4b47      	ldr	r3, [pc, #284]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d119      	bne.n	80032ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e07f      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	2b02      	cmp	r3, #2
 8003290:	d003      	beq.n	800329a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003296:	2b03      	cmp	r3, #3
 8003298:	d107      	bne.n	80032aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800329a:	4b3f      	ldr	r3, [pc, #252]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d109      	bne.n	80032ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e06f      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032aa:	4b3b      	ldr	r3, [pc, #236]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e067      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032ba:	4b37      	ldr	r3, [pc, #220]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f023 0203 	bic.w	r2, r3, #3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	4934      	ldr	r1, [pc, #208]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032cc:	f7fe fb14 	bl	80018f8 <HAL_GetTick>
 80032d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032d2:	e00a      	b.n	80032ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032d4:	f7fe fb10 	bl	80018f8 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	f241 3288 	movw	r2, #5000	; 0x1388
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d901      	bls.n	80032ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e04f      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ea:	4b2b      	ldr	r3, [pc, #172]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f003 020c 	and.w	r2, r3, #12
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d1eb      	bne.n	80032d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032fc:	4b25      	ldr	r3, [pc, #148]	; (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 030f 	and.w	r3, r3, #15
 8003304:	683a      	ldr	r2, [r7, #0]
 8003306:	429a      	cmp	r2, r3
 8003308:	d20c      	bcs.n	8003324 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800330a:	4b22      	ldr	r3, [pc, #136]	; (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003312:	4b20      	ldr	r3, [pc, #128]	; (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 030f 	and.w	r3, r3, #15
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	429a      	cmp	r2, r3
 800331e:	d001      	beq.n	8003324 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e032      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	2b00      	cmp	r3, #0
 800332e:	d008      	beq.n	8003342 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003330:	4b19      	ldr	r3, [pc, #100]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	4916      	ldr	r1, [pc, #88]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800333e:	4313      	orrs	r3, r2
 8003340:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0308 	and.w	r3, r3, #8
 800334a:	2b00      	cmp	r3, #0
 800334c:	d009      	beq.n	8003362 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800334e:	4b12      	ldr	r3, [pc, #72]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	490e      	ldr	r1, [pc, #56]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800335e:	4313      	orrs	r3, r2
 8003360:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003362:	f000 f821 	bl	80033a8 <HAL_RCC_GetSysClockFreq>
 8003366:	4601      	mov	r1, r0
 8003368:	4b0b      	ldr	r3, [pc, #44]	; (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	091b      	lsrs	r3, r3, #4
 800336e:	f003 030f 	and.w	r3, r3, #15
 8003372:	4a0a      	ldr	r2, [pc, #40]	; (800339c <HAL_RCC_ClockConfig+0x1c0>)
 8003374:	5cd3      	ldrb	r3, [r2, r3]
 8003376:	fa21 f303 	lsr.w	r3, r1, r3
 800337a:	4a09      	ldr	r2, [pc, #36]	; (80033a0 <HAL_RCC_ClockConfig+0x1c4>)
 800337c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800337e:	4b09      	ldr	r3, [pc, #36]	; (80033a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f7fe f96a 	bl	800165c <HAL_InitTick>

  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40023c00 	.word	0x40023c00
 8003398:	40023800 	.word	0x40023800
 800339c:	080052cc 	.word	0x080052cc
 80033a0:	20000000 	.word	0x20000000
 80033a4:	20000004 	.word	0x20000004

080033a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80033ae:	2300      	movs	r3, #0
 80033b0:	607b      	str	r3, [r7, #4]
 80033b2:	2300      	movs	r3, #0
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	2300      	movs	r3, #0
 80033b8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033be:	4b50      	ldr	r3, [pc, #320]	; (8003500 <HAL_RCC_GetSysClockFreq+0x158>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d007      	beq.n	80033da <HAL_RCC_GetSysClockFreq+0x32>
 80033ca:	2b08      	cmp	r3, #8
 80033cc:	d008      	beq.n	80033e0 <HAL_RCC_GetSysClockFreq+0x38>
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	f040 808d 	bne.w	80034ee <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033d4:	4b4b      	ldr	r3, [pc, #300]	; (8003504 <HAL_RCC_GetSysClockFreq+0x15c>)
 80033d6:	60bb      	str	r3, [r7, #8]
       break;
 80033d8:	e08c      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033da:	4b4b      	ldr	r3, [pc, #300]	; (8003508 <HAL_RCC_GetSysClockFreq+0x160>)
 80033dc:	60bb      	str	r3, [r7, #8]
      break;
 80033de:	e089      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033e0:	4b47      	ldr	r3, [pc, #284]	; (8003500 <HAL_RCC_GetSysClockFreq+0x158>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033ea:	4b45      	ldr	r3, [pc, #276]	; (8003500 <HAL_RCC_GetSysClockFreq+0x158>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d023      	beq.n	800343e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033f6:	4b42      	ldr	r3, [pc, #264]	; (8003500 <HAL_RCC_GetSysClockFreq+0x158>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	099b      	lsrs	r3, r3, #6
 80033fc:	f04f 0400 	mov.w	r4, #0
 8003400:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	ea03 0501 	and.w	r5, r3, r1
 800340c:	ea04 0602 	and.w	r6, r4, r2
 8003410:	4a3d      	ldr	r2, [pc, #244]	; (8003508 <HAL_RCC_GetSysClockFreq+0x160>)
 8003412:	fb02 f106 	mul.w	r1, r2, r6
 8003416:	2200      	movs	r2, #0
 8003418:	fb02 f205 	mul.w	r2, r2, r5
 800341c:	440a      	add	r2, r1
 800341e:	493a      	ldr	r1, [pc, #232]	; (8003508 <HAL_RCC_GetSysClockFreq+0x160>)
 8003420:	fba5 0101 	umull	r0, r1, r5, r1
 8003424:	1853      	adds	r3, r2, r1
 8003426:	4619      	mov	r1, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f04f 0400 	mov.w	r4, #0
 800342e:	461a      	mov	r2, r3
 8003430:	4623      	mov	r3, r4
 8003432:	f7fc ff2d 	bl	8000290 <__aeabi_uldivmod>
 8003436:	4603      	mov	r3, r0
 8003438:	460c      	mov	r4, r1
 800343a:	60fb      	str	r3, [r7, #12]
 800343c:	e049      	b.n	80034d2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800343e:	4b30      	ldr	r3, [pc, #192]	; (8003500 <HAL_RCC_GetSysClockFreq+0x158>)
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	099b      	lsrs	r3, r3, #6
 8003444:	f04f 0400 	mov.w	r4, #0
 8003448:	f240 11ff 	movw	r1, #511	; 0x1ff
 800344c:	f04f 0200 	mov.w	r2, #0
 8003450:	ea03 0501 	and.w	r5, r3, r1
 8003454:	ea04 0602 	and.w	r6, r4, r2
 8003458:	4629      	mov	r1, r5
 800345a:	4632      	mov	r2, r6
 800345c:	f04f 0300 	mov.w	r3, #0
 8003460:	f04f 0400 	mov.w	r4, #0
 8003464:	0154      	lsls	r4, r2, #5
 8003466:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800346a:	014b      	lsls	r3, r1, #5
 800346c:	4619      	mov	r1, r3
 800346e:	4622      	mov	r2, r4
 8003470:	1b49      	subs	r1, r1, r5
 8003472:	eb62 0206 	sbc.w	r2, r2, r6
 8003476:	f04f 0300 	mov.w	r3, #0
 800347a:	f04f 0400 	mov.w	r4, #0
 800347e:	0194      	lsls	r4, r2, #6
 8003480:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003484:	018b      	lsls	r3, r1, #6
 8003486:	1a5b      	subs	r3, r3, r1
 8003488:	eb64 0402 	sbc.w	r4, r4, r2
 800348c:	f04f 0100 	mov.w	r1, #0
 8003490:	f04f 0200 	mov.w	r2, #0
 8003494:	00e2      	lsls	r2, r4, #3
 8003496:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800349a:	00d9      	lsls	r1, r3, #3
 800349c:	460b      	mov	r3, r1
 800349e:	4614      	mov	r4, r2
 80034a0:	195b      	adds	r3, r3, r5
 80034a2:	eb44 0406 	adc.w	r4, r4, r6
 80034a6:	f04f 0100 	mov.w	r1, #0
 80034aa:	f04f 0200 	mov.w	r2, #0
 80034ae:	02a2      	lsls	r2, r4, #10
 80034b0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80034b4:	0299      	lsls	r1, r3, #10
 80034b6:	460b      	mov	r3, r1
 80034b8:	4614      	mov	r4, r2
 80034ba:	4618      	mov	r0, r3
 80034bc:	4621      	mov	r1, r4
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f04f 0400 	mov.w	r4, #0
 80034c4:	461a      	mov	r2, r3
 80034c6:	4623      	mov	r3, r4
 80034c8:	f7fc fee2 	bl	8000290 <__aeabi_uldivmod>
 80034cc:	4603      	mov	r3, r0
 80034ce:	460c      	mov	r4, r1
 80034d0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80034d2:	4b0b      	ldr	r3, [pc, #44]	; (8003500 <HAL_RCC_GetSysClockFreq+0x158>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	0c1b      	lsrs	r3, r3, #16
 80034d8:	f003 0303 	and.w	r3, r3, #3
 80034dc:	3301      	adds	r3, #1
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ea:	60bb      	str	r3, [r7, #8]
      break;
 80034ec:	e002      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034ee:	4b05      	ldr	r3, [pc, #20]	; (8003504 <HAL_RCC_GetSysClockFreq+0x15c>)
 80034f0:	60bb      	str	r3, [r7, #8]
      break;
 80034f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034f4:	68bb      	ldr	r3, [r7, #8]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034fe:	bf00      	nop
 8003500:	40023800 	.word	0x40023800
 8003504:	00f42400 	.word	0x00f42400
 8003508:	017d7840 	.word	0x017d7840

0800350c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003510:	4b03      	ldr	r3, [pc, #12]	; (8003520 <HAL_RCC_GetHCLKFreq+0x14>)
 8003512:	681b      	ldr	r3, [r3, #0]
}
 8003514:	4618      	mov	r0, r3
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	20000000 	.word	0x20000000

08003524 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003528:	f7ff fff0 	bl	800350c <HAL_RCC_GetHCLKFreq>
 800352c:	4601      	mov	r1, r0
 800352e:	4b05      	ldr	r3, [pc, #20]	; (8003544 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	0a9b      	lsrs	r3, r3, #10
 8003534:	f003 0307 	and.w	r3, r3, #7
 8003538:	4a03      	ldr	r2, [pc, #12]	; (8003548 <HAL_RCC_GetPCLK1Freq+0x24>)
 800353a:	5cd3      	ldrb	r3, [r2, r3]
 800353c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003540:	4618      	mov	r0, r3
 8003542:	bd80      	pop	{r7, pc}
 8003544:	40023800 	.word	0x40023800
 8003548:	080052dc 	.word	0x080052dc

0800354c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003550:	f7ff ffdc 	bl	800350c <HAL_RCC_GetHCLKFreq>
 8003554:	4601      	mov	r1, r0
 8003556:	4b05      	ldr	r3, [pc, #20]	; (800356c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	0b5b      	lsrs	r3, r3, #13
 800355c:	f003 0307 	and.w	r3, r3, #7
 8003560:	4a03      	ldr	r2, [pc, #12]	; (8003570 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003562:	5cd3      	ldrb	r3, [r2, r3]
 8003564:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003568:	4618      	mov	r0, r3
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40023800 	.word	0x40023800
 8003570:	080052dc 	.word	0x080052dc

08003574 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	220f      	movs	r2, #15
 8003582:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003584:	4b12      	ldr	r3, [pc, #72]	; (80035d0 <HAL_RCC_GetClockConfig+0x5c>)
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f003 0203 	and.w	r2, r3, #3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003590:	4b0f      	ldr	r3, [pc, #60]	; (80035d0 <HAL_RCC_GetClockConfig+0x5c>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800359c:	4b0c      	ldr	r3, [pc, #48]	; (80035d0 <HAL_RCC_GetClockConfig+0x5c>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80035a8:	4b09      	ldr	r3, [pc, #36]	; (80035d0 <HAL_RCC_GetClockConfig+0x5c>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	08db      	lsrs	r3, r3, #3
 80035ae:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80035b6:	4b07      	ldr	r3, [pc, #28]	; (80035d4 <HAL_RCC_GetClockConfig+0x60>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 020f 	and.w	r2, r3, #15
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	601a      	str	r2, [r3, #0]
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	40023800 	.word	0x40023800
 80035d4:	40023c00 	.word	0x40023c00

080035d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e01d      	b.n	8003626 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d106      	bne.n	8003604 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f000 f815 	bl	800362e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2202      	movs	r2, #2
 8003608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	3304      	adds	r3, #4
 8003614:	4619      	mov	r1, r3
 8003616:	4610      	mov	r0, r2
 8003618:	f000 f968 	bl	80038ec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr

08003642 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003642:	b480      	push	{r7}
 8003644:	b085      	sub	sp, #20
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	68da      	ldr	r2, [r3, #12]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f042 0201 	orr.w	r2, r2, #1
 8003658:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2b06      	cmp	r3, #6
 800366a:	d007      	beq.n	800367c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0201 	orr.w	r2, r2, #1
 800367a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3714      	adds	r7, #20
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr

0800368a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	b082      	sub	sp, #8
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b02      	cmp	r3, #2
 800369e:	d122      	bne.n	80036e6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d11b      	bne.n	80036e6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f06f 0202 	mvn.w	r2, #2
 80036b6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2201      	movs	r2, #1
 80036bc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	f003 0303 	and.w	r3, r3, #3
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 f8ee 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
 80036d2:	e005      	b.n	80036e0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 f8e0 	bl	800389a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 f8f1 	bl	80038c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b04      	cmp	r3, #4
 80036f2:	d122      	bne.n	800373a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	f003 0304 	and.w	r3, r3, #4
 80036fe:	2b04      	cmp	r3, #4
 8003700:	d11b      	bne.n	800373a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f06f 0204 	mvn.w	r2, #4
 800370a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2202      	movs	r2, #2
 8003710:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800371c:	2b00      	cmp	r3, #0
 800371e:	d003      	beq.n	8003728 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f8c4 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
 8003726:	e005      	b.n	8003734 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f8b6 	bl	800389a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 f8c7 	bl	80038c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	f003 0308 	and.w	r3, r3, #8
 8003744:	2b08      	cmp	r3, #8
 8003746:	d122      	bne.n	800378e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b08      	cmp	r3, #8
 8003754:	d11b      	bne.n	800378e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f06f 0208 	mvn.w	r2, #8
 800375e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2204      	movs	r2, #4
 8003764:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	f003 0303 	and.w	r3, r3, #3
 8003770:	2b00      	cmp	r3, #0
 8003772:	d003      	beq.n	800377c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f000 f89a 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
 800377a:	e005      	b.n	8003788 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f000 f88c 	bl	800389a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 f89d 	bl	80038c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	f003 0310 	and.w	r3, r3, #16
 8003798:	2b10      	cmp	r3, #16
 800379a:	d122      	bne.n	80037e2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	f003 0310 	and.w	r3, r3, #16
 80037a6:	2b10      	cmp	r3, #16
 80037a8:	d11b      	bne.n	80037e2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f06f 0210 	mvn.w	r2, #16
 80037b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2208      	movs	r2, #8
 80037b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	69db      	ldr	r3, [r3, #28]
 80037c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d003      	beq.n	80037d0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f000 f870 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
 80037ce:	e005      	b.n	80037dc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f000 f862 	bl	800389a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f873 	bl	80038c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d10e      	bne.n	800380e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d107      	bne.n	800380e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f06f 0201 	mvn.w	r2, #1
 8003806:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f7fd fdcb 	bl	80013a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003818:	2b80      	cmp	r3, #128	; 0x80
 800381a:	d10e      	bne.n	800383a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003826:	2b80      	cmp	r3, #128	; 0x80
 8003828:	d107      	bne.n	800383a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 f8e3 	bl	8003a00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003844:	2b40      	cmp	r3, #64	; 0x40
 8003846:	d10e      	bne.n	8003866 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003852:	2b40      	cmp	r3, #64	; 0x40
 8003854:	d107      	bne.n	8003866 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800385e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 f838 	bl	80038d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	f003 0320 	and.w	r3, r3, #32
 8003870:	2b20      	cmp	r3, #32
 8003872:	d10e      	bne.n	8003892 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f003 0320 	and.w	r3, r3, #32
 800387e:	2b20      	cmp	r3, #32
 8003880:	d107      	bne.n	8003892 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f06f 0220 	mvn.w	r2, #32
 800388a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f000 f8ad 	bl	80039ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003892:	bf00      	nop
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800389a:	b480      	push	{r7}
 800389c:	b083      	sub	sp, #12
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038a2:	bf00      	nop
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038b6:	bf00      	nop
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr

080038c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr

080038d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038d6:	b480      	push	{r7}
 80038d8:	b083      	sub	sp, #12
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
	...

080038ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	4a34      	ldr	r2, [pc, #208]	; (80039d0 <TIM_Base_SetConfig+0xe4>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d00f      	beq.n	8003924 <TIM_Base_SetConfig+0x38>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800390a:	d00b      	beq.n	8003924 <TIM_Base_SetConfig+0x38>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a31      	ldr	r2, [pc, #196]	; (80039d4 <TIM_Base_SetConfig+0xe8>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d007      	beq.n	8003924 <TIM_Base_SetConfig+0x38>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a30      	ldr	r2, [pc, #192]	; (80039d8 <TIM_Base_SetConfig+0xec>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d003      	beq.n	8003924 <TIM_Base_SetConfig+0x38>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a2f      	ldr	r2, [pc, #188]	; (80039dc <TIM_Base_SetConfig+0xf0>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d108      	bne.n	8003936 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800392a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	4313      	orrs	r3, r2
 8003934:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a25      	ldr	r2, [pc, #148]	; (80039d0 <TIM_Base_SetConfig+0xe4>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d01b      	beq.n	8003976 <TIM_Base_SetConfig+0x8a>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003944:	d017      	beq.n	8003976 <TIM_Base_SetConfig+0x8a>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a22      	ldr	r2, [pc, #136]	; (80039d4 <TIM_Base_SetConfig+0xe8>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d013      	beq.n	8003976 <TIM_Base_SetConfig+0x8a>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a21      	ldr	r2, [pc, #132]	; (80039d8 <TIM_Base_SetConfig+0xec>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d00f      	beq.n	8003976 <TIM_Base_SetConfig+0x8a>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a20      	ldr	r2, [pc, #128]	; (80039dc <TIM_Base_SetConfig+0xf0>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d00b      	beq.n	8003976 <TIM_Base_SetConfig+0x8a>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a1f      	ldr	r2, [pc, #124]	; (80039e0 <TIM_Base_SetConfig+0xf4>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d007      	beq.n	8003976 <TIM_Base_SetConfig+0x8a>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a1e      	ldr	r2, [pc, #120]	; (80039e4 <TIM_Base_SetConfig+0xf8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d003      	beq.n	8003976 <TIM_Base_SetConfig+0x8a>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a1d      	ldr	r2, [pc, #116]	; (80039e8 <TIM_Base_SetConfig+0xfc>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d108      	bne.n	8003988 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800397c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	68fa      	ldr	r2, [r7, #12]
 8003984:	4313      	orrs	r3, r2
 8003986:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	4313      	orrs	r3, r2
 8003994:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	689a      	ldr	r2, [r3, #8]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a08      	ldr	r2, [pc, #32]	; (80039d0 <TIM_Base_SetConfig+0xe4>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d103      	bne.n	80039bc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	691a      	ldr	r2, [r3, #16]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	615a      	str	r2, [r3, #20]
}
 80039c2:	bf00      	nop
 80039c4:	3714      	adds	r7, #20
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	40010000 	.word	0x40010000
 80039d4:	40000400 	.word	0x40000400
 80039d8:	40000800 	.word	0x40000800
 80039dc:	40000c00 	.word	0x40000c00
 80039e0:	40014000 	.word	0x40014000
 80039e4:	40014400 	.word	0x40014400
 80039e8:	40014800 	.word	0x40014800

080039ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a08:	bf00      	nop
 8003a0a:	370c      	adds	r7, #12
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e03f      	b.n	8003aa6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d106      	bne.n	8003a40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7fd fd56 	bl	80014ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2224      	movs	r2, #36	; 0x24
 8003a44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68da      	ldr	r2, [r3, #12]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 fc6d 	bl	8004338 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	691a      	ldr	r2, [r3, #16]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	695a      	ldr	r2, [r3, #20]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68da      	ldr	r2, [r3, #12]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2220      	movs	r2, #32
 8003a98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}

08003aae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b088      	sub	sp, #32
 8003ab2:	af02      	add	r7, sp, #8
 8003ab4:	60f8      	str	r0, [r7, #12]
 8003ab6:	60b9      	str	r1, [r7, #8]
 8003ab8:	603b      	str	r3, [r7, #0]
 8003aba:	4613      	mov	r3, r2
 8003abc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b20      	cmp	r3, #32
 8003acc:	f040 8083 	bne.w	8003bd6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <HAL_UART_Transmit+0x2e>
 8003ad6:	88fb      	ldrh	r3, [r7, #6]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d101      	bne.n	8003ae0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e07b      	b.n	8003bd8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d101      	bne.n	8003aee <HAL_UART_Transmit+0x40>
 8003aea:	2302      	movs	r3, #2
 8003aec:	e074      	b.n	8003bd8 <HAL_UART_Transmit+0x12a>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2221      	movs	r2, #33	; 0x21
 8003b00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003b04:	f7fd fef8 	bl	80018f8 <HAL_GetTick>
 8003b08:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	88fa      	ldrh	r2, [r7, #6]
 8003b0e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	88fa      	ldrh	r2, [r7, #6]
 8003b14:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003b1e:	e042      	b.n	8003ba6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b36:	d122      	bne.n	8003b7e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	9300      	str	r3, [sp, #0]
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	2180      	movs	r1, #128	; 0x80
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 fa76 	bl	8004034 <UART_WaitOnFlagUntilTimeout>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e042      	b.n	8003bd8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	881b      	ldrh	r3, [r3, #0]
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b64:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d103      	bne.n	8003b76 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	3302      	adds	r3, #2
 8003b72:	60bb      	str	r3, [r7, #8]
 8003b74:	e017      	b.n	8003ba6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	3301      	adds	r3, #1
 8003b7a:	60bb      	str	r3, [r7, #8]
 8003b7c:	e013      	b.n	8003ba6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	2200      	movs	r2, #0
 8003b86:	2180      	movs	r1, #128	; 0x80
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f000 fa53 	bl	8004034 <UART_WaitOnFlagUntilTimeout>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e01f      	b.n	8003bd8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	1c5a      	adds	r2, r3, #1
 8003b9c:	60ba      	str	r2, [r7, #8]
 8003b9e:	781a      	ldrb	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1b7      	bne.n	8003b20 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	2140      	movs	r1, #64	; 0x40
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 fa3a 	bl	8004034 <UART_WaitOnFlagUntilTimeout>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e006      	b.n	8003bd8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	e000      	b.n	8003bd8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003bd6:	2302      	movs	r3, #2
  }
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3718      	adds	r7, #24
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b086      	sub	sp, #24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	4613      	mov	r3, r2
 8003bec:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2b20      	cmp	r3, #32
 8003bf8:	d166      	bne.n	8003cc8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d002      	beq.n	8003c06 <HAL_UART_Receive_DMA+0x26>
 8003c00:	88fb      	ldrh	r3, [r7, #6]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e05f      	b.n	8003cca <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d101      	bne.n	8003c18 <HAL_UART_Receive_DMA+0x38>
 8003c14:	2302      	movs	r3, #2
 8003c16:	e058      	b.n	8003cca <HAL_UART_Receive_DMA+0xea>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	88fa      	ldrh	r2, [r7, #6]
 8003c2a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2222      	movs	r2, #34	; 0x22
 8003c36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c3e:	4a25      	ldr	r2, [pc, #148]	; (8003cd4 <HAL_UART_Receive_DMA+0xf4>)
 8003c40:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c46:	4a24      	ldr	r2, [pc, #144]	; (8003cd8 <HAL_UART_Receive_DMA+0xf8>)
 8003c48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c4e:	4a23      	ldr	r2, [pc, #140]	; (8003cdc <HAL_UART_Receive_DMA+0xfc>)
 8003c50:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c56:	2200      	movs	r2, #0
 8003c58:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8003c5a:	f107 0308 	add.w	r3, r7, #8
 8003c5e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	3304      	adds	r3, #4
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	88fb      	ldrh	r3, [r7, #6]
 8003c72:	f7fe fbc5 	bl	8002400 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8003c76:	2300      	movs	r3, #0
 8003c78:	613b      	str	r3, [r7, #16]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	613b      	str	r3, [r7, #16]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	613b      	str	r3, [r7, #16]
 8003c8a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68da      	ldr	r2, [r3, #12]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ca2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	695a      	ldr	r2, [r3, #20]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0201 	orr.w	r2, r2, #1
 8003cb2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	695a      	ldr	r2, [r3, #20]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cc2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	e000      	b.n	8003cca <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8003cc8:	2302      	movs	r3, #2
  }
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3718      	adds	r7, #24
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	08003f1d 	.word	0x08003f1d
 8003cd8:	08003f85 	.word	0x08003f85
 8003cdc:	08003fa1 	.word	0x08003fa1

08003ce0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003d00:	2300      	movs	r3, #0
 8003d02:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	f003 030f 	and.w	r3, r3, #15
 8003d0e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10d      	bne.n	8003d32 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	f003 0320 	and.w	r3, r3, #32
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d008      	beq.n	8003d32 <HAL_UART_IRQHandler+0x52>
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	f003 0320 	and.w	r3, r3, #32
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 fa82 	bl	8004234 <UART_Receive_IT>
      return;
 8003d30:	e0d1      	b.n	8003ed6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f000 80b0 	beq.w	8003e9a <HAL_UART_IRQHandler+0x1ba>
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	f003 0301 	and.w	r3, r3, #1
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d105      	bne.n	8003d50 <HAL_UART_IRQHandler+0x70>
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 80a5 	beq.w	8003e9a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00a      	beq.n	8003d70 <HAL_UART_IRQHandler+0x90>
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d005      	beq.n	8003d70 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d68:	f043 0201 	orr.w	r2, r3, #1
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	f003 0304 	and.w	r3, r3, #4
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00a      	beq.n	8003d90 <HAL_UART_IRQHandler+0xb0>
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d005      	beq.n	8003d90 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d88:	f043 0202 	orr.w	r2, r3, #2
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00a      	beq.n	8003db0 <HAL_UART_IRQHandler+0xd0>
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003da8:	f043 0204 	orr.w	r2, r3, #4
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	f003 0308 	and.w	r3, r3, #8
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00f      	beq.n	8003dda <HAL_UART_IRQHandler+0xfa>
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	f003 0320 	and.w	r3, r3, #32
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d104      	bne.n	8003dce <HAL_UART_IRQHandler+0xee>
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d005      	beq.n	8003dda <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dd2:	f043 0208 	orr.w	r2, r3, #8
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d078      	beq.n	8003ed4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	f003 0320 	and.w	r3, r3, #32
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d007      	beq.n	8003dfc <HAL_UART_IRQHandler+0x11c>
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	f003 0320 	and.w	r3, r3, #32
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d002      	beq.n	8003dfc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 fa1c 	bl	8004234 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e06:	2b40      	cmp	r3, #64	; 0x40
 8003e08:	bf0c      	ite	eq
 8003e0a:	2301      	moveq	r3, #1
 8003e0c:	2300      	movne	r3, #0
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e16:	f003 0308 	and.w	r3, r3, #8
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d102      	bne.n	8003e24 <HAL_UART_IRQHandler+0x144>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d031      	beq.n	8003e88 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 f965 	bl	80040f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	695b      	ldr	r3, [r3, #20]
 8003e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e34:	2b40      	cmp	r3, #64	; 0x40
 8003e36:	d123      	bne.n	8003e80 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	695a      	ldr	r2, [r3, #20]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e46:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d013      	beq.n	8003e78 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e54:	4a21      	ldr	r2, [pc, #132]	; (8003edc <HAL_UART_IRQHandler+0x1fc>)
 8003e56:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7fe fb27 	bl	80024b0 <HAL_DMA_Abort_IT>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d016      	beq.n	8003e96 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e72:	4610      	mov	r0, r2
 8003e74:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e76:	e00e      	b.n	8003e96 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f000 f845 	bl	8003f08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e7e:	e00a      	b.n	8003e96 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f000 f841 	bl	8003f08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e86:	e006      	b.n	8003e96 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 f83d 	bl	8003f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003e94:	e01e      	b.n	8003ed4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e96:	bf00      	nop
    return;
 8003e98:	e01c      	b.n	8003ed4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d008      	beq.n	8003eb6 <HAL_UART_IRQHandler+0x1d6>
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d003      	beq.n	8003eb6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 f952 	bl	8004158 <UART_Transmit_IT>
    return;
 8003eb4:	e00f      	b.n	8003ed6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00a      	beq.n	8003ed6 <HAL_UART_IRQHandler+0x1f6>
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d005      	beq.n	8003ed6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 f99a 	bl	8004204 <UART_EndTransmit_IT>
    return;
 8003ed0:	bf00      	nop
 8003ed2:	e000      	b.n	8003ed6 <HAL_UART_IRQHandler+0x1f6>
    return;
 8003ed4:	bf00      	nop
  }
}
 8003ed6:	3720      	adds	r7, #32
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	08004131 	.word	0x08004131

08003ee0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003ee8:	bf00      	nop
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f28:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d11e      	bne.n	8003f76 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68da      	ldr	r2, [r3, #12]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f4c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	695a      	ldr	r2, [r3, #20]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0201 	bic.w	r2, r2, #1
 8003f5c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	695a      	ldr	r2, [r3, #20]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f6c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2220      	movs	r2, #32
 8003f72:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003f76:	68f8      	ldr	r0, [r7, #12]
 8003f78:	f7fd f99a 	bl	80012b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f7c:	bf00      	nop
 8003f7e:	3710      	adds	r7, #16
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f90:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f7ff ffae 	bl	8003ef4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f98:	bf00      	nop
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fbc:	2b80      	cmp	r3, #128	; 0x80
 8003fbe:	bf0c      	ite	eq
 8003fc0:	2301      	moveq	r3, #1
 8003fc2:	2300      	movne	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	2b21      	cmp	r3, #33	; 0x21
 8003fd2:	d108      	bne.n	8003fe6 <UART_DMAError+0x46>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d005      	beq.n	8003fe6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003fe0:	68b8      	ldr	r0, [r7, #8]
 8003fe2:	f000 f871 	bl	80040c8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ff0:	2b40      	cmp	r3, #64	; 0x40
 8003ff2:	bf0c      	ite	eq
 8003ff4:	2301      	moveq	r3, #1
 8003ff6:	2300      	movne	r3, #0
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b22      	cmp	r3, #34	; 0x22
 8004006:	d108      	bne.n	800401a <UART_DMAError+0x7a>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d005      	beq.n	800401a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	2200      	movs	r2, #0
 8004012:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004014:	68b8      	ldr	r0, [r7, #8]
 8004016:	f000 f86d 	bl	80040f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800401e:	f043 0210 	orr.w	r2, r3, #16
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004026:	68b8      	ldr	r0, [r7, #8]
 8004028:	f7ff ff6e 	bl	8003f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800402c:	bf00      	nop
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	603b      	str	r3, [r7, #0]
 8004040:	4613      	mov	r3, r2
 8004042:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004044:	e02c      	b.n	80040a0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404c:	d028      	beq.n	80040a0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d007      	beq.n	8004064 <UART_WaitOnFlagUntilTimeout+0x30>
 8004054:	f7fd fc50 	bl	80018f8 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	429a      	cmp	r2, r3
 8004062:	d21d      	bcs.n	80040a0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68da      	ldr	r2, [r3, #12]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004072:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	695a      	ldr	r2, [r3, #20]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 0201 	bic.w	r2, r2, #1
 8004082:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2220      	movs	r2, #32
 8004088:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2220      	movs	r2, #32
 8004090:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800409c:	2303      	movs	r3, #3
 800409e:	e00f      	b.n	80040c0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	4013      	ands	r3, r2
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	bf0c      	ite	eq
 80040b0:	2301      	moveq	r3, #1
 80040b2:	2300      	movne	r3, #0
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	461a      	mov	r2, r3
 80040b8:	79fb      	ldrb	r3, [r7, #7]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d0c3      	beq.n	8004046 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68da      	ldr	r2, [r3, #12]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80040de:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2220      	movs	r2, #32
 80040e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800410a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	695a      	ldr	r2, [r3, #20]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 0201 	bic.w	r2, r2, #1
 800411a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2220      	movs	r2, #32
 8004120:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr

08004130 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800413c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800414a:	68f8      	ldr	r0, [r7, #12]
 800414c:	f7ff fedc 	bl	8003f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004150:	bf00      	nop
 8004152:	3710      	adds	r7, #16
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004166:	b2db      	uxtb	r3, r3
 8004168:	2b21      	cmp	r3, #33	; 0x21
 800416a:	d144      	bne.n	80041f6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004174:	d11a      	bne.n	80041ac <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	881b      	ldrh	r3, [r3, #0]
 8004180:	461a      	mov	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800418a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	691b      	ldr	r3, [r3, #16]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d105      	bne.n	80041a0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	1c9a      	adds	r2, r3, #2
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	621a      	str	r2, [r3, #32]
 800419e:	e00e      	b.n	80041be <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	1c5a      	adds	r2, r3, #1
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	621a      	str	r2, [r3, #32]
 80041aa:	e008      	b.n	80041be <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	1c59      	adds	r1, r3, #1
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	6211      	str	r1, [r2, #32]
 80041b6:	781a      	ldrb	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	4619      	mov	r1, r3
 80041cc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10f      	bne.n	80041f2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68da      	ldr	r2, [r3, #12]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041e0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68da      	ldr	r2, [r3, #12]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041f0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80041f2:	2300      	movs	r3, #0
 80041f4:	e000      	b.n	80041f8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80041f6:	2302      	movs	r3, #2
  }
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68da      	ldr	r2, [r3, #12]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800421a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2220      	movs	r2, #32
 8004220:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7ff fe5b 	bl	8003ee0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3708      	adds	r7, #8
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004242:	b2db      	uxtb	r3, r3
 8004244:	2b22      	cmp	r3, #34	; 0x22
 8004246:	d171      	bne.n	800432c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004250:	d123      	bne.n	800429a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004256:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10e      	bne.n	800427e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	b29b      	uxth	r3, r3
 8004268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800426c:	b29a      	uxth	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004276:	1c9a      	adds	r2, r3, #2
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	629a      	str	r2, [r3, #40]	; 0x28
 800427c:	e029      	b.n	80042d2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	b29b      	uxth	r3, r3
 8004286:	b2db      	uxtb	r3, r3
 8004288:	b29a      	uxth	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004292:	1c5a      	adds	r2, r3, #1
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	629a      	str	r2, [r3, #40]	; 0x28
 8004298:	e01b      	b.n	80042d2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d10a      	bne.n	80042b8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6858      	ldr	r0, [r3, #4]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ac:	1c59      	adds	r1, r3, #1
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	6291      	str	r1, [r2, #40]	; 0x28
 80042b2:	b2c2      	uxtb	r2, r0
 80042b4:	701a      	strb	r2, [r3, #0]
 80042b6:	e00c      	b.n	80042d2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	b2da      	uxtb	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c4:	1c58      	adds	r0, r3, #1
 80042c6:	6879      	ldr	r1, [r7, #4]
 80042c8:	6288      	str	r0, [r1, #40]	; 0x28
 80042ca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80042ce:	b2d2      	uxtb	r2, r2
 80042d0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	3b01      	subs	r3, #1
 80042da:	b29b      	uxth	r3, r3
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	4619      	mov	r1, r3
 80042e0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d120      	bne.n	8004328 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68da      	ldr	r2, [r3, #12]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 0220 	bic.w	r2, r2, #32
 80042f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68da      	ldr	r2, [r3, #12]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004304:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	695a      	ldr	r2, [r3, #20]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f022 0201 	bic.w	r2, r2, #1
 8004314:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2220      	movs	r2, #32
 800431a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7fc ffc6 	bl	80012b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004324:	2300      	movs	r3, #0
 8004326:	e002      	b.n	800432e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004328:	2300      	movs	r3, #0
 800432a:	e000      	b.n	800432e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800432c:	2302      	movs	r3, #2
  }
}
 800432e:	4618      	mov	r0, r3
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
	...

08004338 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800433c:	b085      	sub	sp, #20
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	68da      	ldr	r2, [r3, #12]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	430a      	orrs	r2, r1
 8004356:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689a      	ldr	r2, [r3, #8]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	431a      	orrs	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	69db      	ldr	r3, [r3, #28]
 800436c:	4313      	orrs	r3, r2
 800436e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800437a:	f023 030c 	bic.w	r3, r3, #12
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6812      	ldr	r2, [r2, #0]
 8004382:	68f9      	ldr	r1, [r7, #12]
 8004384:	430b      	orrs	r3, r1
 8004386:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	699a      	ldr	r2, [r3, #24]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	69db      	ldr	r3, [r3, #28]
 80043a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043a6:	f040 818b 	bne.w	80046c0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4ac1      	ldr	r2, [pc, #772]	; (80046b4 <UART_SetConfig+0x37c>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d005      	beq.n	80043c0 <UART_SetConfig+0x88>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4abf      	ldr	r2, [pc, #764]	; (80046b8 <UART_SetConfig+0x380>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	f040 80bd 	bne.w	800453a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043c0:	f7ff f8c4 	bl	800354c <HAL_RCC_GetPCLK2Freq>
 80043c4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	461d      	mov	r5, r3
 80043ca:	f04f 0600 	mov.w	r6, #0
 80043ce:	46a8      	mov	r8, r5
 80043d0:	46b1      	mov	r9, r6
 80043d2:	eb18 0308 	adds.w	r3, r8, r8
 80043d6:	eb49 0409 	adc.w	r4, r9, r9
 80043da:	4698      	mov	r8, r3
 80043dc:	46a1      	mov	r9, r4
 80043de:	eb18 0805 	adds.w	r8, r8, r5
 80043e2:	eb49 0906 	adc.w	r9, r9, r6
 80043e6:	f04f 0100 	mov.w	r1, #0
 80043ea:	f04f 0200 	mov.w	r2, #0
 80043ee:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80043f2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80043f6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80043fa:	4688      	mov	r8, r1
 80043fc:	4691      	mov	r9, r2
 80043fe:	eb18 0005 	adds.w	r0, r8, r5
 8004402:	eb49 0106 	adc.w	r1, r9, r6
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	461d      	mov	r5, r3
 800440c:	f04f 0600 	mov.w	r6, #0
 8004410:	196b      	adds	r3, r5, r5
 8004412:	eb46 0406 	adc.w	r4, r6, r6
 8004416:	461a      	mov	r2, r3
 8004418:	4623      	mov	r3, r4
 800441a:	f7fb ff39 	bl	8000290 <__aeabi_uldivmod>
 800441e:	4603      	mov	r3, r0
 8004420:	460c      	mov	r4, r1
 8004422:	461a      	mov	r2, r3
 8004424:	4ba5      	ldr	r3, [pc, #660]	; (80046bc <UART_SetConfig+0x384>)
 8004426:	fba3 2302 	umull	r2, r3, r3, r2
 800442a:	095b      	lsrs	r3, r3, #5
 800442c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	461d      	mov	r5, r3
 8004434:	f04f 0600 	mov.w	r6, #0
 8004438:	46a9      	mov	r9, r5
 800443a:	46b2      	mov	sl, r6
 800443c:	eb19 0309 	adds.w	r3, r9, r9
 8004440:	eb4a 040a 	adc.w	r4, sl, sl
 8004444:	4699      	mov	r9, r3
 8004446:	46a2      	mov	sl, r4
 8004448:	eb19 0905 	adds.w	r9, r9, r5
 800444c:	eb4a 0a06 	adc.w	sl, sl, r6
 8004450:	f04f 0100 	mov.w	r1, #0
 8004454:	f04f 0200 	mov.w	r2, #0
 8004458:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800445c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004460:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004464:	4689      	mov	r9, r1
 8004466:	4692      	mov	sl, r2
 8004468:	eb19 0005 	adds.w	r0, r9, r5
 800446c:	eb4a 0106 	adc.w	r1, sl, r6
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	461d      	mov	r5, r3
 8004476:	f04f 0600 	mov.w	r6, #0
 800447a:	196b      	adds	r3, r5, r5
 800447c:	eb46 0406 	adc.w	r4, r6, r6
 8004480:	461a      	mov	r2, r3
 8004482:	4623      	mov	r3, r4
 8004484:	f7fb ff04 	bl	8000290 <__aeabi_uldivmod>
 8004488:	4603      	mov	r3, r0
 800448a:	460c      	mov	r4, r1
 800448c:	461a      	mov	r2, r3
 800448e:	4b8b      	ldr	r3, [pc, #556]	; (80046bc <UART_SetConfig+0x384>)
 8004490:	fba3 1302 	umull	r1, r3, r3, r2
 8004494:	095b      	lsrs	r3, r3, #5
 8004496:	2164      	movs	r1, #100	; 0x64
 8004498:	fb01 f303 	mul.w	r3, r1, r3
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	3332      	adds	r3, #50	; 0x32
 80044a2:	4a86      	ldr	r2, [pc, #536]	; (80046bc <UART_SetConfig+0x384>)
 80044a4:	fba2 2303 	umull	r2, r3, r2, r3
 80044a8:	095b      	lsrs	r3, r3, #5
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80044b0:	4498      	add	r8, r3
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	461d      	mov	r5, r3
 80044b6:	f04f 0600 	mov.w	r6, #0
 80044ba:	46a9      	mov	r9, r5
 80044bc:	46b2      	mov	sl, r6
 80044be:	eb19 0309 	adds.w	r3, r9, r9
 80044c2:	eb4a 040a 	adc.w	r4, sl, sl
 80044c6:	4699      	mov	r9, r3
 80044c8:	46a2      	mov	sl, r4
 80044ca:	eb19 0905 	adds.w	r9, r9, r5
 80044ce:	eb4a 0a06 	adc.w	sl, sl, r6
 80044d2:	f04f 0100 	mov.w	r1, #0
 80044d6:	f04f 0200 	mov.w	r2, #0
 80044da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80044e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80044e6:	4689      	mov	r9, r1
 80044e8:	4692      	mov	sl, r2
 80044ea:	eb19 0005 	adds.w	r0, r9, r5
 80044ee:	eb4a 0106 	adc.w	r1, sl, r6
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	461d      	mov	r5, r3
 80044f8:	f04f 0600 	mov.w	r6, #0
 80044fc:	196b      	adds	r3, r5, r5
 80044fe:	eb46 0406 	adc.w	r4, r6, r6
 8004502:	461a      	mov	r2, r3
 8004504:	4623      	mov	r3, r4
 8004506:	f7fb fec3 	bl	8000290 <__aeabi_uldivmod>
 800450a:	4603      	mov	r3, r0
 800450c:	460c      	mov	r4, r1
 800450e:	461a      	mov	r2, r3
 8004510:	4b6a      	ldr	r3, [pc, #424]	; (80046bc <UART_SetConfig+0x384>)
 8004512:	fba3 1302 	umull	r1, r3, r3, r2
 8004516:	095b      	lsrs	r3, r3, #5
 8004518:	2164      	movs	r1, #100	; 0x64
 800451a:	fb01 f303 	mul.w	r3, r1, r3
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	3332      	adds	r3, #50	; 0x32
 8004524:	4a65      	ldr	r2, [pc, #404]	; (80046bc <UART_SetConfig+0x384>)
 8004526:	fba2 2303 	umull	r2, r3, r2, r3
 800452a:	095b      	lsrs	r3, r3, #5
 800452c:	f003 0207 	and.w	r2, r3, #7
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4442      	add	r2, r8
 8004536:	609a      	str	r2, [r3, #8]
 8004538:	e26f      	b.n	8004a1a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800453a:	f7fe fff3 	bl	8003524 <HAL_RCC_GetPCLK1Freq>
 800453e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	461d      	mov	r5, r3
 8004544:	f04f 0600 	mov.w	r6, #0
 8004548:	46a8      	mov	r8, r5
 800454a:	46b1      	mov	r9, r6
 800454c:	eb18 0308 	adds.w	r3, r8, r8
 8004550:	eb49 0409 	adc.w	r4, r9, r9
 8004554:	4698      	mov	r8, r3
 8004556:	46a1      	mov	r9, r4
 8004558:	eb18 0805 	adds.w	r8, r8, r5
 800455c:	eb49 0906 	adc.w	r9, r9, r6
 8004560:	f04f 0100 	mov.w	r1, #0
 8004564:	f04f 0200 	mov.w	r2, #0
 8004568:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800456c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004570:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004574:	4688      	mov	r8, r1
 8004576:	4691      	mov	r9, r2
 8004578:	eb18 0005 	adds.w	r0, r8, r5
 800457c:	eb49 0106 	adc.w	r1, r9, r6
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	461d      	mov	r5, r3
 8004586:	f04f 0600 	mov.w	r6, #0
 800458a:	196b      	adds	r3, r5, r5
 800458c:	eb46 0406 	adc.w	r4, r6, r6
 8004590:	461a      	mov	r2, r3
 8004592:	4623      	mov	r3, r4
 8004594:	f7fb fe7c 	bl	8000290 <__aeabi_uldivmod>
 8004598:	4603      	mov	r3, r0
 800459a:	460c      	mov	r4, r1
 800459c:	461a      	mov	r2, r3
 800459e:	4b47      	ldr	r3, [pc, #284]	; (80046bc <UART_SetConfig+0x384>)
 80045a0:	fba3 2302 	umull	r2, r3, r3, r2
 80045a4:	095b      	lsrs	r3, r3, #5
 80045a6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	461d      	mov	r5, r3
 80045ae:	f04f 0600 	mov.w	r6, #0
 80045b2:	46a9      	mov	r9, r5
 80045b4:	46b2      	mov	sl, r6
 80045b6:	eb19 0309 	adds.w	r3, r9, r9
 80045ba:	eb4a 040a 	adc.w	r4, sl, sl
 80045be:	4699      	mov	r9, r3
 80045c0:	46a2      	mov	sl, r4
 80045c2:	eb19 0905 	adds.w	r9, r9, r5
 80045c6:	eb4a 0a06 	adc.w	sl, sl, r6
 80045ca:	f04f 0100 	mov.w	r1, #0
 80045ce:	f04f 0200 	mov.w	r2, #0
 80045d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80045da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80045de:	4689      	mov	r9, r1
 80045e0:	4692      	mov	sl, r2
 80045e2:	eb19 0005 	adds.w	r0, r9, r5
 80045e6:	eb4a 0106 	adc.w	r1, sl, r6
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	461d      	mov	r5, r3
 80045f0:	f04f 0600 	mov.w	r6, #0
 80045f4:	196b      	adds	r3, r5, r5
 80045f6:	eb46 0406 	adc.w	r4, r6, r6
 80045fa:	461a      	mov	r2, r3
 80045fc:	4623      	mov	r3, r4
 80045fe:	f7fb fe47 	bl	8000290 <__aeabi_uldivmod>
 8004602:	4603      	mov	r3, r0
 8004604:	460c      	mov	r4, r1
 8004606:	461a      	mov	r2, r3
 8004608:	4b2c      	ldr	r3, [pc, #176]	; (80046bc <UART_SetConfig+0x384>)
 800460a:	fba3 1302 	umull	r1, r3, r3, r2
 800460e:	095b      	lsrs	r3, r3, #5
 8004610:	2164      	movs	r1, #100	; 0x64
 8004612:	fb01 f303 	mul.w	r3, r1, r3
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	3332      	adds	r3, #50	; 0x32
 800461c:	4a27      	ldr	r2, [pc, #156]	; (80046bc <UART_SetConfig+0x384>)
 800461e:	fba2 2303 	umull	r2, r3, r2, r3
 8004622:	095b      	lsrs	r3, r3, #5
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800462a:	4498      	add	r8, r3
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	461d      	mov	r5, r3
 8004630:	f04f 0600 	mov.w	r6, #0
 8004634:	46a9      	mov	r9, r5
 8004636:	46b2      	mov	sl, r6
 8004638:	eb19 0309 	adds.w	r3, r9, r9
 800463c:	eb4a 040a 	adc.w	r4, sl, sl
 8004640:	4699      	mov	r9, r3
 8004642:	46a2      	mov	sl, r4
 8004644:	eb19 0905 	adds.w	r9, r9, r5
 8004648:	eb4a 0a06 	adc.w	sl, sl, r6
 800464c:	f04f 0100 	mov.w	r1, #0
 8004650:	f04f 0200 	mov.w	r2, #0
 8004654:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004658:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800465c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004660:	4689      	mov	r9, r1
 8004662:	4692      	mov	sl, r2
 8004664:	eb19 0005 	adds.w	r0, r9, r5
 8004668:	eb4a 0106 	adc.w	r1, sl, r6
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	461d      	mov	r5, r3
 8004672:	f04f 0600 	mov.w	r6, #0
 8004676:	196b      	adds	r3, r5, r5
 8004678:	eb46 0406 	adc.w	r4, r6, r6
 800467c:	461a      	mov	r2, r3
 800467e:	4623      	mov	r3, r4
 8004680:	f7fb fe06 	bl	8000290 <__aeabi_uldivmod>
 8004684:	4603      	mov	r3, r0
 8004686:	460c      	mov	r4, r1
 8004688:	461a      	mov	r2, r3
 800468a:	4b0c      	ldr	r3, [pc, #48]	; (80046bc <UART_SetConfig+0x384>)
 800468c:	fba3 1302 	umull	r1, r3, r3, r2
 8004690:	095b      	lsrs	r3, r3, #5
 8004692:	2164      	movs	r1, #100	; 0x64
 8004694:	fb01 f303 	mul.w	r3, r1, r3
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	00db      	lsls	r3, r3, #3
 800469c:	3332      	adds	r3, #50	; 0x32
 800469e:	4a07      	ldr	r2, [pc, #28]	; (80046bc <UART_SetConfig+0x384>)
 80046a0:	fba2 2303 	umull	r2, r3, r2, r3
 80046a4:	095b      	lsrs	r3, r3, #5
 80046a6:	f003 0207 	and.w	r2, r3, #7
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4442      	add	r2, r8
 80046b0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80046b2:	e1b2      	b.n	8004a1a <UART_SetConfig+0x6e2>
 80046b4:	40011000 	.word	0x40011000
 80046b8:	40011400 	.word	0x40011400
 80046bc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4ad7      	ldr	r2, [pc, #860]	; (8004a24 <UART_SetConfig+0x6ec>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d005      	beq.n	80046d6 <UART_SetConfig+0x39e>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4ad6      	ldr	r2, [pc, #856]	; (8004a28 <UART_SetConfig+0x6f0>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	f040 80d1 	bne.w	8004878 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80046d6:	f7fe ff39 	bl	800354c <HAL_RCC_GetPCLK2Freq>
 80046da:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	469a      	mov	sl, r3
 80046e0:	f04f 0b00 	mov.w	fp, #0
 80046e4:	46d0      	mov	r8, sl
 80046e6:	46d9      	mov	r9, fp
 80046e8:	eb18 0308 	adds.w	r3, r8, r8
 80046ec:	eb49 0409 	adc.w	r4, r9, r9
 80046f0:	4698      	mov	r8, r3
 80046f2:	46a1      	mov	r9, r4
 80046f4:	eb18 080a 	adds.w	r8, r8, sl
 80046f8:	eb49 090b 	adc.w	r9, r9, fp
 80046fc:	f04f 0100 	mov.w	r1, #0
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004708:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800470c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004710:	4688      	mov	r8, r1
 8004712:	4691      	mov	r9, r2
 8004714:	eb1a 0508 	adds.w	r5, sl, r8
 8004718:	eb4b 0609 	adc.w	r6, fp, r9
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	4619      	mov	r1, r3
 8004722:	f04f 0200 	mov.w	r2, #0
 8004726:	f04f 0300 	mov.w	r3, #0
 800472a:	f04f 0400 	mov.w	r4, #0
 800472e:	0094      	lsls	r4, r2, #2
 8004730:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004734:	008b      	lsls	r3, r1, #2
 8004736:	461a      	mov	r2, r3
 8004738:	4623      	mov	r3, r4
 800473a:	4628      	mov	r0, r5
 800473c:	4631      	mov	r1, r6
 800473e:	f7fb fda7 	bl	8000290 <__aeabi_uldivmod>
 8004742:	4603      	mov	r3, r0
 8004744:	460c      	mov	r4, r1
 8004746:	461a      	mov	r2, r3
 8004748:	4bb8      	ldr	r3, [pc, #736]	; (8004a2c <UART_SetConfig+0x6f4>)
 800474a:	fba3 2302 	umull	r2, r3, r3, r2
 800474e:	095b      	lsrs	r3, r3, #5
 8004750:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	469b      	mov	fp, r3
 8004758:	f04f 0c00 	mov.w	ip, #0
 800475c:	46d9      	mov	r9, fp
 800475e:	46e2      	mov	sl, ip
 8004760:	eb19 0309 	adds.w	r3, r9, r9
 8004764:	eb4a 040a 	adc.w	r4, sl, sl
 8004768:	4699      	mov	r9, r3
 800476a:	46a2      	mov	sl, r4
 800476c:	eb19 090b 	adds.w	r9, r9, fp
 8004770:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004774:	f04f 0100 	mov.w	r1, #0
 8004778:	f04f 0200 	mov.w	r2, #0
 800477c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004780:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004784:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004788:	4689      	mov	r9, r1
 800478a:	4692      	mov	sl, r2
 800478c:	eb1b 0509 	adds.w	r5, fp, r9
 8004790:	eb4c 060a 	adc.w	r6, ip, sl
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	4619      	mov	r1, r3
 800479a:	f04f 0200 	mov.w	r2, #0
 800479e:	f04f 0300 	mov.w	r3, #0
 80047a2:	f04f 0400 	mov.w	r4, #0
 80047a6:	0094      	lsls	r4, r2, #2
 80047a8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80047ac:	008b      	lsls	r3, r1, #2
 80047ae:	461a      	mov	r2, r3
 80047b0:	4623      	mov	r3, r4
 80047b2:	4628      	mov	r0, r5
 80047b4:	4631      	mov	r1, r6
 80047b6:	f7fb fd6b 	bl	8000290 <__aeabi_uldivmod>
 80047ba:	4603      	mov	r3, r0
 80047bc:	460c      	mov	r4, r1
 80047be:	461a      	mov	r2, r3
 80047c0:	4b9a      	ldr	r3, [pc, #616]	; (8004a2c <UART_SetConfig+0x6f4>)
 80047c2:	fba3 1302 	umull	r1, r3, r3, r2
 80047c6:	095b      	lsrs	r3, r3, #5
 80047c8:	2164      	movs	r1, #100	; 0x64
 80047ca:	fb01 f303 	mul.w	r3, r1, r3
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	011b      	lsls	r3, r3, #4
 80047d2:	3332      	adds	r3, #50	; 0x32
 80047d4:	4a95      	ldr	r2, [pc, #596]	; (8004a2c <UART_SetConfig+0x6f4>)
 80047d6:	fba2 2303 	umull	r2, r3, r2, r3
 80047da:	095b      	lsrs	r3, r3, #5
 80047dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047e0:	4498      	add	r8, r3
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	469b      	mov	fp, r3
 80047e6:	f04f 0c00 	mov.w	ip, #0
 80047ea:	46d9      	mov	r9, fp
 80047ec:	46e2      	mov	sl, ip
 80047ee:	eb19 0309 	adds.w	r3, r9, r9
 80047f2:	eb4a 040a 	adc.w	r4, sl, sl
 80047f6:	4699      	mov	r9, r3
 80047f8:	46a2      	mov	sl, r4
 80047fa:	eb19 090b 	adds.w	r9, r9, fp
 80047fe:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004802:	f04f 0100 	mov.w	r1, #0
 8004806:	f04f 0200 	mov.w	r2, #0
 800480a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800480e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004812:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004816:	4689      	mov	r9, r1
 8004818:	4692      	mov	sl, r2
 800481a:	eb1b 0509 	adds.w	r5, fp, r9
 800481e:	eb4c 060a 	adc.w	r6, ip, sl
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	4619      	mov	r1, r3
 8004828:	f04f 0200 	mov.w	r2, #0
 800482c:	f04f 0300 	mov.w	r3, #0
 8004830:	f04f 0400 	mov.w	r4, #0
 8004834:	0094      	lsls	r4, r2, #2
 8004836:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800483a:	008b      	lsls	r3, r1, #2
 800483c:	461a      	mov	r2, r3
 800483e:	4623      	mov	r3, r4
 8004840:	4628      	mov	r0, r5
 8004842:	4631      	mov	r1, r6
 8004844:	f7fb fd24 	bl	8000290 <__aeabi_uldivmod>
 8004848:	4603      	mov	r3, r0
 800484a:	460c      	mov	r4, r1
 800484c:	461a      	mov	r2, r3
 800484e:	4b77      	ldr	r3, [pc, #476]	; (8004a2c <UART_SetConfig+0x6f4>)
 8004850:	fba3 1302 	umull	r1, r3, r3, r2
 8004854:	095b      	lsrs	r3, r3, #5
 8004856:	2164      	movs	r1, #100	; 0x64
 8004858:	fb01 f303 	mul.w	r3, r1, r3
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	011b      	lsls	r3, r3, #4
 8004860:	3332      	adds	r3, #50	; 0x32
 8004862:	4a72      	ldr	r2, [pc, #456]	; (8004a2c <UART_SetConfig+0x6f4>)
 8004864:	fba2 2303 	umull	r2, r3, r2, r3
 8004868:	095b      	lsrs	r3, r3, #5
 800486a:	f003 020f 	and.w	r2, r3, #15
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4442      	add	r2, r8
 8004874:	609a      	str	r2, [r3, #8]
 8004876:	e0d0      	b.n	8004a1a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004878:	f7fe fe54 	bl	8003524 <HAL_RCC_GetPCLK1Freq>
 800487c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	469a      	mov	sl, r3
 8004882:	f04f 0b00 	mov.w	fp, #0
 8004886:	46d0      	mov	r8, sl
 8004888:	46d9      	mov	r9, fp
 800488a:	eb18 0308 	adds.w	r3, r8, r8
 800488e:	eb49 0409 	adc.w	r4, r9, r9
 8004892:	4698      	mov	r8, r3
 8004894:	46a1      	mov	r9, r4
 8004896:	eb18 080a 	adds.w	r8, r8, sl
 800489a:	eb49 090b 	adc.w	r9, r9, fp
 800489e:	f04f 0100 	mov.w	r1, #0
 80048a2:	f04f 0200 	mov.w	r2, #0
 80048a6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80048aa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80048ae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80048b2:	4688      	mov	r8, r1
 80048b4:	4691      	mov	r9, r2
 80048b6:	eb1a 0508 	adds.w	r5, sl, r8
 80048ba:	eb4b 0609 	adc.w	r6, fp, r9
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	4619      	mov	r1, r3
 80048c4:	f04f 0200 	mov.w	r2, #0
 80048c8:	f04f 0300 	mov.w	r3, #0
 80048cc:	f04f 0400 	mov.w	r4, #0
 80048d0:	0094      	lsls	r4, r2, #2
 80048d2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80048d6:	008b      	lsls	r3, r1, #2
 80048d8:	461a      	mov	r2, r3
 80048da:	4623      	mov	r3, r4
 80048dc:	4628      	mov	r0, r5
 80048de:	4631      	mov	r1, r6
 80048e0:	f7fb fcd6 	bl	8000290 <__aeabi_uldivmod>
 80048e4:	4603      	mov	r3, r0
 80048e6:	460c      	mov	r4, r1
 80048e8:	461a      	mov	r2, r3
 80048ea:	4b50      	ldr	r3, [pc, #320]	; (8004a2c <UART_SetConfig+0x6f4>)
 80048ec:	fba3 2302 	umull	r2, r3, r3, r2
 80048f0:	095b      	lsrs	r3, r3, #5
 80048f2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	469b      	mov	fp, r3
 80048fa:	f04f 0c00 	mov.w	ip, #0
 80048fe:	46d9      	mov	r9, fp
 8004900:	46e2      	mov	sl, ip
 8004902:	eb19 0309 	adds.w	r3, r9, r9
 8004906:	eb4a 040a 	adc.w	r4, sl, sl
 800490a:	4699      	mov	r9, r3
 800490c:	46a2      	mov	sl, r4
 800490e:	eb19 090b 	adds.w	r9, r9, fp
 8004912:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004916:	f04f 0100 	mov.w	r1, #0
 800491a:	f04f 0200 	mov.w	r2, #0
 800491e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004922:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004926:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800492a:	4689      	mov	r9, r1
 800492c:	4692      	mov	sl, r2
 800492e:	eb1b 0509 	adds.w	r5, fp, r9
 8004932:	eb4c 060a 	adc.w	r6, ip, sl
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	4619      	mov	r1, r3
 800493c:	f04f 0200 	mov.w	r2, #0
 8004940:	f04f 0300 	mov.w	r3, #0
 8004944:	f04f 0400 	mov.w	r4, #0
 8004948:	0094      	lsls	r4, r2, #2
 800494a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800494e:	008b      	lsls	r3, r1, #2
 8004950:	461a      	mov	r2, r3
 8004952:	4623      	mov	r3, r4
 8004954:	4628      	mov	r0, r5
 8004956:	4631      	mov	r1, r6
 8004958:	f7fb fc9a 	bl	8000290 <__aeabi_uldivmod>
 800495c:	4603      	mov	r3, r0
 800495e:	460c      	mov	r4, r1
 8004960:	461a      	mov	r2, r3
 8004962:	4b32      	ldr	r3, [pc, #200]	; (8004a2c <UART_SetConfig+0x6f4>)
 8004964:	fba3 1302 	umull	r1, r3, r3, r2
 8004968:	095b      	lsrs	r3, r3, #5
 800496a:	2164      	movs	r1, #100	; 0x64
 800496c:	fb01 f303 	mul.w	r3, r1, r3
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	011b      	lsls	r3, r3, #4
 8004974:	3332      	adds	r3, #50	; 0x32
 8004976:	4a2d      	ldr	r2, [pc, #180]	; (8004a2c <UART_SetConfig+0x6f4>)
 8004978:	fba2 2303 	umull	r2, r3, r2, r3
 800497c:	095b      	lsrs	r3, r3, #5
 800497e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004982:	4498      	add	r8, r3
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	469b      	mov	fp, r3
 8004988:	f04f 0c00 	mov.w	ip, #0
 800498c:	46d9      	mov	r9, fp
 800498e:	46e2      	mov	sl, ip
 8004990:	eb19 0309 	adds.w	r3, r9, r9
 8004994:	eb4a 040a 	adc.w	r4, sl, sl
 8004998:	4699      	mov	r9, r3
 800499a:	46a2      	mov	sl, r4
 800499c:	eb19 090b 	adds.w	r9, r9, fp
 80049a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80049a4:	f04f 0100 	mov.w	r1, #0
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80049b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80049b8:	4689      	mov	r9, r1
 80049ba:	4692      	mov	sl, r2
 80049bc:	eb1b 0509 	adds.w	r5, fp, r9
 80049c0:	eb4c 060a 	adc.w	r6, ip, sl
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	4619      	mov	r1, r3
 80049ca:	f04f 0200 	mov.w	r2, #0
 80049ce:	f04f 0300 	mov.w	r3, #0
 80049d2:	f04f 0400 	mov.w	r4, #0
 80049d6:	0094      	lsls	r4, r2, #2
 80049d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80049dc:	008b      	lsls	r3, r1, #2
 80049de:	461a      	mov	r2, r3
 80049e0:	4623      	mov	r3, r4
 80049e2:	4628      	mov	r0, r5
 80049e4:	4631      	mov	r1, r6
 80049e6:	f7fb fc53 	bl	8000290 <__aeabi_uldivmod>
 80049ea:	4603      	mov	r3, r0
 80049ec:	460c      	mov	r4, r1
 80049ee:	461a      	mov	r2, r3
 80049f0:	4b0e      	ldr	r3, [pc, #56]	; (8004a2c <UART_SetConfig+0x6f4>)
 80049f2:	fba3 1302 	umull	r1, r3, r3, r2
 80049f6:	095b      	lsrs	r3, r3, #5
 80049f8:	2164      	movs	r1, #100	; 0x64
 80049fa:	fb01 f303 	mul.w	r3, r1, r3
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	011b      	lsls	r3, r3, #4
 8004a02:	3332      	adds	r3, #50	; 0x32
 8004a04:	4a09      	ldr	r2, [pc, #36]	; (8004a2c <UART_SetConfig+0x6f4>)
 8004a06:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0a:	095b      	lsrs	r3, r3, #5
 8004a0c:	f003 020f 	and.w	r2, r3, #15
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4442      	add	r2, r8
 8004a16:	609a      	str	r2, [r3, #8]
}
 8004a18:	e7ff      	b.n	8004a1a <UART_SetConfig+0x6e2>
 8004a1a:	bf00      	nop
 8004a1c:	3714      	adds	r7, #20
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a24:	40011000 	.word	0x40011000
 8004a28:	40011400 	.word	0x40011400
 8004a2c:	51eb851f 	.word	0x51eb851f

08004a30 <__errno>:
 8004a30:	4b01      	ldr	r3, [pc, #4]	; (8004a38 <__errno+0x8>)
 8004a32:	6818      	ldr	r0, [r3, #0]
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	2000000c 	.word	0x2000000c

08004a3c <__libc_init_array>:
 8004a3c:	b570      	push	{r4, r5, r6, lr}
 8004a3e:	4e0d      	ldr	r6, [pc, #52]	; (8004a74 <__libc_init_array+0x38>)
 8004a40:	4c0d      	ldr	r4, [pc, #52]	; (8004a78 <__libc_init_array+0x3c>)
 8004a42:	1ba4      	subs	r4, r4, r6
 8004a44:	10a4      	asrs	r4, r4, #2
 8004a46:	2500      	movs	r5, #0
 8004a48:	42a5      	cmp	r5, r4
 8004a4a:	d109      	bne.n	8004a60 <__libc_init_array+0x24>
 8004a4c:	4e0b      	ldr	r6, [pc, #44]	; (8004a7c <__libc_init_array+0x40>)
 8004a4e:	4c0c      	ldr	r4, [pc, #48]	; (8004a80 <__libc_init_array+0x44>)
 8004a50:	f000 fc26 	bl	80052a0 <_init>
 8004a54:	1ba4      	subs	r4, r4, r6
 8004a56:	10a4      	asrs	r4, r4, #2
 8004a58:	2500      	movs	r5, #0
 8004a5a:	42a5      	cmp	r5, r4
 8004a5c:	d105      	bne.n	8004a6a <__libc_init_array+0x2e>
 8004a5e:	bd70      	pop	{r4, r5, r6, pc}
 8004a60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a64:	4798      	blx	r3
 8004a66:	3501      	adds	r5, #1
 8004a68:	e7ee      	b.n	8004a48 <__libc_init_array+0xc>
 8004a6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a6e:	4798      	blx	r3
 8004a70:	3501      	adds	r5, #1
 8004a72:	e7f2      	b.n	8004a5a <__libc_init_array+0x1e>
 8004a74:	08005328 	.word	0x08005328
 8004a78:	08005328 	.word	0x08005328
 8004a7c:	08005328 	.word	0x08005328
 8004a80:	0800532c 	.word	0x0800532c

08004a84 <memset>:
 8004a84:	4402      	add	r2, r0
 8004a86:	4603      	mov	r3, r0
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d100      	bne.n	8004a8e <memset+0xa>
 8004a8c:	4770      	bx	lr
 8004a8e:	f803 1b01 	strb.w	r1, [r3], #1
 8004a92:	e7f9      	b.n	8004a88 <memset+0x4>

08004a94 <_vsiprintf_r>:
 8004a94:	b500      	push	{lr}
 8004a96:	b09b      	sub	sp, #108	; 0x6c
 8004a98:	9100      	str	r1, [sp, #0]
 8004a9a:	9104      	str	r1, [sp, #16]
 8004a9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004aa0:	9105      	str	r1, [sp, #20]
 8004aa2:	9102      	str	r1, [sp, #8]
 8004aa4:	4905      	ldr	r1, [pc, #20]	; (8004abc <_vsiprintf_r+0x28>)
 8004aa6:	9103      	str	r1, [sp, #12]
 8004aa8:	4669      	mov	r1, sp
 8004aaa:	f000 f86d 	bl	8004b88 <_svfiprintf_r>
 8004aae:	9b00      	ldr	r3, [sp, #0]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	701a      	strb	r2, [r3, #0]
 8004ab4:	b01b      	add	sp, #108	; 0x6c
 8004ab6:	f85d fb04 	ldr.w	pc, [sp], #4
 8004aba:	bf00      	nop
 8004abc:	ffff0208 	.word	0xffff0208

08004ac0 <vsiprintf>:
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	460a      	mov	r2, r1
 8004ac4:	4601      	mov	r1, r0
 8004ac6:	4802      	ldr	r0, [pc, #8]	; (8004ad0 <vsiprintf+0x10>)
 8004ac8:	6800      	ldr	r0, [r0, #0]
 8004aca:	f7ff bfe3 	b.w	8004a94 <_vsiprintf_r>
 8004ace:	bf00      	nop
 8004ad0:	2000000c 	.word	0x2000000c

08004ad4 <__ssputs_r>:
 8004ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ad8:	688e      	ldr	r6, [r1, #8]
 8004ada:	429e      	cmp	r6, r3
 8004adc:	4682      	mov	sl, r0
 8004ade:	460c      	mov	r4, r1
 8004ae0:	4690      	mov	r8, r2
 8004ae2:	4699      	mov	r9, r3
 8004ae4:	d837      	bhi.n	8004b56 <__ssputs_r+0x82>
 8004ae6:	898a      	ldrh	r2, [r1, #12]
 8004ae8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004aec:	d031      	beq.n	8004b52 <__ssputs_r+0x7e>
 8004aee:	6825      	ldr	r5, [r4, #0]
 8004af0:	6909      	ldr	r1, [r1, #16]
 8004af2:	1a6f      	subs	r7, r5, r1
 8004af4:	6965      	ldr	r5, [r4, #20]
 8004af6:	2302      	movs	r3, #2
 8004af8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004afc:	fb95 f5f3 	sdiv	r5, r5, r3
 8004b00:	f109 0301 	add.w	r3, r9, #1
 8004b04:	443b      	add	r3, r7
 8004b06:	429d      	cmp	r5, r3
 8004b08:	bf38      	it	cc
 8004b0a:	461d      	movcc	r5, r3
 8004b0c:	0553      	lsls	r3, r2, #21
 8004b0e:	d530      	bpl.n	8004b72 <__ssputs_r+0x9e>
 8004b10:	4629      	mov	r1, r5
 8004b12:	f000 fb2b 	bl	800516c <_malloc_r>
 8004b16:	4606      	mov	r6, r0
 8004b18:	b950      	cbnz	r0, 8004b30 <__ssputs_r+0x5c>
 8004b1a:	230c      	movs	r3, #12
 8004b1c:	f8ca 3000 	str.w	r3, [sl]
 8004b20:	89a3      	ldrh	r3, [r4, #12]
 8004b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b26:	81a3      	strh	r3, [r4, #12]
 8004b28:	f04f 30ff 	mov.w	r0, #4294967295
 8004b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b30:	463a      	mov	r2, r7
 8004b32:	6921      	ldr	r1, [r4, #16]
 8004b34:	f000 faa8 	bl	8005088 <memcpy>
 8004b38:	89a3      	ldrh	r3, [r4, #12]
 8004b3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004b3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b42:	81a3      	strh	r3, [r4, #12]
 8004b44:	6126      	str	r6, [r4, #16]
 8004b46:	6165      	str	r5, [r4, #20]
 8004b48:	443e      	add	r6, r7
 8004b4a:	1bed      	subs	r5, r5, r7
 8004b4c:	6026      	str	r6, [r4, #0]
 8004b4e:	60a5      	str	r5, [r4, #8]
 8004b50:	464e      	mov	r6, r9
 8004b52:	454e      	cmp	r6, r9
 8004b54:	d900      	bls.n	8004b58 <__ssputs_r+0x84>
 8004b56:	464e      	mov	r6, r9
 8004b58:	4632      	mov	r2, r6
 8004b5a:	4641      	mov	r1, r8
 8004b5c:	6820      	ldr	r0, [r4, #0]
 8004b5e:	f000 fa9e 	bl	800509e <memmove>
 8004b62:	68a3      	ldr	r3, [r4, #8]
 8004b64:	1b9b      	subs	r3, r3, r6
 8004b66:	60a3      	str	r3, [r4, #8]
 8004b68:	6823      	ldr	r3, [r4, #0]
 8004b6a:	441e      	add	r6, r3
 8004b6c:	6026      	str	r6, [r4, #0]
 8004b6e:	2000      	movs	r0, #0
 8004b70:	e7dc      	b.n	8004b2c <__ssputs_r+0x58>
 8004b72:	462a      	mov	r2, r5
 8004b74:	f000 fb54 	bl	8005220 <_realloc_r>
 8004b78:	4606      	mov	r6, r0
 8004b7a:	2800      	cmp	r0, #0
 8004b7c:	d1e2      	bne.n	8004b44 <__ssputs_r+0x70>
 8004b7e:	6921      	ldr	r1, [r4, #16]
 8004b80:	4650      	mov	r0, sl
 8004b82:	f000 faa5 	bl	80050d0 <_free_r>
 8004b86:	e7c8      	b.n	8004b1a <__ssputs_r+0x46>

08004b88 <_svfiprintf_r>:
 8004b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b8c:	461d      	mov	r5, r3
 8004b8e:	898b      	ldrh	r3, [r1, #12]
 8004b90:	061f      	lsls	r7, r3, #24
 8004b92:	b09d      	sub	sp, #116	; 0x74
 8004b94:	4680      	mov	r8, r0
 8004b96:	460c      	mov	r4, r1
 8004b98:	4616      	mov	r6, r2
 8004b9a:	d50f      	bpl.n	8004bbc <_svfiprintf_r+0x34>
 8004b9c:	690b      	ldr	r3, [r1, #16]
 8004b9e:	b96b      	cbnz	r3, 8004bbc <_svfiprintf_r+0x34>
 8004ba0:	2140      	movs	r1, #64	; 0x40
 8004ba2:	f000 fae3 	bl	800516c <_malloc_r>
 8004ba6:	6020      	str	r0, [r4, #0]
 8004ba8:	6120      	str	r0, [r4, #16]
 8004baa:	b928      	cbnz	r0, 8004bb8 <_svfiprintf_r+0x30>
 8004bac:	230c      	movs	r3, #12
 8004bae:	f8c8 3000 	str.w	r3, [r8]
 8004bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb6:	e0c8      	b.n	8004d4a <_svfiprintf_r+0x1c2>
 8004bb8:	2340      	movs	r3, #64	; 0x40
 8004bba:	6163      	str	r3, [r4, #20]
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8004bc0:	2320      	movs	r3, #32
 8004bc2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004bc6:	2330      	movs	r3, #48	; 0x30
 8004bc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004bcc:	9503      	str	r5, [sp, #12]
 8004bce:	f04f 0b01 	mov.w	fp, #1
 8004bd2:	4637      	mov	r7, r6
 8004bd4:	463d      	mov	r5, r7
 8004bd6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004bda:	b10b      	cbz	r3, 8004be0 <_svfiprintf_r+0x58>
 8004bdc:	2b25      	cmp	r3, #37	; 0x25
 8004bde:	d13e      	bne.n	8004c5e <_svfiprintf_r+0xd6>
 8004be0:	ebb7 0a06 	subs.w	sl, r7, r6
 8004be4:	d00b      	beq.n	8004bfe <_svfiprintf_r+0x76>
 8004be6:	4653      	mov	r3, sl
 8004be8:	4632      	mov	r2, r6
 8004bea:	4621      	mov	r1, r4
 8004bec:	4640      	mov	r0, r8
 8004bee:	f7ff ff71 	bl	8004ad4 <__ssputs_r>
 8004bf2:	3001      	adds	r0, #1
 8004bf4:	f000 80a4 	beq.w	8004d40 <_svfiprintf_r+0x1b8>
 8004bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bfa:	4453      	add	r3, sl
 8004bfc:	9309      	str	r3, [sp, #36]	; 0x24
 8004bfe:	783b      	ldrb	r3, [r7, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	f000 809d 	beq.w	8004d40 <_svfiprintf_r+0x1b8>
 8004c06:	2300      	movs	r3, #0
 8004c08:	f04f 32ff 	mov.w	r2, #4294967295
 8004c0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c10:	9304      	str	r3, [sp, #16]
 8004c12:	9307      	str	r3, [sp, #28]
 8004c14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004c18:	931a      	str	r3, [sp, #104]	; 0x68
 8004c1a:	462f      	mov	r7, r5
 8004c1c:	2205      	movs	r2, #5
 8004c1e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004c22:	4850      	ldr	r0, [pc, #320]	; (8004d64 <_svfiprintf_r+0x1dc>)
 8004c24:	f7fb fae4 	bl	80001f0 <memchr>
 8004c28:	9b04      	ldr	r3, [sp, #16]
 8004c2a:	b9d0      	cbnz	r0, 8004c62 <_svfiprintf_r+0xda>
 8004c2c:	06d9      	lsls	r1, r3, #27
 8004c2e:	bf44      	itt	mi
 8004c30:	2220      	movmi	r2, #32
 8004c32:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004c36:	071a      	lsls	r2, r3, #28
 8004c38:	bf44      	itt	mi
 8004c3a:	222b      	movmi	r2, #43	; 0x2b
 8004c3c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004c40:	782a      	ldrb	r2, [r5, #0]
 8004c42:	2a2a      	cmp	r2, #42	; 0x2a
 8004c44:	d015      	beq.n	8004c72 <_svfiprintf_r+0xea>
 8004c46:	9a07      	ldr	r2, [sp, #28]
 8004c48:	462f      	mov	r7, r5
 8004c4a:	2000      	movs	r0, #0
 8004c4c:	250a      	movs	r5, #10
 8004c4e:	4639      	mov	r1, r7
 8004c50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c54:	3b30      	subs	r3, #48	; 0x30
 8004c56:	2b09      	cmp	r3, #9
 8004c58:	d94d      	bls.n	8004cf6 <_svfiprintf_r+0x16e>
 8004c5a:	b1b8      	cbz	r0, 8004c8c <_svfiprintf_r+0x104>
 8004c5c:	e00f      	b.n	8004c7e <_svfiprintf_r+0xf6>
 8004c5e:	462f      	mov	r7, r5
 8004c60:	e7b8      	b.n	8004bd4 <_svfiprintf_r+0x4c>
 8004c62:	4a40      	ldr	r2, [pc, #256]	; (8004d64 <_svfiprintf_r+0x1dc>)
 8004c64:	1a80      	subs	r0, r0, r2
 8004c66:	fa0b f000 	lsl.w	r0, fp, r0
 8004c6a:	4318      	orrs	r0, r3
 8004c6c:	9004      	str	r0, [sp, #16]
 8004c6e:	463d      	mov	r5, r7
 8004c70:	e7d3      	b.n	8004c1a <_svfiprintf_r+0x92>
 8004c72:	9a03      	ldr	r2, [sp, #12]
 8004c74:	1d11      	adds	r1, r2, #4
 8004c76:	6812      	ldr	r2, [r2, #0]
 8004c78:	9103      	str	r1, [sp, #12]
 8004c7a:	2a00      	cmp	r2, #0
 8004c7c:	db01      	blt.n	8004c82 <_svfiprintf_r+0xfa>
 8004c7e:	9207      	str	r2, [sp, #28]
 8004c80:	e004      	b.n	8004c8c <_svfiprintf_r+0x104>
 8004c82:	4252      	negs	r2, r2
 8004c84:	f043 0302 	orr.w	r3, r3, #2
 8004c88:	9207      	str	r2, [sp, #28]
 8004c8a:	9304      	str	r3, [sp, #16]
 8004c8c:	783b      	ldrb	r3, [r7, #0]
 8004c8e:	2b2e      	cmp	r3, #46	; 0x2e
 8004c90:	d10c      	bne.n	8004cac <_svfiprintf_r+0x124>
 8004c92:	787b      	ldrb	r3, [r7, #1]
 8004c94:	2b2a      	cmp	r3, #42	; 0x2a
 8004c96:	d133      	bne.n	8004d00 <_svfiprintf_r+0x178>
 8004c98:	9b03      	ldr	r3, [sp, #12]
 8004c9a:	1d1a      	adds	r2, r3, #4
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	9203      	str	r2, [sp, #12]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	bfb8      	it	lt
 8004ca4:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ca8:	3702      	adds	r7, #2
 8004caa:	9305      	str	r3, [sp, #20]
 8004cac:	4d2e      	ldr	r5, [pc, #184]	; (8004d68 <_svfiprintf_r+0x1e0>)
 8004cae:	7839      	ldrb	r1, [r7, #0]
 8004cb0:	2203      	movs	r2, #3
 8004cb2:	4628      	mov	r0, r5
 8004cb4:	f7fb fa9c 	bl	80001f0 <memchr>
 8004cb8:	b138      	cbz	r0, 8004cca <_svfiprintf_r+0x142>
 8004cba:	2340      	movs	r3, #64	; 0x40
 8004cbc:	1b40      	subs	r0, r0, r5
 8004cbe:	fa03 f000 	lsl.w	r0, r3, r0
 8004cc2:	9b04      	ldr	r3, [sp, #16]
 8004cc4:	4303      	orrs	r3, r0
 8004cc6:	3701      	adds	r7, #1
 8004cc8:	9304      	str	r3, [sp, #16]
 8004cca:	7839      	ldrb	r1, [r7, #0]
 8004ccc:	4827      	ldr	r0, [pc, #156]	; (8004d6c <_svfiprintf_r+0x1e4>)
 8004cce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004cd2:	2206      	movs	r2, #6
 8004cd4:	1c7e      	adds	r6, r7, #1
 8004cd6:	f7fb fa8b 	bl	80001f0 <memchr>
 8004cda:	2800      	cmp	r0, #0
 8004cdc:	d038      	beq.n	8004d50 <_svfiprintf_r+0x1c8>
 8004cde:	4b24      	ldr	r3, [pc, #144]	; (8004d70 <_svfiprintf_r+0x1e8>)
 8004ce0:	bb13      	cbnz	r3, 8004d28 <_svfiprintf_r+0x1a0>
 8004ce2:	9b03      	ldr	r3, [sp, #12]
 8004ce4:	3307      	adds	r3, #7
 8004ce6:	f023 0307 	bic.w	r3, r3, #7
 8004cea:	3308      	adds	r3, #8
 8004cec:	9303      	str	r3, [sp, #12]
 8004cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cf0:	444b      	add	r3, r9
 8004cf2:	9309      	str	r3, [sp, #36]	; 0x24
 8004cf4:	e76d      	b.n	8004bd2 <_svfiprintf_r+0x4a>
 8004cf6:	fb05 3202 	mla	r2, r5, r2, r3
 8004cfa:	2001      	movs	r0, #1
 8004cfc:	460f      	mov	r7, r1
 8004cfe:	e7a6      	b.n	8004c4e <_svfiprintf_r+0xc6>
 8004d00:	2300      	movs	r3, #0
 8004d02:	3701      	adds	r7, #1
 8004d04:	9305      	str	r3, [sp, #20]
 8004d06:	4619      	mov	r1, r3
 8004d08:	250a      	movs	r5, #10
 8004d0a:	4638      	mov	r0, r7
 8004d0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d10:	3a30      	subs	r2, #48	; 0x30
 8004d12:	2a09      	cmp	r2, #9
 8004d14:	d903      	bls.n	8004d1e <_svfiprintf_r+0x196>
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d0c8      	beq.n	8004cac <_svfiprintf_r+0x124>
 8004d1a:	9105      	str	r1, [sp, #20]
 8004d1c:	e7c6      	b.n	8004cac <_svfiprintf_r+0x124>
 8004d1e:	fb05 2101 	mla	r1, r5, r1, r2
 8004d22:	2301      	movs	r3, #1
 8004d24:	4607      	mov	r7, r0
 8004d26:	e7f0      	b.n	8004d0a <_svfiprintf_r+0x182>
 8004d28:	ab03      	add	r3, sp, #12
 8004d2a:	9300      	str	r3, [sp, #0]
 8004d2c:	4622      	mov	r2, r4
 8004d2e:	4b11      	ldr	r3, [pc, #68]	; (8004d74 <_svfiprintf_r+0x1ec>)
 8004d30:	a904      	add	r1, sp, #16
 8004d32:	4640      	mov	r0, r8
 8004d34:	f3af 8000 	nop.w
 8004d38:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004d3c:	4681      	mov	r9, r0
 8004d3e:	d1d6      	bne.n	8004cee <_svfiprintf_r+0x166>
 8004d40:	89a3      	ldrh	r3, [r4, #12]
 8004d42:	065b      	lsls	r3, r3, #25
 8004d44:	f53f af35 	bmi.w	8004bb2 <_svfiprintf_r+0x2a>
 8004d48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d4a:	b01d      	add	sp, #116	; 0x74
 8004d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d50:	ab03      	add	r3, sp, #12
 8004d52:	9300      	str	r3, [sp, #0]
 8004d54:	4622      	mov	r2, r4
 8004d56:	4b07      	ldr	r3, [pc, #28]	; (8004d74 <_svfiprintf_r+0x1ec>)
 8004d58:	a904      	add	r1, sp, #16
 8004d5a:	4640      	mov	r0, r8
 8004d5c:	f000 f882 	bl	8004e64 <_printf_i>
 8004d60:	e7ea      	b.n	8004d38 <_svfiprintf_r+0x1b0>
 8004d62:	bf00      	nop
 8004d64:	080052ec 	.word	0x080052ec
 8004d68:	080052f2 	.word	0x080052f2
 8004d6c:	080052f6 	.word	0x080052f6
 8004d70:	00000000 	.word	0x00000000
 8004d74:	08004ad5 	.word	0x08004ad5

08004d78 <_printf_common>:
 8004d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d7c:	4691      	mov	r9, r2
 8004d7e:	461f      	mov	r7, r3
 8004d80:	688a      	ldr	r2, [r1, #8]
 8004d82:	690b      	ldr	r3, [r1, #16]
 8004d84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	bfb8      	it	lt
 8004d8c:	4613      	movlt	r3, r2
 8004d8e:	f8c9 3000 	str.w	r3, [r9]
 8004d92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d96:	4606      	mov	r6, r0
 8004d98:	460c      	mov	r4, r1
 8004d9a:	b112      	cbz	r2, 8004da2 <_printf_common+0x2a>
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	f8c9 3000 	str.w	r3, [r9]
 8004da2:	6823      	ldr	r3, [r4, #0]
 8004da4:	0699      	lsls	r1, r3, #26
 8004da6:	bf42      	ittt	mi
 8004da8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004dac:	3302      	addmi	r3, #2
 8004dae:	f8c9 3000 	strmi.w	r3, [r9]
 8004db2:	6825      	ldr	r5, [r4, #0]
 8004db4:	f015 0506 	ands.w	r5, r5, #6
 8004db8:	d107      	bne.n	8004dca <_printf_common+0x52>
 8004dba:	f104 0a19 	add.w	sl, r4, #25
 8004dbe:	68e3      	ldr	r3, [r4, #12]
 8004dc0:	f8d9 2000 	ldr.w	r2, [r9]
 8004dc4:	1a9b      	subs	r3, r3, r2
 8004dc6:	42ab      	cmp	r3, r5
 8004dc8:	dc28      	bgt.n	8004e1c <_printf_common+0xa4>
 8004dca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004dce:	6822      	ldr	r2, [r4, #0]
 8004dd0:	3300      	adds	r3, #0
 8004dd2:	bf18      	it	ne
 8004dd4:	2301      	movne	r3, #1
 8004dd6:	0692      	lsls	r2, r2, #26
 8004dd8:	d42d      	bmi.n	8004e36 <_printf_common+0xbe>
 8004dda:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004dde:	4639      	mov	r1, r7
 8004de0:	4630      	mov	r0, r6
 8004de2:	47c0      	blx	r8
 8004de4:	3001      	adds	r0, #1
 8004de6:	d020      	beq.n	8004e2a <_printf_common+0xb2>
 8004de8:	6823      	ldr	r3, [r4, #0]
 8004dea:	68e5      	ldr	r5, [r4, #12]
 8004dec:	f8d9 2000 	ldr.w	r2, [r9]
 8004df0:	f003 0306 	and.w	r3, r3, #6
 8004df4:	2b04      	cmp	r3, #4
 8004df6:	bf08      	it	eq
 8004df8:	1aad      	subeq	r5, r5, r2
 8004dfa:	68a3      	ldr	r3, [r4, #8]
 8004dfc:	6922      	ldr	r2, [r4, #16]
 8004dfe:	bf0c      	ite	eq
 8004e00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e04:	2500      	movne	r5, #0
 8004e06:	4293      	cmp	r3, r2
 8004e08:	bfc4      	itt	gt
 8004e0a:	1a9b      	subgt	r3, r3, r2
 8004e0c:	18ed      	addgt	r5, r5, r3
 8004e0e:	f04f 0900 	mov.w	r9, #0
 8004e12:	341a      	adds	r4, #26
 8004e14:	454d      	cmp	r5, r9
 8004e16:	d11a      	bne.n	8004e4e <_printf_common+0xd6>
 8004e18:	2000      	movs	r0, #0
 8004e1a:	e008      	b.n	8004e2e <_printf_common+0xb6>
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	4652      	mov	r2, sl
 8004e20:	4639      	mov	r1, r7
 8004e22:	4630      	mov	r0, r6
 8004e24:	47c0      	blx	r8
 8004e26:	3001      	adds	r0, #1
 8004e28:	d103      	bne.n	8004e32 <_printf_common+0xba>
 8004e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e32:	3501      	adds	r5, #1
 8004e34:	e7c3      	b.n	8004dbe <_printf_common+0x46>
 8004e36:	18e1      	adds	r1, r4, r3
 8004e38:	1c5a      	adds	r2, r3, #1
 8004e3a:	2030      	movs	r0, #48	; 0x30
 8004e3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e40:	4422      	add	r2, r4
 8004e42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e4a:	3302      	adds	r3, #2
 8004e4c:	e7c5      	b.n	8004dda <_printf_common+0x62>
 8004e4e:	2301      	movs	r3, #1
 8004e50:	4622      	mov	r2, r4
 8004e52:	4639      	mov	r1, r7
 8004e54:	4630      	mov	r0, r6
 8004e56:	47c0      	blx	r8
 8004e58:	3001      	adds	r0, #1
 8004e5a:	d0e6      	beq.n	8004e2a <_printf_common+0xb2>
 8004e5c:	f109 0901 	add.w	r9, r9, #1
 8004e60:	e7d8      	b.n	8004e14 <_printf_common+0x9c>
	...

08004e64 <_printf_i>:
 8004e64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e68:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004e6c:	460c      	mov	r4, r1
 8004e6e:	7e09      	ldrb	r1, [r1, #24]
 8004e70:	b085      	sub	sp, #20
 8004e72:	296e      	cmp	r1, #110	; 0x6e
 8004e74:	4617      	mov	r7, r2
 8004e76:	4606      	mov	r6, r0
 8004e78:	4698      	mov	r8, r3
 8004e7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e7c:	f000 80b3 	beq.w	8004fe6 <_printf_i+0x182>
 8004e80:	d822      	bhi.n	8004ec8 <_printf_i+0x64>
 8004e82:	2963      	cmp	r1, #99	; 0x63
 8004e84:	d036      	beq.n	8004ef4 <_printf_i+0x90>
 8004e86:	d80a      	bhi.n	8004e9e <_printf_i+0x3a>
 8004e88:	2900      	cmp	r1, #0
 8004e8a:	f000 80b9 	beq.w	8005000 <_printf_i+0x19c>
 8004e8e:	2958      	cmp	r1, #88	; 0x58
 8004e90:	f000 8083 	beq.w	8004f9a <_printf_i+0x136>
 8004e94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e98:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004e9c:	e032      	b.n	8004f04 <_printf_i+0xa0>
 8004e9e:	2964      	cmp	r1, #100	; 0x64
 8004ea0:	d001      	beq.n	8004ea6 <_printf_i+0x42>
 8004ea2:	2969      	cmp	r1, #105	; 0x69
 8004ea4:	d1f6      	bne.n	8004e94 <_printf_i+0x30>
 8004ea6:	6820      	ldr	r0, [r4, #0]
 8004ea8:	6813      	ldr	r3, [r2, #0]
 8004eaa:	0605      	lsls	r5, r0, #24
 8004eac:	f103 0104 	add.w	r1, r3, #4
 8004eb0:	d52a      	bpl.n	8004f08 <_printf_i+0xa4>
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	6011      	str	r1, [r2, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	da03      	bge.n	8004ec2 <_printf_i+0x5e>
 8004eba:	222d      	movs	r2, #45	; 0x2d
 8004ebc:	425b      	negs	r3, r3
 8004ebe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004ec2:	486f      	ldr	r0, [pc, #444]	; (8005080 <_printf_i+0x21c>)
 8004ec4:	220a      	movs	r2, #10
 8004ec6:	e039      	b.n	8004f3c <_printf_i+0xd8>
 8004ec8:	2973      	cmp	r1, #115	; 0x73
 8004eca:	f000 809d 	beq.w	8005008 <_printf_i+0x1a4>
 8004ece:	d808      	bhi.n	8004ee2 <_printf_i+0x7e>
 8004ed0:	296f      	cmp	r1, #111	; 0x6f
 8004ed2:	d020      	beq.n	8004f16 <_printf_i+0xb2>
 8004ed4:	2970      	cmp	r1, #112	; 0x70
 8004ed6:	d1dd      	bne.n	8004e94 <_printf_i+0x30>
 8004ed8:	6823      	ldr	r3, [r4, #0]
 8004eda:	f043 0320 	orr.w	r3, r3, #32
 8004ede:	6023      	str	r3, [r4, #0]
 8004ee0:	e003      	b.n	8004eea <_printf_i+0x86>
 8004ee2:	2975      	cmp	r1, #117	; 0x75
 8004ee4:	d017      	beq.n	8004f16 <_printf_i+0xb2>
 8004ee6:	2978      	cmp	r1, #120	; 0x78
 8004ee8:	d1d4      	bne.n	8004e94 <_printf_i+0x30>
 8004eea:	2378      	movs	r3, #120	; 0x78
 8004eec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004ef0:	4864      	ldr	r0, [pc, #400]	; (8005084 <_printf_i+0x220>)
 8004ef2:	e055      	b.n	8004fa0 <_printf_i+0x13c>
 8004ef4:	6813      	ldr	r3, [r2, #0]
 8004ef6:	1d19      	adds	r1, r3, #4
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6011      	str	r1, [r2, #0]
 8004efc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f04:	2301      	movs	r3, #1
 8004f06:	e08c      	b.n	8005022 <_printf_i+0x1be>
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	6011      	str	r1, [r2, #0]
 8004f0c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f10:	bf18      	it	ne
 8004f12:	b21b      	sxthne	r3, r3
 8004f14:	e7cf      	b.n	8004eb6 <_printf_i+0x52>
 8004f16:	6813      	ldr	r3, [r2, #0]
 8004f18:	6825      	ldr	r5, [r4, #0]
 8004f1a:	1d18      	adds	r0, r3, #4
 8004f1c:	6010      	str	r0, [r2, #0]
 8004f1e:	0628      	lsls	r0, r5, #24
 8004f20:	d501      	bpl.n	8004f26 <_printf_i+0xc2>
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	e002      	b.n	8004f2c <_printf_i+0xc8>
 8004f26:	0668      	lsls	r0, r5, #25
 8004f28:	d5fb      	bpl.n	8004f22 <_printf_i+0xbe>
 8004f2a:	881b      	ldrh	r3, [r3, #0]
 8004f2c:	4854      	ldr	r0, [pc, #336]	; (8005080 <_printf_i+0x21c>)
 8004f2e:	296f      	cmp	r1, #111	; 0x6f
 8004f30:	bf14      	ite	ne
 8004f32:	220a      	movne	r2, #10
 8004f34:	2208      	moveq	r2, #8
 8004f36:	2100      	movs	r1, #0
 8004f38:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f3c:	6865      	ldr	r5, [r4, #4]
 8004f3e:	60a5      	str	r5, [r4, #8]
 8004f40:	2d00      	cmp	r5, #0
 8004f42:	f2c0 8095 	blt.w	8005070 <_printf_i+0x20c>
 8004f46:	6821      	ldr	r1, [r4, #0]
 8004f48:	f021 0104 	bic.w	r1, r1, #4
 8004f4c:	6021      	str	r1, [r4, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d13d      	bne.n	8004fce <_printf_i+0x16a>
 8004f52:	2d00      	cmp	r5, #0
 8004f54:	f040 808e 	bne.w	8005074 <_printf_i+0x210>
 8004f58:	4665      	mov	r5, ip
 8004f5a:	2a08      	cmp	r2, #8
 8004f5c:	d10b      	bne.n	8004f76 <_printf_i+0x112>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	07db      	lsls	r3, r3, #31
 8004f62:	d508      	bpl.n	8004f76 <_printf_i+0x112>
 8004f64:	6923      	ldr	r3, [r4, #16]
 8004f66:	6862      	ldr	r2, [r4, #4]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	bfde      	ittt	le
 8004f6c:	2330      	movle	r3, #48	; 0x30
 8004f6e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f72:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f76:	ebac 0305 	sub.w	r3, ip, r5
 8004f7a:	6123      	str	r3, [r4, #16]
 8004f7c:	f8cd 8000 	str.w	r8, [sp]
 8004f80:	463b      	mov	r3, r7
 8004f82:	aa03      	add	r2, sp, #12
 8004f84:	4621      	mov	r1, r4
 8004f86:	4630      	mov	r0, r6
 8004f88:	f7ff fef6 	bl	8004d78 <_printf_common>
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	d14d      	bne.n	800502c <_printf_i+0x1c8>
 8004f90:	f04f 30ff 	mov.w	r0, #4294967295
 8004f94:	b005      	add	sp, #20
 8004f96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f9a:	4839      	ldr	r0, [pc, #228]	; (8005080 <_printf_i+0x21c>)
 8004f9c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004fa0:	6813      	ldr	r3, [r2, #0]
 8004fa2:	6821      	ldr	r1, [r4, #0]
 8004fa4:	1d1d      	adds	r5, r3, #4
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	6015      	str	r5, [r2, #0]
 8004faa:	060a      	lsls	r2, r1, #24
 8004fac:	d50b      	bpl.n	8004fc6 <_printf_i+0x162>
 8004fae:	07ca      	lsls	r2, r1, #31
 8004fb0:	bf44      	itt	mi
 8004fb2:	f041 0120 	orrmi.w	r1, r1, #32
 8004fb6:	6021      	strmi	r1, [r4, #0]
 8004fb8:	b91b      	cbnz	r3, 8004fc2 <_printf_i+0x15e>
 8004fba:	6822      	ldr	r2, [r4, #0]
 8004fbc:	f022 0220 	bic.w	r2, r2, #32
 8004fc0:	6022      	str	r2, [r4, #0]
 8004fc2:	2210      	movs	r2, #16
 8004fc4:	e7b7      	b.n	8004f36 <_printf_i+0xd2>
 8004fc6:	064d      	lsls	r5, r1, #25
 8004fc8:	bf48      	it	mi
 8004fca:	b29b      	uxthmi	r3, r3
 8004fcc:	e7ef      	b.n	8004fae <_printf_i+0x14a>
 8004fce:	4665      	mov	r5, ip
 8004fd0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004fd4:	fb02 3311 	mls	r3, r2, r1, r3
 8004fd8:	5cc3      	ldrb	r3, [r0, r3]
 8004fda:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004fde:	460b      	mov	r3, r1
 8004fe0:	2900      	cmp	r1, #0
 8004fe2:	d1f5      	bne.n	8004fd0 <_printf_i+0x16c>
 8004fe4:	e7b9      	b.n	8004f5a <_printf_i+0xf6>
 8004fe6:	6813      	ldr	r3, [r2, #0]
 8004fe8:	6825      	ldr	r5, [r4, #0]
 8004fea:	6961      	ldr	r1, [r4, #20]
 8004fec:	1d18      	adds	r0, r3, #4
 8004fee:	6010      	str	r0, [r2, #0]
 8004ff0:	0628      	lsls	r0, r5, #24
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	d501      	bpl.n	8004ffa <_printf_i+0x196>
 8004ff6:	6019      	str	r1, [r3, #0]
 8004ff8:	e002      	b.n	8005000 <_printf_i+0x19c>
 8004ffa:	066a      	lsls	r2, r5, #25
 8004ffc:	d5fb      	bpl.n	8004ff6 <_printf_i+0x192>
 8004ffe:	8019      	strh	r1, [r3, #0]
 8005000:	2300      	movs	r3, #0
 8005002:	6123      	str	r3, [r4, #16]
 8005004:	4665      	mov	r5, ip
 8005006:	e7b9      	b.n	8004f7c <_printf_i+0x118>
 8005008:	6813      	ldr	r3, [r2, #0]
 800500a:	1d19      	adds	r1, r3, #4
 800500c:	6011      	str	r1, [r2, #0]
 800500e:	681d      	ldr	r5, [r3, #0]
 8005010:	6862      	ldr	r2, [r4, #4]
 8005012:	2100      	movs	r1, #0
 8005014:	4628      	mov	r0, r5
 8005016:	f7fb f8eb 	bl	80001f0 <memchr>
 800501a:	b108      	cbz	r0, 8005020 <_printf_i+0x1bc>
 800501c:	1b40      	subs	r0, r0, r5
 800501e:	6060      	str	r0, [r4, #4]
 8005020:	6863      	ldr	r3, [r4, #4]
 8005022:	6123      	str	r3, [r4, #16]
 8005024:	2300      	movs	r3, #0
 8005026:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800502a:	e7a7      	b.n	8004f7c <_printf_i+0x118>
 800502c:	6923      	ldr	r3, [r4, #16]
 800502e:	462a      	mov	r2, r5
 8005030:	4639      	mov	r1, r7
 8005032:	4630      	mov	r0, r6
 8005034:	47c0      	blx	r8
 8005036:	3001      	adds	r0, #1
 8005038:	d0aa      	beq.n	8004f90 <_printf_i+0x12c>
 800503a:	6823      	ldr	r3, [r4, #0]
 800503c:	079b      	lsls	r3, r3, #30
 800503e:	d413      	bmi.n	8005068 <_printf_i+0x204>
 8005040:	68e0      	ldr	r0, [r4, #12]
 8005042:	9b03      	ldr	r3, [sp, #12]
 8005044:	4298      	cmp	r0, r3
 8005046:	bfb8      	it	lt
 8005048:	4618      	movlt	r0, r3
 800504a:	e7a3      	b.n	8004f94 <_printf_i+0x130>
 800504c:	2301      	movs	r3, #1
 800504e:	464a      	mov	r2, r9
 8005050:	4639      	mov	r1, r7
 8005052:	4630      	mov	r0, r6
 8005054:	47c0      	blx	r8
 8005056:	3001      	adds	r0, #1
 8005058:	d09a      	beq.n	8004f90 <_printf_i+0x12c>
 800505a:	3501      	adds	r5, #1
 800505c:	68e3      	ldr	r3, [r4, #12]
 800505e:	9a03      	ldr	r2, [sp, #12]
 8005060:	1a9b      	subs	r3, r3, r2
 8005062:	42ab      	cmp	r3, r5
 8005064:	dcf2      	bgt.n	800504c <_printf_i+0x1e8>
 8005066:	e7eb      	b.n	8005040 <_printf_i+0x1dc>
 8005068:	2500      	movs	r5, #0
 800506a:	f104 0919 	add.w	r9, r4, #25
 800506e:	e7f5      	b.n	800505c <_printf_i+0x1f8>
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1ac      	bne.n	8004fce <_printf_i+0x16a>
 8005074:	7803      	ldrb	r3, [r0, #0]
 8005076:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800507a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800507e:	e76c      	b.n	8004f5a <_printf_i+0xf6>
 8005080:	080052fd 	.word	0x080052fd
 8005084:	0800530e 	.word	0x0800530e

08005088 <memcpy>:
 8005088:	b510      	push	{r4, lr}
 800508a:	1e43      	subs	r3, r0, #1
 800508c:	440a      	add	r2, r1
 800508e:	4291      	cmp	r1, r2
 8005090:	d100      	bne.n	8005094 <memcpy+0xc>
 8005092:	bd10      	pop	{r4, pc}
 8005094:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005098:	f803 4f01 	strb.w	r4, [r3, #1]!
 800509c:	e7f7      	b.n	800508e <memcpy+0x6>

0800509e <memmove>:
 800509e:	4288      	cmp	r0, r1
 80050a0:	b510      	push	{r4, lr}
 80050a2:	eb01 0302 	add.w	r3, r1, r2
 80050a6:	d807      	bhi.n	80050b8 <memmove+0x1a>
 80050a8:	1e42      	subs	r2, r0, #1
 80050aa:	4299      	cmp	r1, r3
 80050ac:	d00a      	beq.n	80050c4 <memmove+0x26>
 80050ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050b2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80050b6:	e7f8      	b.n	80050aa <memmove+0xc>
 80050b8:	4283      	cmp	r3, r0
 80050ba:	d9f5      	bls.n	80050a8 <memmove+0xa>
 80050bc:	1881      	adds	r1, r0, r2
 80050be:	1ad2      	subs	r2, r2, r3
 80050c0:	42d3      	cmn	r3, r2
 80050c2:	d100      	bne.n	80050c6 <memmove+0x28>
 80050c4:	bd10      	pop	{r4, pc}
 80050c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80050ca:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80050ce:	e7f7      	b.n	80050c0 <memmove+0x22>

080050d0 <_free_r>:
 80050d0:	b538      	push	{r3, r4, r5, lr}
 80050d2:	4605      	mov	r5, r0
 80050d4:	2900      	cmp	r1, #0
 80050d6:	d045      	beq.n	8005164 <_free_r+0x94>
 80050d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050dc:	1f0c      	subs	r4, r1, #4
 80050de:	2b00      	cmp	r3, #0
 80050e0:	bfb8      	it	lt
 80050e2:	18e4      	addlt	r4, r4, r3
 80050e4:	f000 f8d2 	bl	800528c <__malloc_lock>
 80050e8:	4a1f      	ldr	r2, [pc, #124]	; (8005168 <_free_r+0x98>)
 80050ea:	6813      	ldr	r3, [r2, #0]
 80050ec:	4610      	mov	r0, r2
 80050ee:	b933      	cbnz	r3, 80050fe <_free_r+0x2e>
 80050f0:	6063      	str	r3, [r4, #4]
 80050f2:	6014      	str	r4, [r2, #0]
 80050f4:	4628      	mov	r0, r5
 80050f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050fa:	f000 b8c8 	b.w	800528e <__malloc_unlock>
 80050fe:	42a3      	cmp	r3, r4
 8005100:	d90c      	bls.n	800511c <_free_r+0x4c>
 8005102:	6821      	ldr	r1, [r4, #0]
 8005104:	1862      	adds	r2, r4, r1
 8005106:	4293      	cmp	r3, r2
 8005108:	bf04      	itt	eq
 800510a:	681a      	ldreq	r2, [r3, #0]
 800510c:	685b      	ldreq	r3, [r3, #4]
 800510e:	6063      	str	r3, [r4, #4]
 8005110:	bf04      	itt	eq
 8005112:	1852      	addeq	r2, r2, r1
 8005114:	6022      	streq	r2, [r4, #0]
 8005116:	6004      	str	r4, [r0, #0]
 8005118:	e7ec      	b.n	80050f4 <_free_r+0x24>
 800511a:	4613      	mov	r3, r2
 800511c:	685a      	ldr	r2, [r3, #4]
 800511e:	b10a      	cbz	r2, 8005124 <_free_r+0x54>
 8005120:	42a2      	cmp	r2, r4
 8005122:	d9fa      	bls.n	800511a <_free_r+0x4a>
 8005124:	6819      	ldr	r1, [r3, #0]
 8005126:	1858      	adds	r0, r3, r1
 8005128:	42a0      	cmp	r0, r4
 800512a:	d10b      	bne.n	8005144 <_free_r+0x74>
 800512c:	6820      	ldr	r0, [r4, #0]
 800512e:	4401      	add	r1, r0
 8005130:	1858      	adds	r0, r3, r1
 8005132:	4282      	cmp	r2, r0
 8005134:	6019      	str	r1, [r3, #0]
 8005136:	d1dd      	bne.n	80050f4 <_free_r+0x24>
 8005138:	6810      	ldr	r0, [r2, #0]
 800513a:	6852      	ldr	r2, [r2, #4]
 800513c:	605a      	str	r2, [r3, #4]
 800513e:	4401      	add	r1, r0
 8005140:	6019      	str	r1, [r3, #0]
 8005142:	e7d7      	b.n	80050f4 <_free_r+0x24>
 8005144:	d902      	bls.n	800514c <_free_r+0x7c>
 8005146:	230c      	movs	r3, #12
 8005148:	602b      	str	r3, [r5, #0]
 800514a:	e7d3      	b.n	80050f4 <_free_r+0x24>
 800514c:	6820      	ldr	r0, [r4, #0]
 800514e:	1821      	adds	r1, r4, r0
 8005150:	428a      	cmp	r2, r1
 8005152:	bf04      	itt	eq
 8005154:	6811      	ldreq	r1, [r2, #0]
 8005156:	6852      	ldreq	r2, [r2, #4]
 8005158:	6062      	str	r2, [r4, #4]
 800515a:	bf04      	itt	eq
 800515c:	1809      	addeq	r1, r1, r0
 800515e:	6021      	streq	r1, [r4, #0]
 8005160:	605c      	str	r4, [r3, #4]
 8005162:	e7c7      	b.n	80050f4 <_free_r+0x24>
 8005164:	bd38      	pop	{r3, r4, r5, pc}
 8005166:	bf00      	nop
 8005168:	20000094 	.word	0x20000094

0800516c <_malloc_r>:
 800516c:	b570      	push	{r4, r5, r6, lr}
 800516e:	1ccd      	adds	r5, r1, #3
 8005170:	f025 0503 	bic.w	r5, r5, #3
 8005174:	3508      	adds	r5, #8
 8005176:	2d0c      	cmp	r5, #12
 8005178:	bf38      	it	cc
 800517a:	250c      	movcc	r5, #12
 800517c:	2d00      	cmp	r5, #0
 800517e:	4606      	mov	r6, r0
 8005180:	db01      	blt.n	8005186 <_malloc_r+0x1a>
 8005182:	42a9      	cmp	r1, r5
 8005184:	d903      	bls.n	800518e <_malloc_r+0x22>
 8005186:	230c      	movs	r3, #12
 8005188:	6033      	str	r3, [r6, #0]
 800518a:	2000      	movs	r0, #0
 800518c:	bd70      	pop	{r4, r5, r6, pc}
 800518e:	f000 f87d 	bl	800528c <__malloc_lock>
 8005192:	4a21      	ldr	r2, [pc, #132]	; (8005218 <_malloc_r+0xac>)
 8005194:	6814      	ldr	r4, [r2, #0]
 8005196:	4621      	mov	r1, r4
 8005198:	b991      	cbnz	r1, 80051c0 <_malloc_r+0x54>
 800519a:	4c20      	ldr	r4, [pc, #128]	; (800521c <_malloc_r+0xb0>)
 800519c:	6823      	ldr	r3, [r4, #0]
 800519e:	b91b      	cbnz	r3, 80051a8 <_malloc_r+0x3c>
 80051a0:	4630      	mov	r0, r6
 80051a2:	f000 f863 	bl	800526c <_sbrk_r>
 80051a6:	6020      	str	r0, [r4, #0]
 80051a8:	4629      	mov	r1, r5
 80051aa:	4630      	mov	r0, r6
 80051ac:	f000 f85e 	bl	800526c <_sbrk_r>
 80051b0:	1c43      	adds	r3, r0, #1
 80051b2:	d124      	bne.n	80051fe <_malloc_r+0x92>
 80051b4:	230c      	movs	r3, #12
 80051b6:	6033      	str	r3, [r6, #0]
 80051b8:	4630      	mov	r0, r6
 80051ba:	f000 f868 	bl	800528e <__malloc_unlock>
 80051be:	e7e4      	b.n	800518a <_malloc_r+0x1e>
 80051c0:	680b      	ldr	r3, [r1, #0]
 80051c2:	1b5b      	subs	r3, r3, r5
 80051c4:	d418      	bmi.n	80051f8 <_malloc_r+0x8c>
 80051c6:	2b0b      	cmp	r3, #11
 80051c8:	d90f      	bls.n	80051ea <_malloc_r+0x7e>
 80051ca:	600b      	str	r3, [r1, #0]
 80051cc:	50cd      	str	r5, [r1, r3]
 80051ce:	18cc      	adds	r4, r1, r3
 80051d0:	4630      	mov	r0, r6
 80051d2:	f000 f85c 	bl	800528e <__malloc_unlock>
 80051d6:	f104 000b 	add.w	r0, r4, #11
 80051da:	1d23      	adds	r3, r4, #4
 80051dc:	f020 0007 	bic.w	r0, r0, #7
 80051e0:	1ac3      	subs	r3, r0, r3
 80051e2:	d0d3      	beq.n	800518c <_malloc_r+0x20>
 80051e4:	425a      	negs	r2, r3
 80051e6:	50e2      	str	r2, [r4, r3]
 80051e8:	e7d0      	b.n	800518c <_malloc_r+0x20>
 80051ea:	428c      	cmp	r4, r1
 80051ec:	684b      	ldr	r3, [r1, #4]
 80051ee:	bf16      	itet	ne
 80051f0:	6063      	strne	r3, [r4, #4]
 80051f2:	6013      	streq	r3, [r2, #0]
 80051f4:	460c      	movne	r4, r1
 80051f6:	e7eb      	b.n	80051d0 <_malloc_r+0x64>
 80051f8:	460c      	mov	r4, r1
 80051fa:	6849      	ldr	r1, [r1, #4]
 80051fc:	e7cc      	b.n	8005198 <_malloc_r+0x2c>
 80051fe:	1cc4      	adds	r4, r0, #3
 8005200:	f024 0403 	bic.w	r4, r4, #3
 8005204:	42a0      	cmp	r0, r4
 8005206:	d005      	beq.n	8005214 <_malloc_r+0xa8>
 8005208:	1a21      	subs	r1, r4, r0
 800520a:	4630      	mov	r0, r6
 800520c:	f000 f82e 	bl	800526c <_sbrk_r>
 8005210:	3001      	adds	r0, #1
 8005212:	d0cf      	beq.n	80051b4 <_malloc_r+0x48>
 8005214:	6025      	str	r5, [r4, #0]
 8005216:	e7db      	b.n	80051d0 <_malloc_r+0x64>
 8005218:	20000094 	.word	0x20000094
 800521c:	20000098 	.word	0x20000098

08005220 <_realloc_r>:
 8005220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005222:	4607      	mov	r7, r0
 8005224:	4614      	mov	r4, r2
 8005226:	460e      	mov	r6, r1
 8005228:	b921      	cbnz	r1, 8005234 <_realloc_r+0x14>
 800522a:	4611      	mov	r1, r2
 800522c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005230:	f7ff bf9c 	b.w	800516c <_malloc_r>
 8005234:	b922      	cbnz	r2, 8005240 <_realloc_r+0x20>
 8005236:	f7ff ff4b 	bl	80050d0 <_free_r>
 800523a:	4625      	mov	r5, r4
 800523c:	4628      	mov	r0, r5
 800523e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005240:	f000 f826 	bl	8005290 <_malloc_usable_size_r>
 8005244:	42a0      	cmp	r0, r4
 8005246:	d20f      	bcs.n	8005268 <_realloc_r+0x48>
 8005248:	4621      	mov	r1, r4
 800524a:	4638      	mov	r0, r7
 800524c:	f7ff ff8e 	bl	800516c <_malloc_r>
 8005250:	4605      	mov	r5, r0
 8005252:	2800      	cmp	r0, #0
 8005254:	d0f2      	beq.n	800523c <_realloc_r+0x1c>
 8005256:	4631      	mov	r1, r6
 8005258:	4622      	mov	r2, r4
 800525a:	f7ff ff15 	bl	8005088 <memcpy>
 800525e:	4631      	mov	r1, r6
 8005260:	4638      	mov	r0, r7
 8005262:	f7ff ff35 	bl	80050d0 <_free_r>
 8005266:	e7e9      	b.n	800523c <_realloc_r+0x1c>
 8005268:	4635      	mov	r5, r6
 800526a:	e7e7      	b.n	800523c <_realloc_r+0x1c>

0800526c <_sbrk_r>:
 800526c:	b538      	push	{r3, r4, r5, lr}
 800526e:	4c06      	ldr	r4, [pc, #24]	; (8005288 <_sbrk_r+0x1c>)
 8005270:	2300      	movs	r3, #0
 8005272:	4605      	mov	r5, r0
 8005274:	4608      	mov	r0, r1
 8005276:	6023      	str	r3, [r4, #0]
 8005278:	f7fc fa92 	bl	80017a0 <_sbrk>
 800527c:	1c43      	adds	r3, r0, #1
 800527e:	d102      	bne.n	8005286 <_sbrk_r+0x1a>
 8005280:	6823      	ldr	r3, [r4, #0]
 8005282:	b103      	cbz	r3, 8005286 <_sbrk_r+0x1a>
 8005284:	602b      	str	r3, [r5, #0]
 8005286:	bd38      	pop	{r3, r4, r5, pc}
 8005288:	20000a54 	.word	0x20000a54

0800528c <__malloc_lock>:
 800528c:	4770      	bx	lr

0800528e <__malloc_unlock>:
 800528e:	4770      	bx	lr

08005290 <_malloc_usable_size_r>:
 8005290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005294:	1f18      	subs	r0, r3, #4
 8005296:	2b00      	cmp	r3, #0
 8005298:	bfbc      	itt	lt
 800529a:	580b      	ldrlt	r3, [r1, r0]
 800529c:	18c0      	addlt	r0, r0, r3
 800529e:	4770      	bx	lr

080052a0 <_init>:
 80052a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a2:	bf00      	nop
 80052a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052a6:	bc08      	pop	{r3}
 80052a8:	469e      	mov	lr, r3
 80052aa:	4770      	bx	lr

080052ac <_fini>:
 80052ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ae:	bf00      	nop
 80052b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052b2:	bc08      	pop	{r3}
 80052b4:	469e      	mov	lr, r3
 80052b6:	4770      	bx	lr
