
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl

WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Oct 11 17:27:02 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19702
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2144.727 ; gain = 422.703 ; free physical = 8752 ; free virtual = 15055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sobel' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_LineBuffer_RAM_AUTO_1R1W' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_LineBuffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_LineBuffer_RAM_AUTO_1R1W' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_LineBuffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'sobel_sobel_Pipeline_VITIS_LOOP_88_1' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sobel_Pipeline_VITIS_LOOP_88_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_flow_control_loop_pipe_sequential_init' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_flow_control_loop_pipe_sequential_init' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_sobel_Pipeline_VITIS_LOOP_88_1' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sobel_Pipeline_VITIS_LOOP_88_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_sobel_Pipeline_VITIS_LOOP_118_3' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sobel_Pipeline_VITIS_LOOP_118_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_sparsemux_7_2_8_1_1' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_sparsemux_7_2_8_1_1' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_sobel_Pipeline_VITIS_LOOP_118_3' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sobel_Pipeline_VITIS_LOOP_118_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_CTRL_s_axi' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_CTRL_s_axi.v:211]
INFO: [Synth 8-6155] done synthesizing module 'sobel_CTRL_s_axi' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_sparsemux_5_2_2_1_1' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sparsemux_5_2_2_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_sparsemux_5_2_2_1_1' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sparsemux_5_2_2_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_regslice_both' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sobel_regslice_both' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'sobel_regslice_both__parameterized0' [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sobel_regslice_both__parameterized0' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sobel' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_CTRL_s_axi.v:276]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port AWADDR[1] in module sobel_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module sobel_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TKEEP[0] in module sobel_sobel_Pipeline_VITIS_LOOP_118_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TLAST[0] in module sobel_sobel_Pipeline_VITIS_LOOP_118_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TKEEP[0] in module sobel_sobel_Pipeline_VITIS_LOOP_88_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TLAST[0] in module sobel_sobel_Pipeline_VITIS_LOOP_88_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_LineBuffer_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2227.695 ; gain = 505.672 ; free physical = 8637 ; free virtual = 14943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.508 ; gain = 523.484 ; free physical = 8634 ; free virtual = 14941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.508 ; gain = 523.484 ; free physical = 8634 ; free virtual = 14941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.508 ; gain = 0.000 ; free physical = 8634 ; free virtual = 14941
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/sobel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/sobel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.289 ; gain = 0.000 ; free physical = 8606 ; free virtual = 14927
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2406.289 ; gain = 0.000 ; free physical = 8606 ; free virtual = 14927
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2406.289 ; gain = 684.266 ; free physical = 8602 ; free virtual = 14923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2414.293 ; gain = 692.270 ; free physical = 8602 ; free virtual = 14923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2414.293 ; gain = 692.270 ; free physical = 8602 ; free virtual = 14923
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'col_1_reg_189_reg' and it is trimmed from '13' to '11' bits. [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sobel_Pipeline_VITIS_LOOP_88_1.v:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_reg_1025_pp0_iter1_reg_reg' and it is trimmed from '13' to '11' bits. [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sobel_Pipeline_VITIS_LOOP_118_3.v:560]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_reg_1025_reg' and it is trimmed from '13' to '11' bits. [/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5855/hdl/verilog/sobel_sobel_Pipeline_VITIS_LOOP_118_3.v:559]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sobel_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sobel_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_regslice_both__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sobel_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'sobel_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_regslice_both__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2414.293 ; gain = 692.270 ; free physical = 8594 ; free virtual = 14916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   4 Input   11 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 33    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 63    
+---RAMs : 
	              10K Bit	(1280 X 8 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 18    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 83    
	   4 Input    2 Bit        Muxes := 32    
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 61    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port AWADDR[1] in module sobel_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module sobel_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TKEEP[0] in module sobel_sobel_Pipeline_VITIS_LOOP_118_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TLAST[0] in module sobel_sobel_Pipeline_VITIS_LOOP_118_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TKEEP[0] in module sobel_sobel_Pipeline_VITIS_LOOP_88_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TLAST[0] in module sobel_sobel_Pipeline_VITIS_LOOP_88_1 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (regslice_both_src_V_keep_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (regslice_both_src_V_keep_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (regslice_both_src_V_last_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (regslice_both_src_V_last_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module sobel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2414.293 ; gain = 692.270 ; free physical = 8574 ; free virtual = 14898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | LineBuffer_U/ram_reg   | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | LineBuffer_1_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | LineBuffer_2_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2427.293 ; gain = 705.270 ; free physical = 8491 ; free virtual = 14822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2486.340 ; gain = 764.316 ; free physical = 8436 ; free virtual = 14765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | LineBuffer_U/ram_reg   | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | LineBuffer_1_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | LineBuffer_2_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/LineBuffer_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/LineBuffer_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/LineBuffer_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2486.340 ; gain = 764.316 ; free physical = 8436 ; free virtual = 14765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.152 ; gain = 888.129 ; free physical = 8336 ; free virtual = 14665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.152 ; gain = 888.129 ; free physical = 8336 ; free virtual = 14665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.152 ; gain = 888.129 ; free physical = 8335 ; free virtual = 14665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.152 ; gain = 888.129 ; free physical = 8335 ; free virtual = 14665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2613.121 ; gain = 891.098 ; free physical = 8335 ; free virtual = 14665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2613.121 ; gain = 891.098 ; free physical = 8335 ; free virtual = 14665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sobel       | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p_strb_4_reg_1041_pp0_iter4_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p_last_reg_1036_pp0_iter4_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    63|
|2     |LUT1     |    37|
|3     |LUT2     |   135|
|4     |LUT3     |   187|
|5     |LUT4     |   179|
|6     |LUT5     |    70|
|7     |LUT6     |   110|
|8     |RAMB18E1 |     3|
|9     |SRL16E   |     2|
|10    |FDRE     |   618|
|11    |FDSE     |    27|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2613.121 ; gain = 891.098 ; free physical = 8335 ; free virtual = 14665
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2613.121 ; gain = 730.316 ; free physical = 8335 ; free virtual = 14664
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2613.129 ; gain = 891.098 ; free physical = 8335 ; free virtual = 14664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2613.129 ; gain = 0.000 ; free physical = 8501 ; free virtual = 14830
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2669.148 ; gain = 0.000 ; free physical = 8490 ; free virtual = 14820
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f9c0839e
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2669.148 ; gain = 1152.004 ; free physical = 8489 ; free virtual = 14819
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1835.758; main = 1835.758; forked = 267.196
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3322.566; main = 2669.148; forked = 908.273
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2693.160 ; gain = 0.000 ; free physical = 8488 ; free virtual = 14818
INFO: [Common 17-1381] The checkpoint '/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 7cf149b6571f7838
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.160 ; gain = 0.000 ; free physical = 8484 ; free virtual = 14816
INFO: [Common 17-1381] The checkpoint '/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 11 17:27:27 2025...
