Running: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\fuse.exe -ise D:/lab5/lab5/lab5/lab5.ise -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/lab5/lab5/lab5/test_isim_beh.exe -prj D:/lab5/lab5/lab5/test_beh.prj test glbl 
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/lab5/lab5/lab5/reg.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/memory.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/ctr.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/aluCtr.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/alu.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/cpuSingleCycle.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/test.v" into library work
ERROR:HDLCompiler:806 - "D:/lab5/lab5/lab5/test.v" Line 52: Syntax error near fast_clk.
ERROR:HDLCompiler:60 - "D:/lab5/lab5/lab5/test.v" Line 52: fast_clk is not a type
ERROR:HDLCompiler:598 - "D:/lab5/lab5/lab5/test.v" Line 25: Module <test> ignored due to previous errors.
Verilog file D:/lab5/lab5/lab5/test.v ignored due to errors
