// Seed: 3787425745
module module_0;
  uwire id_1;
  wire id_2 = 1, id_3, id_4;
  wire id_6;
  wire id_7, id_8;
  assign module_1.id_1 = 0;
  assign id_4 = -1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign id_2 = id_2;
  logic [7:0] id_3;
  always_comb id_1 <= id_3[1];
  wire id_4, id_5, id_6;
  id_7(
      -1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  module_0 modCall_1 ();
endmodule
