arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	hostname	rundir                                                                                                                                                                                                                        	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	24.86                	     	0.10           	16680       	2        	0.11          	-1          	-1          	34156      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run014/timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network          	70712      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.60     	8165                 	4.11      	4.53706       	-3653.11            	-4.53706            	36            	15647            	20                                    	4.25198e+07           	9.78293e+06          	1.97160e+06                      	2514.80                             	13.58                    	13976                      	16                               	3938                       	4441                              	3273337                    	932856                   	4.51875            	-4425.14 	-4.51875 	-316.144	-1.26172	2.42825e+06                 	3097.26                        	1.83                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	18.06                	     	0.08           	16828       	2        	0.09          	-1          	-1          	34184      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run014/timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network	72384      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.52     	7964                 	4.16      	4.80726       	-3672.65            	-4.80726            	36            	16132            	45                                    	4.25198e+07           	9.78293e+06          	2.00618e+06                      	2558.90                             	7.08                     	13852                      	16                               	3543                       	4011                              	2542064                    	648715                   	4.9984             	-4053.99 	-4.9984  	-216.573	-1.30744	2.47848e+06                 	3161.33                        	1.67                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	32.82                	     	0.10           	16828       	2        	0.07          	-1          	-1          	34168      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run014/timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network     	76544      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.52     	7997                 	4.14      	4.35892       	-3724.1             	-4.35892            	40            	16685            	19                                    	4.25198e+07           	9.78293e+06          	2.15085e+06                      	2743.43                             	21.53                    	15509                      	17                               	3781                       	4245                              	3443965                    	1096413                  	5.32982            	-4385.19 	-5.32982 	-1551.26	-3.19256	2.68809e+06                 	3428.68                        	2.00                	15             	950            
