// Seed: 1934155814
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  assign id_1 = -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wand id_4,
    input supply0 id_5,
    output supply1 id_6
);
  logic id_8;
  ;
  logic id_9 = -1;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign id_6 = 1, id_8 = 1;
endmodule
module module_2 (
    output tri id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    output tri1 id_4,
    input tri id_5,
    input uwire id_6,
    output wor id_7
    , id_16,
    input tri id_8,
    input wor id_9,
    output wire id_10,
    input tri0 id_11,
    input wor id_12,
    output logic id_13,
    output tri1 id_14
);
  initial id_13 <= {id_11 >= 1};
  module_0 modCall_1 (
      id_6,
      id_10
  );
  assign modCall_1.id_0 = 0;
  wire id_17;
  ;
endmodule
