memory[0]=2001000c
memory[1]=2002000e
memory[2]=20030010
memory[3]=20040012
memory[4]=240820
memory[5]=fc000000
6 memory words
	instruction memory:
		instrMem[ 0 ] = addi 1 0 12
		instrMem[ 1 ] = addi 2 0 14
		instrMem[ 2 ] = addi 3 0 16
		instrMem[ 3 ] = addi 4 0 18
		instrMem[ 4 ] = add 1 1 4
		instrMem[ 5 ] = halt
@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 536936460
		dataMem[ 1 ] 537001998
		dataMem[ 2 ] 537067536
		dataMem[ 3 ] 537133074
		dataMem[ 4 ] 2361376
		dataMem[ 5 ] -67108864
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 0
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 1 starts
	pc 4
	data memory:
		dataMem[ 0 ] 536936460
		dataMem[ 1 ] 537001998
		dataMem[ 2 ] 537067536
		dataMem[ 3 ] 537133074
		dataMem[ 4 ] 2361376
		dataMem[ 5 ] -67108864
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 1 0 12
		pcPlus1 4
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 2 starts
	pc 8
	data memory:
		dataMem[ 0 ] 536936460
		dataMem[ 1 ] 537001998
		dataMem[ 2 ] 537067536
		dataMem[ 3 ] 537133074
		dataMem[ 4 ] 2361376
		dataMem[ 5 ] -67108864
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 2 0 14
		pcPlus1 8
	IDEX:
		instruction addi 1 0 12
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 12
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 3 starts
	pc 12
	data memory:
		dataMem[ 0 ] 536936460
		dataMem[ 1 ] 537001998
		dataMem[ 2 ] 537067536
		dataMem[ 3 ] 537133074
		dataMem[ 4 ] 2361376
		dataMem[ 5 ] -67108864
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 0 16
		pcPlus1 12
	IDEX:
		instruction addi 2 0 14
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 14
	EXMEM:
		instruction addi 1 0 12
		aluResult 12
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 4 starts
	pc 16
	data memory:
		dataMem[ 0 ] 536936460
		dataMem[ 1 ] 537001998
		dataMem[ 2 ] 537067536
		dataMem[ 3 ] 537133074
		dataMem[ 4 ] 2361376
		dataMem[ 5 ] -67108864
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 4 0 18
		pcPlus1 16
	IDEX:
		instruction addi 3 0 16
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 16
	EXMEM:
		instruction addi 2 0 14
		aluResult 14
		readRegB 0
	MEMWB:
		instruction addi 1 0 12
		writeData 12
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 5 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936460
		dataMem[ 1 ] 537001998
		dataMem[ 2 ] 537067536
		dataMem[ 3 ] 537133074
		dataMem[ 4 ] 2361376
		dataMem[ 5 ] -67108864
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 1 1 4
		pcPlus1 20
	IDEX:
		instruction addi 4 0 18
		pcPlus1 16
		readRegA 0
		readRegB 0
		offset 18
	EXMEM:
		instruction addi 3 0 16
		aluResult 16
		readRegB 0
	MEMWB:
		instruction addi 2 0 14
		writeData 14
	WBEND:
		instruction addi 1 0 12
		writeData 12
@@@
state before cycle 6 starts
	pc 24
	data memory:
		dataMem[ 0 ] 536936460
		dataMem[ 1 ] 537001998
		dataMem[ 2 ] 537067536
		dataMem[ 3 ] 537133074
		dataMem[ 4 ] 2361376
		dataMem[ 5 ] -67108864
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 14
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction halt
		pcPlus1 24
	IDEX:
		instruction add 1 1 4
		pcPlus1 20
		readRegA 12
		readRegB 0
		offset 2080
	EXMEM:
		instruction addi 4 0 18
		aluResult 18
		readRegB 0
	MEMWB:
		instruction addi 3 0 16
		writeData 16
	WBEND:
		instruction addi 2 0 14
		writeData 14
@@@
state before cycle 7 starts
	pc 28
	data memory:
		dataMem[ 0 ] 536936460
		dataMem[ 1 ] 537001998
		dataMem[ 2 ] 537067536
		dataMem[ 3 ] 537133074
		dataMem[ 4 ] 2361376
		dataMem[ 5 ] -67108864
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 14
		reg[ 3 ] 16
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction data: 0
		pcPlus1 28
	IDEX:
		instruction halt
		pcPlus1 24
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 1 1 4
		aluResult 30
		readRegB 18
	MEMWB:
		instruction addi 4 0 18
		writeData 18
	WBEND:
		instruction addi 3 0 16
		writeData 16
@@@
state before cycle 8 starts
	pc 32
	data memory:
		dataMem[ 0 ] 536936460
		dataMem[ 1 ] 537001998
		dataMem[ 2 ] 537067536
		dataMem[ 3 ] 537133074
		dataMem[ 4 ] 2361376
		dataMem[ 5 ] -67108864
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 14
		reg[ 3 ] 16
		reg[ 4 ] 18
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction data: 0
		pcPlus1 32
	IDEX:
		instruction data: 0
		pcPlus1 28
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction halt
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 1 1 4
		writeData 30
	WBEND:
		instruction addi 4 0 18
		writeData 18
@@@
state before cycle 9 starts
	pc 36
	data memory:
		dataMem[ 0 ] 536936460
		dataMem[ 1 ] 537001998
		dataMem[ 2 ] 537067536
		dataMem[ 3 ] 537133074
		dataMem[ 4 ] 2361376
		dataMem[ 5 ] -67108864
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 30
		reg[ 2 ] 14
		reg[ 3 ] 16
		reg[ 4 ] 18
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction data: 0
		pcPlus1 36
	IDEX:
		instruction data: 0
		pcPlus1 32
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction data: 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt
		writeData 0
	WBEND:
		instruction add 1 1 4
		writeData 30
machine halted
total of 9 cycles executed
