{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580239596684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580239596684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 13:26:36 2020 " "Processing started: Tue Jan 28 13:26:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580239596684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239596684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239596684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580239597011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580239597011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.bdf" "" { Schematic "C:/Users/asb0034/Desktop/Lab3/debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.bdf 1 1 " "Found 1 design units, including 1 entities, in source file key_scan.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "key_scan.bdf" "" { Schematic "C:/Users/asb0034/Desktop/Lab3/key_scan.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.v" "" { Text "C:/Users/asb0034/Desktop/Lab3/clock_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex_seven_shift.v(27) " "Verilog HDL warning at hex_seven_shift.v(27): extended using \"x\" or \"z\"" {  } { { "hex_seven_shift.v" "" { Text "C:/Users/asb0034/Desktop/Lab3/hex_seven_shift.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_seven_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_seven_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_seven_shift " "Found entity 1: hex_seven_shift" {  } { { "hex_seven_shift.v" "" { Text "C:/Users/asb0034/Desktop/Lab3/hex_seven_shift.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "C:/Users/asb0034/Desktop/Lab3/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting a description code_cnv.v(40) " "Verilog HDL syntax error at code_cnv.v(40) near text: \"endmodule\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "code_cnv.v" "" { Text "C:/Users/asb0034/Desktop/Lab3/code_cnv.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_cnv.v 0 0 " "Found 0 design units, including 0 entities, in source file code_cnv.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_to_4_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2_to_4_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_to_4_Decoder " "Found entity 1: 2_to_4_Decoder" {  } { { "2_to_4_Decoder.bdf" "" { Schematic "C:/Users/asb0034/Desktop/Lab3/2_to_4_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_to_1_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_to_1_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_to_1_MUX " "Found entity 1: 4_to_1_MUX" {  } { { "4_to_1_MUX.bdf" "" { Schematic "C:/Users/asb0034/Desktop/Lab3/4_to_1_MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_to_1_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2_to_1_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_to_1_MUX " "Found entity 1: 2_to_1_MUX" {  } { { "2_to_1_MUX.bdf" "" { Schematic "C:/Users/asb0034/Desktop/Lab3/2_to_1_MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_bit_binary_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_bit_binary_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_bit_binary_counter " "Found entity 1: 4_bit_binary_counter" {  } { { "4_bit_binary_counter.bdf" "" { Schematic "C:/Users/asb0034/Desktop/Lab3/4_bit_binary_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_bit_shiftreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2_bit_shiftreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_bit_shiftreg " "Found entity 1: 2_bit_shiftreg" {  } { { "2_bit_shiftreg.bdf" "" { Schematic "C:/Users/asb0034/Desktop/Lab3/2_bit_shiftreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_bit_shiftreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_bit_shiftreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_bit_shiftreg " "Found entity 1: 4_bit_shiftreg" {  } { { "4_bit_shiftreg.bdf" "" { Schematic "C:/Users/asb0034/Desktop/Lab3/4_bit_shiftreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_bit_shiftreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_bit_shiftreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_bit_shiftreg " "Found entity 1: 8_bit_shiftreg" {  } { { "8_bit_shiftreg.bdf" "" { Schematic "C:/Users/asb0034/Desktop/Lab3/8_bit_shiftreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580239605810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asb0034/Desktop/Lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/Users/asb0034/Desktop/Lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605841 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580239605872 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 28 13:26:45 2020 " "Processing ended: Tue Jan 28 13:26:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580239605872 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580239605872 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580239605872 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239605872 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580239606512 ""}
