/*
 *  Copyright (c) 2008 Cavium Networks
 *  Copyright (c) 2010 Gabor Juhos <juhosg@openwrt.org>
 *
 *  This file is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License, Version 2, as
 *  published by the Free Software Foundation.
 */

#ifndef _CNS21XX_H
#define _CNS21XX_H

#define CNS21XX_FLASH_BANK0_BASE	0x10000000
#define CNS21XX_FLASH_BANK1_BASE	0x11000000
#define CNS21XX_FLASH_BANK2_BASE	0x12000000
#define CNS21XX_FLASH_BANK3_BASE	0x13000000
#define CNS21XX_PCMCIA_ATTR_BASE	0x14000000
#define CNS21XX_PCMCIA_MEM_BASE		0x15000000
#define CNS21XX_PCMCIA_IO_BASE		0x16000000
#define CNS21XX_IDE_DEVICE_BASE		0x18000000
#define CNS21XX_SDRAM_MEMORY_BASE	0x20000000
#define CNS21XX_GDMAC_BASE		0x60000000
#define CNS21XX_NIC_BASE		0x70000000
#define CNS21XX_SPI_BASE		0x71000000
#define CNS21XX_PCM_BASE		0x71000000
#define CNS21XX_I2C_BASE		0x71000000
#define CNS21XX_I2S_BASE		0x71000000
#define CNS21XX_DDRC_BASE		0x72000000
#define CNS21XX_SMC_BASE		0x73000000
#define CNS21XX_PCMCIA_CTRL_BASE	0x73000000
#define CNS21XX_IDE_CTRL_BASE		0x74000000
#define CNS21XX_MISC_BASE		0x76000000
#define CNS21XX_CPM_BASE		0x77000000
#define CNS21XX_UART0_BASE		0x78000000
#define CNS21XX_UART1_BASE		0x78800000
#define CNS21XX_TIMER_BASE		0x79000000
#define CNS21XX_WDT_BASE		0x7a000000
#define CNS21XX_RTC_BASE		0x7b000000
#define CNS21XX_GPIOA_BASE		0x7c000000
#define CNS21XX_GPIOB_BASE		0x7c800000
#define CNS21XX_PCI_CFGDATA_BASE	0xa0000000
#define CNS21XX_PCI_CFGADDR_BASE	0xa4000000
#define CNS21XX_PCI_IO_BASE		0xa8000000
#define CNS21XX_PCI_MEMORY_BASE		0xb0000000
#define CNS21XX_OHCI_CONFIG_BASE	0xc0000000
#define CNS21XX_OHCI_CTRL_BASE		0xc4000000
#define CNS21XX_EHCI_CONFIG_BASE	0xc8000000
#define CNS21XX_EHCI_CTRL_BASE		0xcc000000
#define CNS21XX_USB_DEVICE_BASE		0xd0000000
#define CNS21XX_INTC_BASE		0xfffff000

#define CNS21XX_FLASH_BANK0_BASE_VIRT	0xe0000000
#define CNS21XX_FLASH_BANK1_BASE_VIRT	0xe2000000
#define CNS21XX_FLASH_BANK2_BASE_VIRT	0xe4000000
#define CNS21XX_FLASH_BANK3_BASE_VIRT	0xe8000000
#define CNS21XX_IDE_DEVICE_BASE_VIRT	0xfff00000
#define CNS21XX_GDMAC_BASE_VIRT		0xfff01000
#define CNS21XX_NIC_BASE_VIRT		0xfff02000
#define CNS21XX_SPI_BASE_VIRT		0xfff03000
#define CNS21XX_PCM_BASE_VIRT		0xfff04000
#define CNS21XX_I2C_BASE_VIRT		0xfff05000
#define CNS21XX_I2S_BASE_VIRT		0xfff06000
#define CNS21XX_DDRC_BASE_VIRT		0xfff07000
#define CNS21XX_SMC_BASE_VIRT		0xfff08000
#define CNS21XX_PCMCIA_CTRL_BASE_VIRT	0xfff09000
#define CNS21XX_IDE_CTRL_BASE_VIRT	0xfff0A000
#define CNS21XX_MISC_BASE_VIRT		0xfff0B000
#define CNS21XX_CPM_BASE_VIRT		0xfff0C000
#define CNS21XX_UART0_BASE_VIRT		0xfff0D000
#define CNS21XX_UART1_BASE_VIRT		0xfff0E000
#define CNS21XX_TIMER_BASE_VIRT		0xfff0F000
#define CNS21XX_WDT_BASE_VIRT		0xfff10000
#define CNS21XX_RTC_BASE_VIRT		0xfff11000
#define CNS21XX_GPIOA_BASE_VIRT		0xfff12000
#define CNS21XX_GPIOB_BASE_VIRT		0xfff13000
#define CNS21XX_PCI_CFGDATA_BASE_VIRT	0xfff14000
#define CNS21XX_PCI_CFGADDR_BASE_VIRT	0xfff15000
#define CNS21XX_OHCI_CONFIG_BASE_VIRT	0xfff16000
#define CNS21XX_OHCI_CTRL_BASE_VIRT	0xfff17000
#define CNS21XX_EHCI_CONFIG_BASE_VIRT	0xfff18000
#define CNS21XX_EHCI_CTRL_BASE_VIRT	0xfff19000
#define CNS21XX_USB_DEVICE_BASE_VIRT	0xfff1a000
#define CNS21XX_INTC_BASE_VIRT		0xfff1b000

#define CNS21XX_PHYS_IO		CNS21XX_UART0_BASE
#define CNS21XX_IO_PAGE_OFFSET	((CNS21XX_UART0_BASE_VIRT) >> 18) & 0xfffc

#endif /* _CNS21XX_H */
