<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh127e.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh127e.v</a>
time_elapsed: 0.100s
ram usage: 11092 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh127e.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/br_gh127e.v:30</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh127e.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/br_gh127e.v:17</a>: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r&#39; generates 3 bits.
                                                                                           : ... In instance top
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh127e.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/br_gh127e.v:18</a>: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r&#39; generates 3 bits.
                                                                                           : ... In instance top
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh127e.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/br_gh127e.v:19</a>: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r&#39; generates 3 bits.
                                                                                           : ... In instance top
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh127e.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/br_gh127e.v:21</a>: Unsupported: Inout port connection &#39;out&#39; to inout signal requires 2 bits, but connection&#39;s VARREF &#39;o1&#39; generates 1 bits.
                                                                                   : ... In instance top
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh127e.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/br_gh127e.v:21</a>: Inout port connection &#39;out&#39; expects 2 bits on the pin connection, but pin connection&#39;s VARREF &#39;o1&#39; generates 1 bits.
                                                                                           : ... In instance top
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh127e.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/br_gh127e.v:23</a>: Unsupported: Inout port connection &#39;out&#39; to inout signal requires 2 bits, but connection&#39;s VARREF &#39;o3&#39; generates 3 bits.
                                                                                   : ... In instance top
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh127e.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/br_gh127e.v:23</a>: Inout port connection &#39;out&#39; expects 2 bits on the pin connection, but pin connection&#39;s VARREF &#39;o3&#39; generates 3 bits.
                                                                                           : ... In instance top
%Error: Exiting due to 2 error(s)
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>