# TCL File Generated by Component Editor 22.1
# Thu Sep 21 15:34:42 IST 2023
# DO NOT MODIFY


# 
# hadder "hadder" v1.0
#  2023.09.21.15:34:42
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module hadder
# 
set_module_property DESCRIPTION ""
set_module_property NAME hadder
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME hadder
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL new_component
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file adder1.v VERILOG PATH ../../../../../../../../git/Training/Scripting/using_vivado/using_cli/adder1.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file adder_tb.v VERILOG PATH ../../../../../../../../git/Training/Scripting/using_vivado/using_cli/adder_tb.v


# 
# parameters
# 


# 
# display items
# 

