Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 16 20:38:21 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 30 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.655        0.000                      0                   77        0.064        0.000                      0                   77        3.000        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in1                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.900}     39.801          25.125          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.900}     39.801          25.125          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.655        0.000                      0                   77        0.219        0.000                      0                   77       19.400        0.000                       0                    32  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       34.661        0.000                      0                   77        0.219        0.000                      0                   77       19.400        0.000                       0                    32  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         34.655        0.000                      0                   77        0.064        0.000                      0                   77  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.655        0.000                      0                   77        0.064        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.655ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[4]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X76Y134        FDRE (Setup_fdre_C_R)       -0.524    38.235    vga_vert/V_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.655    

Slack (MET) :             34.655ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[7]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X76Y134        FDRE (Setup_fdre_C_R)       -0.524    38.235    vga_vert/V_count_value_reg[7]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.655    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[0]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[1]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[2]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[3]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[6]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[6]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.828ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.155    38.763    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.594    count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.828    

Slack (MET) :             34.828ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.155    38.763    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.594    count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.828    

Slack (MET) :             34.828ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.155    38.763    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.594    count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.542%)  route 0.137ns (42.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.583    -0.581    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_horiz/H_count_value_reg[4]/Q
                         net (fo=13, routed)          0.137    -0.303    vga_horiz/Q[4]
    SLICE_X73Y131        LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  vga_horiz/H_count_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga_horiz/p_0_in[5]
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.821    vga_horiz/CLK
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.091    -0.477    vga_horiz/H_count_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT2 (Prop_lut2_I0_O)        0.043    -0.193 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in__0[1]
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.131    -0.443    count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT4 (Prop_lut4_I1_O)        0.043    -0.193 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in__0[3]
    SLICE_X78Y135        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.131    -0.443    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_stand_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.257    SPRITE_STATE[0]
    SLICE_X77Y136        LUT3 (Prop_lut3_I0_O)        0.042    -0.215 r  VISIBLE_stand_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VISIBLE_stand_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_stand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_stand_reg/C
                         clock pessimism              0.237    -0.577    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.107    -0.470    VISIBLE_stand_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_run2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.255    SPRITE_STATE[0]
    SLICE_X77Y136        LUT4 (Prop_lut4_I0_O)        0.043    -0.212 r  VISIBLE_run2_i_1/O
                         net (fo=1, routed)           0.000    -0.212    VISIBLE_run2_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run2_reg/C
                         clock pessimism              0.237    -0.577    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.107    -0.470    VISIBLE_run2_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.525%)  route 0.168ns (47.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.583    -0.581    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_horiz/H_count_value_reg[3]/Q
                         net (fo=14, routed)          0.168    -0.272    vga_horiz/Q[3]
    SLICE_X73Y132        LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  vga_horiz/H_count_value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_horiz/p_0_in[4]
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853    -0.820    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.092    -0.489    vga_horiz/H_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    p_0_in__0[2]
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.121    -0.453    count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 f  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.191 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    p_0_in__0[0]
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.120    -0.454    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.855%)  route 0.152ns (40.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.582    -0.582    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  vga_horiz/H_count_value_reg[8]/Q
                         net (fo=10, routed)          0.152    -0.303    vga_horiz/H_count_value[8]
    SLICE_X73Y131        LUT6 (Prop_lut6_I1_O)        0.098    -0.205 r  vga_horiz/H_count_value[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    vga_horiz/p_0_in[9]
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.821    vga_horiz/CLK
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[9]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.092    -0.477    vga_horiz/H_count_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_run1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.255    SPRITE_STATE[0]
    SLICE_X77Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.210 r  VISIBLE_run1_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VISIBLE_run1_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run1_reg/C
                         clock pessimism              0.237    -0.577    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.092    -0.485    VISIBLE_run1_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.900 }
Period(ns):         39.801
Sources:            { CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.801      37.646     BUFGCTRL_X0Y16   CLKWIZ0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.801      38.552     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y136    SPRITE_STATE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X76Y136    pre_reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X76Y136    reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y134    vga_vert/V_count_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y134    vga_vert/V_count_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y136    VISIBLE_run1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y136    VISIBLE_run2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y136    VISIBLE_stand_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.801      173.559    MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X73Y131    vga_horiz/H_count_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X72Y131    vga_horiz/H_count_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X73Y131    vga_horiz/H_count_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X73Y131    vga_horiz/H_count_value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X72Y131    vga_horiz/H_count_value_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X72Y131    vga_horiz/H_count_value_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X72Y131    vga_horiz/H_count_value_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X73Y131    vga_horiz/H_count_value_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X74Y133    vga_vert/V_count_value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y136    SPRITE_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y136    SPRITE_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X76Y136    pre_reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X76Y136    reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y134    vga_vert/V_count_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y134    vga_vert/V_count_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y136    VISIBLE_run1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y136    VISIBLE_run2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y136    VISIBLE_stand_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X78Y135    count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X78Y135    count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLKWIZ0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.661ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[4]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.149    38.766    
    SLICE_X76Y134        FDRE (Setup_fdre_C_R)       -0.524    38.242    vga_vert/V_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.661    

Slack (MET) :             34.661ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[7]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.149    38.766    
    SLICE_X76Y134        FDRE (Setup_fdre_C_R)       -0.524    38.242    vga_vert/V_count_value_reg[7]
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.661    

Slack (MET) :             34.756ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[0]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.149    38.766    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.337    vga_vert/V_count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.756    

Slack (MET) :             34.756ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[1]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.149    38.766    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.337    vga_vert/V_count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.756    

Slack (MET) :             34.756ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[2]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.149    38.766    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.337    vga_vert/V_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.756    

Slack (MET) :             34.756ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[3]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.149    38.766    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.337    vga_vert/V_count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.756    

Slack (MET) :             34.756ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[6]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.149    38.766    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.337    vga_vert/V_count_value_reg[6]
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.756    

Slack (MET) :             34.835ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.149    38.770    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.601    count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.835    

Slack (MET) :             34.835ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.149    38.770    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.601    count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.835    

Slack (MET) :             34.835ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.149    38.770    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.601    count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.542%)  route 0.137ns (42.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.583    -0.581    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_horiz/H_count_value_reg[4]/Q
                         net (fo=13, routed)          0.137    -0.303    vga_horiz/Q[4]
    SLICE_X73Y131        LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  vga_horiz/H_count_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga_horiz/p_0_in[5]
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.821    vga_horiz/CLK
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.091    -0.477    vga_horiz/H_count_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT2 (Prop_lut2_I0_O)        0.043    -0.193 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in__0[1]
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.131    -0.443    count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT4 (Prop_lut4_I1_O)        0.043    -0.193 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in__0[3]
    SLICE_X78Y135        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.131    -0.443    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_stand_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.257    SPRITE_STATE[0]
    SLICE_X77Y136        LUT3 (Prop_lut3_I0_O)        0.042    -0.215 r  VISIBLE_stand_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VISIBLE_stand_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_stand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_stand_reg/C
                         clock pessimism              0.237    -0.577    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.107    -0.470    VISIBLE_stand_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_run2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.255    SPRITE_STATE[0]
    SLICE_X77Y136        LUT4 (Prop_lut4_I0_O)        0.043    -0.212 r  VISIBLE_run2_i_1/O
                         net (fo=1, routed)           0.000    -0.212    VISIBLE_run2_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run2_reg/C
                         clock pessimism              0.237    -0.577    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.107    -0.470    VISIBLE_run2_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.525%)  route 0.168ns (47.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.583    -0.581    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_horiz/H_count_value_reg[3]/Q
                         net (fo=14, routed)          0.168    -0.272    vga_horiz/Q[3]
    SLICE_X73Y132        LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  vga_horiz/H_count_value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_horiz/p_0_in[4]
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853    -0.820    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.092    -0.489    vga_horiz/H_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    p_0_in__0[2]
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.121    -0.453    count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 f  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.191 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    p_0_in__0[0]
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.120    -0.454    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.855%)  route 0.152ns (40.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.582    -0.582    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  vga_horiz/H_count_value_reg[8]/Q
                         net (fo=10, routed)          0.152    -0.303    vga_horiz/H_count_value[8]
    SLICE_X73Y131        LUT6 (Prop_lut6_I1_O)        0.098    -0.205 r  vga_horiz/H_count_value[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    vga_horiz/p_0_in[9]
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.821    vga_horiz/CLK
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[9]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.092    -0.477    vga_horiz/H_count_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_run1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.255    SPRITE_STATE[0]
    SLICE_X77Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.210 r  VISIBLE_run1_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VISIBLE_run1_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run1_reg/C
                         clock pessimism              0.237    -0.577    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.092    -0.485    VISIBLE_run1_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.900 }
Period(ns):         39.801
Sources:            { CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.801      37.646     BUFGCTRL_X0Y16   CLKWIZ0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.801      38.552     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y136    SPRITE_STATE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X76Y136    pre_reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X76Y136    reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y134    vga_vert/V_count_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y134    vga_vert/V_count_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y136    VISIBLE_run1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y136    VISIBLE_run2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.801      38.801     SLICE_X77Y136    VISIBLE_stand_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.801      173.559    MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X73Y131    vga_horiz/H_count_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X72Y131    vga_horiz/H_count_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X73Y131    vga_horiz/H_count_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X73Y131    vga_horiz/H_count_value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X72Y131    vga_horiz/H_count_value_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X72Y131    vga_horiz/H_count_value_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X72Y131    vga_horiz/H_count_value_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X73Y131    vga_horiz/H_count_value_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X74Y133    vga_vert/V_count_value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y136    SPRITE_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y136    SPRITE_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X76Y136    pre_reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X76Y136    reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y134    vga_vert/V_count_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y134    vga_vert/V_count_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y136    VISIBLE_run1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y136    VISIBLE_run2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X77Y136    VISIBLE_stand_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X78Y135    count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.900      19.400     SLICE_X78Y135    count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLKWIZ0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLKWIZ0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.655ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[4]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X76Y134        FDRE (Setup_fdre_C_R)       -0.524    38.235    vga_vert/V_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.655    

Slack (MET) :             34.655ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[7]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X76Y134        FDRE (Setup_fdre_C_R)       -0.524    38.235    vga_vert/V_count_value_reg[7]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.655    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[0]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[1]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[2]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[3]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[6]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[6]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.828ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.155    38.763    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.594    count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.828    

Slack (MET) :             34.828ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.155    38.763    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.594    count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.828    

Slack (MET) :             34.828ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0 rise@39.801ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.155    38.763    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.594    count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.542%)  route 0.137ns (42.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.583    -0.581    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_horiz/H_count_value_reg[4]/Q
                         net (fo=13, routed)          0.137    -0.303    vga_horiz/Q[4]
    SLICE_X73Y131        LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  vga_horiz/H_count_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga_horiz/p_0_in[5]
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.821    vga_horiz/CLK
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.155    -0.413    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.091    -0.322    vga_horiz/H_count_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT2 (Prop_lut2_I0_O)        0.043    -0.193 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in__0[1]
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.131    -0.288    count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT4 (Prop_lut4_I1_O)        0.043    -0.193 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in__0[3]
    SLICE_X78Y135        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.131    -0.288    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_stand_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.257    SPRITE_STATE[0]
    SLICE_X77Y136        LUT3 (Prop_lut3_I0_O)        0.042    -0.215 r  VISIBLE_stand_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VISIBLE_stand_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_stand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_stand_reg/C
                         clock pessimism              0.237    -0.577    
                         clock uncertainty            0.155    -0.422    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.107    -0.315    VISIBLE_stand_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_run2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.255    SPRITE_STATE[0]
    SLICE_X77Y136        LUT4 (Prop_lut4_I0_O)        0.043    -0.212 r  VISIBLE_run2_i_1/O
                         net (fo=1, routed)           0.000    -0.212    VISIBLE_run2_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run2_reg/C
                         clock pessimism              0.237    -0.577    
                         clock uncertainty            0.155    -0.422    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.107    -0.315    VISIBLE_run2_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.525%)  route 0.168ns (47.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.583    -0.581    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_horiz/H_count_value_reg[3]/Q
                         net (fo=14, routed)          0.168    -0.272    vga_horiz/Q[3]
    SLICE_X73Y132        LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  vga_horiz/H_count_value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_horiz/p_0_in[4]
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853    -0.820    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.155    -0.426    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.092    -0.334    vga_horiz/H_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    p_0_in__0[2]
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.121    -0.298    count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 f  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.191 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    p_0_in__0[0]
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.120    -0.299    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.855%)  route 0.152ns (40.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.582    -0.582    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  vga_horiz/H_count_value_reg[8]/Q
                         net (fo=10, routed)          0.152    -0.303    vga_horiz/H_count_value[8]
    SLICE_X73Y131        LUT6 (Prop_lut6_I1_O)        0.098    -0.205 r  vga_horiz/H_count_value[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    vga_horiz/p_0_in[9]
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.821    vga_horiz/CLK
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[9]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.155    -0.414    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.092    -0.322    vga_horiz/H_count_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_run1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.255    SPRITE_STATE[0]
    SLICE_X77Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.210 r  VISIBLE_run1_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VISIBLE_run1_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run1_reg/C
                         clock pessimism              0.237    -0.577    
                         clock uncertainty            0.155    -0.422    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.092    -0.330    VISIBLE_run1_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.655ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[4]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X76Y134        FDRE (Setup_fdre_C_R)       -0.524    38.235    vga_vert/V_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.655    

Slack (MET) :             34.655ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X76Y134        FDRE                                         r  vga_vert/V_count_value_reg[7]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X76Y134        FDRE (Setup_fdre_C_R)       -0.524    38.235    vga_vert/V_count_value_reg[7]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.655    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[0]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[1]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[2]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[3]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_vert/V_count_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.064ns (24.002%)  route 3.369ns (75.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.355 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.422     1.026    vga_horiz/Q[1]
    SLICE_X73Y132        LUT5 (Prop_lut5_I3_O)        0.152     1.178 f  vga_horiz/V_count_value[9]_i_5/O
                         net (fo=1, routed)           0.266     1.444    vga_horiz/V_count_value[9]_i_5_n_0
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.332     1.776 r  vga_horiz/V_count_value[9]_i_2/O
                         net (fo=11, routed)          0.852     2.628    vga_vert/E[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  vga_vert/V_count_value[9]_i_1/O
                         net (fo=10, routed)          0.829     3.581    vga_vert/V_count_value[9]_i_1_n_0
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.575    38.355    vga_vert/CLK
    SLICE_X77Y134        FDRE                                         r  vga_vert/V_count_value_reg[6]/C
                         clock pessimism              0.560    38.915    
                         clock uncertainty           -0.155    38.759    
    SLICE_X77Y134        FDRE (Setup_fdre_C_R)       -0.429    38.330    vga_vert/V_count_value_reg[6]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.828ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.155    38.763    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.594    count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.828    

Slack (MET) :             34.828ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.155    38.763    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.594    count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.828    

Slack (MET) :             34.828ns  (required time - arrival time)
  Source:                 vga_horiz/H_count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.801ns  (clk_out1_clk_wiz_0_1 rise@39.801ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.058ns (22.909%)  route 3.560ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.359 - 39.801 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.688    -0.852    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  vga_horiz/H_count_value_reg[1]/Q
                         net (fo=16, routed)          1.420     1.024    vga_horiz/Q[1]
    SLICE_X73Y132        LUT4 (Prop_lut4_I3_O)        0.152     1.176 f  vga_horiz/count[3]_i_5/O
                         net (fo=1, routed)           0.661     1.838    vga_horiz/count[3]_i_5_n_0
    SLICE_X72Y132        LUT6 (Prop_lut6_I2_O)        0.326     2.164 r  vga_horiz/count[3]_i_3/O
                         net (fo=1, routed)           0.989     3.153    vga_vert/count2
    SLICE_X74Y135        LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  vga_vert/count[3]_i_1/O
                         net (fo=4, routed)           0.489     3.766    count0
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.801    39.801 r  
    E3                                                0.000    39.801 r  clk_in1 (IN)
                         net (fo=0)                   0.000    39.801    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.212 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.374    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.050 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.689    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.780 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.579    38.359    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.560    38.919    
                         clock uncertainty           -0.155    38.763    
    SLICE_X78Y135        FDRE (Setup_fdre_C_CE)      -0.169    38.594    count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.542%)  route 0.137ns (42.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.583    -0.581    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_horiz/H_count_value_reg[4]/Q
                         net (fo=13, routed)          0.137    -0.303    vga_horiz/Q[4]
    SLICE_X73Y131        LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  vga_horiz/H_count_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga_horiz/p_0_in[5]
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.821    vga_horiz/CLK
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[5]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.155    -0.413    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.091    -0.322    vga_horiz/H_count_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT2 (Prop_lut2_I0_O)        0.043    -0.193 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in__0[1]
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.131    -0.288    count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT4 (Prop_lut4_I1_O)        0.043    -0.193 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in__0[3]
    SLICE_X78Y135        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.131    -0.288    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_stand_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.257    SPRITE_STATE[0]
    SLICE_X77Y136        LUT3 (Prop_lut3_I0_O)        0.042    -0.215 r  VISIBLE_stand_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VISIBLE_stand_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_stand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_stand_reg/C
                         clock pessimism              0.237    -0.577    
                         clock uncertainty            0.155    -0.422    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.107    -0.315    VISIBLE_stand_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_run2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.255    SPRITE_STATE[0]
    SLICE_X77Y136        LUT4 (Prop_lut4_I0_O)        0.043    -0.212 r  VISIBLE_run2_i_1/O
                         net (fo=1, routed)           0.000    -0.212    VISIBLE_run2_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run2_reg/C
                         clock pessimism              0.237    -0.577    
                         clock uncertainty            0.155    -0.422    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.107    -0.315    VISIBLE_run2_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.525%)  route 0.168ns (47.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.583    -0.581    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_horiz/H_count_value_reg[3]/Q
                         net (fo=14, routed)          0.168    -0.272    vga_horiz/Q[3]
    SLICE_X73Y132        LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  vga_horiz/H_count_value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_horiz/p_0_in[4]
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853    -0.820    vga_horiz/CLK
    SLICE_X73Y132        FDRE                                         r  vga_horiz/H_count_value_reg[4]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.155    -0.426    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.092    -0.334    vga_horiz/H_count_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    p_0_in__0[2]
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.121    -0.298    count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 f  count_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.236    count_reg_n_0_[0]
    SLICE_X78Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.191 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    p_0_in__0[0]
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.120    -0.299    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga_horiz/H_count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            vga_horiz/H_count_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.855%)  route 0.152ns (40.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.582    -0.582    vga_horiz/CLK
    SLICE_X72Y131        FDRE                                         r  vga_horiz/H_count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  vga_horiz/H_count_value_reg[8]/Q
                         net (fo=10, routed)          0.152    -0.303    vga_horiz/H_count_value[8]
    SLICE_X73Y131        LUT6 (Prop_lut6_I1_O)        0.098    -0.205 r  vga_horiz/H_count_value[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    vga_horiz/p_0_in[9]
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.821    vga_horiz/CLK
    SLICE_X73Y131        FDRE                                         r  vga_horiz/H_count_value_reg[9]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.155    -0.414    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.092    -0.322    vga_horiz/H_count_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SPRITE_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.900ns period=39.801ns})
  Destination:            VISIBLE_run1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.900ns period=39.801ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.587    -0.577    clk
    SLICE_X77Y136        FDRE                                         r  SPRITE_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  SPRITE_STATE_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.255    SPRITE_STATE[0]
    SLICE_X77Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.210 r  VISIBLE_run1_i_1/O
                         net (fo=1, routed)           0.000    -0.210    VISIBLE_run1_i_1_n_0
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.814    clk
    SLICE_X77Y136        FDRE                                         r  VISIBLE_run1_reg/C
                         clock pessimism              0.237    -0.577    
                         clock uncertainty            0.155    -0.422    
    SLICE_X77Y136        FDRE (Hold_fdre_C_D)         0.092    -0.330    VISIBLE_run1_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.120    





