

================================================================
== Vitis HLS Report for 'Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2'
================================================================
* Date:           Sun Jan 26 18:23:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_254_1_VITIS_LOOP_256_2  |       18|       18|         4|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../../tiny-AES-c-mod/aes.c:253->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../tiny-AES-c-mod/aes.c:253->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln253 = store i3 0, i3 %i" [../../tiny-AES-c-mod/aes.c:253->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 12 'store' 'store_ln253' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln253 = store i3 0, i3 %j" [../../tiny-AES-c-mod/aes.c:253->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 13 'store' 'store_ln253' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i5"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i5 %indvar_flatten6" [../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 15 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%icmp_ln254 = icmp_eq  i5 %indvar_flatten6_load, i5 16" [../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 16 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln254_1 = add i5 %indvar_flatten6_load, i5 1" [../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 17 'add' 'add_ln254_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void %for.inc13.i, void %SubBytes.exit.exitStub" [../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 18 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln254 = store i5 %add_ln254_1, i5 %indvar_flatten6" [../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 19 'store' 'store_ln254' <Predicate = (!icmp_ln254)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [../../tiny-AES-c-mod/aes.c:256->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 20 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 21 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.65ns)   --->   "%add_ln254 = add i3 %i_load, i3 1" [../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 22 'add' 'add_ln254' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.65ns)   --->   "%icmp_ln256 = icmp_eq  i3 %j_load, i3 4" [../../tiny-AES-c-mod/aes.c:256->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 23 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln253 = select i1 %icmp_ln256, i3 0, i3 %j_load" [../../tiny-AES-c-mod/aes.c:253->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 24 'select' 'select_ln253' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i3 %select_ln253" [../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 25 'trunc' 'trunc_ln254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%select_ln254 = select i1 %icmp_ln256, i3 %add_ln254, i3 %i_load" [../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 26 'select' 'select_ln254' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i3 %select_ln254" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 27 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln254, i2 0" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 28 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln258 = add i4 %tmp_2, i4 %zext_ln258" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 29 'add' 'add_ln258' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln258_17 = zext i4 %add_ln258" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 30 'zext' 'zext_ln258_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln258_17" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 31 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 32 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (1.65ns)   --->   "%add_ln256 = add i3 %select_ln253, i3 1" [../../tiny-AES-c-mod/aes.c:256->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 33 'add' 'add_ln256' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln253 = store i3 %select_ln254, i3 %i" [../../tiny-AES-c-mod/aes.c:253->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 34 'store' 'store_ln253' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln253 = store i3 %add_ln256, i3 %j" [../../tiny-AES-c-mod/aes.c:253->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 35 'store' 'store_ln253' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 36 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln258_16 = zext i8 %buf_r_load" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 37 'zext' 'zext_ln258_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_16" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 38 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%sbox_load_4 = load i8 %sbox_addr" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 39 'load' 'sbox_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln254)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_254_1_VITIS_LOOP_256_2_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln253 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../tiny-AES-c-mod/aes.c:253->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 42 'specpipeline' 'specpipeline_ln253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (3.25ns)   --->   "%sbox_load_4 = load i8 %sbox_addr" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 43 'load' 'sbox_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 44 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %sbox_load_4, i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 44 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln256 = br void %for.inc.i5" [../../tiny-AES-c-mod/aes.c:256->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 45 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [7]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten6_load', ../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426) on local variable 'indvar_flatten6' [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln254', ../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426) [13]  (1.780 ns)
	'store' operation 0 bit ('store_ln254', ../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426) of variable 'add_ln254_1', ../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426 on local variable 'indvar_flatten6' [38]  (1.588 ns)

 <State 2>: 6.687ns
The critical path consists of the following:
	'load' operation 3 bit ('j_load', ../../tiny-AES-c-mod/aes.c:256->../../tiny-AES-c-mod/aes.c:426) on local variable 'j', ../../tiny-AES-c-mod/aes.c:253->../../tiny-AES-c-mod/aes.c:426 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln256', ../../tiny-AES-c-mod/aes.c:256->../../tiny-AES-c-mod/aes.c:426) [22]  (1.650 ns)
	'select' operation 3 bit ('select_ln254', ../../tiny-AES-c-mod/aes.c:254->../../tiny-AES-c-mod/aes.c:426) [25]  (0.980 ns)
	'add' operation 4 bit ('add_ln258', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) [28]  (1.735 ns)
	'getelementptr' operation 4 bit ('buf_r_addr', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) [30]  (0.000 ns)
	'load' operation 8 bit ('buf_r_load', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) on array 'buf_r' [32]  (2.322 ns)

 <State 3>: 5.576ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) on array 'buf_r' [32]  (2.322 ns)
	'getelementptr' operation 8 bit ('sbox_addr', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) [34]  (0.000 ns)
	'load' operation 8 bit ('sbox_load_4', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) on array 'sbox' [35]  (3.254 ns)

 <State 4>: 5.576ns
The critical path consists of the following:
	'load' operation 8 bit ('sbox_load_4', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) on array 'sbox' [35]  (3.254 ns)
	'store' operation 0 bit ('store_ln258', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) of variable 'sbox_load_4', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426 on array 'buf_r' [36]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
