// Seed: 513697819
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  assign module_1.id_8 = 0;
  output wire id_2;
  output tri0 id_1;
  logic id_6;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd1,
    parameter id_5 = 32'd97
) (
    output tri0 id_0,
    output wand id_1,
    output wire id_2,
    input wor id_3,
    input wand _id_4,
    input tri0 _id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri id_8,
    input wor id_9,
    input supply1 id_10,
    input tri id_11,
    input supply1 id_12
);
  wire [id_5 : id_4] id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  always @(id_12);
  parameter id_15 = $signed(36);
  ;
  logic id_16[1 : -1];
endmodule
