Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_002.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3581218 heartbeat IPC: 2.79235 cumulative IPC: 2.79235 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7170049 heartbeat IPC: 2.78642 cumulative IPC: 2.78938 (Simulation time: 0 hr 3 min 40 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10710790 heartbeat IPC: 2.82427 cumulative IPC: 2.80091 (Simulation time: 0 hr 5 min 49 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14261035 heartbeat IPC: 2.81671 cumulative IPC: 2.80485 (Simulation time: 0 hr 8 min 6 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17808806 heartbeat IPC: 2.81867 cumulative IPC: 2.8076 (Simulation time: 0 hr 10 min 23 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17808806 (Simulation time: 0 hr 10 min 23 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 24246418 heartbeat IPC: 1.55337 cumulative IPC: 1.55337 (Simulation time: 0 hr 12 min 36 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 30679604 heartbeat IPC: 1.55444 cumulative IPC: 1.55391 (Simulation time: 0 hr 14 min 42 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37115314 heartbeat IPC: 1.55383 cumulative IPC: 1.55388 (Simulation time: 0 hr 16 min 38 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 43548596 heartbeat IPC: 1.55442 cumulative IPC: 1.55401 (Simulation time: 0 hr 18 min 12 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 49981628 heartbeat IPC: 1.55448 cumulative IPC: 1.55411 (Simulation time: 0 hr 19 min 4 sec) 
Finished CPU 0 instructions: 50000002 cycles: 32172822 cumulative IPC: 1.55411 (Simulation time: 0 hr 19 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.55411 instructions: 50000002 cycles: 32172822
L1D TOTAL     ACCESS:   21523028  HIT:   21522219  MISS:        809
L1D LOAD      ACCESS:    6601155  HIT:    6600779  MISS:        376
L1D RFO       ACCESS:    8433016  HIT:    8432903  MISS:        113
L1D PREFETCH  ACCESS:    6488857  HIT:    6488537  MISS:        320
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6601206  ISSUED:    6496225  USEFUL:         91  USELESS:        230
L1D AVERAGE MISS LATENCY: 34.2126 cycles
L1I TOTAL     ACCESS:   19678592  HIT:   15852824  MISS:    3825768
L1I LOAD      ACCESS:    9917923  HIT:    9895402  MISS:      22521
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    9760669  HIT:    5957422  MISS:    3803247
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10196588  ISSUED:   10007433  USEFUL:    2347254  USELESS:    1455986
L1I AVERAGE MISS LATENCY: 14.4297 cycles
L2C TOTAL     ACCESS:    5158917  HIT:    5158598  MISS:        319
L2C LOAD      ACCESS:      22855  HIT:      22789  MISS:         66
L2C RFO       ACCESS:        112  HIT:        108  MISS:          4
L2C PREFETCH  ACCESS:    5135614  HIT:    5135365  MISS:        249
L2C WRITEBACK ACCESS:        336  HIT:        336  MISS:          0
L2C PREFETCH  REQUESTED:    3253205  ISSUED:    3252587  USEFUL:        122  USELESS:        142
L2C AVERAGE MISS LATENCY: 102.025 cycles
LLC TOTAL     ACCESS:     530953  HIT:     530265  MISS:        688
LLC LOAD      ACCESS:         65  HIT:         52  MISS:         13
LLC RFO       ACCESS:          4  HIT:          2  MISS:          2
LLC PREFETCH  ACCESS:     530786  HIT:     530114  MISS:        672
LLC WRITEBACK ACCESS:         98  HIT:         97  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         12  USELESS:        197
LLC AVERAGE MISS LATENCY: 328.507 cycles
Major fault: 0 Minor fault: 1873
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        121  ROW_BUFFER_MISS:        566
 DBUS_CONGESTED:        420
 WQ ROW_BUFFER_HIT:         56  ROW_BUFFER_MISS:        376  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8789% MPKI: 0.20388 Average ROB Occupancy at Mispredict: 277.674

Branch types
NOT_BRANCH: 41580695 83.1614%
BRANCH_DIRECT_JUMP: 461630 0.92326%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5376437 10.7529%
BRANCH_DIRECT_CALL: 1175775 2.35155%
BRANCH_INDIRECT_CALL: 114840 0.22968%
BRANCH_RETURN: 1290625 2.58125%
BRANCH_OTHER: 0 0%

