
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nsenter_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401528 <.init>:
  401528:	stp	x29, x30, [sp, #-16]!
  40152c:	mov	x29, sp
  401530:	bl	4024b4 <ferror@plt+0xb64>
  401534:	ldp	x29, x30, [sp], #16
  401538:	ret

Disassembly of section .plt:

0000000000401540 <memcpy@plt-0x20>:
  401540:	stp	x16, x30, [sp, #-16]!
  401544:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401548:	ldr	x17, [x16, #4088]
  40154c:	add	x16, x16, #0xff8
  401550:	br	x17
  401554:	nop
  401558:	nop
  40155c:	nop

0000000000401560 <memcpy@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401564:	ldr	x17, [x16]
  401568:	add	x16, x16, #0x0
  40156c:	br	x17

0000000000401570 <_exit@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401574:	ldr	x17, [x16, #8]
  401578:	add	x16, x16, #0x8
  40157c:	br	x17

0000000000401580 <setuid@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401584:	ldr	x17, [x16, #16]
  401588:	add	x16, x16, #0x10
  40158c:	br	x17

0000000000401590 <strtoul@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401594:	ldr	x17, [x16, #24]
  401598:	add	x16, x16, #0x18
  40159c:	br	x17

00000000004015a0 <strlen@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015a4:	ldr	x17, [x16, #32]
  4015a8:	add	x16, x16, #0x20
  4015ac:	br	x17

00000000004015b0 <fputs@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015b4:	ldr	x17, [x16, #40]
  4015b8:	add	x16, x16, #0x28
  4015bc:	br	x17

00000000004015c0 <exit@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015c4:	ldr	x17, [x16, #48]
  4015c8:	add	x16, x16, #0x30
  4015cc:	br	x17

00000000004015d0 <dup@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015d4:	ldr	x17, [x16, #56]
  4015d8:	add	x16, x16, #0x38
  4015dc:	br	x17

00000000004015e0 <fchdir@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015e4:	ldr	x17, [x16, #64]
  4015e8:	add	x16, x16, #0x40
  4015ec:	br	x17

00000000004015f0 <execl@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015f4:	ldr	x17, [x16, #72]
  4015f8:	add	x16, x16, #0x48
  4015fc:	br	x17

0000000000401600 <strtod@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401604:	ldr	x17, [x16, #80]
  401608:	add	x16, x16, #0x50
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401614:	ldr	x17, [x16, #88]
  401618:	add	x16, x16, #0x58
  40161c:	br	x17

0000000000401620 <fputc@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401624:	ldr	x17, [x16, #96]
  401628:	add	x16, x16, #0x60
  40162c:	br	x17

0000000000401630 <kill@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401634:	ldr	x17, [x16, #104]
  401638:	add	x16, x16, #0x68
  40163c:	br	x17

0000000000401640 <fork@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401644:	ldr	x17, [x16, #112]
  401648:	add	x16, x16, #0x70
  40164c:	br	x17

0000000000401650 <snprintf@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401654:	ldr	x17, [x16, #120]
  401658:	add	x16, x16, #0x78
  40165c:	br	x17

0000000000401660 <localeconv@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401664:	ldr	x17, [x16, #128]
  401668:	add	x16, x16, #0x80
  40166c:	br	x17

0000000000401670 <fileno@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401674:	ldr	x17, [x16, #136]
  401678:	add	x16, x16, #0x88
  40167c:	br	x17

0000000000401680 <getpid@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401684:	ldr	x17, [x16, #144]
  401688:	add	x16, x16, #0x90
  40168c:	br	x17

0000000000401690 <malloc@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401694:	ldr	x17, [x16, #152]
  401698:	add	x16, x16, #0x98
  40169c:	br	x17

00000000004016a0 <open@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016a4:	ldr	x17, [x16, #160]
  4016a8:	add	x16, x16, #0xa0
  4016ac:	br	x17

00000000004016b0 <__strtol_internal@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016b4:	ldr	x17, [x16, #168]
  4016b8:	add	x16, x16, #0xa8
  4016bc:	br	x17

00000000004016c0 <strncmp@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016c4:	ldr	x17, [x16, #176]
  4016c8:	add	x16, x16, #0xb0
  4016cc:	br	x17

00000000004016d0 <bindtextdomain@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016d4:	ldr	x17, [x16, #184]
  4016d8:	add	x16, x16, #0xb8
  4016dc:	br	x17

00000000004016e0 <__libc_start_main@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016e4:	ldr	x17, [x16, #192]
  4016e8:	add	x16, x16, #0xc0
  4016ec:	br	x17

00000000004016f0 <fgetc@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016f4:	ldr	x17, [x16, #200]
  4016f8:	add	x16, x16, #0xc8
  4016fc:	br	x17

0000000000401700 <__strtoul_internal@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401704:	ldr	x17, [x16, #208]
  401708:	add	x16, x16, #0xd0
  40170c:	br	x17

0000000000401710 <__xpg_basename@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401714:	ldr	x17, [x16, #216]
  401718:	add	x16, x16, #0xd8
  40171c:	br	x17

0000000000401720 <strdup@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401724:	ldr	x17, [x16, #224]
  401728:	add	x16, x16, #0xe0
  40172c:	br	x17

0000000000401730 <close@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401734:	ldr	x17, [x16, #232]
  401738:	add	x16, x16, #0xe8
  40173c:	br	x17

0000000000401740 <__gmon_start__@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401744:	ldr	x17, [x16, #240]
  401748:	add	x16, x16, #0xf0
  40174c:	br	x17

0000000000401750 <abort@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401754:	ldr	x17, [x16, #248]
  401758:	add	x16, x16, #0xf8
  40175c:	br	x17

0000000000401760 <setgid@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401764:	ldr	x17, [x16, #256]
  401768:	add	x16, x16, #0x100
  40176c:	br	x17

0000000000401770 <textdomain@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401774:	ldr	x17, [x16, #264]
  401778:	add	x16, x16, #0x108
  40177c:	br	x17

0000000000401780 <getopt_long@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401784:	ldr	x17, [x16, #272]
  401788:	add	x16, x16, #0x110
  40178c:	br	x17

0000000000401790 <execvp@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401794:	ldr	x17, [x16, #280]
  401798:	add	x16, x16, #0x118
  40179c:	br	x17

00000000004017a0 <strcmp@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017a4:	ldr	x17, [x16, #288]
  4017a8:	add	x16, x16, #0x120
  4017ac:	br	x17

00000000004017b0 <warn@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017b4:	ldr	x17, [x16, #296]
  4017b8:	add	x16, x16, #0x128
  4017bc:	br	x17

00000000004017c0 <__ctype_b_loc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017c4:	ldr	x17, [x16, #304]
  4017c8:	add	x16, x16, #0x130
  4017cc:	br	x17

00000000004017d0 <strtol@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017d4:	ldr	x17, [x16, #312]
  4017d8:	add	x16, x16, #0x138
  4017dc:	br	x17

00000000004017e0 <free@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017e4:	ldr	x17, [x16, #320]
  4017e8:	add	x16, x16, #0x140
  4017ec:	br	x17

00000000004017f0 <vasprintf@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017f4:	ldr	x17, [x16, #328]
  4017f8:	add	x16, x16, #0x148
  4017fc:	br	x17

0000000000401800 <strndup@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401804:	ldr	x17, [x16, #336]
  401808:	add	x16, x16, #0x150
  40180c:	br	x17

0000000000401810 <strspn@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401814:	ldr	x17, [x16, #344]
  401818:	add	x16, x16, #0x158
  40181c:	br	x17

0000000000401820 <strchr@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401824:	ldr	x17, [x16, #352]
  401828:	add	x16, x16, #0x160
  40182c:	br	x17

0000000000401830 <setgroups@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401834:	ldr	x17, [x16, #360]
  401838:	add	x16, x16, #0x168
  40183c:	br	x17

0000000000401840 <fflush@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401844:	ldr	x17, [x16, #368]
  401848:	add	x16, x16, #0x170
  40184c:	br	x17

0000000000401850 <strcpy@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401854:	ldr	x17, [x16, #376]
  401858:	add	x16, x16, #0x178
  40185c:	br	x17

0000000000401860 <chroot@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401864:	ldr	x17, [x16, #384]
  401868:	add	x16, x16, #0x180
  40186c:	br	x17

0000000000401870 <setns@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401874:	ldr	x17, [x16, #392]
  401878:	add	x16, x16, #0x188
  40187c:	br	x17

0000000000401880 <warnx@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401884:	ldr	x17, [x16, #400]
  401888:	add	x16, x16, #0x190
  40188c:	br	x17

0000000000401890 <dcgettext@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401894:	ldr	x17, [x16, #408]
  401898:	add	x16, x16, #0x198
  40189c:	br	x17

00000000004018a0 <errx@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018a4:	ldr	x17, [x16, #416]
  4018a8:	add	x16, x16, #0x1a0
  4018ac:	br	x17

00000000004018b0 <strcspn@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018b4:	ldr	x17, [x16, #424]
  4018b8:	add	x16, x16, #0x1a8
  4018bc:	br	x17

00000000004018c0 <printf@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018c4:	ldr	x17, [x16, #432]
  4018c8:	add	x16, x16, #0x1b0
  4018cc:	br	x17

00000000004018d0 <__assert_fail@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018d4:	ldr	x17, [x16, #440]
  4018d8:	add	x16, x16, #0x1b8
  4018dc:	br	x17

00000000004018e0 <__errno_location@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018e4:	ldr	x17, [x16, #448]
  4018e8:	add	x16, x16, #0x1c0
  4018ec:	br	x17

00000000004018f0 <getenv@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018f4:	ldr	x17, [x16, #456]
  4018f8:	add	x16, x16, #0x1c8
  4018fc:	br	x17

0000000000401900 <__xstat@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401904:	ldr	x17, [x16, #464]
  401908:	add	x16, x16, #0x1d0
  40190c:	br	x17

0000000000401910 <waitpid@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401914:	ldr	x17, [x16, #472]
  401918:	add	x16, x16, #0x1d8
  40191c:	br	x17

0000000000401920 <fprintf@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401924:	ldr	x17, [x16, #480]
  401928:	add	x16, x16, #0x1e0
  40192c:	br	x17

0000000000401930 <err@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401934:	ldr	x17, [x16, #488]
  401938:	add	x16, x16, #0x1e8
  40193c:	br	x17

0000000000401940 <setlocale@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401944:	ldr	x17, [x16, #496]
  401948:	add	x16, x16, #0x1f0
  40194c:	br	x17

0000000000401950 <ferror@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401954:	ldr	x17, [x16, #504]
  401958:	add	x16, x16, #0x1f8
  40195c:	br	x17

Disassembly of section .text:

0000000000401960 <.text>:
  401960:	stp	x29, x30, [sp, #-160]!
  401964:	mov	x29, sp
  401968:	stp	x19, x20, [sp, #16]
  40196c:	mov	w20, w0
  401970:	mov	x19, x1
  401974:	mov	w0, #0x6                   	// #6
  401978:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40197c:	add	x1, x1, #0xa28
  401980:	stp	x21, x22, [sp, #32]
  401984:	adrp	x21, 404000 <ferror@plt+0x26b0>
  401988:	stp	x23, x24, [sp, #48]
  40198c:	add	x21, x21, #0x9b8
  401990:	adrp	x23, 405000 <ferror@plt+0x36b0>
  401994:	stp	x25, x26, [sp, #64]
  401998:	adrp	x22, 404000 <ferror@plt+0x26b0>
  40199c:	add	x23, x23, #0x180
  4019a0:	stp	x27, x28, [sp, #80]
  4019a4:	bl	401940 <setlocale@plt>
  4019a8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4019ac:	add	x1, x1, #0x9a0
  4019b0:	mov	x0, x21
  4019b4:	bl	4016d0 <bindtextdomain@plt>
  4019b8:	adrp	x27, 417000 <ferror@plt+0x156b0>
  4019bc:	mov	x0, x21
  4019c0:	add	x27, x27, #0x210
  4019c4:	bl	401770 <textdomain@plt>
  4019c8:	adrp	x21, 405000 <ferror@plt+0x36b0>
  4019cc:	adrp	x0, 402000 <ferror@plt+0x6b0>
  4019d0:	add	x22, x22, #0xeb8
  4019d4:	add	x0, x0, #0x7b0
  4019d8:	add	x21, x21, #0x100
  4019dc:	bl	4048c8 <ferror@plt+0x2f78>
  4019e0:	mov	w24, #0xffffffff            	// #-1
  4019e4:	add	x0, x27, #0xc4
  4019e8:	mov	w28, #0x0                   	// #0
  4019ec:	mov	w26, #0x0                   	// #0
  4019f0:	mov	w25, #0x0                   	// #0
  4019f4:	stp	wzr, wzr, [sp, #96]
  4019f8:	str	wzr, [sp, #104]
  4019fc:	str	wzr, [sp, #112]
  401a00:	stp	wzr, wzr, [sp, #120]
  401a04:	str	x0, [sp, #128]
  401a08:	add	x3, x23, #0x18
  401a0c:	mov	x2, x22
  401a10:	mov	x1, x19
  401a14:	mov	w0, w20
  401a18:	mov	x4, #0x0                   	// #0
  401a1c:	bl	401780 <getopt_long@plt>
  401a20:	cmn	w0, #0x1
  401a24:	b.eq	401a68 <ferror@plt+0x118>  // b.none
  401a28:	sub	w0, w0, #0x43
  401a2c:	cmp	w0, #0x3d
  401a30:	b.hi	401fa8 <ferror@plt+0x658>  // b.pmore
  401a34:	ldrh	w0, [x21, w0, uxtw #1]
  401a38:	adr	x1, 401a44 <ferror@plt+0xf4>
  401a3c:	add	x0, x1, w0, sxth #2
  401a40:	br	x0
  401a44:	add	x3, x23, #0x18
  401a48:	mov	x2, x22
  401a4c:	mov	x1, x19
  401a50:	mov	w0, w20
  401a54:	mov	x4, #0x0                   	// #0
  401a58:	mov	w26, #0x1                   	// #1
  401a5c:	bl	401780 <getopt_long@plt>
  401a60:	cmn	w0, #0x1
  401a64:	b.ne	401a28 <ferror@plt+0xd8>  // b.any
  401a68:	cbnz	w28, 402060 <ferror@plt+0x710>
  401a6c:	adrp	x22, 417000 <ferror@plt+0x156b0>
  401a70:	add	x21, x22, #0x210
  401a74:	ldr	w0, [x22, #528]
  401a78:	mov	x23, x21
  401a7c:	cbz	w0, 401a90 <ferror@plt+0x140>
  401a80:	tst	w25, w0
  401a84:	b.ne	40204c <ferror@plt+0x6fc>  // b.any
  401a88:	ldr	w0, [x23, #24]!
  401a8c:	cbnz	w0, 401a80 <ferror@plt+0x130>
  401a90:	ldr	w0, [sp, #124]
  401a94:	cbnz	w0, 4020f4 <ferror@plt+0x7a4>
  401a98:	ldr	w0, [sp, #120]
  401a9c:	cbnz	w0, 4020dc <ferror@plt+0x78c>
  401aa0:	ldr	w0, [x22, #528]
  401aa4:	cbz	w0, 401ac8 <ferror@plt+0x178>
  401aa8:	mov	x1, x21
  401aac:	nop
  401ab0:	ldr	w3, [x1, #16]
  401ab4:	orr	w2, w25, w0
  401ab8:	ldr	w0, [x1, #24]!
  401abc:	cmp	w3, #0x0
  401ac0:	csel	w25, w2, w25, ge  // ge = tcont
  401ac4:	cbnz	w0, 401ab0 <ferror@plt+0x160>
  401ac8:	eor	w26, w26, #0x1
  401acc:	ands	w25, w26, w25, lsr #28
  401ad0:	b.ne	402240 <ferror@plt+0x8f0>  // b.any
  401ad4:	mov	w26, #0x0                   	// #0
  401ad8:	mov	x27, x21
  401adc:	mov	w23, #0x20000000            	// #536870912
  401ae0:	mov	w22, #0x1                   	// #1
  401ae4:	mov	w25, #0xffffffff            	// #-1
  401ae8:	ldr	w1, [x27, #24]
  401aec:	cbz	w1, 40210c <ferror@plt+0x7bc>
  401af0:	ldr	w0, [x27, #40]
  401af4:	tbnz	w0, #31, 401b0c <ferror@plt+0x1bc>
  401af8:	cmp	w1, w23
  401afc:	ccmn	w24, #0x1, #0x0, eq  // eq = none
  401b00:	csel	w24, w24, w22, ne  // ne = any
  401b04:	bl	401870 <setns@plt>
  401b08:	cbz	w0, 402038 <ferror@plt+0x6e8>
  401b0c:	add	x27, x27, #0x18
  401b10:	b	401ae8 <ferror@plt+0x198>
  401b14:	mov	w24, #0x0                   	// #0
  401b18:	b	401a08 <ferror@plt+0xb8>
  401b1c:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401b20:	ldr	x2, [x0, #744]
  401b24:	cbz	x2, 402004 <ferror@plt+0x6b4>
  401b28:	ldr	x0, [sp, #128]
  401b2c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401b30:	add	x1, x1, #0xa18
  401b34:	bl	402570 <ferror@plt+0xc20>
  401b38:	b	401a08 <ferror@plt+0xb8>
  401b3c:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401b40:	ldr	x1, [x0, #744]
  401b44:	cbz	x1, 401ffc <ferror@plt+0x6ac>
  401b48:	mov	w0, #0x4000000             	// #67108864
  401b4c:	bl	402648 <ferror@plt+0xcf8>
  401b50:	b	401a08 <ferror@plt+0xb8>
  401b54:	adrp	x3, 417000 <ferror@plt+0x156b0>
  401b58:	mov	w2, #0x5                   	// #5
  401b5c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401b60:	mov	x0, #0x0                   	// #0
  401b64:	ldr	x3, [x3, #744]
  401b68:	add	x1, x1, #0x9c8
  401b6c:	str	x3, [sp, #136]
  401b70:	bl	401890 <dcgettext@plt>
  401b74:	mov	x1, x0
  401b78:	ldr	x3, [sp, #136]
  401b7c:	mov	x0, x3
  401b80:	bl	403720 <ferror@plt+0x1dd0>
  401b84:	adrp	x1, 417000 <ferror@plt+0x156b0>
  401b88:	str	w0, [x1, #780]
  401b8c:	b	401a08 <ferror@plt+0xb8>
  401b90:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401b94:	ldr	x2, [x0, #744]
  401b98:	cbz	x2, 401ff0 <ferror@plt+0x6a0>
  401b9c:	add	x0, x27, #0xc0
  401ba0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ba4:	add	x1, x1, #0xa10
  401ba8:	bl	402570 <ferror@plt+0xc20>
  401bac:	b	401a08 <ferror@plt+0xb8>
  401bb0:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401bb4:	ldr	x1, [x0, #744]
  401bb8:	cbz	x1, 401fe8 <ferror@plt+0x698>
  401bbc:	mov	w0, #0x20000000            	// #536870912
  401bc0:	bl	402648 <ferror@plt+0xcf8>
  401bc4:	b	401a08 <ferror@plt+0xb8>
  401bc8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401bcc:	ldr	x1, [x0, #744]
  401bd0:	cbz	x1, 402030 <ferror@plt+0x6e0>
  401bd4:	mov	w0, #0x40000000            	// #1073741824
  401bd8:	bl	402648 <ferror@plt+0xcf8>
  401bdc:	b	401a08 <ferror@plt+0xb8>
  401be0:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401be4:	ldr	x1, [x0, #744]
  401be8:	cbz	x1, 402028 <ferror@plt+0x6d8>
  401bec:	mov	w0, #0x20000               	// #131072
  401bf0:	bl	402648 <ferror@plt+0xcf8>
  401bf4:	b	401a08 <ferror@plt+0xb8>
  401bf8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401bfc:	ldr	x1, [x0, #744]
  401c00:	cbz	x1, 402020 <ferror@plt+0x6d0>
  401c04:	mov	w0, #0x8000000             	// #134217728
  401c08:	bl	402648 <ferror@plt+0xcf8>
  401c0c:	b	401a08 <ferror@plt+0xb8>
  401c10:	adrp	x3, 417000 <ferror@plt+0x156b0>
  401c14:	mov	w2, #0x5                   	// #5
  401c18:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401c1c:	mov	x0, #0x0                   	// #0
  401c20:	ldr	x19, [x3, #760]
  401c24:	add	x1, x1, #0xa20
  401c28:	bl	401890 <dcgettext@plt>
  401c2c:	mov	x1, x19
  401c30:	bl	4015b0 <fputs@plt>
  401c34:	mov	w2, #0x5                   	// #5
  401c38:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401c3c:	mov	x0, #0x0                   	// #0
  401c40:	add	x1, x1, #0xa30
  401c44:	bl	401890 <dcgettext@plt>
  401c48:	mov	x1, x0
  401c4c:	adrp	x2, 417000 <ferror@plt+0x156b0>
  401c50:	mov	x0, x19
  401c54:	ldr	x2, [x2, #768]
  401c58:	bl	401920 <fprintf@plt>
  401c5c:	mov	x1, x19
  401c60:	mov	w0, #0xa                   	// #10
  401c64:	bl	401620 <fputc@plt>
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401c70:	mov	x0, #0x0                   	// #0
  401c74:	add	x1, x1, #0xa60
  401c78:	bl	401890 <dcgettext@plt>
  401c7c:	mov	x1, x19
  401c80:	bl	4015b0 <fputs@plt>
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401c8c:	mov	x0, #0x0                   	// #0
  401c90:	add	x1, x1, #0xa98
  401c94:	bl	401890 <dcgettext@plt>
  401c98:	mov	x1, x19
  401c9c:	bl	4015b0 <fputs@plt>
  401ca0:	mov	w2, #0x5                   	// #5
  401ca4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ca8:	mov	x0, #0x0                   	// #0
  401cac:	add	x1, x1, #0xaa8
  401cb0:	bl	401890 <dcgettext@plt>
  401cb4:	mov	x1, x19
  401cb8:	bl	4015b0 <fputs@plt>
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401cc4:	mov	x0, #0x0                   	// #0
  401cc8:	add	x1, x1, #0xad8
  401ccc:	bl	401890 <dcgettext@plt>
  401cd0:	mov	x1, x19
  401cd4:	bl	4015b0 <fputs@plt>
  401cd8:	mov	w2, #0x5                   	// #5
  401cdc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ce0:	mov	x0, #0x0                   	// #0
  401ce4:	add	x1, x1, #0xb18
  401ce8:	bl	401890 <dcgettext@plt>
  401cec:	mov	x1, x19
  401cf0:	bl	4015b0 <fputs@plt>
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401cfc:	mov	x0, #0x0                   	// #0
  401d00:	add	x1, x1, #0xb48
  401d04:	bl	401890 <dcgettext@plt>
  401d08:	mov	x1, x19
  401d0c:	bl	4015b0 <fputs@plt>
  401d10:	mov	w2, #0x5                   	// #5
  401d14:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401d18:	mov	x0, #0x0                   	// #0
  401d1c:	add	x1, x1, #0xb88
  401d20:	bl	401890 <dcgettext@plt>
  401d24:	mov	x1, x19
  401d28:	bl	4015b0 <fputs@plt>
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401d34:	mov	x0, #0x0                   	// #0
  401d38:	add	x1, x1, #0xbc0
  401d3c:	bl	401890 <dcgettext@plt>
  401d40:	mov	x1, x19
  401d44:	bl	4015b0 <fputs@plt>
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401d50:	mov	x0, #0x0                   	// #0
  401d54:	add	x1, x1, #0xbf8
  401d58:	bl	401890 <dcgettext@plt>
  401d5c:	mov	x1, x19
  401d60:	bl	4015b0 <fputs@plt>
  401d64:	mov	w2, #0x5                   	// #5
  401d68:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401d6c:	mov	x0, #0x0                   	// #0
  401d70:	add	x1, x1, #0xc28
  401d74:	bl	401890 <dcgettext@plt>
  401d78:	mov	x1, x19
  401d7c:	bl	4015b0 <fputs@plt>
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401d88:	mov	x0, #0x0                   	// #0
  401d8c:	add	x1, x1, #0xc58
  401d90:	bl	401890 <dcgettext@plt>
  401d94:	mov	x1, x19
  401d98:	bl	4015b0 <fputs@plt>
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401da4:	mov	x0, #0x0                   	// #0
  401da8:	add	x1, x1, #0xc88
  401dac:	bl	401890 <dcgettext@plt>
  401db0:	mov	x1, x19
  401db4:	bl	4015b0 <fputs@plt>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401dc0:	mov	x0, #0x0                   	// #0
  401dc4:	add	x1, x1, #0xcc0
  401dc8:	bl	401890 <dcgettext@plt>
  401dcc:	mov	x1, x19
  401dd0:	bl	4015b0 <fputs@plt>
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	add	x1, x1, #0xcf8
  401de4:	bl	401890 <dcgettext@plt>
  401de8:	mov	x1, x19
  401dec:	bl	4015b0 <fputs@plt>
  401df0:	mov	w2, #0x5                   	// #5
  401df4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401df8:	mov	x0, #0x0                   	// #0
  401dfc:	add	x1, x1, #0xd30
  401e00:	bl	401890 <dcgettext@plt>
  401e04:	mov	x1, x19
  401e08:	bl	4015b0 <fputs@plt>
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e14:	mov	x0, #0x0                   	// #0
  401e18:	add	x1, x1, #0xd60
  401e1c:	bl	401890 <dcgettext@plt>
  401e20:	mov	x1, x19
  401e24:	bl	4015b0 <fputs@plt>
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e30:	mov	x0, #0x0                   	// #0
  401e34:	add	x1, x1, #0xd98
  401e38:	bl	401890 <dcgettext@plt>
  401e3c:	mov	x1, x19
  401e40:	bl	4015b0 <fputs@plt>
  401e44:	mov	x1, x19
  401e48:	mov	w0, #0xa                   	// #10
  401e4c:	bl	401620 <fputc@plt>
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e58:	mov	x0, #0x0                   	// #0
  401e5c:	add	x1, x1, #0xdd8
  401e60:	bl	401890 <dcgettext@plt>
  401e64:	mov	x19, x0
  401e68:	mov	w2, #0x5                   	// #5
  401e6c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e70:	mov	x0, #0x0                   	// #0
  401e74:	add	x1, x1, #0xdf0
  401e78:	bl	401890 <dcgettext@plt>
  401e7c:	mov	x4, x0
  401e80:	adrp	x3, 404000 <ferror@plt+0x26b0>
  401e84:	add	x3, x3, #0xe00
  401e88:	mov	x2, x19
  401e8c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e90:	adrp	x0, 404000 <ferror@plt+0x26b0>
  401e94:	add	x1, x1, #0xe10
  401e98:	add	x0, x0, #0xe20
  401e9c:	bl	4018c0 <printf@plt>
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	add	x1, x1, #0xe38
  401eb0:	bl	401890 <dcgettext@plt>
  401eb4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401eb8:	add	x1, x1, #0xe58
  401ebc:	bl	4018c0 <printf@plt>
  401ec0:	mov	w0, #0x0                   	// #0
  401ec4:	bl	4015c0 <exit@plt>
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ed0:	mov	x0, #0x0                   	// #0
  401ed4:	add	x1, x1, #0xe68
  401ed8:	bl	401890 <dcgettext@plt>
  401edc:	adrp	x1, 417000 <ferror@plt+0x156b0>
  401ee0:	adrp	x2, 404000 <ferror@plt+0x26b0>
  401ee4:	add	x2, x2, #0xe78
  401ee8:	ldr	x1, [x1, #768]
  401eec:	bl	4018c0 <printf@plt>
  401ef0:	mov	w0, #0x0                   	// #0
  401ef4:	bl	4015c0 <exit@plt>
  401ef8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401efc:	ldr	x1, [x0, #744]
  401f00:	cbz	x1, 402018 <ferror@plt+0x6c8>
  401f04:	mov	w0, #0x10000000            	// #268435456
  401f08:	bl	402648 <ferror@plt+0xcf8>
  401f0c:	b	401a08 <ferror@plt+0xb8>
  401f10:	adrp	x3, 417000 <ferror@plt+0x156b0>
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401f1c:	mov	x0, #0x0                   	// #0
  401f20:	ldr	x3, [x3, #744]
  401f24:	str	x3, [sp, #104]
  401f28:	mov	w3, #0x1                   	// #1
  401f2c:	add	x1, x1, #0x9e0
  401f30:	str	w3, [sp, #96]
  401f34:	bl	401890 <dcgettext@plt>
  401f38:	mov	x1, x0
  401f3c:	ldr	x3, [sp, #104]
  401f40:	mov	x0, x3
  401f44:	bl	403720 <ferror@plt+0x1dd0>
  401f48:	str	w0, [sp, #104]
  401f4c:	b	401a08 <ferror@plt+0xb8>
  401f50:	adrp	x3, 417000 <ferror@plt+0x156b0>
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401f5c:	mov	x0, #0x0                   	// #0
  401f60:	ldr	x3, [x3, #744]
  401f64:	str	x3, [sp, #112]
  401f68:	mov	w3, #0x1                   	// #1
  401f6c:	add	x1, x1, #0x9f8
  401f70:	str	w3, [sp, #100]
  401f74:	bl	401890 <dcgettext@plt>
  401f78:	mov	x1, x0
  401f7c:	ldr	x3, [sp, #112]
  401f80:	mov	x0, x3
  401f84:	bl	403720 <ferror@plt+0x1dd0>
  401f88:	str	w0, [sp, #112]
  401f8c:	b	401a08 <ferror@plt+0xb8>
  401f90:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401f94:	ldr	x1, [x0, #744]
  401f98:	cbz	x1, 402010 <ferror@plt+0x6c0>
  401f9c:	mov	w0, #0x2000000             	// #33554432
  401fa0:	bl	402648 <ferror@plt+0xcf8>
  401fa4:	b	401a08 <ferror@plt+0xb8>
  401fa8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401fac:	mov	w2, #0x5                   	// #5
  401fb0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401fb4:	add	x1, x1, #0xe90
  401fb8:	ldr	x19, [x0, #736]
  401fbc:	mov	x0, #0x0                   	// #0
  401fc0:	bl	401890 <dcgettext@plt>
  401fc4:	mov	x1, x0
  401fc8:	adrp	x2, 417000 <ferror@plt+0x156b0>
  401fcc:	mov	x0, x19
  401fd0:	ldr	x2, [x2, #768]
  401fd4:	bl	401920 <fprintf@plt>
  401fd8:	mov	w0, #0x1                   	// #1
  401fdc:	bl	4015c0 <exit@plt>
  401fe0:	mov	w28, #0x1                   	// #1
  401fe4:	b	401a08 <ferror@plt+0xb8>
  401fe8:	orr	w25, w25, #0x20000000
  401fec:	b	401a08 <ferror@plt+0xb8>
  401ff0:	mov	w0, #0x1                   	// #1
  401ff4:	str	w0, [sp, #124]
  401ff8:	b	401a08 <ferror@plt+0xb8>
  401ffc:	orr	w25, w25, #0x4000000
  402000:	b	401a08 <ferror@plt+0xb8>
  402004:	mov	w0, #0x1                   	// #1
  402008:	str	w0, [sp, #120]
  40200c:	b	401a08 <ferror@plt+0xb8>
  402010:	orr	w25, w25, #0x2000000
  402014:	b	401a08 <ferror@plt+0xb8>
  402018:	orr	w25, w25, #0x10000000
  40201c:	b	401a08 <ferror@plt+0xb8>
  402020:	orr	w25, w25, #0x8000000
  402024:	b	401a08 <ferror@plt+0xb8>
  402028:	orr	w25, w25, #0x20000
  40202c:	b	401a08 <ferror@plt+0xb8>
  402030:	orr	w25, w25, #0x40000000
  402034:	b	401a08 <ferror@plt+0xb8>
  402038:	ldr	w0, [x27, #40]
  40203c:	add	x27, x27, #0x18
  402040:	bl	401730 <close@plt>
  402044:	str	w25, [x27, #16]
  402048:	b	401ae8 <ferror@plt+0x198>
  40204c:	mov	x1, #0x0                   	// #0
  402050:	bl	402648 <ferror@plt+0xcf8>
  402054:	ldr	w0, [x23, #24]!
  402058:	cbnz	w0, 401a80 <ferror@plt+0x130>
  40205c:	b	401a90 <ferror@plt+0x140>
  402060:	adrp	x23, 417000 <ferror@plt+0x156b0>
  402064:	ldr	w0, [x23, #780]
  402068:	cbz	w0, 4020bc <ferror@plt+0x76c>
  40206c:	adrp	x22, 417000 <ferror@plt+0x156b0>
  402070:	add	x21, x22, #0x210
  402074:	add	x23, x23, #0x30c
  402078:	mov	x27, x21
  40207c:	ldr	w0, [x27]
  402080:	cbz	w0, 401a74 <ferror@plt+0x124>
  402084:	ldr	w1, [x27, #16]
  402088:	tbz	w1, #31, 402094 <ferror@plt+0x744>
  40208c:	tbnz	w0, #28, 40209c <ferror@plt+0x74c>
  402090:	orr	w25, w25, w0
  402094:	add	x27, x27, #0x18
  402098:	b	40207c <ferror@plt+0x72c>
  40209c:	bl	401680 <getpid@plt>
  4020a0:	ldr	w1, [x23]
  4020a4:	ldr	x2, [x27, #8]
  4020a8:	bl	4026a0 <ferror@plt+0xd50>
  4020ac:	cbnz	w0, 402094 <ferror@plt+0x744>
  4020b0:	ldr	w0, [x27]
  4020b4:	orr	w25, w25, w0
  4020b8:	b	402094 <ferror@plt+0x744>
  4020bc:	mov	w2, #0x5                   	// #5
  4020c0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4020c4:	mov	x0, #0x0                   	// #0
  4020c8:	add	x1, x1, #0xee0
  4020cc:	bl	401890 <dcgettext@plt>
  4020d0:	mov	x1, x0
  4020d4:	mov	w0, #0x1                   	// #1
  4020d8:	bl	4018a0 <errx@plt>
  4020dc:	add	x0, x21, #0xc4
  4020e0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4020e4:	mov	x2, #0x0                   	// #0
  4020e8:	add	x1, x1, #0xa18
  4020ec:	bl	402570 <ferror@plt+0xc20>
  4020f0:	b	401aa0 <ferror@plt+0x150>
  4020f4:	add	x0, x21, #0xc0
  4020f8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4020fc:	mov	x2, #0x0                   	// #0
  402100:	add	x1, x1, #0xa10
  402104:	bl	402570 <ferror@plt+0xc20>
  402108:	b	401a98 <ferror@plt+0x148>
  40210c:	mov	x27, x21
  402110:	mov	w23, #0x20000000            	// #536870912
  402114:	mov	w22, #0x1                   	// #1
  402118:	mov	w25, #0xffffffff            	// #-1
  40211c:	ldr	w1, [x27]
  402120:	cbz	w1, 402178 <ferror@plt+0x828>
  402124:	ldr	w0, [x27, #16]
  402128:	tbnz	w0, #31, 402170 <ferror@plt+0x820>
  40212c:	cmp	w1, w23
  402130:	ccmn	w24, #0x1, #0x0, eq  // eq = none
  402134:	csel	w24, w24, w22, ne  // ne = any
  402138:	bl	401870 <setns@plt>
  40213c:	cbz	w0, 402164 <ferror@plt+0x814>
  402140:	mov	w2, #0x5                   	// #5
  402144:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402148:	mov	x0, #0x0                   	// #0
  40214c:	add	x1, x1, #0xf08
  402150:	bl	401890 <dcgettext@plt>
  402154:	mov	x1, x0
  402158:	ldr	x2, [x27, #8]
  40215c:	mov	w0, #0x1                   	// #1
  402160:	bl	401930 <err@plt>
  402164:	ldr	w0, [x27, #16]
  402168:	bl	401730 <close@plt>
  40216c:	str	w25, [x27, #16]
  402170:	add	x27, x27, #0x18
  402174:	b	40211c <ferror@plt+0x7cc>
  402178:	ldr	w0, [x21, #192]
  40217c:	tbnz	w0, #31, 4021b0 <ferror@plt+0x860>
  402180:	ldr	w1, [x21, #196]
  402184:	tbnz	w1, #31, 40225c <ferror@plt+0x90c>
  402188:	bl	4015e0 <fchdir@plt>
  40218c:	tbnz	w0, #31, 4022a4 <ferror@plt+0x954>
  402190:	adrp	x0, 404000 <ferror@plt+0x26b0>
  402194:	add	x0, x0, #0xf30
  402198:	bl	401860 <chroot@plt>
  40219c:	tbnz	w0, #31, 40236c <ferror@plt+0xa1c>
  4021a0:	ldr	w0, [x21, #192]
  4021a4:	bl	401730 <close@plt>
  4021a8:	mov	w0, #0xffffffff            	// #-1
  4021ac:	str	w0, [x21, #192]
  4021b0:	ldr	w1, [x21, #196]
  4021b4:	tbz	w1, #31, 402280 <ferror@plt+0x930>
  4021b8:	cmp	w24, #0x1
  4021bc:	b.eq	4022c4 <ferror@plt+0x974>  // b.none
  4021c0:	ldr	w0, [sp, #96]
  4021c4:	cmp	w0, #0x0
  4021c8:	ldr	w0, [sp, #100]
  4021cc:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4021d0:	b.eq	4021e4 <ferror@plt+0x894>  // b.none
  4021d4:	cbnz	w0, 40238c <ferror@plt+0xa3c>
  4021d8:	ldr	w0, [sp, #104]
  4021dc:	bl	401580 <setuid@plt>
  4021e0:	tbnz	w0, #31, 4023e4 <ferror@plt+0xa94>
  4021e4:	adrp	x21, 417000 <ferror@plt+0x156b0>
  4021e8:	ldr	w1, [x21, #752]
  4021ec:	cmp	w1, w20
  4021f0:	b.ge	4022a0 <ferror@plt+0x950>  // b.tcont
  4021f4:	ldr	x0, [x19, w1, sxtw #3]
  4021f8:	add	x1, x19, w1, sxtw #3
  4021fc:	bl	401790 <execvp@plt>
  402200:	bl	4018e0 <__errno_location@plt>
  402204:	mov	x3, x0
  402208:	mov	w2, #0x5                   	// #5
  40220c:	adrp	x1, 405000 <ferror@plt+0x36b0>
  402210:	mov	x0, #0x0                   	// #0
  402214:	add	x1, x1, #0x28
  402218:	ldr	w3, [x3]
  40221c:	cmp	w3, #0x2
  402220:	cset	w20, eq  // eq = none
  402224:	add	w20, w20, #0x7e
  402228:	bl	401890 <dcgettext@plt>
  40222c:	mov	x1, x0
  402230:	ldrsw	x2, [x21, #752]
  402234:	mov	w0, w20
  402238:	ldr	x2, [x19, x2, lsl #3]
  40223c:	bl	401930 <err@plt>
  402240:	mov	x1, #0x0                   	// #0
  402244:	mov	x0, #0x0                   	// #0
  402248:	bl	401830 <setgroups@plt>
  40224c:	cmp	w0, #0x0
  402250:	cset	w26, ne  // ne = any
  402254:	stp	w25, w25, [sp, #96]
  402258:	b	401ad8 <ferror@plt+0x188>
  40225c:	mov	w1, #0x0                   	// #0
  402260:	adrp	x0, 404000 <ferror@plt+0x26b0>
  402264:	add	x0, x0, #0xf30
  402268:	bl	4016a0 <open@plt>
  40226c:	str	w0, [x21, #196]
  402270:	mov	w1, w0
  402274:	tbnz	w0, #31, 4023bc <ferror@plt+0xa6c>
  402278:	ldr	w0, [x21, #192]
  40227c:	tbz	w0, #31, 402188 <ferror@plt+0x838>
  402280:	mov	w0, w1
  402284:	bl	4015e0 <fchdir@plt>
  402288:	tbnz	w0, #31, 40234c <ferror@plt+0x9fc>
  40228c:	ldr	w0, [x21, #196]
  402290:	bl	401730 <close@plt>
  402294:	mov	w0, #0xffffffff            	// #-1
  402298:	str	w0, [x21, #196]
  40229c:	b	4021b8 <ferror@plt+0x868>
  4022a0:	bl	404760 <ferror@plt+0x2e10>
  4022a4:	mov	w2, #0x5                   	// #5
  4022a8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4022ac:	mov	x0, #0x0                   	// #0
  4022b0:	add	x1, x1, #0xf60
  4022b4:	bl	401890 <dcgettext@plt>
  4022b8:	mov	x1, x0
  4022bc:	mov	w0, #0x1                   	// #1
  4022c0:	bl	401930 <err@plt>
  4022c4:	bl	401640 <fork@plt>
  4022c8:	mov	w21, w0
  4022cc:	cmp	w0, #0x0
  4022d0:	b.lt	402444 <ferror@plt+0xaf4>  // b.tstop
  4022d4:	b.ne	402300 <ferror@plt+0x9b0>  // b.any
  4022d8:	b	4021c0 <ferror@plt+0x870>
  4022dc:	and	w1, w0, #0xff
  4022e0:	cmp	w1, #0x7f
  4022e4:	b.ne	40231c <ferror@plt+0x9cc>  // b.any
  4022e8:	bl	401680 <getpid@plt>
  4022ec:	mov	w1, #0x13                  	// #19
  4022f0:	bl	401630 <kill@plt>
  4022f4:	mov	w0, w21
  4022f8:	mov	w1, #0x12                  	// #18
  4022fc:	bl	401630 <kill@plt>
  402300:	add	x1, sp, #0x9c
  402304:	mov	w0, w21
  402308:	mov	w2, #0x2                   	// #2
  40230c:	bl	401910 <waitpid@plt>
  402310:	cmp	w21, w0
  402314:	ldr	w0, [sp, #156]
  402318:	b.eq	4022dc <ferror@plt+0x98c>  // b.none
  40231c:	ands	w1, w0, #0x7f
  402320:	b.eq	4023dc <ferror@plt+0xa8c>  // b.none
  402324:	add	w0, w1, #0x1
  402328:	sbfx	x0, x0, #1, #7
  40232c:	cmp	w0, #0x0
  402330:	b.le	402344 <ferror@plt+0x9f4>
  402334:	bl	401680 <getpid@plt>
  402338:	ldr	w1, [sp, #156]
  40233c:	and	w1, w1, #0x7f
  402340:	bl	401630 <kill@plt>
  402344:	mov	w0, #0x1                   	// #1
  402348:	bl	4015c0 <exit@plt>
  40234c:	mov	w2, #0x5                   	// #5
  402350:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402354:	mov	x0, #0x0                   	// #0
  402358:	add	x1, x1, #0xfa0
  40235c:	bl	401890 <dcgettext@plt>
  402360:	mov	x1, x0
  402364:	mov	w0, #0x1                   	// #1
  402368:	bl	401930 <err@plt>
  40236c:	mov	w2, #0x5                   	// #5
  402370:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402374:	mov	x0, #0x0                   	// #0
  402378:	add	x1, x1, #0xf90
  40237c:	bl	401890 <dcgettext@plt>
  402380:	mov	x1, x0
  402384:	mov	w0, #0x1                   	// #1
  402388:	bl	401930 <err@plt>
  40238c:	mov	x1, #0x0                   	// #0
  402390:	mov	x0, #0x0                   	// #0
  402394:	bl	401830 <setgroups@plt>
  402398:	cmp	w0, #0x0
  40239c:	csel	w26, w26, wzr, ne  // ne = any
  4023a0:	cbnz	w26, 402424 <ferror@plt+0xad4>
  4023a4:	ldr	w0, [sp, #112]
  4023a8:	bl	401760 <setgid@plt>
  4023ac:	tbnz	w0, #31, 402404 <ferror@plt+0xab4>
  4023b0:	ldr	w0, [sp, #96]
  4023b4:	cbz	w0, 4021e4 <ferror@plt+0x894>
  4023b8:	b	4021d8 <ferror@plt+0x888>
  4023bc:	mov	w2, #0x5                   	// #5
  4023c0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4023c4:	mov	x0, #0x0                   	// #0
  4023c8:	add	x1, x1, #0xf38
  4023cc:	bl	401890 <dcgettext@plt>
  4023d0:	mov	x1, x0
  4023d4:	mov	w0, #0x1                   	// #1
  4023d8:	bl	401930 <err@plt>
  4023dc:	ubfx	x0, x0, #8, #8
  4023e0:	bl	4015c0 <exit@plt>
  4023e4:	mov	w2, #0x5                   	// #5
  4023e8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4023ec:	mov	x0, #0x0                   	// #0
  4023f0:	add	x1, x1, #0x18
  4023f4:	bl	401890 <dcgettext@plt>
  4023f8:	mov	x1, x0
  4023fc:	mov	w0, #0x1                   	// #1
  402400:	bl	401930 <err@plt>
  402404:	mov	w2, #0x5                   	// #5
  402408:	adrp	x1, 405000 <ferror@plt+0x36b0>
  40240c:	mov	x0, #0x0                   	// #0
  402410:	add	x1, x1, #0x8
  402414:	bl	401890 <dcgettext@plt>
  402418:	mov	x1, x0
  40241c:	mov	w0, #0x1                   	// #1
  402420:	bl	401930 <err@plt>
  402424:	mov	w2, #0x5                   	// #5
  402428:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40242c:	mov	x0, #0x0                   	// #0
  402430:	add	x1, x1, #0xff0
  402434:	bl	401890 <dcgettext@plt>
  402438:	mov	x1, x0
  40243c:	mov	w0, #0x1                   	// #1
  402440:	bl	401930 <err@plt>
  402444:	mov	w2, #0x5                   	// #5
  402448:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40244c:	mov	x0, #0x0                   	// #0
  402450:	add	x1, x1, #0xfe0
  402454:	bl	401890 <dcgettext@plt>
  402458:	mov	x1, x0
  40245c:	mov	w0, w24
  402460:	bl	401930 <err@plt>
  402464:	mov	x29, #0x0                   	// #0
  402468:	mov	x30, #0x0                   	// #0
  40246c:	mov	x5, x0
  402470:	ldr	x1, [sp]
  402474:	add	x2, sp, #0x8
  402478:	mov	x6, sp
  40247c:	movz	x0, #0x0, lsl #48
  402480:	movk	x0, #0x0, lsl #32
  402484:	movk	x0, #0x40, lsl #16
  402488:	movk	x0, #0x1960
  40248c:	movz	x3, #0x0, lsl #48
  402490:	movk	x3, #0x0, lsl #32
  402494:	movk	x3, #0x40, lsl #16
  402498:	movk	x3, #0x4840
  40249c:	movz	x4, #0x0, lsl #48
  4024a0:	movk	x4, #0x0, lsl #32
  4024a4:	movk	x4, #0x40, lsl #16
  4024a8:	movk	x4, #0x48c0
  4024ac:	bl	4016e0 <__libc_start_main@plt>
  4024b0:	bl	401750 <abort@plt>
  4024b4:	adrp	x0, 416000 <ferror@plt+0x146b0>
  4024b8:	ldr	x0, [x0, #4064]
  4024bc:	cbz	x0, 4024c4 <ferror@plt+0xb74>
  4024c0:	b	401740 <__gmon_start__@plt>
  4024c4:	ret
  4024c8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4024cc:	add	x0, x0, #0x2e0
  4024d0:	adrp	x1, 417000 <ferror@plt+0x156b0>
  4024d4:	add	x1, x1, #0x2e0
  4024d8:	cmp	x1, x0
  4024dc:	b.eq	4024f4 <ferror@plt+0xba4>  // b.none
  4024e0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4024e4:	ldr	x1, [x1, #2288]
  4024e8:	cbz	x1, 4024f4 <ferror@plt+0xba4>
  4024ec:	mov	x16, x1
  4024f0:	br	x16
  4024f4:	ret
  4024f8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4024fc:	add	x0, x0, #0x2e0
  402500:	adrp	x1, 417000 <ferror@plt+0x156b0>
  402504:	add	x1, x1, #0x2e0
  402508:	sub	x1, x1, x0
  40250c:	lsr	x2, x1, #63
  402510:	add	x1, x2, x1, asr #3
  402514:	cmp	xzr, x1, asr #1
  402518:	asr	x1, x1, #1
  40251c:	b.eq	402534 <ferror@plt+0xbe4>  // b.none
  402520:	adrp	x2, 404000 <ferror@plt+0x26b0>
  402524:	ldr	x2, [x2, #2296]
  402528:	cbz	x2, 402534 <ferror@plt+0xbe4>
  40252c:	mov	x16, x2
  402530:	br	x16
  402534:	ret
  402538:	stp	x29, x30, [sp, #-32]!
  40253c:	mov	x29, sp
  402540:	str	x19, [sp, #16]
  402544:	adrp	x19, 417000 <ferror@plt+0x156b0>
  402548:	ldrb	w0, [x19, #776]
  40254c:	cbnz	w0, 40255c <ferror@plt+0xc0c>
  402550:	bl	4024c8 <ferror@plt+0xb78>
  402554:	mov	w0, #0x1                   	// #1
  402558:	strb	w0, [x19, #776]
  40255c:	ldr	x19, [sp, #16]
  402560:	ldp	x29, x30, [sp], #32
  402564:	ret
  402568:	b	4024f8 <ferror@plt+0xba8>
  40256c:	nop
  402570:	mov	x12, #0x1030                	// #4144
  402574:	sub	sp, sp, x12
  402578:	stp	x29, x30, [sp]
  40257c:	mov	x29, sp
  402580:	stp	x19, x20, [sp, #16]
  402584:	mov	x20, x0
  402588:	mov	x19, x2
  40258c:	cbz	x2, 4025c4 <ferror@plt+0xc74>
  402590:	ldr	w0, [x20]
  402594:	tbnz	w0, #31, 40259c <ferror@plt+0xc4c>
  402598:	bl	401730 <close@plt>
  40259c:	mov	x0, x19
  4025a0:	mov	w1, #0x0                   	// #0
  4025a4:	bl	4016a0 <open@plt>
  4025a8:	str	w0, [x20]
  4025ac:	tbnz	w0, #31, 402620 <ferror@plt+0xcd0>
  4025b0:	mov	x12, #0x1030                	// #4144
  4025b4:	ldp	x29, x30, [sp]
  4025b8:	ldp	x19, x20, [sp, #16]
  4025bc:	add	sp, sp, x12
  4025c0:	ret
  4025c4:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4025c8:	str	x21, [sp, #32]
  4025cc:	mov	x21, x1
  4025d0:	ldr	w3, [x0, #780]
  4025d4:	cbnz	w3, 4025fc <ferror@plt+0xcac>
  4025d8:	mov	w2, #0x5                   	// #5
  4025dc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4025e0:	mov	x0, #0x0                   	// #0
  4025e4:	add	x1, x1, #0x900
  4025e8:	bl	401890 <dcgettext@plt>
  4025ec:	mov	x1, x0
  4025f0:	mov	x2, x21
  4025f4:	mov	w0, #0x1                   	// #1
  4025f8:	bl	4018a0 <errx@plt>
  4025fc:	add	x0, sp, #0x30
  402600:	mov	x4, x1
  402604:	mov	x19, x0
  402608:	adrp	x2, 404000 <ferror@plt+0x26b0>
  40260c:	mov	x1, #0x1000                	// #4096
  402610:	add	x2, x2, #0x930
  402614:	bl	401650 <snprintf@plt>
  402618:	ldr	x21, [sp, #32]
  40261c:	b	402590 <ferror@plt+0xc40>
  402620:	mov	w2, #0x5                   	// #5
  402624:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402628:	mov	x0, #0x0                   	// #0
  40262c:	add	x1, x1, #0x940
  402630:	str	x21, [sp, #32]
  402634:	bl	401890 <dcgettext@plt>
  402638:	mov	x2, x19
  40263c:	mov	x1, x0
  402640:	mov	w0, #0x1                   	// #1
  402644:	bl	401930 <err@plt>
  402648:	adrp	x3, 417000 <ferror@plt+0x156b0>
  40264c:	ldr	w4, [x3, #528]
  402650:	cbz	w4, 40266c <ferror@plt+0xd1c>
  402654:	mov	x2, x1
  402658:	add	x3, x3, #0x210
  40265c:	cmp	w4, w0
  402660:	b.eq	402694 <ferror@plt+0xd44>  // b.none
  402664:	ldr	w4, [x3, #24]!
  402668:	cbnz	w4, 40265c <ferror@plt+0xd0c>
  40266c:	stp	x29, x30, [sp, #-16]!
  402670:	adrp	x3, 405000 <ferror@plt+0x36b0>
  402674:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402678:	mov	x29, sp
  40267c:	adrp	x0, 404000 <ferror@plt+0x26b0>
  402680:	add	x3, x3, #0x180
  402684:	add	x1, x1, #0x950
  402688:	add	x0, x0, #0x968
  40268c:	mov	w2, #0x90                  	// #144
  402690:	bl	4018d0 <__assert_fail@plt>
  402694:	ldr	x1, [x3, #8]
  402698:	add	x0, x3, #0x10
  40269c:	b	402570 <ferror@plt+0xc20>
  4026a0:	mov	x12, #0x10b0                	// #4272
  4026a4:	sub	sp, sp, x12
  4026a8:	mov	w3, w0
  4026ac:	mov	x4, x2
  4026b0:	add	x0, sp, #0xb0
  4026b4:	stp	x29, x30, [sp]
  4026b8:	mov	x29, sp
  4026bc:	stp	x19, x20, [sp, #16]
  4026c0:	adrp	x19, 404000 <ferror@plt+0x26b0>
  4026c4:	add	x19, x19, #0x930
  4026c8:	mov	x20, x2
  4026cc:	mov	x2, x19
  4026d0:	stp	x21, x22, [sp, #32]
  4026d4:	mov	w21, w1
  4026d8:	mov	x1, #0x1000                	// #4096
  4026dc:	bl	401650 <snprintf@plt>
  4026e0:	add	x1, sp, #0xb0
  4026e4:	add	x2, sp, #0x30
  4026e8:	mov	w0, #0x0                   	// #0
  4026ec:	bl	401900 <__xstat@plt>
  4026f0:	cbnz	w0, 402748 <ferror@plt+0xdf8>
  4026f4:	ldr	x22, [sp, #56]
  4026f8:	mov	x4, x20
  4026fc:	mov	w3, w21
  402700:	mov	x2, x19
  402704:	mov	x1, #0x1000                	// #4096
  402708:	add	x0, sp, #0xb0
  40270c:	bl	401650 <snprintf@plt>
  402710:	add	x2, sp, #0x30
  402714:	add	x1, sp, #0xb0
  402718:	mov	w0, #0x0                   	// #0
  40271c:	bl	401900 <__xstat@plt>
  402720:	cbnz	w0, 40275c <ferror@plt+0xe0c>
  402724:	ldr	x0, [sp, #56]
  402728:	mov	x12, #0x10b0                	// #4272
  40272c:	ldp	x29, x30, [sp]
  402730:	cmp	x0, x22
  402734:	cset	w0, eq  // eq = none
  402738:	ldp	x19, x20, [sp, #16]
  40273c:	ldp	x21, x22, [sp, #32]
  402740:	add	sp, sp, x12
  402744:	ret
  402748:	bl	4018e0 <__errno_location@plt>
  40274c:	ldr	w0, [x0]
  402750:	cbnz	w0, 40278c <ferror@plt+0xe3c>
  402754:	mov	x22, #0x0                   	// #0
  402758:	b	4026f8 <ferror@plt+0xda8>
  40275c:	bl	4018e0 <__errno_location@plt>
  402760:	ldr	w0, [x0]
  402764:	cbnz	w0, 40278c <ferror@plt+0xe3c>
  402768:	mov	x0, #0x0                   	// #0
  40276c:	cmp	x0, x22
  402770:	cset	w0, eq  // eq = none
  402774:	mov	x12, #0x10b0                	// #4272
  402778:	ldp	x29, x30, [sp]
  40277c:	ldp	x19, x20, [sp, #16]
  402780:	ldp	x21, x22, [sp, #32]
  402784:	add	sp, sp, x12
  402788:	ret
  40278c:	mov	w2, #0x5                   	// #5
  402790:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402794:	mov	x0, #0x0                   	// #0
  402798:	add	x1, x1, #0x978
  40279c:	bl	401890 <dcgettext@plt>
  4027a0:	mov	x1, x0
  4027a4:	add	x2, sp, #0xb0
  4027a8:	mov	w0, #0x1                   	// #1
  4027ac:	bl	401930 <err@plt>
  4027b0:	stp	x29, x30, [sp, #-32]!
  4027b4:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4027b8:	mov	x29, sp
  4027bc:	stp	x19, x20, [sp, #16]
  4027c0:	ldr	x20, [x0, #760]
  4027c4:	bl	4018e0 <__errno_location@plt>
  4027c8:	mov	x19, x0
  4027cc:	mov	x0, x20
  4027d0:	str	wzr, [x19]
  4027d4:	bl	401950 <ferror@plt>
  4027d8:	cbz	w0, 402878 <ferror@plt+0xf28>
  4027dc:	ldr	w0, [x19]
  4027e0:	cmp	w0, #0x9
  4027e4:	b.ne	402828 <ferror@plt+0xed8>  // b.any
  4027e8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4027ec:	ldr	x20, [x0, #736]
  4027f0:	str	wzr, [x19]
  4027f4:	mov	x0, x20
  4027f8:	bl	401950 <ferror@plt>
  4027fc:	cbnz	w0, 402810 <ferror@plt+0xec0>
  402800:	mov	x0, x20
  402804:	bl	401840 <fflush@plt>
  402808:	cbz	w0, 402858 <ferror@plt+0xf08>
  40280c:	nop
  402810:	ldr	w0, [x19]
  402814:	cmp	w0, #0x9
  402818:	b.ne	402850 <ferror@plt+0xf00>  // b.any
  40281c:	ldp	x19, x20, [sp, #16]
  402820:	ldp	x29, x30, [sp], #32
  402824:	ret
  402828:	cmp	w0, #0x20
  40282c:	b.eq	4027e8 <ferror@plt+0xe98>  // b.none
  402830:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402834:	mov	w2, #0x5                   	// #5
  402838:	add	x1, x1, #0x990
  40283c:	cbz	w0, 4028a4 <ferror@plt+0xf54>
  402840:	mov	x0, #0x0                   	// #0
  402844:	bl	401890 <dcgettext@plt>
  402848:	bl	4017b0 <warn@plt>
  40284c:	nop
  402850:	mov	w0, #0x1                   	// #1
  402854:	bl	401570 <_exit@plt>
  402858:	mov	x0, x20
  40285c:	bl	401670 <fileno@plt>
  402860:	tbnz	w0, #31, 402810 <ferror@plt+0xec0>
  402864:	bl	4015d0 <dup@plt>
  402868:	tbnz	w0, #31, 402810 <ferror@plt+0xec0>
  40286c:	bl	401730 <close@plt>
  402870:	cbz	w0, 40281c <ferror@plt+0xecc>
  402874:	b	402810 <ferror@plt+0xec0>
  402878:	mov	x0, x20
  40287c:	bl	401840 <fflush@plt>
  402880:	cbnz	w0, 4027dc <ferror@plt+0xe8c>
  402884:	mov	x0, x20
  402888:	bl	401670 <fileno@plt>
  40288c:	tbnz	w0, #31, 4027dc <ferror@plt+0xe8c>
  402890:	bl	4015d0 <dup@plt>
  402894:	tbnz	w0, #31, 4027dc <ferror@plt+0xe8c>
  402898:	bl	401730 <close@plt>
  40289c:	cbz	w0, 4027e8 <ferror@plt+0xe98>
  4028a0:	b	4027dc <ferror@plt+0xe8c>
  4028a4:	mov	x0, #0x0                   	// #0
  4028a8:	bl	401890 <dcgettext@plt>
  4028ac:	bl	401880 <warnx@plt>
  4028b0:	b	402850 <ferror@plt+0xf00>
  4028b4:	nop
  4028b8:	stp	x29, x30, [sp, #-32]!
  4028bc:	mov	x29, sp
  4028c0:	stp	x19, x20, [sp, #16]
  4028c4:	mov	x19, x1
  4028c8:	mov	x20, x0
  4028cc:	bl	4018e0 <__errno_location@plt>
  4028d0:	mov	x4, x0
  4028d4:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4028d8:	mov	w5, #0x22                  	// #34
  4028dc:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4028e0:	mov	x3, x20
  4028e4:	ldr	w0, [x0, #728]
  4028e8:	mov	x2, x19
  4028ec:	str	w5, [x4]
  4028f0:	add	x1, x1, #0x3d8
  4028f4:	bl	401930 <err@plt>
  4028f8:	adrp	x1, 417000 <ferror@plt+0x156b0>
  4028fc:	str	w0, [x1, #728]
  402900:	ret
  402904:	nop
  402908:	stp	x29, x30, [sp, #-128]!
  40290c:	mov	x29, sp
  402910:	stp	x19, x20, [sp, #16]
  402914:	mov	x20, x0
  402918:	stp	x21, x22, [sp, #32]
  40291c:	mov	x22, x1
  402920:	stp	x23, x24, [sp, #48]
  402924:	mov	x23, x2
  402928:	str	xzr, [x1]
  40292c:	bl	4018e0 <__errno_location@plt>
  402930:	mov	x21, x0
  402934:	cbz	x20, 402bd0 <ferror@plt+0x1280>
  402938:	ldrsb	w19, [x20]
  40293c:	cbz	w19, 402bd0 <ferror@plt+0x1280>
  402940:	bl	4017c0 <__ctype_b_loc@plt>
  402944:	mov	x24, x0
  402948:	ldr	x0, [x0]
  40294c:	ubfiz	x1, x19, #1, #8
  402950:	ldrh	w1, [x0, x1]
  402954:	tbz	w1, #13, 402970 <ferror@plt+0x1020>
  402958:	mov	x1, x20
  40295c:	nop
  402960:	ldrsb	w19, [x1, #1]!
  402964:	ubfiz	x2, x19, #1, #8
  402968:	ldrh	w2, [x0, x2]
  40296c:	tbnz	w2, #13, 402960 <ferror@plt+0x1010>
  402970:	cmp	w19, #0x2d
  402974:	b.eq	402bd0 <ferror@plt+0x1280>  // b.none
  402978:	stp	x25, x26, [sp, #64]
  40297c:	mov	x0, x20
  402980:	mov	w3, #0x0                   	// #0
  402984:	stp	x27, x28, [sp, #80]
  402988:	add	x27, sp, #0x78
  40298c:	mov	x1, x27
  402990:	str	wzr, [x21]
  402994:	mov	w2, #0x0                   	// #0
  402998:	str	xzr, [sp, #120]
  40299c:	bl	401700 <__strtoul_internal@plt>
  4029a0:	mov	x25, x0
  4029a4:	ldr	x28, [sp, #120]
  4029a8:	ldr	w0, [x21]
  4029ac:	cmp	x28, x20
  4029b0:	b.eq	402bc0 <ferror@plt+0x1270>  // b.none
  4029b4:	cbnz	w0, 402bf0 <ferror@plt+0x12a0>
  4029b8:	cbz	x28, 402c64 <ferror@plt+0x1314>
  4029bc:	ldrsb	w0, [x28]
  4029c0:	mov	w20, #0x0                   	// #0
  4029c4:	mov	x26, #0x0                   	// #0
  4029c8:	cbz	w0, 402c64 <ferror@plt+0x1314>
  4029cc:	nop
  4029d0:	ldrsb	w0, [x28, #1]
  4029d4:	cmp	w0, #0x69
  4029d8:	b.eq	402a84 <ferror@plt+0x1134>  // b.none
  4029dc:	and	w1, w0, #0xffffffdf
  4029e0:	cmp	w1, #0x42
  4029e4:	b.ne	402c54 <ferror@plt+0x1304>  // b.any
  4029e8:	ldrsb	w0, [x28, #2]
  4029ec:	cbz	w0, 402c9c <ferror@plt+0x134c>
  4029f0:	bl	401660 <localeconv@plt>
  4029f4:	cbz	x0, 402bc8 <ferror@plt+0x1278>
  4029f8:	ldr	x1, [x0]
  4029fc:	cbz	x1, 402bc8 <ferror@plt+0x1278>
  402a00:	mov	x0, x1
  402a04:	str	x1, [sp, #104]
  402a08:	bl	4015a0 <strlen@plt>
  402a0c:	mov	x19, x0
  402a10:	cbnz	x26, 402bc8 <ferror@plt+0x1278>
  402a14:	ldrsb	w0, [x28]
  402a18:	cbz	w0, 402bc8 <ferror@plt+0x1278>
  402a1c:	ldr	x1, [sp, #104]
  402a20:	mov	x2, x19
  402a24:	mov	x0, x1
  402a28:	mov	x1, x28
  402a2c:	bl	4016c0 <strncmp@plt>
  402a30:	cbnz	w0, 402bc8 <ferror@plt+0x1278>
  402a34:	ldrsb	w4, [x28, x19]
  402a38:	add	x1, x28, x19
  402a3c:	cmp	w4, #0x30
  402a40:	b.ne	402c78 <ferror@plt+0x1328>  // b.any
  402a44:	add	w0, w20, #0x1
  402a48:	mov	x19, x1
  402a4c:	nop
  402a50:	sub	w3, w19, w1
  402a54:	ldrsb	w4, [x19, #1]!
  402a58:	add	w20, w3, w0
  402a5c:	cmp	w4, #0x30
  402a60:	b.eq	402a50 <ferror@plt+0x1100>  // b.none
  402a64:	ldr	x0, [x24]
  402a68:	ldrh	w0, [x0, w4, sxtw #1]
  402a6c:	tbnz	w0, #11, 402c04 <ferror@plt+0x12b4>
  402a70:	mov	x28, x19
  402a74:	str	x19, [sp, #120]
  402a78:	ldrsb	w0, [x28, #1]
  402a7c:	cmp	w0, #0x69
  402a80:	b.ne	4029dc <ferror@plt+0x108c>  // b.any
  402a84:	ldrsb	w0, [x28, #2]
  402a88:	and	w0, w0, #0xffffffdf
  402a8c:	cmp	w0, #0x42
  402a90:	b.ne	4029f0 <ferror@plt+0x10a0>  // b.any
  402a94:	ldrsb	w0, [x28, #3]
  402a98:	cbnz	w0, 4029f0 <ferror@plt+0x10a0>
  402a9c:	mov	x19, #0x400                 	// #1024
  402aa0:	ldrsb	w27, [x28]
  402aa4:	adrp	x24, 405000 <ferror@plt+0x36b0>
  402aa8:	add	x24, x24, #0x3e8
  402aac:	mov	x0, x24
  402ab0:	mov	w1, w27
  402ab4:	bl	401820 <strchr@plt>
  402ab8:	cbz	x0, 402ca4 <ferror@plt+0x1354>
  402abc:	sub	x1, x0, x24
  402ac0:	add	w1, w1, #0x1
  402ac4:	cbz	w1, 402cc0 <ferror@plt+0x1370>
  402ac8:	umulh	x0, x25, x19
  402acc:	cbnz	x0, 402c90 <ferror@plt+0x1340>
  402ad0:	sub	w0, w1, #0x2
  402ad4:	b	402ae4 <ferror@plt+0x1194>
  402ad8:	umulh	x2, x25, x19
  402adc:	sub	w0, w0, #0x1
  402ae0:	cbnz	x2, 402c90 <ferror@plt+0x1340>
  402ae4:	mul	x25, x25, x19
  402ae8:	cmn	w0, #0x1
  402aec:	b.ne	402ad8 <ferror@plt+0x1188>  // b.any
  402af0:	mov	w0, #0x0                   	// #0
  402af4:	cbz	x23, 402afc <ferror@plt+0x11ac>
  402af8:	str	w1, [x23]
  402afc:	cmp	x26, #0x0
  402b00:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402b04:	b.eq	402bac <ferror@plt+0x125c>  // b.none
  402b08:	sub	w1, w1, #0x2
  402b0c:	mov	x5, #0x1                   	// #1
  402b10:	b	402b20 <ferror@plt+0x11d0>
  402b14:	umulh	x2, x5, x19
  402b18:	sub	w1, w1, #0x1
  402b1c:	cbnz	x2, 402b2c <ferror@plt+0x11dc>
  402b20:	mul	x5, x5, x19
  402b24:	cmn	w1, #0x1
  402b28:	b.ne	402b14 <ferror@plt+0x11c4>  // b.any
  402b2c:	cmp	x26, #0xa
  402b30:	mov	x1, #0xa                   	// #10
  402b34:	b.ls	402b48 <ferror@plt+0x11f8>  // b.plast
  402b38:	add	x1, x1, x1, lsl #2
  402b3c:	cmp	x26, x1, lsl #1
  402b40:	lsl	x1, x1, #1
  402b44:	b.hi	402b38 <ferror@plt+0x11e8>  // b.pmore
  402b48:	cbz	w20, 402b64 <ferror@plt+0x1214>
  402b4c:	mov	w2, #0x0                   	// #0
  402b50:	add	x1, x1, x1, lsl #2
  402b54:	add	w2, w2, #0x1
  402b58:	cmp	w20, w2
  402b5c:	lsl	x1, x1, #1
  402b60:	b.ne	402b50 <ferror@plt+0x1200>  // b.any
  402b64:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402b68:	mov	x4, #0x1                   	// #1
  402b6c:	movk	x8, #0xcccd
  402b70:	umulh	x6, x26, x8
  402b74:	add	x7, x4, x4, lsl #2
  402b78:	mov	x3, x4
  402b7c:	cmp	x26, #0x9
  402b80:	lsl	x4, x7, #1
  402b84:	lsr	x2, x6, #3
  402b88:	add	x2, x2, x2, lsl #2
  402b8c:	sub	x2, x26, x2, lsl #1
  402b90:	lsr	x26, x6, #3
  402b94:	cbz	x2, 402ba8 <ferror@plt+0x1258>
  402b98:	udiv	x3, x1, x3
  402b9c:	udiv	x2, x3, x2
  402ba0:	udiv	x2, x5, x2
  402ba4:	add	x25, x25, x2
  402ba8:	b.hi	402b70 <ferror@plt+0x1220>  // b.pmore
  402bac:	str	x25, [x22]
  402bb0:	tbnz	w0, #31, 402c80 <ferror@plt+0x1330>
  402bb4:	ldp	x25, x26, [sp, #64]
  402bb8:	ldp	x27, x28, [sp, #80]
  402bbc:	b	402bdc <ferror@plt+0x128c>
  402bc0:	cbnz	w0, 402bfc <ferror@plt+0x12ac>
  402bc4:	nop
  402bc8:	ldp	x25, x26, [sp, #64]
  402bcc:	ldp	x27, x28, [sp, #80]
  402bd0:	mov	w1, #0x16                  	// #22
  402bd4:	mov	w0, #0xffffffea            	// #-22
  402bd8:	str	w1, [x21]
  402bdc:	ldp	x19, x20, [sp, #16]
  402be0:	ldp	x21, x22, [sp, #32]
  402be4:	ldp	x23, x24, [sp, #48]
  402be8:	ldp	x29, x30, [sp], #128
  402bec:	ret
  402bf0:	sub	x1, x25, #0x1
  402bf4:	cmn	x1, #0x3
  402bf8:	b.ls	4029b8 <ferror@plt+0x1068>  // b.plast
  402bfc:	neg	w0, w0
  402c00:	b	402bb0 <ferror@plt+0x1260>
  402c04:	str	wzr, [x21]
  402c08:	mov	x1, x27
  402c0c:	mov	x0, x19
  402c10:	mov	w3, #0x0                   	// #0
  402c14:	mov	w2, #0x0                   	// #0
  402c18:	str	xzr, [sp, #120]
  402c1c:	bl	401700 <__strtoul_internal@plt>
  402c20:	mov	x26, x0
  402c24:	ldr	x28, [sp, #120]
  402c28:	ldr	w0, [x21]
  402c2c:	cmp	x28, x19
  402c30:	b.eq	402bc0 <ferror@plt+0x1270>  // b.none
  402c34:	cbz	w0, 402c5c <ferror@plt+0x130c>
  402c38:	sub	x1, x26, #0x1
  402c3c:	cmn	x1, #0x3
  402c40:	b.hi	402bfc <ferror@plt+0x12ac>  // b.pmore
  402c44:	cbz	x28, 402bc8 <ferror@plt+0x1278>
  402c48:	ldrsb	w0, [x28]
  402c4c:	cbnz	w0, 4029d0 <ferror@plt+0x1080>
  402c50:	b	402bc8 <ferror@plt+0x1278>
  402c54:	cbnz	w0, 4029f0 <ferror@plt+0x10a0>
  402c58:	b	402a9c <ferror@plt+0x114c>
  402c5c:	cbnz	x26, 402c44 <ferror@plt+0x12f4>
  402c60:	b	4029d0 <ferror@plt+0x1080>
  402c64:	mov	w0, #0x0                   	// #0
  402c68:	ldp	x27, x28, [sp, #80]
  402c6c:	str	x25, [x22]
  402c70:	ldp	x25, x26, [sp, #64]
  402c74:	b	402bdc <ferror@plt+0x128c>
  402c78:	mov	x19, x1
  402c7c:	b	402a64 <ferror@plt+0x1114>
  402c80:	neg	w1, w0
  402c84:	ldp	x25, x26, [sp, #64]
  402c88:	ldp	x27, x28, [sp, #80]
  402c8c:	b	402bd8 <ferror@plt+0x1288>
  402c90:	mov	w0, #0xffffffde            	// #-34
  402c94:	cbnz	x23, 402af8 <ferror@plt+0x11a8>
  402c98:	b	402afc <ferror@plt+0x11ac>
  402c9c:	mov	x19, #0x3e8                 	// #1000
  402ca0:	b	402aa0 <ferror@plt+0x1150>
  402ca4:	adrp	x1, 405000 <ferror@plt+0x36b0>
  402ca8:	add	x24, x1, #0x3f8
  402cac:	mov	x0, x24
  402cb0:	mov	w1, w27
  402cb4:	bl	401820 <strchr@plt>
  402cb8:	cbnz	x0, 402abc <ferror@plt+0x116c>
  402cbc:	b	402bc8 <ferror@plt+0x1278>
  402cc0:	mov	w0, #0x0                   	// #0
  402cc4:	cbnz	x23, 402af8 <ferror@plt+0x11a8>
  402cc8:	ldp	x27, x28, [sp, #80]
  402ccc:	str	x25, [x22]
  402cd0:	ldp	x25, x26, [sp, #64]
  402cd4:	b	402bdc <ferror@plt+0x128c>
  402cd8:	mov	x2, #0x0                   	// #0
  402cdc:	b	402908 <ferror@plt+0xfb8>
  402ce0:	stp	x29, x30, [sp, #-48]!
  402ce4:	mov	x29, sp
  402ce8:	stp	x21, x22, [sp, #32]
  402cec:	mov	x22, x1
  402cf0:	cbz	x0, 402d50 <ferror@plt+0x1400>
  402cf4:	mov	x21, x0
  402cf8:	stp	x19, x20, [sp, #16]
  402cfc:	mov	x20, x0
  402d00:	b	402d1c <ferror@plt+0x13cc>
  402d04:	bl	4017c0 <__ctype_b_loc@plt>
  402d08:	ubfiz	x19, x19, #1, #8
  402d0c:	ldr	x2, [x0]
  402d10:	ldrh	w2, [x2, x19]
  402d14:	tbz	w2, #11, 402d24 <ferror@plt+0x13d4>
  402d18:	add	x20, x20, #0x1
  402d1c:	ldrsb	w19, [x20]
  402d20:	cbnz	w19, 402d04 <ferror@plt+0x13b4>
  402d24:	cbz	x22, 402d2c <ferror@plt+0x13dc>
  402d28:	str	x20, [x22]
  402d2c:	cmp	x20, x21
  402d30:	b.ls	402d68 <ferror@plt+0x1418>  // b.plast
  402d34:	ldrsb	w1, [x20]
  402d38:	mov	w0, #0x1                   	// #1
  402d3c:	ldp	x19, x20, [sp, #16]
  402d40:	cbnz	w1, 402d58 <ferror@plt+0x1408>
  402d44:	ldp	x21, x22, [sp, #32]
  402d48:	ldp	x29, x30, [sp], #48
  402d4c:	ret
  402d50:	cbz	x1, 402d58 <ferror@plt+0x1408>
  402d54:	str	xzr, [x1]
  402d58:	mov	w0, #0x0                   	// #0
  402d5c:	ldp	x21, x22, [sp, #32]
  402d60:	ldp	x29, x30, [sp], #48
  402d64:	ret
  402d68:	mov	w0, #0x0                   	// #0
  402d6c:	ldp	x19, x20, [sp, #16]
  402d70:	b	402d5c <ferror@plt+0x140c>
  402d74:	nop
  402d78:	stp	x29, x30, [sp, #-48]!
  402d7c:	mov	x29, sp
  402d80:	stp	x21, x22, [sp, #32]
  402d84:	mov	x22, x1
  402d88:	cbz	x0, 402de8 <ferror@plt+0x1498>
  402d8c:	mov	x21, x0
  402d90:	stp	x19, x20, [sp, #16]
  402d94:	mov	x20, x0
  402d98:	b	402db4 <ferror@plt+0x1464>
  402d9c:	bl	4017c0 <__ctype_b_loc@plt>
  402da0:	ubfiz	x19, x19, #1, #8
  402da4:	ldr	x2, [x0]
  402da8:	ldrh	w2, [x2, x19]
  402dac:	tbz	w2, #12, 402dbc <ferror@plt+0x146c>
  402db0:	add	x20, x20, #0x1
  402db4:	ldrsb	w19, [x20]
  402db8:	cbnz	w19, 402d9c <ferror@plt+0x144c>
  402dbc:	cbz	x22, 402dc4 <ferror@plt+0x1474>
  402dc0:	str	x20, [x22]
  402dc4:	cmp	x20, x21
  402dc8:	b.ls	402e00 <ferror@plt+0x14b0>  // b.plast
  402dcc:	ldrsb	w1, [x20]
  402dd0:	mov	w0, #0x1                   	// #1
  402dd4:	ldp	x19, x20, [sp, #16]
  402dd8:	cbnz	w1, 402df0 <ferror@plt+0x14a0>
  402ddc:	ldp	x21, x22, [sp, #32]
  402de0:	ldp	x29, x30, [sp], #48
  402de4:	ret
  402de8:	cbz	x1, 402df0 <ferror@plt+0x14a0>
  402dec:	str	xzr, [x1]
  402df0:	mov	w0, #0x0                   	// #0
  402df4:	ldp	x21, x22, [sp, #32]
  402df8:	ldp	x29, x30, [sp], #48
  402dfc:	ret
  402e00:	mov	w0, #0x0                   	// #0
  402e04:	ldp	x19, x20, [sp, #16]
  402e08:	b	402df4 <ferror@plt+0x14a4>
  402e0c:	nop
  402e10:	stp	x29, x30, [sp, #-128]!
  402e14:	mov	x29, sp
  402e18:	stp	x19, x20, [sp, #16]
  402e1c:	mov	x19, x0
  402e20:	mov	x20, x1
  402e24:	mov	w0, #0xffffffd0            	// #-48
  402e28:	add	x1, sp, #0x50
  402e2c:	stp	x21, x22, [sp, #32]
  402e30:	add	x21, sp, #0x80
  402e34:	stp	x21, x21, [sp, #48]
  402e38:	str	x1, [sp, #64]
  402e3c:	stp	w0, wzr, [sp, #72]
  402e40:	stp	x2, x3, [sp, #80]
  402e44:	stp	x4, x5, [sp, #96]
  402e48:	stp	x6, x7, [sp, #112]
  402e4c:	b	402e94 <ferror@plt+0x1544>
  402e50:	ldr	x1, [x0]
  402e54:	add	x2, x0, #0xf
  402e58:	and	x2, x2, #0xfffffffffffffff8
  402e5c:	str	x2, [sp, #48]
  402e60:	cbz	x1, 402ee0 <ferror@plt+0x1590>
  402e64:	add	x0, x2, #0xf
  402e68:	and	x0, x0, #0xfffffffffffffff8
  402e6c:	str	x0, [sp, #48]
  402e70:	ldr	x22, [x2]
  402e74:	cbz	x22, 402ee0 <ferror@plt+0x1590>
  402e78:	mov	x0, x19
  402e7c:	bl	4017a0 <strcmp@plt>
  402e80:	cbz	w0, 402f04 <ferror@plt+0x15b4>
  402e84:	mov	x1, x22
  402e88:	mov	x0, x19
  402e8c:	bl	4017a0 <strcmp@plt>
  402e90:	cbz	w0, 402f08 <ferror@plt+0x15b8>
  402e94:	ldr	w3, [sp, #72]
  402e98:	ldr	x0, [sp, #48]
  402e9c:	tbz	w3, #31, 402e50 <ferror@plt+0x1500>
  402ea0:	add	w2, w3, #0x8
  402ea4:	str	w2, [sp, #72]
  402ea8:	cmp	w2, #0x0
  402eac:	b.gt	402e50 <ferror@plt+0x1500>
  402eb0:	ldr	x1, [x21, w3, sxtw]
  402eb4:	cbz	x1, 402ee0 <ferror@plt+0x1590>
  402eb8:	cbz	w2, 402f18 <ferror@plt+0x15c8>
  402ebc:	add	w3, w3, #0x10
  402ec0:	str	w3, [sp, #72]
  402ec4:	cmp	w3, #0x0
  402ec8:	b.le	402efc <ferror@plt+0x15ac>
  402ecc:	add	x3, x0, #0xf
  402ed0:	mov	x2, x0
  402ed4:	and	x0, x3, #0xfffffffffffffff8
  402ed8:	str	x0, [sp, #48]
  402edc:	b	402e70 <ferror@plt+0x1520>
  402ee0:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402ee4:	adrp	x1, 405000 <ferror@plt+0x36b0>
  402ee8:	mov	x3, x19
  402eec:	mov	x2, x20
  402ef0:	ldr	w0, [x0, #728]
  402ef4:	add	x1, x1, #0x3d8
  402ef8:	bl	4018a0 <errx@plt>
  402efc:	add	x2, x21, w2, sxtw
  402f00:	b	402e70 <ferror@plt+0x1520>
  402f04:	mov	w0, #0x1                   	// #1
  402f08:	ldp	x19, x20, [sp, #16]
  402f0c:	ldp	x21, x22, [sp, #32]
  402f10:	ldp	x29, x30, [sp], #128
  402f14:	ret
  402f18:	mov	x2, x0
  402f1c:	b	402e64 <ferror@plt+0x1514>
  402f20:	cbz	x1, 402f4c <ferror@plt+0x15fc>
  402f24:	add	x3, x0, x1
  402f28:	sxtb	w2, w2
  402f2c:	b	402f40 <ferror@plt+0x15f0>
  402f30:	b.eq	402f50 <ferror@plt+0x1600>  // b.none
  402f34:	add	x0, x0, #0x1
  402f38:	cmp	x3, x0
  402f3c:	b.eq	402f4c <ferror@plt+0x15fc>  // b.none
  402f40:	ldrsb	w1, [x0]
  402f44:	cmp	w2, w1
  402f48:	cbnz	w1, 402f30 <ferror@plt+0x15e0>
  402f4c:	mov	x0, #0x0                   	// #0
  402f50:	ret
  402f54:	nop
  402f58:	stp	x29, x30, [sp, #-64]!
  402f5c:	mov	x29, sp
  402f60:	stp	x19, x20, [sp, #16]
  402f64:	mov	x19, x0
  402f68:	stp	x21, x22, [sp, #32]
  402f6c:	mov	x21, x1
  402f70:	adrp	x22, 417000 <ferror@plt+0x156b0>
  402f74:	str	xzr, [sp, #56]
  402f78:	bl	4018e0 <__errno_location@plt>
  402f7c:	str	wzr, [x0]
  402f80:	cbz	x19, 402f94 <ferror@plt+0x1644>
  402f84:	mov	x20, x0
  402f88:	ldrsb	w0, [x19]
  402f8c:	adrp	x22, 417000 <ferror@plt+0x156b0>
  402f90:	cbnz	w0, 402fac <ferror@plt+0x165c>
  402f94:	ldr	w0, [x22, #728]
  402f98:	adrp	x1, 405000 <ferror@plt+0x36b0>
  402f9c:	mov	x3, x19
  402fa0:	mov	x2, x21
  402fa4:	add	x1, x1, #0x3d8
  402fa8:	bl	4018a0 <errx@plt>
  402fac:	add	x1, sp, #0x38
  402fb0:	mov	x0, x19
  402fb4:	mov	w3, #0x0                   	// #0
  402fb8:	mov	w2, #0xa                   	// #10
  402fbc:	bl	401700 <__strtoul_internal@plt>
  402fc0:	ldr	w1, [x20]
  402fc4:	cbnz	w1, 403008 <ferror@plt+0x16b8>
  402fc8:	ldr	x1, [sp, #56]
  402fcc:	cmp	x19, x1
  402fd0:	b.eq	402f94 <ferror@plt+0x1644>  // b.none
  402fd4:	cbz	x1, 402fe0 <ferror@plt+0x1690>
  402fd8:	ldrsb	w1, [x1]
  402fdc:	cbnz	w1, 402f94 <ferror@plt+0x1644>
  402fe0:	mov	x1, #0xffffffff            	// #4294967295
  402fe4:	cmp	x0, x1
  402fe8:	b.hi	403028 <ferror@plt+0x16d8>  // b.pmore
  402fec:	mov	x1, #0xffff                	// #65535
  402ff0:	cmp	x0, x1
  402ff4:	b.hi	403034 <ferror@plt+0x16e4>  // b.pmore
  402ff8:	ldp	x19, x20, [sp, #16]
  402ffc:	ldp	x21, x22, [sp, #32]
  403000:	ldp	x29, x30, [sp], #64
  403004:	ret
  403008:	ldr	w0, [x22, #728]
  40300c:	cmp	w1, #0x22
  403010:	b.ne	402f94 <ferror@plt+0x1644>  // b.any
  403014:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403018:	mov	x3, x19
  40301c:	mov	x2, x21
  403020:	add	x1, x1, #0x3d8
  403024:	bl	401930 <err@plt>
  403028:	mov	x1, x21
  40302c:	mov	x0, x19
  403030:	bl	4028b8 <ferror@plt+0xf68>
  403034:	mov	x1, x21
  403038:	mov	x0, x19
  40303c:	bl	4028b8 <ferror@plt+0xf68>
  403040:	stp	x29, x30, [sp, #-64]!
  403044:	mov	x29, sp
  403048:	stp	x19, x20, [sp, #16]
  40304c:	mov	x19, x0
  403050:	stp	x21, x22, [sp, #32]
  403054:	mov	x21, x1
  403058:	adrp	x22, 417000 <ferror@plt+0x156b0>
  40305c:	str	xzr, [sp, #56]
  403060:	bl	4018e0 <__errno_location@plt>
  403064:	str	wzr, [x0]
  403068:	cbz	x19, 40307c <ferror@plt+0x172c>
  40306c:	mov	x20, x0
  403070:	ldrsb	w0, [x19]
  403074:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403078:	cbnz	w0, 403094 <ferror@plt+0x1744>
  40307c:	ldr	w0, [x22, #728]
  403080:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403084:	mov	x3, x19
  403088:	mov	x2, x21
  40308c:	add	x1, x1, #0x3d8
  403090:	bl	4018a0 <errx@plt>
  403094:	add	x1, sp, #0x38
  403098:	mov	x0, x19
  40309c:	mov	w3, #0x0                   	// #0
  4030a0:	mov	w2, #0x10                  	// #16
  4030a4:	bl	401700 <__strtoul_internal@plt>
  4030a8:	ldr	w1, [x20]
  4030ac:	cbnz	w1, 4030f0 <ferror@plt+0x17a0>
  4030b0:	ldr	x1, [sp, #56]
  4030b4:	cmp	x19, x1
  4030b8:	b.eq	40307c <ferror@plt+0x172c>  // b.none
  4030bc:	cbz	x1, 4030c8 <ferror@plt+0x1778>
  4030c0:	ldrsb	w1, [x1]
  4030c4:	cbnz	w1, 40307c <ferror@plt+0x172c>
  4030c8:	mov	x1, #0xffffffff            	// #4294967295
  4030cc:	cmp	x0, x1
  4030d0:	b.hi	403110 <ferror@plt+0x17c0>  // b.pmore
  4030d4:	mov	x1, #0xffff                	// #65535
  4030d8:	cmp	x0, x1
  4030dc:	b.hi	40311c <ferror@plt+0x17cc>  // b.pmore
  4030e0:	ldp	x19, x20, [sp, #16]
  4030e4:	ldp	x21, x22, [sp, #32]
  4030e8:	ldp	x29, x30, [sp], #64
  4030ec:	ret
  4030f0:	ldr	w0, [x22, #728]
  4030f4:	cmp	w1, #0x22
  4030f8:	b.ne	40307c <ferror@plt+0x172c>  // b.any
  4030fc:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403100:	mov	x3, x19
  403104:	mov	x2, x21
  403108:	add	x1, x1, #0x3d8
  40310c:	bl	401930 <err@plt>
  403110:	mov	x1, x21
  403114:	mov	x0, x19
  403118:	bl	4028b8 <ferror@plt+0xf68>
  40311c:	mov	x1, x21
  403120:	mov	x0, x19
  403124:	bl	4028b8 <ferror@plt+0xf68>
  403128:	stp	x29, x30, [sp, #-64]!
  40312c:	mov	x29, sp
  403130:	stp	x19, x20, [sp, #16]
  403134:	mov	x19, x0
  403138:	stp	x21, x22, [sp, #32]
  40313c:	mov	x21, x1
  403140:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403144:	str	xzr, [sp, #56]
  403148:	bl	4018e0 <__errno_location@plt>
  40314c:	str	wzr, [x0]
  403150:	cbz	x19, 403164 <ferror@plt+0x1814>
  403154:	mov	x20, x0
  403158:	ldrsb	w0, [x19]
  40315c:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403160:	cbnz	w0, 40317c <ferror@plt+0x182c>
  403164:	ldr	w0, [x22, #728]
  403168:	adrp	x1, 405000 <ferror@plt+0x36b0>
  40316c:	mov	x3, x19
  403170:	mov	x2, x21
  403174:	add	x1, x1, #0x3d8
  403178:	bl	4018a0 <errx@plt>
  40317c:	add	x1, sp, #0x38
  403180:	mov	x0, x19
  403184:	mov	w3, #0x0                   	// #0
  403188:	mov	w2, #0xa                   	// #10
  40318c:	bl	401700 <__strtoul_internal@plt>
  403190:	ldr	w1, [x20]
  403194:	cbnz	w1, 4031cc <ferror@plt+0x187c>
  403198:	ldr	x1, [sp, #56]
  40319c:	cmp	x19, x1
  4031a0:	b.eq	403164 <ferror@plt+0x1814>  // b.none
  4031a4:	cbz	x1, 4031b0 <ferror@plt+0x1860>
  4031a8:	ldrsb	w1, [x1]
  4031ac:	cbnz	w1, 403164 <ferror@plt+0x1814>
  4031b0:	mov	x1, #0xffffffff            	// #4294967295
  4031b4:	cmp	x0, x1
  4031b8:	b.hi	4031ec <ferror@plt+0x189c>  // b.pmore
  4031bc:	ldp	x19, x20, [sp, #16]
  4031c0:	ldp	x21, x22, [sp, #32]
  4031c4:	ldp	x29, x30, [sp], #64
  4031c8:	ret
  4031cc:	ldr	w0, [x22, #728]
  4031d0:	cmp	w1, #0x22
  4031d4:	b.ne	403164 <ferror@plt+0x1814>  // b.any
  4031d8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4031dc:	mov	x3, x19
  4031e0:	mov	x2, x21
  4031e4:	add	x1, x1, #0x3d8
  4031e8:	bl	401930 <err@plt>
  4031ec:	mov	x1, x21
  4031f0:	mov	x0, x19
  4031f4:	bl	4028b8 <ferror@plt+0xf68>
  4031f8:	stp	x29, x30, [sp, #-64]!
  4031fc:	mov	x29, sp
  403200:	stp	x19, x20, [sp, #16]
  403204:	mov	x19, x0
  403208:	stp	x21, x22, [sp, #32]
  40320c:	mov	x21, x1
  403210:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403214:	str	xzr, [sp, #56]
  403218:	bl	4018e0 <__errno_location@plt>
  40321c:	str	wzr, [x0]
  403220:	cbz	x19, 403234 <ferror@plt+0x18e4>
  403224:	mov	x20, x0
  403228:	ldrsb	w0, [x19]
  40322c:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403230:	cbnz	w0, 40324c <ferror@plt+0x18fc>
  403234:	ldr	w0, [x22, #728]
  403238:	adrp	x1, 405000 <ferror@plt+0x36b0>
  40323c:	mov	x3, x19
  403240:	mov	x2, x21
  403244:	add	x1, x1, #0x3d8
  403248:	bl	4018a0 <errx@plt>
  40324c:	add	x1, sp, #0x38
  403250:	mov	x0, x19
  403254:	mov	w3, #0x0                   	// #0
  403258:	mov	w2, #0x10                  	// #16
  40325c:	bl	401700 <__strtoul_internal@plt>
  403260:	ldr	w1, [x20]
  403264:	cbnz	w1, 40329c <ferror@plt+0x194c>
  403268:	ldr	x1, [sp, #56]
  40326c:	cmp	x19, x1
  403270:	b.eq	403234 <ferror@plt+0x18e4>  // b.none
  403274:	cbz	x1, 403280 <ferror@plt+0x1930>
  403278:	ldrsb	w1, [x1]
  40327c:	cbnz	w1, 403234 <ferror@plt+0x18e4>
  403280:	mov	x1, #0xffffffff            	// #4294967295
  403284:	cmp	x0, x1
  403288:	b.hi	4032bc <ferror@plt+0x196c>  // b.pmore
  40328c:	ldp	x19, x20, [sp, #16]
  403290:	ldp	x21, x22, [sp, #32]
  403294:	ldp	x29, x30, [sp], #64
  403298:	ret
  40329c:	ldr	w0, [x22, #728]
  4032a0:	cmp	w1, #0x22
  4032a4:	b.ne	403234 <ferror@plt+0x18e4>  // b.any
  4032a8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4032ac:	mov	x3, x19
  4032b0:	mov	x2, x21
  4032b4:	add	x1, x1, #0x3d8
  4032b8:	bl	401930 <err@plt>
  4032bc:	mov	x1, x21
  4032c0:	mov	x0, x19
  4032c4:	bl	4028b8 <ferror@plt+0xf68>
  4032c8:	stp	x29, x30, [sp, #-64]!
  4032cc:	mov	x29, sp
  4032d0:	stp	x19, x20, [sp, #16]
  4032d4:	mov	x19, x0
  4032d8:	stp	x21, x22, [sp, #32]
  4032dc:	mov	x21, x1
  4032e0:	adrp	x22, 417000 <ferror@plt+0x156b0>
  4032e4:	str	xzr, [sp, #56]
  4032e8:	bl	4018e0 <__errno_location@plt>
  4032ec:	str	wzr, [x0]
  4032f0:	cbz	x19, 403304 <ferror@plt+0x19b4>
  4032f4:	mov	x20, x0
  4032f8:	ldrsb	w0, [x19]
  4032fc:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403300:	cbnz	w0, 40331c <ferror@plt+0x19cc>
  403304:	ldr	w0, [x22, #728]
  403308:	adrp	x1, 405000 <ferror@plt+0x36b0>
  40330c:	mov	x3, x19
  403310:	mov	x2, x21
  403314:	add	x1, x1, #0x3d8
  403318:	bl	4018a0 <errx@plt>
  40331c:	add	x1, sp, #0x38
  403320:	mov	x0, x19
  403324:	mov	w3, #0x0                   	// #0
  403328:	mov	w2, #0xa                   	// #10
  40332c:	bl	4016b0 <__strtol_internal@plt>
  403330:	ldr	w1, [x20]
  403334:	cbnz	w1, 403360 <ferror@plt+0x1a10>
  403338:	ldr	x1, [sp, #56]
  40333c:	cmp	x1, x19
  403340:	b.eq	403304 <ferror@plt+0x19b4>  // b.none
  403344:	cbz	x1, 403350 <ferror@plt+0x1a00>
  403348:	ldrsb	w1, [x1]
  40334c:	cbnz	w1, 403304 <ferror@plt+0x19b4>
  403350:	ldp	x19, x20, [sp, #16]
  403354:	ldp	x21, x22, [sp, #32]
  403358:	ldp	x29, x30, [sp], #64
  40335c:	ret
  403360:	ldr	w0, [x22, #728]
  403364:	cmp	w1, #0x22
  403368:	b.ne	403304 <ferror@plt+0x19b4>  // b.any
  40336c:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403370:	mov	x3, x19
  403374:	mov	x2, x21
  403378:	add	x1, x1, #0x3d8
  40337c:	bl	401930 <err@plt>
  403380:	stp	x29, x30, [sp, #-32]!
  403384:	mov	x29, sp
  403388:	stp	x19, x20, [sp, #16]
  40338c:	mov	x19, x1
  403390:	mov	x20, x0
  403394:	bl	4032c8 <ferror@plt+0x1978>
  403398:	mov	x2, #0x80000000            	// #2147483648
  40339c:	add	x2, x0, x2
  4033a0:	mov	x1, #0xffffffff            	// #4294967295
  4033a4:	cmp	x2, x1
  4033a8:	b.hi	4033b8 <ferror@plt+0x1a68>  // b.pmore
  4033ac:	ldp	x19, x20, [sp, #16]
  4033b0:	ldp	x29, x30, [sp], #32
  4033b4:	ret
  4033b8:	bl	4018e0 <__errno_location@plt>
  4033bc:	mov	x4, x0
  4033c0:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4033c4:	mov	w5, #0x22                  	// #34
  4033c8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4033cc:	mov	x3, x20
  4033d0:	ldr	w0, [x0, #728]
  4033d4:	mov	x2, x19
  4033d8:	str	w5, [x4]
  4033dc:	add	x1, x1, #0x3d8
  4033e0:	bl	401930 <err@plt>
  4033e4:	nop
  4033e8:	stp	x29, x30, [sp, #-32]!
  4033ec:	mov	x29, sp
  4033f0:	stp	x19, x20, [sp, #16]
  4033f4:	mov	x19, x1
  4033f8:	mov	x20, x0
  4033fc:	bl	403380 <ferror@plt+0x1a30>
  403400:	add	w2, w0, #0x8, lsl #12
  403404:	mov	w1, #0xffff                	// #65535
  403408:	cmp	w2, w1
  40340c:	b.hi	40341c <ferror@plt+0x1acc>  // b.pmore
  403410:	ldp	x19, x20, [sp, #16]
  403414:	ldp	x29, x30, [sp], #32
  403418:	ret
  40341c:	bl	4018e0 <__errno_location@plt>
  403420:	mov	x4, x0
  403424:	adrp	x0, 417000 <ferror@plt+0x156b0>
  403428:	mov	w5, #0x22                  	// #34
  40342c:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403430:	mov	x3, x20
  403434:	ldr	w0, [x0, #728]
  403438:	mov	x2, x19
  40343c:	str	w5, [x4]
  403440:	add	x1, x1, #0x3d8
  403444:	bl	401930 <err@plt>
  403448:	stp	x29, x30, [sp, #-64]!
  40344c:	mov	x29, sp
  403450:	stp	x19, x20, [sp, #16]
  403454:	mov	x19, x0
  403458:	stp	x21, x22, [sp, #32]
  40345c:	mov	x21, x1
  403460:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403464:	str	xzr, [sp, #56]
  403468:	bl	4018e0 <__errno_location@plt>
  40346c:	str	wzr, [x0]
  403470:	cbz	x19, 403484 <ferror@plt+0x1b34>
  403474:	mov	x20, x0
  403478:	ldrsb	w0, [x19]
  40347c:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403480:	cbnz	w0, 40349c <ferror@plt+0x1b4c>
  403484:	ldr	w0, [x22, #728]
  403488:	adrp	x1, 405000 <ferror@plt+0x36b0>
  40348c:	mov	x3, x19
  403490:	mov	x2, x21
  403494:	add	x1, x1, #0x3d8
  403498:	bl	4018a0 <errx@plt>
  40349c:	add	x1, sp, #0x38
  4034a0:	mov	x0, x19
  4034a4:	mov	w3, #0x0                   	// #0
  4034a8:	mov	w2, #0xa                   	// #10
  4034ac:	bl	401700 <__strtoul_internal@plt>
  4034b0:	ldr	w1, [x20]
  4034b4:	cbnz	w1, 4034e0 <ferror@plt+0x1b90>
  4034b8:	ldr	x1, [sp, #56]
  4034bc:	cmp	x19, x1
  4034c0:	b.eq	403484 <ferror@plt+0x1b34>  // b.none
  4034c4:	cbz	x1, 4034d0 <ferror@plt+0x1b80>
  4034c8:	ldrsb	w1, [x1]
  4034cc:	cbnz	w1, 403484 <ferror@plt+0x1b34>
  4034d0:	ldp	x19, x20, [sp, #16]
  4034d4:	ldp	x21, x22, [sp, #32]
  4034d8:	ldp	x29, x30, [sp], #64
  4034dc:	ret
  4034e0:	ldr	w0, [x22, #728]
  4034e4:	cmp	w1, #0x22
  4034e8:	b.ne	403484 <ferror@plt+0x1b34>  // b.any
  4034ec:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4034f0:	mov	x3, x19
  4034f4:	mov	x2, x21
  4034f8:	add	x1, x1, #0x3d8
  4034fc:	bl	401930 <err@plt>
  403500:	stp	x29, x30, [sp, #-64]!
  403504:	mov	x29, sp
  403508:	stp	x19, x20, [sp, #16]
  40350c:	mov	x19, x0
  403510:	stp	x21, x22, [sp, #32]
  403514:	mov	x21, x1
  403518:	adrp	x22, 417000 <ferror@plt+0x156b0>
  40351c:	str	xzr, [sp, #56]
  403520:	bl	4018e0 <__errno_location@plt>
  403524:	str	wzr, [x0]
  403528:	cbz	x19, 40353c <ferror@plt+0x1bec>
  40352c:	mov	x20, x0
  403530:	ldrsb	w0, [x19]
  403534:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403538:	cbnz	w0, 403554 <ferror@plt+0x1c04>
  40353c:	ldr	w0, [x22, #728]
  403540:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403544:	mov	x3, x19
  403548:	mov	x2, x21
  40354c:	add	x1, x1, #0x3d8
  403550:	bl	4018a0 <errx@plt>
  403554:	add	x1, sp, #0x38
  403558:	mov	x0, x19
  40355c:	mov	w3, #0x0                   	// #0
  403560:	mov	w2, #0x10                  	// #16
  403564:	bl	401700 <__strtoul_internal@plt>
  403568:	ldr	w1, [x20]
  40356c:	cbnz	w1, 403598 <ferror@plt+0x1c48>
  403570:	ldr	x1, [sp, #56]
  403574:	cmp	x19, x1
  403578:	b.eq	40353c <ferror@plt+0x1bec>  // b.none
  40357c:	cbz	x1, 403588 <ferror@plt+0x1c38>
  403580:	ldrsb	w1, [x1]
  403584:	cbnz	w1, 40353c <ferror@plt+0x1bec>
  403588:	ldp	x19, x20, [sp, #16]
  40358c:	ldp	x21, x22, [sp, #32]
  403590:	ldp	x29, x30, [sp], #64
  403594:	ret
  403598:	ldr	w0, [x22, #728]
  40359c:	cmp	w1, #0x22
  4035a0:	b.ne	40353c <ferror@plt+0x1bec>  // b.any
  4035a4:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4035a8:	mov	x3, x19
  4035ac:	mov	x2, x21
  4035b0:	add	x1, x1, #0x3d8
  4035b4:	bl	401930 <err@plt>
  4035b8:	stp	x29, x30, [sp, #-64]!
  4035bc:	mov	x29, sp
  4035c0:	stp	x19, x20, [sp, #16]
  4035c4:	mov	x19, x0
  4035c8:	stp	x21, x22, [sp, #32]
  4035cc:	mov	x21, x1
  4035d0:	adrp	x22, 417000 <ferror@plt+0x156b0>
  4035d4:	str	xzr, [sp, #56]
  4035d8:	bl	4018e0 <__errno_location@plt>
  4035dc:	str	wzr, [x0]
  4035e0:	cbz	x19, 4035f4 <ferror@plt+0x1ca4>
  4035e4:	mov	x20, x0
  4035e8:	ldrsb	w0, [x19]
  4035ec:	adrp	x22, 417000 <ferror@plt+0x156b0>
  4035f0:	cbnz	w0, 40360c <ferror@plt+0x1cbc>
  4035f4:	ldr	w0, [x22, #728]
  4035f8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4035fc:	mov	x3, x19
  403600:	mov	x2, x21
  403604:	add	x1, x1, #0x3d8
  403608:	bl	4018a0 <errx@plt>
  40360c:	mov	x0, x19
  403610:	add	x1, sp, #0x38
  403614:	bl	401600 <strtod@plt>
  403618:	ldr	w0, [x20]
  40361c:	cbnz	w0, 403648 <ferror@plt+0x1cf8>
  403620:	ldr	x0, [sp, #56]
  403624:	cmp	x0, x19
  403628:	b.eq	4035f4 <ferror@plt+0x1ca4>  // b.none
  40362c:	cbz	x0, 403638 <ferror@plt+0x1ce8>
  403630:	ldrsb	w0, [x0]
  403634:	cbnz	w0, 4035f4 <ferror@plt+0x1ca4>
  403638:	ldp	x19, x20, [sp, #16]
  40363c:	ldp	x21, x22, [sp, #32]
  403640:	ldp	x29, x30, [sp], #64
  403644:	ret
  403648:	cmp	w0, #0x22
  40364c:	ldr	w0, [x22, #728]
  403650:	b.ne	4035f4 <ferror@plt+0x1ca4>  // b.any
  403654:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403658:	mov	x3, x19
  40365c:	mov	x2, x21
  403660:	add	x1, x1, #0x3d8
  403664:	bl	401930 <err@plt>
  403668:	stp	x29, x30, [sp, #-64]!
  40366c:	mov	x29, sp
  403670:	stp	x19, x20, [sp, #16]
  403674:	mov	x19, x0
  403678:	stp	x21, x22, [sp, #32]
  40367c:	mov	x21, x1
  403680:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403684:	str	xzr, [sp, #56]
  403688:	bl	4018e0 <__errno_location@plt>
  40368c:	str	wzr, [x0]
  403690:	cbz	x19, 4036a4 <ferror@plt+0x1d54>
  403694:	mov	x20, x0
  403698:	ldrsb	w0, [x19]
  40369c:	adrp	x22, 417000 <ferror@plt+0x156b0>
  4036a0:	cbnz	w0, 4036bc <ferror@plt+0x1d6c>
  4036a4:	ldr	w0, [x22, #728]
  4036a8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4036ac:	mov	x3, x19
  4036b0:	mov	x2, x21
  4036b4:	add	x1, x1, #0x3d8
  4036b8:	bl	4018a0 <errx@plt>
  4036bc:	add	x1, sp, #0x38
  4036c0:	mov	x0, x19
  4036c4:	mov	w2, #0xa                   	// #10
  4036c8:	bl	4017d0 <strtol@plt>
  4036cc:	ldr	w1, [x20]
  4036d0:	cbnz	w1, 4036fc <ferror@plt+0x1dac>
  4036d4:	ldr	x1, [sp, #56]
  4036d8:	cmp	x1, x19
  4036dc:	b.eq	4036a4 <ferror@plt+0x1d54>  // b.none
  4036e0:	cbz	x1, 4036ec <ferror@plt+0x1d9c>
  4036e4:	ldrsb	w1, [x1]
  4036e8:	cbnz	w1, 4036a4 <ferror@plt+0x1d54>
  4036ec:	ldp	x19, x20, [sp, #16]
  4036f0:	ldp	x21, x22, [sp, #32]
  4036f4:	ldp	x29, x30, [sp], #64
  4036f8:	ret
  4036fc:	ldr	w0, [x22, #728]
  403700:	cmp	w1, #0x22
  403704:	b.ne	4036a4 <ferror@plt+0x1d54>  // b.any
  403708:	adrp	x1, 405000 <ferror@plt+0x36b0>
  40370c:	mov	x3, x19
  403710:	mov	x2, x21
  403714:	add	x1, x1, #0x3d8
  403718:	bl	401930 <err@plt>
  40371c:	nop
  403720:	stp	x29, x30, [sp, #-64]!
  403724:	mov	x29, sp
  403728:	stp	x19, x20, [sp, #16]
  40372c:	mov	x19, x0
  403730:	stp	x21, x22, [sp, #32]
  403734:	mov	x21, x1
  403738:	adrp	x22, 417000 <ferror@plt+0x156b0>
  40373c:	str	xzr, [sp, #56]
  403740:	bl	4018e0 <__errno_location@plt>
  403744:	str	wzr, [x0]
  403748:	cbz	x19, 40375c <ferror@plt+0x1e0c>
  40374c:	mov	x20, x0
  403750:	ldrsb	w0, [x19]
  403754:	adrp	x22, 417000 <ferror@plt+0x156b0>
  403758:	cbnz	w0, 403774 <ferror@plt+0x1e24>
  40375c:	ldr	w0, [x22, #728]
  403760:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403764:	mov	x3, x19
  403768:	mov	x2, x21
  40376c:	add	x1, x1, #0x3d8
  403770:	bl	4018a0 <errx@plt>
  403774:	add	x1, sp, #0x38
  403778:	mov	x0, x19
  40377c:	mov	w2, #0xa                   	// #10
  403780:	bl	401590 <strtoul@plt>
  403784:	ldr	w1, [x20]
  403788:	cbnz	w1, 4037b4 <ferror@plt+0x1e64>
  40378c:	ldr	x1, [sp, #56]
  403790:	cmp	x1, x19
  403794:	b.eq	40375c <ferror@plt+0x1e0c>  // b.none
  403798:	cbz	x1, 4037a4 <ferror@plt+0x1e54>
  40379c:	ldrsb	w1, [x1]
  4037a0:	cbnz	w1, 40375c <ferror@plt+0x1e0c>
  4037a4:	ldp	x19, x20, [sp, #16]
  4037a8:	ldp	x21, x22, [sp, #32]
  4037ac:	ldp	x29, x30, [sp], #64
  4037b0:	ret
  4037b4:	ldr	w0, [x22, #728]
  4037b8:	cmp	w1, #0x22
  4037bc:	b.ne	40375c <ferror@plt+0x1e0c>  // b.any
  4037c0:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4037c4:	mov	x3, x19
  4037c8:	mov	x2, x21
  4037cc:	add	x1, x1, #0x3d8
  4037d0:	bl	401930 <err@plt>
  4037d4:	nop
  4037d8:	stp	x29, x30, [sp, #-48]!
  4037dc:	mov	x29, sp
  4037e0:	stp	x19, x20, [sp, #16]
  4037e4:	mov	x19, x1
  4037e8:	mov	x20, x0
  4037ec:	add	x1, sp, #0x28
  4037f0:	bl	402cd8 <ferror@plt+0x1388>
  4037f4:	cbz	w0, 40382c <ferror@plt+0x1edc>
  4037f8:	bl	4018e0 <__errno_location@plt>
  4037fc:	ldr	w1, [x0]
  403800:	adrp	x2, 417000 <ferror@plt+0x156b0>
  403804:	mov	x3, x20
  403808:	ldr	w0, [x2, #728]
  40380c:	mov	x2, x19
  403810:	cbz	w1, 403820 <ferror@plt+0x1ed0>
  403814:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403818:	add	x1, x1, #0x3d8
  40381c:	bl	401930 <err@plt>
  403820:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403824:	add	x1, x1, #0x3d8
  403828:	bl	4018a0 <errx@plt>
  40382c:	ldp	x19, x20, [sp, #16]
  403830:	ldr	x0, [sp, #40]
  403834:	ldp	x29, x30, [sp], #48
  403838:	ret
  40383c:	nop
  403840:	stp	x29, x30, [sp, #-32]!
  403844:	mov	x29, sp
  403848:	str	x19, [sp, #16]
  40384c:	mov	x19, x1
  403850:	mov	x1, x2
  403854:	bl	4035b8 <ferror@plt+0x1c68>
  403858:	fcvtzs	d2, d0
  40385c:	mov	x0, #0x848000000000        	// #145685290680320
  403860:	movk	x0, #0x412e, lsl #48
  403864:	fmov	d1, x0
  403868:	scvtf	d3, d2
  40386c:	fsub	d0, d0, d3
  403870:	fmul	d0, d0, d1
  403874:	fcvtzs	d0, d0
  403878:	stp	d2, d0, [x19]
  40387c:	ldr	x19, [sp, #16]
  403880:	ldp	x29, x30, [sp], #32
  403884:	ret
  403888:	mov	w2, w0
  40388c:	mov	x0, x1
  403890:	and	w1, w2, #0xf000
  403894:	add	x14, x0, #0x1
  403898:	cmp	w1, #0x4, lsl #12
  40389c:	add	x13, x0, #0x2
  4038a0:	add	x12, x0, #0x3
  4038a4:	add	x11, x0, #0x4
  4038a8:	add	x10, x0, #0x5
  4038ac:	add	x9, x0, #0x6
  4038b0:	add	x8, x0, #0x7
  4038b4:	add	x7, x0, #0x8
  4038b8:	add	x6, x0, #0x9
  4038bc:	b.eq	403a28 <ferror@plt+0x20d8>  // b.none
  4038c0:	cmp	w1, #0xa, lsl #12
  4038c4:	b.eq	40391c <ferror@plt+0x1fcc>  // b.none
  4038c8:	cmp	w1, #0x2, lsl #12
  4038cc:	b.eq	403a48 <ferror@plt+0x20f8>  // b.none
  4038d0:	cmp	w1, #0x6, lsl #12
  4038d4:	b.eq	403a38 <ferror@plt+0x20e8>  // b.none
  4038d8:	cmp	w1, #0xc, lsl #12
  4038dc:	b.eq	403a58 <ferror@plt+0x2108>  // b.none
  4038e0:	cmp	w1, #0x1, lsl #12
  4038e4:	b.eq	403a68 <ferror@plt+0x2118>  // b.none
  4038e8:	cmp	w1, #0x8, lsl #12
  4038ec:	b.eq	403a78 <ferror@plt+0x2128>  // b.none
  4038f0:	mov	x4, x6
  4038f4:	mov	x6, x7
  4038f8:	mov	x7, x8
  4038fc:	mov	x8, x9
  403900:	mov	x9, x10
  403904:	mov	x10, x11
  403908:	mov	x11, x12
  40390c:	mov	x12, x13
  403910:	mov	x13, x14
  403914:	mov	x14, x0
  403918:	b	403928 <ferror@plt+0x1fd8>
  40391c:	mov	x4, x0
  403920:	mov	w1, #0x6c                  	// #108
  403924:	strb	w1, [x4], #10
  403928:	tst	x2, #0x100
  40392c:	mov	w5, #0x2d                  	// #45
  403930:	mov	w3, #0x72                  	// #114
  403934:	csel	w3, w3, w5, ne  // ne = any
  403938:	tst	x2, #0x80
  40393c:	strb	w3, [x14]
  403940:	mov	w3, #0x77                  	// #119
  403944:	csel	w3, w3, w5, ne  // ne = any
  403948:	strb	w3, [x13]
  40394c:	and	w1, w2, #0x40
  403950:	tbz	w2, #11, 4039f0 <ferror@plt+0x20a0>
  403954:	cmp	w1, #0x0
  403958:	mov	w3, #0x53                  	// #83
  40395c:	mov	w1, #0x73                  	// #115
  403960:	csel	w1, w1, w3, ne  // ne = any
  403964:	tst	x2, #0x20
  403968:	strb	w1, [x12]
  40396c:	mov	w5, #0x2d                  	// #45
  403970:	mov	w3, #0x72                  	// #114
  403974:	csel	w3, w3, w5, ne  // ne = any
  403978:	tst	x2, #0x10
  40397c:	strb	w3, [x11]
  403980:	mov	w3, #0x77                  	// #119
  403984:	csel	w3, w3, w5, ne  // ne = any
  403988:	strb	w3, [x10]
  40398c:	and	w1, w2, #0x8
  403990:	tbz	w2, #10, 403a18 <ferror@plt+0x20c8>
  403994:	cmp	w1, #0x0
  403998:	mov	w3, #0x53                  	// #83
  40399c:	mov	w1, #0x73                  	// #115
  4039a0:	csel	w1, w1, w3, ne  // ne = any
  4039a4:	tst	x2, #0x4
  4039a8:	strb	w1, [x9]
  4039ac:	mov	w5, #0x2d                  	// #45
  4039b0:	mov	w3, #0x72                  	// #114
  4039b4:	csel	w3, w3, w5, ne  // ne = any
  4039b8:	tst	x2, #0x2
  4039bc:	strb	w3, [x8]
  4039c0:	mov	w3, #0x77                  	// #119
  4039c4:	csel	w3, w3, w5, ne  // ne = any
  4039c8:	strb	w3, [x7]
  4039cc:	and	w1, w2, #0x1
  4039d0:	tbz	w2, #9, 403a00 <ferror@plt+0x20b0>
  4039d4:	cmp	w1, #0x0
  4039d8:	mov	w2, #0x54                  	// #84
  4039dc:	mov	w1, #0x74                  	// #116
  4039e0:	csel	w1, w1, w2, ne  // ne = any
  4039e4:	strb	w1, [x6]
  4039e8:	strb	wzr, [x4]
  4039ec:	ret
  4039f0:	cmp	w1, #0x0
  4039f4:	mov	w1, #0x78                  	// #120
  4039f8:	csel	w1, w1, w5, ne  // ne = any
  4039fc:	b	403964 <ferror@plt+0x2014>
  403a00:	cmp	w1, #0x0
  403a04:	mov	w1, #0x78                  	// #120
  403a08:	csel	w1, w1, w5, ne  // ne = any
  403a0c:	strb	w1, [x6]
  403a10:	strb	wzr, [x4]
  403a14:	ret
  403a18:	cmp	w1, #0x0
  403a1c:	mov	w1, #0x78                  	// #120
  403a20:	csel	w1, w1, w5, ne  // ne = any
  403a24:	b	4039a4 <ferror@plt+0x2054>
  403a28:	mov	x4, x0
  403a2c:	mov	w1, #0x64                  	// #100
  403a30:	strb	w1, [x4], #10
  403a34:	b	403928 <ferror@plt+0x1fd8>
  403a38:	mov	x4, x0
  403a3c:	mov	w1, #0x62                  	// #98
  403a40:	strb	w1, [x4], #10
  403a44:	b	403928 <ferror@plt+0x1fd8>
  403a48:	mov	x4, x0
  403a4c:	mov	w1, #0x63                  	// #99
  403a50:	strb	w1, [x4], #10
  403a54:	b	403928 <ferror@plt+0x1fd8>
  403a58:	mov	x4, x0
  403a5c:	mov	w1, #0x73                  	// #115
  403a60:	strb	w1, [x4], #10
  403a64:	b	403928 <ferror@plt+0x1fd8>
  403a68:	mov	x4, x0
  403a6c:	mov	w1, #0x70                  	// #112
  403a70:	strb	w1, [x4], #10
  403a74:	b	403928 <ferror@plt+0x1fd8>
  403a78:	mov	x4, x0
  403a7c:	mov	w1, #0x2d                  	// #45
  403a80:	strb	w1, [x4], #10
  403a84:	b	403928 <ferror@plt+0x1fd8>
  403a88:	stp	x29, x30, [sp, #-96]!
  403a8c:	mov	x29, sp
  403a90:	stp	x19, x20, [sp, #16]
  403a94:	add	x20, sp, #0x38
  403a98:	mov	x4, x20
  403a9c:	stp	x21, x22, [sp, #32]
  403aa0:	tbz	w0, #1, 403ab0 <ferror@plt+0x2160>
  403aa4:	add	x4, x20, #0x1
  403aa8:	mov	w2, #0x20                  	// #32
  403aac:	strb	w2, [sp, #56]
  403ab0:	cmp	x1, #0x3ff
  403ab4:	b.ls	403bfc <ferror@plt+0x22ac>  // b.plast
  403ab8:	mov	x2, #0xfffff               	// #1048575
  403abc:	cmp	x1, x2
  403ac0:	b.ls	403c78 <ferror@plt+0x2328>  // b.plast
  403ac4:	mov	x2, #0x3fffffff            	// #1073741823
  403ac8:	cmp	x1, x2
  403acc:	b.ls	403c84 <ferror@plt+0x2334>  // b.plast
  403ad0:	mov	x2, #0xffffffffff          	// #1099511627775
  403ad4:	cmp	x1, x2
  403ad8:	b.ls	403c90 <ferror@plt+0x2340>  // b.plast
  403adc:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403ae0:	cmp	x1, x2
  403ae4:	b.ls	403c9c <ferror@plt+0x234c>  // b.plast
  403ae8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403aec:	cmp	x1, x2
  403af0:	b.ls	403ca8 <ferror@plt+0x2358>  // b.plast
  403af4:	mov	w3, #0x3c                  	// #60
  403af8:	mov	w6, #0x46                  	// #70
  403afc:	mov	w7, #0xcccd                	// #52429
  403b00:	adrp	x8, 405000 <ferror@plt+0x36b0>
  403b04:	movk	w7, #0xcccc, lsl #16
  403b08:	add	x8, x8, #0x408
  403b0c:	mov	x2, #0xffffffffffffffff    	// #-1
  403b10:	lsr	x22, x1, x3
  403b14:	umull	x7, w3, w7
  403b18:	lsl	x2, x2, x3
  403b1c:	bic	x2, x1, x2
  403b20:	and	w5, w0, #0x1
  403b24:	mov	w3, w22
  403b28:	lsr	x7, x7, #35
  403b2c:	ldrsb	w1, [x8, w7, sxtw]
  403b30:	strb	w1, [x4]
  403b34:	cmp	w1, #0x42
  403b38:	add	x1, x4, #0x1
  403b3c:	csel	w5, w5, wzr, ne  // ne = any
  403b40:	cbz	w5, 403b50 <ferror@plt+0x2200>
  403b44:	add	x1, x4, #0x3
  403b48:	mov	w5, #0x4269                	// #17001
  403b4c:	sturh	w5, [x4, #1]
  403b50:	strb	wzr, [x1]
  403b54:	cbz	x2, 403c08 <ferror@plt+0x22b8>
  403b58:	sub	w6, w6, #0x14
  403b5c:	lsr	x2, x2, x6
  403b60:	tbz	w0, #2, 403c3c <ferror@plt+0x22ec>
  403b64:	add	x2, x2, #0x5
  403b68:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403b6c:	movk	x0, #0xcccd
  403b70:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403b74:	movk	x4, #0x1999, lsl #48
  403b78:	umulh	x19, x2, x0
  403b7c:	lsr	x19, x19, #3
  403b80:	mul	x1, x19, x0
  403b84:	umulh	x0, x19, x0
  403b88:	ror	x1, x1, #1
  403b8c:	lsr	x0, x0, #3
  403b90:	cmp	x1, x4
  403b94:	csel	x19, x19, x0, hi  // hi = pmore
  403b98:	cbz	x19, 403c08 <ferror@plt+0x22b8>
  403b9c:	bl	401660 <localeconv@plt>
  403ba0:	cbz	x0, 403c6c <ferror@plt+0x231c>
  403ba4:	ldr	x4, [x0]
  403ba8:	cbz	x4, 403c6c <ferror@plt+0x231c>
  403bac:	ldrsb	w1, [x4]
  403bb0:	adrp	x0, 404000 <ferror@plt+0x26b0>
  403bb4:	add	x0, x0, #0xf30
  403bb8:	cmp	w1, #0x0
  403bbc:	csel	x4, x0, x4, eq  // eq = none
  403bc0:	mov	x6, x20
  403bc4:	mov	x5, x19
  403bc8:	mov	w3, w22
  403bcc:	adrp	x2, 405000 <ferror@plt+0x36b0>
  403bd0:	add	x2, x2, #0x410
  403bd4:	add	x21, sp, #0x40
  403bd8:	mov	x1, #0x20                  	// #32
  403bdc:	mov	x0, x21
  403be0:	bl	401650 <snprintf@plt>
  403be4:	mov	x0, x21
  403be8:	bl	401720 <strdup@plt>
  403bec:	ldp	x19, x20, [sp, #16]
  403bf0:	ldp	x21, x22, [sp, #32]
  403bf4:	ldp	x29, x30, [sp], #96
  403bf8:	ret
  403bfc:	mov	w3, w1
  403c00:	mov	w0, #0x42                  	// #66
  403c04:	strh	w0, [x4]
  403c08:	mov	x4, x20
  403c0c:	adrp	x2, 405000 <ferror@plt+0x36b0>
  403c10:	add	x2, x2, #0x420
  403c14:	add	x21, sp, #0x40
  403c18:	mov	x1, #0x20                  	// #32
  403c1c:	mov	x0, x21
  403c20:	bl	401650 <snprintf@plt>
  403c24:	mov	x0, x21
  403c28:	bl	401720 <strdup@plt>
  403c2c:	ldp	x19, x20, [sp, #16]
  403c30:	ldp	x21, x22, [sp, #32]
  403c34:	ldp	x29, x30, [sp], #96
  403c38:	ret
  403c3c:	add	x2, x2, #0x32
  403c40:	mov	x5, #0xf5c3                	// #62915
  403c44:	movk	x5, #0x5c28, lsl #16
  403c48:	lsr	x19, x2, #2
  403c4c:	movk	x5, #0xc28f, lsl #32
  403c50:	movk	x5, #0x28f5, lsl #48
  403c54:	umulh	x19, x19, x5
  403c58:	lsr	x19, x19, #2
  403c5c:	cmp	x19, #0xa
  403c60:	b.ne	403b98 <ferror@plt+0x2248>  // b.any
  403c64:	add	w3, w22, #0x1
  403c68:	b	403c08 <ferror@plt+0x22b8>
  403c6c:	adrp	x4, 404000 <ferror@plt+0x26b0>
  403c70:	add	x4, x4, #0xf30
  403c74:	b	403bc0 <ferror@plt+0x2270>
  403c78:	mov	w6, #0x14                  	// #20
  403c7c:	sub	w3, w6, #0xa
  403c80:	b	403afc <ferror@plt+0x21ac>
  403c84:	mov	w6, #0x1e                  	// #30
  403c88:	sub	w3, w6, #0xa
  403c8c:	b	403afc <ferror@plt+0x21ac>
  403c90:	mov	w6, #0x28                  	// #40
  403c94:	sub	w3, w6, #0xa
  403c98:	b	403afc <ferror@plt+0x21ac>
  403c9c:	mov	w6, #0x32                  	// #50
  403ca0:	sub	w3, w6, #0xa
  403ca4:	b	403afc <ferror@plt+0x21ac>
  403ca8:	mov	w6, #0x3c                  	// #60
  403cac:	sub	w3, w6, #0xa
  403cb0:	b	403afc <ferror@plt+0x21ac>
  403cb4:	nop
  403cb8:	cbz	x0, 403db4 <ferror@plt+0x2464>
  403cbc:	stp	x29, x30, [sp, #-64]!
  403cc0:	mov	x29, sp
  403cc4:	stp	x19, x20, [sp, #16]
  403cc8:	mov	x20, x0
  403ccc:	ldrsb	w4, [x0]
  403cd0:	cbz	w4, 403da4 <ferror@plt+0x2454>
  403cd4:	cmp	x1, #0x0
  403cd8:	stp	x21, x22, [sp, #32]
  403cdc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403ce0:	stp	x23, x24, [sp, #48]
  403ce4:	mov	x21, x2
  403ce8:	mov	x23, x1
  403cec:	mov	x22, x3
  403cf0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403cf4:	b.eq	403d9c <ferror@plt+0x244c>  // b.none
  403cf8:	mov	x19, #0x0                   	// #0
  403cfc:	nop
  403d00:	cmp	w4, #0x2c
  403d04:	ldrsb	w4, [x20, #1]
  403d08:	b.eq	403d34 <ferror@plt+0x23e4>  // b.none
  403d0c:	cbz	w4, 403d3c <ferror@plt+0x23ec>
  403d10:	add	x20, x20, #0x1
  403d14:	cmp	x21, x19
  403d18:	b.hi	403d00 <ferror@plt+0x23b0>  // b.pmore
  403d1c:	mov	w0, #0xfffffffe            	// #-2
  403d20:	ldp	x19, x20, [sp, #16]
  403d24:	ldp	x21, x22, [sp, #32]
  403d28:	ldp	x23, x24, [sp, #48]
  403d2c:	ldp	x29, x30, [sp], #64
  403d30:	ret
  403d34:	mov	x24, x20
  403d38:	cbnz	w4, 403d40 <ferror@plt+0x23f0>
  403d3c:	add	x24, x20, #0x1
  403d40:	cmp	x0, x24
  403d44:	b.cs	403d9c <ferror@plt+0x244c>  // b.hs, b.nlast
  403d48:	sub	x1, x24, x0
  403d4c:	blr	x22
  403d50:	cmn	w0, #0x1
  403d54:	b.eq	403d9c <ferror@plt+0x244c>  // b.none
  403d58:	str	w0, [x23, x19, lsl #2]
  403d5c:	add	x19, x19, #0x1
  403d60:	ldrsb	w0, [x24]
  403d64:	cbz	w0, 403d84 <ferror@plt+0x2434>
  403d68:	mov	x0, x20
  403d6c:	ldrsb	w4, [x0, #1]!
  403d70:	cbz	w4, 403d84 <ferror@plt+0x2434>
  403d74:	cmp	x21, x19
  403d78:	b.ls	403d1c <ferror@plt+0x23cc>  // b.plast
  403d7c:	mov	x20, x0
  403d80:	b	403d00 <ferror@plt+0x23b0>
  403d84:	mov	w0, w19
  403d88:	ldp	x19, x20, [sp, #16]
  403d8c:	ldp	x21, x22, [sp, #32]
  403d90:	ldp	x23, x24, [sp, #48]
  403d94:	ldp	x29, x30, [sp], #64
  403d98:	ret
  403d9c:	ldp	x21, x22, [sp, #32]
  403da0:	ldp	x23, x24, [sp, #48]
  403da4:	mov	w0, #0xffffffff            	// #-1
  403da8:	ldp	x19, x20, [sp, #16]
  403dac:	ldp	x29, x30, [sp], #64
  403db0:	ret
  403db4:	mov	w0, #0xffffffff            	// #-1
  403db8:	ret
  403dbc:	nop
  403dc0:	cbz	x0, 403e3c <ferror@plt+0x24ec>
  403dc4:	stp	x29, x30, [sp, #-32]!
  403dc8:	mov	x29, sp
  403dcc:	str	x19, [sp, #16]
  403dd0:	mov	x19, x3
  403dd4:	mov	x3, x4
  403dd8:	cmp	x19, #0x0
  403ddc:	ldrsb	w4, [x0]
  403de0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403de4:	b.eq	403e34 <ferror@plt+0x24e4>  // b.none
  403de8:	ldr	x5, [x19]
  403dec:	cmp	x5, x2
  403df0:	b.hi	403e34 <ferror@plt+0x24e4>  // b.pmore
  403df4:	cmp	w4, #0x2b
  403df8:	b.eq	403e24 <ferror@plt+0x24d4>  // b.none
  403dfc:	str	xzr, [x19]
  403e00:	bl	403cb8 <ferror@plt+0x2368>
  403e04:	cmp	w0, #0x0
  403e08:	b.le	403e18 <ferror@plt+0x24c8>
  403e0c:	ldr	x1, [x19]
  403e10:	add	x1, x1, w0, sxtw
  403e14:	str	x1, [x19]
  403e18:	ldr	x19, [sp, #16]
  403e1c:	ldp	x29, x30, [sp], #32
  403e20:	ret
  403e24:	add	x0, x0, #0x1
  403e28:	add	x1, x1, x5, lsl #2
  403e2c:	sub	x2, x2, x5
  403e30:	b	403e00 <ferror@plt+0x24b0>
  403e34:	mov	w0, #0xffffffff            	// #-1
  403e38:	b	403e18 <ferror@plt+0x24c8>
  403e3c:	mov	w0, #0xffffffff            	// #-1
  403e40:	ret
  403e44:	nop
  403e48:	cmp	x2, #0x0
  403e4c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403e50:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403e54:	b.eq	403f30 <ferror@plt+0x25e0>  // b.none
  403e58:	stp	x29, x30, [sp, #-64]!
  403e5c:	mov	x29, sp
  403e60:	stp	x19, x20, [sp, #16]
  403e64:	mov	x20, x2
  403e68:	mov	x19, x0
  403e6c:	stp	x21, x22, [sp, #32]
  403e70:	mov	w21, #0x1                   	// #1
  403e74:	str	x23, [sp, #48]
  403e78:	mov	x23, x1
  403e7c:	ldrsb	w3, [x0]
  403e80:	cbz	w3, 403f18 <ferror@plt+0x25c8>
  403e84:	nop
  403e88:	cmp	w3, #0x2c
  403e8c:	ldrsb	w3, [x19, #1]
  403e90:	b.eq	403ea8 <ferror@plt+0x2558>  // b.none
  403e94:	cbz	w3, 403ef4 <ferror@plt+0x25a4>
  403e98:	add	x19, x19, #0x1
  403e9c:	cmp	w3, #0x2c
  403ea0:	ldrsb	w3, [x19, #1]
  403ea4:	b.ne	403e94 <ferror@plt+0x2544>  // b.any
  403ea8:	mov	x22, x19
  403eac:	cbz	w3, 403ef4 <ferror@plt+0x25a4>
  403eb0:	cmp	x0, x22
  403eb4:	b.cs	403f00 <ferror@plt+0x25b0>  // b.hs, b.nlast
  403eb8:	sub	x1, x22, x0
  403ebc:	blr	x20
  403ec0:	tbnz	w0, #31, 403f04 <ferror@plt+0x25b4>
  403ec4:	asr	w2, w0, #3
  403ec8:	and	w0, w0, #0x7
  403ecc:	lsl	w0, w21, w0
  403ed0:	ldrb	w1, [x23, w2, sxtw]
  403ed4:	orr	w0, w0, w1
  403ed8:	strb	w0, [x23, w2, sxtw]
  403edc:	ldrsb	w0, [x22]
  403ee0:	cbz	w0, 403f18 <ferror@plt+0x25c8>
  403ee4:	ldrsb	w3, [x19, #1]!
  403ee8:	cbz	w3, 403f18 <ferror@plt+0x25c8>
  403eec:	mov	x0, x19
  403ef0:	b	403e88 <ferror@plt+0x2538>
  403ef4:	add	x22, x19, #0x1
  403ef8:	cmp	x0, x22
  403efc:	b.cc	403eb8 <ferror@plt+0x2568>  // b.lo, b.ul, b.last
  403f00:	mov	w0, #0xffffffff            	// #-1
  403f04:	ldp	x19, x20, [sp, #16]
  403f08:	ldp	x21, x22, [sp, #32]
  403f0c:	ldr	x23, [sp, #48]
  403f10:	ldp	x29, x30, [sp], #64
  403f14:	ret
  403f18:	mov	w0, #0x0                   	// #0
  403f1c:	ldp	x19, x20, [sp, #16]
  403f20:	ldp	x21, x22, [sp, #32]
  403f24:	ldr	x23, [sp, #48]
  403f28:	ldp	x29, x30, [sp], #64
  403f2c:	ret
  403f30:	mov	w0, #0xffffffea            	// #-22
  403f34:	ret
  403f38:	cmp	x2, #0x0
  403f3c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403f40:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403f44:	b.eq	404004 <ferror@plt+0x26b4>  // b.none
  403f48:	stp	x29, x30, [sp, #-48]!
  403f4c:	mov	x29, sp
  403f50:	stp	x19, x20, [sp, #16]
  403f54:	mov	x19, x0
  403f58:	stp	x21, x22, [sp, #32]
  403f5c:	mov	x21, x2
  403f60:	mov	x22, x1
  403f64:	ldrsb	w3, [x0]
  403f68:	cbz	w3, 403ff0 <ferror@plt+0x26a0>
  403f6c:	nop
  403f70:	cmp	w3, #0x2c
  403f74:	ldrsb	w3, [x19, #1]
  403f78:	b.eq	403f90 <ferror@plt+0x2640>  // b.none
  403f7c:	cbz	w3, 403fd0 <ferror@plt+0x2680>
  403f80:	add	x19, x19, #0x1
  403f84:	cmp	w3, #0x2c
  403f88:	ldrsb	w3, [x19, #1]
  403f8c:	b.ne	403f7c <ferror@plt+0x262c>  // b.any
  403f90:	mov	x20, x19
  403f94:	cbz	w3, 403fd0 <ferror@plt+0x2680>
  403f98:	cmp	x0, x20
  403f9c:	b.cs	403fdc <ferror@plt+0x268c>  // b.hs, b.nlast
  403fa0:	sub	x1, x20, x0
  403fa4:	blr	x21
  403fa8:	tbnz	x0, #63, 403fe0 <ferror@plt+0x2690>
  403fac:	ldr	x2, [x22]
  403fb0:	orr	x0, x2, x0
  403fb4:	str	x0, [x22]
  403fb8:	ldrsb	w0, [x20]
  403fbc:	cbz	w0, 403ff0 <ferror@plt+0x26a0>
  403fc0:	ldrsb	w3, [x19, #1]!
  403fc4:	cbz	w3, 403ff0 <ferror@plt+0x26a0>
  403fc8:	mov	x0, x19
  403fcc:	b	403f70 <ferror@plt+0x2620>
  403fd0:	add	x20, x19, #0x1
  403fd4:	cmp	x0, x20
  403fd8:	b.cc	403fa0 <ferror@plt+0x2650>  // b.lo, b.ul, b.last
  403fdc:	mov	w0, #0xffffffff            	// #-1
  403fe0:	ldp	x19, x20, [sp, #16]
  403fe4:	ldp	x21, x22, [sp, #32]
  403fe8:	ldp	x29, x30, [sp], #48
  403fec:	ret
  403ff0:	mov	w0, #0x0                   	// #0
  403ff4:	ldp	x19, x20, [sp, #16]
  403ff8:	ldp	x21, x22, [sp, #32]
  403ffc:	ldp	x29, x30, [sp], #48
  404000:	ret
  404004:	mov	w0, #0xffffffea            	// #-22
  404008:	ret
  40400c:	nop
  404010:	stp	x29, x30, [sp, #-80]!
  404014:	mov	x29, sp
  404018:	str	xzr, [sp, #72]
  40401c:	cbz	x0, 4040b0 <ferror@plt+0x2760>
  404020:	stp	x19, x20, [sp, #16]
  404024:	mov	x19, x0
  404028:	mov	x20, x2
  40402c:	stp	x21, x22, [sp, #32]
  404030:	mov	w21, w3
  404034:	stp	x23, x24, [sp, #48]
  404038:	mov	x23, x1
  40403c:	str	w3, [x1]
  404040:	str	w3, [x2]
  404044:	bl	4018e0 <__errno_location@plt>
  404048:	str	wzr, [x0]
  40404c:	mov	x22, x0
  404050:	ldrsb	w0, [x19]
  404054:	cmp	w0, #0x3a
  404058:	b.eq	4040bc <ferror@plt+0x276c>  // b.none
  40405c:	add	x24, sp, #0x48
  404060:	mov	x0, x19
  404064:	mov	x1, x24
  404068:	mov	w2, #0xa                   	// #10
  40406c:	bl	4017d0 <strtol@plt>
  404070:	str	w0, [x23]
  404074:	str	w0, [x20]
  404078:	ldr	w0, [x22]
  40407c:	cbnz	w0, 4040f4 <ferror@plt+0x27a4>
  404080:	ldr	x2, [sp, #72]
  404084:	cmp	x2, #0x0
  404088:	ccmp	x2, x19, #0x4, ne  // ne = any
  40408c:	b.eq	4040f4 <ferror@plt+0x27a4>  // b.none
  404090:	ldrsb	w3, [x2]
  404094:	cmp	w3, #0x3a
  404098:	b.eq	404108 <ferror@plt+0x27b8>  // b.none
  40409c:	cmp	w3, #0x2d
  4040a0:	b.eq	404124 <ferror@plt+0x27d4>  // b.none
  4040a4:	ldp	x19, x20, [sp, #16]
  4040a8:	ldp	x21, x22, [sp, #32]
  4040ac:	ldp	x23, x24, [sp, #48]
  4040b0:	mov	w0, #0x0                   	// #0
  4040b4:	ldp	x29, x30, [sp], #80
  4040b8:	ret
  4040bc:	add	x19, x19, #0x1
  4040c0:	add	x1, sp, #0x48
  4040c4:	mov	x0, x19
  4040c8:	mov	w2, #0xa                   	// #10
  4040cc:	bl	4017d0 <strtol@plt>
  4040d0:	str	w0, [x20]
  4040d4:	ldr	w0, [x22]
  4040d8:	cbnz	w0, 4040f4 <ferror@plt+0x27a4>
  4040dc:	ldr	x0, [sp, #72]
  4040e0:	cbz	x0, 4040f4 <ferror@plt+0x27a4>
  4040e4:	ldrsb	w1, [x0]
  4040e8:	cmp	w1, #0x0
  4040ec:	ccmp	x0, x19, #0x4, eq  // eq = none
  4040f0:	b.ne	4040a4 <ferror@plt+0x2754>  // b.any
  4040f4:	mov	w0, #0xffffffff            	// #-1
  4040f8:	ldp	x19, x20, [sp, #16]
  4040fc:	ldp	x21, x22, [sp, #32]
  404100:	ldp	x23, x24, [sp, #48]
  404104:	b	4040b4 <ferror@plt+0x2764>
  404108:	ldrsb	w1, [x2, #1]
  40410c:	cbnz	w1, 404124 <ferror@plt+0x27d4>
  404110:	ldp	x23, x24, [sp, #48]
  404114:	str	w21, [x20]
  404118:	ldp	x19, x20, [sp, #16]
  40411c:	ldp	x21, x22, [sp, #32]
  404120:	b	4040b4 <ferror@plt+0x2764>
  404124:	str	wzr, [x22]
  404128:	add	x19, x2, #0x1
  40412c:	mov	x1, x24
  404130:	mov	x0, x19
  404134:	mov	w2, #0xa                   	// #10
  404138:	str	xzr, [sp, #72]
  40413c:	bl	4017d0 <strtol@plt>
  404140:	str	w0, [x20]
  404144:	ldr	w0, [x22]
  404148:	cbz	w0, 4040dc <ferror@plt+0x278c>
  40414c:	b	4040f4 <ferror@plt+0x27a4>
  404150:	cmp	x1, #0x0
  404154:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404158:	b.eq	4042e4 <ferror@plt+0x2994>  // b.none
  40415c:	stp	x29, x30, [sp, #-48]!
  404160:	mov	x29, sp
  404164:	stp	x19, x20, [sp, #16]
  404168:	mov	x19, x0
  40416c:	mov	x20, x1
  404170:	stp	x21, x22, [sp, #32]
  404174:	ldrsb	w0, [x19]
  404178:	cmp	w0, #0x2f
  40417c:	b.eq	404188 <ferror@plt+0x2838>  // b.none
  404180:	b	40424c <ferror@plt+0x28fc>
  404184:	add	x19, x19, #0x1
  404188:	ldrsb	w0, [x19, #1]
  40418c:	cmp	w0, #0x2f
  404190:	b.eq	404184 <ferror@plt+0x2834>  // b.none
  404194:	ldrsb	w0, [x19, #1]
  404198:	mov	x21, #0x1                   	// #1
  40419c:	cmp	w0, #0x2f
  4041a0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4041a4:	b.eq	4041bc <ferror@plt+0x286c>  // b.none
  4041a8:	add	x21, x21, #0x1
  4041ac:	ldrsb	w0, [x19, x21]
  4041b0:	cmp	w0, #0x2f
  4041b4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4041b8:	b.ne	4041a8 <ferror@plt+0x2858>  // b.any
  4041bc:	ldrsb	w0, [x20]
  4041c0:	cmp	w0, #0x2f
  4041c4:	b.eq	4041d0 <ferror@plt+0x2880>  // b.none
  4041c8:	b	404268 <ferror@plt+0x2918>
  4041cc:	add	x20, x20, #0x1
  4041d0:	ldrsb	w0, [x20, #1]
  4041d4:	cmp	w0, #0x2f
  4041d8:	b.eq	4041cc <ferror@plt+0x287c>  // b.none
  4041dc:	ldrsb	w0, [x20, #1]
  4041e0:	cmp	w0, #0x2f
  4041e4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4041e8:	b.eq	4042d8 <ferror@plt+0x2988>  // b.none
  4041ec:	mov	x22, #0x1                   	// #1
  4041f0:	add	x22, x22, #0x1
  4041f4:	ldrsb	w0, [x20, x22]
  4041f8:	cmp	w0, #0x2f
  4041fc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404200:	b.ne	4041f0 <ferror@plt+0x28a0>  // b.any
  404204:	add	x0, x22, x21
  404208:	cbz	x0, 404280 <ferror@plt+0x2930>
  40420c:	cmp	x0, #0x1
  404210:	b.eq	404294 <ferror@plt+0x2944>  // b.none
  404214:	cmp	x20, #0x0
  404218:	ccmp	x21, x22, #0x0, ne  // ne = any
  40421c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404220:	b.eq	4042c4 <ferror@plt+0x2974>  // b.none
  404224:	mov	x2, x21
  404228:	mov	x1, x20
  40422c:	mov	x0, x19
  404230:	bl	4016c0 <strncmp@plt>
  404234:	cbnz	w0, 4042c4 <ferror@plt+0x2974>
  404238:	add	x19, x19, x21
  40423c:	add	x20, x20, x22
  404240:	ldrsb	w0, [x19]
  404244:	cmp	w0, #0x2f
  404248:	b.eq	404188 <ferror@plt+0x2838>  // b.none
  40424c:	cbnz	w0, 404194 <ferror@plt+0x2844>
  404250:	ldrsb	w0, [x20]
  404254:	mov	x21, #0x0                   	// #0
  404258:	mov	x19, #0x0                   	// #0
  40425c:	cmp	w0, #0x2f
  404260:	b.eq	4041d0 <ferror@plt+0x2880>  // b.none
  404264:	nop
  404268:	cbnz	w0, 4041dc <ferror@plt+0x288c>
  40426c:	mov	x0, x21
  404270:	mov	x22, #0x0                   	// #0
  404274:	mov	x20, #0x0                   	// #0
  404278:	cbnz	x0, 40420c <ferror@plt+0x28bc>
  40427c:	nop
  404280:	mov	w0, #0x1                   	// #1
  404284:	ldp	x19, x20, [sp, #16]
  404288:	ldp	x21, x22, [sp, #32]
  40428c:	ldp	x29, x30, [sp], #48
  404290:	ret
  404294:	cbz	x19, 4042a4 <ferror@plt+0x2954>
  404298:	ldrsb	w1, [x19]
  40429c:	cmp	w1, #0x2f
  4042a0:	b.eq	404284 <ferror@plt+0x2934>  // b.none
  4042a4:	cbz	x20, 4042c4 <ferror@plt+0x2974>
  4042a8:	ldrsb	w0, [x20]
  4042ac:	cmp	w0, #0x2f
  4042b0:	b.eq	404280 <ferror@plt+0x2930>  // b.none
  4042b4:	cmp	x20, #0x0
  4042b8:	ccmp	x21, x22, #0x0, ne  // ne = any
  4042bc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4042c0:	b.ne	404224 <ferror@plt+0x28d4>  // b.any
  4042c4:	mov	w0, #0x0                   	// #0
  4042c8:	ldp	x19, x20, [sp, #16]
  4042cc:	ldp	x21, x22, [sp, #32]
  4042d0:	ldp	x29, x30, [sp], #48
  4042d4:	ret
  4042d8:	add	x0, x21, #0x1
  4042dc:	mov	x22, #0x1                   	// #1
  4042e0:	b	404208 <ferror@plt+0x28b8>
  4042e4:	mov	w0, #0x0                   	// #0
  4042e8:	ret
  4042ec:	nop
  4042f0:	stp	x29, x30, [sp, #-64]!
  4042f4:	mov	x29, sp
  4042f8:	stp	x19, x20, [sp, #16]
  4042fc:	mov	x19, x1
  404300:	orr	x1, x0, x1
  404304:	cbz	x1, 404384 <ferror@plt+0x2a34>
  404308:	stp	x21, x22, [sp, #32]
  40430c:	mov	x20, x0
  404310:	mov	x21, x2
  404314:	cbz	x0, 404398 <ferror@plt+0x2a48>
  404318:	cbz	x19, 4043b0 <ferror@plt+0x2a60>
  40431c:	stp	x23, x24, [sp, #48]
  404320:	bl	4015a0 <strlen@plt>
  404324:	mov	x23, x0
  404328:	mvn	x0, x0
  40432c:	mov	x22, #0x0                   	// #0
  404330:	cmp	x21, x0
  404334:	b.hi	40436c <ferror@plt+0x2a1c>  // b.pmore
  404338:	add	x24, x21, x23
  40433c:	add	x0, x24, #0x1
  404340:	bl	401690 <malloc@plt>
  404344:	mov	x22, x0
  404348:	cbz	x0, 40436c <ferror@plt+0x2a1c>
  40434c:	mov	x1, x20
  404350:	mov	x2, x23
  404354:	bl	401560 <memcpy@plt>
  404358:	mov	x2, x21
  40435c:	mov	x1, x19
  404360:	add	x0, x22, x23
  404364:	bl	401560 <memcpy@plt>
  404368:	strb	wzr, [x22, x24]
  40436c:	mov	x0, x22
  404370:	ldp	x19, x20, [sp, #16]
  404374:	ldp	x21, x22, [sp, #32]
  404378:	ldp	x23, x24, [sp, #48]
  40437c:	ldp	x29, x30, [sp], #64
  404380:	ret
  404384:	ldp	x19, x20, [sp, #16]
  404388:	adrp	x0, 404000 <ferror@plt+0x26b0>
  40438c:	ldp	x29, x30, [sp], #64
  404390:	add	x0, x0, #0xa28
  404394:	b	401720 <strdup@plt>
  404398:	mov	x0, x19
  40439c:	mov	x1, x2
  4043a0:	ldp	x19, x20, [sp, #16]
  4043a4:	ldp	x21, x22, [sp, #32]
  4043a8:	ldp	x29, x30, [sp], #64
  4043ac:	b	401800 <strndup@plt>
  4043b0:	ldp	x19, x20, [sp, #16]
  4043b4:	ldp	x21, x22, [sp, #32]
  4043b8:	ldp	x29, x30, [sp], #64
  4043bc:	b	401720 <strdup@plt>
  4043c0:	stp	x29, x30, [sp, #-32]!
  4043c4:	mov	x2, #0x0                   	// #0
  4043c8:	mov	x29, sp
  4043cc:	stp	x19, x20, [sp, #16]
  4043d0:	mov	x20, x0
  4043d4:	mov	x19, x1
  4043d8:	cbz	x1, 4043e8 <ferror@plt+0x2a98>
  4043dc:	mov	x0, x1
  4043e0:	bl	4015a0 <strlen@plt>
  4043e4:	mov	x2, x0
  4043e8:	mov	x1, x19
  4043ec:	mov	x0, x20
  4043f0:	ldp	x19, x20, [sp, #16]
  4043f4:	ldp	x29, x30, [sp], #32
  4043f8:	b	4042f0 <ferror@plt+0x29a0>
  4043fc:	nop
  404400:	stp	x29, x30, [sp, #-288]!
  404404:	mov	w9, #0xffffffd0            	// #-48
  404408:	mov	w8, #0xffffff80            	// #-128
  40440c:	mov	x29, sp
  404410:	add	x10, sp, #0xf0
  404414:	add	x11, sp, #0x120
  404418:	stp	x11, x11, [sp, #80]
  40441c:	str	x10, [sp, #96]
  404420:	stp	w9, w8, [sp, #104]
  404424:	ldp	x10, x11, [sp, #80]
  404428:	str	x19, [sp, #16]
  40442c:	ldp	x8, x9, [sp, #96]
  404430:	mov	x19, x0
  404434:	add	x0, sp, #0x48
  404438:	stp	x10, x11, [sp, #32]
  40443c:	stp	x8, x9, [sp, #48]
  404440:	str	q0, [sp, #112]
  404444:	str	q1, [sp, #128]
  404448:	str	q2, [sp, #144]
  40444c:	str	q3, [sp, #160]
  404450:	str	q4, [sp, #176]
  404454:	str	q5, [sp, #192]
  404458:	str	q6, [sp, #208]
  40445c:	str	q7, [sp, #224]
  404460:	stp	x2, x3, [sp, #240]
  404464:	add	x2, sp, #0x20
  404468:	stp	x4, x5, [sp, #256]
  40446c:	stp	x6, x7, [sp, #272]
  404470:	bl	4017f0 <vasprintf@plt>
  404474:	tbnz	w0, #31, 4044a4 <ferror@plt+0x2b54>
  404478:	ldr	x1, [sp, #72]
  40447c:	sxtw	x2, w0
  404480:	mov	x0, x19
  404484:	bl	4042f0 <ferror@plt+0x29a0>
  404488:	mov	x19, x0
  40448c:	ldr	x0, [sp, #72]
  404490:	bl	4017e0 <free@plt>
  404494:	mov	x0, x19
  404498:	ldr	x19, [sp, #16]
  40449c:	ldp	x29, x30, [sp], #288
  4044a0:	ret
  4044a4:	mov	x19, #0x0                   	// #0
  4044a8:	mov	x0, x19
  4044ac:	ldr	x19, [sp, #16]
  4044b0:	ldp	x29, x30, [sp], #288
  4044b4:	ret
  4044b8:	stp	x29, x30, [sp, #-96]!
  4044bc:	mov	x29, sp
  4044c0:	stp	x19, x20, [sp, #16]
  4044c4:	ldr	x19, [x0]
  4044c8:	stp	x21, x22, [sp, #32]
  4044cc:	stp	x23, x24, [sp, #48]
  4044d0:	mov	x23, x0
  4044d4:	ldrsb	w0, [x19]
  4044d8:	cbz	w0, 404630 <ferror@plt+0x2ce0>
  4044dc:	mov	x24, x1
  4044e0:	mov	x22, x2
  4044e4:	mov	x1, x2
  4044e8:	mov	x0, x19
  4044ec:	stp	x25, x26, [sp, #64]
  4044f0:	mov	w25, w3
  4044f4:	bl	401810 <strspn@plt>
  4044f8:	ldrsb	w20, [x19, x0]
  4044fc:	add	x21, x19, x0
  404500:	cbz	w20, 4045ec <ferror@plt+0x2c9c>
  404504:	cbz	w25, 4045b8 <ferror@plt+0x2c68>
  404508:	adrp	x0, 405000 <ferror@plt+0x36b0>
  40450c:	mov	w1, w20
  404510:	add	x0, x0, #0x428
  404514:	bl	401820 <strchr@plt>
  404518:	cbz	x0, 40464c <ferror@plt+0x2cfc>
  40451c:	ldrsb	w1, [x21, #1]
  404520:	add	x25, x21, #0x1
  404524:	strb	w20, [sp, #88]
  404528:	add	x26, sp, #0x58
  40452c:	strb	wzr, [sp, #89]
  404530:	mov	w19, #0x0                   	// #0
  404534:	cbz	w1, 404704 <ferror@plt+0x2db4>
  404538:	cmp	w1, #0x5c
  40453c:	b.eq	404610 <ferror@plt+0x2cc0>  // b.none
  404540:	mov	x0, x26
  404544:	bl	401820 <strchr@plt>
  404548:	cbnz	x0, 4046f0 <ferror@plt+0x2da0>
  40454c:	add	w19, w19, #0x1
  404550:	sxtw	x0, w19
  404554:	ldrsb	w1, [x25, w19, sxtw]
  404558:	cbnz	w1, 404538 <ferror@plt+0x2be8>
  40455c:	add	x1, x0, #0x1
  404560:	add	x1, x21, x1
  404564:	str	x0, [x24]
  404568:	ldrsb	w1, [x1]
  40456c:	cmp	w1, #0x0
  404570:	ccmp	w20, w1, #0x0, ne  // ne = any
  404574:	b.ne	4045ec <ferror@plt+0x2c9c>  // b.any
  404578:	add	x0, x0, #0x2
  40457c:	add	x19, x21, x0
  404580:	ldrsb	w1, [x21, x0]
  404584:	cbz	w1, 404594 <ferror@plt+0x2c44>
  404588:	mov	x0, x22
  40458c:	bl	401820 <strchr@plt>
  404590:	cbz	x0, 4045ec <ferror@plt+0x2c9c>
  404594:	mov	x21, x25
  404598:	ldp	x25, x26, [sp, #64]
  40459c:	str	x19, [x23]
  4045a0:	mov	x0, x21
  4045a4:	ldp	x19, x20, [sp, #16]
  4045a8:	ldp	x21, x22, [sp, #32]
  4045ac:	ldp	x23, x24, [sp, #48]
  4045b0:	ldp	x29, x30, [sp], #96
  4045b4:	ret
  4045b8:	mov	x1, x22
  4045bc:	mov	x0, x21
  4045c0:	bl	4018b0 <strcspn@plt>
  4045c4:	ldp	x25, x26, [sp, #64]
  4045c8:	str	x0, [x24]
  4045cc:	add	x0, x21, x0
  4045d0:	str	x0, [x23]
  4045d4:	mov	x0, x21
  4045d8:	ldp	x19, x20, [sp, #16]
  4045dc:	ldp	x21, x22, [sp, #32]
  4045e0:	ldp	x23, x24, [sp, #48]
  4045e4:	ldp	x29, x30, [sp], #96
  4045e8:	ret
  4045ec:	ldp	x25, x26, [sp, #64]
  4045f0:	str	x21, [x23]
  4045f4:	mov	x21, #0x0                   	// #0
  4045f8:	mov	x0, x21
  4045fc:	ldp	x19, x20, [sp, #16]
  404600:	ldp	x21, x22, [sp, #32]
  404604:	ldp	x23, x24, [sp, #48]
  404608:	ldp	x29, x30, [sp], #96
  40460c:	ret
  404610:	add	w0, w19, #0x1
  404614:	ldrsb	w0, [x25, w0, sxtw]
  404618:	cbz	w0, 4046f0 <ferror@plt+0x2da0>
  40461c:	add	w19, w19, #0x2
  404620:	sxtw	x0, w19
  404624:	ldrsb	w1, [x25, w19, sxtw]
  404628:	cbnz	w1, 404538 <ferror@plt+0x2be8>
  40462c:	b	40455c <ferror@plt+0x2c0c>
  404630:	mov	x21, #0x0                   	// #0
  404634:	mov	x0, x21
  404638:	ldp	x19, x20, [sp, #16]
  40463c:	ldp	x21, x22, [sp, #32]
  404640:	ldp	x23, x24, [sp, #48]
  404644:	ldp	x29, x30, [sp], #96
  404648:	ret
  40464c:	sub	x25, x21, #0x1
  404650:	mov	w0, #0x0                   	// #0
  404654:	add	w19, w0, #0x1
  404658:	cmp	w20, #0x5c
  40465c:	sxtw	x19, w19
  404660:	sub	w26, w19, #0x1
  404664:	b.eq	404698 <ferror@plt+0x2d48>  // b.none
  404668:	mov	w1, w20
  40466c:	mov	x0, x22
  404670:	bl	401820 <strchr@plt>
  404674:	add	x1, x19, #0x1
  404678:	cbnz	x0, 4046f8 <ferror@plt+0x2da8>
  40467c:	ldrsb	w20, [x25, x1]
  404680:	add	x26, x21, x19
  404684:	cbz	w20, 4046b8 <ferror@plt+0x2d68>
  404688:	mov	x19, x1
  40468c:	cmp	w20, #0x5c
  404690:	sub	w26, w19, #0x1
  404694:	b.ne	404668 <ferror@plt+0x2d18>  // b.any
  404698:	ldrsb	w1, [x21, w19, sxtw]
  40469c:	cbz	w1, 4046f8 <ferror@plt+0x2da8>
  4046a0:	add	w0, w19, #0x1
  4046a4:	sxtw	x19, w0
  4046a8:	ldrsb	w20, [x21, w0, sxtw]
  4046ac:	add	x26, x21, x19
  4046b0:	cbnz	w20, 404654 <ferror@plt+0x2d04>
  4046b4:	nop
  4046b8:	str	x19, [x24]
  4046bc:	ldrsb	w1, [x26]
  4046c0:	cbz	w1, 4046d0 <ferror@plt+0x2d80>
  4046c4:	mov	x0, x22
  4046c8:	bl	401820 <strchr@plt>
  4046cc:	cbz	x0, 4045ec <ferror@plt+0x2c9c>
  4046d0:	str	x26, [x23]
  4046d4:	mov	x0, x21
  4046d8:	ldp	x19, x20, [sp, #16]
  4046dc:	ldp	x21, x22, [sp, #32]
  4046e0:	ldp	x23, x24, [sp, #48]
  4046e4:	ldp	x25, x26, [sp, #64]
  4046e8:	ldp	x29, x30, [sp], #96
  4046ec:	ret
  4046f0:	sxtw	x0, w19
  4046f4:	b	40455c <ferror@plt+0x2c0c>
  4046f8:	sxtw	x19, w26
  4046fc:	add	x26, x21, x19
  404700:	b	4046b8 <ferror@plt+0x2d68>
  404704:	mov	x1, x25
  404708:	mov	x0, #0x0                   	// #0
  40470c:	b	404564 <ferror@plt+0x2c14>
  404710:	stp	x29, x30, [sp, #-32]!
  404714:	mov	x29, sp
  404718:	str	x19, [sp, #16]
  40471c:	mov	x19, x0
  404720:	b	40472c <ferror@plt+0x2ddc>
  404724:	cmp	w0, #0xa
  404728:	b.eq	40474c <ferror@plt+0x2dfc>  // b.none
  40472c:	mov	x0, x19
  404730:	bl	4016f0 <fgetc@plt>
  404734:	cmn	w0, #0x1
  404738:	b.ne	404724 <ferror@plt+0x2dd4>  // b.any
  40473c:	mov	w0, #0x1                   	// #1
  404740:	ldr	x19, [sp, #16]
  404744:	ldp	x29, x30, [sp], #32
  404748:	ret
  40474c:	mov	w0, #0x0                   	// #0
  404750:	ldr	x19, [sp, #16]
  404754:	ldp	x29, x30, [sp], #32
  404758:	ret
  40475c:	nop
  404760:	stp	x29, x30, [sp, #-48]!
  404764:	adrp	x0, 405000 <ferror@plt+0x36b0>
  404768:	add	x0, x0, #0x438
  40476c:	mov	x29, sp
  404770:	stp	x19, x20, [sp, #16]
  404774:	bl	4018f0 <getenv@plt>
  404778:	mov	x19, x0
  40477c:	cmp	x19, #0x0
  404780:	adrp	x0, 405000 <ferror@plt+0x36b0>
  404784:	add	x0, x0, #0x430
  404788:	csel	x19, x0, x19, eq  // eq = none
  40478c:	mov	x0, x19
  404790:	bl	401720 <strdup@plt>
  404794:	stp	x21, x22, [sp, #32]
  404798:	cbz	x0, 404818 <ferror@plt+0x2ec8>
  40479c:	bl	401710 <__xpg_basename@plt>
  4047a0:	mov	x22, x0
  4047a4:	bl	4015a0 <strlen@plt>
  4047a8:	add	x21, x0, #0x2
  4047ac:	mov	x0, x21
  4047b0:	bl	401690 <malloc@plt>
  4047b4:	mov	x20, x0
  4047b8:	cbz	x0, 404828 <ferror@plt+0x2ed8>
  4047bc:	mov	w2, #0x2d                  	// #45
  4047c0:	strb	w2, [x0], #1
  4047c4:	mov	x1, x22
  4047c8:	bl	401850 <strcpy@plt>
  4047cc:	mov	x1, x20
  4047d0:	mov	x2, #0x0                   	// #0
  4047d4:	mov	x0, x19
  4047d8:	bl	4015f0 <execl@plt>
  4047dc:	bl	4018e0 <__errno_location@plt>
  4047e0:	mov	x3, x0
  4047e4:	mov	w2, #0x5                   	// #5
  4047e8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4047ec:	mov	x0, #0x0                   	// #0
  4047f0:	add	x1, x1, #0x28
  4047f4:	ldr	w3, [x3]
  4047f8:	cmp	w3, #0x2
  4047fc:	cset	w20, eq  // eq = none
  404800:	add	w20, w20, #0x7e
  404804:	bl	401890 <dcgettext@plt>
  404808:	mov	x1, x0
  40480c:	mov	x2, x19
  404810:	mov	w0, w20
  404814:	bl	401930 <err@plt>
  404818:	adrp	x1, 405000 <ferror@plt+0x36b0>
  40481c:	mov	w0, #0x1                   	// #1
  404820:	add	x1, x1, #0x440
  404824:	bl	401930 <err@plt>
  404828:	adrp	x1, 405000 <ferror@plt+0x36b0>
  40482c:	mov	x2, x21
  404830:	add	x1, x1, #0x458
  404834:	mov	w0, #0x1                   	// #1
  404838:	bl	401930 <err@plt>
  40483c:	nop
  404840:	stp	x29, x30, [sp, #-64]!
  404844:	mov	x29, sp
  404848:	stp	x19, x20, [sp, #16]
  40484c:	adrp	x20, 416000 <ferror@plt+0x146b0>
  404850:	add	x20, x20, #0xdf0
  404854:	stp	x21, x22, [sp, #32]
  404858:	adrp	x21, 416000 <ferror@plt+0x146b0>
  40485c:	add	x21, x21, #0xde8
  404860:	sub	x20, x20, x21
  404864:	mov	w22, w0
  404868:	stp	x23, x24, [sp, #48]
  40486c:	mov	x23, x1
  404870:	mov	x24, x2
  404874:	bl	401528 <memcpy@plt-0x38>
  404878:	cmp	xzr, x20, asr #3
  40487c:	b.eq	4048a8 <ferror@plt+0x2f58>  // b.none
  404880:	asr	x20, x20, #3
  404884:	mov	x19, #0x0                   	// #0
  404888:	ldr	x3, [x21, x19, lsl #3]
  40488c:	mov	x2, x24
  404890:	add	x19, x19, #0x1
  404894:	mov	x1, x23
  404898:	mov	w0, w22
  40489c:	blr	x3
  4048a0:	cmp	x20, x19
  4048a4:	b.ne	404888 <ferror@plt+0x2f38>  // b.any
  4048a8:	ldp	x19, x20, [sp, #16]
  4048ac:	ldp	x21, x22, [sp, #32]
  4048b0:	ldp	x23, x24, [sp, #48]
  4048b4:	ldp	x29, x30, [sp], #64
  4048b8:	ret
  4048bc:	nop
  4048c0:	ret
  4048c4:	nop
  4048c8:	adrp	x2, 417000 <ferror@plt+0x156b0>
  4048cc:	mov	x1, #0x0                   	// #0
  4048d0:	ldr	x2, [x2, #520]
  4048d4:	b	401610 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004048d8 <.fini>:
  4048d8:	stp	x29, x30, [sp, #-16]!
  4048dc:	mov	x29, sp
  4048e0:	ldp	x29, x30, [sp], #16
  4048e4:	ret
