
wifi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7e8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b54  0800a988  0800a988  0001a988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4dc  0800b4dc  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800b4dc  0800b4dc  0001b4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b4e4  0800b4e4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4e4  0800b4e4  0001b4e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b4e8  0800b4e8  0001b4e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800b4ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000039d8  200001ec  0800b6d8  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003bc4  0800b6d8  00023bc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000181d7  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003519  00000000  00000000  000383f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001140  00000000  00000000  0003b910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ff0  00000000  00000000  0003ca50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c20  00000000  00000000  0003da40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015df3  00000000  00000000  00057660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000966d0  00000000  00000000  0006d453  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00103b23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a68  00000000  00000000  00103b78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a970 	.word	0x0800a970

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800a970 	.word	0x0800a970

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96e 	b.w	8000f6c <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468c      	mov	ip, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	f040 8083 	bne.w	8000dbe <__udivmoddi4+0x116>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d947      	bls.n	8000d4e <__udivmoddi4+0xa6>
 8000cbe:	fab2 f282 	clz	r2, r2
 8000cc2:	b142      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc4:	f1c2 0020 	rsb	r0, r2, #32
 8000cc8:	fa24 f000 	lsr.w	r0, r4, r0
 8000ccc:	4091      	lsls	r1, r2
 8000cce:	4097      	lsls	r7, r2
 8000cd0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cd4:	4094      	lsls	r4, r2
 8000cd6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fbbc f6f8 	udiv	r6, ip, r8
 8000ce0:	fa1f fe87 	uxth.w	lr, r7
 8000ce4:	fb08 c116 	mls	r1, r8, r6, ip
 8000ce8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cec:	fb06 f10e 	mul.w	r1, r6, lr
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x60>
 8000cf4:	18fb      	adds	r3, r7, r3
 8000cf6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cfa:	f080 8119 	bcs.w	8000f30 <__udivmoddi4+0x288>
 8000cfe:	4299      	cmp	r1, r3
 8000d00:	f240 8116 	bls.w	8000f30 <__udivmoddi4+0x288>
 8000d04:	3e02      	subs	r6, #2
 8000d06:	443b      	add	r3, r7
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d10:	fb08 3310 	mls	r3, r8, r0, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d1c:	45a6      	cmp	lr, r4
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x8c>
 8000d20:	193c      	adds	r4, r7, r4
 8000d22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d26:	f080 8105 	bcs.w	8000f34 <__udivmoddi4+0x28c>
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	f240 8102 	bls.w	8000f34 <__udivmoddi4+0x28c>
 8000d30:	3802      	subs	r0, #2
 8000d32:	443c      	add	r4, r7
 8000d34:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d38:	eba4 040e 	sub.w	r4, r4, lr
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	b11d      	cbz	r5, 8000d48 <__udivmoddi4+0xa0>
 8000d40:	40d4      	lsrs	r4, r2
 8000d42:	2300      	movs	r3, #0
 8000d44:	e9c5 4300 	strd	r4, r3, [r5]
 8000d48:	4631      	mov	r1, r6
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	b902      	cbnz	r2, 8000d52 <__udivmoddi4+0xaa>
 8000d50:	deff      	udf	#255	; 0xff
 8000d52:	fab2 f282 	clz	r2, r2
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	d150      	bne.n	8000dfc <__udivmoddi4+0x154>
 8000d5a:	1bcb      	subs	r3, r1, r7
 8000d5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d60:	fa1f f887 	uxth.w	r8, r7
 8000d64:	2601      	movs	r6, #1
 8000d66:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d6a:	0c21      	lsrs	r1, r4, #16
 8000d6c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d74:	fb08 f30c 	mul.w	r3, r8, ip
 8000d78:	428b      	cmp	r3, r1
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0xe4>
 8000d7c:	1879      	adds	r1, r7, r1
 8000d7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0xe2>
 8000d84:	428b      	cmp	r3, r1
 8000d86:	f200 80e9 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	1ac9      	subs	r1, r1, r3
 8000d8e:	b2a3      	uxth	r3, r4
 8000d90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d94:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d98:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d9c:	fb08 f800 	mul.w	r8, r8, r0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d907      	bls.n	8000db4 <__udivmoddi4+0x10c>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x10a>
 8000dac:	45a0      	cmp	r8, r4
 8000dae:	f200 80d9 	bhi.w	8000f64 <__udivmoddi4+0x2bc>
 8000db2:	4618      	mov	r0, r3
 8000db4:	eba4 0408 	sub.w	r4, r4, r8
 8000db8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dbc:	e7bf      	b.n	8000d3e <__udivmoddi4+0x96>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x12e>
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	f000 80b1 	beq.w	8000f2a <__udivmoddi4+0x282>
 8000dc8:	2600      	movs	r6, #0
 8000dca:	e9c5 0100 	strd	r0, r1, [r5]
 8000dce:	4630      	mov	r0, r6
 8000dd0:	4631      	mov	r1, r6
 8000dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd6:	fab3 f683 	clz	r6, r3
 8000dda:	2e00      	cmp	r6, #0
 8000ddc:	d14a      	bne.n	8000e74 <__udivmoddi4+0x1cc>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d302      	bcc.n	8000de8 <__udivmoddi4+0x140>
 8000de2:	4282      	cmp	r2, r0
 8000de4:	f200 80b8 	bhi.w	8000f58 <__udivmoddi4+0x2b0>
 8000de8:	1a84      	subs	r4, r0, r2
 8000dea:	eb61 0103 	sbc.w	r1, r1, r3
 8000dee:	2001      	movs	r0, #1
 8000df0:	468c      	mov	ip, r1
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	d0a8      	beq.n	8000d48 <__udivmoddi4+0xa0>
 8000df6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dfa:	e7a5      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f603 	lsr.w	r6, r0, r3
 8000e04:	4097      	lsls	r7, r2
 8000e06:	fa01 f002 	lsl.w	r0, r1, r2
 8000e0a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0e:	40d9      	lsrs	r1, r3
 8000e10:	4330      	orrs	r0, r6
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e18:	fa1f f887 	uxth.w	r8, r7
 8000e1c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e24:	fb06 f108 	mul.w	r1, r6, r8
 8000e28:	4299      	cmp	r1, r3
 8000e2a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e2e:	d909      	bls.n	8000e44 <__udivmoddi4+0x19c>
 8000e30:	18fb      	adds	r3, r7, r3
 8000e32:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e36:	f080 808d 	bcs.w	8000f54 <__udivmoddi4+0x2ac>
 8000e3a:	4299      	cmp	r1, r3
 8000e3c:	f240 808a 	bls.w	8000f54 <__udivmoddi4+0x2ac>
 8000e40:	3e02      	subs	r6, #2
 8000e42:	443b      	add	r3, r7
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b281      	uxth	r1, r0
 8000e48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e54:	fb00 f308 	mul.w	r3, r0, r8
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	d907      	bls.n	8000e6c <__udivmoddi4+0x1c4>
 8000e5c:	1879      	adds	r1, r7, r1
 8000e5e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e62:	d273      	bcs.n	8000f4c <__udivmoddi4+0x2a4>
 8000e64:	428b      	cmp	r3, r1
 8000e66:	d971      	bls.n	8000f4c <__udivmoddi4+0x2a4>
 8000e68:	3802      	subs	r0, #2
 8000e6a:	4439      	add	r1, r7
 8000e6c:	1acb      	subs	r3, r1, r3
 8000e6e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e72:	e778      	b.n	8000d66 <__udivmoddi4+0xbe>
 8000e74:	f1c6 0c20 	rsb	ip, r6, #32
 8000e78:	fa03 f406 	lsl.w	r4, r3, r6
 8000e7c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e80:	431c      	orrs	r4, r3
 8000e82:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e86:	fa01 f306 	lsl.w	r3, r1, r6
 8000e8a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e8e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e92:	431f      	orrs	r7, r3
 8000e94:	0c3b      	lsrs	r3, r7, #16
 8000e96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9a:	fa1f f884 	uxth.w	r8, r4
 8000e9e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ea2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ea6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eaa:	458a      	cmp	sl, r1
 8000eac:	fa02 f206 	lsl.w	r2, r2, r6
 8000eb0:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb4:	d908      	bls.n	8000ec8 <__udivmoddi4+0x220>
 8000eb6:	1861      	adds	r1, r4, r1
 8000eb8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ebc:	d248      	bcs.n	8000f50 <__udivmoddi4+0x2a8>
 8000ebe:	458a      	cmp	sl, r1
 8000ec0:	d946      	bls.n	8000f50 <__udivmoddi4+0x2a8>
 8000ec2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ec6:	4421      	add	r1, r4
 8000ec8:	eba1 010a 	sub.w	r1, r1, sl
 8000ecc:	b2bf      	uxth	r7, r7
 8000ece:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ed2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ed6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eda:	fb00 f808 	mul.w	r8, r0, r8
 8000ede:	45b8      	cmp	r8, r7
 8000ee0:	d907      	bls.n	8000ef2 <__udivmoddi4+0x24a>
 8000ee2:	19e7      	adds	r7, r4, r7
 8000ee4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ee8:	d22e      	bcs.n	8000f48 <__udivmoddi4+0x2a0>
 8000eea:	45b8      	cmp	r8, r7
 8000eec:	d92c      	bls.n	8000f48 <__udivmoddi4+0x2a0>
 8000eee:	3802      	subs	r0, #2
 8000ef0:	4427      	add	r7, r4
 8000ef2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ef6:	eba7 0708 	sub.w	r7, r7, r8
 8000efa:	fba0 8902 	umull	r8, r9, r0, r2
 8000efe:	454f      	cmp	r7, r9
 8000f00:	46c6      	mov	lr, r8
 8000f02:	4649      	mov	r1, r9
 8000f04:	d31a      	bcc.n	8000f3c <__udivmoddi4+0x294>
 8000f06:	d017      	beq.n	8000f38 <__udivmoddi4+0x290>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x27a>
 8000f0a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f0e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f12:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f16:	40f2      	lsrs	r2, r6
 8000f18:	ea4c 0202 	orr.w	r2, ip, r2
 8000f1c:	40f7      	lsrs	r7, r6
 8000f1e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f22:	2600      	movs	r6, #0
 8000f24:	4631      	mov	r1, r6
 8000f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e70b      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e9      	b.n	8000d08 <__udivmoddi4+0x60>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6fd      	b.n	8000d34 <__udivmoddi4+0x8c>
 8000f38:	4543      	cmp	r3, r8
 8000f3a:	d2e5      	bcs.n	8000f08 <__udivmoddi4+0x260>
 8000f3c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f40:	eb69 0104 	sbc.w	r1, r9, r4
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7df      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f48:	4608      	mov	r0, r1
 8000f4a:	e7d2      	b.n	8000ef2 <__udivmoddi4+0x24a>
 8000f4c:	4660      	mov	r0, ip
 8000f4e:	e78d      	b.n	8000e6c <__udivmoddi4+0x1c4>
 8000f50:	4681      	mov	r9, r0
 8000f52:	e7b9      	b.n	8000ec8 <__udivmoddi4+0x220>
 8000f54:	4666      	mov	r6, ip
 8000f56:	e775      	b.n	8000e44 <__udivmoddi4+0x19c>
 8000f58:	4630      	mov	r0, r6
 8000f5a:	e74a      	b.n	8000df2 <__udivmoddi4+0x14a>
 8000f5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f60:	4439      	add	r1, r7
 8000f62:	e713      	b.n	8000d8c <__udivmoddi4+0xe4>
 8000f64:	3802      	subs	r0, #2
 8000f66:	443c      	add	r4, r7
 8000f68:	e724      	b.n	8000db4 <__udivmoddi4+0x10c>
 8000f6a:	bf00      	nop

08000f6c <__aeabi_idiv0>:
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <ds18b20_init>:

#define DS18B20_CONVERT_T          0x44
#define DS18B20_READ_SCRATCHPAD    0xBE

HAL_StatusTypeDef ds18b20_init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  return wire_init();
 8000f74:	f002 fae4 	bl	8003540 <wire_init>
 8000f78:	4603      	mov	r3, r0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <send_cmd>:




static HAL_StatusTypeDef send_cmd(const uint8_t* rom_code, uint8_t cmd)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b084      	sub	sp, #16
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
 8000f86:	460b      	mov	r3, r1
 8000f88:	70fb      	strb	r3, [r7, #3]
  int i;

  if (wire_reset() != HAL_OK)
 8000f8a:	f002 fafb 	bl	8003584 <wire_reset>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <send_cmd+0x1a>
    return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e01e      	b.n	8000fd6 <send_cmd+0x58>

  if (!rom_code) {
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d103      	bne.n	8000fa6 <send_cmd+0x28>
    wire_write(DS18B20_SKIP_ROM);
 8000f9e:	20cc      	movs	r0, #204	; 0xcc
 8000fa0:	f002 fb8c 	bl	80036bc <wire_write>
 8000fa4:	e012      	b.n	8000fcc <send_cmd+0x4e>
  } else {
    wire_write(DS18B20_MATCH_ROM);
 8000fa6:	2055      	movs	r0, #85	; 0x55
 8000fa8:	f002 fb88 	bl	80036bc <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	e009      	b.n	8000fc6 <send_cmd+0x48>
      wire_write(rom_code[i]);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f002 fb7e 	bl	80036bc <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	2b07      	cmp	r3, #7
 8000fca:	ddf2      	ble.n	8000fb2 <send_cmd+0x34>
  }
  wire_write(cmd);
 8000fcc:	78fb      	ldrb	r3, [r7, #3]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f002 fb74 	bl	80036bc <wire_write>
  return HAL_OK;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <ds18b20_start_measure>:


HAL_StatusTypeDef ds18b20_start_measure(const uint8_t* rom_code)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
  return send_cmd(rom_code, DS18B20_CONVERT_T);
 8000fe6:	2144      	movs	r1, #68	; 0x44
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ffc8 	bl	8000f7e <send_cmd>
 8000fee:	4603      	mov	r3, r0
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <ds18b20_read_scratchpad>:


static HAL_StatusTypeDef ds18b20_read_scratchpad(const uint8_t* rom_code, uint8_t* scratchpad)
{
 8000ff8:	b590      	push	{r4, r7, lr}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
  int i;
  uint8_t crc;

  if (send_cmd(rom_code, DS18B20_READ_SCRATCHPAD) != HAL_OK)
 8001002:	21be      	movs	r1, #190	; 0xbe
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff ffba 	bl	8000f7e <send_cmd>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <ds18b20_read_scratchpad+0x1c>
    return HAL_ERROR;
 8001010:	2301      	movs	r3, #1
 8001012:	e01e      	b.n	8001052 <ds18b20_read_scratchpad+0x5a>

  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8001014:	2300      	movs	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	e009      	b.n	800102e <ds18b20_read_scratchpad+0x36>
    scratchpad[i] = wire_read();
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	683a      	ldr	r2, [r7, #0]
 800101e:	18d4      	adds	r4, r2, r3
 8001020:	f002 fafe 	bl	8003620 <wire_read>
 8001024:	4603      	mov	r3, r0
 8001026:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	3301      	adds	r3, #1
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	2b08      	cmp	r3, #8
 8001032:	ddf2      	ble.n	800101a <ds18b20_read_scratchpad+0x22>

  crc = wire_crc(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 8001034:	2108      	movs	r1, #8
 8001036:	6838      	ldr	r0, [r7, #0]
 8001038:	f002 fb88 	bl	800374c <wire_crc>
 800103c:	4603      	mov	r3, r0
 800103e:	72fb      	strb	r3, [r7, #11]
  if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	3308      	adds	r3, #8
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	7afa      	ldrb	r2, [r7, #11]
 8001048:	429a      	cmp	r2, r3
 800104a:	d101      	bne.n	8001050 <ds18b20_read_scratchpad+0x58>
    return HAL_OK;
 800104c:	2300      	movs	r3, #0
 800104e:	e000      	b.n	8001052 <ds18b20_read_scratchpad+0x5a>
  else
    return HAL_ERROR;
 8001050:	2301      	movs	r3, #1
}
 8001052:	4618      	mov	r0, r3
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	bd90      	pop	{r4, r7, pc}
	...

0800105c <ds18b20_get_temp>:


float ds18b20_get_temp(const uint8_t* rom_code)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b088      	sub	sp, #32
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  int16_t temp;
  int i;

  if (ds18b20_read_scratchpad(rom_code, scratchpad) != HAL_OK)
 8001064:	f107 0310 	add.w	r3, r7, #16
 8001068:	4619      	mov	r1, r3
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff ffc4 	bl	8000ff8 <ds18b20_read_scratchpad>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d002      	beq.n	800107c <ds18b20_get_temp+0x20>
    return 85.0f;
 8001076:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80010d0 <ds18b20_get_temp+0x74>
 800107a:	e022      	b.n	80010c2 <ds18b20_get_temp+0x66>

  for(i=0 ; i<DS18B20_SCRATCHPAD_SIZE ; i++)
 800107c:	2300      	movs	r3, #0
 800107e:	61fb      	str	r3, [r7, #28]
 8001080:	e00c      	b.n	800109c <ds18b20_get_temp+0x40>
  moj_scratchpad[i] = scratchpad[i];
 8001082:	f107 0210 	add.w	r2, r7, #16
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	4413      	add	r3, r2
 800108a:	7819      	ldrb	r1, [r3, #0]
 800108c:	4a11      	ldr	r2, [pc, #68]	; (80010d4 <ds18b20_get_temp+0x78>)
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	4413      	add	r3, r2
 8001092:	460a      	mov	r2, r1
 8001094:	701a      	strb	r2, [r3, #0]
  for(i=0 ; i<DS18B20_SCRATCHPAD_SIZE ; i++)
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	3301      	adds	r3, #1
 800109a:	61fb      	str	r3, [r7, #28]
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	2b08      	cmp	r3, #8
 80010a0:	ddef      	ble.n	8001082 <ds18b20_get_temp+0x26>
 80010a2:	8a3b      	ldrh	r3, [r7, #16]

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 80010a4:	81fb      	strh	r3, [r7, #14]
  temp2 = temp;
 80010a6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80010aa:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <ds18b20_get_temp+0x7c>)
 80010ac:	801a      	strh	r2, [r3, #0]


  return temp / 16.0f;
 80010ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010b2:	ee07 3a90 	vmov	s15, r3
 80010b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ba:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80010be:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010c2:	eef0 7a47 	vmov.f32	s15, s14
}
 80010c6:	eeb0 0a67 	vmov.f32	s0, s15
 80010ca:	3720      	adds	r7, #32
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	42aa0000 	.word	0x42aa0000
 80010d4:	20000218 	.word	0x20000218
 80010d8:	20000222 	.word	0x20000222

080010dc <esp_write_line>:
#include "esp.h"

char esp_IP2 [1000]; //[30]
// Funkcja wysyajca podany cig znakw przez interfejs UART
void esp_write_line(UART_HandleTypeDef * handler, char * text) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
HAL_UART_Transmit(handler, text, strlen(text), 1000);
 80010e6:	6838      	ldr	r0, [r7, #0]
 80010e8:	f7ff f884 	bl	80001f4 <strlen>
 80010ec:	4603      	mov	r3, r0
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010f4:	6839      	ldr	r1, [r7, #0]
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f005 f880 	bl	80061fc <HAL_UART_Transmit>
HAL_UART_Transmit(handler, "\r\n", 2, 100);
 80010fc:	2364      	movs	r3, #100	; 0x64
 80010fe:	2202      	movs	r2, #2
 8001100:	4903      	ldr	r1, [pc, #12]	; (8001110 <esp_write_line+0x34>)
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f005 f87a 	bl	80061fc <HAL_UART_Transmit>
}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	0800a988 	.word	0x0800a988

08001114 <esp_read_line>:
// Funkcja odbierajca lini tekstu przez interfejs UART
void esp_read_line(UART_HandleTypeDef * handler, char * buffer, uint16_t buffer_size) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	4613      	mov	r3, r2
 8001120:	80fb      	strh	r3, [r7, #6]
HAL_StatusTypeDef status;
char current_char;
uint16_t char_counter = 0;
 8001122:	2300      	movs	r3, #0
 8001124:	82fb      	strh	r3, [r7, #22]
while (char_counter < buffer_size - 1) {
 8001126:	e01d      	b.n	8001164 <esp_read_line+0x50>
status = HAL_UART_Receive(handler, &current_char, 1, 1);
 8001128:	f107 0114 	add.w	r1, r7, #20
 800112c:	2301      	movs	r3, #1
 800112e:	2201      	movs	r2, #1
 8001130:	68f8      	ldr	r0, [r7, #12]
 8001132:	f005 f8f5 	bl	8006320 <HAL_UART_Receive>
 8001136:	4603      	mov	r3, r0
 8001138:	757b      	strb	r3, [r7, #21]
if (status == HAL_OK) {
 800113a:	7d7b      	ldrb	r3, [r7, #21]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d111      	bne.n	8001164 <esp_read_line+0x50>
if (current_char == '\r' || current_char == '\n')
 8001140:	7d3b      	ldrb	r3, [r7, #20]
 8001142:	2b0d      	cmp	r3, #13
 8001144:	d002      	beq.n	800114c <esp_read_line+0x38>
 8001146:	7d3b      	ldrb	r3, [r7, #20]
 8001148:	2b0a      	cmp	r3, #10
 800114a:	d103      	bne.n	8001154 <esp_read_line+0x40>
if (char_counter == 0) continue;
 800114c:	8afb      	ldrh	r3, [r7, #22]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d10e      	bne.n	8001170 <esp_read_line+0x5c>
 8001152:	e007      	b.n	8001164 <esp_read_line+0x50>
else break;
*(buffer + char_counter++) = current_char;
 8001154:	8afb      	ldrh	r3, [r7, #22]
 8001156:	1c5a      	adds	r2, r3, #1
 8001158:	82fa      	strh	r2, [r7, #22]
 800115a:	461a      	mov	r2, r3
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	4413      	add	r3, r2
 8001160:	7d3a      	ldrb	r2, [r7, #20]
 8001162:	701a      	strb	r2, [r3, #0]
while (char_counter < buffer_size - 1) {
 8001164:	8afa      	ldrh	r2, [r7, #22]
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	3b01      	subs	r3, #1
 800116a:	429a      	cmp	r2, r3
 800116c:	dbdc      	blt.n	8001128 <esp_read_line+0x14>
 800116e:	e000      	b.n	8001172 <esp_read_line+0x5e>
else break;
 8001170:	bf00      	nop
}
}
*(buffer + char_counter) = '\0';
 8001172:	8afb      	ldrh	r3, [r7, #22]
 8001174:	68ba      	ldr	r2, [r7, #8]
 8001176:	4413      	add	r3, r2
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]
}
 800117c:	bf00      	nop
 800117e:	3718      	adds	r7, #24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <esp_read_char>:
// Funkcja odczytujca pojedynczy znak odebrany przez UART
char esp_read_char(UART_HandleTypeDef * handler) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
char buffer = '\0';
 800118c:	2300      	movs	r3, #0
 800118e:	73fb      	strb	r3, [r7, #15]
HAL_UART_Receive(handler, &buffer, 1, 1000);
 8001190:	f107 010f 	add.w	r1, r7, #15
 8001194:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001198:	2201      	movs	r2, #1
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f005 f8c0 	bl	8006320 <HAL_UART_Receive>
return buffer;
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
	...

080011ac <esp_send_cmd>:
// Funkcja wysyajca polecenie do moduu ESP8266
// i oczekujca na jego potwierdzenie
uint8_t esp_send_cmd(UART_HandleTypeDef * uart, char * command) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	f5ad 7d7e 	sub.w	sp, sp, #1016	; 0x3f8
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	6018      	str	r0, [r3, #0]
 80011b8:	463b      	mov	r3, r7
 80011ba:	6019      	str	r1, [r3, #0]
char response[1000]; //[30]
response[0] = '\0';
 80011bc:	f107 030c 	add.w	r3, r7, #12
 80011c0:	2200      	movs	r2, #0
 80011c2:	701a      	strb	r2, [r3, #0]
int i = 1000;//dooone
 80011c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011c8:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
esp_write_line(uart, command);
 80011cc:	463a      	mov	r2, r7
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	6811      	ldr	r1, [r2, #0]
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	f7ff ff82 	bl	80010dc <esp_write_line>
__HAL_UART_FLUSH_DRREGISTER(&huart1);
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <esp_send_cmd+0x9c>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
//i++;
//}
//strcat(esp_IP2,response);
//return 1;

while (strcmp(response, "OK") != 0 && strcmp(response, "no change") != 0 && strcmp(response, "ERROR") != 0)
 80011de:	e006      	b.n	80011ee <esp_send_cmd+0x42>
esp_read_line(uart, response, 30);
 80011e0:	f107 010c 	add.w	r1, r7, #12
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	221e      	movs	r2, #30
 80011e8:	6818      	ldr	r0, [r3, #0]
 80011ea:	f7ff ff93 	bl	8001114 <esp_read_line>
while (strcmp(response, "OK") != 0 && strcmp(response, "no change") != 0 && strcmp(response, "ERROR") != 0)
 80011ee:	f107 030c 	add.w	r3, r7, #12
 80011f2:	4916      	ldr	r1, [pc, #88]	; (800124c <esp_send_cmd+0xa0>)
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7fe fff3 	bl	80001e0 <strcmp>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d011      	beq.n	8001224 <esp_send_cmd+0x78>
 8001200:	f107 030c 	add.w	r3, r7, #12
 8001204:	4912      	ldr	r1, [pc, #72]	; (8001250 <esp_send_cmd+0xa4>)
 8001206:	4618      	mov	r0, r3
 8001208:	f7fe ffea 	bl	80001e0 <strcmp>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d008      	beq.n	8001224 <esp_send_cmd+0x78>
 8001212:	f107 030c 	add.w	r3, r7, #12
 8001216:	490f      	ldr	r1, [pc, #60]	; (8001254 <esp_send_cmd+0xa8>)
 8001218:	4618      	mov	r0, r3
 800121a:	f7fe ffe1 	bl	80001e0 <strcmp>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d1dd      	bne.n	80011e0 <esp_send_cmd+0x34>
if (strcmp(response, "ERROR") == 0) return 0;
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	490a      	ldr	r1, [pc, #40]	; (8001254 <esp_send_cmd+0xa8>)
 800122a:	4618      	mov	r0, r3
 800122c:	f7fe ffd8 	bl	80001e0 <strcmp>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d101      	bne.n	800123a <esp_send_cmd+0x8e>
 8001236:	2300      	movs	r3, #0
 8001238:	e000      	b.n	800123c <esp_send_cmd+0x90>
else return 1;
 800123a:	2301      	movs	r3, #1
}
 800123c:	4618      	mov	r0, r3
 800123e:	f507 777e 	add.w	r7, r7, #1016	; 0x3f8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20003b6c 	.word	0x20003b6c
 800124c:	0800a98c 	.word	0x0800a98c
 8001250:	0800a990 	.word	0x0800a990
 8001254:	0800a99c 	.word	0x0800a99c

08001258 <esp_send_data_and_close>:
}
//

// Funkcja wysyajca dane przez nawizane poczenie TCP
// i zamykajca to poczenie
void esp_send_data_and_close(UART_HandleTypeDef * uart, char mux_id, char * content) {
 8001258:	b590      	push	{r4, r7, lr}
 800125a:	b08b      	sub	sp, #44	; 0x2c
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	460b      	mov	r3, r1
 8001262:	607a      	str	r2, [r7, #4]
 8001264:	72fb      	strb	r3, [r7, #11]
	char cmd[17];
	sprintf(cmd, "AT+CIPSEND=%c,%d", mux_id, strlen(content));
 8001266:	7afc      	ldrb	r4, [r7, #11]
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7fe ffc3 	bl	80001f4 <strlen>
 800126e:	4603      	mov	r3, r0
 8001270:	f107 0014 	add.w	r0, r7, #20
 8001274:	4622      	mov	r2, r4
 8001276:	4917      	ldr	r1, [pc, #92]	; (80012d4 <esp_send_data_and_close+0x7c>)
 8001278:	f007 f8ce 	bl	8008418 <siprintf>
	esp_write_line(uart, cmd);
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	4619      	mov	r1, r3
 8001282:	68f8      	ldr	r0, [r7, #12]
 8001284:	f7ff ff2a 	bl	80010dc <esp_write_line>
	HAL_Delay(20);
 8001288:	2014      	movs	r0, #20
 800128a:	f002 fb1d 	bl	80038c8 <HAL_Delay>
	HAL_UART_Transmit(uart, content, strlen(content),5000 ); /// 5000
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7fe ffb0 	bl	80001f4 <strlen>
 8001294:	4603      	mov	r3, r0
 8001296:	b29a      	uxth	r2, r3
 8001298:	f241 3388 	movw	r3, #5000	; 0x1388
 800129c:	6879      	ldr	r1, [r7, #4]
 800129e:	68f8      	ldr	r0, [r7, #12]
 80012a0:	f004 ffac 	bl	80061fc <HAL_UART_Transmit>
	HAL_Delay(100);
 80012a4:	2064      	movs	r0, #100	; 0x64
 80012a6:	f002 fb0f 	bl	80038c8 <HAL_Delay>
	sprintf(cmd, "AT+CIPCLOSE=%c", esp_recv_mux);
 80012aa:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <esp_send_data_and_close+0x80>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	461a      	mov	r2, r3
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4909      	ldr	r1, [pc, #36]	; (80012dc <esp_send_data_and_close+0x84>)
 80012b8:	4618      	mov	r0, r3
 80012ba:	f007 f8ad 	bl	8008418 <siprintf>
	esp_write_line(uart, cmd);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	68f8      	ldr	r0, [r7, #12]
 80012c6:	f7ff ff09 	bl	80010dc <esp_write_line>


}
 80012ca:	bf00      	nop
 80012cc:	372c      	adds	r7, #44	; 0x2c
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd90      	pop	{r4, r7, pc}
 80012d2:	bf00      	nop
 80012d4:	0800a9b0 	.word	0x0800a9b0
 80012d8:	2000060c 	.word	0x2000060c
 80012dc:	0800a9c4 	.word	0x0800a9c4

080012e0 <esp_start_int_recv>:
// Funkcja uruchamiajca obsug przerwa
void esp_start_int_recv(UART_HandleTypeDef * uart) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	__HAL_UART_FLUSH_DRREGISTER(uart);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
	HAL_UART_Receive_IT(uart, &esp_recv_char, 1);
 80012ee:	2201      	movs	r2, #1
 80012f0:	4903      	ldr	r1, [pc, #12]	; (8001300 <esp_start_int_recv+0x20>)
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f005 f8b6 	bl	8006464 <HAL_UART_Receive_IT>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000610 	.word	0x20000610

08001304 <esp_restart_int_recv>:
// Funkcja wznawiajca obsug przerwa
void esp_restart_int_recv(UART_HandleTypeDef * uart) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
	esp_recv_flag = 0;
 800130c:	4b05      	ldr	r3, [pc, #20]	; (8001324 <esp_restart_int_recv+0x20>)
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(uart, &esp_recv_char, 1);
 8001312:	2201      	movs	r2, #1
 8001314:	4904      	ldr	r1, [pc, #16]	; (8001328 <esp_restart_int_recv+0x24>)
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f005 f8a4 	bl	8006464 <HAL_UART_Receive_IT>
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000a14 	.word	0x20000a14
 8001328:	20000610 	.word	0x20000610

0800132c <HAL_UART_RxCpltCallback>:

// Funkcja obsugujca przerwanie, wywoywana w momencie odebrania
// przez interfejs UART pojedynczego bajtu danych
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * uart) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	if (esp_recv_char == esp_pattern[esp_char_counter]) {
 8001334:	4b2c      	ldr	r3, [pc, #176]	; (80013e8 <HAL_UART_RxCpltCallback+0xbc>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	461a      	mov	r2, r3
 800133c:	4b2b      	ldr	r3, [pc, #172]	; (80013ec <HAL_UART_RxCpltCallback+0xc0>)
 800133e:	5c9a      	ldrb	r2, [r3, r2]
 8001340:	4b2b      	ldr	r3, [pc, #172]	; (80013f0 <HAL_UART_RxCpltCallback+0xc4>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	429a      	cmp	r2, r3
 8001348:	d143      	bne.n	80013d2 <HAL_UART_RxCpltCallback+0xa6>
		esp_char_counter++;
 800134a:	4b27      	ldr	r3, [pc, #156]	; (80013e8 <HAL_UART_RxCpltCallback+0xbc>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	b2db      	uxtb	r3, r3
 8001350:	3301      	adds	r3, #1
 8001352:	b2da      	uxtb	r2, r3
 8001354:	4b24      	ldr	r3, [pc, #144]	; (80013e8 <HAL_UART_RxCpltCallback+0xbc>)
 8001356:	701a      	strb	r2, [r3, #0]
		if (esp_char_counter == 5) {
 8001358:	4b23      	ldr	r3, [pc, #140]	; (80013e8 <HAL_UART_RxCpltCallback+0xbc>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	2b05      	cmp	r3, #5
 8001360:	d13a      	bne.n	80013d8 <HAL_UART_RxCpltCallback+0xac>
			// Jeli odbierzemy cig znakw "+IPD,":
			// Odczytujemy numer poczenia do zmiennej esp_recv_mux
			esp_recv_mux = esp_read_char(uart);
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7ff ff0e 	bl	8001184 <esp_read_char>
 8001368:	4603      	mov	r3, r0
 800136a:	461a      	mov	r2, r3
 800136c:	4b21      	ldr	r3, [pc, #132]	; (80013f4 <HAL_UART_RxCpltCallback+0xc8>)
 800136e:	701a      	strb	r2, [r3, #0]
			esp_read_char(uart);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ff07 	bl	8001184 <esp_read_char>
			// Odczytujemy dugo odebranych danych do esp_recv_len
			char length_str[5];
			char current_char = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	75bb      	strb	r3, [r7, #22]
			uint8_t char_counter = 0;
 800137a:	2300      	movs	r3, #0
 800137c:	75fb      	strb	r3, [r7, #23]
			do {
				current_char = esp_read_char(uart);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff ff00 	bl	8001184 <esp_read_char>
 8001384:	4603      	mov	r3, r0
 8001386:	75bb      	strb	r3, [r7, #22]
				length_str[char_counter++] = current_char;
 8001388:	7dfb      	ldrb	r3, [r7, #23]
 800138a:	1c5a      	adds	r2, r3, #1
 800138c:	75fa      	strb	r2, [r7, #23]
 800138e:	f107 0218 	add.w	r2, r7, #24
 8001392:	4413      	add	r3, r2
 8001394:	7dba      	ldrb	r2, [r7, #22]
 8001396:	f803 2c0c 	strb.w	r2, [r3, #-12]
			} while (current_char != ':');
 800139a:	7dbb      	ldrb	r3, [r7, #22]
 800139c:	2b3a      	cmp	r3, #58	; 0x3a
 800139e:	d1ee      	bne.n	800137e <HAL_UART_RxCpltCallback+0x52>

			length_str[char_counter] = '\0';
 80013a0:	7dfb      	ldrb	r3, [r7, #23]
 80013a2:	f107 0218 	add.w	r2, r7, #24
 80013a6:	4413      	add	r3, r2
 80013a8:	2200      	movs	r2, #0
 80013aa:	f803 2c0c 	strb.w	r2, [r3, #-12]
			uint16_t esp_recv_len = atoi(&length_str);
 80013ae:	f107 030c 	add.w	r3, r7, #12
 80013b2:	4618      	mov	r0, r3
 80013b4:	f006 fb82 	bl	8007abc <atoi>
 80013b8:	4603      	mov	r3, r0
 80013ba:	82bb      	strh	r3, [r7, #20]
			// Odbieramy dane do bufora esp_recv_buffer
			HAL_UART_Receive(uart, esp_recv_buffer,
 80013bc:	8aba      	ldrh	r2, [r7, #20]
 80013be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013c2:	490d      	ldr	r1, [pc, #52]	; (80013f8 <HAL_UART_RxCpltCallback+0xcc>)
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f004 ffab 	bl	8006320 <HAL_UART_Receive>
			esp_recv_len, 1000);
			esp_recv_flag = 1;
 80013ca:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <HAL_UART_RxCpltCallback+0xd0>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	701a      	strb	r2, [r3, #0]
 80013d0:	e007      	b.n	80013e2 <HAL_UART_RxCpltCallback+0xb6>

			return;
		}
	} else esp_char_counter = 0;
 80013d2:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <HAL_UART_RxCpltCallback+0xbc>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]
	// Ponowne uruchomienie przerwania
	HAL_UART_Receive_IT(uart, &esp_recv_char, 1);
 80013d8:	2201      	movs	r2, #1
 80013da:	4905      	ldr	r1, [pc, #20]	; (80013f0 <HAL_UART_RxCpltCallback+0xc4>)
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f005 f841 	bl	8006464 <HAL_UART_Receive_IT>
}
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000611 	.word	0x20000611
 80013ec:	20000a18 	.word	0x20000a18
 80013f0:	20000610 	.word	0x20000610
 80013f4:	2000060c 	.word	0x2000060c
 80013f8:	20000614 	.word	0x20000614
 80013fc:	20000a14 	.word	0x20000a14

08001400 <esp_setup>:
// Funkcja przesyajca do moduu ESP8266 polecenia konfigurujce
uint8_t esp_setup(UART_HandleTypeDef * uart, char * wifi_name, char * wifi_pass) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b09e      	sub	sp, #120	; 0x78
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
esp_char_counter = 0;
 800140c:	4b28      	ldr	r3, [pc, #160]	; (80014b0 <esp_setup+0xb0>)
 800140e:	2200      	movs	r2, #0
 8001410:	701a      	strb	r2, [r3, #0]
strcpy(esp_pattern, "+IPD,");
 8001412:	4b28      	ldr	r3, [pc, #160]	; (80014b4 <esp_setup+0xb4>)
 8001414:	4a28      	ldr	r2, [pc, #160]	; (80014b8 <esp_setup+0xb8>)
 8001416:	6810      	ldr	r0, [r2, #0]
 8001418:	6018      	str	r0, [r3, #0]
 800141a:	8892      	ldrh	r2, [r2, #4]
 800141c:	809a      	strh	r2, [r3, #4]
esp_recv_flag = 0;
 800141e:	4b27      	ldr	r3, [pc, #156]	; (80014bc <esp_setup+0xbc>)
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
char conn_str[100];
sprintf(conn_str, "AT+CWJAP_CUR=\"%s\",\"%s\"", wifi_name, wifi_pass);
 8001424:	f107 0014 	add.w	r0, r7, #20
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	4924      	ldr	r1, [pc, #144]	; (80014c0 <esp_setup+0xc0>)
 800142e:	f006 fff3 	bl	8008418 <siprintf>
HAL_Delay(500); // Oczekujemy na uruchomienie moduu
 8001432:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001436:	f002 fa47 	bl	80038c8 <HAL_Delay>
if (!esp_send_cmd(uart, "AT+CWMODE=1")) return 0;
 800143a:	4922      	ldr	r1, [pc, #136]	; (80014c4 <esp_setup+0xc4>)
 800143c:	68f8      	ldr	r0, [r7, #12]
 800143e:	f7ff feb5 	bl	80011ac <esp_send_cmd>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d101      	bne.n	800144c <esp_setup+0x4c>
 8001448:	2300      	movs	r3, #0
 800144a:	e02d      	b.n	80014a8 <esp_setup+0xa8>
if (!esp_send_cmd(uart, conn_str)) return 0;
 800144c:	f107 0314 	add.w	r3, r7, #20
 8001450:	4619      	mov	r1, r3
 8001452:	68f8      	ldr	r0, [r7, #12]
 8001454:	f7ff feaa 	bl	80011ac <esp_send_cmd>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d101      	bne.n	8001462 <esp_setup+0x62>
 800145e:	2300      	movs	r3, #0
 8001460:	e022      	b.n	80014a8 <esp_setup+0xa8>
if (!esp_send_cmd(uart, "AT+CIPMUX=1")) return 0;
 8001462:	4919      	ldr	r1, [pc, #100]	; (80014c8 <esp_setup+0xc8>)
 8001464:	68f8      	ldr	r0, [r7, #12]
 8001466:	f7ff fea1 	bl	80011ac <esp_send_cmd>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d101      	bne.n	8001474 <esp_setup+0x74>
 8001470:	2300      	movs	r3, #0
 8001472:	e019      	b.n	80014a8 <esp_setup+0xa8>
if (!esp_send_cmd(uart, "AT+CIPSERVER=1,80")) return 0;
 8001474:	4915      	ldr	r1, [pc, #84]	; (80014cc <esp_setup+0xcc>)
 8001476:	68f8      	ldr	r0, [r7, #12]
 8001478:	f7ff fe98 	bl	80011ac <esp_send_cmd>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <esp_setup+0x86>
 8001482:	2300      	movs	r3, #0
 8001484:	e010      	b.n	80014a8 <esp_setup+0xa8>
//if (!esp_send_cmd(uart, "AT+CWJAP")) return 0; // dooone
if (!esp_send_cmd(uart, "AT+CIPSTA?")) return 0; // dooone
 8001486:	4912      	ldr	r1, [pc, #72]	; (80014d0 <esp_setup+0xd0>)
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	f7ff fe8f 	bl	80011ac <esp_send_cmd>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d101      	bne.n	8001498 <esp_setup+0x98>
 8001494:	2300      	movs	r3, #0
 8001496:	e007      	b.n	80014a8 <esp_setup+0xa8>
HAL_Delay(1500); // dooone
 8001498:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800149c:	f002 fa14 	bl	80038c8 <HAL_Delay>
esp_start_int_recv(uart);
 80014a0:	68f8      	ldr	r0, [r7, #12]
 80014a2:	f7ff ff1d 	bl	80012e0 <esp_start_int_recv>
return 1;
 80014a6:	2301      	movs	r3, #1
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3778      	adds	r7, #120	; 0x78
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000611 	.word	0x20000611
 80014b4:	20000a18 	.word	0x20000a18
 80014b8:	0800a9d4 	.word	0x0800a9d4
 80014bc:	20000a14 	.word	0x20000a14
 80014c0:	0800a9dc 	.word	0x0800a9dc
 80014c4:	0800a9f4 	.word	0x0800a9f4
 80014c8:	0800aa00 	.word	0x0800aa00
 80014cc:	0800aa0c 	.word	0x0800aa0c
 80014d0:	0800a9a4 	.word	0x0800a9a4

080014d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08a      	sub	sp, #40	; 0x28
 80014d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
 80014ee:	4b38      	ldr	r3, [pc, #224]	; (80015d0 <MX_GPIO_Init+0xfc>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a37      	ldr	r2, [pc, #220]	; (80015d0 <MX_GPIO_Init+0xfc>)
 80014f4:	f043 0304 	orr.w	r3, r3, #4
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b35      	ldr	r3, [pc, #212]	; (80015d0 <MX_GPIO_Init+0xfc>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	4b31      	ldr	r3, [pc, #196]	; (80015d0 <MX_GPIO_Init+0xfc>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4a30      	ldr	r2, [pc, #192]	; (80015d0 <MX_GPIO_Init+0xfc>)
 8001510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4b2e      	ldr	r3, [pc, #184]	; (80015d0 <MX_GPIO_Init+0xfc>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	4b2a      	ldr	r3, [pc, #168]	; (80015d0 <MX_GPIO_Init+0xfc>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4a29      	ldr	r2, [pc, #164]	; (80015d0 <MX_GPIO_Init+0xfc>)
 800152c:	f043 0302 	orr.w	r3, r3, #2
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4b27      	ldr	r3, [pc, #156]	; (80015d0 <MX_GPIO_Init+0xfc>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0302 	and.w	r3, r3, #2
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	4b23      	ldr	r3, [pc, #140]	; (80015d0 <MX_GPIO_Init+0xfc>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a22      	ldr	r2, [pc, #136]	; (80015d0 <MX_GPIO_Init+0xfc>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b20      	ldr	r3, [pc, #128]	; (80015d0 <MX_GPIO_Init+0xfc>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ESP_CH_PD_Pin|DS_Pin, GPIO_PIN_SET);
 800155a:	2201      	movs	r2, #1
 800155c:	2128      	movs	r1, #40	; 0x28
 800155e:	481d      	ldr	r0, [pc, #116]	; (80015d4 <MX_GPIO_Init+0x100>)
 8001560:	f002 fd16 	bl	8003f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001564:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001568:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800156a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800156e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	4619      	mov	r1, r3
 800157a:	4816      	ldr	r0, [pc, #88]	; (80015d4 <MX_GPIO_Init+0x100>)
 800157c:	f002 fb6c 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP_CH_PD_Pin;
 8001580:	2308      	movs	r3, #8
 8001582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001584:	2301      	movs	r3, #1
 8001586:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158c:	2300      	movs	r3, #0
 800158e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESP_CH_PD_GPIO_Port, &GPIO_InitStruct);
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	4619      	mov	r1, r3
 8001596:	480f      	ldr	r0, [pc, #60]	; (80015d4 <MX_GPIO_Init+0x100>)
 8001598:	f002 fb5e 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DS_Pin;
 800159c:	2320      	movs	r3, #32
 800159e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80015a0:	2311      	movs	r3, #17
 80015a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	2300      	movs	r3, #0
 80015aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DS_GPIO_Port, &GPIO_InitStruct);
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	4619      	mov	r1, r3
 80015b2:	4808      	ldr	r0, [pc, #32]	; (80015d4 <MX_GPIO_Init+0x100>)
 80015b4:	f002 fb50 	bl	8003c58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015b8:	2200      	movs	r2, #0
 80015ba:	2100      	movs	r1, #0
 80015bc:	2028      	movs	r0, #40	; 0x28
 80015be:	f002 fa82 	bl	8003ac6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015c2:	2028      	movs	r0, #40	; 0x28
 80015c4:	f002 fa9b 	bl	8003afe <HAL_NVIC_EnableIRQ>

}
 80015c8:	bf00      	nop
 80015ca:	3728      	adds	r7, #40	; 0x28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40023800 	.word	0x40023800
 80015d4:	40020400 	.word	0x40020400

080015d8 <HAL_GPIO_EXTI_Callback>:

void Log_Time(void); // pobranie aktualnego czasu i wpisanie aktualnego loga

// tu powinna by tylko deklaracja funkcji, a poniej maina jej ciao, no ale dobra
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) // funkcja z redefinicji
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	80fb      	strh	r3, [r7, #6]

	  Log_Time();
 80015e2:	f000 f9a9 	bl	8001938 <Log_Time>
	//interrupt++;

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <set_led_brightness>:


// Funkcja obliczajca korekcj gamma i ustawiajca jasno diody
void set_led_brightness(TIM_HandleTypeDef * timer,
		uint32_t channel, uint8_t brightness)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	4613      	mov	r3, r2
 80015fc:	71fb      	strb	r3, [r7, #7]
	int32_t value = powf((double) brightness / 255.0, 2.2) * 49999;
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe ff97 	bl	8000534 <__aeabi_ui2d>
 8001606:	a320      	add	r3, pc, #128	; (adr r3, 8001688 <set_led_brightness+0x98>)
 8001608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160c:	f7ff f936 	bl	800087c <__aeabi_ddiv>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	4610      	mov	r0, r2
 8001616:	4619      	mov	r1, r3
 8001618:	f7ff fade 	bl	8000bd8 <__aeabi_d2f>
 800161c:	4603      	mov	r3, r0
 800161e:	eddf 0a18 	vldr	s1, [pc, #96]	; 8001680 <set_led_brightness+0x90>
 8001622:	ee00 3a10 	vmov	s0, r3
 8001626:	f005 fe05 	bl	8007234 <powf>
 800162a:	eef0 7a40 	vmov.f32	s15, s0
 800162e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001684 <set_led_brightness+0x94>
 8001632:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001636:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800163a:	ee17 3a90 	vmov	r3, s15
 800163e:	617b      	str	r3, [r7, #20]
	__HAL_TIM_SET_COMPARE(timer, channel, value);
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d104      	bne.n	8001650 <set_led_brightness+0x60>
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	697a      	ldr	r2, [r7, #20]
 800164c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800164e:	e013      	b.n	8001678 <set_led_brightness+0x88>
	__HAL_TIM_SET_COMPARE(timer, channel, value);
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	2b04      	cmp	r3, #4
 8001654:	d104      	bne.n	8001660 <set_led_brightness+0x70>
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800165e:	e00b      	b.n	8001678 <set_led_brightness+0x88>
	__HAL_TIM_SET_COMPARE(timer, channel, value);
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	2b08      	cmp	r3, #8
 8001664:	d104      	bne.n	8001670 <set_led_brightness+0x80>
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800166e:	e003      	b.n	8001678 <set_led_brightness+0x88>
	__HAL_TIM_SET_COMPARE(timer, channel, value);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001678:	bf00      	nop
 800167a:	3718      	adds	r7, #24
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	400ccccd 	.word	0x400ccccd
 8001684:	47434f00 	.word	0x47434f00
 8001688:	00000000 	.word	0x00000000
 800168c:	406fe000 	.word	0x406fe000

08001690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	int web_state=0; // stan jako niezalogowany
 8001696:	2300      	movs	r3, #0
 8001698:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800169a:	f002 f8a3 	bl	80037e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800169e:	f000 f8e1 	bl	8001864 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a2:	f7ff ff17 	bl	80014d4 <MX_GPIO_Init>
  MX_TIM1_Init();
 80016a6:	f000 fb6f 	bl	8001d88 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80016aa:	f000 fcd7 	bl	800205c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80016ae:	f000 fc07 	bl	8001ec0 <MX_TIM2_Init>
  MX_RTC_Init();
 80016b2:	f000 f99d 	bl	80019f0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80016b6:	2100      	movs	r1, #0
 80016b8:	4859      	ldr	r0, [pc, #356]	; (8001820 <main+0x190>)
 80016ba:	f004 fbad 	bl	8005e18 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80016be:	2104      	movs	r1, #4
 80016c0:	4857      	ldr	r0, [pc, #348]	; (8001820 <main+0x190>)
 80016c2:	f004 fba9 	bl	8005e18 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80016c6:	2108      	movs	r1, #8
 80016c8:	4855      	ldr	r0, [pc, #340]	; (8001820 <main+0x190>)
 80016ca:	f004 fba5 	bl	8005e18 <HAL_TIMEx_PWMN_Start>


  if(ds18b20_init() != HAL_OK) Error_Handler();
 80016ce:	f7ff fc4f 	bl	8000f70 <ds18b20_init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <main+0x4c>
 80016d8:	f000 f984 	bl	80019e4 <Error_Handler>
  //if(ds18b20_read_address(ds1)!= HAL_OK)Error_Handler(); // do odczytywania adresw czujnikw

  web_def(); // przepisanie stron internetowych
 80016dc:	f001 f81e 	bl	800271c <web_def>
//  if (esp_setup(&huart1, "BUS OBSERWACYJNY 1504", "HUNDERTWASSERHAUS"))
//	  set_color(100, 100, 0);
//  else
//	  set_color(30, 30, 0);           //////// Docelowy router

  if (esp_setup(&huart1, "BUS OBSERWACYJNY 1504", "HUNDERTWASSERHAUS"))
 80016e0:	4a50      	ldr	r2, [pc, #320]	; (8001824 <main+0x194>)
 80016e2:	4951      	ldr	r1, [pc, #324]	; (8001828 <main+0x198>)
 80016e4:	4851      	ldr	r0, [pc, #324]	; (800182c <main+0x19c>)
 80016e6:	f7ff fe8b 	bl	8001400 <esp_setup>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d005      	beq.n	80016fc <main+0x6c>
	  set_color(100, 100, 0);
 80016f0:	2200      	movs	r2, #0
 80016f2:	2164      	movs	r1, #100	; 0x64
 80016f4:	2064      	movs	r0, #100	; 0x64
 80016f6:	f000 f953 	bl	80019a0 <set_color>
 80016fa:	e004      	b.n	8001706 <main+0x76>
  else
	  set_color(30, 30, 0);
 80016fc:	2200      	movs	r2, #0
 80016fe:	211e      	movs	r1, #30
 8001700:	201e      	movs	r0, #30
 8001702:	f000 f94d 	bl	80019a0 <set_color>
	//esp_send_data_and_close(&huart1, esp_recv_mux, webpage); // dodaem, eby wysyao stron zanim wejdzie do while
	//esp_restart_int_recv(&huart1);


  //  //set time
    if(HAL_RTCEx_BKUPRead(&hrtc,RTC_BKP_DR1) != 0x32F2) // prba zrobienia, eby si nie resetowao
 8001706:	2101      	movs	r1, #1
 8001708:	4849      	ldr	r0, [pc, #292]	; (8001830 <main+0x1a0>)
 800170a:	f003 fd09 	bl	8005120 <HAL_RTCEx_BKUPRead>
 800170e:	4603      	mov	r3, r0
 8001710:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8001714:	4293      	cmp	r3, r2
 8001716:	d00d      	beq.n	8001734 <main+0xa4>
    {
    sTime.Hours = 0;
 8001718:	4b46      	ldr	r3, [pc, #280]	; (8001834 <main+0x1a4>)
 800171a:	2200      	movs	r2, #0
 800171c:	701a      	strb	r2, [r3, #0]
    sTime.Minutes = 0;
 800171e:	4b45      	ldr	r3, [pc, #276]	; (8001834 <main+0x1a4>)
 8001720:	2200      	movs	r2, #0
 8001722:	705a      	strb	r2, [r3, #1]
    sTime.Seconds = 0;
 8001724:	4b43      	ldr	r3, [pc, #268]	; (8001834 <main+0x1a4>)
 8001726:	2200      	movs	r2, #0
 8001728:	709a      	strb	r2, [r3, #2]
    HAL_RTC_SetTime(&hrtc,&sTime, RTC_FORMAT_BIN);
 800172a:	2200      	movs	r2, #0
 800172c:	4941      	ldr	r1, [pc, #260]	; (8001834 <main+0x1a4>)
 800172e:	4840      	ldr	r0, [pc, #256]	; (8001830 <main+0x1a0>)
 8001730:	f003 fa55 	bl	8004bde <HAL_RTC_SetTime>
    }

    sDate.Date = 22;
 8001734:	4b40      	ldr	r3, [pc, #256]	; (8001838 <main+0x1a8>)
 8001736:	2216      	movs	r2, #22
 8001738:	709a      	strb	r2, [r3, #2]
    sDate.Month = RTC_MONTH_NOVEMBER;
 800173a:	4b3f      	ldr	r3, [pc, #252]	; (8001838 <main+0x1a8>)
 800173c:	2211      	movs	r2, #17
 800173e:	705a      	strb	r2, [r3, #1]
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001740:	4b3d      	ldr	r3, [pc, #244]	; (8001838 <main+0x1a8>)
 8001742:	2201      	movs	r2, #1
 8001744:	701a      	strb	r2, [r3, #0]
    sDate.Year = 22;
 8001746:	4b3c      	ldr	r3, [pc, #240]	; (8001838 <main+0x1a8>)
 8001748:	2216      	movs	r2, #22
 800174a:	70da      	strb	r2, [r3, #3]
    HAL_RTC_SetDate(&hrtc,&sDate, RTC_FORMAT_BIN);
 800174c:	2200      	movs	r2, #0
 800174e:	493a      	ldr	r1, [pc, #232]	; (8001838 <main+0x1a8>)
 8001750:	4837      	ldr	r0, [pc, #220]	; (8001830 <main+0x1a0>)
 8001752:	f003 fb5f 	bl	8004e14 <HAL_RTC_SetDate>
//	  esp_send_data_and_close(&huart1, esp_recv_mux, frontpage);
//	  HAL_Delay(15000);



	  if (esp_recv_flag == 1)
 8001756:	4b39      	ldr	r3, [pc, #228]	; (800183c <main+0x1ac>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	b2db      	uxtb	r3, r3
 800175c:	2b01      	cmp	r3, #1
 800175e:	d104      	bne.n	800176a <main+0xda>
	  {

		select_web(&huart1, &web_state); // &
 8001760:	1d3b      	adds	r3, r7, #4
 8001762:	4619      	mov	r1, r3
 8001764:	4831      	ldr	r0, [pc, #196]	; (800182c <main+0x19c>)
 8001766:	f000 fcf3 	bl	8002150 <select_web>


	  }


	  if (interrupt_flag == 1){
 800176a:	4b35      	ldr	r3, [pc, #212]	; (8001840 <main+0x1b0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d101      	bne.n	8001776 <main+0xe6>
	  Log_Time();
 8001772:	f000 f8e1 	bl	8001938 <Log_Time>
	  }

	  ds18b20_start_measure(ds1);
 8001776:	4833      	ldr	r0, [pc, #204]	; (8001844 <main+0x1b4>)
 8001778:	f7ff fc31 	bl	8000fde <ds18b20_start_measure>
	  temperature1 = ds18b20_get_temp(ds1);
 800177c:	4831      	ldr	r0, [pc, #196]	; (8001844 <main+0x1b4>)
 800177e:	f7ff fc6d 	bl	800105c <ds18b20_get_temp>
 8001782:	eef0 7a40 	vmov.f32	s15, s0
 8001786:	4b30      	ldr	r3, [pc, #192]	; (8001848 <main+0x1b8>)
 8001788:	edc3 7a00 	vstr	s15, [r3]
	  sprintf(temp_char_air,"%0.1f",temperature1);
 800178c:	4b2e      	ldr	r3, [pc, #184]	; (8001848 <main+0x1b8>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe fef1 	bl	8000578 <__aeabi_f2d>
 8001796:	4602      	mov	r2, r0
 8001798:	460b      	mov	r3, r1
 800179a:	492c      	ldr	r1, [pc, #176]	; (800184c <main+0x1bc>)
 800179c:	482c      	ldr	r0, [pc, #176]	; (8001850 <main+0x1c0>)
 800179e:	f006 fe3b 	bl	8008418 <siprintf>

	  ds18b20_start_measure(ds2);
 80017a2:	482c      	ldr	r0, [pc, #176]	; (8001854 <main+0x1c4>)
 80017a4:	f7ff fc1b 	bl	8000fde <ds18b20_start_measure>
	  temperature2 = ds18b20_get_temp(ds2);
 80017a8:	482a      	ldr	r0, [pc, #168]	; (8001854 <main+0x1c4>)
 80017aa:	f7ff fc57 	bl	800105c <ds18b20_get_temp>
 80017ae:	eef0 7a40 	vmov.f32	s15, s0
 80017b2:	4b29      	ldr	r3, [pc, #164]	; (8001858 <main+0x1c8>)
 80017b4:	edc3 7a00 	vstr	s15, [r3]
	  sprintf(temp_char_water,"%0.1f",temperature2);
 80017b8:	4b27      	ldr	r3, [pc, #156]	; (8001858 <main+0x1c8>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fedb 	bl	8000578 <__aeabi_f2d>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	4921      	ldr	r1, [pc, #132]	; (800184c <main+0x1bc>)
 80017c8:	4824      	ldr	r0, [pc, #144]	; (800185c <main+0x1cc>)
 80017ca:	f006 fe25 	bl	8008418 <siprintf>

	  //strcat(&heizung[216], temp_char);
	  heizung[232] = temp_char_air[0];
 80017ce:	4b20      	ldr	r3, [pc, #128]	; (8001850 <main+0x1c0>)
 80017d0:	781a      	ldrb	r2, [r3, #0]
 80017d2:	4b23      	ldr	r3, [pc, #140]	; (8001860 <main+0x1d0>)
 80017d4:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
	  heizung[233] = temp_char_air[1];
 80017d8:	4b1d      	ldr	r3, [pc, #116]	; (8001850 <main+0x1c0>)
 80017da:	785a      	ldrb	r2, [r3, #1]
 80017dc:	4b20      	ldr	r3, [pc, #128]	; (8001860 <main+0x1d0>)
 80017de:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
	  heizung[234] = temp_char_air[2];
 80017e2:	4b1b      	ldr	r3, [pc, #108]	; (8001850 <main+0x1c0>)
 80017e4:	789a      	ldrb	r2, [r3, #2]
 80017e6:	4b1e      	ldr	r3, [pc, #120]	; (8001860 <main+0x1d0>)
 80017e8:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
	  heizung[235] = temp_char_air[3];
 80017ec:	4b18      	ldr	r3, [pc, #96]	; (8001850 <main+0x1c0>)
 80017ee:	78da      	ldrb	r2, [r3, #3]
 80017f0:	4b1b      	ldr	r3, [pc, #108]	; (8001860 <main+0x1d0>)
 80017f2:	f883 20eb 	strb.w	r2, [r3, #235]	; 0xeb

	  heizung[285] = temp_char_water[0];
 80017f6:	4b19      	ldr	r3, [pc, #100]	; (800185c <main+0x1cc>)
 80017f8:	781a      	ldrb	r2, [r3, #0]
 80017fa:	4b19      	ldr	r3, [pc, #100]	; (8001860 <main+0x1d0>)
 80017fc:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
	  heizung[286] = temp_char_water[1];
 8001800:	4b16      	ldr	r3, [pc, #88]	; (800185c <main+0x1cc>)
 8001802:	785a      	ldrb	r2, [r3, #1]
 8001804:	4b16      	ldr	r3, [pc, #88]	; (8001860 <main+0x1d0>)
 8001806:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
	  heizung[287] = temp_char_water[2];
 800180a:	4b14      	ldr	r3, [pc, #80]	; (800185c <main+0x1cc>)
 800180c:	789a      	ldrb	r2, [r3, #2]
 800180e:	4b14      	ldr	r3, [pc, #80]	; (8001860 <main+0x1d0>)
 8001810:	f883 211f 	strb.w	r2, [r3, #287]	; 0x11f
	  heizung[288] = temp_char_water[3];
 8001814:	4b11      	ldr	r3, [pc, #68]	; (800185c <main+0x1cc>)
 8001816:	78da      	ldrb	r2, [r3, #3]
 8001818:	4b11      	ldr	r3, [pc, #68]	; (8001860 <main+0x1d0>)
 800181a:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
	  if (esp_recv_flag == 1)
 800181e:	e79a      	b.n	8001756 <main+0xc6>
 8001820:	20003adc 	.word	0x20003adc
 8001824:	0800aa20 	.word	0x0800aa20
 8001828:	0800aa34 	.word	0x0800aa34
 800182c:	20003b6c 	.word	0x20003b6c
 8001830:	20002cc8 	.word	0x20002cc8
 8001834:	20000a24 	.word	0x20000a24
 8001838:	20002cc0 	.word	0x20002cc0
 800183c:	20000a14 	.word	0x20000a14
 8001840:	20000208 	.word	0x20000208
 8001844:	20000000 	.word	0x20000000
 8001848:	20000a20 	.word	0x20000a20
 800184c:	0800aa4c 	.word	0x0800aa4c
 8001850:	20002c98 	.word	0x20002c98
 8001854:	20000008 	.word	0x20000008
 8001858:	200038e4 	.word	0x200038e4
 800185c:	200038dc 	.word	0x200038dc
 8001860:	20000a38 	.word	0x20000a38

08001864 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b094      	sub	sp, #80	; 0x50
 8001868:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800186a:	f107 0320 	add.w	r3, r7, #32
 800186e:	2230      	movs	r2, #48	; 0x30
 8001870:	2100      	movs	r1, #0
 8001872:	4618      	mov	r0, r3
 8001874:	f006 f95e 	bl	8007b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001878:	f107 030c 	add.w	r3, r7, #12
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001888:	2300      	movs	r3, #0
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	4b28      	ldr	r3, [pc, #160]	; (8001930 <SystemClock_Config+0xcc>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001890:	4a27      	ldr	r2, [pc, #156]	; (8001930 <SystemClock_Config+0xcc>)
 8001892:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001896:	6413      	str	r3, [r2, #64]	; 0x40
 8001898:	4b25      	ldr	r3, [pc, #148]	; (8001930 <SystemClock_Config+0xcc>)
 800189a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a4:	2300      	movs	r3, #0
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	4b22      	ldr	r3, [pc, #136]	; (8001934 <SystemClock_Config+0xd0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a21      	ldr	r2, [pc, #132]	; (8001934 <SystemClock_Config+0xd0>)
 80018ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80018b2:	6013      	str	r3, [r2, #0]
 80018b4:	4b1f      	ldr	r3, [pc, #124]	; (8001934 <SystemClock_Config+0xd0>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018bc:	607b      	str	r3, [r7, #4]
 80018be:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80018c0:	2305      	movs	r3, #5
 80018c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80018ca:	2301      	movs	r3, #1
 80018cc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ce:	2302      	movs	r3, #2
 80018d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018d8:	2304      	movs	r3, #4
 80018da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80018dc:	2364      	movs	r3, #100	; 0x64
 80018de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018e0:	2302      	movs	r3, #2
 80018e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018e4:	2304      	movs	r3, #4
 80018e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e8:	f107 0320 	add.w	r3, r7, #32
 80018ec:	4618      	mov	r0, r3
 80018ee:	f002 fb81 	bl	8003ff4 <HAL_RCC_OscConfig>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80018f8:	f000 f874 	bl	80019e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018fc:	230f      	movs	r3, #15
 80018fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001900:	2302      	movs	r3, #2
 8001902:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800190c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001912:	f107 030c 	add.w	r3, r7, #12
 8001916:	2103      	movs	r1, #3
 8001918:	4618      	mov	r0, r3
 800191a:	f002 fde3 	bl	80044e4 <HAL_RCC_ClockConfig>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001924:	f000 f85e 	bl	80019e4 <Error_Handler>
  }
}
 8001928:	bf00      	nop
 800192a:	3750      	adds	r7, #80	; 0x50
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40023800 	.word	0x40023800
 8001934:	40007000 	.word	0x40007000

08001938 <Log_Time>:

/* USER CODE BEGIN 4 */

void Log_Time(void){
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0

	int i=644;
 800193e:	f44f 7321 	mov.w	r3, #644	; 0x284
 8001942:	607b      	str	r3, [r7, #4]

	  HAL_RTC_GetTime(&hrtc,&sTime, RTC_FORMAT_BIN);
 8001944:	2200      	movs	r2, #0
 8001946:	4912      	ldr	r1, [pc, #72]	; (8001990 <Log_Time+0x58>)
 8001948:	4812      	ldr	r0, [pc, #72]	; (8001994 <Log_Time+0x5c>)
 800194a:	f003 fa05 	bl	8004d58 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc,&sDate, RTC_FORMAT_BIN);
 800194e:	2200      	movs	r2, #0
 8001950:	4911      	ldr	r1, [pc, #68]	; (8001998 <Log_Time+0x60>)
 8001952:	4810      	ldr	r0, [pc, #64]	; (8001994 <Log_Time+0x5c>)
 8001954:	f003 fb05 	bl	8004f62 <HAL_RTC_GetDate>
	  presence[299]=(char*)sTime.Seconds;
 8001958:	4b0d      	ldr	r3, [pc, #52]	; (8001990 <Log_Time+0x58>)
 800195a:	789a      	ldrb	r2, [r3, #2]
 800195c:	4b0f      	ldr	r3, [pc, #60]	; (800199c <Log_Time+0x64>)
 800195e:	f883 212b 	strb.w	r2, [r3, #299]	; 0x12b

	  while(i>311){
 8001962:	e00b      	b.n	800197c <Log_Time+0x44>
		  presence[i]=presence[i-37];
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3b25      	subs	r3, #37	; 0x25
 8001968:	4a0c      	ldr	r2, [pc, #48]	; (800199c <Log_Time+0x64>)
 800196a:	5cd1      	ldrb	r1, [r2, r3]
 800196c:	4a0b      	ldr	r2, [pc, #44]	; (800199c <Log_Time+0x64>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4413      	add	r3, r2
 8001972:	460a      	mov	r2, r1
 8001974:	701a      	strb	r2, [r3, #0]
		  i--;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	3b01      	subs	r3, #1
 800197a:	607b      	str	r3, [r7, #4]
	  while(i>311){
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8001982:	daef      	bge.n	8001964 <Log_Time+0x2c>
	  //presence_page(UART_HandleTypeDef * uart ,*web_state);
	  //esp_send_data_and_close(&huart1, esp_recv_mux, presence);

	  //interrupt_flag=0;

}
 8001984:	bf00      	nop
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000a24 	.word	0x20000a24
 8001994:	20002cc8 	.word	0x20002cc8
 8001998:	20002cc0 	.word	0x20002cc0
 800199c:	20000d58 	.word	0x20000d58

080019a0 <set_color>:

void set_color(uint8_t red, uint8_t green, uint8_t blue)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	71fb      	strb	r3, [r7, #7]
 80019aa:	460b      	mov	r3, r1
 80019ac:	71bb      	strb	r3, [r7, #6]
 80019ae:	4613      	mov	r3, r2
 80019b0:	717b      	strb	r3, [r7, #5]
	set_led_brightness(&htim1, TIM_CHANNEL_2, red);
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	461a      	mov	r2, r3
 80019b6:	2104      	movs	r1, #4
 80019b8:	4809      	ldr	r0, [pc, #36]	; (80019e0 <set_color+0x40>)
 80019ba:	f7ff fe19 	bl	80015f0 <set_led_brightness>
	set_led_brightness(&htim1, TIM_CHANNEL_3, green);
 80019be:	79bb      	ldrb	r3, [r7, #6]
 80019c0:	461a      	mov	r2, r3
 80019c2:	2108      	movs	r1, #8
 80019c4:	4806      	ldr	r0, [pc, #24]	; (80019e0 <set_color+0x40>)
 80019c6:	f7ff fe13 	bl	80015f0 <set_led_brightness>
	set_led_brightness(&htim1, TIM_CHANNEL_1, blue);
 80019ca:	797b      	ldrb	r3, [r7, #5]
 80019cc:	461a      	mov	r2, r3
 80019ce:	2100      	movs	r1, #0
 80019d0:	4803      	ldr	r0, [pc, #12]	; (80019e0 <set_color+0x40>)
 80019d2:	f7ff fe0d 	bl	80015f0 <set_led_brightness>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	20003adc 	.word	0x20003adc

080019e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019e8:	b672      	cpsid	i
}
 80019ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019ec:	e7fe      	b.n	80019ec <Error_Handler+0x8>
	...

080019f0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80019f6:	1d3b      	adds	r3, r7, #4
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001a04:	2300      	movs	r3, #0
 8001a06:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a08:	4b24      	ldr	r3, [pc, #144]	; (8001a9c <MX_RTC_Init+0xac>)
 8001a0a:	4a25      	ldr	r2, [pc, #148]	; (8001aa0 <MX_RTC_Init+0xb0>)
 8001a0c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001a0e:	4b23      	ldr	r3, [pc, #140]	; (8001a9c <MX_RTC_Init+0xac>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001a14:	4b21      	ldr	r3, [pc, #132]	; (8001a9c <MX_RTC_Init+0xac>)
 8001a16:	227f      	movs	r2, #127	; 0x7f
 8001a18:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001a1a:	4b20      	ldr	r3, [pc, #128]	; (8001a9c <MX_RTC_Init+0xac>)
 8001a1c:	22ff      	movs	r2, #255	; 0xff
 8001a1e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001a20:	4b1e      	ldr	r3, [pc, #120]	; (8001a9c <MX_RTC_Init+0xac>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a26:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <MX_RTC_Init+0xac>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a2c:	4b1b      	ldr	r3, [pc, #108]	; (8001a9c <MX_RTC_Init+0xac>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a32:	481a      	ldr	r0, [pc, #104]	; (8001a9c <MX_RTC_Init+0xac>)
 8001a34:	f003 f842 	bl	8004abc <HAL_RTC_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001a3e:	f7ff ffd1 	bl	80019e4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001a56:	1d3b      	adds	r3, r7, #4
 8001a58:	2201      	movs	r2, #1
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	480f      	ldr	r0, [pc, #60]	; (8001a9c <MX_RTC_Init+0xac>)
 8001a5e:	f003 f8be 	bl	8004bde <HAL_RTC_SetTime>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001a68:	f7ff ffbc 	bl	80019e4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001a70:	2301      	movs	r3, #1
 8001a72:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001a74:	2301      	movs	r3, #1
 8001a76:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001a7c:	463b      	mov	r3, r7
 8001a7e:	2201      	movs	r2, #1
 8001a80:	4619      	mov	r1, r3
 8001a82:	4806      	ldr	r0, [pc, #24]	; (8001a9c <MX_RTC_Init+0xac>)
 8001a84:	f003 f9c6 	bl	8004e14 <HAL_RTC_SetDate>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001a8e:	f7ff ffa9 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001a92:	bf00      	nop
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20002cc8 	.word	0x20002cc8
 8001aa0:	40002800 	.word	0x40002800

08001aa4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b088      	sub	sp, #32
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001aac:	f107 0308 	add.w	r3, r7, #8
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]
 8001abc:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a0c      	ldr	r2, [pc, #48]	; (8001af4 <HAL_RTC_MspInit+0x50>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d111      	bne.n	8001aec <HAL_RTC_MspInit+0x48>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001acc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ad0:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ad2:	f107 0308 	add.w	r3, r7, #8
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f002 ff00 	bl	80048dc <HAL_RCCEx_PeriphCLKConfig>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001ae2:	f7ff ff7f 	bl	80019e4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001ae6:	4b04      	ldr	r3, [pc, #16]	; (8001af8 <HAL_RTC_MspInit+0x54>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001aec:	bf00      	nop
 8001aee:	3720      	adds	r7, #32
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40002800 	.word	0x40002800
 8001af8:	42470e3c 	.word	0x42470e3c

08001afc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]
 8001b06:	4b10      	ldr	r3, [pc, #64]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0a:	4a0f      	ldr	r2, [pc, #60]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b10:	6453      	str	r3, [r2, #68]	; 0x44
 8001b12:	4b0d      	ldr	r3, [pc, #52]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b1a:	607b      	str	r3, [r7, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	603b      	str	r3, [r7, #0]
 8001b22:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	4a08      	ldr	r2, [pc, #32]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b2e:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b36:	603b      	str	r3, [r7, #0]
 8001b38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	40023800 	.word	0x40023800

08001b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b50:	e7fe      	b.n	8001b50 <NMI_Handler+0x4>

08001b52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b56:	e7fe      	b.n	8001b56 <HardFault_Handler+0x4>

08001b58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b5c:	e7fe      	b.n	8001b5c <MemManage_Handler+0x4>

08001b5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b62:	e7fe      	b.n	8001b62 <BusFault_Handler+0x4>

08001b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b68:	e7fe      	b.n	8001b68 <UsageFault_Handler+0x4>

08001b6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b98:	f001 fe76 	bl	8003888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b9c:	bf00      	nop
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ba4:	4802      	ldr	r0, [pc, #8]	; (8001bb0 <TIM2_IRQHandler+0x10>)
 8001ba6:	f003 fbcc 	bl	8005342 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20003b24 	.word	0x20003b24

08001bb4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001bb8:	4802      	ldr	r0, [pc, #8]	; (8001bc4 <USART1_IRQHandler+0x10>)
 8001bba:	f004 fc83 	bl	80064c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20003b6c 	.word	0x20003b6c

08001bc8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001bcc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001bd0:	f002 f9f8 	bl	8003fc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bd4:	bf00      	nop
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
	return 1;
 8001bdc:	2301      	movs	r3, #1
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <_kill>:

int _kill(int pid, int sig)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bf2:	f005 ff67 	bl	8007ac4 <__errno>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2216      	movs	r2, #22
 8001bfa:	601a      	str	r2, [r3, #0]
	return -1;
 8001bfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <_exit>:

void _exit (int status)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c10:	f04f 31ff 	mov.w	r1, #4294967295
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f7ff ffe7 	bl	8001be8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c1a:	e7fe      	b.n	8001c1a <_exit+0x12>

08001c1c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]
 8001c2c:	e00a      	b.n	8001c44 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c2e:	f3af 8000 	nop.w
 8001c32:	4601      	mov	r1, r0
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	1c5a      	adds	r2, r3, #1
 8001c38:	60ba      	str	r2, [r7, #8]
 8001c3a:	b2ca      	uxtb	r2, r1
 8001c3c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	3301      	adds	r3, #1
 8001c42:	617b      	str	r3, [r7, #20]
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	dbf0      	blt.n	8001c2e <_read+0x12>
	}

return len;
 8001c4c:	687b      	ldr	r3, [r7, #4]
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b086      	sub	sp, #24
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	60f8      	str	r0, [r7, #12]
 8001c5e:	60b9      	str	r1, [r7, #8]
 8001c60:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]
 8001c66:	e009      	b.n	8001c7c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	1c5a      	adds	r2, r3, #1
 8001c6c:	60ba      	str	r2, [r7, #8]
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	617b      	str	r3, [r7, #20]
 8001c7c:	697a      	ldr	r2, [r7, #20]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	dbf1      	blt.n	8001c68 <_write+0x12>
	}
	return len;
 8001c84:	687b      	ldr	r3, [r7, #4]
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3718      	adds	r7, #24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <_close>:

int _close(int file)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	b083      	sub	sp, #12
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
	return -1;
 8001c96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
 8001cae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cb6:	605a      	str	r2, [r3, #4]
	return 0;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <_isatty>:

int _isatty(int file)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
	return 1;
 8001cce:	2301      	movs	r3, #1
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
	return 0;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
	...

08001cf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d00:	4a14      	ldr	r2, [pc, #80]	; (8001d54 <_sbrk+0x5c>)
 8001d02:	4b15      	ldr	r3, [pc, #84]	; (8001d58 <_sbrk+0x60>)
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d0c:	4b13      	ldr	r3, [pc, #76]	; (8001d5c <_sbrk+0x64>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d102      	bne.n	8001d1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d14:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <_sbrk+0x64>)
 8001d16:	4a12      	ldr	r2, [pc, #72]	; (8001d60 <_sbrk+0x68>)
 8001d18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d1a:	4b10      	ldr	r3, [pc, #64]	; (8001d5c <_sbrk+0x64>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d207      	bcs.n	8001d38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d28:	f005 fecc 	bl	8007ac4 <__errno>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	220c      	movs	r2, #12
 8001d30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d32:	f04f 33ff 	mov.w	r3, #4294967295
 8001d36:	e009      	b.n	8001d4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d38:	4b08      	ldr	r3, [pc, #32]	; (8001d5c <_sbrk+0x64>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d3e:	4b07      	ldr	r3, [pc, #28]	; (8001d5c <_sbrk+0x64>)
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4413      	add	r3, r2
 8001d46:	4a05      	ldr	r2, [pc, #20]	; (8001d5c <_sbrk+0x64>)
 8001d48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3718      	adds	r7, #24
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20020000 	.word	0x20020000
 8001d58:	00000400 	.word	0x00000400
 8001d5c:	2000020c 	.word	0x2000020c
 8001d60:	20003bc8 	.word	0x20003bc8

08001d64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <SystemInit+0x20>)
 8001d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d6e:	4a05      	ldr	r2, [pc, #20]	; (8001d84 <SystemInit+0x20>)
 8001d70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b092      	sub	sp, #72	; 0x48
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d8e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	60da      	str	r2, [r3, #12]
 8001da6:	611a      	str	r2, [r3, #16]
 8001da8:	615a      	str	r2, [r3, #20]
 8001daa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001dac:	1d3b      	adds	r3, r7, #4
 8001dae:	2220      	movs	r2, #32
 8001db0:	2100      	movs	r1, #0
 8001db2:	4618      	mov	r0, r3
 8001db4:	f005 febe 	bl	8007b34 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001db8:	4b3f      	ldr	r3, [pc, #252]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001dba:	4a40      	ldr	r2, [pc, #256]	; (8001ebc <MX_TIM1_Init+0x134>)
 8001dbc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4;
 8001dbe:	4b3e      	ldr	r3, [pc, #248]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001dc0:	2204      	movs	r2, #4
 8001dc2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc4:	4b3c      	ldr	r3, [pc, #240]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49999;
 8001dca:	4b3b      	ldr	r3, [pc, #236]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001dcc:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001dd0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd2:	4b39      	ldr	r3, [pc, #228]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001dd8:	4b37      	ldr	r3, [pc, #220]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dde:	4b36      	ldr	r3, [pc, #216]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001de4:	4834      	ldr	r0, [pc, #208]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001de6:	f003 fa5d 	bl	80052a4 <HAL_TIM_PWM_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001df0:	f7ff fdf8 	bl	80019e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001df4:	2300      	movs	r3, #0
 8001df6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dfc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e00:	4619      	mov	r1, r3
 8001e02:	482d      	ldr	r0, [pc, #180]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001e04:	f004 f8b4 	bl	8005f70 <HAL_TIMEx_MasterConfigSynchronization>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001e0e:	f7ff fde9 	bl	80019e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e12:	2360      	movs	r3, #96	; 0x60
 8001e14:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8001e1e:	2308      	movs	r3, #8
 8001e20:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e26:	2300      	movs	r3, #0
 8001e28:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e32:	2200      	movs	r2, #0
 8001e34:	4619      	mov	r1, r3
 8001e36:	4820      	ldr	r0, [pc, #128]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001e38:	f003 fb8c 	bl	8005554 <HAL_TIM_PWM_ConfigChannel>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001e42:	f7ff fdcf 	bl	80019e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e4a:	2204      	movs	r2, #4
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	481a      	ldr	r0, [pc, #104]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001e50:	f003 fb80 	bl	8005554 <HAL_TIM_PWM_ConfigChannel>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001e5a:	f7ff fdc3 	bl	80019e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e62:	2208      	movs	r2, #8
 8001e64:	4619      	mov	r1, r3
 8001e66:	4814      	ldr	r0, [pc, #80]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001e68:	f003 fb74 	bl	8005554 <HAL_TIM_PWM_ConfigChannel>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001e72:	f7ff fdb7 	bl	80019e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e76:	2300      	movs	r3, #0
 8001e78:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e86:	2300      	movs	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e8e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	4619      	mov	r1, r3
 8001e98:	4807      	ldr	r0, [pc, #28]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001e9a:	f004 f8d7 	bl	800604c <HAL_TIMEx_ConfigBreakDeadTime>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8001ea4:	f7ff fd9e 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ea8:	4803      	ldr	r0, [pc, #12]	; (8001eb8 <MX_TIM1_Init+0x130>)
 8001eaa:	f000 f89d 	bl	8001fe8 <HAL_TIM_MspPostInit>

}
 8001eae:	bf00      	nop
 8001eb0:	3748      	adds	r7, #72	; 0x48
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20003adc 	.word	0x20003adc
 8001ebc:	40010000 	.word	0x40010000

08001ec0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ec6:	f107 0308 	add.w	r3, r7, #8
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
 8001ed2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ed4:	463b      	mov	r3, r7
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001edc:	4b1d      	ldr	r3, [pc, #116]	; (8001f54 <MX_TIM2_Init+0x94>)
 8001ede:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ee2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001ee4:	4b1b      	ldr	r3, [pc, #108]	; (8001f54 <MX_TIM2_Init+0x94>)
 8001ee6:	224f      	movs	r2, #79	; 0x4f
 8001ee8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eea:	4b1a      	ldr	r3, [pc, #104]	; (8001f54 <MX_TIM2_Init+0x94>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001ef0:	4b18      	ldr	r3, [pc, #96]	; (8001f54 <MX_TIM2_Init+0x94>)
 8001ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ef6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef8:	4b16      	ldr	r3, [pc, #88]	; (8001f54 <MX_TIM2_Init+0x94>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001efe:	4b15      	ldr	r3, [pc, #84]	; (8001f54 <MX_TIM2_Init+0x94>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f04:	4813      	ldr	r0, [pc, #76]	; (8001f54 <MX_TIM2_Init+0x94>)
 8001f06:	f003 f923 	bl	8005150 <HAL_TIM_Base_Init>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001f10:	f7ff fd68 	bl	80019e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f1a:	f107 0308 	add.w	r3, r7, #8
 8001f1e:	4619      	mov	r1, r3
 8001f20:	480c      	ldr	r0, [pc, #48]	; (8001f54 <MX_TIM2_Init+0x94>)
 8001f22:	f003 fbd9 	bl	80056d8 <HAL_TIM_ConfigClockSource>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001f2c:	f7ff fd5a 	bl	80019e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f30:	2300      	movs	r3, #0
 8001f32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f34:	2300      	movs	r3, #0
 8001f36:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f38:	463b      	mov	r3, r7
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4805      	ldr	r0, [pc, #20]	; (8001f54 <MX_TIM2_Init+0x94>)
 8001f3e:	f004 f817 	bl	8005f70 <HAL_TIMEx_MasterConfigSynchronization>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001f48:	f7ff fd4c 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f4c:	bf00      	nop
 8001f4e:	3718      	adds	r7, #24
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	20003b24 	.word	0x20003b24

08001f58 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a0b      	ldr	r2, [pc, #44]	; (8001f94 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d10d      	bne.n	8001f86 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60fb      	str	r3, [r7, #12]
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	; (8001f98 <HAL_TIM_PWM_MspInit+0x40>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f72:	4a09      	ldr	r2, [pc, #36]	; (8001f98 <HAL_TIM_PWM_MspInit+0x40>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6453      	str	r3, [r2, #68]	; 0x44
 8001f7a:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <HAL_TIM_PWM_MspInit+0x40>)
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	40010000 	.word	0x40010000
 8001f98:	40023800 	.word	0x40023800

08001f9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fac:	d115      	bne.n	8001fda <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <HAL_TIM_Base_MspInit+0x48>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	4a0b      	ldr	r2, [pc, #44]	; (8001fe4 <HAL_TIM_Base_MspInit+0x48>)
 8001fb8:	f043 0301 	orr.w	r3, r3, #1
 8001fbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001fbe:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <HAL_TIM_Base_MspInit+0x48>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2100      	movs	r1, #0
 8001fce:	201c      	movs	r0, #28
 8001fd0:	f001 fd79 	bl	8003ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fd4:	201c      	movs	r0, #28
 8001fd6:	f001 fd92 	bl	8003afe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001fda:	bf00      	nop
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40023800 	.word	0x40023800

08001fe8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b088      	sub	sp, #32
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 030c 	add.w	r3, r7, #12
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a12      	ldr	r2, [pc, #72]	; (8002050 <HAL_TIM_MspPostInit+0x68>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d11e      	bne.n	8002048 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	60bb      	str	r3, [r7, #8]
 800200e:	4b11      	ldr	r3, [pc, #68]	; (8002054 <HAL_TIM_MspPostInit+0x6c>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	4a10      	ldr	r2, [pc, #64]	; (8002054 <HAL_TIM_MspPostInit+0x6c>)
 8002014:	f043 0302 	orr.w	r3, r3, #2
 8002018:	6313      	str	r3, [r2, #48]	; 0x30
 800201a:	4b0e      	ldr	r3, [pc, #56]	; (8002054 <HAL_TIM_MspPostInit+0x6c>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	60bb      	str	r3, [r7, #8]
 8002024:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = LED_BLUE_Pin|LED_RED_Pin|LED_GREEN_Pin;
 8002026:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800202a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202c:	2302      	movs	r3, #2
 800202e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002034:	2300      	movs	r3, #0
 8002036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002038:	2301      	movs	r3, #1
 800203a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800203c:	f107 030c 	add.w	r3, r7, #12
 8002040:	4619      	mov	r1, r3
 8002042:	4805      	ldr	r0, [pc, #20]	; (8002058 <HAL_TIM_MspPostInit+0x70>)
 8002044:	f001 fe08 	bl	8003c58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002048:	bf00      	nop
 800204a:	3720      	adds	r7, #32
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40010000 	.word	0x40010000
 8002054:	40023800 	.word	0x40023800
 8002058:	40020400 	.word	0x40020400

0800205c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002060:	4b11      	ldr	r3, [pc, #68]	; (80020a8 <MX_USART1_UART_Init+0x4c>)
 8002062:	4a12      	ldr	r2, [pc, #72]	; (80020ac <MX_USART1_UART_Init+0x50>)
 8002064:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002066:	4b10      	ldr	r3, [pc, #64]	; (80020a8 <MX_USART1_UART_Init+0x4c>)
 8002068:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800206c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800206e:	4b0e      	ldr	r3, [pc, #56]	; (80020a8 <MX_USART1_UART_Init+0x4c>)
 8002070:	2200      	movs	r2, #0
 8002072:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002074:	4b0c      	ldr	r3, [pc, #48]	; (80020a8 <MX_USART1_UART_Init+0x4c>)
 8002076:	2200      	movs	r2, #0
 8002078:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800207a:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <MX_USART1_UART_Init+0x4c>)
 800207c:	2200      	movs	r2, #0
 800207e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002080:	4b09      	ldr	r3, [pc, #36]	; (80020a8 <MX_USART1_UART_Init+0x4c>)
 8002082:	220c      	movs	r2, #12
 8002084:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002086:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <MX_USART1_UART_Init+0x4c>)
 8002088:	2200      	movs	r2, #0
 800208a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800208c:	4b06      	ldr	r3, [pc, #24]	; (80020a8 <MX_USART1_UART_Init+0x4c>)
 800208e:	2200      	movs	r2, #0
 8002090:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002092:	4805      	ldr	r0, [pc, #20]	; (80020a8 <MX_USART1_UART_Init+0x4c>)
 8002094:	f004 f865 	bl	8006162 <HAL_UART_Init>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800209e:	f7ff fca1 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20003b6c 	.word	0x20003b6c
 80020ac:	40011000 	.word	0x40011000

080020b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	; 0x28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a1d      	ldr	r2, [pc, #116]	; (8002144 <HAL_UART_MspInit+0x94>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d134      	bne.n	800213c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	4b1c      	ldr	r3, [pc, #112]	; (8002148 <HAL_UART_MspInit+0x98>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	4a1b      	ldr	r2, [pc, #108]	; (8002148 <HAL_UART_MspInit+0x98>)
 80020dc:	f043 0310 	orr.w	r3, r3, #16
 80020e0:	6453      	str	r3, [r2, #68]	; 0x44
 80020e2:	4b19      	ldr	r3, [pc, #100]	; (8002148 <HAL_UART_MspInit+0x98>)
 80020e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e6:	f003 0310 	and.w	r3, r3, #16
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	4b15      	ldr	r3, [pc, #84]	; (8002148 <HAL_UART_MspInit+0x98>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	4a14      	ldr	r2, [pc, #80]	; (8002148 <HAL_UART_MspInit+0x98>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6313      	str	r3, [r2, #48]	; 0x30
 80020fe:	4b12      	ldr	r3, [pc, #72]	; (8002148 <HAL_UART_MspInit+0x98>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800210a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800210e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002110:	2302      	movs	r3, #2
 8002112:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002114:	2300      	movs	r3, #0
 8002116:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002118:	2303      	movs	r3, #3
 800211a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800211c:	2307      	movs	r3, #7
 800211e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002120:	f107 0314 	add.w	r3, r7, #20
 8002124:	4619      	mov	r1, r3
 8002126:	4809      	ldr	r0, [pc, #36]	; (800214c <HAL_UART_MspInit+0x9c>)
 8002128:	f001 fd96 	bl	8003c58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800212c:	2200      	movs	r2, #0
 800212e:	2100      	movs	r1, #0
 8002130:	2025      	movs	r0, #37	; 0x25
 8002132:	f001 fcc8 	bl	8003ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002136:	2025      	movs	r0, #37	; 0x25
 8002138:	f001 fce1 	bl	8003afe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800213c:	bf00      	nop
 800213e:	3728      	adds	r7, #40	; 0x28
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40011000 	.word	0x40011000
 8002148:	40023800 	.word	0x40023800
 800214c:	40020000 	.word	0x40020000

08002150 <select_web>:
#include <tim.h>



void select_web (UART_HandleTypeDef *huart, int *web_state)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
	// Odczytujemy pierwsze 6 znakw odebranego dania HTTP
	char request_begining[7];

	for (uint8_t i = 0; i < 6; i++)
 800215a:	2300      	movs	r3, #0
 800215c:	73fb      	strb	r3, [r7, #15]
 800215e:	e00c      	b.n	800217a <select_web+0x2a>
		request_begining[i] = esp_recv_buffer[i];
 8002160:	7bfa      	ldrb	r2, [r7, #15]
 8002162:	7bfb      	ldrb	r3, [r7, #15]
 8002164:	4938      	ldr	r1, [pc, #224]	; (8002248 <select_web+0xf8>)
 8002166:	5c8a      	ldrb	r2, [r1, r2]
 8002168:	b2d2      	uxtb	r2, r2
 800216a:	f107 0110 	add.w	r1, r7, #16
 800216e:	440b      	add	r3, r1
 8002170:	f803 2c08 	strb.w	r2, [r3, #-8]
	for (uint8_t i = 0; i < 6; i++)
 8002174:	7bfb      	ldrb	r3, [r7, #15]
 8002176:	3301      	adds	r3, #1
 8002178:	73fb      	strb	r3, [r7, #15]
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	2b05      	cmp	r3, #5
 800217e:	d9ef      	bls.n	8002160 <select_web+0x10>
	request_begining[6] = '\0';
 8002180:	2300      	movs	r3, #0
 8002182:	73bb      	strb	r3, [r7, #14]
	// Jeli przesane zostay parametry - pocztek dania:
	// "GET /?red=XXX&green=XXX&blue=XXX HTTP/1.1"
	if (strcmp(request_begining, "GET /?") == 0)
 8002184:	f107 0308 	add.w	r3, r7, #8
 8002188:	4930      	ldr	r1, [pc, #192]	; (800224c <select_web+0xfc>)
 800218a:	4618      	mov	r0, r3
 800218c:	f7fe f828 	bl	80001e0 <strcmp>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d12f      	bne.n	80021f6 <select_web+0xa6>
	{
		set_color(0,0,80);
 8002196:	2250      	movs	r2, #80	; 0x50
 8002198:	2100      	movs	r1, #0
 800219a:	2000      	movs	r0, #0
 800219c:	f7ff fc00 	bl	80019a0 <set_color>
		//HAL_Delay(500);

		switch (*web_state)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b04      	cmp	r3, #4
 80021a6:	d846      	bhi.n	8002236 <select_web+0xe6>
 80021a8:	a201      	add	r2, pc, #4	; (adr r2, 80021b0 <select_web+0x60>)
 80021aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ae:	bf00      	nop
 80021b0:	080021c5 	.word	0x080021c5
 80021b4:	080021cf 	.word	0x080021cf
 80021b8:	080021d9 	.word	0x080021d9
 80021bc:	080021e3 	.word	0x080021e3
 80021c0:	080021ed 	.word	0x080021ed
		{
		case NOT_LOGGED:
			login(&huart1,web_state);
 80021c4:	6839      	ldr	r1, [r7, #0]
 80021c6:	4822      	ldr	r0, [pc, #136]	; (8002250 <select_web+0x100>)
 80021c8:	f000 f84c 	bl	8002264 <login>
			break;
 80021cc:	e034      	b.n	8002238 <select_web+0xe8>
		case LOGGED:
			handle_request_strona(&huart1,web_state);
 80021ce:	6839      	ldr	r1, [r7, #0]
 80021d0:	481f      	ldr	r0, [pc, #124]	; (8002250 <select_web+0x100>)
 80021d2:	f000 f8c3 	bl	800235c <handle_request_strona>
			break;
 80021d6:	e02f      	b.n	8002238 <select_web+0xe8>
		case LIGHTS:
			lights_page(&huart1,web_state);
 80021d8:	6839      	ldr	r1, [r7, #0]
 80021da:	481d      	ldr	r0, [pc, #116]	; (8002250 <select_web+0x100>)
 80021dc:	f000 f9c0 	bl	8002560 <lights_page>
			break;
 80021e0:	e02a      	b.n	8002238 <select_web+0xe8>
		case HEIZUNG:
			heizung_seite(&huart1,web_state);
 80021e2:	6839      	ldr	r1, [r7, #0]
 80021e4:	481a      	ldr	r0, [pc, #104]	; (8002250 <select_web+0x100>)
 80021e6:	f000 fa05 	bl	80025f4 <heizung_seite>
		break;
 80021ea:	e025      	b.n	8002238 <select_web+0xe8>
		case PRESENCE:
			presence_page(&huart1,web_state);
 80021ec:	6839      	ldr	r1, [r7, #0]
 80021ee:	4818      	ldr	r0, [pc, #96]	; (8002250 <select_web+0x100>)
 80021f0:	f000 fa4a 	bl	8002688 <presence_page>
		break;
 80021f4:	e020      	b.n	8002238 <select_web+0xe8>
		default:
			break;
		}

////// Sprawdzenie loginu
	}else if (strcmp(request_begining, "GET / ") == 0)
 80021f6:	f107 0308 	add.w	r3, r7, #8
 80021fa:	4916      	ldr	r1, [pc, #88]	; (8002254 <select_web+0x104>)
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fd ffef 	bl	80001e0 <strcmp>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d10d      	bne.n	8002224 <select_web+0xd4>
	{
		set_color(200,0,0);
 8002208:	2200      	movs	r2, #0
 800220a:	2100      	movs	r1, #0
 800220c:	20c8      	movs	r0, #200	; 0xc8
 800220e:	f7ff fbc7 	bl	80019a0 <set_color>
		esp_send_data_and_close(huart, esp_recv_mux, frontpage);
 8002212:	4b11      	ldr	r3, [pc, #68]	; (8002258 <select_web+0x108>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	4a10      	ldr	r2, [pc, #64]	; (800225c <select_web+0x10c>)
 800221a:	4619      	mov	r1, r3
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff f81b 	bl	8001258 <esp_send_data_and_close>
 8002222:	e009      	b.n	8002238 <select_web+0xe8>
	}
	else
		esp_send_data_and_close(huart, esp_recv_mux, error);
 8002224:	4b0c      	ldr	r3, [pc, #48]	; (8002258 <select_web+0x108>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	b2db      	uxtb	r3, r3
 800222a:	4a0d      	ldr	r2, [pc, #52]	; (8002260 <select_web+0x110>)
 800222c:	4619      	mov	r1, r3
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f7ff f812 	bl	8001258 <esp_send_data_and_close>
 8002234:	e000      	b.n	8002238 <select_web+0xe8>
			break;
 8002236:	bf00      	nop
///////////////////////////////////////////////////////////////////////////////
	esp_restart_int_recv(huart);
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f7ff f863 	bl	8001304 <esp_restart_int_recv>

	//return web_state;

}
 800223e:	bf00      	nop
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000614 	.word	0x20000614
 800224c:	0800aa54 	.word	0x0800aa54
 8002250:	20003b6c 	.word	0x20003b6c
 8002254:	0800aa5c 	.word	0x0800aa5c
 8002258:	2000060c 	.word	0x2000060c
 800225c:	200038e8 	.word	0x200038e8
 8002260:	200034d4 	.word	0x200034d4

08002264 <login>:

void login(UART_HandleTypeDef * uart, int *web_state)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
	int l=0; //litera logowania
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]


	for(int i=12 ; i<=17 ; i++)
 8002272:	230c      	movs	r3, #12
 8002274:	613b      	str	r3, [r7, #16]
 8002276:	e00f      	b.n	8002298 <login+0x34>
	{
		check_login[l]=esp_recv_buffer[i];
 8002278:	4a31      	ldr	r2, [pc, #196]	; (8002340 <login+0xdc>)
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	4413      	add	r3, r2
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	b2d9      	uxtb	r1, r3
 8002282:	4a30      	ldr	r2, [pc, #192]	; (8002344 <login+0xe0>)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	4413      	add	r3, r2
 8002288:	460a      	mov	r2, r1
 800228a:	701a      	strb	r2, [r3, #0]
		l++;
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	3301      	adds	r3, #1
 8002290:	617b      	str	r3, [r7, #20]
	for(int i=12 ; i<=17 ; i++)
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	3301      	adds	r3, #1
 8002296:	613b      	str	r3, [r7, #16]
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	2b11      	cmp	r3, #17
 800229c:	ddec      	ble.n	8002278 <login+0x14>
	}
	l=0;
 800229e:	2300      	movs	r3, #0
 80022a0:	617b      	str	r3, [r7, #20]

	//////Sprawdzenie hasa
	for(int i=25 ; i<=30 ; i++)
 80022a2:	2319      	movs	r3, #25
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	e00f      	b.n	80022c8 <login+0x64>
	{
		check_password[l]=esp_recv_buffer[i];
 80022a8:	4a25      	ldr	r2, [pc, #148]	; (8002340 <login+0xdc>)
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	4413      	add	r3, r2
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	b2d9      	uxtb	r1, r3
 80022b2:	4a25      	ldr	r2, [pc, #148]	; (8002348 <login+0xe4>)
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	4413      	add	r3, r2
 80022b8:	460a      	mov	r2, r1
 80022ba:	701a      	strb	r2, [r3, #0]
		l++;
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	3301      	adds	r3, #1
 80022c0:	617b      	str	r3, [r7, #20]
	for(int i=25 ; i<=30 ; i++)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	3301      	adds	r3, #1
 80022c6:	60fb      	str	r3, [r7, #12]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2b1e      	cmp	r3, #30
 80022cc:	ddec      	ble.n	80022a8 <login+0x44>
	}
	l=0;
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]

///////////////////////Sprawdzenie poprawnoci logowania
    if((strcmp(check_login,"kwas97")==0)  &&  (strcmp(check_password,"kwas97")==0))
 80022d2:	491e      	ldr	r1, [pc, #120]	; (800234c <login+0xe8>)
 80022d4:	481b      	ldr	r0, [pc, #108]	; (8002344 <login+0xe0>)
 80022d6:	f7fd ff83 	bl	80001e0 <strcmp>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d117      	bne.n	8002310 <login+0xac>
 80022e0:	491a      	ldr	r1, [pc, #104]	; (800234c <login+0xe8>)
 80022e2:	4819      	ldr	r0, [pc, #100]	; (8002348 <login+0xe4>)
 80022e4:	f7fd ff7c 	bl	80001e0 <strcmp>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d110      	bne.n	8002310 <login+0xac>
	{
		set_color(250,250,250);
 80022ee:	22fa      	movs	r2, #250	; 0xfa
 80022f0:	21fa      	movs	r1, #250	; 0xfa
 80022f2:	20fa      	movs	r0, #250	; 0xfa
 80022f4:	f7ff fb54 	bl	80019a0 <set_color>
		*web_state=LOGGED;
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	2201      	movs	r2, #1
 80022fc:	601a      	str	r2, [r3, #0]
		esp_send_data_and_close(uart, esp_recv_mux, webpage);
 80022fe:	4b14      	ldr	r3, [pc, #80]	; (8002350 <login+0xec>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b2db      	uxtb	r3, r3
 8002304:	4a13      	ldr	r2, [pc, #76]	; (8002354 <login+0xf0>)
 8002306:	4619      	mov	r1, r3
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f7fe ffa5 	bl	8001258 <esp_send_data_and_close>
	{
 800230e:	e00f      	b.n	8002330 <login+0xcc>

	}
    else //((strcmp(check_login,"kwas97")!=0)||(strcmp(check_password,"kwas97")!=0))
	{
		set_color(30,30,30);
 8002310:	221e      	movs	r2, #30
 8002312:	211e      	movs	r1, #30
 8002314:	201e      	movs	r0, #30
 8002316:	f7ff fb43 	bl	80019a0 <set_color>
		*web_state=NOT_LOGGED;
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
		esp_send_data_and_close(uart, esp_recv_mux, frontpage);
 8002320:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <login+0xec>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	b2db      	uxtb	r3, r3
 8002326:	4a0c      	ldr	r2, [pc, #48]	; (8002358 <login+0xf4>)
 8002328:	4619      	mov	r1, r3
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7fe ff94 	bl	8001258 <esp_send_data_and_close>
		//select_web(uart,web_state);
	}

    	esp_restart_int_recv(uart);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7fe ffe7 	bl	8001304 <esp_restart_int_recv>
    		//return web_state;
}
 8002336:	bf00      	nop
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000614 	.word	0x20000614
 8002344:	200036c8 	.word	0x200036c8
 8002348:	20002ca0 	.word	0x20002ca0
 800234c:	0800aa64 	.word	0x0800aa64
 8002350:	2000060c 	.word	0x2000060c
 8002354:	200036e8 	.word	0x200036e8
 8002358:	200038e8 	.word	0x200038e8

0800235c <handle_request_strona>:



// Funkcja wywoywana w momencie otrzymania danych przez poczenie TCP
void handle_request_strona(UART_HandleTypeDef * uart, int *web_state)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b08a      	sub	sp, #40	; 0x28
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
	// Odczytujemy pierwsze 6 znakw odebranego dania HTTP

	// Odczytujemy pierwsze 3 liczby, jakie pojawi si w adresie
	// - s to wartoci poszczeglnych kolorw skadowych (RGB)
	int nums[3] = { 0, 0, 0 };
 8002366:	2300      	movs	r3, #0
 8002368:	60bb      	str	r3, [r7, #8]
 800236a:	2300      	movs	r3, #0
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	2300      	movs	r3, #0
 8002370:	613b      	str	r3, [r7, #16]
	int num_counter = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	627b      	str	r3, [r7, #36]	; 0x24
	int l=0;
 8002376:	2300      	movs	r3, #0
 8002378:	623b      	str	r3, [r7, #32]
	uint8_t last_char_was_digit = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	77fb      	strb	r3, [r7, #31]
	for (int i = 6; i < 41; i++)
 800237e:	2306      	movs	r3, #6
 8002380:	61bb      	str	r3, [r7, #24]
 8002382:	e047      	b.n	8002414 <handle_request_strona+0xb8>
	if (esp_recv_buffer[i] >= '0' && esp_recv_buffer[i] <= '9') {
 8002384:	4a69      	ldr	r2, [pc, #420]	; (800252c <handle_request_strona+0x1d0>)
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	4413      	add	r3, r2
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b2f      	cmp	r3, #47	; 0x2f
 8002390:	d932      	bls.n	80023f8 <handle_request_strona+0x9c>
 8002392:	4a66      	ldr	r2, [pc, #408]	; (800252c <handle_request_strona+0x1d0>)
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	4413      	add	r3, r2
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b39      	cmp	r3, #57	; 0x39
 800239e:	d82b      	bhi.n	80023f8 <handle_request_strona+0x9c>
	last_char_was_digit = 1;
 80023a0:	2301      	movs	r3, #1
 80023a2:	77fb      	strb	r3, [r7, #31]
	nums[num_counter] *= 10;
 80023a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80023ac:	4413      	add	r3, r2
 80023ae:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80023b2:	4613      	mov	r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	461a      	mov	r2, r3
 80023bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80023c4:	440b      	add	r3, r1
 80023c6:	f843 2c20 	str.w	r2, [r3, #-32]
	nums[num_counter] += esp_recv_buffer[i] - '0';
 80023ca:	4a58      	ldr	r2, [pc, #352]	; (800252c <handle_request_strona+0x1d0>)
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	4413      	add	r3, r2
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80023d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80023e0:	440b      	add	r3, r1
 80023e2:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80023e6:	441a      	add	r2, r3
 80023e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80023f0:	440b      	add	r3, r1
 80023f2:	f843 2c20 	str.w	r2, [r3, #-32]
 80023f6:	e00a      	b.n	800240e <handle_request_strona+0xb2>
	} else if (last_char_was_digit == 1) {
 80023f8:	7ffb      	ldrb	r3, [r7, #31]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d107      	bne.n	800240e <handle_request_strona+0xb2>
	last_char_was_digit = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	77fb      	strb	r3, [r7, #31]
	num_counter++;
 8002402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002404:	3301      	adds	r3, #1
 8002406:	627b      	str	r3, [r7, #36]	; 0x24
	if (num_counter == 4)
 8002408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240a:	2b04      	cmp	r3, #4
 800240c:	d006      	beq.n	800241c <handle_request_strona+0xc0>
	for (int i = 6; i < 41; i++)
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	3301      	adds	r3, #1
 8002412:	61bb      	str	r3, [r7, #24]
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	2b28      	cmp	r3, #40	; 0x28
 8002418:	ddb4      	ble.n	8002384 <handle_request_strona+0x28>
 800241a:	e000      	b.n	800241e <handle_request_strona+0xc2>
	break;
 800241c:	bf00      	nop
	}

	for (int i=6 ; i<=7; i++)
 800241e:	2306      	movs	r3, #6
 8002420:	617b      	str	r3, [r7, #20]
 8002422:	e00f      	b.n	8002444 <handle_request_strona+0xe8>
	{
		button_check[l]=esp_recv_buffer[i];
 8002424:	4a41      	ldr	r2, [pc, #260]	; (800252c <handle_request_strona+0x1d0>)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	4413      	add	r3, r2
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	b2d9      	uxtb	r1, r3
 800242e:	4a40      	ldr	r2, [pc, #256]	; (8002530 <handle_request_strona+0x1d4>)
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	4413      	add	r3, r2
 8002434:	460a      	mov	r2, r1
 8002436:	701a      	strb	r2, [r3, #0]
		l++;
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	3301      	adds	r3, #1
 800243c:	623b      	str	r3, [r7, #32]
	for (int i=6 ; i<=7; i++)
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	3301      	adds	r3, #1
 8002442:	617b      	str	r3, [r7, #20]
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	2b07      	cmp	r3, #7
 8002448:	ddec      	ble.n	8002424 <handle_request_strona+0xc8>
	}
	l=0;
 800244a:	2300      	movs	r3, #0
 800244c:	623b      	str	r3, [r7, #32]

	if(strcmp(button_check,"wl")==0){
 800244e:	4939      	ldr	r1, [pc, #228]	; (8002534 <handle_request_strona+0x1d8>)
 8002450:	4837      	ldr	r0, [pc, #220]	; (8002530 <handle_request_strona+0x1d4>)
 8002452:	f7fd fec5 	bl	80001e0 <strcmp>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10b      	bne.n	8002474 <handle_request_strona+0x118>
		*web_state=NOT_LOGGED;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	2200      	movs	r2, #0
 8002460:	601a      	str	r2, [r3, #0]
		esp_send_data_and_close(uart, esp_recv_mux, frontpage);
 8002462:	4b35      	ldr	r3, [pc, #212]	; (8002538 <handle_request_strona+0x1dc>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	b2db      	uxtb	r3, r3
 8002468:	4a34      	ldr	r2, [pc, #208]	; (800253c <handle_request_strona+0x1e0>)
 800246a:	4619      	mov	r1, r3
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f7fe fef3 	bl	8001258 <esp_send_data_and_close>
 8002472:	e053      	b.n	800251c <handle_request_strona+0x1c0>
	}
	else if(strcmp(button_check,"os")==0){
 8002474:	4932      	ldr	r1, [pc, #200]	; (8002540 <handle_request_strona+0x1e4>)
 8002476:	482e      	ldr	r0, [pc, #184]	; (8002530 <handle_request_strona+0x1d4>)
 8002478:	f7fd feb2 	bl	80001e0 <strcmp>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10b      	bne.n	800249a <handle_request_strona+0x13e>
		*web_state=LIGHTS;
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	2202      	movs	r2, #2
 8002486:	601a      	str	r2, [r3, #0]
		//select_web(uart,web_state);
		esp_send_data_and_close(uart, esp_recv_mux, lights);
 8002488:	4b2b      	ldr	r3, [pc, #172]	; (8002538 <handle_request_strona+0x1dc>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	b2db      	uxtb	r3, r3
 800248e:	4a2d      	ldr	r2, [pc, #180]	; (8002544 <handle_request_strona+0x1e8>)
 8002490:	4619      	mov	r1, r3
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7fe fee0 	bl	8001258 <esp_send_data_and_close>
 8002498:	e040      	b.n	800251c <handle_request_strona+0x1c0>
	}
	else if(strcmp(button_check,"og")==0){
 800249a:	492b      	ldr	r1, [pc, #172]	; (8002548 <handle_request_strona+0x1ec>)
 800249c:	4824      	ldr	r0, [pc, #144]	; (8002530 <handle_request_strona+0x1d4>)
 800249e:	f7fd fe9f 	bl	80001e0 <strcmp>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d10b      	bne.n	80024c0 <handle_request_strona+0x164>
		*web_state=HEIZUNG;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	2203      	movs	r2, #3
 80024ac:	601a      	str	r2, [r3, #0]
		//select_web(uart,web_state);
		esp_send_data_and_close(uart, esp_recv_mux, heizung );
 80024ae:	4b22      	ldr	r3, [pc, #136]	; (8002538 <handle_request_strona+0x1dc>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	4a25      	ldr	r2, [pc, #148]	; (800254c <handle_request_strona+0x1f0>)
 80024b6:	4619      	mov	r1, r3
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f7fe fecd 	bl	8001258 <esp_send_data_and_close>
 80024be:	e02d      	b.n	800251c <handle_request_strona+0x1c0>
	}

	else if(strcmp(button_check,"ob")==0){
 80024c0:	4923      	ldr	r1, [pc, #140]	; (8002550 <handle_request_strona+0x1f4>)
 80024c2:	481b      	ldr	r0, [pc, #108]	; (8002530 <handle_request_strona+0x1d4>)
 80024c4:	f7fd fe8c 	bl	80001e0 <strcmp>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10b      	bne.n	80024e6 <handle_request_strona+0x18a>
		*web_state=PRESENCE;
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	2204      	movs	r2, #4
 80024d2:	601a      	str	r2, [r3, #0]
		//select_web(uart,web_state);
		esp_send_data_and_close(uart, esp_recv_mux, presence);
 80024d4:	4b18      	ldr	r3, [pc, #96]	; (8002538 <handle_request_strona+0x1dc>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	4a1e      	ldr	r2, [pc, #120]	; (8002554 <handle_request_strona+0x1f8>)
 80024dc:	4619      	mov	r1, r3
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7fe feba 	bl	8001258 <esp_send_data_and_close>
 80024e4:	e01a      	b.n	800251c <handle_request_strona+0x1c0>
	}



	else if(strcmp(button_check,"pw")==0){
 80024e6:	491c      	ldr	r1, [pc, #112]	; (8002558 <handle_request_strona+0x1fc>)
 80024e8:	4811      	ldr	r0, [pc, #68]	; (8002530 <handle_request_strona+0x1d4>)
 80024ea:	f7fd fe79 	bl	80001e0 <strcmp>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d10b      	bne.n	800250c <handle_request_strona+0x1b0>
		*web_state=LOGGED;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	2201      	movs	r2, #1
 80024f8:	601a      	str	r2, [r3, #0]
		esp_send_data_and_close(uart, esp_recv_mux, webpage);
 80024fa:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <handle_request_strona+0x1dc>)
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	4a16      	ldr	r2, [pc, #88]	; (800255c <handle_request_strona+0x200>)
 8002502:	4619      	mov	r1, r3
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f7fe fea7 	bl	8001258 <esp_send_data_and_close>
 800250a:	e007      	b.n	800251c <handle_request_strona+0x1c0>
	}

	else esp_send_data_and_close(uart, esp_recv_mux, webpage);
 800250c:	4b0a      	ldr	r3, [pc, #40]	; (8002538 <handle_request_strona+0x1dc>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	4a12      	ldr	r2, [pc, #72]	; (800255c <handle_request_strona+0x200>)
 8002514:	4619      	mov	r1, r3
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7fe fe9e 	bl	8001258 <esp_send_data_and_close>
	//set_color(nums[0], nums[1], nums[2]);
	// Zwracamy stron WWW z formularzem wyboru kolorw
	//esp_send_data_and_close(uart, esp_recv_mux, webpage);
	// Jeli danie dotyczy strony gwnej - "GET / HTTP/1.1"

	esp_restart_int_recv(uart);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7fe fef1 	bl	8001304 <esp_restart_int_recv>
}
 8002522:	bf00      	nop
 8002524:	3728      	adds	r7, #40	; 0x28
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000614 	.word	0x20000614
 8002530:	20002cc4 	.word	0x20002cc4
 8002534:	0800aa6c 	.word	0x0800aa6c
 8002538:	2000060c 	.word	0x2000060c
 800253c:	200038e8 	.word	0x200038e8
 8002540:	0800aa70 	.word	0x0800aa70
 8002544:	20002ce8 	.word	0x20002ce8
 8002548:	0800aa74 	.word	0x0800aa74
 800254c:	20000a38 	.word	0x20000a38
 8002550:	0800aa78 	.word	0x0800aa78
 8002554:	20000d58 	.word	0x20000d58
 8002558:	0800aa7c 	.word	0x0800aa7c
 800255c:	200036e8 	.word	0x200036e8

08002560 <lights_page>:

void lights_page(UART_HandleTypeDef * uart, int *web_state)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	6039      	str	r1, [r7, #0]

	int l=0;
 800256a:	2300      	movs	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]

	for (int i=6 ; i<=7; i++)
 800256e:	2306      	movs	r3, #6
 8002570:	60bb      	str	r3, [r7, #8]
 8002572:	e00f      	b.n	8002594 <lights_page+0x34>
	{
		button_check[l]=esp_recv_buffer[i];
 8002574:	4a19      	ldr	r2, [pc, #100]	; (80025dc <lights_page+0x7c>)
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	4413      	add	r3, r2
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	b2d9      	uxtb	r1, r3
 800257e:	4a18      	ldr	r2, [pc, #96]	; (80025e0 <lights_page+0x80>)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4413      	add	r3, r2
 8002584:	460a      	mov	r2, r1
 8002586:	701a      	strb	r2, [r3, #0]
		l++;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	3301      	adds	r3, #1
 800258c:	60fb      	str	r3, [r7, #12]
	for (int i=6 ; i<=7; i++)
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	3301      	adds	r3, #1
 8002592:	60bb      	str	r3, [r7, #8]
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	2b07      	cmp	r3, #7
 8002598:	ddec      	ble.n	8002574 <lights_page+0x14>
	}
	l=0;
 800259a:	2300      	movs	r3, #0
 800259c:	60fb      	str	r3, [r7, #12]

	if(strcmp(button_check,"pw")==0)
 800259e:	4911      	ldr	r1, [pc, #68]	; (80025e4 <lights_page+0x84>)
 80025a0:	480f      	ldr	r0, [pc, #60]	; (80025e0 <lights_page+0x80>)
 80025a2:	f7fd fe1d 	bl	80001e0 <strcmp>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d10b      	bne.n	80025c4 <lights_page+0x64>
	{
		*web_state=LOGGED;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	2201      	movs	r2, #1
 80025b0:	601a      	str	r2, [r3, #0]
		esp_send_data_and_close(uart, esp_recv_mux, webpage);
 80025b2:	4b0d      	ldr	r3, [pc, #52]	; (80025e8 <lights_page+0x88>)
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	4a0c      	ldr	r2, [pc, #48]	; (80025ec <lights_page+0x8c>)
 80025ba:	4619      	mov	r1, r3
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7fe fe4b 	bl	8001258 <esp_send_data_and_close>
	{
	esp_send_data_and_close(uart, esp_recv_mux, lights);
	//esp_restart_int_recv(uart);
	}

}
 80025c2:	e007      	b.n	80025d4 <lights_page+0x74>
	esp_send_data_and_close(uart, esp_recv_mux, lights);
 80025c4:	4b08      	ldr	r3, [pc, #32]	; (80025e8 <lights_page+0x88>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	4a09      	ldr	r2, [pc, #36]	; (80025f0 <lights_page+0x90>)
 80025cc:	4619      	mov	r1, r3
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7fe fe42 	bl	8001258 <esp_send_data_and_close>
}
 80025d4:	bf00      	nop
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	20000614 	.word	0x20000614
 80025e0:	20002cc4 	.word	0x20002cc4
 80025e4:	0800aa7c 	.word	0x0800aa7c
 80025e8:	2000060c 	.word	0x2000060c
 80025ec:	200036e8 	.word	0x200036e8
 80025f0:	20002ce8 	.word	0x20002ce8

080025f4 <heizung_seite>:



void heizung_seite(UART_HandleTypeDef * uart ,int *web_state) //uint8_t
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]

	int l=0;
 80025fe:	2300      	movs	r3, #0
 8002600:	60fb      	str	r3, [r7, #12]

	for (int i=21 ; i<=22; i++)
 8002602:	2315      	movs	r3, #21
 8002604:	60bb      	str	r3, [r7, #8]
 8002606:	e00f      	b.n	8002628 <heizung_seite+0x34>
	{
		button_check[l]=esp_recv_buffer[i];
 8002608:	4a19      	ldr	r2, [pc, #100]	; (8002670 <heizung_seite+0x7c>)
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	4413      	add	r3, r2
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	b2d9      	uxtb	r1, r3
 8002612:	4a18      	ldr	r2, [pc, #96]	; (8002674 <heizung_seite+0x80>)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4413      	add	r3, r2
 8002618:	460a      	mov	r2, r1
 800261a:	701a      	strb	r2, [r3, #0]
		l++;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	3301      	adds	r3, #1
 8002620:	60fb      	str	r3, [r7, #12]
	for (int i=21 ; i<=22; i++)
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	3301      	adds	r3, #1
 8002626:	60bb      	str	r3, [r7, #8]
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	2b16      	cmp	r3, #22
 800262c:	ddec      	ble.n	8002608 <heizung_seite+0x14>
	}
	l=0;
 800262e:	2300      	movs	r3, #0
 8002630:	60fb      	str	r3, [r7, #12]


	if(strcmp(button_check,"pw")==0) // zmie na pw
 8002632:	4911      	ldr	r1, [pc, #68]	; (8002678 <heizung_seite+0x84>)
 8002634:	480f      	ldr	r0, [pc, #60]	; (8002674 <heizung_seite+0x80>)
 8002636:	f7fd fdd3 	bl	80001e0 <strcmp>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d10b      	bne.n	8002658 <heizung_seite+0x64>
	{
		*web_state=LOGGED;
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	2201      	movs	r2, #1
 8002644:	601a      	str	r2, [r3, #0]
		esp_send_data_and_close(uart, esp_recv_mux, webpage);
 8002646:	4b0d      	ldr	r3, [pc, #52]	; (800267c <heizung_seite+0x88>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	b2db      	uxtb	r3, r3
 800264c:	4a0c      	ldr	r2, [pc, #48]	; (8002680 <heizung_seite+0x8c>)
 800264e:	4619      	mov	r1, r3
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7fe fe01 	bl	8001258 <esp_send_data_and_close>
	else
	{
	esp_send_data_and_close(uart, esp_recv_mux, heizung);
	}

}
 8002656:	e007      	b.n	8002668 <heizung_seite+0x74>
	esp_send_data_and_close(uart, esp_recv_mux, heizung);
 8002658:	4b08      	ldr	r3, [pc, #32]	; (800267c <heizung_seite+0x88>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	b2db      	uxtb	r3, r3
 800265e:	4a09      	ldr	r2, [pc, #36]	; (8002684 <heizung_seite+0x90>)
 8002660:	4619      	mov	r1, r3
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7fe fdf8 	bl	8001258 <esp_send_data_and_close>
}
 8002668:	bf00      	nop
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	20000614 	.word	0x20000614
 8002674:	20002cc4 	.word	0x20002cc4
 8002678:	0800aa7c 	.word	0x0800aa7c
 800267c:	2000060c 	.word	0x2000060c
 8002680:	200036e8 	.word	0x200036e8
 8002684:	20000a38 	.word	0x20000a38

08002688 <presence_page>:

void presence_page(UART_HandleTypeDef * uart ,int *web_state) //uint8_t
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]

	int l=0;
 8002692:	2300      	movs	r3, #0
 8002694:	60fb      	str	r3, [r7, #12]

	for (int i=6 ; i<=7; i++)
 8002696:	2306      	movs	r3, #6
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	e00f      	b.n	80026bc <presence_page+0x34>
	{
		button_check[l]=esp_recv_buffer[i];
 800269c:	4a19      	ldr	r2, [pc, #100]	; (8002704 <presence_page+0x7c>)
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	4413      	add	r3, r2
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	b2d9      	uxtb	r1, r3
 80026a6:	4a18      	ldr	r2, [pc, #96]	; (8002708 <presence_page+0x80>)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	4413      	add	r3, r2
 80026ac:	460a      	mov	r2, r1
 80026ae:	701a      	strb	r2, [r3, #0]
		l++;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	3301      	adds	r3, #1
 80026b4:	60fb      	str	r3, [r7, #12]
	for (int i=6 ; i<=7; i++)
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	3301      	adds	r3, #1
 80026ba:	60bb      	str	r3, [r7, #8]
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	2b07      	cmp	r3, #7
 80026c0:	ddec      	ble.n	800269c <presence_page+0x14>
	}
	l=0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	60fb      	str	r3, [r7, #12]


	if(strcmp(button_check,"pw")==0) // zmie na pw
 80026c6:	4911      	ldr	r1, [pc, #68]	; (800270c <presence_page+0x84>)
 80026c8:	480f      	ldr	r0, [pc, #60]	; (8002708 <presence_page+0x80>)
 80026ca:	f7fd fd89 	bl	80001e0 <strcmp>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d10b      	bne.n	80026ec <presence_page+0x64>
	{
		*web_state=LOGGED;
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	2201      	movs	r2, #1
 80026d8:	601a      	str	r2, [r3, #0]
		esp_send_data_and_close(uart, esp_recv_mux, webpage);
 80026da:	4b0d      	ldr	r3, [pc, #52]	; (8002710 <presence_page+0x88>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	4a0c      	ldr	r2, [pc, #48]	; (8002714 <presence_page+0x8c>)
 80026e2:	4619      	mov	r1, r3
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f7fe fdb7 	bl	8001258 <esp_send_data_and_close>
	else
	{
	esp_send_data_and_close(uart, esp_recv_mux, presence);
	}

}
 80026ea:	e007      	b.n	80026fc <presence_page+0x74>
	esp_send_data_and_close(uart, esp_recv_mux, presence);
 80026ec:	4b08      	ldr	r3, [pc, #32]	; (8002710 <presence_page+0x88>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	4a09      	ldr	r2, [pc, #36]	; (8002718 <presence_page+0x90>)
 80026f4:	4619      	mov	r1, r3
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f7fe fdae 	bl	8001258 <esp_send_data_and_close>
}
 80026fc:	bf00      	nop
 80026fe:	3710      	adds	r7, #16
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	20000614 	.word	0x20000614
 8002708:	20002cc4 	.word	0x20002cc4
 800270c:	0800aa7c 	.word	0x0800aa7c
 8002710:	2000060c 	.word	0x2000060c
 8002714:	200036e8 	.word	0x200036e8
 8002718:	20000d58 	.word	0x20000d58

0800271c <web_def>:



void web_def (void)
{
 800271c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800271e:	af00      	add	r7, sp, #0
//////////////OBECNO/////////////////////////////////////////////
	  strcpy(presence, "HTTP/1.1 200 OK\r\n");
 8002720:	4ad2      	ldr	r2, [pc, #840]	; (8002a6c <web_def+0x350>)
 8002722:	4bd3      	ldr	r3, [pc, #844]	; (8002a70 <web_def+0x354>)
 8002724:	4615      	mov	r5, r2
 8002726:	461c      	mov	r4, r3
 8002728:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800272a:	6028      	str	r0, [r5, #0]
 800272c:	6069      	str	r1, [r5, #4]
 800272e:	60aa      	str	r2, [r5, #8]
 8002730:	60eb      	str	r3, [r5, #12]
 8002732:	8823      	ldrh	r3, [r4, #0]
 8002734:	822b      	strh	r3, [r5, #16]
	  strcat(presence, "Content-Type: text/html\r\n");
 8002736:	48cd      	ldr	r0, [pc, #820]	; (8002a6c <web_def+0x350>)
 8002738:	f7fd fd5c 	bl	80001f4 <strlen>
 800273c:	4603      	mov	r3, r0
 800273e:	461a      	mov	r2, r3
 8002740:	4bca      	ldr	r3, [pc, #808]	; (8002a6c <web_def+0x350>)
 8002742:	4413      	add	r3, r2
 8002744:	4acb      	ldr	r2, [pc, #812]	; (8002a74 <web_def+0x358>)
 8002746:	461d      	mov	r5, r3
 8002748:	4614      	mov	r4, r2
 800274a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800274c:	6028      	str	r0, [r5, #0]
 800274e:	6069      	str	r1, [r5, #4]
 8002750:	60aa      	str	r2, [r5, #8]
 8002752:	60eb      	str	r3, [r5, #12]
 8002754:	cc03      	ldmia	r4!, {r0, r1}
 8002756:	6128      	str	r0, [r5, #16]
 8002758:	6169      	str	r1, [r5, #20]
 800275a:	8823      	ldrh	r3, [r4, #0]
 800275c:	832b      	strh	r3, [r5, #24]
	  strcat(presence, "Content-Lenght: 398\r\n");
 800275e:	48c3      	ldr	r0, [pc, #780]	; (8002a6c <web_def+0x350>)
 8002760:	f7fd fd48 	bl	80001f4 <strlen>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	4bc0      	ldr	r3, [pc, #768]	; (8002a6c <web_def+0x350>)
 800276a:	4413      	add	r3, r2
 800276c:	4ac2      	ldr	r2, [pc, #776]	; (8002a78 <web_def+0x35c>)
 800276e:	461d      	mov	r5, r3
 8002770:	4614      	mov	r4, r2
 8002772:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002774:	6028      	str	r0, [r5, #0]
 8002776:	6069      	str	r1, [r5, #4]
 8002778:	60aa      	str	r2, [r5, #8]
 800277a:	60eb      	str	r3, [r5, #12]
 800277c:	6820      	ldr	r0, [r4, #0]
 800277e:	6128      	str	r0, [r5, #16]
 8002780:	88a3      	ldrh	r3, [r4, #4]
 8002782:	82ab      	strh	r3, [r5, #20]
	  strcat(presence, "Connection: close\r\n\r\n");
 8002784:	48b9      	ldr	r0, [pc, #740]	; (8002a6c <web_def+0x350>)
 8002786:	f7fd fd35 	bl	80001f4 <strlen>
 800278a:	4603      	mov	r3, r0
 800278c:	461a      	mov	r2, r3
 800278e:	4bb7      	ldr	r3, [pc, #732]	; (8002a6c <web_def+0x350>)
 8002790:	4413      	add	r3, r2
 8002792:	4aba      	ldr	r2, [pc, #744]	; (8002a7c <web_def+0x360>)
 8002794:	461d      	mov	r5, r3
 8002796:	4614      	mov	r4, r2
 8002798:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800279a:	6028      	str	r0, [r5, #0]
 800279c:	6069      	str	r1, [r5, #4]
 800279e:	60aa      	str	r2, [r5, #8]
 80027a0:	60eb      	str	r3, [r5, #12]
 80027a2:	6820      	ldr	r0, [r4, #0]
 80027a4:	6128      	str	r0, [r5, #16]
 80027a6:	88a3      	ldrh	r3, [r4, #4]
 80027a8:	82ab      	strh	r3, [r5, #20]
	  strcat(presence, "<!DOCTYPE html>\r\n<html>\r\n<head>\r\n<html lang=\"pl\">");
 80027aa:	48b0      	ldr	r0, [pc, #704]	; (8002a6c <web_def+0x350>)
 80027ac:	f7fd fd22 	bl	80001f4 <strlen>
 80027b0:	4603      	mov	r3, r0
 80027b2:	461a      	mov	r2, r3
 80027b4:	4bad      	ldr	r3, [pc, #692]	; (8002a6c <web_def+0x350>)
 80027b6:	4413      	add	r3, r2
 80027b8:	4ab1      	ldr	r2, [pc, #708]	; (8002a80 <web_def+0x364>)
 80027ba:	4614      	mov	r4, r2
 80027bc:	469c      	mov	ip, r3
 80027be:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80027c2:	4665      	mov	r5, ip
 80027c4:	4626      	mov	r6, r4
 80027c6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80027c8:	6028      	str	r0, [r5, #0]
 80027ca:	6069      	str	r1, [r5, #4]
 80027cc:	60aa      	str	r2, [r5, #8]
 80027ce:	60eb      	str	r3, [r5, #12]
 80027d0:	3410      	adds	r4, #16
 80027d2:	f10c 0c10 	add.w	ip, ip, #16
 80027d6:	4574      	cmp	r4, lr
 80027d8:	d1f3      	bne.n	80027c2 <web_def+0xa6>
 80027da:	4662      	mov	r2, ip
 80027dc:	4623      	mov	r3, r4
 80027de:	881b      	ldrh	r3, [r3, #0]
 80027e0:	8013      	strh	r3, [r2, #0]
	  strcat(presence, "<title>Dioda RGB</title>\r\n</head>\r\n");
 80027e2:	48a2      	ldr	r0, [pc, #648]	; (8002a6c <web_def+0x350>)
 80027e4:	f7fd fd06 	bl	80001f4 <strlen>
 80027e8:	4603      	mov	r3, r0
 80027ea:	461a      	mov	r2, r3
 80027ec:	4b9f      	ldr	r3, [pc, #636]	; (8002a6c <web_def+0x350>)
 80027ee:	4413      	add	r3, r2
 80027f0:	4aa4      	ldr	r2, [pc, #656]	; (8002a84 <web_def+0x368>)
 80027f2:	4614      	mov	r4, r2
 80027f4:	469c      	mov	ip, r3
 80027f6:	f104 0e20 	add.w	lr, r4, #32
 80027fa:	4665      	mov	r5, ip
 80027fc:	4626      	mov	r6, r4
 80027fe:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002800:	6028      	str	r0, [r5, #0]
 8002802:	6069      	str	r1, [r5, #4]
 8002804:	60aa      	str	r2, [r5, #8]
 8002806:	60eb      	str	r3, [r5, #12]
 8002808:	3410      	adds	r4, #16
 800280a:	f10c 0c10 	add.w	ip, ip, #16
 800280e:	4574      	cmp	r4, lr
 8002810:	d1f3      	bne.n	80027fa <web_def+0xde>
 8002812:	4663      	mov	r3, ip
 8002814:	4622      	mov	r2, r4
 8002816:	6810      	ldr	r0, [r2, #0]
 8002818:	6018      	str	r0, [r3, #0]
	  strcat(presence, "<body>\r\n<form method=\"get\">\r\n");
 800281a:	4894      	ldr	r0, [pc, #592]	; (8002a6c <web_def+0x350>)
 800281c:	f7fd fcea 	bl	80001f4 <strlen>
 8002820:	4603      	mov	r3, r0
 8002822:	461a      	mov	r2, r3
 8002824:	4b91      	ldr	r3, [pc, #580]	; (8002a6c <web_def+0x350>)
 8002826:	4413      	add	r3, r2
 8002828:	4a97      	ldr	r2, [pc, #604]	; (8002a88 <web_def+0x36c>)
 800282a:	461d      	mov	r5, r3
 800282c:	4614      	mov	r4, r2
 800282e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002830:	6028      	str	r0, [r5, #0]
 8002832:	6069      	str	r1, [r5, #4]
 8002834:	60aa      	str	r2, [r5, #8]
 8002836:	60eb      	str	r3, [r5, #12]
 8002838:	cc07      	ldmia	r4!, {r0, r1, r2}
 800283a:	6128      	str	r0, [r5, #16]
 800283c:	6169      	str	r1, [r5, #20]
 800283e:	61aa      	str	r2, [r5, #24]
 8002840:	8823      	ldrh	r3, [r4, #0]
 8002842:	83ab      	strh	r3, [r5, #28]
	  // std wycignem napis obecnosc
	  //strcat(presence, "<p><b>Temperatura wody w zasobniku:    C</b> </p></p>\r\n"); //C
	  //strcat(presence, "<p><b>Zadana temperatura (10-33):</b><input type=\"text\"name=\"tm\" value=\"22\" /></p>\r\n");
	  //strcat(presence, "<p><b>  <input type=\"range\" id=\"volume\" name=\"volume\"min=\"0\" max=\"9\"><label for=\"volume\">Volume</label>\r\n");
	  strcat(presence, "<p><b>Obecnosc w pomieszczeniu  </b> </p>\r\n"); //C
 8002844:	4889      	ldr	r0, [pc, #548]	; (8002a6c <web_def+0x350>)
 8002846:	f7fd fcd5 	bl	80001f4 <strlen>
 800284a:	4603      	mov	r3, r0
 800284c:	461a      	mov	r2, r3
 800284e:	4b87      	ldr	r3, [pc, #540]	; (8002a6c <web_def+0x350>)
 8002850:	4413      	add	r3, r2
 8002852:	4a8e      	ldr	r2, [pc, #568]	; (8002a8c <web_def+0x370>)
 8002854:	4614      	mov	r4, r2
 8002856:	469c      	mov	ip, r3
 8002858:	f104 0e20 	add.w	lr, r4, #32
 800285c:	4665      	mov	r5, ip
 800285e:	4626      	mov	r6, r4
 8002860:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002862:	6028      	str	r0, [r5, #0]
 8002864:	6069      	str	r1, [r5, #4]
 8002866:	60aa      	str	r2, [r5, #8]
 8002868:	60eb      	str	r3, [r5, #12]
 800286a:	3410      	adds	r4, #16
 800286c:	f10c 0c10 	add.w	ip, ip, #16
 8002870:	4574      	cmp	r4, lr
 8002872:	d1f3      	bne.n	800285c <web_def+0x140>
 8002874:	4665      	mov	r5, ip
 8002876:	4623      	mov	r3, r4
 8002878:	cb07      	ldmia	r3!, {r0, r1, r2}
 800287a:	6028      	str	r0, [r5, #0]
 800287c:	6069      	str	r1, [r5, #4]
 800287e:	60aa      	str	r2, [r5, #8]
	  strcat(presence, "<p><b>Data:  Godzina:  </b> </p>\r\n");
 8002880:	487a      	ldr	r0, [pc, #488]	; (8002a6c <web_def+0x350>)
 8002882:	f7fd fcb7 	bl	80001f4 <strlen>
 8002886:	4603      	mov	r3, r0
 8002888:	461a      	mov	r2, r3
 800288a:	4b78      	ldr	r3, [pc, #480]	; (8002a6c <web_def+0x350>)
 800288c:	4413      	add	r3, r2
 800288e:	4a80      	ldr	r2, [pc, #512]	; (8002a90 <web_def+0x374>)
 8002890:	4614      	mov	r4, r2
 8002892:	469c      	mov	ip, r3
 8002894:	f104 0e20 	add.w	lr, r4, #32
 8002898:	4665      	mov	r5, ip
 800289a:	4626      	mov	r6, r4
 800289c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800289e:	6028      	str	r0, [r5, #0]
 80028a0:	6069      	str	r1, [r5, #4]
 80028a2:	60aa      	str	r2, [r5, #8]
 80028a4:	60eb      	str	r3, [r5, #12]
 80028a6:	3410      	adds	r4, #16
 80028a8:	f10c 0c10 	add.w	ip, ip, #16
 80028ac:	4574      	cmp	r4, lr
 80028ae:	d1f3      	bne.n	8002898 <web_def+0x17c>
 80028b0:	4663      	mov	r3, ip
 80028b2:	4622      	mov	r2, r4
 80028b4:	8811      	ldrh	r1, [r2, #0]
 80028b6:	7892      	ldrb	r2, [r2, #2]
 80028b8:	8019      	strh	r1, [r3, #0]
 80028ba:	709a      	strb	r2, [r3, #2]
	  strcat(presence, "<p><b> --:--:-- , --:--:50</b> </p>\r\n");
 80028bc:	486b      	ldr	r0, [pc, #428]	; (8002a6c <web_def+0x350>)
 80028be:	f7fd fc99 	bl	80001f4 <strlen>
 80028c2:	4603      	mov	r3, r0
 80028c4:	461a      	mov	r2, r3
 80028c6:	4b69      	ldr	r3, [pc, #420]	; (8002a6c <web_def+0x350>)
 80028c8:	4413      	add	r3, r2
 80028ca:	4a72      	ldr	r2, [pc, #456]	; (8002a94 <web_def+0x378>)
 80028cc:	4614      	mov	r4, r2
 80028ce:	469c      	mov	ip, r3
 80028d0:	f104 0e20 	add.w	lr, r4, #32
 80028d4:	4665      	mov	r5, ip
 80028d6:	4626      	mov	r6, r4
 80028d8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80028da:	6028      	str	r0, [r5, #0]
 80028dc:	6069      	str	r1, [r5, #4]
 80028de:	60aa      	str	r2, [r5, #8]
 80028e0:	60eb      	str	r3, [r5, #12]
 80028e2:	3410      	adds	r4, #16
 80028e4:	f10c 0c10 	add.w	ip, ip, #16
 80028e8:	4574      	cmp	r4, lr
 80028ea:	d1f3      	bne.n	80028d4 <web_def+0x1b8>
 80028ec:	4663      	mov	r3, ip
 80028ee:	4622      	mov	r2, r4
 80028f0:	6810      	ldr	r0, [r2, #0]
 80028f2:	6018      	str	r0, [r3, #0]
 80028f4:	8892      	ldrh	r2, [r2, #4]
 80028f6:	809a      	strh	r2, [r3, #4]
	  strcat(presence, "<p><b> --:--:-- , --:--:40</b> </p>\r\n");
 80028f8:	485c      	ldr	r0, [pc, #368]	; (8002a6c <web_def+0x350>)
 80028fa:	f7fd fc7b 	bl	80001f4 <strlen>
 80028fe:	4603      	mov	r3, r0
 8002900:	461a      	mov	r2, r3
 8002902:	4b5a      	ldr	r3, [pc, #360]	; (8002a6c <web_def+0x350>)
 8002904:	4413      	add	r3, r2
 8002906:	4a64      	ldr	r2, [pc, #400]	; (8002a98 <web_def+0x37c>)
 8002908:	4614      	mov	r4, r2
 800290a:	469c      	mov	ip, r3
 800290c:	f104 0e20 	add.w	lr, r4, #32
 8002910:	4665      	mov	r5, ip
 8002912:	4626      	mov	r6, r4
 8002914:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002916:	6028      	str	r0, [r5, #0]
 8002918:	6069      	str	r1, [r5, #4]
 800291a:	60aa      	str	r2, [r5, #8]
 800291c:	60eb      	str	r3, [r5, #12]
 800291e:	3410      	adds	r4, #16
 8002920:	f10c 0c10 	add.w	ip, ip, #16
 8002924:	4574      	cmp	r4, lr
 8002926:	d1f3      	bne.n	8002910 <web_def+0x1f4>
 8002928:	4663      	mov	r3, ip
 800292a:	4622      	mov	r2, r4
 800292c:	6810      	ldr	r0, [r2, #0]
 800292e:	6018      	str	r0, [r3, #0]
 8002930:	8892      	ldrh	r2, [r2, #4]
 8002932:	809a      	strh	r2, [r3, #4]
	  strcat(presence, "<p><b> --:--:-- , --:--:30</b> </p>\r\n");
 8002934:	484d      	ldr	r0, [pc, #308]	; (8002a6c <web_def+0x350>)
 8002936:	f7fd fc5d 	bl	80001f4 <strlen>
 800293a:	4603      	mov	r3, r0
 800293c:	461a      	mov	r2, r3
 800293e:	4b4b      	ldr	r3, [pc, #300]	; (8002a6c <web_def+0x350>)
 8002940:	4413      	add	r3, r2
 8002942:	4a56      	ldr	r2, [pc, #344]	; (8002a9c <web_def+0x380>)
 8002944:	4614      	mov	r4, r2
 8002946:	469c      	mov	ip, r3
 8002948:	f104 0e20 	add.w	lr, r4, #32
 800294c:	4665      	mov	r5, ip
 800294e:	4626      	mov	r6, r4
 8002950:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002952:	6028      	str	r0, [r5, #0]
 8002954:	6069      	str	r1, [r5, #4]
 8002956:	60aa      	str	r2, [r5, #8]
 8002958:	60eb      	str	r3, [r5, #12]
 800295a:	3410      	adds	r4, #16
 800295c:	f10c 0c10 	add.w	ip, ip, #16
 8002960:	4574      	cmp	r4, lr
 8002962:	d1f3      	bne.n	800294c <web_def+0x230>
 8002964:	4663      	mov	r3, ip
 8002966:	4622      	mov	r2, r4
 8002968:	6810      	ldr	r0, [r2, #0]
 800296a:	6018      	str	r0, [r3, #0]
 800296c:	8892      	ldrh	r2, [r2, #4]
 800296e:	809a      	strh	r2, [r3, #4]
	  strcat(presence, "<p><b> --:--:-- , --:--:20</b> </p>\r\n");
 8002970:	483e      	ldr	r0, [pc, #248]	; (8002a6c <web_def+0x350>)
 8002972:	f7fd fc3f 	bl	80001f4 <strlen>
 8002976:	4603      	mov	r3, r0
 8002978:	461a      	mov	r2, r3
 800297a:	4b3c      	ldr	r3, [pc, #240]	; (8002a6c <web_def+0x350>)
 800297c:	4413      	add	r3, r2
 800297e:	4a48      	ldr	r2, [pc, #288]	; (8002aa0 <web_def+0x384>)
 8002980:	4614      	mov	r4, r2
 8002982:	469c      	mov	ip, r3
 8002984:	f104 0e20 	add.w	lr, r4, #32
 8002988:	4665      	mov	r5, ip
 800298a:	4626      	mov	r6, r4
 800298c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800298e:	6028      	str	r0, [r5, #0]
 8002990:	6069      	str	r1, [r5, #4]
 8002992:	60aa      	str	r2, [r5, #8]
 8002994:	60eb      	str	r3, [r5, #12]
 8002996:	3410      	adds	r4, #16
 8002998:	f10c 0c10 	add.w	ip, ip, #16
 800299c:	4574      	cmp	r4, lr
 800299e:	d1f3      	bne.n	8002988 <web_def+0x26c>
 80029a0:	4663      	mov	r3, ip
 80029a2:	4622      	mov	r2, r4
 80029a4:	6810      	ldr	r0, [r2, #0]
 80029a6:	6018      	str	r0, [r3, #0]
 80029a8:	8892      	ldrh	r2, [r2, #4]
 80029aa:	809a      	strh	r2, [r3, #4]
	  strcat(presence, "<p><b> --:--:-- , --:--:10</b> </p>\r\n");
 80029ac:	482f      	ldr	r0, [pc, #188]	; (8002a6c <web_def+0x350>)
 80029ae:	f7fd fc21 	bl	80001f4 <strlen>
 80029b2:	4603      	mov	r3, r0
 80029b4:	461a      	mov	r2, r3
 80029b6:	4b2d      	ldr	r3, [pc, #180]	; (8002a6c <web_def+0x350>)
 80029b8:	4413      	add	r3, r2
 80029ba:	4a3a      	ldr	r2, [pc, #232]	; (8002aa4 <web_def+0x388>)
 80029bc:	4614      	mov	r4, r2
 80029be:	469c      	mov	ip, r3
 80029c0:	f104 0e20 	add.w	lr, r4, #32
 80029c4:	4665      	mov	r5, ip
 80029c6:	4626      	mov	r6, r4
 80029c8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80029ca:	6028      	str	r0, [r5, #0]
 80029cc:	6069      	str	r1, [r5, #4]
 80029ce:	60aa      	str	r2, [r5, #8]
 80029d0:	60eb      	str	r3, [r5, #12]
 80029d2:	3410      	adds	r4, #16
 80029d4:	f10c 0c10 	add.w	ip, ip, #16
 80029d8:	4574      	cmp	r4, lr
 80029da:	d1f3      	bne.n	80029c4 <web_def+0x2a8>
 80029dc:	4663      	mov	r3, ip
 80029de:	4622      	mov	r2, r4
 80029e0:	6810      	ldr	r0, [r2, #0]
 80029e2:	6018      	str	r0, [r3, #0]
 80029e4:	8892      	ldrh	r2, [r2, #4]
 80029e6:	809a      	strh	r2, [r3, #4]
	  strcat(presence, "<p><b> --:--:-- , --:--:00</b> </p>\r\n");
 80029e8:	4820      	ldr	r0, [pc, #128]	; (8002a6c <web_def+0x350>)
 80029ea:	f7fd fc03 	bl	80001f4 <strlen>
 80029ee:	4603      	mov	r3, r0
 80029f0:	461a      	mov	r2, r3
 80029f2:	4b1e      	ldr	r3, [pc, #120]	; (8002a6c <web_def+0x350>)
 80029f4:	4413      	add	r3, r2
 80029f6:	4a2c      	ldr	r2, [pc, #176]	; (8002aa8 <web_def+0x38c>)
 80029f8:	4614      	mov	r4, r2
 80029fa:	469c      	mov	ip, r3
 80029fc:	f104 0e20 	add.w	lr, r4, #32
 8002a00:	4665      	mov	r5, ip
 8002a02:	4626      	mov	r6, r4
 8002a04:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002a06:	6028      	str	r0, [r5, #0]
 8002a08:	6069      	str	r1, [r5, #4]
 8002a0a:	60aa      	str	r2, [r5, #8]
 8002a0c:	60eb      	str	r3, [r5, #12]
 8002a0e:	3410      	adds	r4, #16
 8002a10:	f10c 0c10 	add.w	ip, ip, #16
 8002a14:	4574      	cmp	r4, lr
 8002a16:	d1f3      	bne.n	8002a00 <web_def+0x2e4>
 8002a18:	4663      	mov	r3, ip
 8002a1a:	4622      	mov	r2, r4
 8002a1c:	6810      	ldr	r0, [r2, #0]
 8002a1e:	6018      	str	r0, [r3, #0]
 8002a20:	8892      	ldrh	r2, [r2, #4]
 8002a22:	809a      	strh	r2, [r3, #4]
	  strcat(presence, "<p><b> --:--:-- , --:--:50</b> </p>\r\n");
 8002a24:	4811      	ldr	r0, [pc, #68]	; (8002a6c <web_def+0x350>)
 8002a26:	f7fd fbe5 	bl	80001f4 <strlen>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	4b0f      	ldr	r3, [pc, #60]	; (8002a6c <web_def+0x350>)
 8002a30:	4413      	add	r3, r2
 8002a32:	4a18      	ldr	r2, [pc, #96]	; (8002a94 <web_def+0x378>)
 8002a34:	4614      	mov	r4, r2
 8002a36:	469c      	mov	ip, r3
 8002a38:	f104 0e20 	add.w	lr, r4, #32
 8002a3c:	4665      	mov	r5, ip
 8002a3e:	4626      	mov	r6, r4
 8002a40:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002a42:	6028      	str	r0, [r5, #0]
 8002a44:	6069      	str	r1, [r5, #4]
 8002a46:	60aa      	str	r2, [r5, #8]
 8002a48:	60eb      	str	r3, [r5, #12]
 8002a4a:	3410      	adds	r4, #16
 8002a4c:	f10c 0c10 	add.w	ip, ip, #16
 8002a50:	4574      	cmp	r4, lr
 8002a52:	d1f3      	bne.n	8002a3c <web_def+0x320>
 8002a54:	4663      	mov	r3, ip
 8002a56:	4622      	mov	r2, r4
 8002a58:	6810      	ldr	r0, [r2, #0]
 8002a5a:	6018      	str	r0, [r3, #0]
 8002a5c:	8892      	ldrh	r2, [r2, #4]
 8002a5e:	809a      	strh	r2, [r3, #4]
	  strcat(presence, "<p><b> --:--:-- , --:--:40</b> </p>\r\n");
 8002a60:	4802      	ldr	r0, [pc, #8]	; (8002a6c <web_def+0x350>)
 8002a62:	f7fd fbc7 	bl	80001f4 <strlen>
 8002a66:	4603      	mov	r3, r0
 8002a68:	e020      	b.n	8002aac <web_def+0x390>
 8002a6a:	bf00      	nop
 8002a6c:	20000d58 	.word	0x20000d58
 8002a70:	0800aa80 	.word	0x0800aa80
 8002a74:	0800aa94 	.word	0x0800aa94
 8002a78:	0800aab0 	.word	0x0800aab0
 8002a7c:	0800aac8 	.word	0x0800aac8
 8002a80:	0800aae0 	.word	0x0800aae0
 8002a84:	0800ab14 	.word	0x0800ab14
 8002a88:	0800ab38 	.word	0x0800ab38
 8002a8c:	0800ab58 	.word	0x0800ab58
 8002a90:	0800ab84 	.word	0x0800ab84
 8002a94:	0800aba8 	.word	0x0800aba8
 8002a98:	0800abd0 	.word	0x0800abd0
 8002a9c:	0800abf8 	.word	0x0800abf8
 8002aa0:	0800ac20 	.word	0x0800ac20
 8002aa4:	0800ac48 	.word	0x0800ac48
 8002aa8:	0800ac70 	.word	0x0800ac70
 8002aac:	461a      	mov	r2, r3
 8002aae:	4bd1      	ldr	r3, [pc, #836]	; (8002df4 <web_def+0x6d8>)
 8002ab0:	4413      	add	r3, r2
 8002ab2:	4ad1      	ldr	r2, [pc, #836]	; (8002df8 <web_def+0x6dc>)
 8002ab4:	4614      	mov	r4, r2
 8002ab6:	469c      	mov	ip, r3
 8002ab8:	f104 0e20 	add.w	lr, r4, #32
 8002abc:	4665      	mov	r5, ip
 8002abe:	4626      	mov	r6, r4
 8002ac0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002ac2:	6028      	str	r0, [r5, #0]
 8002ac4:	6069      	str	r1, [r5, #4]
 8002ac6:	60aa      	str	r2, [r5, #8]
 8002ac8:	60eb      	str	r3, [r5, #12]
 8002aca:	3410      	adds	r4, #16
 8002acc:	f10c 0c10 	add.w	ip, ip, #16
 8002ad0:	4574      	cmp	r4, lr
 8002ad2:	d1f3      	bne.n	8002abc <web_def+0x3a0>
 8002ad4:	4663      	mov	r3, ip
 8002ad6:	4622      	mov	r2, r4
 8002ad8:	6810      	ldr	r0, [r2, #0]
 8002ada:	6018      	str	r0, [r3, #0]
 8002adc:	8892      	ldrh	r2, [r2, #4]
 8002ade:	809a      	strh	r2, [r3, #4]
	  strcat(presence, "<p><b> --:--:-- , --:--:30</b> </p>\r\n");
 8002ae0:	48c4      	ldr	r0, [pc, #784]	; (8002df4 <web_def+0x6d8>)
 8002ae2:	f7fd fb87 	bl	80001f4 <strlen>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4bc2      	ldr	r3, [pc, #776]	; (8002df4 <web_def+0x6d8>)
 8002aec:	4413      	add	r3, r2
 8002aee:	4ac3      	ldr	r2, [pc, #780]	; (8002dfc <web_def+0x6e0>)
 8002af0:	4614      	mov	r4, r2
 8002af2:	469c      	mov	ip, r3
 8002af4:	f104 0e20 	add.w	lr, r4, #32
 8002af8:	4665      	mov	r5, ip
 8002afa:	4626      	mov	r6, r4
 8002afc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002afe:	6028      	str	r0, [r5, #0]
 8002b00:	6069      	str	r1, [r5, #4]
 8002b02:	60aa      	str	r2, [r5, #8]
 8002b04:	60eb      	str	r3, [r5, #12]
 8002b06:	3410      	adds	r4, #16
 8002b08:	f10c 0c10 	add.w	ip, ip, #16
 8002b0c:	4574      	cmp	r4, lr
 8002b0e:	d1f3      	bne.n	8002af8 <web_def+0x3dc>
 8002b10:	4663      	mov	r3, ip
 8002b12:	4622      	mov	r2, r4
 8002b14:	6810      	ldr	r0, [r2, #0]
 8002b16:	6018      	str	r0, [r3, #0]
 8002b18:	8892      	ldrh	r2, [r2, #4]
 8002b1a:	809a      	strh	r2, [r3, #4]
	  strcat(presence, "<p><b> --:--:-- , --:--:20</b> </p>\r\n");
 8002b1c:	48b5      	ldr	r0, [pc, #724]	; (8002df4 <web_def+0x6d8>)
 8002b1e:	f7fd fb69 	bl	80001f4 <strlen>
 8002b22:	4603      	mov	r3, r0
 8002b24:	461a      	mov	r2, r3
 8002b26:	4bb3      	ldr	r3, [pc, #716]	; (8002df4 <web_def+0x6d8>)
 8002b28:	4413      	add	r3, r2
 8002b2a:	4ab5      	ldr	r2, [pc, #724]	; (8002e00 <web_def+0x6e4>)
 8002b2c:	4614      	mov	r4, r2
 8002b2e:	469c      	mov	ip, r3
 8002b30:	f104 0e20 	add.w	lr, r4, #32
 8002b34:	4665      	mov	r5, ip
 8002b36:	4626      	mov	r6, r4
 8002b38:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002b3a:	6028      	str	r0, [r5, #0]
 8002b3c:	6069      	str	r1, [r5, #4]
 8002b3e:	60aa      	str	r2, [r5, #8]
 8002b40:	60eb      	str	r3, [r5, #12]
 8002b42:	3410      	adds	r4, #16
 8002b44:	f10c 0c10 	add.w	ip, ip, #16
 8002b48:	4574      	cmp	r4, lr
 8002b4a:	d1f3      	bne.n	8002b34 <web_def+0x418>
 8002b4c:	4663      	mov	r3, ip
 8002b4e:	4622      	mov	r2, r4
 8002b50:	6810      	ldr	r0, [r2, #0]
 8002b52:	6018      	str	r0, [r3, #0]
 8002b54:	8892      	ldrh	r2, [r2, #4]
 8002b56:	809a      	strh	r2, [r3, #4]
	  strcat(presence, "<p><b><b><input type=\"submit\" name=\"pw\" value=\"POWROT\"/>\r\n");
 8002b58:	48a6      	ldr	r0, [pc, #664]	; (8002df4 <web_def+0x6d8>)
 8002b5a:	f7fd fb4b 	bl	80001f4 <strlen>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	461a      	mov	r2, r3
 8002b62:	4ba4      	ldr	r3, [pc, #656]	; (8002df4 <web_def+0x6d8>)
 8002b64:	4413      	add	r3, r2
 8002b66:	4aa7      	ldr	r2, [pc, #668]	; (8002e04 <web_def+0x6e8>)
 8002b68:	4614      	mov	r4, r2
 8002b6a:	469c      	mov	ip, r3
 8002b6c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002b70:	4665      	mov	r5, ip
 8002b72:	4626      	mov	r6, r4
 8002b74:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002b76:	6028      	str	r0, [r5, #0]
 8002b78:	6069      	str	r1, [r5, #4]
 8002b7a:	60aa      	str	r2, [r5, #8]
 8002b7c:	60eb      	str	r3, [r5, #12]
 8002b7e:	3410      	adds	r4, #16
 8002b80:	f10c 0c10 	add.w	ip, ip, #16
 8002b84:	4574      	cmp	r4, lr
 8002b86:	d1f3      	bne.n	8002b70 <web_def+0x454>
 8002b88:	4662      	mov	r2, ip
 8002b8a:	4623      	mov	r3, r4
 8002b8c:	cb03      	ldmia	r3!, {r0, r1}
 8002b8e:	6010      	str	r0, [r2, #0]
 8002b90:	6051      	str	r1, [r2, #4]
 8002b92:	8819      	ldrh	r1, [r3, #0]
 8002b94:	789b      	ldrb	r3, [r3, #2]
 8002b96:	8111      	strh	r1, [r2, #8]
 8002b98:	7293      	strb	r3, [r2, #10]
///////////////////////////////////////////////////////////////


///////////// OGRZEWANIE ///////////////////////////////////////////////

  strcpy(heizung, "HTTP/1.1 200 OK\r\n");
 8002b9a:	4a9b      	ldr	r2, [pc, #620]	; (8002e08 <web_def+0x6ec>)
 8002b9c:	4b9b      	ldr	r3, [pc, #620]	; (8002e0c <web_def+0x6f0>)
 8002b9e:	4615      	mov	r5, r2
 8002ba0:	461c      	mov	r4, r3
 8002ba2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ba4:	6028      	str	r0, [r5, #0]
 8002ba6:	6069      	str	r1, [r5, #4]
 8002ba8:	60aa      	str	r2, [r5, #8]
 8002baa:	60eb      	str	r3, [r5, #12]
 8002bac:	8823      	ldrh	r3, [r4, #0]
 8002bae:	822b      	strh	r3, [r5, #16]
  strcat(heizung, "Content-Type: text/html\r\n");
 8002bb0:	4895      	ldr	r0, [pc, #596]	; (8002e08 <web_def+0x6ec>)
 8002bb2:	f7fd fb1f 	bl	80001f4 <strlen>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	461a      	mov	r2, r3
 8002bba:	4b93      	ldr	r3, [pc, #588]	; (8002e08 <web_def+0x6ec>)
 8002bbc:	4413      	add	r3, r2
 8002bbe:	4a94      	ldr	r2, [pc, #592]	; (8002e10 <web_def+0x6f4>)
 8002bc0:	461d      	mov	r5, r3
 8002bc2:	4614      	mov	r4, r2
 8002bc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bc6:	6028      	str	r0, [r5, #0]
 8002bc8:	6069      	str	r1, [r5, #4]
 8002bca:	60aa      	str	r2, [r5, #8]
 8002bcc:	60eb      	str	r3, [r5, #12]
 8002bce:	cc03      	ldmia	r4!, {r0, r1}
 8002bd0:	6128      	str	r0, [r5, #16]
 8002bd2:	6169      	str	r1, [r5, #20]
 8002bd4:	8823      	ldrh	r3, [r4, #0]
 8002bd6:	832b      	strh	r3, [r5, #24]
  strcat(heizung, "Content-Lenght: 398\r\n");
 8002bd8:	488b      	ldr	r0, [pc, #556]	; (8002e08 <web_def+0x6ec>)
 8002bda:	f7fd fb0b 	bl	80001f4 <strlen>
 8002bde:	4603      	mov	r3, r0
 8002be0:	461a      	mov	r2, r3
 8002be2:	4b89      	ldr	r3, [pc, #548]	; (8002e08 <web_def+0x6ec>)
 8002be4:	4413      	add	r3, r2
 8002be6:	4a8b      	ldr	r2, [pc, #556]	; (8002e14 <web_def+0x6f8>)
 8002be8:	461d      	mov	r5, r3
 8002bea:	4614      	mov	r4, r2
 8002bec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bee:	6028      	str	r0, [r5, #0]
 8002bf0:	6069      	str	r1, [r5, #4]
 8002bf2:	60aa      	str	r2, [r5, #8]
 8002bf4:	60eb      	str	r3, [r5, #12]
 8002bf6:	6820      	ldr	r0, [r4, #0]
 8002bf8:	6128      	str	r0, [r5, #16]
 8002bfa:	88a3      	ldrh	r3, [r4, #4]
 8002bfc:	82ab      	strh	r3, [r5, #20]
  strcat(heizung, "Connection: close\r\n\r\n");
 8002bfe:	4882      	ldr	r0, [pc, #520]	; (8002e08 <web_def+0x6ec>)
 8002c00:	f7fd faf8 	bl	80001f4 <strlen>
 8002c04:	4603      	mov	r3, r0
 8002c06:	461a      	mov	r2, r3
 8002c08:	4b7f      	ldr	r3, [pc, #508]	; (8002e08 <web_def+0x6ec>)
 8002c0a:	4413      	add	r3, r2
 8002c0c:	4a82      	ldr	r2, [pc, #520]	; (8002e18 <web_def+0x6fc>)
 8002c0e:	461d      	mov	r5, r3
 8002c10:	4614      	mov	r4, r2
 8002c12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c14:	6028      	str	r0, [r5, #0]
 8002c16:	6069      	str	r1, [r5, #4]
 8002c18:	60aa      	str	r2, [r5, #8]
 8002c1a:	60eb      	str	r3, [r5, #12]
 8002c1c:	6820      	ldr	r0, [r4, #0]
 8002c1e:	6128      	str	r0, [r5, #16]
 8002c20:	88a3      	ldrh	r3, [r4, #4]
 8002c22:	82ab      	strh	r3, [r5, #20]
  strcat(heizung, "<!DOCTYPE html>\r\n<html>\r\n<head>\r\n<html lang=\"pl\">");
 8002c24:	4878      	ldr	r0, [pc, #480]	; (8002e08 <web_def+0x6ec>)
 8002c26:	f7fd fae5 	bl	80001f4 <strlen>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4b76      	ldr	r3, [pc, #472]	; (8002e08 <web_def+0x6ec>)
 8002c30:	4413      	add	r3, r2
 8002c32:	4a7a      	ldr	r2, [pc, #488]	; (8002e1c <web_def+0x700>)
 8002c34:	4614      	mov	r4, r2
 8002c36:	469c      	mov	ip, r3
 8002c38:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002c3c:	4665      	mov	r5, ip
 8002c3e:	4626      	mov	r6, r4
 8002c40:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002c42:	6028      	str	r0, [r5, #0]
 8002c44:	6069      	str	r1, [r5, #4]
 8002c46:	60aa      	str	r2, [r5, #8]
 8002c48:	60eb      	str	r3, [r5, #12]
 8002c4a:	3410      	adds	r4, #16
 8002c4c:	f10c 0c10 	add.w	ip, ip, #16
 8002c50:	4574      	cmp	r4, lr
 8002c52:	d1f3      	bne.n	8002c3c <web_def+0x520>
 8002c54:	4662      	mov	r2, ip
 8002c56:	4623      	mov	r3, r4
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	8013      	strh	r3, [r2, #0]
  strcat(heizung, "<title>Dioda RGB</title>\r\n</head>\r\n");
 8002c5c:	486a      	ldr	r0, [pc, #424]	; (8002e08 <web_def+0x6ec>)
 8002c5e:	f7fd fac9 	bl	80001f4 <strlen>
 8002c62:	4603      	mov	r3, r0
 8002c64:	461a      	mov	r2, r3
 8002c66:	4b68      	ldr	r3, [pc, #416]	; (8002e08 <web_def+0x6ec>)
 8002c68:	4413      	add	r3, r2
 8002c6a:	4a6d      	ldr	r2, [pc, #436]	; (8002e20 <web_def+0x704>)
 8002c6c:	4614      	mov	r4, r2
 8002c6e:	469c      	mov	ip, r3
 8002c70:	f104 0e20 	add.w	lr, r4, #32
 8002c74:	4665      	mov	r5, ip
 8002c76:	4626      	mov	r6, r4
 8002c78:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002c7a:	6028      	str	r0, [r5, #0]
 8002c7c:	6069      	str	r1, [r5, #4]
 8002c7e:	60aa      	str	r2, [r5, #8]
 8002c80:	60eb      	str	r3, [r5, #12]
 8002c82:	3410      	adds	r4, #16
 8002c84:	f10c 0c10 	add.w	ip, ip, #16
 8002c88:	4574      	cmp	r4, lr
 8002c8a:	d1f3      	bne.n	8002c74 <web_def+0x558>
 8002c8c:	4663      	mov	r3, ip
 8002c8e:	4622      	mov	r2, r4
 8002c90:	6810      	ldr	r0, [r2, #0]
 8002c92:	6018      	str	r0, [r3, #0]
  strcat(heizung, "<body>\r\n<form method=\"get\">\r\n");
 8002c94:	485c      	ldr	r0, [pc, #368]	; (8002e08 <web_def+0x6ec>)
 8002c96:	f7fd faad 	bl	80001f4 <strlen>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4b5a      	ldr	r3, [pc, #360]	; (8002e08 <web_def+0x6ec>)
 8002ca0:	4413      	add	r3, r2
 8002ca2:	4a60      	ldr	r2, [pc, #384]	; (8002e24 <web_def+0x708>)
 8002ca4:	461d      	mov	r5, r3
 8002ca6:	4614      	mov	r4, r2
 8002ca8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002caa:	6028      	str	r0, [r5, #0]
 8002cac:	6069      	str	r1, [r5, #4]
 8002cae:	60aa      	str	r2, [r5, #8]
 8002cb0:	60eb      	str	r3, [r5, #12]
 8002cb2:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002cb4:	6128      	str	r0, [r5, #16]
 8002cb6:	6169      	str	r1, [r5, #20]
 8002cb8:	61aa      	str	r2, [r5, #24]
 8002cba:	8823      	ldrh	r3, [r4, #0]
 8002cbc:	83ab      	strh	r3, [r5, #28]
  strcat(heizung, "<p><b>Temperatura w pomieszczeniu:    C</b> </p>\r\n"); //C
 8002cbe:	4852      	ldr	r0, [pc, #328]	; (8002e08 <web_def+0x6ec>)
 8002cc0:	f7fd fa98 	bl	80001f4 <strlen>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	4b4f      	ldr	r3, [pc, #316]	; (8002e08 <web_def+0x6ec>)
 8002cca:	4413      	add	r3, r2
 8002ccc:	4a56      	ldr	r2, [pc, #344]	; (8002e28 <web_def+0x70c>)
 8002cce:	4614      	mov	r4, r2
 8002cd0:	469c      	mov	ip, r3
 8002cd2:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002cd6:	4665      	mov	r5, ip
 8002cd8:	4626      	mov	r6, r4
 8002cda:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002cdc:	6028      	str	r0, [r5, #0]
 8002cde:	6069      	str	r1, [r5, #4]
 8002ce0:	60aa      	str	r2, [r5, #8]
 8002ce2:	60eb      	str	r3, [r5, #12]
 8002ce4:	3410      	adds	r4, #16
 8002ce6:	f10c 0c10 	add.w	ip, ip, #16
 8002cea:	4574      	cmp	r4, lr
 8002cec:	d1f3      	bne.n	8002cd6 <web_def+0x5ba>
 8002cee:	4663      	mov	r3, ip
 8002cf0:	4622      	mov	r2, r4
 8002cf2:	6810      	ldr	r0, [r2, #0]
 8002cf4:	6018      	str	r0, [r3, #0]
 8002cf6:	7912      	ldrb	r2, [r2, #4]
 8002cf8:	711a      	strb	r2, [r3, #4]
  strcat(heizung, "<p><b>Temperatura wody w zasobniku:    C</b> </p></p>\r\n"); //C
 8002cfa:	4843      	ldr	r0, [pc, #268]	; (8002e08 <web_def+0x6ec>)
 8002cfc:	f7fd fa7a 	bl	80001f4 <strlen>
 8002d00:	4603      	mov	r3, r0
 8002d02:	461a      	mov	r2, r3
 8002d04:	4b40      	ldr	r3, [pc, #256]	; (8002e08 <web_def+0x6ec>)
 8002d06:	4413      	add	r3, r2
 8002d08:	4a48      	ldr	r2, [pc, #288]	; (8002e2c <web_def+0x710>)
 8002d0a:	4614      	mov	r4, r2
 8002d0c:	469c      	mov	ip, r3
 8002d0e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002d12:	4665      	mov	r5, ip
 8002d14:	4626      	mov	r6, r4
 8002d16:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002d18:	6028      	str	r0, [r5, #0]
 8002d1a:	6069      	str	r1, [r5, #4]
 8002d1c:	60aa      	str	r2, [r5, #8]
 8002d1e:	60eb      	str	r3, [r5, #12]
 8002d20:	3410      	adds	r4, #16
 8002d22:	f10c 0c10 	add.w	ip, ip, #16
 8002d26:	4574      	cmp	r4, lr
 8002d28:	d1f3      	bne.n	8002d12 <web_def+0x5f6>
 8002d2a:	4662      	mov	r2, ip
 8002d2c:	4623      	mov	r3, r4
 8002d2e:	cb03      	ldmia	r3!, {r0, r1}
 8002d30:	6010      	str	r0, [r2, #0]
 8002d32:	6051      	str	r1, [r2, #4]
 8002d34:	881b      	ldrh	r3, [r3, #0]
 8002d36:	8113      	strh	r3, [r2, #8]
  strcat(heizung, "<p><b>Zadana temperatura (10-33):</b><input type=\"text\"name=\"tm\" value=\"22\" /></p>\r\n");
 8002d38:	4833      	ldr	r0, [pc, #204]	; (8002e08 <web_def+0x6ec>)
 8002d3a:	f7fd fa5b 	bl	80001f4 <strlen>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	461a      	mov	r2, r3
 8002d42:	4b31      	ldr	r3, [pc, #196]	; (8002e08 <web_def+0x6ec>)
 8002d44:	4413      	add	r3, r2
 8002d46:	4a3a      	ldr	r2, [pc, #232]	; (8002e30 <web_def+0x714>)
 8002d48:	4618      	mov	r0, r3
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	2355      	movs	r3, #85	; 0x55
 8002d4e:	461a      	mov	r2, r3
 8002d50:	f004 fee2 	bl	8007b18 <memcpy>
  strcat(heizung, "<p><b>  <input type=\"range\" id=\"volume\" name=\"volume\"min=\"0\" max=\"9\"><label for=\"volume\">Volume</label>\r\n");
 8002d54:	482c      	ldr	r0, [pc, #176]	; (8002e08 <web_def+0x6ec>)
 8002d56:	f7fd fa4d 	bl	80001f4 <strlen>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4b2a      	ldr	r3, [pc, #168]	; (8002e08 <web_def+0x6ec>)
 8002d60:	4413      	add	r3, r2
 8002d62:	4a34      	ldr	r2, [pc, #208]	; (8002e34 <web_def+0x718>)
 8002d64:	4618      	mov	r0, r3
 8002d66:	4611      	mov	r1, r2
 8002d68:	236a      	movs	r3, #106	; 0x6a
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	f004 fed4 	bl	8007b18 <memcpy>
  strcat(heizung, "<p><b><b><input type=\"submit\" name=\"pw\" value=\"POWROT\"/>\r\n");
 8002d70:	4825      	ldr	r0, [pc, #148]	; (8002e08 <web_def+0x6ec>)
 8002d72:	f7fd fa3f 	bl	80001f4 <strlen>
 8002d76:	4603      	mov	r3, r0
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4b23      	ldr	r3, [pc, #140]	; (8002e08 <web_def+0x6ec>)
 8002d7c:	4413      	add	r3, r2
 8002d7e:	4a21      	ldr	r2, [pc, #132]	; (8002e04 <web_def+0x6e8>)
 8002d80:	4614      	mov	r4, r2
 8002d82:	469c      	mov	ip, r3
 8002d84:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002d88:	4665      	mov	r5, ip
 8002d8a:	4626      	mov	r6, r4
 8002d8c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002d8e:	6028      	str	r0, [r5, #0]
 8002d90:	6069      	str	r1, [r5, #4]
 8002d92:	60aa      	str	r2, [r5, #8]
 8002d94:	60eb      	str	r3, [r5, #12]
 8002d96:	3410      	adds	r4, #16
 8002d98:	f10c 0c10 	add.w	ip, ip, #16
 8002d9c:	4574      	cmp	r4, lr
 8002d9e:	d1f3      	bne.n	8002d88 <web_def+0x66c>
 8002da0:	4662      	mov	r2, ip
 8002da2:	4623      	mov	r3, r4
 8002da4:	cb03      	ldmia	r3!, {r0, r1}
 8002da6:	6010      	str	r0, [r2, #0]
 8002da8:	6051      	str	r1, [r2, #4]
 8002daa:	8819      	ldrh	r1, [r3, #0]
 8002dac:	789b      	ldrb	r3, [r3, #2]
 8002dae:	8111      	strh	r1, [r2, #8]
 8002db0:	7293      	strb	r3, [r2, #10]

/////////////////////// OSWIETLENIE//////////////////////////////////////

  strcpy(lights, "HTTP/1.1 200 OK\r\n");
 8002db2:	4a21      	ldr	r2, [pc, #132]	; (8002e38 <web_def+0x71c>)
 8002db4:	4b15      	ldr	r3, [pc, #84]	; (8002e0c <web_def+0x6f0>)
 8002db6:	4615      	mov	r5, r2
 8002db8:	461c      	mov	r4, r3
 8002dba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dbc:	6028      	str	r0, [r5, #0]
 8002dbe:	6069      	str	r1, [r5, #4]
 8002dc0:	60aa      	str	r2, [r5, #8]
 8002dc2:	60eb      	str	r3, [r5, #12]
 8002dc4:	8823      	ldrh	r3, [r4, #0]
 8002dc6:	822b      	strh	r3, [r5, #16]
  strcat(lights, "Content-Type: text/html\r\n");
 8002dc8:	481b      	ldr	r0, [pc, #108]	; (8002e38 <web_def+0x71c>)
 8002dca:	f7fd fa13 	bl	80001f4 <strlen>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4b19      	ldr	r3, [pc, #100]	; (8002e38 <web_def+0x71c>)
 8002dd4:	4413      	add	r3, r2
 8002dd6:	4a0e      	ldr	r2, [pc, #56]	; (8002e10 <web_def+0x6f4>)
 8002dd8:	461d      	mov	r5, r3
 8002dda:	4614      	mov	r4, r2
 8002ddc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dde:	6028      	str	r0, [r5, #0]
 8002de0:	6069      	str	r1, [r5, #4]
 8002de2:	60aa      	str	r2, [r5, #8]
 8002de4:	60eb      	str	r3, [r5, #12]
 8002de6:	cc03      	ldmia	r4!, {r0, r1}
 8002de8:	6128      	str	r0, [r5, #16]
 8002dea:	6169      	str	r1, [r5, #20]
 8002dec:	8823      	ldrh	r3, [r4, #0]
 8002dee:	832b      	strh	r3, [r5, #24]
 8002df0:	e024      	b.n	8002e3c <web_def+0x720>
 8002df2:	bf00      	nop
 8002df4:	20000d58 	.word	0x20000d58
 8002df8:	0800abd0 	.word	0x0800abd0
 8002dfc:	0800abf8 	.word	0x0800abf8
 8002e00:	0800ac20 	.word	0x0800ac20
 8002e04:	0800ac98 	.word	0x0800ac98
 8002e08:	20000a38 	.word	0x20000a38
 8002e0c:	0800aa80 	.word	0x0800aa80
 8002e10:	0800aa94 	.word	0x0800aa94
 8002e14:	0800aab0 	.word	0x0800aab0
 8002e18:	0800aac8 	.word	0x0800aac8
 8002e1c:	0800aae0 	.word	0x0800aae0
 8002e20:	0800ab14 	.word	0x0800ab14
 8002e24:	0800ab38 	.word	0x0800ab38
 8002e28:	0800acd4 	.word	0x0800acd4
 8002e2c:	0800ad0c 	.word	0x0800ad0c
 8002e30:	0800ad48 	.word	0x0800ad48
 8002e34:	0800ada0 	.word	0x0800ada0
 8002e38:	20002ce8 	.word	0x20002ce8
  strcat(lights, "Content-Lenght: 398\r\n");
 8002e3c:	48d0      	ldr	r0, [pc, #832]	; (8003180 <web_def+0xa64>)
 8002e3e:	f7fd f9d9 	bl	80001f4 <strlen>
 8002e42:	4603      	mov	r3, r0
 8002e44:	461a      	mov	r2, r3
 8002e46:	4bce      	ldr	r3, [pc, #824]	; (8003180 <web_def+0xa64>)
 8002e48:	4413      	add	r3, r2
 8002e4a:	4ace      	ldr	r2, [pc, #824]	; (8003184 <web_def+0xa68>)
 8002e4c:	461d      	mov	r5, r3
 8002e4e:	4614      	mov	r4, r2
 8002e50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e52:	6028      	str	r0, [r5, #0]
 8002e54:	6069      	str	r1, [r5, #4]
 8002e56:	60aa      	str	r2, [r5, #8]
 8002e58:	60eb      	str	r3, [r5, #12]
 8002e5a:	6820      	ldr	r0, [r4, #0]
 8002e5c:	6128      	str	r0, [r5, #16]
 8002e5e:	88a3      	ldrh	r3, [r4, #4]
 8002e60:	82ab      	strh	r3, [r5, #20]
  strcat(lights, "Connection: close\r\n\r\n");
 8002e62:	48c7      	ldr	r0, [pc, #796]	; (8003180 <web_def+0xa64>)
 8002e64:	f7fd f9c6 	bl	80001f4 <strlen>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	4bc4      	ldr	r3, [pc, #784]	; (8003180 <web_def+0xa64>)
 8002e6e:	4413      	add	r3, r2
 8002e70:	4ac5      	ldr	r2, [pc, #788]	; (8003188 <web_def+0xa6c>)
 8002e72:	461d      	mov	r5, r3
 8002e74:	4614      	mov	r4, r2
 8002e76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e78:	6028      	str	r0, [r5, #0]
 8002e7a:	6069      	str	r1, [r5, #4]
 8002e7c:	60aa      	str	r2, [r5, #8]
 8002e7e:	60eb      	str	r3, [r5, #12]
 8002e80:	6820      	ldr	r0, [r4, #0]
 8002e82:	6128      	str	r0, [r5, #16]
 8002e84:	88a3      	ldrh	r3, [r4, #4]
 8002e86:	82ab      	strh	r3, [r5, #20]
  strcat(lights, "<!DOCTYPE html>\r\n<html>\r\n<head>\r\n<html lang=\"pl\">");
 8002e88:	48bd      	ldr	r0, [pc, #756]	; (8003180 <web_def+0xa64>)
 8002e8a:	f7fd f9b3 	bl	80001f4 <strlen>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	461a      	mov	r2, r3
 8002e92:	4bbb      	ldr	r3, [pc, #748]	; (8003180 <web_def+0xa64>)
 8002e94:	4413      	add	r3, r2
 8002e96:	4abd      	ldr	r2, [pc, #756]	; (800318c <web_def+0xa70>)
 8002e98:	4614      	mov	r4, r2
 8002e9a:	469c      	mov	ip, r3
 8002e9c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002ea0:	4665      	mov	r5, ip
 8002ea2:	4626      	mov	r6, r4
 8002ea4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002ea6:	6028      	str	r0, [r5, #0]
 8002ea8:	6069      	str	r1, [r5, #4]
 8002eaa:	60aa      	str	r2, [r5, #8]
 8002eac:	60eb      	str	r3, [r5, #12]
 8002eae:	3410      	adds	r4, #16
 8002eb0:	f10c 0c10 	add.w	ip, ip, #16
 8002eb4:	4574      	cmp	r4, lr
 8002eb6:	d1f3      	bne.n	8002ea0 <web_def+0x784>
 8002eb8:	4662      	mov	r2, ip
 8002eba:	4623      	mov	r3, r4
 8002ebc:	881b      	ldrh	r3, [r3, #0]
 8002ebe:	8013      	strh	r3, [r2, #0]
  strcat(lights, "<title>Dioda RGB</title>\r\n</head>\r\n");
 8002ec0:	48af      	ldr	r0, [pc, #700]	; (8003180 <web_def+0xa64>)
 8002ec2:	f7fd f997 	bl	80001f4 <strlen>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	461a      	mov	r2, r3
 8002eca:	4bad      	ldr	r3, [pc, #692]	; (8003180 <web_def+0xa64>)
 8002ecc:	4413      	add	r3, r2
 8002ece:	4ab0      	ldr	r2, [pc, #704]	; (8003190 <web_def+0xa74>)
 8002ed0:	4614      	mov	r4, r2
 8002ed2:	469c      	mov	ip, r3
 8002ed4:	f104 0e20 	add.w	lr, r4, #32
 8002ed8:	4665      	mov	r5, ip
 8002eda:	4626      	mov	r6, r4
 8002edc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002ede:	6028      	str	r0, [r5, #0]
 8002ee0:	6069      	str	r1, [r5, #4]
 8002ee2:	60aa      	str	r2, [r5, #8]
 8002ee4:	60eb      	str	r3, [r5, #12]
 8002ee6:	3410      	adds	r4, #16
 8002ee8:	f10c 0c10 	add.w	ip, ip, #16
 8002eec:	4574      	cmp	r4, lr
 8002eee:	d1f3      	bne.n	8002ed8 <web_def+0x7bc>
 8002ef0:	4663      	mov	r3, ip
 8002ef2:	4622      	mov	r2, r4
 8002ef4:	6810      	ldr	r0, [r2, #0]
 8002ef6:	6018      	str	r0, [r3, #0]
  strcat(lights, "<body>\r\n<form method=\"get\">\r\n");
 8002ef8:	48a1      	ldr	r0, [pc, #644]	; (8003180 <web_def+0xa64>)
 8002efa:	f7fd f97b 	bl	80001f4 <strlen>
 8002efe:	4603      	mov	r3, r0
 8002f00:	461a      	mov	r2, r3
 8002f02:	4b9f      	ldr	r3, [pc, #636]	; (8003180 <web_def+0xa64>)
 8002f04:	4413      	add	r3, r2
 8002f06:	4aa3      	ldr	r2, [pc, #652]	; (8003194 <web_def+0xa78>)
 8002f08:	461d      	mov	r5, r3
 8002f0a:	4614      	mov	r4, r2
 8002f0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f0e:	6028      	str	r0, [r5, #0]
 8002f10:	6069      	str	r1, [r5, #4]
 8002f12:	60aa      	str	r2, [r5, #8]
 8002f14:	60eb      	str	r3, [r5, #12]
 8002f16:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002f18:	6128      	str	r0, [r5, #16]
 8002f1a:	6169      	str	r1, [r5, #20]
 8002f1c:	61aa      	str	r2, [r5, #24]
 8002f1e:	8823      	ldrh	r3, [r4, #0]
 8002f20:	83ab      	strh	r3, [r5, #28]

  strcat(lights, "<p><b><select><option value=\"auto\">automatyczne</option><option value=\"man\">Reczne</option></select>\r\n");
 8002f22:	4897      	ldr	r0, [pc, #604]	; (8003180 <web_def+0xa64>)
 8002f24:	f7fd f966 	bl	80001f4 <strlen>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	4b94      	ldr	r3, [pc, #592]	; (8003180 <web_def+0xa64>)
 8002f2e:	4413      	add	r3, r2
 8002f30:	4a99      	ldr	r2, [pc, #612]	; (8003198 <web_def+0xa7c>)
 8002f32:	4618      	mov	r0, r3
 8002f34:	4611      	mov	r1, r2
 8002f36:	2367      	movs	r3, #103	; 0x67
 8002f38:	461a      	mov	r2, r3
 8002f3a:	f004 fded 	bl	8007b18 <memcpy>
  strcat(lights, "<p><b><b><input type=\"submit\" name=\"pw\" value=\"POWROT\"/>\r\n");
 8002f3e:	4890      	ldr	r0, [pc, #576]	; (8003180 <web_def+0xa64>)
 8002f40:	f7fd f958 	bl	80001f4 <strlen>
 8002f44:	4603      	mov	r3, r0
 8002f46:	461a      	mov	r2, r3
 8002f48:	4b8d      	ldr	r3, [pc, #564]	; (8003180 <web_def+0xa64>)
 8002f4a:	4413      	add	r3, r2
 8002f4c:	4a93      	ldr	r2, [pc, #588]	; (800319c <web_def+0xa80>)
 8002f4e:	4614      	mov	r4, r2
 8002f50:	469c      	mov	ip, r3
 8002f52:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002f56:	4665      	mov	r5, ip
 8002f58:	4626      	mov	r6, r4
 8002f5a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002f5c:	6028      	str	r0, [r5, #0]
 8002f5e:	6069      	str	r1, [r5, #4]
 8002f60:	60aa      	str	r2, [r5, #8]
 8002f62:	60eb      	str	r3, [r5, #12]
 8002f64:	3410      	adds	r4, #16
 8002f66:	f10c 0c10 	add.w	ip, ip, #16
 8002f6a:	4574      	cmp	r4, lr
 8002f6c:	d1f3      	bne.n	8002f56 <web_def+0x83a>
 8002f6e:	4662      	mov	r2, ip
 8002f70:	4623      	mov	r3, r4
 8002f72:	cb03      	ldmia	r3!, {r0, r1}
 8002f74:	6010      	str	r0, [r2, #0]
 8002f76:	6051      	str	r1, [r2, #4]
 8002f78:	8819      	ldrh	r1, [r3, #0]
 8002f7a:	789b      	ldrb	r3, [r3, #2]
 8002f7c:	8111      	strh	r1, [r2, #8]
 8002f7e:	7293      	strb	r3, [r2, #10]
  ////////////////////////////////////////////////////////////////////////////


////////////////////// STRONA GWNA ////////////////////////////////////

  strcpy(webpage, "HTTP/1.1 200 OK\r\n");
 8002f80:	4a87      	ldr	r2, [pc, #540]	; (80031a0 <web_def+0xa84>)
 8002f82:	4b88      	ldr	r3, [pc, #544]	; (80031a4 <web_def+0xa88>)
 8002f84:	4615      	mov	r5, r2
 8002f86:	461c      	mov	r4, r3
 8002f88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f8a:	6028      	str	r0, [r5, #0]
 8002f8c:	6069      	str	r1, [r5, #4]
 8002f8e:	60aa      	str	r2, [r5, #8]
 8002f90:	60eb      	str	r3, [r5, #12]
 8002f92:	8823      	ldrh	r3, [r4, #0]
 8002f94:	822b      	strh	r3, [r5, #16]
  strcat(webpage, "Content-Type: text/html\r\n");
 8002f96:	4882      	ldr	r0, [pc, #520]	; (80031a0 <web_def+0xa84>)
 8002f98:	f7fd f92c 	bl	80001f4 <strlen>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	4b7f      	ldr	r3, [pc, #508]	; (80031a0 <web_def+0xa84>)
 8002fa2:	4413      	add	r3, r2
 8002fa4:	4a80      	ldr	r2, [pc, #512]	; (80031a8 <web_def+0xa8c>)
 8002fa6:	461d      	mov	r5, r3
 8002fa8:	4614      	mov	r4, r2
 8002faa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fac:	6028      	str	r0, [r5, #0]
 8002fae:	6069      	str	r1, [r5, #4]
 8002fb0:	60aa      	str	r2, [r5, #8]
 8002fb2:	60eb      	str	r3, [r5, #12]
 8002fb4:	cc03      	ldmia	r4!, {r0, r1}
 8002fb6:	6128      	str	r0, [r5, #16]
 8002fb8:	6169      	str	r1, [r5, #20]
 8002fba:	8823      	ldrh	r3, [r4, #0]
 8002fbc:	832b      	strh	r3, [r5, #24]
  strcat(webpage, "Content-Lenght: 398\r\n");
 8002fbe:	4878      	ldr	r0, [pc, #480]	; (80031a0 <web_def+0xa84>)
 8002fc0:	f7fd f918 	bl	80001f4 <strlen>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	4b75      	ldr	r3, [pc, #468]	; (80031a0 <web_def+0xa84>)
 8002fca:	4413      	add	r3, r2
 8002fcc:	4a6d      	ldr	r2, [pc, #436]	; (8003184 <web_def+0xa68>)
 8002fce:	461d      	mov	r5, r3
 8002fd0:	4614      	mov	r4, r2
 8002fd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fd4:	6028      	str	r0, [r5, #0]
 8002fd6:	6069      	str	r1, [r5, #4]
 8002fd8:	60aa      	str	r2, [r5, #8]
 8002fda:	60eb      	str	r3, [r5, #12]
 8002fdc:	6820      	ldr	r0, [r4, #0]
 8002fde:	6128      	str	r0, [r5, #16]
 8002fe0:	88a3      	ldrh	r3, [r4, #4]
 8002fe2:	82ab      	strh	r3, [r5, #20]
  strcat(webpage, "Connection: close\r\n\r\n");
 8002fe4:	486e      	ldr	r0, [pc, #440]	; (80031a0 <web_def+0xa84>)
 8002fe6:	f7fd f905 	bl	80001f4 <strlen>
 8002fea:	4603      	mov	r3, r0
 8002fec:	461a      	mov	r2, r3
 8002fee:	4b6c      	ldr	r3, [pc, #432]	; (80031a0 <web_def+0xa84>)
 8002ff0:	4413      	add	r3, r2
 8002ff2:	4a65      	ldr	r2, [pc, #404]	; (8003188 <web_def+0xa6c>)
 8002ff4:	461d      	mov	r5, r3
 8002ff6:	4614      	mov	r4, r2
 8002ff8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ffa:	6028      	str	r0, [r5, #0]
 8002ffc:	6069      	str	r1, [r5, #4]
 8002ffe:	60aa      	str	r2, [r5, #8]
 8003000:	60eb      	str	r3, [r5, #12]
 8003002:	6820      	ldr	r0, [r4, #0]
 8003004:	6128      	str	r0, [r5, #16]
 8003006:	88a3      	ldrh	r3, [r4, #4]
 8003008:	82ab      	strh	r3, [r5, #20]
  strcat(webpage, "<!DOCTYPE html>\r\n<html>\r\n<head>\r\n<html lang=\"pl\">");
 800300a:	4865      	ldr	r0, [pc, #404]	; (80031a0 <web_def+0xa84>)
 800300c:	f7fd f8f2 	bl	80001f4 <strlen>
 8003010:	4603      	mov	r3, r0
 8003012:	461a      	mov	r2, r3
 8003014:	4b62      	ldr	r3, [pc, #392]	; (80031a0 <web_def+0xa84>)
 8003016:	4413      	add	r3, r2
 8003018:	4a5c      	ldr	r2, [pc, #368]	; (800318c <web_def+0xa70>)
 800301a:	4614      	mov	r4, r2
 800301c:	469c      	mov	ip, r3
 800301e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8003022:	4665      	mov	r5, ip
 8003024:	4626      	mov	r6, r4
 8003026:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003028:	6028      	str	r0, [r5, #0]
 800302a:	6069      	str	r1, [r5, #4]
 800302c:	60aa      	str	r2, [r5, #8]
 800302e:	60eb      	str	r3, [r5, #12]
 8003030:	3410      	adds	r4, #16
 8003032:	f10c 0c10 	add.w	ip, ip, #16
 8003036:	4574      	cmp	r4, lr
 8003038:	d1f3      	bne.n	8003022 <web_def+0x906>
 800303a:	4662      	mov	r2, ip
 800303c:	4623      	mov	r3, r4
 800303e:	881b      	ldrh	r3, [r3, #0]
 8003040:	8013      	strh	r3, [r2, #0]
  strcat(webpage, "<title>Dioda RGB</title>\r\n</head>\r\n");
 8003042:	4857      	ldr	r0, [pc, #348]	; (80031a0 <web_def+0xa84>)
 8003044:	f7fd f8d6 	bl	80001f4 <strlen>
 8003048:	4603      	mov	r3, r0
 800304a:	461a      	mov	r2, r3
 800304c:	4b54      	ldr	r3, [pc, #336]	; (80031a0 <web_def+0xa84>)
 800304e:	4413      	add	r3, r2
 8003050:	4a4f      	ldr	r2, [pc, #316]	; (8003190 <web_def+0xa74>)
 8003052:	4614      	mov	r4, r2
 8003054:	469c      	mov	ip, r3
 8003056:	f104 0e20 	add.w	lr, r4, #32
 800305a:	4665      	mov	r5, ip
 800305c:	4626      	mov	r6, r4
 800305e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003060:	6028      	str	r0, [r5, #0]
 8003062:	6069      	str	r1, [r5, #4]
 8003064:	60aa      	str	r2, [r5, #8]
 8003066:	60eb      	str	r3, [r5, #12]
 8003068:	3410      	adds	r4, #16
 800306a:	f10c 0c10 	add.w	ip, ip, #16
 800306e:	4574      	cmp	r4, lr
 8003070:	d1f3      	bne.n	800305a <web_def+0x93e>
 8003072:	4663      	mov	r3, ip
 8003074:	4622      	mov	r2, r4
 8003076:	6810      	ldr	r0, [r2, #0]
 8003078:	6018      	str	r0, [r3, #0]
  strcat(webpage, "<body>\r\n<form method=\"get\">\r\n");
 800307a:	4849      	ldr	r0, [pc, #292]	; (80031a0 <web_def+0xa84>)
 800307c:	f7fd f8ba 	bl	80001f4 <strlen>
 8003080:	4603      	mov	r3, r0
 8003082:	461a      	mov	r2, r3
 8003084:	4b46      	ldr	r3, [pc, #280]	; (80031a0 <web_def+0xa84>)
 8003086:	4413      	add	r3, r2
 8003088:	4a42      	ldr	r2, [pc, #264]	; (8003194 <web_def+0xa78>)
 800308a:	461d      	mov	r5, r3
 800308c:	4614      	mov	r4, r2
 800308e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003090:	6028      	str	r0, [r5, #0]
 8003092:	6069      	str	r1, [r5, #4]
 8003094:	60aa      	str	r2, [r5, #8]
 8003096:	60eb      	str	r3, [r5, #12]
 8003098:	cc07      	ldmia	r4!, {r0, r1, r2}
 800309a:	6128      	str	r0, [r5, #16]
 800309c:	6169      	str	r1, [r5, #20]
 800309e:	61aa      	str	r2, [r5, #24]
 80030a0:	8823      	ldrh	r3, [r4, #0]
 80030a2:	83ab      	strh	r3, [r5, #28]
//  strcat(webpage, " name=\"green\" value=\"0\" /></p>\r\n");
//  strcat(webpage, "<p><b>Niebieski (0-255):</b> <input type=\"text\"");
//  strcat(webpage, " name=\"blue\" value=\"0\" /></p>\r\n");
//strcat(webpage, "<input type=\"submit\" value=\"Ustaw kolor\" />\r\n");
//strcat(webpage, "</form>\r\n</body>\r\n</html>");
  strcat(webpage, "<p><b><input type=\"submit\" name=\"os\" value=\"OSWIETLENIE\"/>\r\n");
 80030a4:	483e      	ldr	r0, [pc, #248]	; (80031a0 <web_def+0xa84>)
 80030a6:	f7fd f8a5 	bl	80001f4 <strlen>
 80030aa:	4603      	mov	r3, r0
 80030ac:	461a      	mov	r2, r3
 80030ae:	4b3c      	ldr	r3, [pc, #240]	; (80031a0 <web_def+0xa84>)
 80030b0:	4413      	add	r3, r2
 80030b2:	4a3e      	ldr	r2, [pc, #248]	; (80031ac <web_def+0xa90>)
 80030b4:	4614      	mov	r4, r2
 80030b6:	469c      	mov	ip, r3
 80030b8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80030bc:	4665      	mov	r5, ip
 80030be:	4626      	mov	r6, r4
 80030c0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80030c2:	6028      	str	r0, [r5, #0]
 80030c4:	6069      	str	r1, [r5, #4]
 80030c6:	60aa      	str	r2, [r5, #8]
 80030c8:	60eb      	str	r3, [r5, #12]
 80030ca:	3410      	adds	r4, #16
 80030cc:	f10c 0c10 	add.w	ip, ip, #16
 80030d0:	4574      	cmp	r4, lr
 80030d2:	d1f3      	bne.n	80030bc <web_def+0x9a0>
 80030d4:	4665      	mov	r5, ip
 80030d6:	4623      	mov	r3, r4
 80030d8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80030da:	6028      	str	r0, [r5, #0]
 80030dc:	6069      	str	r1, [r5, #4]
 80030de:	60aa      	str	r2, [r5, #8]
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	732b      	strb	r3, [r5, #12]
  strcat(webpage, "<p><b><input type=\"submit\" name=\"og\" value=\"OGRZEWANIE\"/>\r\n");
 80030e4:	482e      	ldr	r0, [pc, #184]	; (80031a0 <web_def+0xa84>)
 80030e6:	f7fd f885 	bl	80001f4 <strlen>
 80030ea:	4603      	mov	r3, r0
 80030ec:	461a      	mov	r2, r3
 80030ee:	4b2c      	ldr	r3, [pc, #176]	; (80031a0 <web_def+0xa84>)
 80030f0:	4413      	add	r3, r2
 80030f2:	4a2f      	ldr	r2, [pc, #188]	; (80031b0 <web_def+0xa94>)
 80030f4:	4614      	mov	r4, r2
 80030f6:	469c      	mov	ip, r3
 80030f8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80030fc:	4665      	mov	r5, ip
 80030fe:	4626      	mov	r6, r4
 8003100:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003102:	6028      	str	r0, [r5, #0]
 8003104:	6069      	str	r1, [r5, #4]
 8003106:	60aa      	str	r2, [r5, #8]
 8003108:	60eb      	str	r3, [r5, #12]
 800310a:	3410      	adds	r4, #16
 800310c:	f10c 0c10 	add.w	ip, ip, #16
 8003110:	4574      	cmp	r4, lr
 8003112:	d1f3      	bne.n	80030fc <web_def+0x9e0>
 8003114:	4665      	mov	r5, ip
 8003116:	4623      	mov	r3, r4
 8003118:	cb07      	ldmia	r3!, {r0, r1, r2}
 800311a:	6028      	str	r0, [r5, #0]
 800311c:	6069      	str	r1, [r5, #4]
 800311e:	60aa      	str	r2, [r5, #8]
  strcat(webpage, "<p><b><input type=\"submit\" name=\"ob\" value=\"KONTROLA OBECNOSCI\"/>\r\n");
 8003120:	481f      	ldr	r0, [pc, #124]	; (80031a0 <web_def+0xa84>)
 8003122:	f7fd f867 	bl	80001f4 <strlen>
 8003126:	4603      	mov	r3, r0
 8003128:	461a      	mov	r2, r3
 800312a:	4b1d      	ldr	r3, [pc, #116]	; (80031a0 <web_def+0xa84>)
 800312c:	4413      	add	r3, r2
 800312e:	4a21      	ldr	r2, [pc, #132]	; (80031b4 <web_def+0xa98>)
 8003130:	4618      	mov	r0, r3
 8003132:	4611      	mov	r1, r2
 8003134:	2344      	movs	r3, #68	; 0x44
 8003136:	461a      	mov	r2, r3
 8003138:	f004 fcee 	bl	8007b18 <memcpy>
  strcat(webpage, "<p><b><b><input type=\"submit\" name=\"wl\" value=\"WYLOGUJ\"/>\r\n");
 800313c:	4818      	ldr	r0, [pc, #96]	; (80031a0 <web_def+0xa84>)
 800313e:	f7fd f859 	bl	80001f4 <strlen>
 8003142:	4603      	mov	r3, r0
 8003144:	461a      	mov	r2, r3
 8003146:	4b16      	ldr	r3, [pc, #88]	; (80031a0 <web_def+0xa84>)
 8003148:	4413      	add	r3, r2
 800314a:	4a1b      	ldr	r2, [pc, #108]	; (80031b8 <web_def+0xa9c>)
 800314c:	4614      	mov	r4, r2
 800314e:	469c      	mov	ip, r3
 8003150:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8003154:	4665      	mov	r5, ip
 8003156:	4626      	mov	r6, r4
 8003158:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800315a:	6028      	str	r0, [r5, #0]
 800315c:	6069      	str	r1, [r5, #4]
 800315e:	60aa      	str	r2, [r5, #8]
 8003160:	60eb      	str	r3, [r5, #12]
 8003162:	3410      	adds	r4, #16
 8003164:	f10c 0c10 	add.w	ip, ip, #16
 8003168:	4574      	cmp	r4, lr
 800316a:	d1f3      	bne.n	8003154 <web_def+0xa38>
 800316c:	4665      	mov	r5, ip
 800316e:	4623      	mov	r3, r4
 8003170:	cb07      	ldmia	r3!, {r0, r1, r2}
 8003172:	6028      	str	r0, [r5, #0]
 8003174:	6069      	str	r1, [r5, #4]
 8003176:	60aa      	str	r2, [r5, #8]
 // strcat(webpage, "<p><b><select><option value=\"auto\">automatyczne</option><option value=\"man\">Reczne</option></select\>\r\n");

//strcat(webpage, "<button onclick=\"getElementById('demo').innerHTML = Date()\">What is the time?</button>");   //niby czas
// strcat(webpage, "<p><input type=\"radio\" value=\"temperatura\" />\r\n"); // kropki wyboru
  strcat(webpage, "</form>\r\n</body>\r\n</html>");
 8003178:	4809      	ldr	r0, [pc, #36]	; (80031a0 <web_def+0xa84>)
 800317a:	f7fd f83b 	bl	80001f4 <strlen>
 800317e:	e01d      	b.n	80031bc <web_def+0xaa0>
 8003180:	20002ce8 	.word	0x20002ce8
 8003184:	0800aab0 	.word	0x0800aab0
 8003188:	0800aac8 	.word	0x0800aac8
 800318c:	0800aae0 	.word	0x0800aae0
 8003190:	0800ab14 	.word	0x0800ab14
 8003194:	0800ab38 	.word	0x0800ab38
 8003198:	0800ae0c 	.word	0x0800ae0c
 800319c:	0800ac98 	.word	0x0800ac98
 80031a0:	200036e8 	.word	0x200036e8
 80031a4:	0800aa80 	.word	0x0800aa80
 80031a8:	0800aa94 	.word	0x0800aa94
 80031ac:	0800ae74 	.word	0x0800ae74
 80031b0:	0800aeb4 	.word	0x0800aeb4
 80031b4:	0800aef0 	.word	0x0800aef0
 80031b8:	0800af34 	.word	0x0800af34
 80031bc:	4603      	mov	r3, r0
 80031be:	461a      	mov	r2, r3
 80031c0:	4bcc      	ldr	r3, [pc, #816]	; (80034f4 <web_def+0xdd8>)
 80031c2:	4413      	add	r3, r2
 80031c4:	4acc      	ldr	r2, [pc, #816]	; (80034f8 <web_def+0xddc>)
 80031c6:	461d      	mov	r5, r3
 80031c8:	4614      	mov	r4, r2
 80031ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031cc:	6028      	str	r0, [r5, #0]
 80031ce:	6069      	str	r1, [r5, #4]
 80031d0:	60aa      	str	r2, [r5, #8]
 80031d2:	60eb      	str	r3, [r5, #12]
 80031d4:	cc03      	ldmia	r4!, {r0, r1}
 80031d6:	6128      	str	r0, [r5, #16]
 80031d8:	6169      	str	r1, [r5, #20]
 80031da:	8823      	ldrh	r3, [r4, #0]
 80031dc:	832b      	strh	r3, [r5, #24]



 /////////////////////// //strona logowania

  strcpy(frontpage, "HTTP/1.2 200 OK\r\n");
 80031de:	4ac7      	ldr	r2, [pc, #796]	; (80034fc <web_def+0xde0>)
 80031e0:	4bc7      	ldr	r3, [pc, #796]	; (8003500 <web_def+0xde4>)
 80031e2:	4615      	mov	r5, r2
 80031e4:	461c      	mov	r4, r3
 80031e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031e8:	6028      	str	r0, [r5, #0]
 80031ea:	6069      	str	r1, [r5, #4]
 80031ec:	60aa      	str	r2, [r5, #8]
 80031ee:	60eb      	str	r3, [r5, #12]
 80031f0:	8823      	ldrh	r3, [r4, #0]
 80031f2:	822b      	strh	r3, [r5, #16]
  strcat(frontpage, "Content-Type: text/html\r\n");
 80031f4:	48c1      	ldr	r0, [pc, #772]	; (80034fc <web_def+0xde0>)
 80031f6:	f7fc fffd 	bl	80001f4 <strlen>
 80031fa:	4603      	mov	r3, r0
 80031fc:	461a      	mov	r2, r3
 80031fe:	4bbf      	ldr	r3, [pc, #764]	; (80034fc <web_def+0xde0>)
 8003200:	4413      	add	r3, r2
 8003202:	4ac0      	ldr	r2, [pc, #768]	; (8003504 <web_def+0xde8>)
 8003204:	461d      	mov	r5, r3
 8003206:	4614      	mov	r4, r2
 8003208:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800320a:	6028      	str	r0, [r5, #0]
 800320c:	6069      	str	r1, [r5, #4]
 800320e:	60aa      	str	r2, [r5, #8]
 8003210:	60eb      	str	r3, [r5, #12]
 8003212:	cc03      	ldmia	r4!, {r0, r1}
 8003214:	6128      	str	r0, [r5, #16]
 8003216:	6169      	str	r1, [r5, #20]
 8003218:	8823      	ldrh	r3, [r4, #0]
 800321a:	832b      	strh	r3, [r5, #24]
  strcat(frontpage, "Content-Lenght: 398\r\n");
 800321c:	48b7      	ldr	r0, [pc, #732]	; (80034fc <web_def+0xde0>)
 800321e:	f7fc ffe9 	bl	80001f4 <strlen>
 8003222:	4603      	mov	r3, r0
 8003224:	461a      	mov	r2, r3
 8003226:	4bb5      	ldr	r3, [pc, #724]	; (80034fc <web_def+0xde0>)
 8003228:	4413      	add	r3, r2
 800322a:	4ab7      	ldr	r2, [pc, #732]	; (8003508 <web_def+0xdec>)
 800322c:	461d      	mov	r5, r3
 800322e:	4614      	mov	r4, r2
 8003230:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003232:	6028      	str	r0, [r5, #0]
 8003234:	6069      	str	r1, [r5, #4]
 8003236:	60aa      	str	r2, [r5, #8]
 8003238:	60eb      	str	r3, [r5, #12]
 800323a:	6820      	ldr	r0, [r4, #0]
 800323c:	6128      	str	r0, [r5, #16]
 800323e:	88a3      	ldrh	r3, [r4, #4]
 8003240:	82ab      	strh	r3, [r5, #20]
  strcat(frontpage, "Connection: close\r\n\r\n");
 8003242:	48ae      	ldr	r0, [pc, #696]	; (80034fc <web_def+0xde0>)
 8003244:	f7fc ffd6 	bl	80001f4 <strlen>
 8003248:	4603      	mov	r3, r0
 800324a:	461a      	mov	r2, r3
 800324c:	4bab      	ldr	r3, [pc, #684]	; (80034fc <web_def+0xde0>)
 800324e:	4413      	add	r3, r2
 8003250:	4aae      	ldr	r2, [pc, #696]	; (800350c <web_def+0xdf0>)
 8003252:	461d      	mov	r5, r3
 8003254:	4614      	mov	r4, r2
 8003256:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003258:	6028      	str	r0, [r5, #0]
 800325a:	6069      	str	r1, [r5, #4]
 800325c:	60aa      	str	r2, [r5, #8]
 800325e:	60eb      	str	r3, [r5, #12]
 8003260:	6820      	ldr	r0, [r4, #0]
 8003262:	6128      	str	r0, [r5, #16]
 8003264:	88a3      	ldrh	r3, [r4, #4]
 8003266:	82ab      	strh	r3, [r5, #20]
  strcat(frontpage, "<!DOCTYPE html>\r\n<html>\r\n<head>\r\n<html lang=\"pl\">");
 8003268:	48a4      	ldr	r0, [pc, #656]	; (80034fc <web_def+0xde0>)
 800326a:	f7fc ffc3 	bl	80001f4 <strlen>
 800326e:	4603      	mov	r3, r0
 8003270:	461a      	mov	r2, r3
 8003272:	4ba2      	ldr	r3, [pc, #648]	; (80034fc <web_def+0xde0>)
 8003274:	4413      	add	r3, r2
 8003276:	4aa6      	ldr	r2, [pc, #664]	; (8003510 <web_def+0xdf4>)
 8003278:	4614      	mov	r4, r2
 800327a:	469c      	mov	ip, r3
 800327c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8003280:	4665      	mov	r5, ip
 8003282:	4626      	mov	r6, r4
 8003284:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003286:	6028      	str	r0, [r5, #0]
 8003288:	6069      	str	r1, [r5, #4]
 800328a:	60aa      	str	r2, [r5, #8]
 800328c:	60eb      	str	r3, [r5, #12]
 800328e:	3410      	adds	r4, #16
 8003290:	f10c 0c10 	add.w	ip, ip, #16
 8003294:	4574      	cmp	r4, lr
 8003296:	d1f3      	bne.n	8003280 <web_def+0xb64>
 8003298:	4662      	mov	r2, ip
 800329a:	4623      	mov	r3, r4
 800329c:	881b      	ldrh	r3, [r3, #0]
 800329e:	8013      	strh	r3, [r2, #0]
  strcat(frontpage, "<title>Dioda RGB</title>\r\n</head>\r\n");
 80032a0:	4896      	ldr	r0, [pc, #600]	; (80034fc <web_def+0xde0>)
 80032a2:	f7fc ffa7 	bl	80001f4 <strlen>
 80032a6:	4603      	mov	r3, r0
 80032a8:	461a      	mov	r2, r3
 80032aa:	4b94      	ldr	r3, [pc, #592]	; (80034fc <web_def+0xde0>)
 80032ac:	4413      	add	r3, r2
 80032ae:	4a99      	ldr	r2, [pc, #612]	; (8003514 <web_def+0xdf8>)
 80032b0:	4614      	mov	r4, r2
 80032b2:	469c      	mov	ip, r3
 80032b4:	f104 0e20 	add.w	lr, r4, #32
 80032b8:	4665      	mov	r5, ip
 80032ba:	4626      	mov	r6, r4
 80032bc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80032be:	6028      	str	r0, [r5, #0]
 80032c0:	6069      	str	r1, [r5, #4]
 80032c2:	60aa      	str	r2, [r5, #8]
 80032c4:	60eb      	str	r3, [r5, #12]
 80032c6:	3410      	adds	r4, #16
 80032c8:	f10c 0c10 	add.w	ip, ip, #16
 80032cc:	4574      	cmp	r4, lr
 80032ce:	d1f3      	bne.n	80032b8 <web_def+0xb9c>
 80032d0:	4663      	mov	r3, ip
 80032d2:	4622      	mov	r2, r4
 80032d4:	6810      	ldr	r0, [r2, #0]
 80032d6:	6018      	str	r0, [r3, #0]
  strcat(frontpage, "<body>\r\n<form method=\"get\">\r\n");
 80032d8:	4888      	ldr	r0, [pc, #544]	; (80034fc <web_def+0xde0>)
 80032da:	f7fc ff8b 	bl	80001f4 <strlen>
 80032de:	4603      	mov	r3, r0
 80032e0:	461a      	mov	r2, r3
 80032e2:	4b86      	ldr	r3, [pc, #536]	; (80034fc <web_def+0xde0>)
 80032e4:	4413      	add	r3, r2
 80032e6:	4a8c      	ldr	r2, [pc, #560]	; (8003518 <web_def+0xdfc>)
 80032e8:	461d      	mov	r5, r3
 80032ea:	4614      	mov	r4, r2
 80032ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032ee:	6028      	str	r0, [r5, #0]
 80032f0:	6069      	str	r1, [r5, #4]
 80032f2:	60aa      	str	r2, [r5, #8]
 80032f4:	60eb      	str	r3, [r5, #12]
 80032f6:	cc07      	ldmia	r4!, {r0, r1, r2}
 80032f8:	6128      	str	r0, [r5, #16]
 80032fa:	6169      	str	r1, [r5, #20]
 80032fc:	61aa      	str	r2, [r5, #24]
 80032fe:	8823      	ldrh	r3, [r4, #0]
 8003300:	83ab      	strh	r3, [r5, #28]
  //strcat(frontpage,"<form><label for=\"username\">Username:</label><br><input type=\"text\" id=\"username\" name=\"username\"><br><label for=\"pwd\">Password:</label><br><input type=\"password\" id=\"pwd\" name=\"pwd\"><br><br><input type=\"submit\" value=\"loguj\"> </form>");
  strcat(frontpage, "<p><b>Login: </b><input type=\"text\"");
 8003302:	487e      	ldr	r0, [pc, #504]	; (80034fc <web_def+0xde0>)
 8003304:	f7fc ff76 	bl	80001f4 <strlen>
 8003308:	4603      	mov	r3, r0
 800330a:	461a      	mov	r2, r3
 800330c:	4b7b      	ldr	r3, [pc, #492]	; (80034fc <web_def+0xde0>)
 800330e:	4413      	add	r3, r2
 8003310:	4a82      	ldr	r2, [pc, #520]	; (800351c <web_def+0xe00>)
 8003312:	4614      	mov	r4, r2
 8003314:	469c      	mov	ip, r3
 8003316:	f104 0e20 	add.w	lr, r4, #32
 800331a:	4665      	mov	r5, ip
 800331c:	4626      	mov	r6, r4
 800331e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003320:	6028      	str	r0, [r5, #0]
 8003322:	6069      	str	r1, [r5, #4]
 8003324:	60aa      	str	r2, [r5, #8]
 8003326:	60eb      	str	r3, [r5, #12]
 8003328:	3410      	adds	r4, #16
 800332a:	f10c 0c10 	add.w	ip, ip, #16
 800332e:	4574      	cmp	r4, lr
 8003330:	d1f3      	bne.n	800331a <web_def+0xbfe>
 8003332:	4663      	mov	r3, ip
 8003334:	4622      	mov	r2, r4
 8003336:	6810      	ldr	r0, [r2, #0]
 8003338:	6018      	str	r0, [r3, #0]
  strcat(frontpage, " name=\"login\" value=\"\" /></p>\r\n");
 800333a:	4870      	ldr	r0, [pc, #448]	; (80034fc <web_def+0xde0>)
 800333c:	f7fc ff5a 	bl	80001f4 <strlen>
 8003340:	4603      	mov	r3, r0
 8003342:	461a      	mov	r2, r3
 8003344:	4b6d      	ldr	r3, [pc, #436]	; (80034fc <web_def+0xde0>)
 8003346:	4413      	add	r3, r2
 8003348:	4a75      	ldr	r2, [pc, #468]	; (8003520 <web_def+0xe04>)
 800334a:	461c      	mov	r4, r3
 800334c:	4615      	mov	r5, r2
 800334e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003350:	6020      	str	r0, [r4, #0]
 8003352:	6061      	str	r1, [r4, #4]
 8003354:	60a2      	str	r2, [r4, #8]
 8003356:	60e3      	str	r3, [r4, #12]
 8003358:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800335a:	6120      	str	r0, [r4, #16]
 800335c:	6161      	str	r1, [r4, #20]
 800335e:	61a2      	str	r2, [r4, #24]
 8003360:	61e3      	str	r3, [r4, #28]
  strcat(frontpage, "<p><b>Haslo:</b> <input type=\"password\"");
 8003362:	4866      	ldr	r0, [pc, #408]	; (80034fc <web_def+0xde0>)
 8003364:	f7fc ff46 	bl	80001f4 <strlen>
 8003368:	4603      	mov	r3, r0
 800336a:	461a      	mov	r2, r3
 800336c:	4b63      	ldr	r3, [pc, #396]	; (80034fc <web_def+0xde0>)
 800336e:	4413      	add	r3, r2
 8003370:	4a6c      	ldr	r2, [pc, #432]	; (8003524 <web_def+0xe08>)
 8003372:	4614      	mov	r4, r2
 8003374:	469c      	mov	ip, r3
 8003376:	f104 0e20 	add.w	lr, r4, #32
 800337a:	4665      	mov	r5, ip
 800337c:	4626      	mov	r6, r4
 800337e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003380:	6028      	str	r0, [r5, #0]
 8003382:	6069      	str	r1, [r5, #4]
 8003384:	60aa      	str	r2, [r5, #8]
 8003386:	60eb      	str	r3, [r5, #12]
 8003388:	3410      	adds	r4, #16
 800338a:	f10c 0c10 	add.w	ip, ip, #16
 800338e:	4574      	cmp	r4, lr
 8003390:	d1f3      	bne.n	800337a <web_def+0xc5e>
 8003392:	4662      	mov	r2, ip
 8003394:	4623      	mov	r3, r4
 8003396:	cb03      	ldmia	r3!, {r0, r1}
 8003398:	6010      	str	r0, [r2, #0]
 800339a:	6051      	str	r1, [r2, #4]
  strcat(frontpage, " name=\"haslo\" value=\"\" /></p>\r\n");
 800339c:	4857      	ldr	r0, [pc, #348]	; (80034fc <web_def+0xde0>)
 800339e:	f7fc ff29 	bl	80001f4 <strlen>
 80033a2:	4603      	mov	r3, r0
 80033a4:	461a      	mov	r2, r3
 80033a6:	4b55      	ldr	r3, [pc, #340]	; (80034fc <web_def+0xde0>)
 80033a8:	4413      	add	r3, r2
 80033aa:	4a5f      	ldr	r2, [pc, #380]	; (8003528 <web_def+0xe0c>)
 80033ac:	461c      	mov	r4, r3
 80033ae:	4615      	mov	r5, r2
 80033b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033b2:	6020      	str	r0, [r4, #0]
 80033b4:	6061      	str	r1, [r4, #4]
 80033b6:	60a2      	str	r2, [r4, #8]
 80033b8:	60e3      	str	r3, [r4, #12]
 80033ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033bc:	6120      	str	r0, [r4, #16]
 80033be:	6161      	str	r1, [r4, #20]
 80033c0:	61a2      	str	r2, [r4, #24]
 80033c2:	61e3      	str	r3, [r4, #28]
  strcat(frontpage, "<input type=\"submit\" value=\"LOGUJ\" />\r\n");
 80033c4:	484d      	ldr	r0, [pc, #308]	; (80034fc <web_def+0xde0>)
 80033c6:	f7fc ff15 	bl	80001f4 <strlen>
 80033ca:	4603      	mov	r3, r0
 80033cc:	461a      	mov	r2, r3
 80033ce:	4b4b      	ldr	r3, [pc, #300]	; (80034fc <web_def+0xde0>)
 80033d0:	4413      	add	r3, r2
 80033d2:	4a56      	ldr	r2, [pc, #344]	; (800352c <web_def+0xe10>)
 80033d4:	4614      	mov	r4, r2
 80033d6:	469c      	mov	ip, r3
 80033d8:	f104 0e20 	add.w	lr, r4, #32
 80033dc:	4665      	mov	r5, ip
 80033de:	4626      	mov	r6, r4
 80033e0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80033e2:	6028      	str	r0, [r5, #0]
 80033e4:	6069      	str	r1, [r5, #4]
 80033e6:	60aa      	str	r2, [r5, #8]
 80033e8:	60eb      	str	r3, [r5, #12]
 80033ea:	3410      	adds	r4, #16
 80033ec:	f10c 0c10 	add.w	ip, ip, #16
 80033f0:	4574      	cmp	r4, lr
 80033f2:	d1f3      	bne.n	80033dc <web_def+0xcc0>
 80033f4:	4662      	mov	r2, ip
 80033f6:	4623      	mov	r3, r4
 80033f8:	cb03      	ldmia	r3!, {r0, r1}
 80033fa:	6010      	str	r0, [r2, #0]
 80033fc:	6051      	str	r1, [r2, #4]
  strcat(frontpage, "</form>\r\n</body>\r\n</html>");
 80033fe:	483f      	ldr	r0, [pc, #252]	; (80034fc <web_def+0xde0>)
 8003400:	f7fc fef8 	bl	80001f4 <strlen>
 8003404:	4603      	mov	r3, r0
 8003406:	461a      	mov	r2, r3
 8003408:	4b3c      	ldr	r3, [pc, #240]	; (80034fc <web_def+0xde0>)
 800340a:	4413      	add	r3, r2
 800340c:	4a3a      	ldr	r2, [pc, #232]	; (80034f8 <web_def+0xddc>)
 800340e:	461d      	mov	r5, r3
 8003410:	4614      	mov	r4, r2
 8003412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003414:	6028      	str	r0, [r5, #0]
 8003416:	6069      	str	r1, [r5, #4]
 8003418:	60aa      	str	r2, [r5, #8]
 800341a:	60eb      	str	r3, [r5, #12]
 800341c:	cc03      	ldmia	r4!, {r0, r1}
 800341e:	6128      	str	r0, [r5, #16]
 8003420:	6169      	str	r1, [r5, #20]
 8003422:	8823      	ldrh	r3, [r4, #0]
 8003424:	832b      	strh	r3, [r5, #24]

////// error

  strcpy(error, "HTTP/1.1 404 Not Found\r\n");
 8003426:	4a42      	ldr	r2, [pc, #264]	; (8003530 <web_def+0xe14>)
 8003428:	4b42      	ldr	r3, [pc, #264]	; (8003534 <web_def+0xe18>)
 800342a:	4615      	mov	r5, r2
 800342c:	461c      	mov	r4, r3
 800342e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003430:	6028      	str	r0, [r5, #0]
 8003432:	6069      	str	r1, [r5, #4]
 8003434:	60aa      	str	r2, [r5, #8]
 8003436:	60eb      	str	r3, [r5, #12]
 8003438:	cc03      	ldmia	r4!, {r0, r1}
 800343a:	6128      	str	r0, [r5, #16]
 800343c:	6169      	str	r1, [r5, #20]
 800343e:	7823      	ldrb	r3, [r4, #0]
 8003440:	762b      	strb	r3, [r5, #24]
  strcat(error, "Content-Type: text/html\r\n");
 8003442:	483b      	ldr	r0, [pc, #236]	; (8003530 <web_def+0xe14>)
 8003444:	f7fc fed6 	bl	80001f4 <strlen>
 8003448:	4603      	mov	r3, r0
 800344a:	461a      	mov	r2, r3
 800344c:	4b38      	ldr	r3, [pc, #224]	; (8003530 <web_def+0xe14>)
 800344e:	4413      	add	r3, r2
 8003450:	4a2c      	ldr	r2, [pc, #176]	; (8003504 <web_def+0xde8>)
 8003452:	461d      	mov	r5, r3
 8003454:	4614      	mov	r4, r2
 8003456:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003458:	6028      	str	r0, [r5, #0]
 800345a:	6069      	str	r1, [r5, #4]
 800345c:	60aa      	str	r2, [r5, #8]
 800345e:	60eb      	str	r3, [r5, #12]
 8003460:	cc03      	ldmia	r4!, {r0, r1}
 8003462:	6128      	str	r0, [r5, #16]
 8003464:	6169      	str	r1, [r5, #20]
 8003466:	8823      	ldrh	r3, [r4, #0]
 8003468:	832b      	strh	r3, [r5, #24]
  strcat(error, "Content-Lenght: 48\r\n");
 800346a:	4831      	ldr	r0, [pc, #196]	; (8003530 <web_def+0xe14>)
 800346c:	f7fc fec2 	bl	80001f4 <strlen>
 8003470:	4603      	mov	r3, r0
 8003472:	461a      	mov	r2, r3
 8003474:	4b2e      	ldr	r3, [pc, #184]	; (8003530 <web_def+0xe14>)
 8003476:	4413      	add	r3, r2
 8003478:	4a2f      	ldr	r2, [pc, #188]	; (8003538 <web_def+0xe1c>)
 800347a:	461d      	mov	r5, r3
 800347c:	4614      	mov	r4, r2
 800347e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003480:	6028      	str	r0, [r5, #0]
 8003482:	6069      	str	r1, [r5, #4]
 8003484:	60aa      	str	r2, [r5, #8]
 8003486:	60eb      	str	r3, [r5, #12]
 8003488:	6820      	ldr	r0, [r4, #0]
 800348a:	6128      	str	r0, [r5, #16]
 800348c:	7923      	ldrb	r3, [r4, #4]
 800348e:	752b      	strb	r3, [r5, #20]
  strcat(error, "Connection: close\r\n\r\n");
 8003490:	4827      	ldr	r0, [pc, #156]	; (8003530 <web_def+0xe14>)
 8003492:	f7fc feaf 	bl	80001f4 <strlen>
 8003496:	4603      	mov	r3, r0
 8003498:	461a      	mov	r2, r3
 800349a:	4b25      	ldr	r3, [pc, #148]	; (8003530 <web_def+0xe14>)
 800349c:	4413      	add	r3, r2
 800349e:	4a1b      	ldr	r2, [pc, #108]	; (800350c <web_def+0xdf0>)
 80034a0:	461d      	mov	r5, r3
 80034a2:	4614      	mov	r4, r2
 80034a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034a6:	6028      	str	r0, [r5, #0]
 80034a8:	6069      	str	r1, [r5, #4]
 80034aa:	60aa      	str	r2, [r5, #8]
 80034ac:	60eb      	str	r3, [r5, #12]
 80034ae:	6820      	ldr	r0, [r4, #0]
 80034b0:	6128      	str	r0, [r5, #16]
 80034b2:	88a3      	ldrh	r3, [r4, #4]
 80034b4:	82ab      	strh	r3, [r5, #20]
  strcat(error, "<html><body><h1>404 Not Foundxdd</h1></body></html>");
 80034b6:	481e      	ldr	r0, [pc, #120]	; (8003530 <web_def+0xe14>)
 80034b8:	f7fc fe9c 	bl	80001f4 <strlen>
 80034bc:	4603      	mov	r3, r0
 80034be:	461a      	mov	r2, r3
 80034c0:	4b1b      	ldr	r3, [pc, #108]	; (8003530 <web_def+0xe14>)
 80034c2:	4413      	add	r3, r2
 80034c4:	4a1d      	ldr	r2, [pc, #116]	; (800353c <web_def+0xe20>)
 80034c6:	4614      	mov	r4, r2
 80034c8:	469c      	mov	ip, r3
 80034ca:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80034ce:	4665      	mov	r5, ip
 80034d0:	4626      	mov	r6, r4
 80034d2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80034d4:	6028      	str	r0, [r5, #0]
 80034d6:	6069      	str	r1, [r5, #4]
 80034d8:	60aa      	str	r2, [r5, #8]
 80034da:	60eb      	str	r3, [r5, #12]
 80034dc:	3410      	adds	r4, #16
 80034de:	f10c 0c10 	add.w	ip, ip, #16
 80034e2:	4574      	cmp	r4, lr
 80034e4:	d1f3      	bne.n	80034ce <web_def+0xdb2>
 80034e6:	4663      	mov	r3, ip
 80034e8:	4622      	mov	r2, r4
 80034ea:	6810      	ldr	r0, [r2, #0]
 80034ec:	6018      	str	r0, [r3, #0]
}
 80034ee:	bf00      	nop
 80034f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034f2:	bf00      	nop
 80034f4:	200036e8 	.word	0x200036e8
 80034f8:	0800af70 	.word	0x0800af70
 80034fc:	200038e8 	.word	0x200038e8
 8003500:	0800af8c 	.word	0x0800af8c
 8003504:	0800aa94 	.word	0x0800aa94
 8003508:	0800aab0 	.word	0x0800aab0
 800350c:	0800aac8 	.word	0x0800aac8
 8003510:	0800aae0 	.word	0x0800aae0
 8003514:	0800ab14 	.word	0x0800ab14
 8003518:	0800ab38 	.word	0x0800ab38
 800351c:	0800afa0 	.word	0x0800afa0
 8003520:	0800afc4 	.word	0x0800afc4
 8003524:	0800afe4 	.word	0x0800afe4
 8003528:	0800b00c 	.word	0x0800b00c
 800352c:	0800b02c 	.word	0x0800b02c
 8003530:	200034d4 	.word	0x200034d4
 8003534:	0800b054 	.word	0x0800b054
 8003538:	0800b070 	.word	0x0800b070
 800353c:	0800b088 	.word	0x0800b088

08003540 <wire_init>:
#include <ds18b20.h>



HAL_StatusTypeDef wire_init(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  return HAL_TIM_Base_Start(TIMER);
 8003544:	4802      	ldr	r0, [pc, #8]	; (8003550 <wire_init+0x10>)
 8003546:	f001 fe53 	bl	80051f0 <HAL_TIM_Base_Start>
 800354a:	4603      	mov	r3, r0
}
 800354c:	4618      	mov	r0, r3
 800354e:	bd80      	pop	{r7, pc}
 8003550:	20003b24 	.word	0x20003b24

08003554 <delay_us>:

static void delay_us(uint32_t us)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  __HAL_TIM_SET_COUNTER(TIMER, 0);
 800355c:	4b08      	ldr	r3, [pc, #32]	; (8003580 <delay_us+0x2c>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2200      	movs	r2, #0
 8003562:	625a      	str	r2, [r3, #36]	; 0x24

  while (__HAL_TIM_GET_COUNTER(TIMER) < us) {}
 8003564:	bf00      	nop
 8003566:	4b06      	ldr	r3, [pc, #24]	; (8003580 <delay_us+0x2c>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	429a      	cmp	r2, r3
 8003570:	d8f9      	bhi.n	8003566 <delay_us+0x12>
}
 8003572:	bf00      	nop
 8003574:	bf00      	nop
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	20003b24 	.word	0x20003b24

08003584 <wire_reset>:

HAL_StatusTypeDef wire_reset(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
  int rc;

  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 800358a:	2200      	movs	r2, #0
 800358c:	2120      	movs	r1, #32
 800358e:	4811      	ldr	r0, [pc, #68]	; (80035d4 <wire_reset+0x50>)
 8003590:	f000 fcfe 	bl	8003f90 <HAL_GPIO_WritePin>
  delay_us(480);
 8003594:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8003598:	f7ff ffdc 	bl	8003554 <delay_us>
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 800359c:	2201      	movs	r2, #1
 800359e:	2120      	movs	r1, #32
 80035a0:	480c      	ldr	r0, [pc, #48]	; (80035d4 <wire_reset+0x50>)
 80035a2:	f000 fcf5 	bl	8003f90 <HAL_GPIO_WritePin>
  delay_us(70);
 80035a6:	2046      	movs	r0, #70	; 0x46
 80035a8:	f7ff ffd4 	bl	8003554 <delay_us>
  rc = HAL_GPIO_ReadPin(DS_GPIO_Port, DS_Pin);
 80035ac:	2120      	movs	r1, #32
 80035ae:	4809      	ldr	r0, [pc, #36]	; (80035d4 <wire_reset+0x50>)
 80035b0:	f000 fcd6 	bl	8003f60 <HAL_GPIO_ReadPin>
 80035b4:	4603      	mov	r3, r0
 80035b6:	607b      	str	r3, [r7, #4]
  delay_us(410);
 80035b8:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 80035bc:	f7ff ffca 	bl	8003554 <delay_us>

  if (rc == 0)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <wire_reset+0x46>
    return HAL_OK;
 80035c6:	2300      	movs	r3, #0
 80035c8:	e000      	b.n	80035cc <wire_reset+0x48>
  else
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	40020400 	.word	0x40020400

080035d8 <read_bit>:

static int read_bit(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
  int rc;
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 80035de:	2200      	movs	r2, #0
 80035e0:	2120      	movs	r1, #32
 80035e2:	480e      	ldr	r0, [pc, #56]	; (800361c <read_bit+0x44>)
 80035e4:	f000 fcd4 	bl	8003f90 <HAL_GPIO_WritePin>
  delay_us(6);
 80035e8:	2006      	movs	r0, #6
 80035ea:	f7ff ffb3 	bl	8003554 <delay_us>
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 80035ee:	2201      	movs	r2, #1
 80035f0:	2120      	movs	r1, #32
 80035f2:	480a      	ldr	r0, [pc, #40]	; (800361c <read_bit+0x44>)
 80035f4:	f000 fccc 	bl	8003f90 <HAL_GPIO_WritePin>
  delay_us(9);
 80035f8:	2009      	movs	r0, #9
 80035fa:	f7ff ffab 	bl	8003554 <delay_us>
  rc = HAL_GPIO_ReadPin(DS_GPIO_Port, DS_Pin);
 80035fe:	2120      	movs	r1, #32
 8003600:	4806      	ldr	r0, [pc, #24]	; (800361c <read_bit+0x44>)
 8003602:	f000 fcad 	bl	8003f60 <HAL_GPIO_ReadPin>
 8003606:	4603      	mov	r3, r0
 8003608:	607b      	str	r3, [r7, #4]
  delay_us(55);
 800360a:	2037      	movs	r0, #55	; 0x37
 800360c:	f7ff ffa2 	bl	8003554 <delay_us>
  return rc;
 8003610:	687b      	ldr	r3, [r7, #4]
}
 8003612:	4618      	mov	r0, r3
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40020400 	.word	0x40020400

08003620 <wire_read>:

uint8_t wire_read(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 8003626:	2300      	movs	r3, #0
 8003628:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 800362a:	2300      	movs	r3, #0
 800362c:	603b      	str	r3, [r7, #0]
 800362e:	e00e      	b.n	800364e <wire_read+0x2e>
    value >>= 1;
 8003630:	79fb      	ldrb	r3, [r7, #7]
 8003632:	085b      	lsrs	r3, r3, #1
 8003634:	71fb      	strb	r3, [r7, #7]
    if (read_bit())
 8003636:	f7ff ffcf 	bl	80035d8 <read_bit>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <wire_read+0x28>
      value |= 0x80;
 8003640:	79fb      	ldrb	r3, [r7, #7]
 8003642:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003646:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	3301      	adds	r3, #1
 800364c:	603b      	str	r3, [r7, #0]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	2b07      	cmp	r3, #7
 8003652:	dded      	ble.n	8003630 <wire_read+0x10>
  }
  return value;
 8003654:	79fb      	ldrb	r3, [r7, #7]
}
 8003656:	4618      	mov	r0, r3
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <write_bit>:

static void write_bit(int value)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  if (value) {
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d010      	beq.n	8003690 <write_bit+0x30>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 800366e:	2200      	movs	r2, #0
 8003670:	2120      	movs	r1, #32
 8003672:	4811      	ldr	r0, [pc, #68]	; (80036b8 <write_bit+0x58>)
 8003674:	f000 fc8c 	bl	8003f90 <HAL_GPIO_WritePin>
    delay_us(6);
 8003678:	2006      	movs	r0, #6
 800367a:	f7ff ff6b 	bl	8003554 <delay_us>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 800367e:	2201      	movs	r2, #1
 8003680:	2120      	movs	r1, #32
 8003682:	480d      	ldr	r0, [pc, #52]	; (80036b8 <write_bit+0x58>)
 8003684:	f000 fc84 	bl	8003f90 <HAL_GPIO_WritePin>
    delay_us(64);
 8003688:	2040      	movs	r0, #64	; 0x40
 800368a:	f7ff ff63 	bl	8003554 <delay_us>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
    delay_us(60);
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
    delay_us(10);
  }
}
 800368e:	e00f      	b.n	80036b0 <write_bit+0x50>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 8003690:	2200      	movs	r2, #0
 8003692:	2120      	movs	r1, #32
 8003694:	4808      	ldr	r0, [pc, #32]	; (80036b8 <write_bit+0x58>)
 8003696:	f000 fc7b 	bl	8003f90 <HAL_GPIO_WritePin>
    delay_us(60);
 800369a:	203c      	movs	r0, #60	; 0x3c
 800369c:	f7ff ff5a 	bl	8003554 <delay_us>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 80036a0:	2201      	movs	r2, #1
 80036a2:	2120      	movs	r1, #32
 80036a4:	4804      	ldr	r0, [pc, #16]	; (80036b8 <write_bit+0x58>)
 80036a6:	f000 fc73 	bl	8003f90 <HAL_GPIO_WritePin>
    delay_us(10);
 80036aa:	200a      	movs	r0, #10
 80036ac:	f7ff ff52 	bl	8003554 <delay_us>
}
 80036b0:	bf00      	nop
 80036b2:	3708      	adds	r7, #8
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	40020400 	.word	0x40020400

080036bc <wire_write>:

void wire_write(uint8_t byte)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	4603      	mov	r3, r0
 80036c4:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 80036c6:	2300      	movs	r3, #0
 80036c8:	60fb      	str	r3, [r7, #12]
 80036ca:	e00b      	b.n	80036e4 <wire_write+0x28>
    write_bit(byte & 0x01);
 80036cc:	79fb      	ldrb	r3, [r7, #7]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff ffc4 	bl	8003660 <write_bit>
    byte >>= 1;
 80036d8:	79fb      	ldrb	r3, [r7, #7]
 80036da:	085b      	lsrs	r3, r3, #1
 80036dc:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	3301      	adds	r3, #1
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2b07      	cmp	r3, #7
 80036e8:	ddf0      	ble.n	80036cc <wire_write+0x10>
  }
}
 80036ea:	bf00      	nop
 80036ec:	bf00      	nop
 80036ee:	3710      	adds	r7, #16
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <byte_crc>:

static uint8_t byte_crc(uint8_t crc, uint8_t byte)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	4603      	mov	r3, r0
 80036fc:	460a      	mov	r2, r1
 80036fe:	71fb      	strb	r3, [r7, #7]
 8003700:	4613      	mov	r3, r2
 8003702:	71bb      	strb	r3, [r7, #6]
  int i;
  for (i = 0; i < 8; i++) {
 8003704:	2300      	movs	r3, #0
 8003706:	60fb      	str	r3, [r7, #12]
 8003708:	e016      	b.n	8003738 <byte_crc+0x44>
    uint8_t b = crc ^ byte;
 800370a:	79fa      	ldrb	r2, [r7, #7]
 800370c:	79bb      	ldrb	r3, [r7, #6]
 800370e:	4053      	eors	r3, r2
 8003710:	72fb      	strb	r3, [r7, #11]
    crc >>= 1;
 8003712:	79fb      	ldrb	r3, [r7, #7]
 8003714:	085b      	lsrs	r3, r3, #1
 8003716:	71fb      	strb	r3, [r7, #7]
    if (b & 0x01)
 8003718:	7afb      	ldrb	r3, [r7, #11]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d004      	beq.n	800372c <byte_crc+0x38>
      crc ^= 0x8c;
 8003722:	79fb      	ldrb	r3, [r7, #7]
 8003724:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8003728:	43db      	mvns	r3, r3
 800372a:	71fb      	strb	r3, [r7, #7]
    byte >>= 1;
 800372c:	79bb      	ldrb	r3, [r7, #6]
 800372e:	085b      	lsrs	r3, r3, #1
 8003730:	71bb      	strb	r3, [r7, #6]
  for (i = 0; i < 8; i++) {
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	3301      	adds	r3, #1
 8003736:	60fb      	str	r3, [r7, #12]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2b07      	cmp	r3, #7
 800373c:	dde5      	ble.n	800370a <byte_crc+0x16>
  }
  return crc;
 800373e:	79fb      	ldrb	r3, [r7, #7]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3714      	adds	r7, #20
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <wire_crc>:

uint8_t wire_crc(const uint8_t* data, int len)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  int i;
    uint8_t crc = 0;
 8003756:	2300      	movs	r3, #0
 8003758:	72fb      	strb	r3, [r7, #11]

    for (i = 0; i < len; i++)
 800375a:	2300      	movs	r3, #0
 800375c:	60fb      	str	r3, [r7, #12]
 800375e:	e00d      	b.n	800377c <wire_crc+0x30>
      crc = byte_crc(crc, data[i]);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	4413      	add	r3, r2
 8003766:	781a      	ldrb	r2, [r3, #0]
 8003768:	7afb      	ldrb	r3, [r7, #11]
 800376a:	4611      	mov	r1, r2
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff ffc1 	bl	80036f4 <byte_crc>
 8003772:	4603      	mov	r3, r0
 8003774:	72fb      	strb	r3, [r7, #11]
    for (i = 0; i < len; i++)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	3301      	adds	r3, #1
 800377a:	60fb      	str	r3, [r7, #12]
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	429a      	cmp	r2, r3
 8003782:	dbed      	blt.n	8003760 <wire_crc+0x14>

    return crc;
 8003784:	7afb      	ldrb	r3, [r7, #11]
}
 8003786:	4618      	mov	r0, r3
 8003788:	3710      	adds	r7, #16
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003790:	f8df d034 	ldr.w	sp, [pc, #52]	; 80037c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003794:	480d      	ldr	r0, [pc, #52]	; (80037cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003796:	490e      	ldr	r1, [pc, #56]	; (80037d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003798:	4a0e      	ldr	r2, [pc, #56]	; (80037d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800379a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800379c:	e002      	b.n	80037a4 <LoopCopyDataInit>

0800379e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800379e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037a2:	3304      	adds	r3, #4

080037a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037a8:	d3f9      	bcc.n	800379e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037aa:	4a0b      	ldr	r2, [pc, #44]	; (80037d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80037ac:	4c0b      	ldr	r4, [pc, #44]	; (80037dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80037ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037b0:	e001      	b.n	80037b6 <LoopFillZerobss>

080037b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037b4:	3204      	adds	r2, #4

080037b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037b8:	d3fb      	bcc.n	80037b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80037ba:	f7fe fad3 	bl	8001d64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037be:	f004 f987 	bl	8007ad0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037c2:	f7fd ff65 	bl	8001690 <main>
  bx  lr    
 80037c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80037c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80037cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037d0:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80037d4:	0800b4ec 	.word	0x0800b4ec
  ldr r2, =_sbss
 80037d8:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80037dc:	20003bc4 	.word	0x20003bc4

080037e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037e0:	e7fe      	b.n	80037e0 <ADC_IRQHandler>
	...

080037e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80037e8:	4b0e      	ldr	r3, [pc, #56]	; (8003824 <HAL_Init+0x40>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a0d      	ldr	r2, [pc, #52]	; (8003824 <HAL_Init+0x40>)
 80037ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037f4:	4b0b      	ldr	r3, [pc, #44]	; (8003824 <HAL_Init+0x40>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a0a      	ldr	r2, [pc, #40]	; (8003824 <HAL_Init+0x40>)
 80037fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003800:	4b08      	ldr	r3, [pc, #32]	; (8003824 <HAL_Init+0x40>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a07      	ldr	r2, [pc, #28]	; (8003824 <HAL_Init+0x40>)
 8003806:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800380a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800380c:	2003      	movs	r0, #3
 800380e:	f000 f94f 	bl	8003ab0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003812:	200f      	movs	r0, #15
 8003814:	f000 f808 	bl	8003828 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003818:	f7fe f970 	bl	8001afc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	40023c00 	.word	0x40023c00

08003828 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003830:	4b12      	ldr	r3, [pc, #72]	; (800387c <HAL_InitTick+0x54>)
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	4b12      	ldr	r3, [pc, #72]	; (8003880 <HAL_InitTick+0x58>)
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	4619      	mov	r1, r3
 800383a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800383e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003842:	fbb2 f3f3 	udiv	r3, r2, r3
 8003846:	4618      	mov	r0, r3
 8003848:	f000 f967 	bl	8003b1a <HAL_SYSTICK_Config>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e00e      	b.n	8003874 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2b0f      	cmp	r3, #15
 800385a:	d80a      	bhi.n	8003872 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800385c:	2200      	movs	r2, #0
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	f04f 30ff 	mov.w	r0, #4294967295
 8003864:	f000 f92f 	bl	8003ac6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003868:	4a06      	ldr	r2, [pc, #24]	; (8003884 <HAL_InitTick+0x5c>)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800386e:	2300      	movs	r3, #0
 8003870:	e000      	b.n	8003874 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
}
 8003874:	4618      	mov	r0, r3
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	20000010 	.word	0x20000010
 8003880:	20000018 	.word	0x20000018
 8003884:	20000014 	.word	0x20000014

08003888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800388c:	4b06      	ldr	r3, [pc, #24]	; (80038a8 <HAL_IncTick+0x20>)
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	461a      	mov	r2, r3
 8003892:	4b06      	ldr	r3, [pc, #24]	; (80038ac <HAL_IncTick+0x24>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4413      	add	r3, r2
 8003898:	4a04      	ldr	r2, [pc, #16]	; (80038ac <HAL_IncTick+0x24>)
 800389a:	6013      	str	r3, [r2, #0]
}
 800389c:	bf00      	nop
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	20000018 	.word	0x20000018
 80038ac:	20003bb0 	.word	0x20003bb0

080038b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	af00      	add	r7, sp, #0
  return uwTick;
 80038b4:	4b03      	ldr	r3, [pc, #12]	; (80038c4 <HAL_GetTick+0x14>)
 80038b6:	681b      	ldr	r3, [r3, #0]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	20003bb0 	.word	0x20003bb0

080038c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038d0:	f7ff ffee 	bl	80038b0 <HAL_GetTick>
 80038d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e0:	d005      	beq.n	80038ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038e2:	4b0a      	ldr	r3, [pc, #40]	; (800390c <HAL_Delay+0x44>)
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	461a      	mov	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	4413      	add	r3, r2
 80038ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038ee:	bf00      	nop
 80038f0:	f7ff ffde 	bl	80038b0 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d8f7      	bhi.n	80038f0 <HAL_Delay+0x28>
  {
  }
}
 8003900:	bf00      	nop
 8003902:	bf00      	nop
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	20000018 	.word	0x20000018

08003910 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003910:	b480      	push	{r7}
 8003912:	b085      	sub	sp, #20
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f003 0307 	and.w	r3, r3, #7
 800391e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003920:	4b0c      	ldr	r3, [pc, #48]	; (8003954 <__NVIC_SetPriorityGrouping+0x44>)
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003926:	68ba      	ldr	r2, [r7, #8]
 8003928:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800392c:	4013      	ands	r3, r2
 800392e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003938:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800393c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003940:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003942:	4a04      	ldr	r2, [pc, #16]	; (8003954 <__NVIC_SetPriorityGrouping+0x44>)
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	60d3      	str	r3, [r2, #12]
}
 8003948:	bf00      	nop
 800394a:	3714      	adds	r7, #20
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr
 8003954:	e000ed00 	.word	0xe000ed00

08003958 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003958:	b480      	push	{r7}
 800395a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800395c:	4b04      	ldr	r3, [pc, #16]	; (8003970 <__NVIC_GetPriorityGrouping+0x18>)
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	0a1b      	lsrs	r3, r3, #8
 8003962:	f003 0307 	and.w	r3, r3, #7
}
 8003966:	4618      	mov	r0, r3
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr
 8003970:	e000ed00 	.word	0xe000ed00

08003974 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	4603      	mov	r3, r0
 800397c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800397e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003982:	2b00      	cmp	r3, #0
 8003984:	db0b      	blt.n	800399e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003986:	79fb      	ldrb	r3, [r7, #7]
 8003988:	f003 021f 	and.w	r2, r3, #31
 800398c:	4907      	ldr	r1, [pc, #28]	; (80039ac <__NVIC_EnableIRQ+0x38>)
 800398e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003992:	095b      	lsrs	r3, r3, #5
 8003994:	2001      	movs	r0, #1
 8003996:	fa00 f202 	lsl.w	r2, r0, r2
 800399a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800399e:	bf00      	nop
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	e000e100 	.word	0xe000e100

080039b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	4603      	mov	r3, r0
 80039b8:	6039      	str	r1, [r7, #0]
 80039ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	db0a      	blt.n	80039da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	b2da      	uxtb	r2, r3
 80039c8:	490c      	ldr	r1, [pc, #48]	; (80039fc <__NVIC_SetPriority+0x4c>)
 80039ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ce:	0112      	lsls	r2, r2, #4
 80039d0:	b2d2      	uxtb	r2, r2
 80039d2:	440b      	add	r3, r1
 80039d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039d8:	e00a      	b.n	80039f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	4908      	ldr	r1, [pc, #32]	; (8003a00 <__NVIC_SetPriority+0x50>)
 80039e0:	79fb      	ldrb	r3, [r7, #7]
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	3b04      	subs	r3, #4
 80039e8:	0112      	lsls	r2, r2, #4
 80039ea:	b2d2      	uxtb	r2, r2
 80039ec:	440b      	add	r3, r1
 80039ee:	761a      	strb	r2, [r3, #24]
}
 80039f0:	bf00      	nop
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr
 80039fc:	e000e100 	.word	0xe000e100
 8003a00:	e000ed00 	.word	0xe000ed00

08003a04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b089      	sub	sp, #36	; 0x24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f003 0307 	and.w	r3, r3, #7
 8003a16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	f1c3 0307 	rsb	r3, r3, #7
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	bf28      	it	cs
 8003a22:	2304      	movcs	r3, #4
 8003a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	3304      	adds	r3, #4
 8003a2a:	2b06      	cmp	r3, #6
 8003a2c:	d902      	bls.n	8003a34 <NVIC_EncodePriority+0x30>
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	3b03      	subs	r3, #3
 8003a32:	e000      	b.n	8003a36 <NVIC_EncodePriority+0x32>
 8003a34:	2300      	movs	r3, #0
 8003a36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a38:	f04f 32ff 	mov.w	r2, #4294967295
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a42:	43da      	mvns	r2, r3
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	401a      	ands	r2, r3
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	fa01 f303 	lsl.w	r3, r1, r3
 8003a56:	43d9      	mvns	r1, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a5c:	4313      	orrs	r3, r2
         );
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3724      	adds	r7, #36	; 0x24
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
	...

08003a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a7c:	d301      	bcc.n	8003a82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e00f      	b.n	8003aa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a82:	4a0a      	ldr	r2, [pc, #40]	; (8003aac <SysTick_Config+0x40>)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	3b01      	subs	r3, #1
 8003a88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a8a:	210f      	movs	r1, #15
 8003a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a90:	f7ff ff8e 	bl	80039b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a94:	4b05      	ldr	r3, [pc, #20]	; (8003aac <SysTick_Config+0x40>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a9a:	4b04      	ldr	r3, [pc, #16]	; (8003aac <SysTick_Config+0x40>)
 8003a9c:	2207      	movs	r2, #7
 8003a9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3708      	adds	r7, #8
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	e000e010 	.word	0xe000e010

08003ab0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f7ff ff29 	bl	8003910 <__NVIC_SetPriorityGrouping>
}
 8003abe:	bf00      	nop
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}

08003ac6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ac6:	b580      	push	{r7, lr}
 8003ac8:	b086      	sub	sp, #24
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	4603      	mov	r3, r0
 8003ace:	60b9      	str	r1, [r7, #8]
 8003ad0:	607a      	str	r2, [r7, #4]
 8003ad2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ad8:	f7ff ff3e 	bl	8003958 <__NVIC_GetPriorityGrouping>
 8003adc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	68b9      	ldr	r1, [r7, #8]
 8003ae2:	6978      	ldr	r0, [r7, #20]
 8003ae4:	f7ff ff8e 	bl	8003a04 <NVIC_EncodePriority>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aee:	4611      	mov	r1, r2
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7ff ff5d 	bl	80039b0 <__NVIC_SetPriority>
}
 8003af6:	bf00      	nop
 8003af8:	3718      	adds	r7, #24
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b082      	sub	sp, #8
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	4603      	mov	r3, r0
 8003b06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff ff31 	bl	8003974 <__NVIC_EnableIRQ>
}
 8003b12:	bf00      	nop
 8003b14:	3708      	adds	r7, #8
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}

08003b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b1a:	b580      	push	{r7, lr}
 8003b1c:	b082      	sub	sp, #8
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7ff ffa2 	bl	8003a6c <SysTick_Config>
 8003b28:	4603      	mov	r3, r0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3708      	adds	r7, #8
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b32:	b580      	push	{r7, lr}
 8003b34:	b084      	sub	sp, #16
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b3e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b40:	f7ff feb6 	bl	80038b0 <HAL_GetTick>
 8003b44:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d008      	beq.n	8003b64 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2280      	movs	r2, #128	; 0x80
 8003b56:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e052      	b.n	8003c0a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f022 0216 	bic.w	r2, r2, #22
 8003b72:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	695a      	ldr	r2, [r3, #20]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b82:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d103      	bne.n	8003b94 <HAL_DMA_Abort+0x62>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d007      	beq.n	8003ba4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f022 0208 	bic.w	r2, r2, #8
 8003ba2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0201 	bic.w	r2, r2, #1
 8003bb2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bb4:	e013      	b.n	8003bde <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bb6:	f7ff fe7b 	bl	80038b0 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b05      	cmp	r3, #5
 8003bc2:	d90c      	bls.n	8003bde <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2220      	movs	r2, #32
 8003bc8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2203      	movs	r2, #3
 8003bce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e015      	b.n	8003c0a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1e4      	bne.n	8003bb6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf0:	223f      	movs	r2, #63	; 0x3f
 8003bf2:	409a      	lsls	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3710      	adds	r7, #16
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c12:	b480      	push	{r7}
 8003c14:	b083      	sub	sp, #12
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d004      	beq.n	8003c30 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2280      	movs	r2, #128	; 0x80
 8003c2a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e00c      	b.n	8003c4a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2205      	movs	r2, #5
 8003c34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 0201 	bic.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
	...

08003c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b089      	sub	sp, #36	; 0x24
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c62:	2300      	movs	r3, #0
 8003c64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c66:	2300      	movs	r3, #0
 8003c68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c6e:	2300      	movs	r3, #0
 8003c70:	61fb      	str	r3, [r7, #28]
 8003c72:	e159      	b.n	8003f28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c74:	2201      	movs	r2, #1
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	697a      	ldr	r2, [r7, #20]
 8003c84:	4013      	ands	r3, r2
 8003c86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	f040 8148 	bne.w	8003f22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f003 0303 	and.w	r3, r3, #3
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d005      	beq.n	8003caa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d130      	bne.n	8003d0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	2203      	movs	r2, #3
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	68da      	ldr	r2, [r3, #12]
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	fa02 f303 	lsl.w	r3, r2, r3
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	69ba      	ldr	r2, [r7, #24]
 8003cd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce8:	43db      	mvns	r3, r3
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	4013      	ands	r3, r2
 8003cee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	091b      	lsrs	r3, r3, #4
 8003cf6:	f003 0201 	and.w	r2, r3, #1
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003d00:	69ba      	ldr	r2, [r7, #24]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f003 0303 	and.w	r3, r3, #3
 8003d14:	2b03      	cmp	r3, #3
 8003d16:	d017      	beq.n	8003d48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	005b      	lsls	r3, r3, #1
 8003d22:	2203      	movs	r2, #3
 8003d24:	fa02 f303 	lsl.w	r3, r2, r3
 8003d28:	43db      	mvns	r3, r3
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	689a      	ldr	r2, [r3, #8]
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f003 0303 	and.w	r3, r3, #3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d123      	bne.n	8003d9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	08da      	lsrs	r2, r3, #3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3208      	adds	r2, #8
 8003d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	f003 0307 	and.w	r3, r3, #7
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	220f      	movs	r2, #15
 8003d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d70:	43db      	mvns	r3, r3
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	4013      	ands	r3, r2
 8003d76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	f003 0307 	and.w	r3, r3, #7
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	fa02 f303 	lsl.w	r3, r2, r3
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	08da      	lsrs	r2, r3, #3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	3208      	adds	r2, #8
 8003d96:	69b9      	ldr	r1, [r7, #24]
 8003d98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	005b      	lsls	r3, r3, #1
 8003da6:	2203      	movs	r2, #3
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	43db      	mvns	r3, r3
 8003dae:	69ba      	ldr	r2, [r7, #24]
 8003db0:	4013      	ands	r3, r2
 8003db2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f003 0203 	and.w	r2, r3, #3
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	69ba      	ldr	r2, [r7, #24]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	69ba      	ldr	r2, [r7, #24]
 8003dce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 80a2 	beq.w	8003f22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dde:	2300      	movs	r3, #0
 8003de0:	60fb      	str	r3, [r7, #12]
 8003de2:	4b57      	ldr	r3, [pc, #348]	; (8003f40 <HAL_GPIO_Init+0x2e8>)
 8003de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de6:	4a56      	ldr	r2, [pc, #344]	; (8003f40 <HAL_GPIO_Init+0x2e8>)
 8003de8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003dec:	6453      	str	r3, [r2, #68]	; 0x44
 8003dee:	4b54      	ldr	r3, [pc, #336]	; (8003f40 <HAL_GPIO_Init+0x2e8>)
 8003df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dfa:	4a52      	ldr	r2, [pc, #328]	; (8003f44 <HAL_GPIO_Init+0x2ec>)
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	089b      	lsrs	r3, r3, #2
 8003e00:	3302      	adds	r3, #2
 8003e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	f003 0303 	and.w	r3, r3, #3
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	220f      	movs	r2, #15
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	43db      	mvns	r3, r3
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a49      	ldr	r2, [pc, #292]	; (8003f48 <HAL_GPIO_Init+0x2f0>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d019      	beq.n	8003e5a <HAL_GPIO_Init+0x202>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a48      	ldr	r2, [pc, #288]	; (8003f4c <HAL_GPIO_Init+0x2f4>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d013      	beq.n	8003e56 <HAL_GPIO_Init+0x1fe>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a47      	ldr	r2, [pc, #284]	; (8003f50 <HAL_GPIO_Init+0x2f8>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d00d      	beq.n	8003e52 <HAL_GPIO_Init+0x1fa>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a46      	ldr	r2, [pc, #280]	; (8003f54 <HAL_GPIO_Init+0x2fc>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d007      	beq.n	8003e4e <HAL_GPIO_Init+0x1f6>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a45      	ldr	r2, [pc, #276]	; (8003f58 <HAL_GPIO_Init+0x300>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d101      	bne.n	8003e4a <HAL_GPIO_Init+0x1f2>
 8003e46:	2304      	movs	r3, #4
 8003e48:	e008      	b.n	8003e5c <HAL_GPIO_Init+0x204>
 8003e4a:	2307      	movs	r3, #7
 8003e4c:	e006      	b.n	8003e5c <HAL_GPIO_Init+0x204>
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e004      	b.n	8003e5c <HAL_GPIO_Init+0x204>
 8003e52:	2302      	movs	r3, #2
 8003e54:	e002      	b.n	8003e5c <HAL_GPIO_Init+0x204>
 8003e56:	2301      	movs	r3, #1
 8003e58:	e000      	b.n	8003e5c <HAL_GPIO_Init+0x204>
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	69fa      	ldr	r2, [r7, #28]
 8003e5e:	f002 0203 	and.w	r2, r2, #3
 8003e62:	0092      	lsls	r2, r2, #2
 8003e64:	4093      	lsls	r3, r2
 8003e66:	69ba      	ldr	r2, [r7, #24]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e6c:	4935      	ldr	r1, [pc, #212]	; (8003f44 <HAL_GPIO_Init+0x2ec>)
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	089b      	lsrs	r3, r3, #2
 8003e72:	3302      	adds	r3, #2
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e7a:	4b38      	ldr	r3, [pc, #224]	; (8003f5c <HAL_GPIO_Init+0x304>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	43db      	mvns	r3, r3
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	4013      	ands	r3, r2
 8003e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d003      	beq.n	8003e9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e9e:	4a2f      	ldr	r2, [pc, #188]	; (8003f5c <HAL_GPIO_Init+0x304>)
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ea4:	4b2d      	ldr	r3, [pc, #180]	; (8003f5c <HAL_GPIO_Init+0x304>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	43db      	mvns	r3, r3
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ec8:	4a24      	ldr	r2, [pc, #144]	; (8003f5c <HAL_GPIO_Init+0x304>)
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ece:	4b23      	ldr	r3, [pc, #140]	; (8003f5c <HAL_GPIO_Init+0x304>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	43db      	mvns	r3, r3
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	4013      	ands	r3, r2
 8003edc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003eea:	69ba      	ldr	r2, [r7, #24]
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ef2:	4a1a      	ldr	r2, [pc, #104]	; (8003f5c <HAL_GPIO_Init+0x304>)
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ef8:	4b18      	ldr	r3, [pc, #96]	; (8003f5c <HAL_GPIO_Init+0x304>)
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	43db      	mvns	r3, r3
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	4013      	ands	r3, r2
 8003f06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f1c:	4a0f      	ldr	r2, [pc, #60]	; (8003f5c <HAL_GPIO_Init+0x304>)
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	3301      	adds	r3, #1
 8003f26:	61fb      	str	r3, [r7, #28]
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	2b0f      	cmp	r3, #15
 8003f2c:	f67f aea2 	bls.w	8003c74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f30:	bf00      	nop
 8003f32:	bf00      	nop
 8003f34:	3724      	adds	r7, #36	; 0x24
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40023800 	.word	0x40023800
 8003f44:	40013800 	.word	0x40013800
 8003f48:	40020000 	.word	0x40020000
 8003f4c:	40020400 	.word	0x40020400
 8003f50:	40020800 	.word	0x40020800
 8003f54:	40020c00 	.word	0x40020c00
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	40013c00 	.word	0x40013c00

08003f60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	460b      	mov	r3, r1
 8003f6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	887b      	ldrh	r3, [r7, #2]
 8003f72:	4013      	ands	r3, r2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	73fb      	strb	r3, [r7, #15]
 8003f7c:	e001      	b.n	8003f82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3714      	adds	r7, #20
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	460b      	mov	r3, r1
 8003f9a:	807b      	strh	r3, [r7, #2]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fa0:	787b      	ldrb	r3, [r7, #1]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d003      	beq.n	8003fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fa6:	887a      	ldrh	r2, [r7, #2]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fac:	e003      	b.n	8003fb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fae:	887b      	ldrh	r3, [r7, #2]
 8003fb0:	041a      	lsls	r2, r3, #16
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	619a      	str	r2, [r3, #24]
}
 8003fb6:	bf00      	nop
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
	...

08003fc4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	4603      	mov	r3, r0
 8003fcc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003fce:	4b08      	ldr	r3, [pc, #32]	; (8003ff0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fd0:	695a      	ldr	r2, [r3, #20]
 8003fd2:	88fb      	ldrh	r3, [r7, #6]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d006      	beq.n	8003fe8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fda:	4a05      	ldr	r2, [pc, #20]	; (8003ff0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fdc:	88fb      	ldrh	r3, [r7, #6]
 8003fde:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fe0:	88fb      	ldrh	r3, [r7, #6]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fd faf8 	bl	80015d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003fe8:	bf00      	nop
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40013c00 	.word	0x40013c00

08003ff4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d101      	bne.n	8004006 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e264      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	2b00      	cmp	r3, #0
 8004010:	d075      	beq.n	80040fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004012:	4ba3      	ldr	r3, [pc, #652]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f003 030c 	and.w	r3, r3, #12
 800401a:	2b04      	cmp	r3, #4
 800401c:	d00c      	beq.n	8004038 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800401e:	4ba0      	ldr	r3, [pc, #640]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004026:	2b08      	cmp	r3, #8
 8004028:	d112      	bne.n	8004050 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800402a:	4b9d      	ldr	r3, [pc, #628]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004032:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004036:	d10b      	bne.n	8004050 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004038:	4b99      	ldr	r3, [pc, #612]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d05b      	beq.n	80040fc <HAL_RCC_OscConfig+0x108>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d157      	bne.n	80040fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e23f      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004058:	d106      	bne.n	8004068 <HAL_RCC_OscConfig+0x74>
 800405a:	4b91      	ldr	r3, [pc, #580]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a90      	ldr	r2, [pc, #576]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004064:	6013      	str	r3, [r2, #0]
 8004066:	e01d      	b.n	80040a4 <HAL_RCC_OscConfig+0xb0>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004070:	d10c      	bne.n	800408c <HAL_RCC_OscConfig+0x98>
 8004072:	4b8b      	ldr	r3, [pc, #556]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a8a      	ldr	r2, [pc, #552]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800407c:	6013      	str	r3, [r2, #0]
 800407e:	4b88      	ldr	r3, [pc, #544]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a87      	ldr	r2, [pc, #540]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004088:	6013      	str	r3, [r2, #0]
 800408a:	e00b      	b.n	80040a4 <HAL_RCC_OscConfig+0xb0>
 800408c:	4b84      	ldr	r3, [pc, #528]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a83      	ldr	r2, [pc, #524]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004096:	6013      	str	r3, [r2, #0]
 8004098:	4b81      	ldr	r3, [pc, #516]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a80      	ldr	r2, [pc, #512]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 800409e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d013      	beq.n	80040d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ac:	f7ff fc00 	bl	80038b0 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040b2:	e008      	b.n	80040c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040b4:	f7ff fbfc 	bl	80038b0 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b64      	cmp	r3, #100	; 0x64
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e204      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040c6:	4b76      	ldr	r3, [pc, #472]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0f0      	beq.n	80040b4 <HAL_RCC_OscConfig+0xc0>
 80040d2:	e014      	b.n	80040fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d4:	f7ff fbec 	bl	80038b0 <HAL_GetTick>
 80040d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040da:	e008      	b.n	80040ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040dc:	f7ff fbe8 	bl	80038b0 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b64      	cmp	r3, #100	; 0x64
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e1f0      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ee:	4b6c      	ldr	r3, [pc, #432]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1f0      	bne.n	80040dc <HAL_RCC_OscConfig+0xe8>
 80040fa:	e000      	b.n	80040fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d063      	beq.n	80041d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800410a:	4b65      	ldr	r3, [pc, #404]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 030c 	and.w	r3, r3, #12
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00b      	beq.n	800412e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004116:	4b62      	ldr	r3, [pc, #392]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800411e:	2b08      	cmp	r3, #8
 8004120:	d11c      	bne.n	800415c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004122:	4b5f      	ldr	r3, [pc, #380]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d116      	bne.n	800415c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800412e:	4b5c      	ldr	r3, [pc, #368]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d005      	beq.n	8004146 <HAL_RCC_OscConfig+0x152>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d001      	beq.n	8004146 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e1c4      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004146:	4b56      	ldr	r3, [pc, #344]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	4952      	ldr	r1, [pc, #328]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004156:	4313      	orrs	r3, r2
 8004158:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415a:	e03a      	b.n	80041d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d020      	beq.n	80041a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004164:	4b4f      	ldr	r3, [pc, #316]	; (80042a4 <HAL_RCC_OscConfig+0x2b0>)
 8004166:	2201      	movs	r2, #1
 8004168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416a:	f7ff fba1 	bl	80038b0 <HAL_GetTick>
 800416e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004170:	e008      	b.n	8004184 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004172:	f7ff fb9d 	bl	80038b0 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	2b02      	cmp	r3, #2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e1a5      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004184:	4b46      	ldr	r3, [pc, #280]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0f0      	beq.n	8004172 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004190:	4b43      	ldr	r3, [pc, #268]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	00db      	lsls	r3, r3, #3
 800419e:	4940      	ldr	r1, [pc, #256]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	600b      	str	r3, [r1, #0]
 80041a4:	e015      	b.n	80041d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041a6:	4b3f      	ldr	r3, [pc, #252]	; (80042a4 <HAL_RCC_OscConfig+0x2b0>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ac:	f7ff fb80 	bl	80038b0 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041b4:	f7ff fb7c 	bl	80038b0 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e184      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041c6:	4b36      	ldr	r3, [pc, #216]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1f0      	bne.n	80041b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0308 	and.w	r3, r3, #8
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d030      	beq.n	8004240 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d016      	beq.n	8004214 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041e6:	4b30      	ldr	r3, [pc, #192]	; (80042a8 <HAL_RCC_OscConfig+0x2b4>)
 80041e8:	2201      	movs	r2, #1
 80041ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ec:	f7ff fb60 	bl	80038b0 <HAL_GetTick>
 80041f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041f2:	e008      	b.n	8004206 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041f4:	f7ff fb5c 	bl	80038b0 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e164      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004206:	4b26      	ldr	r3, [pc, #152]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004208:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d0f0      	beq.n	80041f4 <HAL_RCC_OscConfig+0x200>
 8004212:	e015      	b.n	8004240 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004214:	4b24      	ldr	r3, [pc, #144]	; (80042a8 <HAL_RCC_OscConfig+0x2b4>)
 8004216:	2200      	movs	r2, #0
 8004218:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800421a:	f7ff fb49 	bl	80038b0 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004222:	f7ff fb45 	bl	80038b0 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e14d      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004234:	4b1a      	ldr	r3, [pc, #104]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004236:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1f0      	bne.n	8004222 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0304 	and.w	r3, r3, #4
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 80a0 	beq.w	800438e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800424e:	2300      	movs	r3, #0
 8004250:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004252:	4b13      	ldr	r3, [pc, #76]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10f      	bne.n	800427e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800425e:	2300      	movs	r3, #0
 8004260:	60bb      	str	r3, [r7, #8]
 8004262:	4b0f      	ldr	r3, [pc, #60]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004266:	4a0e      	ldr	r2, [pc, #56]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800426c:	6413      	str	r3, [r2, #64]	; 0x40
 800426e:	4b0c      	ldr	r3, [pc, #48]	; (80042a0 <HAL_RCC_OscConfig+0x2ac>)
 8004270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004276:	60bb      	str	r3, [r7, #8]
 8004278:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800427a:	2301      	movs	r3, #1
 800427c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800427e:	4b0b      	ldr	r3, [pc, #44]	; (80042ac <HAL_RCC_OscConfig+0x2b8>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004286:	2b00      	cmp	r3, #0
 8004288:	d121      	bne.n	80042ce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800428a:	4b08      	ldr	r3, [pc, #32]	; (80042ac <HAL_RCC_OscConfig+0x2b8>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a07      	ldr	r2, [pc, #28]	; (80042ac <HAL_RCC_OscConfig+0x2b8>)
 8004290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004294:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004296:	f7ff fb0b 	bl	80038b0 <HAL_GetTick>
 800429a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800429c:	e011      	b.n	80042c2 <HAL_RCC_OscConfig+0x2ce>
 800429e:	bf00      	nop
 80042a0:	40023800 	.word	0x40023800
 80042a4:	42470000 	.word	0x42470000
 80042a8:	42470e80 	.word	0x42470e80
 80042ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042b0:	f7ff fafe 	bl	80038b0 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e106      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c2:	4b85      	ldr	r3, [pc, #532]	; (80044d8 <HAL_RCC_OscConfig+0x4e4>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0f0      	beq.n	80042b0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d106      	bne.n	80042e4 <HAL_RCC_OscConfig+0x2f0>
 80042d6:	4b81      	ldr	r3, [pc, #516]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 80042d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042da:	4a80      	ldr	r2, [pc, #512]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 80042dc:	f043 0301 	orr.w	r3, r3, #1
 80042e0:	6713      	str	r3, [r2, #112]	; 0x70
 80042e2:	e01c      	b.n	800431e <HAL_RCC_OscConfig+0x32a>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	2b05      	cmp	r3, #5
 80042ea:	d10c      	bne.n	8004306 <HAL_RCC_OscConfig+0x312>
 80042ec:	4b7b      	ldr	r3, [pc, #492]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 80042ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f0:	4a7a      	ldr	r2, [pc, #488]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 80042f2:	f043 0304 	orr.w	r3, r3, #4
 80042f6:	6713      	str	r3, [r2, #112]	; 0x70
 80042f8:	4b78      	ldr	r3, [pc, #480]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 80042fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042fc:	4a77      	ldr	r2, [pc, #476]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 80042fe:	f043 0301 	orr.w	r3, r3, #1
 8004302:	6713      	str	r3, [r2, #112]	; 0x70
 8004304:	e00b      	b.n	800431e <HAL_RCC_OscConfig+0x32a>
 8004306:	4b75      	ldr	r3, [pc, #468]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 8004308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800430a:	4a74      	ldr	r2, [pc, #464]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 800430c:	f023 0301 	bic.w	r3, r3, #1
 8004310:	6713      	str	r3, [r2, #112]	; 0x70
 8004312:	4b72      	ldr	r3, [pc, #456]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004316:	4a71      	ldr	r2, [pc, #452]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 8004318:	f023 0304 	bic.w	r3, r3, #4
 800431c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d015      	beq.n	8004352 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004326:	f7ff fac3 	bl	80038b0 <HAL_GetTick>
 800432a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800432c:	e00a      	b.n	8004344 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800432e:	f7ff fabf 	bl	80038b0 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	f241 3288 	movw	r2, #5000	; 0x1388
 800433c:	4293      	cmp	r3, r2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e0c5      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004344:	4b65      	ldr	r3, [pc, #404]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 8004346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d0ee      	beq.n	800432e <HAL_RCC_OscConfig+0x33a>
 8004350:	e014      	b.n	800437c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004352:	f7ff faad 	bl	80038b0 <HAL_GetTick>
 8004356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004358:	e00a      	b.n	8004370 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800435a:	f7ff faa9 	bl	80038b0 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	f241 3288 	movw	r2, #5000	; 0x1388
 8004368:	4293      	cmp	r3, r2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e0af      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004370:	4b5a      	ldr	r3, [pc, #360]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 8004372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1ee      	bne.n	800435a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800437c:	7dfb      	ldrb	r3, [r7, #23]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d105      	bne.n	800438e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004382:	4b56      	ldr	r3, [pc, #344]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	4a55      	ldr	r2, [pc, #340]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 8004388:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800438c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 809b 	beq.w	80044ce <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004398:	4b50      	ldr	r3, [pc, #320]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f003 030c 	and.w	r3, r3, #12
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d05c      	beq.n	800445e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d141      	bne.n	8004430 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ac:	4b4c      	ldr	r3, [pc, #304]	; (80044e0 <HAL_RCC_OscConfig+0x4ec>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b2:	f7ff fa7d 	bl	80038b0 <HAL_GetTick>
 80043b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043b8:	e008      	b.n	80043cc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043ba:	f7ff fa79 	bl	80038b0 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d901      	bls.n	80043cc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e081      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043cc:	4b43      	ldr	r3, [pc, #268]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1f0      	bne.n	80043ba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	69da      	ldr	r2, [r3, #28]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	431a      	orrs	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e6:	019b      	lsls	r3, r3, #6
 80043e8:	431a      	orrs	r2, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ee:	085b      	lsrs	r3, r3, #1
 80043f0:	3b01      	subs	r3, #1
 80043f2:	041b      	lsls	r3, r3, #16
 80043f4:	431a      	orrs	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043fa:	061b      	lsls	r3, r3, #24
 80043fc:	4937      	ldr	r1, [pc, #220]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004402:	4b37      	ldr	r3, [pc, #220]	; (80044e0 <HAL_RCC_OscConfig+0x4ec>)
 8004404:	2201      	movs	r2, #1
 8004406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004408:	f7ff fa52 	bl	80038b0 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004410:	f7ff fa4e 	bl	80038b0 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b02      	cmp	r3, #2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e056      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004422:	4b2e      	ldr	r3, [pc, #184]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d0f0      	beq.n	8004410 <HAL_RCC_OscConfig+0x41c>
 800442e:	e04e      	b.n	80044ce <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004430:	4b2b      	ldr	r3, [pc, #172]	; (80044e0 <HAL_RCC_OscConfig+0x4ec>)
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004436:	f7ff fa3b 	bl	80038b0 <HAL_GetTick>
 800443a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800443c:	e008      	b.n	8004450 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800443e:	f7ff fa37 	bl	80038b0 <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	d901      	bls.n	8004450 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e03f      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004450:	4b22      	ldr	r3, [pc, #136]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d1f0      	bne.n	800443e <HAL_RCC_OscConfig+0x44a>
 800445c:	e037      	b.n	80044ce <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d101      	bne.n	800446a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e032      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800446a:	4b1c      	ldr	r3, [pc, #112]	; (80044dc <HAL_RCC_OscConfig+0x4e8>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d028      	beq.n	80044ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004482:	429a      	cmp	r2, r3
 8004484:	d121      	bne.n	80044ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004490:	429a      	cmp	r2, r3
 8004492:	d11a      	bne.n	80044ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800449a:	4013      	ands	r3, r2
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044a0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d111      	bne.n	80044ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044b0:	085b      	lsrs	r3, r3, #1
 80044b2:	3b01      	subs	r3, #1
 80044b4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d107      	bne.n	80044ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d001      	beq.n	80044ce <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e000      	b.n	80044d0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	40007000 	.word	0x40007000
 80044dc:	40023800 	.word	0x40023800
 80044e0:	42470060 	.word	0x42470060

080044e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e0cc      	b.n	8004692 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044f8:	4b68      	ldr	r3, [pc, #416]	; (800469c <HAL_RCC_ClockConfig+0x1b8>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0307 	and.w	r3, r3, #7
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	429a      	cmp	r2, r3
 8004504:	d90c      	bls.n	8004520 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004506:	4b65      	ldr	r3, [pc, #404]	; (800469c <HAL_RCC_ClockConfig+0x1b8>)
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	b2d2      	uxtb	r2, r2
 800450c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800450e:	4b63      	ldr	r3, [pc, #396]	; (800469c <HAL_RCC_ClockConfig+0x1b8>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0307 	and.w	r3, r3, #7
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	429a      	cmp	r2, r3
 800451a:	d001      	beq.n	8004520 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e0b8      	b.n	8004692 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0302 	and.w	r3, r3, #2
 8004528:	2b00      	cmp	r3, #0
 800452a:	d020      	beq.n	800456e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0304 	and.w	r3, r3, #4
 8004534:	2b00      	cmp	r3, #0
 8004536:	d005      	beq.n	8004544 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004538:	4b59      	ldr	r3, [pc, #356]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	4a58      	ldr	r2, [pc, #352]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 800453e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004542:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0308 	and.w	r3, r3, #8
 800454c:	2b00      	cmp	r3, #0
 800454e:	d005      	beq.n	800455c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004550:	4b53      	ldr	r3, [pc, #332]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	4a52      	ldr	r2, [pc, #328]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004556:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800455a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800455c:	4b50      	ldr	r3, [pc, #320]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	494d      	ldr	r1, [pc, #308]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	4313      	orrs	r3, r2
 800456c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	d044      	beq.n	8004604 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d107      	bne.n	8004592 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004582:	4b47      	ldr	r3, [pc, #284]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d119      	bne.n	80045c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e07f      	b.n	8004692 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	2b02      	cmp	r3, #2
 8004598:	d003      	beq.n	80045a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800459e:	2b03      	cmp	r3, #3
 80045a0:	d107      	bne.n	80045b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045a2:	4b3f      	ldr	r3, [pc, #252]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d109      	bne.n	80045c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e06f      	b.n	8004692 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045b2:	4b3b      	ldr	r3, [pc, #236]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d101      	bne.n	80045c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e067      	b.n	8004692 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045c2:	4b37      	ldr	r3, [pc, #220]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	f023 0203 	bic.w	r2, r3, #3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	4934      	ldr	r1, [pc, #208]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045d4:	f7ff f96c 	bl	80038b0 <HAL_GetTick>
 80045d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045da:	e00a      	b.n	80045f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045dc:	f7ff f968 	bl	80038b0 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e04f      	b.n	8004692 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045f2:	4b2b      	ldr	r3, [pc, #172]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f003 020c 	and.w	r2, r3, #12
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	429a      	cmp	r2, r3
 8004602:	d1eb      	bne.n	80045dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004604:	4b25      	ldr	r3, [pc, #148]	; (800469c <HAL_RCC_ClockConfig+0x1b8>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0307 	and.w	r3, r3, #7
 800460c:	683a      	ldr	r2, [r7, #0]
 800460e:	429a      	cmp	r2, r3
 8004610:	d20c      	bcs.n	800462c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004612:	4b22      	ldr	r3, [pc, #136]	; (800469c <HAL_RCC_ClockConfig+0x1b8>)
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	b2d2      	uxtb	r2, r2
 8004618:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800461a:	4b20      	ldr	r3, [pc, #128]	; (800469c <HAL_RCC_ClockConfig+0x1b8>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0307 	and.w	r3, r3, #7
 8004622:	683a      	ldr	r2, [r7, #0]
 8004624:	429a      	cmp	r2, r3
 8004626:	d001      	beq.n	800462c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e032      	b.n	8004692 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	2b00      	cmp	r3, #0
 8004636:	d008      	beq.n	800464a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004638:	4b19      	ldr	r3, [pc, #100]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	4916      	ldr	r1, [pc, #88]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004646:	4313      	orrs	r3, r2
 8004648:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0308 	and.w	r3, r3, #8
 8004652:	2b00      	cmp	r3, #0
 8004654:	d009      	beq.n	800466a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004656:	4b12      	ldr	r3, [pc, #72]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	00db      	lsls	r3, r3, #3
 8004664:	490e      	ldr	r1, [pc, #56]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004666:	4313      	orrs	r3, r2
 8004668:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800466a:	f000 f821 	bl	80046b0 <HAL_RCC_GetSysClockFreq>
 800466e:	4602      	mov	r2, r0
 8004670:	4b0b      	ldr	r3, [pc, #44]	; (80046a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	091b      	lsrs	r3, r3, #4
 8004676:	f003 030f 	and.w	r3, r3, #15
 800467a:	490a      	ldr	r1, [pc, #40]	; (80046a4 <HAL_RCC_ClockConfig+0x1c0>)
 800467c:	5ccb      	ldrb	r3, [r1, r3]
 800467e:	fa22 f303 	lsr.w	r3, r2, r3
 8004682:	4a09      	ldr	r2, [pc, #36]	; (80046a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004684:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004686:	4b09      	ldr	r3, [pc, #36]	; (80046ac <HAL_RCC_ClockConfig+0x1c8>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f7ff f8cc 	bl	8003828 <HAL_InitTick>

  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	40023c00 	.word	0x40023c00
 80046a0:	40023800 	.word	0x40023800
 80046a4:	0800b0bc 	.word	0x0800b0bc
 80046a8:	20000010 	.word	0x20000010
 80046ac:	20000014 	.word	0x20000014

080046b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80046b4:	b084      	sub	sp, #16
 80046b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046b8:	2300      	movs	r3, #0
 80046ba:	607b      	str	r3, [r7, #4]
 80046bc:	2300      	movs	r3, #0
 80046be:	60fb      	str	r3, [r7, #12]
 80046c0:	2300      	movs	r3, #0
 80046c2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80046c4:	2300      	movs	r3, #0
 80046c6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046c8:	4b67      	ldr	r3, [pc, #412]	; (8004868 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f003 030c 	and.w	r3, r3, #12
 80046d0:	2b08      	cmp	r3, #8
 80046d2:	d00d      	beq.n	80046f0 <HAL_RCC_GetSysClockFreq+0x40>
 80046d4:	2b08      	cmp	r3, #8
 80046d6:	f200 80bd 	bhi.w	8004854 <HAL_RCC_GetSysClockFreq+0x1a4>
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d002      	beq.n	80046e4 <HAL_RCC_GetSysClockFreq+0x34>
 80046de:	2b04      	cmp	r3, #4
 80046e0:	d003      	beq.n	80046ea <HAL_RCC_GetSysClockFreq+0x3a>
 80046e2:	e0b7      	b.n	8004854 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80046e4:	4b61      	ldr	r3, [pc, #388]	; (800486c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80046e6:	60bb      	str	r3, [r7, #8]
       break;
 80046e8:	e0b7      	b.n	800485a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80046ea:	4b61      	ldr	r3, [pc, #388]	; (8004870 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80046ec:	60bb      	str	r3, [r7, #8]
      break;
 80046ee:	e0b4      	b.n	800485a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046f0:	4b5d      	ldr	r3, [pc, #372]	; (8004868 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046f8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046fa:	4b5b      	ldr	r3, [pc, #364]	; (8004868 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d04d      	beq.n	80047a2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004706:	4b58      	ldr	r3, [pc, #352]	; (8004868 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	099b      	lsrs	r3, r3, #6
 800470c:	461a      	mov	r2, r3
 800470e:	f04f 0300 	mov.w	r3, #0
 8004712:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004716:	f04f 0100 	mov.w	r1, #0
 800471a:	ea02 0800 	and.w	r8, r2, r0
 800471e:	ea03 0901 	and.w	r9, r3, r1
 8004722:	4640      	mov	r0, r8
 8004724:	4649      	mov	r1, r9
 8004726:	f04f 0200 	mov.w	r2, #0
 800472a:	f04f 0300 	mov.w	r3, #0
 800472e:	014b      	lsls	r3, r1, #5
 8004730:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004734:	0142      	lsls	r2, r0, #5
 8004736:	4610      	mov	r0, r2
 8004738:	4619      	mov	r1, r3
 800473a:	ebb0 0008 	subs.w	r0, r0, r8
 800473e:	eb61 0109 	sbc.w	r1, r1, r9
 8004742:	f04f 0200 	mov.w	r2, #0
 8004746:	f04f 0300 	mov.w	r3, #0
 800474a:	018b      	lsls	r3, r1, #6
 800474c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004750:	0182      	lsls	r2, r0, #6
 8004752:	1a12      	subs	r2, r2, r0
 8004754:	eb63 0301 	sbc.w	r3, r3, r1
 8004758:	f04f 0000 	mov.w	r0, #0
 800475c:	f04f 0100 	mov.w	r1, #0
 8004760:	00d9      	lsls	r1, r3, #3
 8004762:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004766:	00d0      	lsls	r0, r2, #3
 8004768:	4602      	mov	r2, r0
 800476a:	460b      	mov	r3, r1
 800476c:	eb12 0208 	adds.w	r2, r2, r8
 8004770:	eb43 0309 	adc.w	r3, r3, r9
 8004774:	f04f 0000 	mov.w	r0, #0
 8004778:	f04f 0100 	mov.w	r1, #0
 800477c:	0259      	lsls	r1, r3, #9
 800477e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004782:	0250      	lsls	r0, r2, #9
 8004784:	4602      	mov	r2, r0
 8004786:	460b      	mov	r3, r1
 8004788:	4610      	mov	r0, r2
 800478a:	4619      	mov	r1, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	461a      	mov	r2, r3
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	f7fc fa70 	bl	8000c78 <__aeabi_uldivmod>
 8004798:	4602      	mov	r2, r0
 800479a:	460b      	mov	r3, r1
 800479c:	4613      	mov	r3, r2
 800479e:	60fb      	str	r3, [r7, #12]
 80047a0:	e04a      	b.n	8004838 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047a2:	4b31      	ldr	r3, [pc, #196]	; (8004868 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	099b      	lsrs	r3, r3, #6
 80047a8:	461a      	mov	r2, r3
 80047aa:	f04f 0300 	mov.w	r3, #0
 80047ae:	f240 10ff 	movw	r0, #511	; 0x1ff
 80047b2:	f04f 0100 	mov.w	r1, #0
 80047b6:	ea02 0400 	and.w	r4, r2, r0
 80047ba:	ea03 0501 	and.w	r5, r3, r1
 80047be:	4620      	mov	r0, r4
 80047c0:	4629      	mov	r1, r5
 80047c2:	f04f 0200 	mov.w	r2, #0
 80047c6:	f04f 0300 	mov.w	r3, #0
 80047ca:	014b      	lsls	r3, r1, #5
 80047cc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80047d0:	0142      	lsls	r2, r0, #5
 80047d2:	4610      	mov	r0, r2
 80047d4:	4619      	mov	r1, r3
 80047d6:	1b00      	subs	r0, r0, r4
 80047d8:	eb61 0105 	sbc.w	r1, r1, r5
 80047dc:	f04f 0200 	mov.w	r2, #0
 80047e0:	f04f 0300 	mov.w	r3, #0
 80047e4:	018b      	lsls	r3, r1, #6
 80047e6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80047ea:	0182      	lsls	r2, r0, #6
 80047ec:	1a12      	subs	r2, r2, r0
 80047ee:	eb63 0301 	sbc.w	r3, r3, r1
 80047f2:	f04f 0000 	mov.w	r0, #0
 80047f6:	f04f 0100 	mov.w	r1, #0
 80047fa:	00d9      	lsls	r1, r3, #3
 80047fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004800:	00d0      	lsls	r0, r2, #3
 8004802:	4602      	mov	r2, r0
 8004804:	460b      	mov	r3, r1
 8004806:	1912      	adds	r2, r2, r4
 8004808:	eb45 0303 	adc.w	r3, r5, r3
 800480c:	f04f 0000 	mov.w	r0, #0
 8004810:	f04f 0100 	mov.w	r1, #0
 8004814:	0299      	lsls	r1, r3, #10
 8004816:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800481a:	0290      	lsls	r0, r2, #10
 800481c:	4602      	mov	r2, r0
 800481e:	460b      	mov	r3, r1
 8004820:	4610      	mov	r0, r2
 8004822:	4619      	mov	r1, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	461a      	mov	r2, r3
 8004828:	f04f 0300 	mov.w	r3, #0
 800482c:	f7fc fa24 	bl	8000c78 <__aeabi_uldivmod>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4613      	mov	r3, r2
 8004836:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004838:	4b0b      	ldr	r3, [pc, #44]	; (8004868 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	0c1b      	lsrs	r3, r3, #16
 800483e:	f003 0303 	and.w	r3, r3, #3
 8004842:	3301      	adds	r3, #1
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004850:	60bb      	str	r3, [r7, #8]
      break;
 8004852:	e002      	b.n	800485a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004854:	4b05      	ldr	r3, [pc, #20]	; (800486c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004856:	60bb      	str	r3, [r7, #8]
      break;
 8004858:	bf00      	nop
    }
  }
  return sysclockfreq;
 800485a:	68bb      	ldr	r3, [r7, #8]
}
 800485c:	4618      	mov	r0, r3
 800485e:	3710      	adds	r7, #16
 8004860:	46bd      	mov	sp, r7
 8004862:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004866:	bf00      	nop
 8004868:	40023800 	.word	0x40023800
 800486c:	00f42400 	.word	0x00f42400
 8004870:	007a1200 	.word	0x007a1200

08004874 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004874:	b480      	push	{r7}
 8004876:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004878:	4b03      	ldr	r3, [pc, #12]	; (8004888 <HAL_RCC_GetHCLKFreq+0x14>)
 800487a:	681b      	ldr	r3, [r3, #0]
}
 800487c:	4618      	mov	r0, r3
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	20000010 	.word	0x20000010

0800488c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004890:	f7ff fff0 	bl	8004874 <HAL_RCC_GetHCLKFreq>
 8004894:	4602      	mov	r2, r0
 8004896:	4b05      	ldr	r3, [pc, #20]	; (80048ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	0a9b      	lsrs	r3, r3, #10
 800489c:	f003 0307 	and.w	r3, r3, #7
 80048a0:	4903      	ldr	r1, [pc, #12]	; (80048b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048a2:	5ccb      	ldrb	r3, [r1, r3]
 80048a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	40023800 	.word	0x40023800
 80048b0:	0800b0cc 	.word	0x0800b0cc

080048b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048b8:	f7ff ffdc 	bl	8004874 <HAL_RCC_GetHCLKFreq>
 80048bc:	4602      	mov	r2, r0
 80048be:	4b05      	ldr	r3, [pc, #20]	; (80048d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	0b5b      	lsrs	r3, r3, #13
 80048c4:	f003 0307 	and.w	r3, r3, #7
 80048c8:	4903      	ldr	r1, [pc, #12]	; (80048d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048ca:	5ccb      	ldrb	r3, [r1, r3]
 80048cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	40023800 	.word	0x40023800
 80048d8:	0800b0cc 	.word	0x0800b0cc

080048dc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048e4:	2300      	movs	r3, #0
 80048e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d105      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004900:	2b00      	cmp	r3, #0
 8004902:	d038      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004904:	4b68      	ldr	r3, [pc, #416]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004906:	2200      	movs	r2, #0
 8004908:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800490a:	f7fe ffd1 	bl	80038b0 <HAL_GetTick>
 800490e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004910:	e008      	b.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004912:	f7fe ffcd 	bl	80038b0 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	2b02      	cmp	r3, #2
 800491e:	d901      	bls.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e0bd      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004924:	4b61      	ldr	r3, [pc, #388]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1f0      	bne.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	019b      	lsls	r3, r3, #6
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	071b      	lsls	r3, r3, #28
 8004942:	495a      	ldr	r1, [pc, #360]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004944:	4313      	orrs	r3, r2
 8004946:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800494a:	4b57      	ldr	r3, [pc, #348]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800494c:	2201      	movs	r2, #1
 800494e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004950:	f7fe ffae 	bl	80038b0 <HAL_GetTick>
 8004954:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004956:	e008      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004958:	f7fe ffaa 	bl	80038b0 <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	2b02      	cmp	r3, #2
 8004964:	d901      	bls.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e09a      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800496a:	4b50      	ldr	r3, [pc, #320]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d0f0      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	f000 8083 	beq.w	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004984:	2300      	movs	r3, #0
 8004986:	60fb      	str	r3, [r7, #12]
 8004988:	4b48      	ldr	r3, [pc, #288]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800498a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498c:	4a47      	ldr	r2, [pc, #284]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800498e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004992:	6413      	str	r3, [r2, #64]	; 0x40
 8004994:	4b45      	ldr	r3, [pc, #276]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004998:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80049a0:	4b43      	ldr	r3, [pc, #268]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a42      	ldr	r2, [pc, #264]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80049a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049aa:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80049ac:	f7fe ff80 	bl	80038b0 <HAL_GetTick>
 80049b0:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80049b2:	e008      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80049b4:	f7fe ff7c 	bl	80038b0 <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e06c      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80049c6:	4b3a      	ldr	r3, [pc, #232]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d0f0      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80049d2:	4b36      	ldr	r3, [pc, #216]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049da:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d02f      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d028      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049f0:	4b2e      	ldr	r3, [pc, #184]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049f8:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80049fa:	4b2e      	ldr	r3, [pc, #184]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80049fc:	2201      	movs	r2, #1
 80049fe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a00:	4b2c      	ldr	r3, [pc, #176]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004a06:	4a29      	ldr	r2, [pc, #164]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004a0c:	4b27      	ldr	r3, [pc, #156]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a10:	f003 0301 	and.w	r3, r3, #1
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d114      	bne.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004a18:	f7fe ff4a 	bl	80038b0 <HAL_GetTick>
 8004a1c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a1e:	e00a      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a20:	f7fe ff46 	bl	80038b0 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e034      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a36:	4b1d      	ldr	r3, [pc, #116]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d0ee      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a4e:	d10d      	bne.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004a50:	4b16      	ldr	r3, [pc, #88]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a64:	4911      	ldr	r1, [pc, #68]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	608b      	str	r3, [r1, #8]
 8004a6a:	e005      	b.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004a6c:	4b0f      	ldr	r3, [pc, #60]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	4a0e      	ldr	r2, [pc, #56]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a72:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004a76:	6093      	str	r3, [r2, #8]
 8004a78:	4b0c      	ldr	r3, [pc, #48]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a84:	4909      	ldr	r1, [pc, #36]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0308 	and.w	r3, r3, #8
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	7d1a      	ldrb	r2, [r3, #20]
 8004a9a:	4b07      	ldr	r3, [pc, #28]	; (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004a9c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3718      	adds	r7, #24
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	42470068 	.word	0x42470068
 8004aac:	40023800 	.word	0x40023800
 8004ab0:	40007000 	.word	0x40007000
 8004ab4:	42470e40 	.word	0x42470e40
 8004ab8:	424711e0 	.word	0x424711e0

08004abc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e083      	b.n	8004bd6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	7f5b      	ldrb	r3, [r3, #29]
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d105      	bne.n	8004ae4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7fc ffe0 	bl	8001aa4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	22ca      	movs	r2, #202	; 0xca
 8004af0:	625a      	str	r2, [r3, #36]	; 0x24
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2253      	movs	r2, #83	; 0x53
 8004af8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 faa8 	bl	8005050 <RTC_EnterInitMode>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d008      	beq.n	8004b18 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	22ff      	movs	r2, #255	; 0xff
 8004b0c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2204      	movs	r2, #4
 8004b12:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e05e      	b.n	8004bd6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	6812      	ldr	r2, [r2, #0]
 8004b22:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004b26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b2a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	6899      	ldr	r1, [r3, #8]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	695b      	ldr	r3, [r3, #20]
 8004b40:	431a      	orrs	r2, r3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	430a      	orrs	r2, r1
 8004b48:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	68d2      	ldr	r2, [r2, #12]
 8004b52:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6919      	ldr	r1, [r3, #16]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	041a      	lsls	r2, r3, #16
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	430a      	orrs	r2, r1
 8004b66:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68da      	ldr	r2, [r3, #12]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b76:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f003 0320 	and.w	r3, r3, #32
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10e      	bne.n	8004ba4 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 fa3a 	bl	8005000 <HAL_RTC_WaitForSynchro>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d008      	beq.n	8004ba4 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	22ff      	movs	r2, #255	; 0xff
 8004b98:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2204      	movs	r2, #4
 8004b9e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e018      	b.n	8004bd6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004bb2:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	699a      	ldr	r2, [r3, #24]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	22ff      	movs	r2, #255	; 0xff
 8004bcc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
  }
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004bde:	b590      	push	{r4, r7, lr}
 8004be0:	b087      	sub	sp, #28
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	60f8      	str	r0, [r7, #12]
 8004be6:	60b9      	str	r1, [r7, #8]
 8004be8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004bea:	2300      	movs	r3, #0
 8004bec:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	7f1b      	ldrb	r3, [r3, #28]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d101      	bne.n	8004bfa <HAL_RTC_SetTime+0x1c>
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	e0aa      	b.n	8004d50 <HAL_RTC_SetTime+0x172>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2202      	movs	r2, #2
 8004c04:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d126      	bne.n	8004c5a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d102      	bne.n	8004c20 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	4618      	mov	r0, r3
 8004c26:	f000 fa3f 	bl	80050a8 <RTC_ByteToBcd2>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	785b      	ldrb	r3, [r3, #1]
 8004c32:	4618      	mov	r0, r3
 8004c34:	f000 fa38 	bl	80050a8 <RTC_ByteToBcd2>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004c3c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	789b      	ldrb	r3, [r3, #2]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f000 fa30 	bl	80050a8 <RTC_ByteToBcd2>
 8004c48:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004c4a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	78db      	ldrb	r3, [r3, #3]
 8004c52:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004c54:	4313      	orrs	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]
 8004c58:	e018      	b.n	8004c8c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d102      	bne.n	8004c6e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	785b      	ldrb	r3, [r3, #1]
 8004c78:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004c7a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004c80:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	78db      	ldrb	r3, [r3, #3]
 8004c86:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	22ca      	movs	r2, #202	; 0xca
 8004c92:	625a      	str	r2, [r3, #36]	; 0x24
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2253      	movs	r2, #83	; 0x53
 8004c9a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f000 f9d7 	bl	8005050 <RTC_EnterInitMode>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d00b      	beq.n	8004cc0 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	22ff      	movs	r2, #255	; 0xff
 8004cae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2204      	movs	r2, #4
 8004cb4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e047      	b.n	8004d50 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004cca:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004cce:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689a      	ldr	r2, [r3, #8]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004cde:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6899      	ldr	r1, [r3, #8]
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	68da      	ldr	r2, [r3, #12]
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68da      	ldr	r2, [r3, #12]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d06:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	f003 0320 	and.w	r3, r3, #32
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d111      	bne.n	8004d3a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 f972 	bl	8005000 <HAL_RTC_WaitForSynchro>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00b      	beq.n	8004d3a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	22ff      	movs	r2, #255	; 0xff
 8004d28:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2204      	movs	r2, #4
 8004d2e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2200      	movs	r2, #0
 8004d34:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e00a      	b.n	8004d50 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	22ff      	movs	r2, #255	; 0xff
 8004d40:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2201      	movs	r2, #1
 8004d46:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8004d4e:	2300      	movs	r3, #0
  }
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	371c      	adds	r7, #28
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd90      	pop	{r4, r7, pc}

08004d58 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004d64:	2300      	movs	r3, #0
 8004d66:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004d8a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004d8e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	0c1b      	lsrs	r3, r3, #16
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d9a:	b2da      	uxtb	r2, r3
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	0a1b      	lsrs	r3, r3, #8
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004db8:	b2da      	uxtb	r2, r3
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	0c1b      	lsrs	r3, r3, #16
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc8:	b2da      	uxtb	r2, r3
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d11a      	bne.n	8004e0a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f000 f983 	bl	80050e4 <RTC_Bcd2ToByte>
 8004dde:	4603      	mov	r3, r0
 8004de0:	461a      	mov	r2, r3
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	785b      	ldrb	r3, [r3, #1]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 f97a 	bl	80050e4 <RTC_Bcd2ToByte>
 8004df0:	4603      	mov	r3, r0
 8004df2:	461a      	mov	r2, r3
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	789b      	ldrb	r3, [r3, #2]
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f000 f971 	bl	80050e4 <RTC_Bcd2ToByte>
 8004e02:	4603      	mov	r3, r0
 8004e04:	461a      	mov	r2, r3
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004e0a:	2300      	movs	r3, #0
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3718      	adds	r7, #24
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004e14:	b590      	push	{r4, r7, lr}
 8004e16:	b087      	sub	sp, #28
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004e20:	2300      	movs	r3, #0
 8004e22:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	7f1b      	ldrb	r3, [r3, #28]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d101      	bne.n	8004e30 <HAL_RTC_SetDate+0x1c>
 8004e2c:	2302      	movs	r3, #2
 8004e2e:	e094      	b.n	8004f5a <HAL_RTC_SetDate+0x146>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2201      	movs	r2, #1
 8004e34:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2202      	movs	r2, #2
 8004e3a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10e      	bne.n	8004e60 <HAL_RTC_SetDate+0x4c>
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	785b      	ldrb	r3, [r3, #1]
 8004e46:	f003 0310 	and.w	r3, r3, #16
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d008      	beq.n	8004e60 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	785b      	ldrb	r3, [r3, #1]
 8004e52:	f023 0310 	bic.w	r3, r3, #16
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	330a      	adds	r3, #10
 8004e5a:	b2da      	uxtb	r2, r3
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d11c      	bne.n	8004ea0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	78db      	ldrb	r3, [r3, #3]
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 f91c 	bl	80050a8 <RTC_ByteToBcd2>
 8004e70:	4603      	mov	r3, r0
 8004e72:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	785b      	ldrb	r3, [r3, #1]
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f000 f915 	bl	80050a8 <RTC_ByteToBcd2>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004e82:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	789b      	ldrb	r3, [r3, #2]
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f000 f90d 	bl	80050a8 <RTC_ByteToBcd2>
 8004e8e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004e90:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	617b      	str	r3, [r7, #20]
 8004e9e:	e00e      	b.n	8004ebe <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	78db      	ldrb	r3, [r3, #3]
 8004ea4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	785b      	ldrb	r3, [r3, #1]
 8004eaa:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004eac:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004eb2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	22ca      	movs	r2, #202	; 0xca
 8004ec4:	625a      	str	r2, [r3, #36]	; 0x24
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2253      	movs	r2, #83	; 0x53
 8004ecc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f000 f8be 	bl	8005050 <RTC_EnterInitMode>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00b      	beq.n	8004ef2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	22ff      	movs	r2, #255	; 0xff
 8004ee0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2204      	movs	r2, #4
 8004ee6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e033      	b.n	8004f5a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004efc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004f00:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	68da      	ldr	r2, [r3, #12]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f10:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f003 0320 	and.w	r3, r3, #32
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d111      	bne.n	8004f44 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004f20:	68f8      	ldr	r0, [r7, #12]
 8004f22:	f000 f86d 	bl	8005000 <HAL_RTC_WaitForSynchro>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00b      	beq.n	8004f44 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	22ff      	movs	r2, #255	; 0xff
 8004f32:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2204      	movs	r2, #4
 8004f38:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e00a      	b.n	8004f5a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	22ff      	movs	r2, #255	; 0xff
 8004f4a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8004f58:	2300      	movs	r3, #0
  }
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	371c      	adds	r7, #28
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd90      	pop	{r4, r7, pc}

08004f62 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f62:	b580      	push	{r7, lr}
 8004f64:	b086      	sub	sp, #24
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	60f8      	str	r0, [r7, #12]
 8004f6a:	60b9      	str	r1, [r7, #8]
 8004f6c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004f7c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004f80:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	0c1b      	lsrs	r3, r3, #16
 8004f86:	b2da      	uxtb	r2, r3
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	0a1b      	lsrs	r3, r3, #8
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	f003 031f 	and.w	r3, r3, #31
 8004f96:	b2da      	uxtb	r2, r3
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fa4:	b2da      	uxtb	r2, r3
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	0b5b      	lsrs	r3, r3, #13
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	f003 0307 	and.w	r3, r3, #7
 8004fb4:	b2da      	uxtb	r2, r3
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d11a      	bne.n	8004ff6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	78db      	ldrb	r3, [r3, #3]
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f000 f88d 	bl	80050e4 <RTC_Bcd2ToByte>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	461a      	mov	r2, r3
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	785b      	ldrb	r3, [r3, #1]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f000 f884 	bl	80050e4 <RTC_Bcd2ToByte>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	461a      	mov	r2, r3
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	789b      	ldrb	r3, [r3, #2]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f000 f87b 	bl	80050e4 <RTC_Bcd2ToByte>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3718      	adds	r7, #24
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b084      	sub	sp, #16
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005008:	2300      	movs	r3, #0
 800500a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68da      	ldr	r2, [r3, #12]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800501a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800501c:	f7fe fc48 	bl	80038b0 <HAL_GetTick>
 8005020:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005022:	e009      	b.n	8005038 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005024:	f7fe fc44 	bl	80038b0 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005032:	d901      	bls.n	8005038 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e007      	b.n	8005048 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f003 0320 	and.w	r3, r3, #32
 8005042:	2b00      	cmp	r3, #0
 8005044:	d0ee      	beq.n	8005024 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005058:	2300      	movs	r3, #0
 800505a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005066:	2b00      	cmp	r3, #0
 8005068:	d119      	bne.n	800509e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f04f 32ff 	mov.w	r2, #4294967295
 8005072:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005074:	f7fe fc1c 	bl	80038b0 <HAL_GetTick>
 8005078:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800507a:	e009      	b.n	8005090 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800507c:	f7fe fc18 	bl	80038b0 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800508a:	d901      	bls.n	8005090 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e007      	b.n	80050a0 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800509a:	2b00      	cmp	r3, #0
 800509c:	d0ee      	beq.n	800507c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	4603      	mov	r3, r0
 80050b0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80050b2:	2300      	movs	r3, #0
 80050b4:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80050b6:	e005      	b.n	80050c4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	3301      	adds	r3, #1
 80050bc:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80050be:	79fb      	ldrb	r3, [r7, #7]
 80050c0:	3b0a      	subs	r3, #10
 80050c2:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80050c4:	79fb      	ldrb	r3, [r7, #7]
 80050c6:	2b09      	cmp	r3, #9
 80050c8:	d8f6      	bhi.n	80050b8 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	b2da      	uxtb	r2, r3
 80050d2:	79fb      	ldrb	r3, [r7, #7]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	b2db      	uxtb	r3, r3
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3714      	adds	r7, #20
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	4603      	mov	r3, r0
 80050ec:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80050ee:	2300      	movs	r3, #0
 80050f0:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80050f2:	79fb      	ldrb	r3, [r7, #7]
 80050f4:	091b      	lsrs	r3, r3, #4
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	461a      	mov	r2, r3
 80050fa:	4613      	mov	r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	4413      	add	r3, r2
 8005100:	005b      	lsls	r3, r3, #1
 8005102:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005104:	79fb      	ldrb	r3, [r7, #7]
 8005106:	f003 030f 	and.w	r3, r3, #15
 800510a:	b2da      	uxtb	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	b2db      	uxtb	r3, r3
 8005110:	4413      	add	r3, r2
 8005112:	b2db      	uxtb	r3, r3
}
 8005114:	4618      	mov	r0, r3
 8005116:	3714      	adds	r7, #20
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr

08005120 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005120:	b480      	push	{r7}
 8005122:	b085      	sub	sp, #20
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800512a:	2300      	movs	r3, #0
 800512c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	3350      	adds	r3, #80	; 0x50
 8005134:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	4413      	add	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
}
 8005144:	4618      	mov	r0, r3
 8005146:	3714      	adds	r7, #20
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e041      	b.n	80051e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d106      	bne.n	800517c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7fc ff10 	bl	8001f9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2202      	movs	r2, #2
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	3304      	adds	r3, #4
 800518c:	4619      	mov	r1, r3
 800518e:	4610      	mov	r0, r2
 8005190:	f000 fb9c 	bl	80058cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
	...

080051f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b01      	cmp	r3, #1
 8005202:	d001      	beq.n	8005208 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e03c      	b.n	8005282 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a1e      	ldr	r2, [pc, #120]	; (8005290 <HAL_TIM_Base_Start+0xa0>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d018      	beq.n	800524c <HAL_TIM_Base_Start+0x5c>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005222:	d013      	beq.n	800524c <HAL_TIM_Base_Start+0x5c>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a1a      	ldr	r2, [pc, #104]	; (8005294 <HAL_TIM_Base_Start+0xa4>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d00e      	beq.n	800524c <HAL_TIM_Base_Start+0x5c>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a19      	ldr	r2, [pc, #100]	; (8005298 <HAL_TIM_Base_Start+0xa8>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d009      	beq.n	800524c <HAL_TIM_Base_Start+0x5c>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a17      	ldr	r2, [pc, #92]	; (800529c <HAL_TIM_Base_Start+0xac>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d004      	beq.n	800524c <HAL_TIM_Base_Start+0x5c>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a16      	ldr	r2, [pc, #88]	; (80052a0 <HAL_TIM_Base_Start+0xb0>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d111      	bne.n	8005270 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f003 0307 	and.w	r3, r3, #7
 8005256:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2b06      	cmp	r3, #6
 800525c:	d010      	beq.n	8005280 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f042 0201 	orr.w	r2, r2, #1
 800526c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800526e:	e007      	b.n	8005280 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f042 0201 	orr.w	r2, r2, #1
 800527e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3714      	adds	r7, #20
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	40010000 	.word	0x40010000
 8005294:	40000400 	.word	0x40000400
 8005298:	40000800 	.word	0x40000800
 800529c:	40000c00 	.word	0x40000c00
 80052a0:	40014000 	.word	0x40014000

080052a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e041      	b.n	800533a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d106      	bne.n	80052d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f7fc fe44 	bl	8001f58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	3304      	adds	r3, #4
 80052e0:	4619      	mov	r1, r3
 80052e2:	4610      	mov	r0, r2
 80052e4:	f000 faf2 	bl	80058cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3708      	adds	r7, #8
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005342:	b580      	push	{r7, lr}
 8005344:	b082      	sub	sp, #8
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	691b      	ldr	r3, [r3, #16]
 8005350:	f003 0302 	and.w	r3, r3, #2
 8005354:	2b02      	cmp	r3, #2
 8005356:	d122      	bne.n	800539e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	f003 0302 	and.w	r3, r3, #2
 8005362:	2b02      	cmp	r3, #2
 8005364:	d11b      	bne.n	800539e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f06f 0202 	mvn.w	r2, #2
 800536e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	f003 0303 	and.w	r3, r3, #3
 8005380:	2b00      	cmp	r3, #0
 8005382:	d003      	beq.n	800538c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 fa82 	bl	800588e <HAL_TIM_IC_CaptureCallback>
 800538a:	e005      	b.n	8005398 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 fa74 	bl	800587a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 fa85 	bl	80058a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	f003 0304 	and.w	r3, r3, #4
 80053a8:	2b04      	cmp	r3, #4
 80053aa:	d122      	bne.n	80053f2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	f003 0304 	and.w	r3, r3, #4
 80053b6:	2b04      	cmp	r3, #4
 80053b8:	d11b      	bne.n	80053f2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f06f 0204 	mvn.w	r2, #4
 80053c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2202      	movs	r2, #2
 80053c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	699b      	ldr	r3, [r3, #24]
 80053d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d003      	beq.n	80053e0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 fa58 	bl	800588e <HAL_TIM_IC_CaptureCallback>
 80053de:	e005      	b.n	80053ec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 fa4a 	bl	800587a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 fa5b 	bl	80058a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	f003 0308 	and.w	r3, r3, #8
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d122      	bne.n	8005446 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	f003 0308 	and.w	r3, r3, #8
 800540a:	2b08      	cmp	r3, #8
 800540c:	d11b      	bne.n	8005446 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f06f 0208 	mvn.w	r2, #8
 8005416:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2204      	movs	r2, #4
 800541c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	69db      	ldr	r3, [r3, #28]
 8005424:	f003 0303 	and.w	r3, r3, #3
 8005428:	2b00      	cmp	r3, #0
 800542a:	d003      	beq.n	8005434 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 fa2e 	bl	800588e <HAL_TIM_IC_CaptureCallback>
 8005432:	e005      	b.n	8005440 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f000 fa20 	bl	800587a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fa31 	bl	80058a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	f003 0310 	and.w	r3, r3, #16
 8005450:	2b10      	cmp	r3, #16
 8005452:	d122      	bne.n	800549a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	f003 0310 	and.w	r3, r3, #16
 800545e:	2b10      	cmp	r3, #16
 8005460:	d11b      	bne.n	800549a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f06f 0210 	mvn.w	r2, #16
 800546a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2208      	movs	r2, #8
 8005470:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	69db      	ldr	r3, [r3, #28]
 8005478:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800547c:	2b00      	cmp	r3, #0
 800547e:	d003      	beq.n	8005488 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 fa04 	bl	800588e <HAL_TIM_IC_CaptureCallback>
 8005486:	e005      	b.n	8005494 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 f9f6 	bl	800587a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 fa07 	bl	80058a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	691b      	ldr	r3, [r3, #16]
 80054a0:	f003 0301 	and.w	r3, r3, #1
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d10e      	bne.n	80054c6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d107      	bne.n	80054c6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f06f 0201 	mvn.w	r2, #1
 80054be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 f9d0 	bl	8005866 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d0:	2b80      	cmp	r3, #128	; 0x80
 80054d2:	d10e      	bne.n	80054f2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054de:	2b80      	cmp	r3, #128	; 0x80
 80054e0:	d107      	bne.n	80054f2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fe09 	bl	8006104 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054fc:	2b40      	cmp	r3, #64	; 0x40
 80054fe:	d10e      	bne.n	800551e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800550a:	2b40      	cmp	r3, #64	; 0x40
 800550c:	d107      	bne.n	800551e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f000 f9cc 	bl	80058b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	f003 0320 	and.w	r3, r3, #32
 8005528:	2b20      	cmp	r3, #32
 800552a:	d10e      	bne.n	800554a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	f003 0320 	and.w	r3, r3, #32
 8005536:	2b20      	cmp	r3, #32
 8005538:	d107      	bne.n	800554a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f06f 0220 	mvn.w	r2, #32
 8005542:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 fdd3 	bl	80060f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800554a:	bf00      	nop
 800554c:	3708      	adds	r7, #8
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
	...

08005554 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005560:	2300      	movs	r3, #0
 8005562:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800556a:	2b01      	cmp	r3, #1
 800556c:	d101      	bne.n	8005572 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800556e:	2302      	movs	r3, #2
 8005570:	e0ae      	b.n	80056d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b0c      	cmp	r3, #12
 800557e:	f200 809f 	bhi.w	80056c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005582:	a201      	add	r2, pc, #4	; (adr r2, 8005588 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005588:	080055bd 	.word	0x080055bd
 800558c:	080056c1 	.word	0x080056c1
 8005590:	080056c1 	.word	0x080056c1
 8005594:	080056c1 	.word	0x080056c1
 8005598:	080055fd 	.word	0x080055fd
 800559c:	080056c1 	.word	0x080056c1
 80055a0:	080056c1 	.word	0x080056c1
 80055a4:	080056c1 	.word	0x080056c1
 80055a8:	0800563f 	.word	0x0800563f
 80055ac:	080056c1 	.word	0x080056c1
 80055b0:	080056c1 	.word	0x080056c1
 80055b4:	080056c1 	.word	0x080056c1
 80055b8:	0800567f 	.word	0x0800567f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68b9      	ldr	r1, [r7, #8]
 80055c2:	4618      	mov	r0, r3
 80055c4:	f000 fa02 	bl	80059cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	699a      	ldr	r2, [r3, #24]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f042 0208 	orr.w	r2, r2, #8
 80055d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	699a      	ldr	r2, [r3, #24]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f022 0204 	bic.w	r2, r2, #4
 80055e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6999      	ldr	r1, [r3, #24]
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	691a      	ldr	r2, [r3, #16]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	619a      	str	r2, [r3, #24]
      break;
 80055fa:	e064      	b.n	80056c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68b9      	ldr	r1, [r7, #8]
 8005602:	4618      	mov	r0, r3
 8005604:	f000 fa48 	bl	8005a98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699a      	ldr	r2, [r3, #24]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005616:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	699a      	ldr	r2, [r3, #24]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005626:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	6999      	ldr	r1, [r3, #24]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	021a      	lsls	r2, r3, #8
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	430a      	orrs	r2, r1
 800563a:	619a      	str	r2, [r3, #24]
      break;
 800563c:	e043      	b.n	80056c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68b9      	ldr	r1, [r7, #8]
 8005644:	4618      	mov	r0, r3
 8005646:	f000 fa93 	bl	8005b70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	69da      	ldr	r2, [r3, #28]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f042 0208 	orr.w	r2, r2, #8
 8005658:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	69da      	ldr	r2, [r3, #28]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f022 0204 	bic.w	r2, r2, #4
 8005668:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	69d9      	ldr	r1, [r3, #28]
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	691a      	ldr	r2, [r3, #16]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	430a      	orrs	r2, r1
 800567a:	61da      	str	r2, [r3, #28]
      break;
 800567c:	e023      	b.n	80056c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	68b9      	ldr	r1, [r7, #8]
 8005684:	4618      	mov	r0, r3
 8005686:	f000 fadd 	bl	8005c44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	69da      	ldr	r2, [r3, #28]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005698:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	69da      	ldr	r2, [r3, #28]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	69d9      	ldr	r1, [r3, #28]
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	691b      	ldr	r3, [r3, #16]
 80056b4:	021a      	lsls	r2, r3, #8
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	430a      	orrs	r2, r1
 80056bc:	61da      	str	r2, [r3, #28]
      break;
 80056be:	e002      	b.n	80056c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	75fb      	strb	r3, [r7, #23]
      break;
 80056c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80056ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3718      	adds	r7, #24
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056e2:	2300      	movs	r3, #0
 80056e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d101      	bne.n	80056f4 <HAL_TIM_ConfigClockSource+0x1c>
 80056f0:	2302      	movs	r3, #2
 80056f2:	e0b4      	b.n	800585e <HAL_TIM_ConfigClockSource+0x186>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2202      	movs	r2, #2
 8005700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005712:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800571a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68ba      	ldr	r2, [r7, #8]
 8005722:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800572c:	d03e      	beq.n	80057ac <HAL_TIM_ConfigClockSource+0xd4>
 800572e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005732:	f200 8087 	bhi.w	8005844 <HAL_TIM_ConfigClockSource+0x16c>
 8005736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800573a:	f000 8086 	beq.w	800584a <HAL_TIM_ConfigClockSource+0x172>
 800573e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005742:	d87f      	bhi.n	8005844 <HAL_TIM_ConfigClockSource+0x16c>
 8005744:	2b70      	cmp	r3, #112	; 0x70
 8005746:	d01a      	beq.n	800577e <HAL_TIM_ConfigClockSource+0xa6>
 8005748:	2b70      	cmp	r3, #112	; 0x70
 800574a:	d87b      	bhi.n	8005844 <HAL_TIM_ConfigClockSource+0x16c>
 800574c:	2b60      	cmp	r3, #96	; 0x60
 800574e:	d050      	beq.n	80057f2 <HAL_TIM_ConfigClockSource+0x11a>
 8005750:	2b60      	cmp	r3, #96	; 0x60
 8005752:	d877      	bhi.n	8005844 <HAL_TIM_ConfigClockSource+0x16c>
 8005754:	2b50      	cmp	r3, #80	; 0x50
 8005756:	d03c      	beq.n	80057d2 <HAL_TIM_ConfigClockSource+0xfa>
 8005758:	2b50      	cmp	r3, #80	; 0x50
 800575a:	d873      	bhi.n	8005844 <HAL_TIM_ConfigClockSource+0x16c>
 800575c:	2b40      	cmp	r3, #64	; 0x40
 800575e:	d058      	beq.n	8005812 <HAL_TIM_ConfigClockSource+0x13a>
 8005760:	2b40      	cmp	r3, #64	; 0x40
 8005762:	d86f      	bhi.n	8005844 <HAL_TIM_ConfigClockSource+0x16c>
 8005764:	2b30      	cmp	r3, #48	; 0x30
 8005766:	d064      	beq.n	8005832 <HAL_TIM_ConfigClockSource+0x15a>
 8005768:	2b30      	cmp	r3, #48	; 0x30
 800576a:	d86b      	bhi.n	8005844 <HAL_TIM_ConfigClockSource+0x16c>
 800576c:	2b20      	cmp	r3, #32
 800576e:	d060      	beq.n	8005832 <HAL_TIM_ConfigClockSource+0x15a>
 8005770:	2b20      	cmp	r3, #32
 8005772:	d867      	bhi.n	8005844 <HAL_TIM_ConfigClockSource+0x16c>
 8005774:	2b00      	cmp	r3, #0
 8005776:	d05c      	beq.n	8005832 <HAL_TIM_ConfigClockSource+0x15a>
 8005778:	2b10      	cmp	r3, #16
 800577a:	d05a      	beq.n	8005832 <HAL_TIM_ConfigClockSource+0x15a>
 800577c:	e062      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6818      	ldr	r0, [r3, #0]
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	6899      	ldr	r1, [r3, #8]
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	f000 fb23 	bl	8005dd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80057a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68ba      	ldr	r2, [r7, #8]
 80057a8:	609a      	str	r2, [r3, #8]
      break;
 80057aa:	e04f      	b.n	800584c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6818      	ldr	r0, [r3, #0]
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	6899      	ldr	r1, [r3, #8]
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	685a      	ldr	r2, [r3, #4]
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	f000 fb0c 	bl	8005dd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	689a      	ldr	r2, [r3, #8]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057ce:	609a      	str	r2, [r3, #8]
      break;
 80057d0:	e03c      	b.n	800584c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6818      	ldr	r0, [r3, #0]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	6859      	ldr	r1, [r3, #4]
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	461a      	mov	r2, r3
 80057e0:	f000 fa80 	bl	8005ce4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2150      	movs	r1, #80	; 0x50
 80057ea:	4618      	mov	r0, r3
 80057ec:	f000 fad9 	bl	8005da2 <TIM_ITRx_SetConfig>
      break;
 80057f0:	e02c      	b.n	800584c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6818      	ldr	r0, [r3, #0]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	6859      	ldr	r1, [r3, #4]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	461a      	mov	r2, r3
 8005800:	f000 fa9f 	bl	8005d42 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2160      	movs	r1, #96	; 0x60
 800580a:	4618      	mov	r0, r3
 800580c:	f000 fac9 	bl	8005da2 <TIM_ITRx_SetConfig>
      break;
 8005810:	e01c      	b.n	800584c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6818      	ldr	r0, [r3, #0]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	6859      	ldr	r1, [r3, #4]
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	461a      	mov	r2, r3
 8005820:	f000 fa60 	bl	8005ce4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2140      	movs	r1, #64	; 0x40
 800582a:	4618      	mov	r0, r3
 800582c:	f000 fab9 	bl	8005da2 <TIM_ITRx_SetConfig>
      break;
 8005830:	e00c      	b.n	800584c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4619      	mov	r1, r3
 800583c:	4610      	mov	r0, r2
 800583e:	f000 fab0 	bl	8005da2 <TIM_ITRx_SetConfig>
      break;
 8005842:	e003      	b.n	800584c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	73fb      	strb	r3, [r7, #15]
      break;
 8005848:	e000      	b.n	800584c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800584a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800585c:	7bfb      	ldrb	r3, [r7, #15]
}
 800585e:	4618      	mov	r0, r3
 8005860:	3710      	adds	r7, #16
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005866:	b480      	push	{r7}
 8005868:	b083      	sub	sp, #12
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800586e:	bf00      	nop
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr

0800587a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800587a:	b480      	push	{r7}
 800587c:	b083      	sub	sp, #12
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005882:	bf00      	nop
 8005884:	370c      	adds	r7, #12
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800588e:	b480      	push	{r7}
 8005890:	b083      	sub	sp, #12
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005896:	bf00      	nop
 8005898:	370c      	adds	r7, #12
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr

080058a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058a2:	b480      	push	{r7}
 80058a4:	b083      	sub	sp, #12
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058aa:	bf00      	nop
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr

080058b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058b6:	b480      	push	{r7}
 80058b8:	b083      	sub	sp, #12
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058be:	bf00      	nop
 80058c0:	370c      	adds	r7, #12
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
	...

080058cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a34      	ldr	r2, [pc, #208]	; (80059b0 <TIM_Base_SetConfig+0xe4>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d00f      	beq.n	8005904 <TIM_Base_SetConfig+0x38>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ea:	d00b      	beq.n	8005904 <TIM_Base_SetConfig+0x38>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a31      	ldr	r2, [pc, #196]	; (80059b4 <TIM_Base_SetConfig+0xe8>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d007      	beq.n	8005904 <TIM_Base_SetConfig+0x38>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a30      	ldr	r2, [pc, #192]	; (80059b8 <TIM_Base_SetConfig+0xec>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d003      	beq.n	8005904 <TIM_Base_SetConfig+0x38>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a2f      	ldr	r2, [pc, #188]	; (80059bc <TIM_Base_SetConfig+0xf0>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d108      	bne.n	8005916 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800590a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	4313      	orrs	r3, r2
 8005914:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a25      	ldr	r2, [pc, #148]	; (80059b0 <TIM_Base_SetConfig+0xe4>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d01b      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005924:	d017      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a22      	ldr	r2, [pc, #136]	; (80059b4 <TIM_Base_SetConfig+0xe8>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d013      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a21      	ldr	r2, [pc, #132]	; (80059b8 <TIM_Base_SetConfig+0xec>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d00f      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a20      	ldr	r2, [pc, #128]	; (80059bc <TIM_Base_SetConfig+0xf0>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d00b      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a1f      	ldr	r2, [pc, #124]	; (80059c0 <TIM_Base_SetConfig+0xf4>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d007      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a1e      	ldr	r2, [pc, #120]	; (80059c4 <TIM_Base_SetConfig+0xf8>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d003      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a1d      	ldr	r2, [pc, #116]	; (80059c8 <TIM_Base_SetConfig+0xfc>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d108      	bne.n	8005968 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800595c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	4313      	orrs	r3, r2
 8005966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	4313      	orrs	r3, r2
 8005974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a08      	ldr	r2, [pc, #32]	; (80059b0 <TIM_Base_SetConfig+0xe4>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d103      	bne.n	800599c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	691a      	ldr	r2, [r3, #16]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	615a      	str	r2, [r3, #20]
}
 80059a2:	bf00      	nop
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	40010000 	.word	0x40010000
 80059b4:	40000400 	.word	0x40000400
 80059b8:	40000800 	.word	0x40000800
 80059bc:	40000c00 	.word	0x40000c00
 80059c0:	40014000 	.word	0x40014000
 80059c4:	40014400 	.word	0x40014400
 80059c8:	40014800 	.word	0x40014800

080059cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b087      	sub	sp, #28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	f023 0201 	bic.w	r2, r3, #1
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f023 0303 	bic.w	r3, r3, #3
 8005a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	f023 0302 	bic.w	r3, r3, #2
 8005a14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a1c      	ldr	r2, [pc, #112]	; (8005a94 <TIM_OC1_SetConfig+0xc8>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d10c      	bne.n	8005a42 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	f023 0308 	bic.w	r3, r3, #8
 8005a2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	f023 0304 	bic.w	r3, r3, #4
 8005a40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a13      	ldr	r2, [pc, #76]	; (8005a94 <TIM_OC1_SetConfig+0xc8>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d111      	bne.n	8005a6e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	693a      	ldr	r2, [r7, #16]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	685a      	ldr	r2, [r3, #4]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	621a      	str	r2, [r3, #32]
}
 8005a88:	bf00      	nop
 8005a8a:	371c      	adds	r7, #28
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr
 8005a94:	40010000 	.word	0x40010000

08005a98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b087      	sub	sp, #28
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a1b      	ldr	r3, [r3, #32]
 8005aa6:	f023 0210 	bic.w	r2, r3, #16
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a1b      	ldr	r3, [r3, #32]
 8005ab2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	021b      	lsls	r3, r3, #8
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	f023 0320 	bic.w	r3, r3, #32
 8005ae2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	011b      	lsls	r3, r3, #4
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a1e      	ldr	r2, [pc, #120]	; (8005b6c <TIM_OC2_SetConfig+0xd4>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d10d      	bne.n	8005b14 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005afe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	011b      	lsls	r3, r3, #4
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a15      	ldr	r2, [pc, #84]	; (8005b6c <TIM_OC2_SetConfig+0xd4>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d113      	bne.n	8005b44 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	695b      	ldr	r3, [r3, #20]
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	693a      	ldr	r2, [r7, #16]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	699b      	ldr	r3, [r3, #24]
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	621a      	str	r2, [r3, #32]
}
 8005b5e:	bf00      	nop
 8005b60:	371c      	adds	r7, #28
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr
 8005b6a:	bf00      	nop
 8005b6c:	40010000 	.word	0x40010000

08005b70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	69db      	ldr	r3, [r3, #28]
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0303 	bic.w	r3, r3, #3
 8005ba6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	021b      	lsls	r3, r3, #8
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a1d      	ldr	r2, [pc, #116]	; (8005c40 <TIM_OC3_SetConfig+0xd0>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d10d      	bne.n	8005bea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	021b      	lsls	r3, r3, #8
 8005bdc:	697a      	ldr	r2, [r7, #20]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005be8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a14      	ldr	r2, [pc, #80]	; (8005c40 <TIM_OC3_SetConfig+0xd0>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d113      	bne.n	8005c1a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	011b      	lsls	r3, r3, #4
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	011b      	lsls	r3, r3, #4
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	693a      	ldr	r2, [r7, #16]
 8005c1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	685a      	ldr	r2, [r3, #4]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	697a      	ldr	r2, [r7, #20]
 8005c32:	621a      	str	r2, [r3, #32]
}
 8005c34:	bf00      	nop
 8005c36:	371c      	adds	r7, #28
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr
 8005c40:	40010000 	.word	0x40010000

08005c44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b087      	sub	sp, #28
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a1b      	ldr	r3, [r3, #32]
 8005c52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	021b      	lsls	r3, r3, #8
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	031b      	lsls	r3, r3, #12
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a10      	ldr	r2, [pc, #64]	; (8005ce0 <TIM_OC4_SetConfig+0x9c>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d109      	bne.n	8005cb8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005caa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	019b      	lsls	r3, r3, #6
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	697a      	ldr	r2, [r7, #20]
 8005cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	693a      	ldr	r2, [r7, #16]
 8005cd0:	621a      	str	r2, [r3, #32]
}
 8005cd2:	bf00      	nop
 8005cd4:	371c      	adds	r7, #28
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop
 8005ce0:	40010000 	.word	0x40010000

08005ce4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b087      	sub	sp, #28
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6a1b      	ldr	r3, [r3, #32]
 8005cf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	f023 0201 	bic.w	r2, r3, #1
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	699b      	ldr	r3, [r3, #24]
 8005d06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	011b      	lsls	r3, r3, #4
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f023 030a 	bic.w	r3, r3, #10
 8005d20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d22:	697a      	ldr	r2, [r7, #20]
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	621a      	str	r2, [r3, #32]
}
 8005d36:	bf00      	nop
 8005d38:	371c      	adds	r7, #28
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr

08005d42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d42:	b480      	push	{r7}
 8005d44:	b087      	sub	sp, #28
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	60f8      	str	r0, [r7, #12]
 8005d4a:	60b9      	str	r1, [r7, #8]
 8005d4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	f023 0210 	bic.w	r2, r3, #16
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6a1b      	ldr	r3, [r3, #32]
 8005d64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	031b      	lsls	r3, r3, #12
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	011b      	lsls	r3, r3, #4
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	621a      	str	r2, [r3, #32]
}
 8005d96:	bf00      	nop
 8005d98:	371c      	adds	r7, #28
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr

08005da2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005da2:	b480      	push	{r7}
 8005da4:	b085      	sub	sp, #20
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
 8005daa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005db8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dba:	683a      	ldr	r2, [r7, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	f043 0307 	orr.w	r3, r3, #7
 8005dc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68fa      	ldr	r2, [r7, #12]
 8005dca:	609a      	str	r2, [r3, #8]
}
 8005dcc:	bf00      	nop
 8005dce:	3714      	adds	r7, #20
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b087      	sub	sp, #28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
 8005de4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005df2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	021a      	lsls	r2, r3, #8
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	431a      	orrs	r2, r3
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	697a      	ldr	r2, [r7, #20]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	697a      	ldr	r2, [r7, #20]
 8005e0a:	609a      	str	r2, [r3, #8]
}
 8005e0c:	bf00      	nop
 8005e0e:	371c      	adds	r7, #28
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d109      	bne.n	8005e3c <HAL_TIMEx_PWMN_Start+0x24>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	bf14      	ite	ne
 8005e34:	2301      	movne	r3, #1
 8005e36:	2300      	moveq	r3, #0
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	e022      	b.n	8005e82 <HAL_TIMEx_PWMN_Start+0x6a>
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	2b04      	cmp	r3, #4
 8005e40:	d109      	bne.n	8005e56 <HAL_TIMEx_PWMN_Start+0x3e>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	bf14      	ite	ne
 8005e4e:	2301      	movne	r3, #1
 8005e50:	2300      	moveq	r3, #0
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	e015      	b.n	8005e82 <HAL_TIMEx_PWMN_Start+0x6a>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d109      	bne.n	8005e70 <HAL_TIMEx_PWMN_Start+0x58>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	bf14      	ite	ne
 8005e68:	2301      	movne	r3, #1
 8005e6a:	2300      	moveq	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	e008      	b.n	8005e82 <HAL_TIMEx_PWMN_Start+0x6a>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	bf14      	ite	ne
 8005e7c:	2301      	movne	r3, #1
 8005e7e:	2300      	moveq	r3, #0
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d001      	beq.n	8005e8a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e063      	b.n	8005f52 <HAL_TIMEx_PWMN_Start+0x13a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d104      	bne.n	8005e9a <HAL_TIMEx_PWMN_Start+0x82>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2202      	movs	r2, #2
 8005e94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e98:	e013      	b.n	8005ec2 <HAL_TIMEx_PWMN_Start+0xaa>
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	2b04      	cmp	r3, #4
 8005e9e:	d104      	bne.n	8005eaa <HAL_TIMEx_PWMN_Start+0x92>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2202      	movs	r2, #2
 8005ea4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ea8:	e00b      	b.n	8005ec2 <HAL_TIMEx_PWMN_Start+0xaa>
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	d104      	bne.n	8005eba <HAL_TIMEx_PWMN_Start+0xa2>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2202      	movs	r2, #2
 8005eb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005eb8:	e003      	b.n	8005ec2 <HAL_TIMEx_PWMN_Start+0xaa>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2202      	movs	r2, #2
 8005ebe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2204      	movs	r2, #4
 8005ec8:	6839      	ldr	r1, [r7, #0]
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f000 f924 	bl	8006118 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ede:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a1d      	ldr	r2, [pc, #116]	; (8005f5c <HAL_TIMEx_PWMN_Start+0x144>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d018      	beq.n	8005f1c <HAL_TIMEx_PWMN_Start+0x104>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ef2:	d013      	beq.n	8005f1c <HAL_TIMEx_PWMN_Start+0x104>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a19      	ldr	r2, [pc, #100]	; (8005f60 <HAL_TIMEx_PWMN_Start+0x148>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d00e      	beq.n	8005f1c <HAL_TIMEx_PWMN_Start+0x104>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a18      	ldr	r2, [pc, #96]	; (8005f64 <HAL_TIMEx_PWMN_Start+0x14c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d009      	beq.n	8005f1c <HAL_TIMEx_PWMN_Start+0x104>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a16      	ldr	r2, [pc, #88]	; (8005f68 <HAL_TIMEx_PWMN_Start+0x150>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d004      	beq.n	8005f1c <HAL_TIMEx_PWMN_Start+0x104>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a15      	ldr	r2, [pc, #84]	; (8005f6c <HAL_TIMEx_PWMN_Start+0x154>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d111      	bne.n	8005f40 <HAL_TIMEx_PWMN_Start+0x128>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	f003 0307 	and.w	r3, r3, #7
 8005f26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2b06      	cmp	r3, #6
 8005f2c:	d010      	beq.n	8005f50 <HAL_TIMEx_PWMN_Start+0x138>
    {
      __HAL_TIM_ENABLE(htim);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f042 0201 	orr.w	r2, r2, #1
 8005f3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f3e:	e007      	b.n	8005f50 <HAL_TIMEx_PWMN_Start+0x138>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f042 0201 	orr.w	r2, r2, #1
 8005f4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	40010000 	.word	0x40010000
 8005f60:	40000400 	.word	0x40000400
 8005f64:	40000800 	.word	0x40000800
 8005f68:	40000c00 	.word	0x40000c00
 8005f6c:	40014000 	.word	0x40014000

08005f70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b085      	sub	sp, #20
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d101      	bne.n	8005f88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f84:	2302      	movs	r3, #2
 8005f86:	e050      	b.n	800602a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2202      	movs	r2, #2
 8005f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68fa      	ldr	r2, [r7, #12]
 8005fc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a1c      	ldr	r2, [pc, #112]	; (8006038 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d018      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fd4:	d013      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a18      	ldr	r2, [pc, #96]	; (800603c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d00e      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a16      	ldr	r2, [pc, #88]	; (8006040 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d009      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a15      	ldr	r2, [pc, #84]	; (8006044 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d004      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a13      	ldr	r2, [pc, #76]	; (8006048 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d10c      	bne.n	8006018 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006004:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	4313      	orrs	r3, r2
 800600e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68ba      	ldr	r2, [r7, #8]
 8006016:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3714      	adds	r7, #20
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	40010000 	.word	0x40010000
 800603c:	40000400 	.word	0x40000400
 8006040:	40000800 	.word	0x40000800
 8006044:	40000c00 	.word	0x40000c00
 8006048:	40014000 	.word	0x40014000

0800604c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800604c:	b480      	push	{r7}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006056:	2300      	movs	r3, #0
 8006058:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006060:	2b01      	cmp	r3, #1
 8006062:	d101      	bne.n	8006068 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006064:	2302      	movs	r3, #2
 8006066:	e03d      	b.n	80060e4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	4313      	orrs	r3, r2
 800607c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	4313      	orrs	r3, r2
 800608a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	4313      	orrs	r3, r2
 8006098:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	695b      	ldr	r3, [r3, #20]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	69db      	ldr	r3, [r3, #28]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3714      	adds	r7, #20
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060f8:	bf00      	nop
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006118:	b480      	push	{r7}
 800611a:	b087      	sub	sp, #28
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	f003 031f 	and.w	r3, r3, #31
 800612a:	2204      	movs	r2, #4
 800612c:	fa02 f303 	lsl.w	r3, r2, r3
 8006130:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6a1a      	ldr	r2, [r3, #32]
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	43db      	mvns	r3, r3
 800613a:	401a      	ands	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6a1a      	ldr	r2, [r3, #32]
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f003 031f 	and.w	r3, r3, #31
 800614a:	6879      	ldr	r1, [r7, #4]
 800614c:	fa01 f303 	lsl.w	r3, r1, r3
 8006150:	431a      	orrs	r2, r3
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	621a      	str	r2, [r3, #32]
}
 8006156:	bf00      	nop
 8006158:	371c      	adds	r7, #28
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr

08006162 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006162:	b580      	push	{r7, lr}
 8006164:	b082      	sub	sp, #8
 8006166:	af00      	add	r7, sp, #0
 8006168:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d101      	bne.n	8006174 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e03f      	b.n	80061f4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	d106      	bne.n	800618e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f7fb ff91 	bl	80020b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2224      	movs	r2, #36	; 0x24
 8006192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	68da      	ldr	r2, [r3, #12]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061a4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 fe7c 	bl	8006ea4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	691a      	ldr	r2, [r3, #16]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061ba:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	695a      	ldr	r2, [r3, #20]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061ca:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061da:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2220      	movs	r2, #32
 80061ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3708      	adds	r7, #8
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b08a      	sub	sp, #40	; 0x28
 8006200:	af02      	add	r7, sp, #8
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800620c:	2300      	movs	r3, #0
 800620e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006216:	b2db      	uxtb	r3, r3
 8006218:	2b20      	cmp	r3, #32
 800621a:	d17c      	bne.n	8006316 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d002      	beq.n	8006228 <HAL_UART_Transmit+0x2c>
 8006222:	88fb      	ldrh	r3, [r7, #6]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d101      	bne.n	800622c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	e075      	b.n	8006318 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006232:	2b01      	cmp	r3, #1
 8006234:	d101      	bne.n	800623a <HAL_UART_Transmit+0x3e>
 8006236:	2302      	movs	r3, #2
 8006238:	e06e      	b.n	8006318 <HAL_UART_Transmit+0x11c>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2201      	movs	r2, #1
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2200      	movs	r2, #0
 8006246:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2221      	movs	r2, #33	; 0x21
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006250:	f7fd fb2e 	bl	80038b0 <HAL_GetTick>
 8006254:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	88fa      	ldrh	r2, [r7, #6]
 800625a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	88fa      	ldrh	r2, [r7, #6]
 8006260:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800626a:	d108      	bne.n	800627e <HAL_UART_Transmit+0x82>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	691b      	ldr	r3, [r3, #16]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d104      	bne.n	800627e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006274:	2300      	movs	r3, #0
 8006276:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	61bb      	str	r3, [r7, #24]
 800627c:	e003      	b.n	8006286 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006282:	2300      	movs	r3, #0
 8006284:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800628e:	e02a      	b.n	80062e6 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	9300      	str	r3, [sp, #0]
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	2200      	movs	r2, #0
 8006298:	2180      	movs	r1, #128	; 0x80
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f000 fbc0 	bl	8006a20 <UART_WaitOnFlagUntilTimeout>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d001      	beq.n	80062aa <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e036      	b.n	8006318 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d10b      	bne.n	80062c8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	881b      	ldrh	r3, [r3, #0]
 80062b4:	461a      	mov	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062be:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	3302      	adds	r3, #2
 80062c4:	61bb      	str	r3, [r7, #24]
 80062c6:	e007      	b.n	80062d8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	781a      	ldrb	r2, [r3, #0]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	3301      	adds	r3, #1
 80062d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062dc:	b29b      	uxth	r3, r3
 80062de:	3b01      	subs	r3, #1
 80062e0:	b29a      	uxth	r2, r3
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d1cf      	bne.n	8006290 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	9300      	str	r3, [sp, #0]
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	2200      	movs	r2, #0
 80062f8:	2140      	movs	r1, #64	; 0x40
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f000 fb90 	bl	8006a20 <UART_WaitOnFlagUntilTimeout>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d001      	beq.n	800630a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e006      	b.n	8006318 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2220      	movs	r2, #32
 800630e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006312:	2300      	movs	r3, #0
 8006314:	e000      	b.n	8006318 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006316:	2302      	movs	r3, #2
  }
}
 8006318:	4618      	mov	r0, r3
 800631a:	3720      	adds	r7, #32
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b08a      	sub	sp, #40	; 0x28
 8006324:	af02      	add	r7, sp, #8
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	603b      	str	r3, [r7, #0]
 800632c:	4613      	mov	r3, r2
 800632e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006330:	2300      	movs	r3, #0
 8006332:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800633a:	b2db      	uxtb	r3, r3
 800633c:	2b20      	cmp	r3, #32
 800633e:	f040 808c 	bne.w	800645a <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d002      	beq.n	800634e <HAL_UART_Receive+0x2e>
 8006348:	88fb      	ldrh	r3, [r7, #6]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d101      	bne.n	8006352 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e084      	b.n	800645c <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006358:	2b01      	cmp	r3, #1
 800635a:	d101      	bne.n	8006360 <HAL_UART_Receive+0x40>
 800635c:	2302      	movs	r3, #2
 800635e:	e07d      	b.n	800645c <HAL_UART_Receive+0x13c>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2222      	movs	r2, #34	; 0x22
 8006372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800637c:	f7fd fa98 	bl	80038b0 <HAL_GetTick>
 8006380:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	88fa      	ldrh	r2, [r7, #6]
 8006386:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	88fa      	ldrh	r2, [r7, #6]
 800638c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006396:	d108      	bne.n	80063aa <HAL_UART_Receive+0x8a>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	691b      	ldr	r3, [r3, #16]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d104      	bne.n	80063aa <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80063a0:	2300      	movs	r3, #0
 80063a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	61bb      	str	r3, [r7, #24]
 80063a8:	e003      	b.n	80063b2 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80063ae:	2300      	movs	r3, #0
 80063b0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80063ba:	e043      	b.n	8006444 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	2200      	movs	r2, #0
 80063c4:	2120      	movs	r1, #32
 80063c6:	68f8      	ldr	r0, [r7, #12]
 80063c8:	f000 fb2a 	bl	8006a20 <UART_WaitOnFlagUntilTimeout>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d001      	beq.n	80063d6 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80063d2:	2303      	movs	r3, #3
 80063d4:	e042      	b.n	800645c <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10c      	bne.n	80063f6 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	3302      	adds	r3, #2
 80063f2:	61bb      	str	r3, [r7, #24]
 80063f4:	e01f      	b.n	8006436 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063fe:	d007      	beq.n	8006410 <HAL_UART_Receive+0xf0>
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d10a      	bne.n	800641e <HAL_UART_Receive+0xfe>
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d106      	bne.n	800641e <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	b2da      	uxtb	r2, r3
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	701a      	strb	r2, [r3, #0]
 800641c:	e008      	b.n	8006430 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	b2db      	uxtb	r3, r3
 8006426:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800642a:	b2da      	uxtb	r2, r3
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	3301      	adds	r3, #1
 8006434:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800643a:	b29b      	uxth	r3, r3
 800643c:	3b01      	subs	r3, #1
 800643e:	b29a      	uxth	r2, r3
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006448:	b29b      	uxth	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1b6      	bne.n	80063bc <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2220      	movs	r2, #32
 8006452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8006456:	2300      	movs	r3, #0
 8006458:	e000      	b.n	800645c <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800645a:	2302      	movs	r3, #2
  }
}
 800645c:	4618      	mov	r0, r3
 800645e:	3720      	adds	r7, #32
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}

08006464 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	60f8      	str	r0, [r7, #12]
 800646c:	60b9      	str	r1, [r7, #8]
 800646e:	4613      	mov	r3, r2
 8006470:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006478:	b2db      	uxtb	r3, r3
 800647a:	2b20      	cmp	r3, #32
 800647c:	d11d      	bne.n	80064ba <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d002      	beq.n	800648a <HAL_UART_Receive_IT+0x26>
 8006484:	88fb      	ldrh	r3, [r7, #6]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d101      	bne.n	800648e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	e016      	b.n	80064bc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006494:	2b01      	cmp	r3, #1
 8006496:	d101      	bne.n	800649c <HAL_UART_Receive_IT+0x38>
 8006498:	2302      	movs	r3, #2
 800649a:	e00f      	b.n	80064bc <HAL_UART_Receive_IT+0x58>
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80064aa:	88fb      	ldrh	r3, [r7, #6]
 80064ac:	461a      	mov	r2, r3
 80064ae:	68b9      	ldr	r1, [r7, #8]
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	f000 fb23 	bl	8006afc <UART_Start_Receive_IT>
 80064b6:	4603      	mov	r3, r0
 80064b8:	e000      	b.n	80064bc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80064ba:	2302      	movs	r3, #2
  }
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b0ba      	sub	sp, #232	; 0xe8
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80064ea:	2300      	movs	r3, #0
 80064ec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80064f0:	2300      	movs	r3, #0
 80064f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80064f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064fa:	f003 030f 	and.w	r3, r3, #15
 80064fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006502:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006506:	2b00      	cmp	r3, #0
 8006508:	d10f      	bne.n	800652a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800650a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800650e:	f003 0320 	and.w	r3, r3, #32
 8006512:	2b00      	cmp	r3, #0
 8006514:	d009      	beq.n	800652a <HAL_UART_IRQHandler+0x66>
 8006516:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800651a:	f003 0320 	and.w	r3, r3, #32
 800651e:	2b00      	cmp	r3, #0
 8006520:	d003      	beq.n	800652a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 fc03 	bl	8006d2e <UART_Receive_IT>
      return;
 8006528:	e256      	b.n	80069d8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800652a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800652e:	2b00      	cmp	r3, #0
 8006530:	f000 80de 	beq.w	80066f0 <HAL_UART_IRQHandler+0x22c>
 8006534:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006538:	f003 0301 	and.w	r3, r3, #1
 800653c:	2b00      	cmp	r3, #0
 800653e:	d106      	bne.n	800654e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006544:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006548:	2b00      	cmp	r3, #0
 800654a:	f000 80d1 	beq.w	80066f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800654e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006552:	f003 0301 	and.w	r3, r3, #1
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00b      	beq.n	8006572 <HAL_UART_IRQHandler+0xae>
 800655a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800655e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006562:	2b00      	cmp	r3, #0
 8006564:	d005      	beq.n	8006572 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656a:	f043 0201 	orr.w	r2, r3, #1
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006576:	f003 0304 	and.w	r3, r3, #4
 800657a:	2b00      	cmp	r3, #0
 800657c:	d00b      	beq.n	8006596 <HAL_UART_IRQHandler+0xd2>
 800657e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	d005      	beq.n	8006596 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658e:	f043 0202 	orr.w	r2, r3, #2
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800659a:	f003 0302 	and.w	r3, r3, #2
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00b      	beq.n	80065ba <HAL_UART_IRQHandler+0xf6>
 80065a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065a6:	f003 0301 	and.w	r3, r3, #1
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d005      	beq.n	80065ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b2:	f043 0204 	orr.w	r2, r3, #4
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80065ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065be:	f003 0308 	and.w	r3, r3, #8
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d011      	beq.n	80065ea <HAL_UART_IRQHandler+0x126>
 80065c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065ca:	f003 0320 	and.w	r3, r3, #32
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d105      	bne.n	80065de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80065d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065d6:	f003 0301 	and.w	r3, r3, #1
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d005      	beq.n	80065ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e2:	f043 0208 	orr.w	r2, r3, #8
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	f000 81ed 	beq.w	80069ce <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065f8:	f003 0320 	and.w	r3, r3, #32
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d008      	beq.n	8006612 <HAL_UART_IRQHandler+0x14e>
 8006600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006604:	f003 0320 	and.w	r3, r3, #32
 8006608:	2b00      	cmp	r3, #0
 800660a:	d002      	beq.n	8006612 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f000 fb8e 	bl	8006d2e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	695b      	ldr	r3, [r3, #20]
 8006618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800661c:	2b40      	cmp	r3, #64	; 0x40
 800661e:	bf0c      	ite	eq
 8006620:	2301      	moveq	r3, #1
 8006622:	2300      	movne	r3, #0
 8006624:	b2db      	uxtb	r3, r3
 8006626:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662e:	f003 0308 	and.w	r3, r3, #8
 8006632:	2b00      	cmp	r3, #0
 8006634:	d103      	bne.n	800663e <HAL_UART_IRQHandler+0x17a>
 8006636:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800663a:	2b00      	cmp	r3, #0
 800663c:	d04f      	beq.n	80066de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 fa96 	bl	8006b70 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	695b      	ldr	r3, [r3, #20]
 800664a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800664e:	2b40      	cmp	r3, #64	; 0x40
 8006650:	d141      	bne.n	80066d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	3314      	adds	r3, #20
 8006658:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006660:	e853 3f00 	ldrex	r3, [r3]
 8006664:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006668:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800666c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006670:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	3314      	adds	r3, #20
 800667a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800667e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006682:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006686:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800668a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800668e:	e841 2300 	strex	r3, r2, [r1]
 8006692:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006696:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1d9      	bne.n	8006652 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d013      	beq.n	80066ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066aa:	4a7d      	ldr	r2, [pc, #500]	; (80068a0 <HAL_UART_IRQHandler+0x3dc>)
 80066ac:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b2:	4618      	mov	r0, r3
 80066b4:	f7fd faad 	bl	8003c12 <HAL_DMA_Abort_IT>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d016      	beq.n	80066ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80066c8:	4610      	mov	r0, r2
 80066ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066cc:	e00e      	b.n	80066ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f990 	bl	80069f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066d4:	e00a      	b.n	80066ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 f98c 	bl	80069f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066dc:	e006      	b.n	80066ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 f988 	bl	80069f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80066ea:	e170      	b.n	80069ce <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ec:	bf00      	nop
    return;
 80066ee:	e16e      	b.n	80069ce <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	f040 814a 	bne.w	800698e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80066fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066fe:	f003 0310 	and.w	r3, r3, #16
 8006702:	2b00      	cmp	r3, #0
 8006704:	f000 8143 	beq.w	800698e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800670c:	f003 0310 	and.w	r3, r3, #16
 8006710:	2b00      	cmp	r3, #0
 8006712:	f000 813c 	beq.w	800698e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006716:	2300      	movs	r3, #0
 8006718:	60bb      	str	r3, [r7, #8]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	60bb      	str	r3, [r7, #8]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	60bb      	str	r3, [r7, #8]
 800672a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	695b      	ldr	r3, [r3, #20]
 8006732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006736:	2b40      	cmp	r3, #64	; 0x40
 8006738:	f040 80b4 	bne.w	80068a4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006748:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 8140 	beq.w	80069d2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006756:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800675a:	429a      	cmp	r2, r3
 800675c:	f080 8139 	bcs.w	80069d2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006766:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800676c:	69db      	ldr	r3, [r3, #28]
 800676e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006772:	f000 8088 	beq.w	8006886 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	330c      	adds	r3, #12
 800677c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006780:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006784:	e853 3f00 	ldrex	r3, [r3]
 8006788:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800678c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006790:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006794:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	330c      	adds	r3, #12
 800679e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80067a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80067a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80067ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80067b2:	e841 2300 	strex	r3, r2, [r1]
 80067b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80067ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1d9      	bne.n	8006776 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	3314      	adds	r3, #20
 80067c8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067cc:	e853 3f00 	ldrex	r3, [r3]
 80067d0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80067d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80067d4:	f023 0301 	bic.w	r3, r3, #1
 80067d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	3314      	adds	r3, #20
 80067e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80067e6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80067ea:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ec:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80067ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80067f2:	e841 2300 	strex	r3, r2, [r1]
 80067f6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80067f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1e1      	bne.n	80067c2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3314      	adds	r3, #20
 8006804:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006806:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006808:	e853 3f00 	ldrex	r3, [r3]
 800680c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800680e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006810:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006814:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3314      	adds	r3, #20
 800681e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006822:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006824:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006826:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006828:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800682a:	e841 2300 	strex	r3, r2, [r1]
 800682e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006830:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1e3      	bne.n	80067fe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2220      	movs	r2, #32
 800683a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	330c      	adds	r3, #12
 800684a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800684e:	e853 3f00 	ldrex	r3, [r3]
 8006852:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006854:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006856:	f023 0310 	bic.w	r3, r3, #16
 800685a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	330c      	adds	r3, #12
 8006864:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006868:	65ba      	str	r2, [r7, #88]	; 0x58
 800686a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800686e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006870:	e841 2300 	strex	r3, r2, [r1]
 8006874:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006876:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1e3      	bne.n	8006844 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006880:	4618      	mov	r0, r3
 8006882:	f7fd f956 	bl	8003b32 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800688e:	b29b      	uxth	r3, r3
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	b29b      	uxth	r3, r3
 8006894:	4619      	mov	r1, r3
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 f8b6 	bl	8006a08 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800689c:	e099      	b.n	80069d2 <HAL_UART_IRQHandler+0x50e>
 800689e:	bf00      	nop
 80068a0:	08006c37 	.word	0x08006c37
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	1ad3      	subs	r3, r2, r3
 80068b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f000 808b 	beq.w	80069d6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80068c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f000 8086 	beq.w	80069d6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	330c      	adds	r3, #12
 80068d0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068d4:	e853 3f00 	ldrex	r3, [r3]
 80068d8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80068da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80068e0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	330c      	adds	r3, #12
 80068ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80068ee:	647a      	str	r2, [r7, #68]	; 0x44
 80068f0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80068f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068f6:	e841 2300 	strex	r3, r2, [r1]
 80068fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80068fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d1e3      	bne.n	80068ca <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	3314      	adds	r3, #20
 8006908:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690c:	e853 3f00 	ldrex	r3, [r3]
 8006910:	623b      	str	r3, [r7, #32]
   return(result);
 8006912:	6a3b      	ldr	r3, [r7, #32]
 8006914:	f023 0301 	bic.w	r3, r3, #1
 8006918:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	3314      	adds	r3, #20
 8006922:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006926:	633a      	str	r2, [r7, #48]	; 0x30
 8006928:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800692c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800692e:	e841 2300 	strex	r3, r2, [r1]
 8006932:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1e3      	bne.n	8006902 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2220      	movs	r2, #32
 800693e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	330c      	adds	r3, #12
 800694e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	e853 3f00 	ldrex	r3, [r3]
 8006956:	60fb      	str	r3, [r7, #12]
   return(result);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f023 0310 	bic.w	r3, r3, #16
 800695e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	330c      	adds	r3, #12
 8006968:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800696c:	61fa      	str	r2, [r7, #28]
 800696e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006970:	69b9      	ldr	r1, [r7, #24]
 8006972:	69fa      	ldr	r2, [r7, #28]
 8006974:	e841 2300 	strex	r3, r2, [r1]
 8006978:	617b      	str	r3, [r7, #20]
   return(result);
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1e3      	bne.n	8006948 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006980:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006984:	4619      	mov	r1, r3
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 f83e 	bl	8006a08 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800698c:	e023      	b.n	80069d6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800698e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006996:	2b00      	cmp	r3, #0
 8006998:	d009      	beq.n	80069ae <HAL_UART_IRQHandler+0x4ea>
 800699a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800699e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d003      	beq.n	80069ae <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 f959 	bl	8006c5e <UART_Transmit_IT>
    return;
 80069ac:	e014      	b.n	80069d8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80069ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00e      	beq.n	80069d8 <HAL_UART_IRQHandler+0x514>
 80069ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d008      	beq.n	80069d8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f999 	bl	8006cfe <UART_EndTransmit_IT>
    return;
 80069cc:	e004      	b.n	80069d8 <HAL_UART_IRQHandler+0x514>
    return;
 80069ce:	bf00      	nop
 80069d0:	e002      	b.n	80069d8 <HAL_UART_IRQHandler+0x514>
      return;
 80069d2:	bf00      	nop
 80069d4:	e000      	b.n	80069d8 <HAL_UART_IRQHandler+0x514>
      return;
 80069d6:	bf00      	nop
  }
}
 80069d8:	37e8      	adds	r7, #232	; 0xe8
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop

080069e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80069e8:	bf00      	nop
 80069ea:	370c      	adds	r7, #12
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b083      	sub	sp, #12
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80069fc:	bf00      	nop
 80069fe:	370c      	adds	r7, #12
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	460b      	mov	r3, r1
 8006a12:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a14:	bf00      	nop
 8006a16:	370c      	adds	r7, #12
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b090      	sub	sp, #64	; 0x40
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	603b      	str	r3, [r7, #0]
 8006a2c:	4613      	mov	r3, r2
 8006a2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a30:	e050      	b.n	8006ad4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a38:	d04c      	beq.n	8006ad4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006a3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d007      	beq.n	8006a50 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a40:	f7fc ff36 	bl	80038b0 <HAL_GetTick>
 8006a44:	4602      	mov	r2, r0
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d241      	bcs.n	8006ad4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	330c      	adds	r3, #12
 8006a56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a5a:	e853 3f00 	ldrex	r3, [r3]
 8006a5e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a62:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006a66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	330c      	adds	r3, #12
 8006a6e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006a70:	637a      	str	r2, [r7, #52]	; 0x34
 8006a72:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a74:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a78:	e841 2300 	strex	r3, r2, [r1]
 8006a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d1e5      	bne.n	8006a50 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	3314      	adds	r3, #20
 8006a8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	e853 3f00 	ldrex	r3, [r3]
 8006a92:	613b      	str	r3, [r7, #16]
   return(result);
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	f023 0301 	bic.w	r3, r3, #1
 8006a9a:	63bb      	str	r3, [r7, #56]	; 0x38
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	3314      	adds	r3, #20
 8006aa2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006aa4:	623a      	str	r2, [r7, #32]
 8006aa6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa8:	69f9      	ldr	r1, [r7, #28]
 8006aaa:	6a3a      	ldr	r2, [r7, #32]
 8006aac:	e841 2300 	strex	r3, r2, [r1]
 8006ab0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ab2:	69bb      	ldr	r3, [r7, #24]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d1e5      	bne.n	8006a84 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2220      	movs	r2, #32
 8006abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2220      	movs	r2, #32
 8006ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e00f      	b.n	8006af4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	4013      	ands	r3, r2
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	bf0c      	ite	eq
 8006ae4:	2301      	moveq	r3, #1
 8006ae6:	2300      	movne	r3, #0
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	461a      	mov	r2, r3
 8006aec:	79fb      	ldrb	r3, [r7, #7]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d09f      	beq.n	8006a32 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006af2:	2300      	movs	r3, #0
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3740      	adds	r7, #64	; 0x40
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b085      	sub	sp, #20
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	60f8      	str	r0, [r7, #12]
 8006b04:	60b9      	str	r1, [r7, #8]
 8006b06:	4613      	mov	r3, r2
 8006b08:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	68ba      	ldr	r2, [r7, #8]
 8006b0e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	88fa      	ldrh	r2, [r7, #6]
 8006b14:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	88fa      	ldrh	r2, [r7, #6]
 8006b1a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2222      	movs	r2, #34	; 0x22
 8006b26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68da      	ldr	r2, [r3, #12]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b40:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	695a      	ldr	r2, [r3, #20]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f042 0201 	orr.w	r2, r2, #1
 8006b50:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	68da      	ldr	r2, [r3, #12]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f042 0220 	orr.w	r2, r2, #32
 8006b60:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3714      	adds	r7, #20
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b095      	sub	sp, #84	; 0x54
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	330c      	adds	r3, #12
 8006b7e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b82:	e853 3f00 	ldrex	r3, [r3]
 8006b86:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b8a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	330c      	adds	r3, #12
 8006b96:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b98:	643a      	str	r2, [r7, #64]	; 0x40
 8006b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b9e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ba0:	e841 2300 	strex	r3, r2, [r1]
 8006ba4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1e5      	bne.n	8006b78 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	3314      	adds	r3, #20
 8006bb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb4:	6a3b      	ldr	r3, [r7, #32]
 8006bb6:	e853 3f00 	ldrex	r3, [r3]
 8006bba:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	f023 0301 	bic.w	r3, r3, #1
 8006bc2:	64bb      	str	r3, [r7, #72]	; 0x48
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	3314      	adds	r3, #20
 8006bca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bcc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bd4:	e841 2300 	strex	r3, r2, [r1]
 8006bd8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d1e5      	bne.n	8006bac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d119      	bne.n	8006c1c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	330c      	adds	r3, #12
 8006bee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	e853 3f00 	ldrex	r3, [r3]
 8006bf6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	f023 0310 	bic.w	r3, r3, #16
 8006bfe:	647b      	str	r3, [r7, #68]	; 0x44
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	330c      	adds	r3, #12
 8006c06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c08:	61ba      	str	r2, [r7, #24]
 8006c0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0c:	6979      	ldr	r1, [r7, #20]
 8006c0e:	69ba      	ldr	r2, [r7, #24]
 8006c10:	e841 2300 	strex	r3, r2, [r1]
 8006c14:	613b      	str	r3, [r7, #16]
   return(result);
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1e5      	bne.n	8006be8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2220      	movs	r2, #32
 8006c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006c2a:	bf00      	nop
 8006c2c:	3754      	adds	r7, #84	; 0x54
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr

08006c36 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b084      	sub	sp, #16
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c42:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f7ff fecf 	bl	80069f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c56:	bf00      	nop
 8006c58:	3710      	adds	r7, #16
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}

08006c5e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b085      	sub	sp, #20
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b21      	cmp	r3, #33	; 0x21
 8006c70:	d13e      	bne.n	8006cf0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c7a:	d114      	bne.n	8006ca6 <UART_Transmit_IT+0x48>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	691b      	ldr	r3, [r3, #16]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d110      	bne.n	8006ca6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6a1b      	ldr	r3, [r3, #32]
 8006c88:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	881b      	ldrh	r3, [r3, #0]
 8006c8e:	461a      	mov	r2, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c98:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6a1b      	ldr	r3, [r3, #32]
 8006c9e:	1c9a      	adds	r2, r3, #2
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	621a      	str	r2, [r3, #32]
 8006ca4:	e008      	b.n	8006cb8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6a1b      	ldr	r3, [r3, #32]
 8006caa:	1c59      	adds	r1, r3, #1
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	6211      	str	r1, [r2, #32]
 8006cb0:	781a      	ldrb	r2, [r3, #0]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d10f      	bne.n	8006cec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006cda:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68da      	ldr	r2, [r3, #12]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006cec:	2300      	movs	r3, #0
 8006cee:	e000      	b.n	8006cf2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006cf0:	2302      	movs	r3, #2
  }
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3714      	adds	r7, #20
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr

08006cfe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b082      	sub	sp, #8
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	68da      	ldr	r2, [r3, #12]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d14:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2220      	movs	r2, #32
 8006d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f7ff fe5e 	bl	80069e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3708      	adds	r7, #8
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b08c      	sub	sp, #48	; 0x30
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b22      	cmp	r3, #34	; 0x22
 8006d40:	f040 80ab 	bne.w	8006e9a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d4c:	d117      	bne.n	8006d7e <UART_Receive_IT+0x50>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	691b      	ldr	r3, [r3, #16]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d113      	bne.n	8006d7e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006d56:	2300      	movs	r3, #0
 8006d58:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d5e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d6c:	b29a      	uxth	r2, r3
 8006d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d70:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d76:	1c9a      	adds	r2, r3, #2
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	629a      	str	r2, [r3, #40]	; 0x28
 8006d7c:	e026      	b.n	8006dcc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d82:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006d84:	2300      	movs	r3, #0
 8006d86:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d90:	d007      	beq.n	8006da2 <UART_Receive_IT+0x74>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d10a      	bne.n	8006db0 <UART_Receive_IT+0x82>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d106      	bne.n	8006db0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	b2da      	uxtb	r2, r3
 8006daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dac:	701a      	strb	r2, [r3, #0]
 8006dae:	e008      	b.n	8006dc2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dbc:	b2da      	uxtb	r2, r3
 8006dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dc0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dc6:	1c5a      	adds	r2, r3, #1
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	3b01      	subs	r3, #1
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	4619      	mov	r1, r3
 8006dda:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d15a      	bne.n	8006e96 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68da      	ldr	r2, [r3, #12]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f022 0220 	bic.w	r2, r2, #32
 8006dee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	68da      	ldr	r2, [r3, #12]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006dfe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	695a      	ldr	r2, [r3, #20]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f022 0201 	bic.w	r2, r2, #1
 8006e0e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2220      	movs	r2, #32
 8006e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d135      	bne.n	8006e8c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	330c      	adds	r3, #12
 8006e2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	e853 3f00 	ldrex	r3, [r3]
 8006e34:	613b      	str	r3, [r7, #16]
   return(result);
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	f023 0310 	bic.w	r3, r3, #16
 8006e3c:	627b      	str	r3, [r7, #36]	; 0x24
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	330c      	adds	r3, #12
 8006e44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e46:	623a      	str	r2, [r7, #32]
 8006e48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4a:	69f9      	ldr	r1, [r7, #28]
 8006e4c:	6a3a      	ldr	r2, [r7, #32]
 8006e4e:	e841 2300 	strex	r3, r2, [r1]
 8006e52:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d1e5      	bne.n	8006e26 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0310 	and.w	r3, r3, #16
 8006e64:	2b10      	cmp	r3, #16
 8006e66:	d10a      	bne.n	8006e7e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e68:	2300      	movs	r3, #0
 8006e6a:	60fb      	str	r3, [r7, #12]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	60fb      	str	r3, [r7, #12]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	60fb      	str	r3, [r7, #12]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e82:	4619      	mov	r1, r3
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f7ff fdbf 	bl	8006a08 <HAL_UARTEx_RxEventCallback>
 8006e8a:	e002      	b.n	8006e92 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f7fa fa4d 	bl	800132c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	e002      	b.n	8006e9c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006e96:	2300      	movs	r3, #0
 8006e98:	e000      	b.n	8006e9c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006e9a:	2302      	movs	r3, #2
  }
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3730      	adds	r7, #48	; 0x30
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea8:	b09f      	sub	sp, #124	; 0x7c
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eba:	68d9      	ldr	r1, [r3, #12]
 8006ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	ea40 0301 	orr.w	r3, r0, r1
 8006ec4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ec6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ec8:	689a      	ldr	r2, [r3, #8]
 8006eca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ecc:	691b      	ldr	r3, [r3, #16]
 8006ece:	431a      	orrs	r2, r3
 8006ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	431a      	orrs	r2, r3
 8006ed6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ed8:	69db      	ldr	r3, [r3, #28]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006ede:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006ee8:	f021 010c 	bic.w	r1, r1, #12
 8006eec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006ef2:	430b      	orrs	r3, r1
 8006ef4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ef6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	695b      	ldr	r3, [r3, #20]
 8006efc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006f00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f02:	6999      	ldr	r1, [r3, #24]
 8006f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	ea40 0301 	orr.w	r3, r0, r1
 8006f0c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	4bc5      	ldr	r3, [pc, #788]	; (8007228 <UART_SetConfig+0x384>)
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d004      	beq.n	8006f22 <UART_SetConfig+0x7e>
 8006f18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	4bc3      	ldr	r3, [pc, #780]	; (800722c <UART_SetConfig+0x388>)
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d103      	bne.n	8006f2a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f22:	f7fd fcc7 	bl	80048b4 <HAL_RCC_GetPCLK2Freq>
 8006f26:	6778      	str	r0, [r7, #116]	; 0x74
 8006f28:	e002      	b.n	8006f30 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f2a:	f7fd fcaf 	bl	800488c <HAL_RCC_GetPCLK1Freq>
 8006f2e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f32:	69db      	ldr	r3, [r3, #28]
 8006f34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f38:	f040 80b6 	bne.w	80070a8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f3e:	461c      	mov	r4, r3
 8006f40:	f04f 0500 	mov.w	r5, #0
 8006f44:	4622      	mov	r2, r4
 8006f46:	462b      	mov	r3, r5
 8006f48:	1891      	adds	r1, r2, r2
 8006f4a:	6439      	str	r1, [r7, #64]	; 0x40
 8006f4c:	415b      	adcs	r3, r3
 8006f4e:	647b      	str	r3, [r7, #68]	; 0x44
 8006f50:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006f54:	1912      	adds	r2, r2, r4
 8006f56:	eb45 0303 	adc.w	r3, r5, r3
 8006f5a:	f04f 0000 	mov.w	r0, #0
 8006f5e:	f04f 0100 	mov.w	r1, #0
 8006f62:	00d9      	lsls	r1, r3, #3
 8006f64:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f68:	00d0      	lsls	r0, r2, #3
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	1911      	adds	r1, r2, r4
 8006f70:	6639      	str	r1, [r7, #96]	; 0x60
 8006f72:	416b      	adcs	r3, r5
 8006f74:	667b      	str	r3, [r7, #100]	; 0x64
 8006f76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	f04f 0300 	mov.w	r3, #0
 8006f80:	1891      	adds	r1, r2, r2
 8006f82:	63b9      	str	r1, [r7, #56]	; 0x38
 8006f84:	415b      	adcs	r3, r3
 8006f86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006f8c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006f90:	f7f9 fe72 	bl	8000c78 <__aeabi_uldivmod>
 8006f94:	4602      	mov	r2, r0
 8006f96:	460b      	mov	r3, r1
 8006f98:	4ba5      	ldr	r3, [pc, #660]	; (8007230 <UART_SetConfig+0x38c>)
 8006f9a:	fba3 2302 	umull	r2, r3, r3, r2
 8006f9e:	095b      	lsrs	r3, r3, #5
 8006fa0:	011e      	lsls	r6, r3, #4
 8006fa2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fa4:	461c      	mov	r4, r3
 8006fa6:	f04f 0500 	mov.w	r5, #0
 8006faa:	4622      	mov	r2, r4
 8006fac:	462b      	mov	r3, r5
 8006fae:	1891      	adds	r1, r2, r2
 8006fb0:	6339      	str	r1, [r7, #48]	; 0x30
 8006fb2:	415b      	adcs	r3, r3
 8006fb4:	637b      	str	r3, [r7, #52]	; 0x34
 8006fb6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006fba:	1912      	adds	r2, r2, r4
 8006fbc:	eb45 0303 	adc.w	r3, r5, r3
 8006fc0:	f04f 0000 	mov.w	r0, #0
 8006fc4:	f04f 0100 	mov.w	r1, #0
 8006fc8:	00d9      	lsls	r1, r3, #3
 8006fca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006fce:	00d0      	lsls	r0, r2, #3
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	460b      	mov	r3, r1
 8006fd4:	1911      	adds	r1, r2, r4
 8006fd6:	65b9      	str	r1, [r7, #88]	; 0x58
 8006fd8:	416b      	adcs	r3, r5
 8006fda:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006fdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	f04f 0300 	mov.w	r3, #0
 8006fe6:	1891      	adds	r1, r2, r2
 8006fe8:	62b9      	str	r1, [r7, #40]	; 0x28
 8006fea:	415b      	adcs	r3, r3
 8006fec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ff2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006ff6:	f7f9 fe3f 	bl	8000c78 <__aeabi_uldivmod>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	4b8c      	ldr	r3, [pc, #560]	; (8007230 <UART_SetConfig+0x38c>)
 8007000:	fba3 1302 	umull	r1, r3, r3, r2
 8007004:	095b      	lsrs	r3, r3, #5
 8007006:	2164      	movs	r1, #100	; 0x64
 8007008:	fb01 f303 	mul.w	r3, r1, r3
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	00db      	lsls	r3, r3, #3
 8007010:	3332      	adds	r3, #50	; 0x32
 8007012:	4a87      	ldr	r2, [pc, #540]	; (8007230 <UART_SetConfig+0x38c>)
 8007014:	fba2 2303 	umull	r2, r3, r2, r3
 8007018:	095b      	lsrs	r3, r3, #5
 800701a:	005b      	lsls	r3, r3, #1
 800701c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007020:	441e      	add	r6, r3
 8007022:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007024:	4618      	mov	r0, r3
 8007026:	f04f 0100 	mov.w	r1, #0
 800702a:	4602      	mov	r2, r0
 800702c:	460b      	mov	r3, r1
 800702e:	1894      	adds	r4, r2, r2
 8007030:	623c      	str	r4, [r7, #32]
 8007032:	415b      	adcs	r3, r3
 8007034:	627b      	str	r3, [r7, #36]	; 0x24
 8007036:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800703a:	1812      	adds	r2, r2, r0
 800703c:	eb41 0303 	adc.w	r3, r1, r3
 8007040:	f04f 0400 	mov.w	r4, #0
 8007044:	f04f 0500 	mov.w	r5, #0
 8007048:	00dd      	lsls	r5, r3, #3
 800704a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800704e:	00d4      	lsls	r4, r2, #3
 8007050:	4622      	mov	r2, r4
 8007052:	462b      	mov	r3, r5
 8007054:	1814      	adds	r4, r2, r0
 8007056:	653c      	str	r4, [r7, #80]	; 0x50
 8007058:	414b      	adcs	r3, r1
 800705a:	657b      	str	r3, [r7, #84]	; 0x54
 800705c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	461a      	mov	r2, r3
 8007062:	f04f 0300 	mov.w	r3, #0
 8007066:	1891      	adds	r1, r2, r2
 8007068:	61b9      	str	r1, [r7, #24]
 800706a:	415b      	adcs	r3, r3
 800706c:	61fb      	str	r3, [r7, #28]
 800706e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007072:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007076:	f7f9 fdff 	bl	8000c78 <__aeabi_uldivmod>
 800707a:	4602      	mov	r2, r0
 800707c:	460b      	mov	r3, r1
 800707e:	4b6c      	ldr	r3, [pc, #432]	; (8007230 <UART_SetConfig+0x38c>)
 8007080:	fba3 1302 	umull	r1, r3, r3, r2
 8007084:	095b      	lsrs	r3, r3, #5
 8007086:	2164      	movs	r1, #100	; 0x64
 8007088:	fb01 f303 	mul.w	r3, r1, r3
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	00db      	lsls	r3, r3, #3
 8007090:	3332      	adds	r3, #50	; 0x32
 8007092:	4a67      	ldr	r2, [pc, #412]	; (8007230 <UART_SetConfig+0x38c>)
 8007094:	fba2 2303 	umull	r2, r3, r2, r3
 8007098:	095b      	lsrs	r3, r3, #5
 800709a:	f003 0207 	and.w	r2, r3, #7
 800709e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4432      	add	r2, r6
 80070a4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80070a6:	e0b9      	b.n	800721c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80070a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070aa:	461c      	mov	r4, r3
 80070ac:	f04f 0500 	mov.w	r5, #0
 80070b0:	4622      	mov	r2, r4
 80070b2:	462b      	mov	r3, r5
 80070b4:	1891      	adds	r1, r2, r2
 80070b6:	6139      	str	r1, [r7, #16]
 80070b8:	415b      	adcs	r3, r3
 80070ba:	617b      	str	r3, [r7, #20]
 80070bc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80070c0:	1912      	adds	r2, r2, r4
 80070c2:	eb45 0303 	adc.w	r3, r5, r3
 80070c6:	f04f 0000 	mov.w	r0, #0
 80070ca:	f04f 0100 	mov.w	r1, #0
 80070ce:	00d9      	lsls	r1, r3, #3
 80070d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80070d4:	00d0      	lsls	r0, r2, #3
 80070d6:	4602      	mov	r2, r0
 80070d8:	460b      	mov	r3, r1
 80070da:	eb12 0804 	adds.w	r8, r2, r4
 80070de:	eb43 0905 	adc.w	r9, r3, r5
 80070e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	4618      	mov	r0, r3
 80070e8:	f04f 0100 	mov.w	r1, #0
 80070ec:	f04f 0200 	mov.w	r2, #0
 80070f0:	f04f 0300 	mov.w	r3, #0
 80070f4:	008b      	lsls	r3, r1, #2
 80070f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80070fa:	0082      	lsls	r2, r0, #2
 80070fc:	4640      	mov	r0, r8
 80070fe:	4649      	mov	r1, r9
 8007100:	f7f9 fdba 	bl	8000c78 <__aeabi_uldivmod>
 8007104:	4602      	mov	r2, r0
 8007106:	460b      	mov	r3, r1
 8007108:	4b49      	ldr	r3, [pc, #292]	; (8007230 <UART_SetConfig+0x38c>)
 800710a:	fba3 2302 	umull	r2, r3, r3, r2
 800710e:	095b      	lsrs	r3, r3, #5
 8007110:	011e      	lsls	r6, r3, #4
 8007112:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007114:	4618      	mov	r0, r3
 8007116:	f04f 0100 	mov.w	r1, #0
 800711a:	4602      	mov	r2, r0
 800711c:	460b      	mov	r3, r1
 800711e:	1894      	adds	r4, r2, r2
 8007120:	60bc      	str	r4, [r7, #8]
 8007122:	415b      	adcs	r3, r3
 8007124:	60fb      	str	r3, [r7, #12]
 8007126:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800712a:	1812      	adds	r2, r2, r0
 800712c:	eb41 0303 	adc.w	r3, r1, r3
 8007130:	f04f 0400 	mov.w	r4, #0
 8007134:	f04f 0500 	mov.w	r5, #0
 8007138:	00dd      	lsls	r5, r3, #3
 800713a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800713e:	00d4      	lsls	r4, r2, #3
 8007140:	4622      	mov	r2, r4
 8007142:	462b      	mov	r3, r5
 8007144:	1814      	adds	r4, r2, r0
 8007146:	64bc      	str	r4, [r7, #72]	; 0x48
 8007148:	414b      	adcs	r3, r1
 800714a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800714c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	4618      	mov	r0, r3
 8007152:	f04f 0100 	mov.w	r1, #0
 8007156:	f04f 0200 	mov.w	r2, #0
 800715a:	f04f 0300 	mov.w	r3, #0
 800715e:	008b      	lsls	r3, r1, #2
 8007160:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007164:	0082      	lsls	r2, r0, #2
 8007166:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800716a:	f7f9 fd85 	bl	8000c78 <__aeabi_uldivmod>
 800716e:	4602      	mov	r2, r0
 8007170:	460b      	mov	r3, r1
 8007172:	4b2f      	ldr	r3, [pc, #188]	; (8007230 <UART_SetConfig+0x38c>)
 8007174:	fba3 1302 	umull	r1, r3, r3, r2
 8007178:	095b      	lsrs	r3, r3, #5
 800717a:	2164      	movs	r1, #100	; 0x64
 800717c:	fb01 f303 	mul.w	r3, r1, r3
 8007180:	1ad3      	subs	r3, r2, r3
 8007182:	011b      	lsls	r3, r3, #4
 8007184:	3332      	adds	r3, #50	; 0x32
 8007186:	4a2a      	ldr	r2, [pc, #168]	; (8007230 <UART_SetConfig+0x38c>)
 8007188:	fba2 2303 	umull	r2, r3, r2, r3
 800718c:	095b      	lsrs	r3, r3, #5
 800718e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007192:	441e      	add	r6, r3
 8007194:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007196:	4618      	mov	r0, r3
 8007198:	f04f 0100 	mov.w	r1, #0
 800719c:	4602      	mov	r2, r0
 800719e:	460b      	mov	r3, r1
 80071a0:	1894      	adds	r4, r2, r2
 80071a2:	603c      	str	r4, [r7, #0]
 80071a4:	415b      	adcs	r3, r3
 80071a6:	607b      	str	r3, [r7, #4]
 80071a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071ac:	1812      	adds	r2, r2, r0
 80071ae:	eb41 0303 	adc.w	r3, r1, r3
 80071b2:	f04f 0400 	mov.w	r4, #0
 80071b6:	f04f 0500 	mov.w	r5, #0
 80071ba:	00dd      	lsls	r5, r3, #3
 80071bc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80071c0:	00d4      	lsls	r4, r2, #3
 80071c2:	4622      	mov	r2, r4
 80071c4:	462b      	mov	r3, r5
 80071c6:	eb12 0a00 	adds.w	sl, r2, r0
 80071ca:	eb43 0b01 	adc.w	fp, r3, r1
 80071ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	4618      	mov	r0, r3
 80071d4:	f04f 0100 	mov.w	r1, #0
 80071d8:	f04f 0200 	mov.w	r2, #0
 80071dc:	f04f 0300 	mov.w	r3, #0
 80071e0:	008b      	lsls	r3, r1, #2
 80071e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80071e6:	0082      	lsls	r2, r0, #2
 80071e8:	4650      	mov	r0, sl
 80071ea:	4659      	mov	r1, fp
 80071ec:	f7f9 fd44 	bl	8000c78 <__aeabi_uldivmod>
 80071f0:	4602      	mov	r2, r0
 80071f2:	460b      	mov	r3, r1
 80071f4:	4b0e      	ldr	r3, [pc, #56]	; (8007230 <UART_SetConfig+0x38c>)
 80071f6:	fba3 1302 	umull	r1, r3, r3, r2
 80071fa:	095b      	lsrs	r3, r3, #5
 80071fc:	2164      	movs	r1, #100	; 0x64
 80071fe:	fb01 f303 	mul.w	r3, r1, r3
 8007202:	1ad3      	subs	r3, r2, r3
 8007204:	011b      	lsls	r3, r3, #4
 8007206:	3332      	adds	r3, #50	; 0x32
 8007208:	4a09      	ldr	r2, [pc, #36]	; (8007230 <UART_SetConfig+0x38c>)
 800720a:	fba2 2303 	umull	r2, r3, r2, r3
 800720e:	095b      	lsrs	r3, r3, #5
 8007210:	f003 020f 	and.w	r2, r3, #15
 8007214:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4432      	add	r2, r6
 800721a:	609a      	str	r2, [r3, #8]
}
 800721c:	bf00      	nop
 800721e:	377c      	adds	r7, #124	; 0x7c
 8007220:	46bd      	mov	sp, r7
 8007222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007226:	bf00      	nop
 8007228:	40011000 	.word	0x40011000
 800722c:	40011400 	.word	0x40011400
 8007230:	51eb851f 	.word	0x51eb851f

08007234 <powf>:
 8007234:	b508      	push	{r3, lr}
 8007236:	ed2d 8b04 	vpush	{d8-d9}
 800723a:	eeb0 9a40 	vmov.f32	s18, s0
 800723e:	eef0 8a60 	vmov.f32	s17, s1
 8007242:	f000 f88f 	bl	8007364 <__ieee754_powf>
 8007246:	4b43      	ldr	r3, [pc, #268]	; (8007354 <powf+0x120>)
 8007248:	f993 3000 	ldrsb.w	r3, [r3]
 800724c:	3301      	adds	r3, #1
 800724e:	eeb0 8a40 	vmov.f32	s16, s0
 8007252:	d012      	beq.n	800727a <powf+0x46>
 8007254:	eef4 8a68 	vcmp.f32	s17, s17
 8007258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800725c:	d60d      	bvs.n	800727a <powf+0x46>
 800725e:	eeb4 9a49 	vcmp.f32	s18, s18
 8007262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007266:	d70d      	bvc.n	8007284 <powf+0x50>
 8007268:	eef5 8a40 	vcmp.f32	s17, #0.0
 800726c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007270:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007274:	bf08      	it	eq
 8007276:	eeb0 8a67 	vmoveq.f32	s16, s15
 800727a:	eeb0 0a48 	vmov.f32	s0, s16
 800727e:	ecbd 8b04 	vpop	{d8-d9}
 8007282:	bd08      	pop	{r3, pc}
 8007284:	eddf 9a34 	vldr	s19, [pc, #208]	; 8007358 <powf+0x124>
 8007288:	eeb4 9a69 	vcmp.f32	s18, s19
 800728c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007290:	d116      	bne.n	80072c0 <powf+0x8c>
 8007292:	eef4 8a69 	vcmp.f32	s17, s19
 8007296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800729a:	d057      	beq.n	800734c <powf+0x118>
 800729c:	eeb0 0a68 	vmov.f32	s0, s17
 80072a0:	f000 fb2a 	bl	80078f8 <finitef>
 80072a4:	2800      	cmp	r0, #0
 80072a6:	d0e8      	beq.n	800727a <powf+0x46>
 80072a8:	eef4 8ae9 	vcmpe.f32	s17, s19
 80072ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072b0:	d5e3      	bpl.n	800727a <powf+0x46>
 80072b2:	f000 fc07 	bl	8007ac4 <__errno>
 80072b6:	2321      	movs	r3, #33	; 0x21
 80072b8:	6003      	str	r3, [r0, #0]
 80072ba:	ed9f 8a28 	vldr	s16, [pc, #160]	; 800735c <powf+0x128>
 80072be:	e7dc      	b.n	800727a <powf+0x46>
 80072c0:	f000 fb1a 	bl	80078f8 <finitef>
 80072c4:	bb50      	cbnz	r0, 800731c <powf+0xe8>
 80072c6:	eeb0 0a49 	vmov.f32	s0, s18
 80072ca:	f000 fb15 	bl	80078f8 <finitef>
 80072ce:	b328      	cbz	r0, 800731c <powf+0xe8>
 80072d0:	eeb0 0a68 	vmov.f32	s0, s17
 80072d4:	f000 fb10 	bl	80078f8 <finitef>
 80072d8:	b300      	cbz	r0, 800731c <powf+0xe8>
 80072da:	eeb4 8a48 	vcmp.f32	s16, s16
 80072de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072e2:	d706      	bvc.n	80072f2 <powf+0xbe>
 80072e4:	f000 fbee 	bl	8007ac4 <__errno>
 80072e8:	2321      	movs	r3, #33	; 0x21
 80072ea:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 80072ee:	6003      	str	r3, [r0, #0]
 80072f0:	e7c3      	b.n	800727a <powf+0x46>
 80072f2:	f000 fbe7 	bl	8007ac4 <__errno>
 80072f6:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80072fa:	2322      	movs	r3, #34	; 0x22
 80072fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007300:	6003      	str	r3, [r0, #0]
 8007302:	d508      	bpl.n	8007316 <powf+0xe2>
 8007304:	eeb0 0a68 	vmov.f32	s0, s17
 8007308:	f000 fb0a 	bl	8007920 <rintf>
 800730c:	eeb4 0a68 	vcmp.f32	s0, s17
 8007310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007314:	d1d1      	bne.n	80072ba <powf+0x86>
 8007316:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8007360 <powf+0x12c>
 800731a:	e7ae      	b.n	800727a <powf+0x46>
 800731c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007324:	d1a9      	bne.n	800727a <powf+0x46>
 8007326:	eeb0 0a49 	vmov.f32	s0, s18
 800732a:	f000 fae5 	bl	80078f8 <finitef>
 800732e:	2800      	cmp	r0, #0
 8007330:	d0a3      	beq.n	800727a <powf+0x46>
 8007332:	eeb0 0a68 	vmov.f32	s0, s17
 8007336:	f000 fadf 	bl	80078f8 <finitef>
 800733a:	2800      	cmp	r0, #0
 800733c:	d09d      	beq.n	800727a <powf+0x46>
 800733e:	f000 fbc1 	bl	8007ac4 <__errno>
 8007342:	2322      	movs	r3, #34	; 0x22
 8007344:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8007358 <powf+0x124>
 8007348:	6003      	str	r3, [r0, #0]
 800734a:	e796      	b.n	800727a <powf+0x46>
 800734c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8007350:	e793      	b.n	800727a <powf+0x46>
 8007352:	bf00      	nop
 8007354:	20000019 	.word	0x20000019
 8007358:	00000000 	.word	0x00000000
 800735c:	ff800000 	.word	0xff800000
 8007360:	7f800000 	.word	0x7f800000

08007364 <__ieee754_powf>:
 8007364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007368:	ee10 5a90 	vmov	r5, s1
 800736c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8007370:	ed2d 8b02 	vpush	{d8}
 8007374:	eeb0 8a40 	vmov.f32	s16, s0
 8007378:	eef0 8a60 	vmov.f32	s17, s1
 800737c:	f000 8291 	beq.w	80078a2 <__ieee754_powf+0x53e>
 8007380:	ee10 8a10 	vmov	r8, s0
 8007384:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8007388:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800738c:	dc06      	bgt.n	800739c <__ieee754_powf+0x38>
 800738e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8007392:	dd0a      	ble.n	80073aa <__ieee754_powf+0x46>
 8007394:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8007398:	f000 8283 	beq.w	80078a2 <__ieee754_powf+0x53e>
 800739c:	ecbd 8b02 	vpop	{d8}
 80073a0:	48d8      	ldr	r0, [pc, #864]	; (8007704 <__ieee754_powf+0x3a0>)
 80073a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073a6:	f000 bab5 	b.w	8007914 <nanf>
 80073aa:	f1b8 0f00 	cmp.w	r8, #0
 80073ae:	da1f      	bge.n	80073f0 <__ieee754_powf+0x8c>
 80073b0:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 80073b4:	da2e      	bge.n	8007414 <__ieee754_powf+0xb0>
 80073b6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80073ba:	f2c0 827b 	blt.w	80078b4 <__ieee754_powf+0x550>
 80073be:	15fb      	asrs	r3, r7, #23
 80073c0:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80073c4:	fa47 f603 	asr.w	r6, r7, r3
 80073c8:	fa06 f303 	lsl.w	r3, r6, r3
 80073cc:	42bb      	cmp	r3, r7
 80073ce:	f040 8271 	bne.w	80078b4 <__ieee754_powf+0x550>
 80073d2:	f006 0601 	and.w	r6, r6, #1
 80073d6:	f1c6 0602 	rsb	r6, r6, #2
 80073da:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80073de:	d120      	bne.n	8007422 <__ieee754_powf+0xbe>
 80073e0:	2d00      	cmp	r5, #0
 80073e2:	f280 8264 	bge.w	80078ae <__ieee754_powf+0x54a>
 80073e6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80073ea:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80073ee:	e00d      	b.n	800740c <__ieee754_powf+0xa8>
 80073f0:	2600      	movs	r6, #0
 80073f2:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80073f6:	d1f0      	bne.n	80073da <__ieee754_powf+0x76>
 80073f8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80073fc:	f000 8251 	beq.w	80078a2 <__ieee754_powf+0x53e>
 8007400:	dd0a      	ble.n	8007418 <__ieee754_powf+0xb4>
 8007402:	2d00      	cmp	r5, #0
 8007404:	f280 8250 	bge.w	80078a8 <__ieee754_powf+0x544>
 8007408:	ed9f 0abf 	vldr	s0, [pc, #764]	; 8007708 <__ieee754_powf+0x3a4>
 800740c:	ecbd 8b02 	vpop	{d8}
 8007410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007414:	2602      	movs	r6, #2
 8007416:	e7ec      	b.n	80073f2 <__ieee754_powf+0x8e>
 8007418:	2d00      	cmp	r5, #0
 800741a:	daf5      	bge.n	8007408 <__ieee754_powf+0xa4>
 800741c:	eeb1 0a68 	vneg.f32	s0, s17
 8007420:	e7f4      	b.n	800740c <__ieee754_powf+0xa8>
 8007422:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8007426:	d102      	bne.n	800742e <__ieee754_powf+0xca>
 8007428:	ee28 0a08 	vmul.f32	s0, s16, s16
 800742c:	e7ee      	b.n	800740c <__ieee754_powf+0xa8>
 800742e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8007432:	eeb0 0a48 	vmov.f32	s0, s16
 8007436:	d108      	bne.n	800744a <__ieee754_powf+0xe6>
 8007438:	f1b8 0f00 	cmp.w	r8, #0
 800743c:	db05      	blt.n	800744a <__ieee754_powf+0xe6>
 800743e:	ecbd 8b02 	vpop	{d8}
 8007442:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007446:	f000 ba4d 	b.w	80078e4 <__ieee754_sqrtf>
 800744a:	f000 fa4e 	bl	80078ea <fabsf>
 800744e:	b124      	cbz	r4, 800745a <__ieee754_powf+0xf6>
 8007450:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8007454:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8007458:	d117      	bne.n	800748a <__ieee754_powf+0x126>
 800745a:	2d00      	cmp	r5, #0
 800745c:	bfbc      	itt	lt
 800745e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8007462:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8007466:	f1b8 0f00 	cmp.w	r8, #0
 800746a:	dacf      	bge.n	800740c <__ieee754_powf+0xa8>
 800746c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8007470:	ea54 0306 	orrs.w	r3, r4, r6
 8007474:	d104      	bne.n	8007480 <__ieee754_powf+0x11c>
 8007476:	ee70 7a40 	vsub.f32	s15, s0, s0
 800747a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800747e:	e7c5      	b.n	800740c <__ieee754_powf+0xa8>
 8007480:	2e01      	cmp	r6, #1
 8007482:	d1c3      	bne.n	800740c <__ieee754_powf+0xa8>
 8007484:	eeb1 0a40 	vneg.f32	s0, s0
 8007488:	e7c0      	b.n	800740c <__ieee754_powf+0xa8>
 800748a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800748e:	3801      	subs	r0, #1
 8007490:	ea56 0300 	orrs.w	r3, r6, r0
 8007494:	d104      	bne.n	80074a0 <__ieee754_powf+0x13c>
 8007496:	ee38 8a48 	vsub.f32	s16, s16, s16
 800749a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800749e:	e7b5      	b.n	800740c <__ieee754_powf+0xa8>
 80074a0:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 80074a4:	dd6b      	ble.n	800757e <__ieee754_powf+0x21a>
 80074a6:	4b99      	ldr	r3, [pc, #612]	; (800770c <__ieee754_powf+0x3a8>)
 80074a8:	429c      	cmp	r4, r3
 80074aa:	dc06      	bgt.n	80074ba <__ieee754_powf+0x156>
 80074ac:	2d00      	cmp	r5, #0
 80074ae:	daab      	bge.n	8007408 <__ieee754_powf+0xa4>
 80074b0:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8007710 <__ieee754_powf+0x3ac>
 80074b4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80074b8:	e7a8      	b.n	800740c <__ieee754_powf+0xa8>
 80074ba:	4b96      	ldr	r3, [pc, #600]	; (8007714 <__ieee754_powf+0x3b0>)
 80074bc:	429c      	cmp	r4, r3
 80074be:	dd02      	ble.n	80074c6 <__ieee754_powf+0x162>
 80074c0:	2d00      	cmp	r5, #0
 80074c2:	dcf5      	bgt.n	80074b0 <__ieee754_powf+0x14c>
 80074c4:	e7a0      	b.n	8007408 <__ieee754_powf+0xa4>
 80074c6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80074ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80074ce:	eddf 6a92 	vldr	s13, [pc, #584]	; 8007718 <__ieee754_powf+0x3b4>
 80074d2:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80074d6:	eee0 6a67 	vfms.f32	s13, s0, s15
 80074da:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80074de:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80074e2:	ee20 7a00 	vmul.f32	s14, s0, s0
 80074e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ea:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 800771c <__ieee754_powf+0x3b8>
 80074ee:	ee67 7a67 	vnmul.f32	s15, s14, s15
 80074f2:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8007720 <__ieee754_powf+0x3bc>
 80074f6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80074fa:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8007724 <__ieee754_powf+0x3c0>
 80074fe:	eef0 6a67 	vmov.f32	s13, s15
 8007502:	eee0 6a07 	vfma.f32	s13, s0, s14
 8007506:	ee16 3a90 	vmov	r3, s13
 800750a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800750e:	f023 030f 	bic.w	r3, r3, #15
 8007512:	ee00 3a90 	vmov	s1, r3
 8007516:	eee0 0a47 	vfms.f32	s1, s0, s14
 800751a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800751e:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8007522:	f025 050f 	bic.w	r5, r5, #15
 8007526:	ee07 5a10 	vmov	s14, r5
 800752a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800752e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8007532:	ee07 3a90 	vmov	s15, r3
 8007536:	eee7 0a27 	vfma.f32	s1, s14, s15
 800753a:	3e01      	subs	r6, #1
 800753c:	ea56 0200 	orrs.w	r2, r6, r0
 8007540:	ee07 5a10 	vmov	s14, r5
 8007544:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007548:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800754c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8007550:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8007554:	ee17 4a10 	vmov	r4, s14
 8007558:	bf08      	it	eq
 800755a:	eeb0 8a40 	vmoveq.f32	s16, s0
 800755e:	2c00      	cmp	r4, #0
 8007560:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007564:	f340 8184 	ble.w	8007870 <__ieee754_powf+0x50c>
 8007568:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800756c:	f340 80fc 	ble.w	8007768 <__ieee754_powf+0x404>
 8007570:	eddf 7a67 	vldr	s15, [pc, #412]	; 8007710 <__ieee754_powf+0x3ac>
 8007574:	ee28 0a27 	vmul.f32	s0, s16, s15
 8007578:	ee20 0a27 	vmul.f32	s0, s0, s15
 800757c:	e746      	b.n	800740c <__ieee754_powf+0xa8>
 800757e:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8007582:	bf01      	itttt	eq
 8007584:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8007728 <__ieee754_powf+0x3c4>
 8007588:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800758c:	f06f 0217 	mvneq.w	r2, #23
 8007590:	ee17 4a90 	vmoveq	r4, s15
 8007594:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8007598:	bf18      	it	ne
 800759a:	2200      	movne	r2, #0
 800759c:	3b7f      	subs	r3, #127	; 0x7f
 800759e:	4413      	add	r3, r2
 80075a0:	4a62      	ldr	r2, [pc, #392]	; (800772c <__ieee754_powf+0x3c8>)
 80075a2:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80075a6:	4294      	cmp	r4, r2
 80075a8:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 80075ac:	dd06      	ble.n	80075bc <__ieee754_powf+0x258>
 80075ae:	4a60      	ldr	r2, [pc, #384]	; (8007730 <__ieee754_powf+0x3cc>)
 80075b0:	4294      	cmp	r4, r2
 80075b2:	f340 80a4 	ble.w	80076fe <__ieee754_powf+0x39a>
 80075b6:	3301      	adds	r3, #1
 80075b8:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80075bc:	2400      	movs	r4, #0
 80075be:	4a5d      	ldr	r2, [pc, #372]	; (8007734 <__ieee754_powf+0x3d0>)
 80075c0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80075c4:	ee07 1a90 	vmov	s15, r1
 80075c8:	ed92 7a00 	vldr	s14, [r2]
 80075cc:	4a5a      	ldr	r2, [pc, #360]	; (8007738 <__ieee754_powf+0x3d4>)
 80075ce:	ee37 6a27 	vadd.f32	s12, s14, s15
 80075d2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80075d6:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80075da:	1049      	asrs	r1, r1, #1
 80075dc:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80075e0:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80075e4:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80075e8:	ee37 5ac7 	vsub.f32	s10, s15, s14
 80075ec:	ee06 1a10 	vmov	s12, r1
 80075f0:	ee65 4a26 	vmul.f32	s9, s10, s13
 80075f4:	ee36 7a47 	vsub.f32	s14, s12, s14
 80075f8:	ee14 7a90 	vmov	r7, s9
 80075fc:	4017      	ands	r7, r2
 80075fe:	ee05 7a90 	vmov	s11, r7
 8007602:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8007606:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800760a:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800773c <__ieee754_powf+0x3d8>
 800760e:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8007612:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8007616:	ee25 6a26 	vmul.f32	s12, s10, s13
 800761a:	eddf 6a49 	vldr	s13, [pc, #292]	; 8007740 <__ieee754_powf+0x3dc>
 800761e:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8007622:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007744 <__ieee754_powf+0x3e0>
 8007626:	eee7 6a27 	vfma.f32	s13, s14, s15
 800762a:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8007718 <__ieee754_powf+0x3b4>
 800762e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007632:	eddf 6a45 	vldr	s13, [pc, #276]	; 8007748 <__ieee754_powf+0x3e4>
 8007636:	eee7 6a27 	vfma.f32	s13, s14, s15
 800763a:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800774c <__ieee754_powf+0x3e8>
 800763e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007642:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8007646:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800764a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800764e:	eee5 6a07 	vfma.f32	s13, s10, s14
 8007652:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8007656:	eef0 7a45 	vmov.f32	s15, s10
 800765a:	eee5 7aa5 	vfma.f32	s15, s11, s11
 800765e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007662:	ee17 1a90 	vmov	r1, s15
 8007666:	4011      	ands	r1, r2
 8007668:	ee07 1a90 	vmov	s15, r1
 800766c:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8007670:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8007674:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007678:	ee27 7a24 	vmul.f32	s14, s14, s9
 800767c:	eea6 7a27 	vfma.f32	s14, s12, s15
 8007680:	eeb0 6a47 	vmov.f32	s12, s14
 8007684:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8007688:	ee16 1a10 	vmov	r1, s12
 800768c:	4011      	ands	r1, r2
 800768e:	ee06 1a90 	vmov	s13, r1
 8007692:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8007696:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8007750 <__ieee754_powf+0x3ec>
 800769a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007754 <__ieee754_powf+0x3f0>
 800769e:	ee37 7a66 	vsub.f32	s14, s14, s13
 80076a2:	ee06 1a10 	vmov	s12, r1
 80076a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80076aa:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8007758 <__ieee754_powf+0x3f4>
 80076ae:	492b      	ldr	r1, [pc, #172]	; (800775c <__ieee754_powf+0x3f8>)
 80076b0:	eea6 7a27 	vfma.f32	s14, s12, s15
 80076b4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80076b8:	edd1 7a00 	vldr	s15, [r1]
 80076bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80076c0:	ee07 3a90 	vmov	s15, r3
 80076c4:	4b26      	ldr	r3, [pc, #152]	; (8007760 <__ieee754_powf+0x3fc>)
 80076c6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80076ca:	eef0 7a47 	vmov.f32	s15, s14
 80076ce:	eee6 7a25 	vfma.f32	s15, s12, s11
 80076d2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80076d6:	edd4 0a00 	vldr	s1, [r4]
 80076da:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80076de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076e2:	ee17 3a90 	vmov	r3, s15
 80076e6:	4013      	ands	r3, r2
 80076e8:	ee07 3a90 	vmov	s15, r3
 80076ec:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80076f0:	ee76 6ae0 	vsub.f32	s13, s13, s1
 80076f4:	eee6 6a65 	vfms.f32	s13, s12, s11
 80076f8:	ee77 7a66 	vsub.f32	s15, s14, s13
 80076fc:	e70f      	b.n	800751e <__ieee754_powf+0x1ba>
 80076fe:	2401      	movs	r4, #1
 8007700:	e75d      	b.n	80075be <__ieee754_powf+0x25a>
 8007702:	bf00      	nop
 8007704:	0800b470 	.word	0x0800b470
 8007708:	00000000 	.word	0x00000000
 800770c:	3f7ffff7 	.word	0x3f7ffff7
 8007710:	7149f2ca 	.word	0x7149f2ca
 8007714:	3f800007 	.word	0x3f800007
 8007718:	3eaaaaab 	.word	0x3eaaaaab
 800771c:	3fb8aa3b 	.word	0x3fb8aa3b
 8007720:	36eca570 	.word	0x36eca570
 8007724:	3fb8aa00 	.word	0x3fb8aa00
 8007728:	4b800000 	.word	0x4b800000
 800772c:	001cc471 	.word	0x001cc471
 8007730:	005db3d6 	.word	0x005db3d6
 8007734:	0800b0d4 	.word	0x0800b0d4
 8007738:	fffff000 	.word	0xfffff000
 800773c:	3e6c3255 	.word	0x3e6c3255
 8007740:	3e53f142 	.word	0x3e53f142
 8007744:	3e8ba305 	.word	0x3e8ba305
 8007748:	3edb6db7 	.word	0x3edb6db7
 800774c:	3f19999a 	.word	0x3f19999a
 8007750:	3f76384f 	.word	0x3f76384f
 8007754:	3f763800 	.word	0x3f763800
 8007758:	369dc3a0 	.word	0x369dc3a0
 800775c:	0800b0e4 	.word	0x0800b0e4
 8007760:	0800b0dc 	.word	0x0800b0dc
 8007764:	3338aa3c 	.word	0x3338aa3c
 8007768:	f040 8092 	bne.w	8007890 <__ieee754_powf+0x52c>
 800776c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8007764 <__ieee754_powf+0x400>
 8007770:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007774:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8007778:	eef4 6ac7 	vcmpe.f32	s13, s14
 800777c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007780:	f73f aef6 	bgt.w	8007570 <__ieee754_powf+0x20c>
 8007784:	15db      	asrs	r3, r3, #23
 8007786:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800778a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800778e:	4103      	asrs	r3, r0
 8007790:	4423      	add	r3, r4
 8007792:	4949      	ldr	r1, [pc, #292]	; (80078b8 <__ieee754_powf+0x554>)
 8007794:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007798:	3a7f      	subs	r2, #127	; 0x7f
 800779a:	4111      	asrs	r1, r2
 800779c:	ea23 0101 	bic.w	r1, r3, r1
 80077a0:	ee07 1a10 	vmov	s14, r1
 80077a4:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80077a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80077ac:	f1c2 0217 	rsb	r2, r2, #23
 80077b0:	4110      	asrs	r0, r2
 80077b2:	2c00      	cmp	r4, #0
 80077b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80077b8:	bfb8      	it	lt
 80077ba:	4240      	neglt	r0, r0
 80077bc:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80077c0:	eddf 6a3e 	vldr	s13, [pc, #248]	; 80078bc <__ieee754_powf+0x558>
 80077c4:	ee17 3a10 	vmov	r3, s14
 80077c8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80077cc:	f023 030f 	bic.w	r3, r3, #15
 80077d0:	ee07 3a10 	vmov	s14, r3
 80077d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80077d8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80077dc:	eddf 7a38 	vldr	s15, [pc, #224]	; 80078c0 <__ieee754_powf+0x55c>
 80077e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077e4:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80077e8:	eddf 6a36 	vldr	s13, [pc, #216]	; 80078c4 <__ieee754_powf+0x560>
 80077ec:	eeb0 0a67 	vmov.f32	s0, s15
 80077f0:	eea7 0a26 	vfma.f32	s0, s14, s13
 80077f4:	eeb0 6a40 	vmov.f32	s12, s0
 80077f8:	eea7 6a66 	vfms.f32	s12, s14, s13
 80077fc:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007800:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007804:	eddf 6a30 	vldr	s13, [pc, #192]	; 80078c8 <__ieee754_powf+0x564>
 8007808:	ed9f 6a30 	vldr	s12, [pc, #192]	; 80078cc <__ieee754_powf+0x568>
 800780c:	eea7 6a26 	vfma.f32	s12, s14, s13
 8007810:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80078d0 <__ieee754_powf+0x56c>
 8007814:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007818:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 80078d4 <__ieee754_powf+0x570>
 800781c:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007820:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80078d8 <__ieee754_powf+0x574>
 8007824:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007828:	eeb0 6a40 	vmov.f32	s12, s0
 800782c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8007830:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007834:	eeb0 7a46 	vmov.f32	s14, s12
 8007838:	ee77 6a66 	vsub.f32	s13, s14, s13
 800783c:	ee20 6a06 	vmul.f32	s12, s0, s12
 8007840:	eee0 7a27 	vfma.f32	s15, s0, s15
 8007844:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007848:	ee77 7a67 	vsub.f32	s15, s14, s15
 800784c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007850:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007854:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007858:	ee10 3a10 	vmov	r3, s0
 800785c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8007860:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007864:	da1a      	bge.n	800789c <__ieee754_powf+0x538>
 8007866:	f000 f8b7 	bl	80079d8 <scalbnf>
 800786a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800786e:	e5cd      	b.n	800740c <__ieee754_powf+0xa8>
 8007870:	4a1a      	ldr	r2, [pc, #104]	; (80078dc <__ieee754_powf+0x578>)
 8007872:	4293      	cmp	r3, r2
 8007874:	dd02      	ble.n	800787c <__ieee754_powf+0x518>
 8007876:	eddf 7a1a 	vldr	s15, [pc, #104]	; 80078e0 <__ieee754_powf+0x57c>
 800787a:	e67b      	b.n	8007574 <__ieee754_powf+0x210>
 800787c:	d108      	bne.n	8007890 <__ieee754_powf+0x52c>
 800787e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007882:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8007886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800788a:	f6ff af7b 	blt.w	8007784 <__ieee754_powf+0x420>
 800788e:	e7f2      	b.n	8007876 <__ieee754_powf+0x512>
 8007890:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8007894:	f73f af76 	bgt.w	8007784 <__ieee754_powf+0x420>
 8007898:	2000      	movs	r0, #0
 800789a:	e78f      	b.n	80077bc <__ieee754_powf+0x458>
 800789c:	ee00 3a10 	vmov	s0, r3
 80078a0:	e7e3      	b.n	800786a <__ieee754_powf+0x506>
 80078a2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80078a6:	e5b1      	b.n	800740c <__ieee754_powf+0xa8>
 80078a8:	eeb0 0a68 	vmov.f32	s0, s17
 80078ac:	e5ae      	b.n	800740c <__ieee754_powf+0xa8>
 80078ae:	eeb0 0a48 	vmov.f32	s0, s16
 80078b2:	e5ab      	b.n	800740c <__ieee754_powf+0xa8>
 80078b4:	2600      	movs	r6, #0
 80078b6:	e590      	b.n	80073da <__ieee754_powf+0x76>
 80078b8:	007fffff 	.word	0x007fffff
 80078bc:	3f317218 	.word	0x3f317218
 80078c0:	35bfbe8c 	.word	0x35bfbe8c
 80078c4:	3f317200 	.word	0x3f317200
 80078c8:	3331bb4c 	.word	0x3331bb4c
 80078cc:	b5ddea0e 	.word	0xb5ddea0e
 80078d0:	388ab355 	.word	0x388ab355
 80078d4:	bb360b61 	.word	0xbb360b61
 80078d8:	3e2aaaab 	.word	0x3e2aaaab
 80078dc:	43160000 	.word	0x43160000
 80078e0:	0da24260 	.word	0x0da24260

080078e4 <__ieee754_sqrtf>:
 80078e4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80078e8:	4770      	bx	lr

080078ea <fabsf>:
 80078ea:	ee10 3a10 	vmov	r3, s0
 80078ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80078f2:	ee00 3a10 	vmov	s0, r3
 80078f6:	4770      	bx	lr

080078f8 <finitef>:
 80078f8:	b082      	sub	sp, #8
 80078fa:	ed8d 0a01 	vstr	s0, [sp, #4]
 80078fe:	9801      	ldr	r0, [sp, #4]
 8007900:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007904:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8007908:	bfac      	ite	ge
 800790a:	2000      	movge	r0, #0
 800790c:	2001      	movlt	r0, #1
 800790e:	b002      	add	sp, #8
 8007910:	4770      	bx	lr
	...

08007914 <nanf>:
 8007914:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800791c <nanf+0x8>
 8007918:	4770      	bx	lr
 800791a:	bf00      	nop
 800791c:	7fc00000 	.word	0x7fc00000

08007920 <rintf>:
 8007920:	ee10 2a10 	vmov	r2, s0
 8007924:	b513      	push	{r0, r1, r4, lr}
 8007926:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800792a:	397f      	subs	r1, #127	; 0x7f
 800792c:	2916      	cmp	r1, #22
 800792e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8007932:	dc47      	bgt.n	80079c4 <rintf+0xa4>
 8007934:	b32b      	cbz	r3, 8007982 <rintf+0x62>
 8007936:	2900      	cmp	r1, #0
 8007938:	ee10 3a10 	vmov	r3, s0
 800793c:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8007940:	da21      	bge.n	8007986 <rintf+0x66>
 8007942:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8007946:	425b      	negs	r3, r3
 8007948:	4921      	ldr	r1, [pc, #132]	; (80079d0 <rintf+0xb0>)
 800794a:	0a5b      	lsrs	r3, r3, #9
 800794c:	0d12      	lsrs	r2, r2, #20
 800794e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007952:	0512      	lsls	r2, r2, #20
 8007954:	4313      	orrs	r3, r2
 8007956:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800795a:	ee07 3a90 	vmov	s15, r3
 800795e:	edd1 6a00 	vldr	s13, [r1]
 8007962:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8007966:	ed8d 7a01 	vstr	s14, [sp, #4]
 800796a:	eddd 7a01 	vldr	s15, [sp, #4]
 800796e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007972:	ee17 3a90 	vmov	r3, s15
 8007976:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800797a:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800797e:	ee00 3a10 	vmov	s0, r3
 8007982:	b002      	add	sp, #8
 8007984:	bd10      	pop	{r4, pc}
 8007986:	4a13      	ldr	r2, [pc, #76]	; (80079d4 <rintf+0xb4>)
 8007988:	410a      	asrs	r2, r1
 800798a:	4213      	tst	r3, r2
 800798c:	d0f9      	beq.n	8007982 <rintf+0x62>
 800798e:	0854      	lsrs	r4, r2, #1
 8007990:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8007994:	d006      	beq.n	80079a4 <rintf+0x84>
 8007996:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800799a:	ea23 0304 	bic.w	r3, r3, r4
 800799e:	fa42 f101 	asr.w	r1, r2, r1
 80079a2:	430b      	orrs	r3, r1
 80079a4:	4a0a      	ldr	r2, [pc, #40]	; (80079d0 <rintf+0xb0>)
 80079a6:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80079aa:	ed90 7a00 	vldr	s14, [r0]
 80079ae:	ee07 3a90 	vmov	s15, r3
 80079b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80079b6:	edcd 7a01 	vstr	s15, [sp, #4]
 80079ba:	ed9d 0a01 	vldr	s0, [sp, #4]
 80079be:	ee30 0a47 	vsub.f32	s0, s0, s14
 80079c2:	e7de      	b.n	8007982 <rintf+0x62>
 80079c4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80079c8:	d3db      	bcc.n	8007982 <rintf+0x62>
 80079ca:	ee30 0a00 	vadd.f32	s0, s0, s0
 80079ce:	e7d8      	b.n	8007982 <rintf+0x62>
 80079d0:	0800b0ec 	.word	0x0800b0ec
 80079d4:	007fffff 	.word	0x007fffff

080079d8 <scalbnf>:
 80079d8:	ee10 3a10 	vmov	r3, s0
 80079dc:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80079e0:	d025      	beq.n	8007a2e <scalbnf+0x56>
 80079e2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80079e6:	d302      	bcc.n	80079ee <scalbnf+0x16>
 80079e8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80079ec:	4770      	bx	lr
 80079ee:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 80079f2:	d122      	bne.n	8007a3a <scalbnf+0x62>
 80079f4:	4b2a      	ldr	r3, [pc, #168]	; (8007aa0 <scalbnf+0xc8>)
 80079f6:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8007aa4 <scalbnf+0xcc>
 80079fa:	4298      	cmp	r0, r3
 80079fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007a00:	db16      	blt.n	8007a30 <scalbnf+0x58>
 8007a02:	ee10 3a10 	vmov	r3, s0
 8007a06:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007a0a:	3a19      	subs	r2, #25
 8007a0c:	4402      	add	r2, r0
 8007a0e:	2afe      	cmp	r2, #254	; 0xfe
 8007a10:	dd15      	ble.n	8007a3e <scalbnf+0x66>
 8007a12:	ee10 3a10 	vmov	r3, s0
 8007a16:	eddf 7a24 	vldr	s15, [pc, #144]	; 8007aa8 <scalbnf+0xd0>
 8007a1a:	eddf 6a24 	vldr	s13, [pc, #144]	; 8007aac <scalbnf+0xd4>
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	eeb0 7a67 	vmov.f32	s14, s15
 8007a24:	bfb8      	it	lt
 8007a26:	eef0 7a66 	vmovlt.f32	s15, s13
 8007a2a:	ee27 0a27 	vmul.f32	s0, s14, s15
 8007a2e:	4770      	bx	lr
 8007a30:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007ab0 <scalbnf+0xd8>
 8007a34:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007a38:	4770      	bx	lr
 8007a3a:	0dd2      	lsrs	r2, r2, #23
 8007a3c:	e7e6      	b.n	8007a0c <scalbnf+0x34>
 8007a3e:	2a00      	cmp	r2, #0
 8007a40:	dd06      	ble.n	8007a50 <scalbnf+0x78>
 8007a42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007a46:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007a4a:	ee00 3a10 	vmov	s0, r3
 8007a4e:	4770      	bx	lr
 8007a50:	f112 0f16 	cmn.w	r2, #22
 8007a54:	da1a      	bge.n	8007a8c <scalbnf+0xb4>
 8007a56:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007a5a:	4298      	cmp	r0, r3
 8007a5c:	ee10 3a10 	vmov	r3, s0
 8007a60:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a64:	dd0a      	ble.n	8007a7c <scalbnf+0xa4>
 8007a66:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8007aa8 <scalbnf+0xd0>
 8007a6a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8007aac <scalbnf+0xd4>
 8007a6e:	eef0 7a40 	vmov.f32	s15, s0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	bf18      	it	ne
 8007a76:	eeb0 0a47 	vmovne.f32	s0, s14
 8007a7a:	e7db      	b.n	8007a34 <scalbnf+0x5c>
 8007a7c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8007ab0 <scalbnf+0xd8>
 8007a80:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8007ab4 <scalbnf+0xdc>
 8007a84:	eef0 7a40 	vmov.f32	s15, s0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	e7f3      	b.n	8007a74 <scalbnf+0x9c>
 8007a8c:	3219      	adds	r2, #25
 8007a8e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007a92:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007a96:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007ab8 <scalbnf+0xe0>
 8007a9a:	ee07 3a10 	vmov	s14, r3
 8007a9e:	e7c4      	b.n	8007a2a <scalbnf+0x52>
 8007aa0:	ffff3cb0 	.word	0xffff3cb0
 8007aa4:	4c000000 	.word	0x4c000000
 8007aa8:	7149f2ca 	.word	0x7149f2ca
 8007aac:	f149f2ca 	.word	0xf149f2ca
 8007ab0:	0da24260 	.word	0x0da24260
 8007ab4:	8da24260 	.word	0x8da24260
 8007ab8:	33000000 	.word	0x33000000

08007abc <atoi>:
 8007abc:	220a      	movs	r2, #10
 8007abe:	2100      	movs	r1, #0
 8007ac0:	f000 bd4e 	b.w	8008560 <strtol>

08007ac4 <__errno>:
 8007ac4:	4b01      	ldr	r3, [pc, #4]	; (8007acc <__errno+0x8>)
 8007ac6:	6818      	ldr	r0, [r3, #0]
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	2000001c 	.word	0x2000001c

08007ad0 <__libc_init_array>:
 8007ad0:	b570      	push	{r4, r5, r6, lr}
 8007ad2:	4d0d      	ldr	r5, [pc, #52]	; (8007b08 <__libc_init_array+0x38>)
 8007ad4:	4c0d      	ldr	r4, [pc, #52]	; (8007b0c <__libc_init_array+0x3c>)
 8007ad6:	1b64      	subs	r4, r4, r5
 8007ad8:	10a4      	asrs	r4, r4, #2
 8007ada:	2600      	movs	r6, #0
 8007adc:	42a6      	cmp	r6, r4
 8007ade:	d109      	bne.n	8007af4 <__libc_init_array+0x24>
 8007ae0:	4d0b      	ldr	r5, [pc, #44]	; (8007b10 <__libc_init_array+0x40>)
 8007ae2:	4c0c      	ldr	r4, [pc, #48]	; (8007b14 <__libc_init_array+0x44>)
 8007ae4:	f002 ff44 	bl	800a970 <_init>
 8007ae8:	1b64      	subs	r4, r4, r5
 8007aea:	10a4      	asrs	r4, r4, #2
 8007aec:	2600      	movs	r6, #0
 8007aee:	42a6      	cmp	r6, r4
 8007af0:	d105      	bne.n	8007afe <__libc_init_array+0x2e>
 8007af2:	bd70      	pop	{r4, r5, r6, pc}
 8007af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007af8:	4798      	blx	r3
 8007afa:	3601      	adds	r6, #1
 8007afc:	e7ee      	b.n	8007adc <__libc_init_array+0xc>
 8007afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b02:	4798      	blx	r3
 8007b04:	3601      	adds	r6, #1
 8007b06:	e7f2      	b.n	8007aee <__libc_init_array+0x1e>
 8007b08:	0800b4e4 	.word	0x0800b4e4
 8007b0c:	0800b4e4 	.word	0x0800b4e4
 8007b10:	0800b4e4 	.word	0x0800b4e4
 8007b14:	0800b4e8 	.word	0x0800b4e8

08007b18 <memcpy>:
 8007b18:	440a      	add	r2, r1
 8007b1a:	4291      	cmp	r1, r2
 8007b1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b20:	d100      	bne.n	8007b24 <memcpy+0xc>
 8007b22:	4770      	bx	lr
 8007b24:	b510      	push	{r4, lr}
 8007b26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b2e:	4291      	cmp	r1, r2
 8007b30:	d1f9      	bne.n	8007b26 <memcpy+0xe>
 8007b32:	bd10      	pop	{r4, pc}

08007b34 <memset>:
 8007b34:	4402      	add	r2, r0
 8007b36:	4603      	mov	r3, r0
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d100      	bne.n	8007b3e <memset+0xa>
 8007b3c:	4770      	bx	lr
 8007b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8007b42:	e7f9      	b.n	8007b38 <memset+0x4>

08007b44 <__cvt>:
 8007b44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b48:	ec55 4b10 	vmov	r4, r5, d0
 8007b4c:	2d00      	cmp	r5, #0
 8007b4e:	460e      	mov	r6, r1
 8007b50:	4619      	mov	r1, r3
 8007b52:	462b      	mov	r3, r5
 8007b54:	bfbb      	ittet	lt
 8007b56:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007b5a:	461d      	movlt	r5, r3
 8007b5c:	2300      	movge	r3, #0
 8007b5e:	232d      	movlt	r3, #45	; 0x2d
 8007b60:	700b      	strb	r3, [r1, #0]
 8007b62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007b68:	4691      	mov	r9, r2
 8007b6a:	f023 0820 	bic.w	r8, r3, #32
 8007b6e:	bfbc      	itt	lt
 8007b70:	4622      	movlt	r2, r4
 8007b72:	4614      	movlt	r4, r2
 8007b74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007b78:	d005      	beq.n	8007b86 <__cvt+0x42>
 8007b7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007b7e:	d100      	bne.n	8007b82 <__cvt+0x3e>
 8007b80:	3601      	adds	r6, #1
 8007b82:	2102      	movs	r1, #2
 8007b84:	e000      	b.n	8007b88 <__cvt+0x44>
 8007b86:	2103      	movs	r1, #3
 8007b88:	ab03      	add	r3, sp, #12
 8007b8a:	9301      	str	r3, [sp, #4]
 8007b8c:	ab02      	add	r3, sp, #8
 8007b8e:	9300      	str	r3, [sp, #0]
 8007b90:	ec45 4b10 	vmov	d0, r4, r5
 8007b94:	4653      	mov	r3, sl
 8007b96:	4632      	mov	r2, r6
 8007b98:	f000 fd7a 	bl	8008690 <_dtoa_r>
 8007b9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007ba0:	4607      	mov	r7, r0
 8007ba2:	d102      	bne.n	8007baa <__cvt+0x66>
 8007ba4:	f019 0f01 	tst.w	r9, #1
 8007ba8:	d022      	beq.n	8007bf0 <__cvt+0xac>
 8007baa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007bae:	eb07 0906 	add.w	r9, r7, r6
 8007bb2:	d110      	bne.n	8007bd6 <__cvt+0x92>
 8007bb4:	783b      	ldrb	r3, [r7, #0]
 8007bb6:	2b30      	cmp	r3, #48	; 0x30
 8007bb8:	d10a      	bne.n	8007bd0 <__cvt+0x8c>
 8007bba:	2200      	movs	r2, #0
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	4629      	mov	r1, r5
 8007bc2:	f7f8 ff99 	bl	8000af8 <__aeabi_dcmpeq>
 8007bc6:	b918      	cbnz	r0, 8007bd0 <__cvt+0x8c>
 8007bc8:	f1c6 0601 	rsb	r6, r6, #1
 8007bcc:	f8ca 6000 	str.w	r6, [sl]
 8007bd0:	f8da 3000 	ldr.w	r3, [sl]
 8007bd4:	4499      	add	r9, r3
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	2300      	movs	r3, #0
 8007bda:	4620      	mov	r0, r4
 8007bdc:	4629      	mov	r1, r5
 8007bde:	f7f8 ff8b 	bl	8000af8 <__aeabi_dcmpeq>
 8007be2:	b108      	cbz	r0, 8007be8 <__cvt+0xa4>
 8007be4:	f8cd 900c 	str.w	r9, [sp, #12]
 8007be8:	2230      	movs	r2, #48	; 0x30
 8007bea:	9b03      	ldr	r3, [sp, #12]
 8007bec:	454b      	cmp	r3, r9
 8007bee:	d307      	bcc.n	8007c00 <__cvt+0xbc>
 8007bf0:	9b03      	ldr	r3, [sp, #12]
 8007bf2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007bf4:	1bdb      	subs	r3, r3, r7
 8007bf6:	4638      	mov	r0, r7
 8007bf8:	6013      	str	r3, [r2, #0]
 8007bfa:	b004      	add	sp, #16
 8007bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c00:	1c59      	adds	r1, r3, #1
 8007c02:	9103      	str	r1, [sp, #12]
 8007c04:	701a      	strb	r2, [r3, #0]
 8007c06:	e7f0      	b.n	8007bea <__cvt+0xa6>

08007c08 <__exponent>:
 8007c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	2900      	cmp	r1, #0
 8007c0e:	bfb8      	it	lt
 8007c10:	4249      	neglt	r1, r1
 8007c12:	f803 2b02 	strb.w	r2, [r3], #2
 8007c16:	bfb4      	ite	lt
 8007c18:	222d      	movlt	r2, #45	; 0x2d
 8007c1a:	222b      	movge	r2, #43	; 0x2b
 8007c1c:	2909      	cmp	r1, #9
 8007c1e:	7042      	strb	r2, [r0, #1]
 8007c20:	dd2a      	ble.n	8007c78 <__exponent+0x70>
 8007c22:	f10d 0407 	add.w	r4, sp, #7
 8007c26:	46a4      	mov	ip, r4
 8007c28:	270a      	movs	r7, #10
 8007c2a:	46a6      	mov	lr, r4
 8007c2c:	460a      	mov	r2, r1
 8007c2e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007c32:	fb07 1516 	mls	r5, r7, r6, r1
 8007c36:	3530      	adds	r5, #48	; 0x30
 8007c38:	2a63      	cmp	r2, #99	; 0x63
 8007c3a:	f104 34ff 	add.w	r4, r4, #4294967295
 8007c3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007c42:	4631      	mov	r1, r6
 8007c44:	dcf1      	bgt.n	8007c2a <__exponent+0x22>
 8007c46:	3130      	adds	r1, #48	; 0x30
 8007c48:	f1ae 0502 	sub.w	r5, lr, #2
 8007c4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007c50:	1c44      	adds	r4, r0, #1
 8007c52:	4629      	mov	r1, r5
 8007c54:	4561      	cmp	r1, ip
 8007c56:	d30a      	bcc.n	8007c6e <__exponent+0x66>
 8007c58:	f10d 0209 	add.w	r2, sp, #9
 8007c5c:	eba2 020e 	sub.w	r2, r2, lr
 8007c60:	4565      	cmp	r5, ip
 8007c62:	bf88      	it	hi
 8007c64:	2200      	movhi	r2, #0
 8007c66:	4413      	add	r3, r2
 8007c68:	1a18      	subs	r0, r3, r0
 8007c6a:	b003      	add	sp, #12
 8007c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c72:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007c76:	e7ed      	b.n	8007c54 <__exponent+0x4c>
 8007c78:	2330      	movs	r3, #48	; 0x30
 8007c7a:	3130      	adds	r1, #48	; 0x30
 8007c7c:	7083      	strb	r3, [r0, #2]
 8007c7e:	70c1      	strb	r1, [r0, #3]
 8007c80:	1d03      	adds	r3, r0, #4
 8007c82:	e7f1      	b.n	8007c68 <__exponent+0x60>

08007c84 <_printf_float>:
 8007c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c88:	ed2d 8b02 	vpush	{d8}
 8007c8c:	b08d      	sub	sp, #52	; 0x34
 8007c8e:	460c      	mov	r4, r1
 8007c90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007c94:	4616      	mov	r6, r2
 8007c96:	461f      	mov	r7, r3
 8007c98:	4605      	mov	r5, r0
 8007c9a:	f001 fae5 	bl	8009268 <_localeconv_r>
 8007c9e:	f8d0 a000 	ldr.w	sl, [r0]
 8007ca2:	4650      	mov	r0, sl
 8007ca4:	f7f8 faa6 	bl	80001f4 <strlen>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	930a      	str	r3, [sp, #40]	; 0x28
 8007cac:	6823      	ldr	r3, [r4, #0]
 8007cae:	9305      	str	r3, [sp, #20]
 8007cb0:	f8d8 3000 	ldr.w	r3, [r8]
 8007cb4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007cb8:	3307      	adds	r3, #7
 8007cba:	f023 0307 	bic.w	r3, r3, #7
 8007cbe:	f103 0208 	add.w	r2, r3, #8
 8007cc2:	f8c8 2000 	str.w	r2, [r8]
 8007cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007cce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007cd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007cd6:	9307      	str	r3, [sp, #28]
 8007cd8:	f8cd 8018 	str.w	r8, [sp, #24]
 8007cdc:	ee08 0a10 	vmov	s16, r0
 8007ce0:	4b9f      	ldr	r3, [pc, #636]	; (8007f60 <_printf_float+0x2dc>)
 8007ce2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8007cea:	f7f8 ff37 	bl	8000b5c <__aeabi_dcmpun>
 8007cee:	bb88      	cbnz	r0, 8007d54 <_printf_float+0xd0>
 8007cf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cf4:	4b9a      	ldr	r3, [pc, #616]	; (8007f60 <_printf_float+0x2dc>)
 8007cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8007cfa:	f7f8 ff11 	bl	8000b20 <__aeabi_dcmple>
 8007cfe:	bb48      	cbnz	r0, 8007d54 <_printf_float+0xd0>
 8007d00:	2200      	movs	r2, #0
 8007d02:	2300      	movs	r3, #0
 8007d04:	4640      	mov	r0, r8
 8007d06:	4649      	mov	r1, r9
 8007d08:	f7f8 ff00 	bl	8000b0c <__aeabi_dcmplt>
 8007d0c:	b110      	cbz	r0, 8007d14 <_printf_float+0x90>
 8007d0e:	232d      	movs	r3, #45	; 0x2d
 8007d10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d14:	4b93      	ldr	r3, [pc, #588]	; (8007f64 <_printf_float+0x2e0>)
 8007d16:	4894      	ldr	r0, [pc, #592]	; (8007f68 <_printf_float+0x2e4>)
 8007d18:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007d1c:	bf94      	ite	ls
 8007d1e:	4698      	movls	r8, r3
 8007d20:	4680      	movhi	r8, r0
 8007d22:	2303      	movs	r3, #3
 8007d24:	6123      	str	r3, [r4, #16]
 8007d26:	9b05      	ldr	r3, [sp, #20]
 8007d28:	f023 0204 	bic.w	r2, r3, #4
 8007d2c:	6022      	str	r2, [r4, #0]
 8007d2e:	f04f 0900 	mov.w	r9, #0
 8007d32:	9700      	str	r7, [sp, #0]
 8007d34:	4633      	mov	r3, r6
 8007d36:	aa0b      	add	r2, sp, #44	; 0x2c
 8007d38:	4621      	mov	r1, r4
 8007d3a:	4628      	mov	r0, r5
 8007d3c:	f000 f9d8 	bl	80080f0 <_printf_common>
 8007d40:	3001      	adds	r0, #1
 8007d42:	f040 8090 	bne.w	8007e66 <_printf_float+0x1e2>
 8007d46:	f04f 30ff 	mov.w	r0, #4294967295
 8007d4a:	b00d      	add	sp, #52	; 0x34
 8007d4c:	ecbd 8b02 	vpop	{d8}
 8007d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d54:	4642      	mov	r2, r8
 8007d56:	464b      	mov	r3, r9
 8007d58:	4640      	mov	r0, r8
 8007d5a:	4649      	mov	r1, r9
 8007d5c:	f7f8 fefe 	bl	8000b5c <__aeabi_dcmpun>
 8007d60:	b140      	cbz	r0, 8007d74 <_printf_float+0xf0>
 8007d62:	464b      	mov	r3, r9
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	bfbc      	itt	lt
 8007d68:	232d      	movlt	r3, #45	; 0x2d
 8007d6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007d6e:	487f      	ldr	r0, [pc, #508]	; (8007f6c <_printf_float+0x2e8>)
 8007d70:	4b7f      	ldr	r3, [pc, #508]	; (8007f70 <_printf_float+0x2ec>)
 8007d72:	e7d1      	b.n	8007d18 <_printf_float+0x94>
 8007d74:	6863      	ldr	r3, [r4, #4]
 8007d76:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007d7a:	9206      	str	r2, [sp, #24]
 8007d7c:	1c5a      	adds	r2, r3, #1
 8007d7e:	d13f      	bne.n	8007e00 <_printf_float+0x17c>
 8007d80:	2306      	movs	r3, #6
 8007d82:	6063      	str	r3, [r4, #4]
 8007d84:	9b05      	ldr	r3, [sp, #20]
 8007d86:	6861      	ldr	r1, [r4, #4]
 8007d88:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	9303      	str	r3, [sp, #12]
 8007d90:	ab0a      	add	r3, sp, #40	; 0x28
 8007d92:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007d96:	ab09      	add	r3, sp, #36	; 0x24
 8007d98:	ec49 8b10 	vmov	d0, r8, r9
 8007d9c:	9300      	str	r3, [sp, #0]
 8007d9e:	6022      	str	r2, [r4, #0]
 8007da0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007da4:	4628      	mov	r0, r5
 8007da6:	f7ff fecd 	bl	8007b44 <__cvt>
 8007daa:	9b06      	ldr	r3, [sp, #24]
 8007dac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007dae:	2b47      	cmp	r3, #71	; 0x47
 8007db0:	4680      	mov	r8, r0
 8007db2:	d108      	bne.n	8007dc6 <_printf_float+0x142>
 8007db4:	1cc8      	adds	r0, r1, #3
 8007db6:	db02      	blt.n	8007dbe <_printf_float+0x13a>
 8007db8:	6863      	ldr	r3, [r4, #4]
 8007dba:	4299      	cmp	r1, r3
 8007dbc:	dd41      	ble.n	8007e42 <_printf_float+0x1be>
 8007dbe:	f1ab 0b02 	sub.w	fp, fp, #2
 8007dc2:	fa5f fb8b 	uxtb.w	fp, fp
 8007dc6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007dca:	d820      	bhi.n	8007e0e <_printf_float+0x18a>
 8007dcc:	3901      	subs	r1, #1
 8007dce:	465a      	mov	r2, fp
 8007dd0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007dd4:	9109      	str	r1, [sp, #36]	; 0x24
 8007dd6:	f7ff ff17 	bl	8007c08 <__exponent>
 8007dda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ddc:	1813      	adds	r3, r2, r0
 8007dde:	2a01      	cmp	r2, #1
 8007de0:	4681      	mov	r9, r0
 8007de2:	6123      	str	r3, [r4, #16]
 8007de4:	dc02      	bgt.n	8007dec <_printf_float+0x168>
 8007de6:	6822      	ldr	r2, [r4, #0]
 8007de8:	07d2      	lsls	r2, r2, #31
 8007dea:	d501      	bpl.n	8007df0 <_printf_float+0x16c>
 8007dec:	3301      	adds	r3, #1
 8007dee:	6123      	str	r3, [r4, #16]
 8007df0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d09c      	beq.n	8007d32 <_printf_float+0xae>
 8007df8:	232d      	movs	r3, #45	; 0x2d
 8007dfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007dfe:	e798      	b.n	8007d32 <_printf_float+0xae>
 8007e00:	9a06      	ldr	r2, [sp, #24]
 8007e02:	2a47      	cmp	r2, #71	; 0x47
 8007e04:	d1be      	bne.n	8007d84 <_printf_float+0x100>
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d1bc      	bne.n	8007d84 <_printf_float+0x100>
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e7b9      	b.n	8007d82 <_printf_float+0xfe>
 8007e0e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007e12:	d118      	bne.n	8007e46 <_printf_float+0x1c2>
 8007e14:	2900      	cmp	r1, #0
 8007e16:	6863      	ldr	r3, [r4, #4]
 8007e18:	dd0b      	ble.n	8007e32 <_printf_float+0x1ae>
 8007e1a:	6121      	str	r1, [r4, #16]
 8007e1c:	b913      	cbnz	r3, 8007e24 <_printf_float+0x1a0>
 8007e1e:	6822      	ldr	r2, [r4, #0]
 8007e20:	07d0      	lsls	r0, r2, #31
 8007e22:	d502      	bpl.n	8007e2a <_printf_float+0x1a6>
 8007e24:	3301      	adds	r3, #1
 8007e26:	440b      	add	r3, r1
 8007e28:	6123      	str	r3, [r4, #16]
 8007e2a:	65a1      	str	r1, [r4, #88]	; 0x58
 8007e2c:	f04f 0900 	mov.w	r9, #0
 8007e30:	e7de      	b.n	8007df0 <_printf_float+0x16c>
 8007e32:	b913      	cbnz	r3, 8007e3a <_printf_float+0x1b6>
 8007e34:	6822      	ldr	r2, [r4, #0]
 8007e36:	07d2      	lsls	r2, r2, #31
 8007e38:	d501      	bpl.n	8007e3e <_printf_float+0x1ba>
 8007e3a:	3302      	adds	r3, #2
 8007e3c:	e7f4      	b.n	8007e28 <_printf_float+0x1a4>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e7f2      	b.n	8007e28 <_printf_float+0x1a4>
 8007e42:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e48:	4299      	cmp	r1, r3
 8007e4a:	db05      	blt.n	8007e58 <_printf_float+0x1d4>
 8007e4c:	6823      	ldr	r3, [r4, #0]
 8007e4e:	6121      	str	r1, [r4, #16]
 8007e50:	07d8      	lsls	r0, r3, #31
 8007e52:	d5ea      	bpl.n	8007e2a <_printf_float+0x1a6>
 8007e54:	1c4b      	adds	r3, r1, #1
 8007e56:	e7e7      	b.n	8007e28 <_printf_float+0x1a4>
 8007e58:	2900      	cmp	r1, #0
 8007e5a:	bfd4      	ite	le
 8007e5c:	f1c1 0202 	rsble	r2, r1, #2
 8007e60:	2201      	movgt	r2, #1
 8007e62:	4413      	add	r3, r2
 8007e64:	e7e0      	b.n	8007e28 <_printf_float+0x1a4>
 8007e66:	6823      	ldr	r3, [r4, #0]
 8007e68:	055a      	lsls	r2, r3, #21
 8007e6a:	d407      	bmi.n	8007e7c <_printf_float+0x1f8>
 8007e6c:	6923      	ldr	r3, [r4, #16]
 8007e6e:	4642      	mov	r2, r8
 8007e70:	4631      	mov	r1, r6
 8007e72:	4628      	mov	r0, r5
 8007e74:	47b8      	blx	r7
 8007e76:	3001      	adds	r0, #1
 8007e78:	d12c      	bne.n	8007ed4 <_printf_float+0x250>
 8007e7a:	e764      	b.n	8007d46 <_printf_float+0xc2>
 8007e7c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007e80:	f240 80e0 	bls.w	8008044 <_printf_float+0x3c0>
 8007e84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e88:	2200      	movs	r2, #0
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	f7f8 fe34 	bl	8000af8 <__aeabi_dcmpeq>
 8007e90:	2800      	cmp	r0, #0
 8007e92:	d034      	beq.n	8007efe <_printf_float+0x27a>
 8007e94:	4a37      	ldr	r2, [pc, #220]	; (8007f74 <_printf_float+0x2f0>)
 8007e96:	2301      	movs	r3, #1
 8007e98:	4631      	mov	r1, r6
 8007e9a:	4628      	mov	r0, r5
 8007e9c:	47b8      	blx	r7
 8007e9e:	3001      	adds	r0, #1
 8007ea0:	f43f af51 	beq.w	8007d46 <_printf_float+0xc2>
 8007ea4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ea8:	429a      	cmp	r2, r3
 8007eaa:	db02      	blt.n	8007eb2 <_printf_float+0x22e>
 8007eac:	6823      	ldr	r3, [r4, #0]
 8007eae:	07d8      	lsls	r0, r3, #31
 8007eb0:	d510      	bpl.n	8007ed4 <_printf_float+0x250>
 8007eb2:	ee18 3a10 	vmov	r3, s16
 8007eb6:	4652      	mov	r2, sl
 8007eb8:	4631      	mov	r1, r6
 8007eba:	4628      	mov	r0, r5
 8007ebc:	47b8      	blx	r7
 8007ebe:	3001      	adds	r0, #1
 8007ec0:	f43f af41 	beq.w	8007d46 <_printf_float+0xc2>
 8007ec4:	f04f 0800 	mov.w	r8, #0
 8007ec8:	f104 091a 	add.w	r9, r4, #26
 8007ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ece:	3b01      	subs	r3, #1
 8007ed0:	4543      	cmp	r3, r8
 8007ed2:	dc09      	bgt.n	8007ee8 <_printf_float+0x264>
 8007ed4:	6823      	ldr	r3, [r4, #0]
 8007ed6:	079b      	lsls	r3, r3, #30
 8007ed8:	f100 8105 	bmi.w	80080e6 <_printf_float+0x462>
 8007edc:	68e0      	ldr	r0, [r4, #12]
 8007ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ee0:	4298      	cmp	r0, r3
 8007ee2:	bfb8      	it	lt
 8007ee4:	4618      	movlt	r0, r3
 8007ee6:	e730      	b.n	8007d4a <_printf_float+0xc6>
 8007ee8:	2301      	movs	r3, #1
 8007eea:	464a      	mov	r2, r9
 8007eec:	4631      	mov	r1, r6
 8007eee:	4628      	mov	r0, r5
 8007ef0:	47b8      	blx	r7
 8007ef2:	3001      	adds	r0, #1
 8007ef4:	f43f af27 	beq.w	8007d46 <_printf_float+0xc2>
 8007ef8:	f108 0801 	add.w	r8, r8, #1
 8007efc:	e7e6      	b.n	8007ecc <_printf_float+0x248>
 8007efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	dc39      	bgt.n	8007f78 <_printf_float+0x2f4>
 8007f04:	4a1b      	ldr	r2, [pc, #108]	; (8007f74 <_printf_float+0x2f0>)
 8007f06:	2301      	movs	r3, #1
 8007f08:	4631      	mov	r1, r6
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	47b8      	blx	r7
 8007f0e:	3001      	adds	r0, #1
 8007f10:	f43f af19 	beq.w	8007d46 <_printf_float+0xc2>
 8007f14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	d102      	bne.n	8007f22 <_printf_float+0x29e>
 8007f1c:	6823      	ldr	r3, [r4, #0]
 8007f1e:	07d9      	lsls	r1, r3, #31
 8007f20:	d5d8      	bpl.n	8007ed4 <_printf_float+0x250>
 8007f22:	ee18 3a10 	vmov	r3, s16
 8007f26:	4652      	mov	r2, sl
 8007f28:	4631      	mov	r1, r6
 8007f2a:	4628      	mov	r0, r5
 8007f2c:	47b8      	blx	r7
 8007f2e:	3001      	adds	r0, #1
 8007f30:	f43f af09 	beq.w	8007d46 <_printf_float+0xc2>
 8007f34:	f04f 0900 	mov.w	r9, #0
 8007f38:	f104 0a1a 	add.w	sl, r4, #26
 8007f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f3e:	425b      	negs	r3, r3
 8007f40:	454b      	cmp	r3, r9
 8007f42:	dc01      	bgt.n	8007f48 <_printf_float+0x2c4>
 8007f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f46:	e792      	b.n	8007e6e <_printf_float+0x1ea>
 8007f48:	2301      	movs	r3, #1
 8007f4a:	4652      	mov	r2, sl
 8007f4c:	4631      	mov	r1, r6
 8007f4e:	4628      	mov	r0, r5
 8007f50:	47b8      	blx	r7
 8007f52:	3001      	adds	r0, #1
 8007f54:	f43f aef7 	beq.w	8007d46 <_printf_float+0xc2>
 8007f58:	f109 0901 	add.w	r9, r9, #1
 8007f5c:	e7ee      	b.n	8007f3c <_printf_float+0x2b8>
 8007f5e:	bf00      	nop
 8007f60:	7fefffff 	.word	0x7fefffff
 8007f64:	0800b0f8 	.word	0x0800b0f8
 8007f68:	0800b0fc 	.word	0x0800b0fc
 8007f6c:	0800b104 	.word	0x0800b104
 8007f70:	0800b100 	.word	0x0800b100
 8007f74:	0800b108 	.word	0x0800b108
 8007f78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	bfa8      	it	ge
 8007f80:	461a      	movge	r2, r3
 8007f82:	2a00      	cmp	r2, #0
 8007f84:	4691      	mov	r9, r2
 8007f86:	dc37      	bgt.n	8007ff8 <_printf_float+0x374>
 8007f88:	f04f 0b00 	mov.w	fp, #0
 8007f8c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f90:	f104 021a 	add.w	r2, r4, #26
 8007f94:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007f96:	9305      	str	r3, [sp, #20]
 8007f98:	eba3 0309 	sub.w	r3, r3, r9
 8007f9c:	455b      	cmp	r3, fp
 8007f9e:	dc33      	bgt.n	8008008 <_printf_float+0x384>
 8007fa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	db3b      	blt.n	8008020 <_printf_float+0x39c>
 8007fa8:	6823      	ldr	r3, [r4, #0]
 8007faa:	07da      	lsls	r2, r3, #31
 8007fac:	d438      	bmi.n	8008020 <_printf_float+0x39c>
 8007fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007fb0:	9b05      	ldr	r3, [sp, #20]
 8007fb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fb4:	1ad3      	subs	r3, r2, r3
 8007fb6:	eba2 0901 	sub.w	r9, r2, r1
 8007fba:	4599      	cmp	r9, r3
 8007fbc:	bfa8      	it	ge
 8007fbe:	4699      	movge	r9, r3
 8007fc0:	f1b9 0f00 	cmp.w	r9, #0
 8007fc4:	dc35      	bgt.n	8008032 <_printf_float+0x3ae>
 8007fc6:	f04f 0800 	mov.w	r8, #0
 8007fca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007fce:	f104 0a1a 	add.w	sl, r4, #26
 8007fd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fd6:	1a9b      	subs	r3, r3, r2
 8007fd8:	eba3 0309 	sub.w	r3, r3, r9
 8007fdc:	4543      	cmp	r3, r8
 8007fde:	f77f af79 	ble.w	8007ed4 <_printf_float+0x250>
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	4652      	mov	r2, sl
 8007fe6:	4631      	mov	r1, r6
 8007fe8:	4628      	mov	r0, r5
 8007fea:	47b8      	blx	r7
 8007fec:	3001      	adds	r0, #1
 8007fee:	f43f aeaa 	beq.w	8007d46 <_printf_float+0xc2>
 8007ff2:	f108 0801 	add.w	r8, r8, #1
 8007ff6:	e7ec      	b.n	8007fd2 <_printf_float+0x34e>
 8007ff8:	4613      	mov	r3, r2
 8007ffa:	4631      	mov	r1, r6
 8007ffc:	4642      	mov	r2, r8
 8007ffe:	4628      	mov	r0, r5
 8008000:	47b8      	blx	r7
 8008002:	3001      	adds	r0, #1
 8008004:	d1c0      	bne.n	8007f88 <_printf_float+0x304>
 8008006:	e69e      	b.n	8007d46 <_printf_float+0xc2>
 8008008:	2301      	movs	r3, #1
 800800a:	4631      	mov	r1, r6
 800800c:	4628      	mov	r0, r5
 800800e:	9205      	str	r2, [sp, #20]
 8008010:	47b8      	blx	r7
 8008012:	3001      	adds	r0, #1
 8008014:	f43f ae97 	beq.w	8007d46 <_printf_float+0xc2>
 8008018:	9a05      	ldr	r2, [sp, #20]
 800801a:	f10b 0b01 	add.w	fp, fp, #1
 800801e:	e7b9      	b.n	8007f94 <_printf_float+0x310>
 8008020:	ee18 3a10 	vmov	r3, s16
 8008024:	4652      	mov	r2, sl
 8008026:	4631      	mov	r1, r6
 8008028:	4628      	mov	r0, r5
 800802a:	47b8      	blx	r7
 800802c:	3001      	adds	r0, #1
 800802e:	d1be      	bne.n	8007fae <_printf_float+0x32a>
 8008030:	e689      	b.n	8007d46 <_printf_float+0xc2>
 8008032:	9a05      	ldr	r2, [sp, #20]
 8008034:	464b      	mov	r3, r9
 8008036:	4442      	add	r2, r8
 8008038:	4631      	mov	r1, r6
 800803a:	4628      	mov	r0, r5
 800803c:	47b8      	blx	r7
 800803e:	3001      	adds	r0, #1
 8008040:	d1c1      	bne.n	8007fc6 <_printf_float+0x342>
 8008042:	e680      	b.n	8007d46 <_printf_float+0xc2>
 8008044:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008046:	2a01      	cmp	r2, #1
 8008048:	dc01      	bgt.n	800804e <_printf_float+0x3ca>
 800804a:	07db      	lsls	r3, r3, #31
 800804c:	d538      	bpl.n	80080c0 <_printf_float+0x43c>
 800804e:	2301      	movs	r3, #1
 8008050:	4642      	mov	r2, r8
 8008052:	4631      	mov	r1, r6
 8008054:	4628      	mov	r0, r5
 8008056:	47b8      	blx	r7
 8008058:	3001      	adds	r0, #1
 800805a:	f43f ae74 	beq.w	8007d46 <_printf_float+0xc2>
 800805e:	ee18 3a10 	vmov	r3, s16
 8008062:	4652      	mov	r2, sl
 8008064:	4631      	mov	r1, r6
 8008066:	4628      	mov	r0, r5
 8008068:	47b8      	blx	r7
 800806a:	3001      	adds	r0, #1
 800806c:	f43f ae6b 	beq.w	8007d46 <_printf_float+0xc2>
 8008070:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008074:	2200      	movs	r2, #0
 8008076:	2300      	movs	r3, #0
 8008078:	f7f8 fd3e 	bl	8000af8 <__aeabi_dcmpeq>
 800807c:	b9d8      	cbnz	r0, 80080b6 <_printf_float+0x432>
 800807e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008080:	f108 0201 	add.w	r2, r8, #1
 8008084:	3b01      	subs	r3, #1
 8008086:	4631      	mov	r1, r6
 8008088:	4628      	mov	r0, r5
 800808a:	47b8      	blx	r7
 800808c:	3001      	adds	r0, #1
 800808e:	d10e      	bne.n	80080ae <_printf_float+0x42a>
 8008090:	e659      	b.n	8007d46 <_printf_float+0xc2>
 8008092:	2301      	movs	r3, #1
 8008094:	4652      	mov	r2, sl
 8008096:	4631      	mov	r1, r6
 8008098:	4628      	mov	r0, r5
 800809a:	47b8      	blx	r7
 800809c:	3001      	adds	r0, #1
 800809e:	f43f ae52 	beq.w	8007d46 <_printf_float+0xc2>
 80080a2:	f108 0801 	add.w	r8, r8, #1
 80080a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080a8:	3b01      	subs	r3, #1
 80080aa:	4543      	cmp	r3, r8
 80080ac:	dcf1      	bgt.n	8008092 <_printf_float+0x40e>
 80080ae:	464b      	mov	r3, r9
 80080b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80080b4:	e6dc      	b.n	8007e70 <_printf_float+0x1ec>
 80080b6:	f04f 0800 	mov.w	r8, #0
 80080ba:	f104 0a1a 	add.w	sl, r4, #26
 80080be:	e7f2      	b.n	80080a6 <_printf_float+0x422>
 80080c0:	2301      	movs	r3, #1
 80080c2:	4642      	mov	r2, r8
 80080c4:	e7df      	b.n	8008086 <_printf_float+0x402>
 80080c6:	2301      	movs	r3, #1
 80080c8:	464a      	mov	r2, r9
 80080ca:	4631      	mov	r1, r6
 80080cc:	4628      	mov	r0, r5
 80080ce:	47b8      	blx	r7
 80080d0:	3001      	adds	r0, #1
 80080d2:	f43f ae38 	beq.w	8007d46 <_printf_float+0xc2>
 80080d6:	f108 0801 	add.w	r8, r8, #1
 80080da:	68e3      	ldr	r3, [r4, #12]
 80080dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80080de:	1a5b      	subs	r3, r3, r1
 80080e0:	4543      	cmp	r3, r8
 80080e2:	dcf0      	bgt.n	80080c6 <_printf_float+0x442>
 80080e4:	e6fa      	b.n	8007edc <_printf_float+0x258>
 80080e6:	f04f 0800 	mov.w	r8, #0
 80080ea:	f104 0919 	add.w	r9, r4, #25
 80080ee:	e7f4      	b.n	80080da <_printf_float+0x456>

080080f0 <_printf_common>:
 80080f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080f4:	4616      	mov	r6, r2
 80080f6:	4699      	mov	r9, r3
 80080f8:	688a      	ldr	r2, [r1, #8]
 80080fa:	690b      	ldr	r3, [r1, #16]
 80080fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008100:	4293      	cmp	r3, r2
 8008102:	bfb8      	it	lt
 8008104:	4613      	movlt	r3, r2
 8008106:	6033      	str	r3, [r6, #0]
 8008108:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800810c:	4607      	mov	r7, r0
 800810e:	460c      	mov	r4, r1
 8008110:	b10a      	cbz	r2, 8008116 <_printf_common+0x26>
 8008112:	3301      	adds	r3, #1
 8008114:	6033      	str	r3, [r6, #0]
 8008116:	6823      	ldr	r3, [r4, #0]
 8008118:	0699      	lsls	r1, r3, #26
 800811a:	bf42      	ittt	mi
 800811c:	6833      	ldrmi	r3, [r6, #0]
 800811e:	3302      	addmi	r3, #2
 8008120:	6033      	strmi	r3, [r6, #0]
 8008122:	6825      	ldr	r5, [r4, #0]
 8008124:	f015 0506 	ands.w	r5, r5, #6
 8008128:	d106      	bne.n	8008138 <_printf_common+0x48>
 800812a:	f104 0a19 	add.w	sl, r4, #25
 800812e:	68e3      	ldr	r3, [r4, #12]
 8008130:	6832      	ldr	r2, [r6, #0]
 8008132:	1a9b      	subs	r3, r3, r2
 8008134:	42ab      	cmp	r3, r5
 8008136:	dc26      	bgt.n	8008186 <_printf_common+0x96>
 8008138:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800813c:	1e13      	subs	r3, r2, #0
 800813e:	6822      	ldr	r2, [r4, #0]
 8008140:	bf18      	it	ne
 8008142:	2301      	movne	r3, #1
 8008144:	0692      	lsls	r2, r2, #26
 8008146:	d42b      	bmi.n	80081a0 <_printf_common+0xb0>
 8008148:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800814c:	4649      	mov	r1, r9
 800814e:	4638      	mov	r0, r7
 8008150:	47c0      	blx	r8
 8008152:	3001      	adds	r0, #1
 8008154:	d01e      	beq.n	8008194 <_printf_common+0xa4>
 8008156:	6823      	ldr	r3, [r4, #0]
 8008158:	68e5      	ldr	r5, [r4, #12]
 800815a:	6832      	ldr	r2, [r6, #0]
 800815c:	f003 0306 	and.w	r3, r3, #6
 8008160:	2b04      	cmp	r3, #4
 8008162:	bf08      	it	eq
 8008164:	1aad      	subeq	r5, r5, r2
 8008166:	68a3      	ldr	r3, [r4, #8]
 8008168:	6922      	ldr	r2, [r4, #16]
 800816a:	bf0c      	ite	eq
 800816c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008170:	2500      	movne	r5, #0
 8008172:	4293      	cmp	r3, r2
 8008174:	bfc4      	itt	gt
 8008176:	1a9b      	subgt	r3, r3, r2
 8008178:	18ed      	addgt	r5, r5, r3
 800817a:	2600      	movs	r6, #0
 800817c:	341a      	adds	r4, #26
 800817e:	42b5      	cmp	r5, r6
 8008180:	d11a      	bne.n	80081b8 <_printf_common+0xc8>
 8008182:	2000      	movs	r0, #0
 8008184:	e008      	b.n	8008198 <_printf_common+0xa8>
 8008186:	2301      	movs	r3, #1
 8008188:	4652      	mov	r2, sl
 800818a:	4649      	mov	r1, r9
 800818c:	4638      	mov	r0, r7
 800818e:	47c0      	blx	r8
 8008190:	3001      	adds	r0, #1
 8008192:	d103      	bne.n	800819c <_printf_common+0xac>
 8008194:	f04f 30ff 	mov.w	r0, #4294967295
 8008198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800819c:	3501      	adds	r5, #1
 800819e:	e7c6      	b.n	800812e <_printf_common+0x3e>
 80081a0:	18e1      	adds	r1, r4, r3
 80081a2:	1c5a      	adds	r2, r3, #1
 80081a4:	2030      	movs	r0, #48	; 0x30
 80081a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081aa:	4422      	add	r2, r4
 80081ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081b4:	3302      	adds	r3, #2
 80081b6:	e7c7      	b.n	8008148 <_printf_common+0x58>
 80081b8:	2301      	movs	r3, #1
 80081ba:	4622      	mov	r2, r4
 80081bc:	4649      	mov	r1, r9
 80081be:	4638      	mov	r0, r7
 80081c0:	47c0      	blx	r8
 80081c2:	3001      	adds	r0, #1
 80081c4:	d0e6      	beq.n	8008194 <_printf_common+0xa4>
 80081c6:	3601      	adds	r6, #1
 80081c8:	e7d9      	b.n	800817e <_printf_common+0x8e>
	...

080081cc <_printf_i>:
 80081cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081d0:	460c      	mov	r4, r1
 80081d2:	4691      	mov	r9, r2
 80081d4:	7e27      	ldrb	r7, [r4, #24]
 80081d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80081d8:	2f78      	cmp	r7, #120	; 0x78
 80081da:	4680      	mov	r8, r0
 80081dc:	469a      	mov	sl, r3
 80081de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80081e2:	d807      	bhi.n	80081f4 <_printf_i+0x28>
 80081e4:	2f62      	cmp	r7, #98	; 0x62
 80081e6:	d80a      	bhi.n	80081fe <_printf_i+0x32>
 80081e8:	2f00      	cmp	r7, #0
 80081ea:	f000 80d8 	beq.w	800839e <_printf_i+0x1d2>
 80081ee:	2f58      	cmp	r7, #88	; 0x58
 80081f0:	f000 80a3 	beq.w	800833a <_printf_i+0x16e>
 80081f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80081f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80081fc:	e03a      	b.n	8008274 <_printf_i+0xa8>
 80081fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008202:	2b15      	cmp	r3, #21
 8008204:	d8f6      	bhi.n	80081f4 <_printf_i+0x28>
 8008206:	a001      	add	r0, pc, #4	; (adr r0, 800820c <_printf_i+0x40>)
 8008208:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800820c:	08008265 	.word	0x08008265
 8008210:	08008279 	.word	0x08008279
 8008214:	080081f5 	.word	0x080081f5
 8008218:	080081f5 	.word	0x080081f5
 800821c:	080081f5 	.word	0x080081f5
 8008220:	080081f5 	.word	0x080081f5
 8008224:	08008279 	.word	0x08008279
 8008228:	080081f5 	.word	0x080081f5
 800822c:	080081f5 	.word	0x080081f5
 8008230:	080081f5 	.word	0x080081f5
 8008234:	080081f5 	.word	0x080081f5
 8008238:	08008385 	.word	0x08008385
 800823c:	080082a9 	.word	0x080082a9
 8008240:	08008367 	.word	0x08008367
 8008244:	080081f5 	.word	0x080081f5
 8008248:	080081f5 	.word	0x080081f5
 800824c:	080083a7 	.word	0x080083a7
 8008250:	080081f5 	.word	0x080081f5
 8008254:	080082a9 	.word	0x080082a9
 8008258:	080081f5 	.word	0x080081f5
 800825c:	080081f5 	.word	0x080081f5
 8008260:	0800836f 	.word	0x0800836f
 8008264:	680b      	ldr	r3, [r1, #0]
 8008266:	1d1a      	adds	r2, r3, #4
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	600a      	str	r2, [r1, #0]
 800826c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008270:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008274:	2301      	movs	r3, #1
 8008276:	e0a3      	b.n	80083c0 <_printf_i+0x1f4>
 8008278:	6825      	ldr	r5, [r4, #0]
 800827a:	6808      	ldr	r0, [r1, #0]
 800827c:	062e      	lsls	r6, r5, #24
 800827e:	f100 0304 	add.w	r3, r0, #4
 8008282:	d50a      	bpl.n	800829a <_printf_i+0xce>
 8008284:	6805      	ldr	r5, [r0, #0]
 8008286:	600b      	str	r3, [r1, #0]
 8008288:	2d00      	cmp	r5, #0
 800828a:	da03      	bge.n	8008294 <_printf_i+0xc8>
 800828c:	232d      	movs	r3, #45	; 0x2d
 800828e:	426d      	negs	r5, r5
 8008290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008294:	485e      	ldr	r0, [pc, #376]	; (8008410 <_printf_i+0x244>)
 8008296:	230a      	movs	r3, #10
 8008298:	e019      	b.n	80082ce <_printf_i+0x102>
 800829a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800829e:	6805      	ldr	r5, [r0, #0]
 80082a0:	600b      	str	r3, [r1, #0]
 80082a2:	bf18      	it	ne
 80082a4:	b22d      	sxthne	r5, r5
 80082a6:	e7ef      	b.n	8008288 <_printf_i+0xbc>
 80082a8:	680b      	ldr	r3, [r1, #0]
 80082aa:	6825      	ldr	r5, [r4, #0]
 80082ac:	1d18      	adds	r0, r3, #4
 80082ae:	6008      	str	r0, [r1, #0]
 80082b0:	0628      	lsls	r0, r5, #24
 80082b2:	d501      	bpl.n	80082b8 <_printf_i+0xec>
 80082b4:	681d      	ldr	r5, [r3, #0]
 80082b6:	e002      	b.n	80082be <_printf_i+0xf2>
 80082b8:	0669      	lsls	r1, r5, #25
 80082ba:	d5fb      	bpl.n	80082b4 <_printf_i+0xe8>
 80082bc:	881d      	ldrh	r5, [r3, #0]
 80082be:	4854      	ldr	r0, [pc, #336]	; (8008410 <_printf_i+0x244>)
 80082c0:	2f6f      	cmp	r7, #111	; 0x6f
 80082c2:	bf0c      	ite	eq
 80082c4:	2308      	moveq	r3, #8
 80082c6:	230a      	movne	r3, #10
 80082c8:	2100      	movs	r1, #0
 80082ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80082ce:	6866      	ldr	r6, [r4, #4]
 80082d0:	60a6      	str	r6, [r4, #8]
 80082d2:	2e00      	cmp	r6, #0
 80082d4:	bfa2      	ittt	ge
 80082d6:	6821      	ldrge	r1, [r4, #0]
 80082d8:	f021 0104 	bicge.w	r1, r1, #4
 80082dc:	6021      	strge	r1, [r4, #0]
 80082de:	b90d      	cbnz	r5, 80082e4 <_printf_i+0x118>
 80082e0:	2e00      	cmp	r6, #0
 80082e2:	d04d      	beq.n	8008380 <_printf_i+0x1b4>
 80082e4:	4616      	mov	r6, r2
 80082e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80082ea:	fb03 5711 	mls	r7, r3, r1, r5
 80082ee:	5dc7      	ldrb	r7, [r0, r7]
 80082f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80082f4:	462f      	mov	r7, r5
 80082f6:	42bb      	cmp	r3, r7
 80082f8:	460d      	mov	r5, r1
 80082fa:	d9f4      	bls.n	80082e6 <_printf_i+0x11a>
 80082fc:	2b08      	cmp	r3, #8
 80082fe:	d10b      	bne.n	8008318 <_printf_i+0x14c>
 8008300:	6823      	ldr	r3, [r4, #0]
 8008302:	07df      	lsls	r7, r3, #31
 8008304:	d508      	bpl.n	8008318 <_printf_i+0x14c>
 8008306:	6923      	ldr	r3, [r4, #16]
 8008308:	6861      	ldr	r1, [r4, #4]
 800830a:	4299      	cmp	r1, r3
 800830c:	bfde      	ittt	le
 800830e:	2330      	movle	r3, #48	; 0x30
 8008310:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008314:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008318:	1b92      	subs	r2, r2, r6
 800831a:	6122      	str	r2, [r4, #16]
 800831c:	f8cd a000 	str.w	sl, [sp]
 8008320:	464b      	mov	r3, r9
 8008322:	aa03      	add	r2, sp, #12
 8008324:	4621      	mov	r1, r4
 8008326:	4640      	mov	r0, r8
 8008328:	f7ff fee2 	bl	80080f0 <_printf_common>
 800832c:	3001      	adds	r0, #1
 800832e:	d14c      	bne.n	80083ca <_printf_i+0x1fe>
 8008330:	f04f 30ff 	mov.w	r0, #4294967295
 8008334:	b004      	add	sp, #16
 8008336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800833a:	4835      	ldr	r0, [pc, #212]	; (8008410 <_printf_i+0x244>)
 800833c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008340:	6823      	ldr	r3, [r4, #0]
 8008342:	680e      	ldr	r6, [r1, #0]
 8008344:	061f      	lsls	r7, r3, #24
 8008346:	f856 5b04 	ldr.w	r5, [r6], #4
 800834a:	600e      	str	r6, [r1, #0]
 800834c:	d514      	bpl.n	8008378 <_printf_i+0x1ac>
 800834e:	07d9      	lsls	r1, r3, #31
 8008350:	bf44      	itt	mi
 8008352:	f043 0320 	orrmi.w	r3, r3, #32
 8008356:	6023      	strmi	r3, [r4, #0]
 8008358:	b91d      	cbnz	r5, 8008362 <_printf_i+0x196>
 800835a:	6823      	ldr	r3, [r4, #0]
 800835c:	f023 0320 	bic.w	r3, r3, #32
 8008360:	6023      	str	r3, [r4, #0]
 8008362:	2310      	movs	r3, #16
 8008364:	e7b0      	b.n	80082c8 <_printf_i+0xfc>
 8008366:	6823      	ldr	r3, [r4, #0]
 8008368:	f043 0320 	orr.w	r3, r3, #32
 800836c:	6023      	str	r3, [r4, #0]
 800836e:	2378      	movs	r3, #120	; 0x78
 8008370:	4828      	ldr	r0, [pc, #160]	; (8008414 <_printf_i+0x248>)
 8008372:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008376:	e7e3      	b.n	8008340 <_printf_i+0x174>
 8008378:	065e      	lsls	r6, r3, #25
 800837a:	bf48      	it	mi
 800837c:	b2ad      	uxthmi	r5, r5
 800837e:	e7e6      	b.n	800834e <_printf_i+0x182>
 8008380:	4616      	mov	r6, r2
 8008382:	e7bb      	b.n	80082fc <_printf_i+0x130>
 8008384:	680b      	ldr	r3, [r1, #0]
 8008386:	6826      	ldr	r6, [r4, #0]
 8008388:	6960      	ldr	r0, [r4, #20]
 800838a:	1d1d      	adds	r5, r3, #4
 800838c:	600d      	str	r5, [r1, #0]
 800838e:	0635      	lsls	r5, r6, #24
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	d501      	bpl.n	8008398 <_printf_i+0x1cc>
 8008394:	6018      	str	r0, [r3, #0]
 8008396:	e002      	b.n	800839e <_printf_i+0x1d2>
 8008398:	0671      	lsls	r1, r6, #25
 800839a:	d5fb      	bpl.n	8008394 <_printf_i+0x1c8>
 800839c:	8018      	strh	r0, [r3, #0]
 800839e:	2300      	movs	r3, #0
 80083a0:	6123      	str	r3, [r4, #16]
 80083a2:	4616      	mov	r6, r2
 80083a4:	e7ba      	b.n	800831c <_printf_i+0x150>
 80083a6:	680b      	ldr	r3, [r1, #0]
 80083a8:	1d1a      	adds	r2, r3, #4
 80083aa:	600a      	str	r2, [r1, #0]
 80083ac:	681e      	ldr	r6, [r3, #0]
 80083ae:	6862      	ldr	r2, [r4, #4]
 80083b0:	2100      	movs	r1, #0
 80083b2:	4630      	mov	r0, r6
 80083b4:	f7f7 ff2c 	bl	8000210 <memchr>
 80083b8:	b108      	cbz	r0, 80083be <_printf_i+0x1f2>
 80083ba:	1b80      	subs	r0, r0, r6
 80083bc:	6060      	str	r0, [r4, #4]
 80083be:	6863      	ldr	r3, [r4, #4]
 80083c0:	6123      	str	r3, [r4, #16]
 80083c2:	2300      	movs	r3, #0
 80083c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083c8:	e7a8      	b.n	800831c <_printf_i+0x150>
 80083ca:	6923      	ldr	r3, [r4, #16]
 80083cc:	4632      	mov	r2, r6
 80083ce:	4649      	mov	r1, r9
 80083d0:	4640      	mov	r0, r8
 80083d2:	47d0      	blx	sl
 80083d4:	3001      	adds	r0, #1
 80083d6:	d0ab      	beq.n	8008330 <_printf_i+0x164>
 80083d8:	6823      	ldr	r3, [r4, #0]
 80083da:	079b      	lsls	r3, r3, #30
 80083dc:	d413      	bmi.n	8008406 <_printf_i+0x23a>
 80083de:	68e0      	ldr	r0, [r4, #12]
 80083e0:	9b03      	ldr	r3, [sp, #12]
 80083e2:	4298      	cmp	r0, r3
 80083e4:	bfb8      	it	lt
 80083e6:	4618      	movlt	r0, r3
 80083e8:	e7a4      	b.n	8008334 <_printf_i+0x168>
 80083ea:	2301      	movs	r3, #1
 80083ec:	4632      	mov	r2, r6
 80083ee:	4649      	mov	r1, r9
 80083f0:	4640      	mov	r0, r8
 80083f2:	47d0      	blx	sl
 80083f4:	3001      	adds	r0, #1
 80083f6:	d09b      	beq.n	8008330 <_printf_i+0x164>
 80083f8:	3501      	adds	r5, #1
 80083fa:	68e3      	ldr	r3, [r4, #12]
 80083fc:	9903      	ldr	r1, [sp, #12]
 80083fe:	1a5b      	subs	r3, r3, r1
 8008400:	42ab      	cmp	r3, r5
 8008402:	dcf2      	bgt.n	80083ea <_printf_i+0x21e>
 8008404:	e7eb      	b.n	80083de <_printf_i+0x212>
 8008406:	2500      	movs	r5, #0
 8008408:	f104 0619 	add.w	r6, r4, #25
 800840c:	e7f5      	b.n	80083fa <_printf_i+0x22e>
 800840e:	bf00      	nop
 8008410:	0800b10a 	.word	0x0800b10a
 8008414:	0800b11b 	.word	0x0800b11b

08008418 <siprintf>:
 8008418:	b40e      	push	{r1, r2, r3}
 800841a:	b500      	push	{lr}
 800841c:	b09c      	sub	sp, #112	; 0x70
 800841e:	ab1d      	add	r3, sp, #116	; 0x74
 8008420:	9002      	str	r0, [sp, #8]
 8008422:	9006      	str	r0, [sp, #24]
 8008424:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008428:	4809      	ldr	r0, [pc, #36]	; (8008450 <siprintf+0x38>)
 800842a:	9107      	str	r1, [sp, #28]
 800842c:	9104      	str	r1, [sp, #16]
 800842e:	4909      	ldr	r1, [pc, #36]	; (8008454 <siprintf+0x3c>)
 8008430:	f853 2b04 	ldr.w	r2, [r3], #4
 8008434:	9105      	str	r1, [sp, #20]
 8008436:	6800      	ldr	r0, [r0, #0]
 8008438:	9301      	str	r3, [sp, #4]
 800843a:	a902      	add	r1, sp, #8
 800843c:	f001 fbb4 	bl	8009ba8 <_svfiprintf_r>
 8008440:	9b02      	ldr	r3, [sp, #8]
 8008442:	2200      	movs	r2, #0
 8008444:	701a      	strb	r2, [r3, #0]
 8008446:	b01c      	add	sp, #112	; 0x70
 8008448:	f85d eb04 	ldr.w	lr, [sp], #4
 800844c:	b003      	add	sp, #12
 800844e:	4770      	bx	lr
 8008450:	2000001c 	.word	0x2000001c
 8008454:	ffff0208 	.word	0xffff0208

08008458 <_strtol_l.isra.0>:
 8008458:	2b01      	cmp	r3, #1
 800845a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800845e:	d001      	beq.n	8008464 <_strtol_l.isra.0+0xc>
 8008460:	2b24      	cmp	r3, #36	; 0x24
 8008462:	d906      	bls.n	8008472 <_strtol_l.isra.0+0x1a>
 8008464:	f7ff fb2e 	bl	8007ac4 <__errno>
 8008468:	2316      	movs	r3, #22
 800846a:	6003      	str	r3, [r0, #0]
 800846c:	2000      	movs	r0, #0
 800846e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008472:	4f3a      	ldr	r7, [pc, #232]	; (800855c <_strtol_l.isra.0+0x104>)
 8008474:	468e      	mov	lr, r1
 8008476:	4676      	mov	r6, lr
 8008478:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800847c:	5de5      	ldrb	r5, [r4, r7]
 800847e:	f015 0508 	ands.w	r5, r5, #8
 8008482:	d1f8      	bne.n	8008476 <_strtol_l.isra.0+0x1e>
 8008484:	2c2d      	cmp	r4, #45	; 0x2d
 8008486:	d134      	bne.n	80084f2 <_strtol_l.isra.0+0x9a>
 8008488:	f89e 4000 	ldrb.w	r4, [lr]
 800848c:	f04f 0801 	mov.w	r8, #1
 8008490:	f106 0e02 	add.w	lr, r6, #2
 8008494:	2b00      	cmp	r3, #0
 8008496:	d05c      	beq.n	8008552 <_strtol_l.isra.0+0xfa>
 8008498:	2b10      	cmp	r3, #16
 800849a:	d10c      	bne.n	80084b6 <_strtol_l.isra.0+0x5e>
 800849c:	2c30      	cmp	r4, #48	; 0x30
 800849e:	d10a      	bne.n	80084b6 <_strtol_l.isra.0+0x5e>
 80084a0:	f89e 4000 	ldrb.w	r4, [lr]
 80084a4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80084a8:	2c58      	cmp	r4, #88	; 0x58
 80084aa:	d14d      	bne.n	8008548 <_strtol_l.isra.0+0xf0>
 80084ac:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80084b0:	2310      	movs	r3, #16
 80084b2:	f10e 0e02 	add.w	lr, lr, #2
 80084b6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80084ba:	f10c 3cff 	add.w	ip, ip, #4294967295
 80084be:	2600      	movs	r6, #0
 80084c0:	fbbc f9f3 	udiv	r9, ip, r3
 80084c4:	4635      	mov	r5, r6
 80084c6:	fb03 ca19 	mls	sl, r3, r9, ip
 80084ca:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80084ce:	2f09      	cmp	r7, #9
 80084d0:	d818      	bhi.n	8008504 <_strtol_l.isra.0+0xac>
 80084d2:	463c      	mov	r4, r7
 80084d4:	42a3      	cmp	r3, r4
 80084d6:	dd24      	ble.n	8008522 <_strtol_l.isra.0+0xca>
 80084d8:	2e00      	cmp	r6, #0
 80084da:	db1f      	blt.n	800851c <_strtol_l.isra.0+0xc4>
 80084dc:	45a9      	cmp	r9, r5
 80084de:	d31d      	bcc.n	800851c <_strtol_l.isra.0+0xc4>
 80084e0:	d101      	bne.n	80084e6 <_strtol_l.isra.0+0x8e>
 80084e2:	45a2      	cmp	sl, r4
 80084e4:	db1a      	blt.n	800851c <_strtol_l.isra.0+0xc4>
 80084e6:	fb05 4503 	mla	r5, r5, r3, r4
 80084ea:	2601      	movs	r6, #1
 80084ec:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80084f0:	e7eb      	b.n	80084ca <_strtol_l.isra.0+0x72>
 80084f2:	2c2b      	cmp	r4, #43	; 0x2b
 80084f4:	bf08      	it	eq
 80084f6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80084fa:	46a8      	mov	r8, r5
 80084fc:	bf08      	it	eq
 80084fe:	f106 0e02 	addeq.w	lr, r6, #2
 8008502:	e7c7      	b.n	8008494 <_strtol_l.isra.0+0x3c>
 8008504:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008508:	2f19      	cmp	r7, #25
 800850a:	d801      	bhi.n	8008510 <_strtol_l.isra.0+0xb8>
 800850c:	3c37      	subs	r4, #55	; 0x37
 800850e:	e7e1      	b.n	80084d4 <_strtol_l.isra.0+0x7c>
 8008510:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008514:	2f19      	cmp	r7, #25
 8008516:	d804      	bhi.n	8008522 <_strtol_l.isra.0+0xca>
 8008518:	3c57      	subs	r4, #87	; 0x57
 800851a:	e7db      	b.n	80084d4 <_strtol_l.isra.0+0x7c>
 800851c:	f04f 36ff 	mov.w	r6, #4294967295
 8008520:	e7e4      	b.n	80084ec <_strtol_l.isra.0+0x94>
 8008522:	2e00      	cmp	r6, #0
 8008524:	da05      	bge.n	8008532 <_strtol_l.isra.0+0xda>
 8008526:	2322      	movs	r3, #34	; 0x22
 8008528:	6003      	str	r3, [r0, #0]
 800852a:	4665      	mov	r5, ip
 800852c:	b942      	cbnz	r2, 8008540 <_strtol_l.isra.0+0xe8>
 800852e:	4628      	mov	r0, r5
 8008530:	e79d      	b.n	800846e <_strtol_l.isra.0+0x16>
 8008532:	f1b8 0f00 	cmp.w	r8, #0
 8008536:	d000      	beq.n	800853a <_strtol_l.isra.0+0xe2>
 8008538:	426d      	negs	r5, r5
 800853a:	2a00      	cmp	r2, #0
 800853c:	d0f7      	beq.n	800852e <_strtol_l.isra.0+0xd6>
 800853e:	b10e      	cbz	r6, 8008544 <_strtol_l.isra.0+0xec>
 8008540:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008544:	6011      	str	r1, [r2, #0]
 8008546:	e7f2      	b.n	800852e <_strtol_l.isra.0+0xd6>
 8008548:	2430      	movs	r4, #48	; 0x30
 800854a:	2b00      	cmp	r3, #0
 800854c:	d1b3      	bne.n	80084b6 <_strtol_l.isra.0+0x5e>
 800854e:	2308      	movs	r3, #8
 8008550:	e7b1      	b.n	80084b6 <_strtol_l.isra.0+0x5e>
 8008552:	2c30      	cmp	r4, #48	; 0x30
 8008554:	d0a4      	beq.n	80084a0 <_strtol_l.isra.0+0x48>
 8008556:	230a      	movs	r3, #10
 8008558:	e7ad      	b.n	80084b6 <_strtol_l.isra.0+0x5e>
 800855a:	bf00      	nop
 800855c:	0800b12d 	.word	0x0800b12d

08008560 <strtol>:
 8008560:	4613      	mov	r3, r2
 8008562:	460a      	mov	r2, r1
 8008564:	4601      	mov	r1, r0
 8008566:	4802      	ldr	r0, [pc, #8]	; (8008570 <strtol+0x10>)
 8008568:	6800      	ldr	r0, [r0, #0]
 800856a:	f7ff bf75 	b.w	8008458 <_strtol_l.isra.0>
 800856e:	bf00      	nop
 8008570:	2000001c 	.word	0x2000001c

08008574 <quorem>:
 8008574:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008578:	6903      	ldr	r3, [r0, #16]
 800857a:	690c      	ldr	r4, [r1, #16]
 800857c:	42a3      	cmp	r3, r4
 800857e:	4607      	mov	r7, r0
 8008580:	f2c0 8081 	blt.w	8008686 <quorem+0x112>
 8008584:	3c01      	subs	r4, #1
 8008586:	f101 0814 	add.w	r8, r1, #20
 800858a:	f100 0514 	add.w	r5, r0, #20
 800858e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008592:	9301      	str	r3, [sp, #4]
 8008594:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008598:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800859c:	3301      	adds	r3, #1
 800859e:	429a      	cmp	r2, r3
 80085a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80085a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80085a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80085ac:	d331      	bcc.n	8008612 <quorem+0x9e>
 80085ae:	f04f 0e00 	mov.w	lr, #0
 80085b2:	4640      	mov	r0, r8
 80085b4:	46ac      	mov	ip, r5
 80085b6:	46f2      	mov	sl, lr
 80085b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80085bc:	b293      	uxth	r3, r2
 80085be:	fb06 e303 	mla	r3, r6, r3, lr
 80085c2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	ebaa 0303 	sub.w	r3, sl, r3
 80085cc:	0c12      	lsrs	r2, r2, #16
 80085ce:	f8dc a000 	ldr.w	sl, [ip]
 80085d2:	fb06 e202 	mla	r2, r6, r2, lr
 80085d6:	fa13 f38a 	uxtah	r3, r3, sl
 80085da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80085de:	fa1f fa82 	uxth.w	sl, r2
 80085e2:	f8dc 2000 	ldr.w	r2, [ip]
 80085e6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80085ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085f4:	4581      	cmp	r9, r0
 80085f6:	f84c 3b04 	str.w	r3, [ip], #4
 80085fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80085fe:	d2db      	bcs.n	80085b8 <quorem+0x44>
 8008600:	f855 300b 	ldr.w	r3, [r5, fp]
 8008604:	b92b      	cbnz	r3, 8008612 <quorem+0x9e>
 8008606:	9b01      	ldr	r3, [sp, #4]
 8008608:	3b04      	subs	r3, #4
 800860a:	429d      	cmp	r5, r3
 800860c:	461a      	mov	r2, r3
 800860e:	d32e      	bcc.n	800866e <quorem+0xfa>
 8008610:	613c      	str	r4, [r7, #16]
 8008612:	4638      	mov	r0, r7
 8008614:	f001 f8b2 	bl	800977c <__mcmp>
 8008618:	2800      	cmp	r0, #0
 800861a:	db24      	blt.n	8008666 <quorem+0xf2>
 800861c:	3601      	adds	r6, #1
 800861e:	4628      	mov	r0, r5
 8008620:	f04f 0c00 	mov.w	ip, #0
 8008624:	f858 2b04 	ldr.w	r2, [r8], #4
 8008628:	f8d0 e000 	ldr.w	lr, [r0]
 800862c:	b293      	uxth	r3, r2
 800862e:	ebac 0303 	sub.w	r3, ip, r3
 8008632:	0c12      	lsrs	r2, r2, #16
 8008634:	fa13 f38e 	uxtah	r3, r3, lr
 8008638:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800863c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008640:	b29b      	uxth	r3, r3
 8008642:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008646:	45c1      	cmp	r9, r8
 8008648:	f840 3b04 	str.w	r3, [r0], #4
 800864c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008650:	d2e8      	bcs.n	8008624 <quorem+0xb0>
 8008652:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008656:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800865a:	b922      	cbnz	r2, 8008666 <quorem+0xf2>
 800865c:	3b04      	subs	r3, #4
 800865e:	429d      	cmp	r5, r3
 8008660:	461a      	mov	r2, r3
 8008662:	d30a      	bcc.n	800867a <quorem+0x106>
 8008664:	613c      	str	r4, [r7, #16]
 8008666:	4630      	mov	r0, r6
 8008668:	b003      	add	sp, #12
 800866a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800866e:	6812      	ldr	r2, [r2, #0]
 8008670:	3b04      	subs	r3, #4
 8008672:	2a00      	cmp	r2, #0
 8008674:	d1cc      	bne.n	8008610 <quorem+0x9c>
 8008676:	3c01      	subs	r4, #1
 8008678:	e7c7      	b.n	800860a <quorem+0x96>
 800867a:	6812      	ldr	r2, [r2, #0]
 800867c:	3b04      	subs	r3, #4
 800867e:	2a00      	cmp	r2, #0
 8008680:	d1f0      	bne.n	8008664 <quorem+0xf0>
 8008682:	3c01      	subs	r4, #1
 8008684:	e7eb      	b.n	800865e <quorem+0xea>
 8008686:	2000      	movs	r0, #0
 8008688:	e7ee      	b.n	8008668 <quorem+0xf4>
 800868a:	0000      	movs	r0, r0
 800868c:	0000      	movs	r0, r0
	...

08008690 <_dtoa_r>:
 8008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008694:	ed2d 8b02 	vpush	{d8}
 8008698:	ec57 6b10 	vmov	r6, r7, d0
 800869c:	b095      	sub	sp, #84	; 0x54
 800869e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80086a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80086a4:	9105      	str	r1, [sp, #20]
 80086a6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80086aa:	4604      	mov	r4, r0
 80086ac:	9209      	str	r2, [sp, #36]	; 0x24
 80086ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80086b0:	b975      	cbnz	r5, 80086d0 <_dtoa_r+0x40>
 80086b2:	2010      	movs	r0, #16
 80086b4:	f000 fddc 	bl	8009270 <malloc>
 80086b8:	4602      	mov	r2, r0
 80086ba:	6260      	str	r0, [r4, #36]	; 0x24
 80086bc:	b920      	cbnz	r0, 80086c8 <_dtoa_r+0x38>
 80086be:	4bb2      	ldr	r3, [pc, #712]	; (8008988 <_dtoa_r+0x2f8>)
 80086c0:	21ea      	movs	r1, #234	; 0xea
 80086c2:	48b2      	ldr	r0, [pc, #712]	; (800898c <_dtoa_r+0x2fc>)
 80086c4:	f001 fb80 	bl	8009dc8 <__assert_func>
 80086c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80086cc:	6005      	str	r5, [r0, #0]
 80086ce:	60c5      	str	r5, [r0, #12]
 80086d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086d2:	6819      	ldr	r1, [r3, #0]
 80086d4:	b151      	cbz	r1, 80086ec <_dtoa_r+0x5c>
 80086d6:	685a      	ldr	r2, [r3, #4]
 80086d8:	604a      	str	r2, [r1, #4]
 80086da:	2301      	movs	r3, #1
 80086dc:	4093      	lsls	r3, r2
 80086de:	608b      	str	r3, [r1, #8]
 80086e0:	4620      	mov	r0, r4
 80086e2:	f000 fe0d 	bl	8009300 <_Bfree>
 80086e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086e8:	2200      	movs	r2, #0
 80086ea:	601a      	str	r2, [r3, #0]
 80086ec:	1e3b      	subs	r3, r7, #0
 80086ee:	bfb9      	ittee	lt
 80086f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80086f4:	9303      	strlt	r3, [sp, #12]
 80086f6:	2300      	movge	r3, #0
 80086f8:	f8c8 3000 	strge.w	r3, [r8]
 80086fc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008700:	4ba3      	ldr	r3, [pc, #652]	; (8008990 <_dtoa_r+0x300>)
 8008702:	bfbc      	itt	lt
 8008704:	2201      	movlt	r2, #1
 8008706:	f8c8 2000 	strlt.w	r2, [r8]
 800870a:	ea33 0309 	bics.w	r3, r3, r9
 800870e:	d11b      	bne.n	8008748 <_dtoa_r+0xb8>
 8008710:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008712:	f242 730f 	movw	r3, #9999	; 0x270f
 8008716:	6013      	str	r3, [r2, #0]
 8008718:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800871c:	4333      	orrs	r3, r6
 800871e:	f000 857a 	beq.w	8009216 <_dtoa_r+0xb86>
 8008722:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008724:	b963      	cbnz	r3, 8008740 <_dtoa_r+0xb0>
 8008726:	4b9b      	ldr	r3, [pc, #620]	; (8008994 <_dtoa_r+0x304>)
 8008728:	e024      	b.n	8008774 <_dtoa_r+0xe4>
 800872a:	4b9b      	ldr	r3, [pc, #620]	; (8008998 <_dtoa_r+0x308>)
 800872c:	9300      	str	r3, [sp, #0]
 800872e:	3308      	adds	r3, #8
 8008730:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008732:	6013      	str	r3, [r2, #0]
 8008734:	9800      	ldr	r0, [sp, #0]
 8008736:	b015      	add	sp, #84	; 0x54
 8008738:	ecbd 8b02 	vpop	{d8}
 800873c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008740:	4b94      	ldr	r3, [pc, #592]	; (8008994 <_dtoa_r+0x304>)
 8008742:	9300      	str	r3, [sp, #0]
 8008744:	3303      	adds	r3, #3
 8008746:	e7f3      	b.n	8008730 <_dtoa_r+0xa0>
 8008748:	ed9d 7b02 	vldr	d7, [sp, #8]
 800874c:	2200      	movs	r2, #0
 800874e:	ec51 0b17 	vmov	r0, r1, d7
 8008752:	2300      	movs	r3, #0
 8008754:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008758:	f7f8 f9ce 	bl	8000af8 <__aeabi_dcmpeq>
 800875c:	4680      	mov	r8, r0
 800875e:	b158      	cbz	r0, 8008778 <_dtoa_r+0xe8>
 8008760:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008762:	2301      	movs	r3, #1
 8008764:	6013      	str	r3, [r2, #0]
 8008766:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008768:	2b00      	cmp	r3, #0
 800876a:	f000 8551 	beq.w	8009210 <_dtoa_r+0xb80>
 800876e:	488b      	ldr	r0, [pc, #556]	; (800899c <_dtoa_r+0x30c>)
 8008770:	6018      	str	r0, [r3, #0]
 8008772:	1e43      	subs	r3, r0, #1
 8008774:	9300      	str	r3, [sp, #0]
 8008776:	e7dd      	b.n	8008734 <_dtoa_r+0xa4>
 8008778:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800877c:	aa12      	add	r2, sp, #72	; 0x48
 800877e:	a913      	add	r1, sp, #76	; 0x4c
 8008780:	4620      	mov	r0, r4
 8008782:	f001 f89f 	bl	80098c4 <__d2b>
 8008786:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800878a:	4683      	mov	fp, r0
 800878c:	2d00      	cmp	r5, #0
 800878e:	d07c      	beq.n	800888a <_dtoa_r+0x1fa>
 8008790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008792:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008796:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800879a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800879e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80087a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80087a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80087aa:	4b7d      	ldr	r3, [pc, #500]	; (80089a0 <_dtoa_r+0x310>)
 80087ac:	2200      	movs	r2, #0
 80087ae:	4630      	mov	r0, r6
 80087b0:	4639      	mov	r1, r7
 80087b2:	f7f7 fd81 	bl	80002b8 <__aeabi_dsub>
 80087b6:	a36e      	add	r3, pc, #440	; (adr r3, 8008970 <_dtoa_r+0x2e0>)
 80087b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087bc:	f7f7 ff34 	bl	8000628 <__aeabi_dmul>
 80087c0:	a36d      	add	r3, pc, #436	; (adr r3, 8008978 <_dtoa_r+0x2e8>)
 80087c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c6:	f7f7 fd79 	bl	80002bc <__adddf3>
 80087ca:	4606      	mov	r6, r0
 80087cc:	4628      	mov	r0, r5
 80087ce:	460f      	mov	r7, r1
 80087d0:	f7f7 fec0 	bl	8000554 <__aeabi_i2d>
 80087d4:	a36a      	add	r3, pc, #424	; (adr r3, 8008980 <_dtoa_r+0x2f0>)
 80087d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087da:	f7f7 ff25 	bl	8000628 <__aeabi_dmul>
 80087de:	4602      	mov	r2, r0
 80087e0:	460b      	mov	r3, r1
 80087e2:	4630      	mov	r0, r6
 80087e4:	4639      	mov	r1, r7
 80087e6:	f7f7 fd69 	bl	80002bc <__adddf3>
 80087ea:	4606      	mov	r6, r0
 80087ec:	460f      	mov	r7, r1
 80087ee:	f7f8 f9cb 	bl	8000b88 <__aeabi_d2iz>
 80087f2:	2200      	movs	r2, #0
 80087f4:	4682      	mov	sl, r0
 80087f6:	2300      	movs	r3, #0
 80087f8:	4630      	mov	r0, r6
 80087fa:	4639      	mov	r1, r7
 80087fc:	f7f8 f986 	bl	8000b0c <__aeabi_dcmplt>
 8008800:	b148      	cbz	r0, 8008816 <_dtoa_r+0x186>
 8008802:	4650      	mov	r0, sl
 8008804:	f7f7 fea6 	bl	8000554 <__aeabi_i2d>
 8008808:	4632      	mov	r2, r6
 800880a:	463b      	mov	r3, r7
 800880c:	f7f8 f974 	bl	8000af8 <__aeabi_dcmpeq>
 8008810:	b908      	cbnz	r0, 8008816 <_dtoa_r+0x186>
 8008812:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008816:	f1ba 0f16 	cmp.w	sl, #22
 800881a:	d854      	bhi.n	80088c6 <_dtoa_r+0x236>
 800881c:	4b61      	ldr	r3, [pc, #388]	; (80089a4 <_dtoa_r+0x314>)
 800881e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008826:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800882a:	f7f8 f96f 	bl	8000b0c <__aeabi_dcmplt>
 800882e:	2800      	cmp	r0, #0
 8008830:	d04b      	beq.n	80088ca <_dtoa_r+0x23a>
 8008832:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008836:	2300      	movs	r3, #0
 8008838:	930e      	str	r3, [sp, #56]	; 0x38
 800883a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800883c:	1b5d      	subs	r5, r3, r5
 800883e:	1e6b      	subs	r3, r5, #1
 8008840:	9304      	str	r3, [sp, #16]
 8008842:	bf43      	ittte	mi
 8008844:	2300      	movmi	r3, #0
 8008846:	f1c5 0801 	rsbmi	r8, r5, #1
 800884a:	9304      	strmi	r3, [sp, #16]
 800884c:	f04f 0800 	movpl.w	r8, #0
 8008850:	f1ba 0f00 	cmp.w	sl, #0
 8008854:	db3b      	blt.n	80088ce <_dtoa_r+0x23e>
 8008856:	9b04      	ldr	r3, [sp, #16]
 8008858:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800885c:	4453      	add	r3, sl
 800885e:	9304      	str	r3, [sp, #16]
 8008860:	2300      	movs	r3, #0
 8008862:	9306      	str	r3, [sp, #24]
 8008864:	9b05      	ldr	r3, [sp, #20]
 8008866:	2b09      	cmp	r3, #9
 8008868:	d869      	bhi.n	800893e <_dtoa_r+0x2ae>
 800886a:	2b05      	cmp	r3, #5
 800886c:	bfc4      	itt	gt
 800886e:	3b04      	subgt	r3, #4
 8008870:	9305      	strgt	r3, [sp, #20]
 8008872:	9b05      	ldr	r3, [sp, #20]
 8008874:	f1a3 0302 	sub.w	r3, r3, #2
 8008878:	bfcc      	ite	gt
 800887a:	2500      	movgt	r5, #0
 800887c:	2501      	movle	r5, #1
 800887e:	2b03      	cmp	r3, #3
 8008880:	d869      	bhi.n	8008956 <_dtoa_r+0x2c6>
 8008882:	e8df f003 	tbb	[pc, r3]
 8008886:	4e2c      	.short	0x4e2c
 8008888:	5a4c      	.short	0x5a4c
 800888a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800888e:	441d      	add	r5, r3
 8008890:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008894:	2b20      	cmp	r3, #32
 8008896:	bfc1      	itttt	gt
 8008898:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800889c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80088a0:	fa09 f303 	lslgt.w	r3, r9, r3
 80088a4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80088a8:	bfda      	itte	le
 80088aa:	f1c3 0320 	rsble	r3, r3, #32
 80088ae:	fa06 f003 	lslle.w	r0, r6, r3
 80088b2:	4318      	orrgt	r0, r3
 80088b4:	f7f7 fe3e 	bl	8000534 <__aeabi_ui2d>
 80088b8:	2301      	movs	r3, #1
 80088ba:	4606      	mov	r6, r0
 80088bc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80088c0:	3d01      	subs	r5, #1
 80088c2:	9310      	str	r3, [sp, #64]	; 0x40
 80088c4:	e771      	b.n	80087aa <_dtoa_r+0x11a>
 80088c6:	2301      	movs	r3, #1
 80088c8:	e7b6      	b.n	8008838 <_dtoa_r+0x1a8>
 80088ca:	900e      	str	r0, [sp, #56]	; 0x38
 80088cc:	e7b5      	b.n	800883a <_dtoa_r+0x1aa>
 80088ce:	f1ca 0300 	rsb	r3, sl, #0
 80088d2:	9306      	str	r3, [sp, #24]
 80088d4:	2300      	movs	r3, #0
 80088d6:	eba8 080a 	sub.w	r8, r8, sl
 80088da:	930d      	str	r3, [sp, #52]	; 0x34
 80088dc:	e7c2      	b.n	8008864 <_dtoa_r+0x1d4>
 80088de:	2300      	movs	r3, #0
 80088e0:	9308      	str	r3, [sp, #32]
 80088e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	dc39      	bgt.n	800895c <_dtoa_r+0x2cc>
 80088e8:	f04f 0901 	mov.w	r9, #1
 80088ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80088f0:	464b      	mov	r3, r9
 80088f2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80088f6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80088f8:	2200      	movs	r2, #0
 80088fa:	6042      	str	r2, [r0, #4]
 80088fc:	2204      	movs	r2, #4
 80088fe:	f102 0614 	add.w	r6, r2, #20
 8008902:	429e      	cmp	r6, r3
 8008904:	6841      	ldr	r1, [r0, #4]
 8008906:	d92f      	bls.n	8008968 <_dtoa_r+0x2d8>
 8008908:	4620      	mov	r0, r4
 800890a:	f000 fcb9 	bl	8009280 <_Balloc>
 800890e:	9000      	str	r0, [sp, #0]
 8008910:	2800      	cmp	r0, #0
 8008912:	d14b      	bne.n	80089ac <_dtoa_r+0x31c>
 8008914:	4b24      	ldr	r3, [pc, #144]	; (80089a8 <_dtoa_r+0x318>)
 8008916:	4602      	mov	r2, r0
 8008918:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800891c:	e6d1      	b.n	80086c2 <_dtoa_r+0x32>
 800891e:	2301      	movs	r3, #1
 8008920:	e7de      	b.n	80088e0 <_dtoa_r+0x250>
 8008922:	2300      	movs	r3, #0
 8008924:	9308      	str	r3, [sp, #32]
 8008926:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008928:	eb0a 0903 	add.w	r9, sl, r3
 800892c:	f109 0301 	add.w	r3, r9, #1
 8008930:	2b01      	cmp	r3, #1
 8008932:	9301      	str	r3, [sp, #4]
 8008934:	bfb8      	it	lt
 8008936:	2301      	movlt	r3, #1
 8008938:	e7dd      	b.n	80088f6 <_dtoa_r+0x266>
 800893a:	2301      	movs	r3, #1
 800893c:	e7f2      	b.n	8008924 <_dtoa_r+0x294>
 800893e:	2501      	movs	r5, #1
 8008940:	2300      	movs	r3, #0
 8008942:	9305      	str	r3, [sp, #20]
 8008944:	9508      	str	r5, [sp, #32]
 8008946:	f04f 39ff 	mov.w	r9, #4294967295
 800894a:	2200      	movs	r2, #0
 800894c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008950:	2312      	movs	r3, #18
 8008952:	9209      	str	r2, [sp, #36]	; 0x24
 8008954:	e7cf      	b.n	80088f6 <_dtoa_r+0x266>
 8008956:	2301      	movs	r3, #1
 8008958:	9308      	str	r3, [sp, #32]
 800895a:	e7f4      	b.n	8008946 <_dtoa_r+0x2b6>
 800895c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008960:	f8cd 9004 	str.w	r9, [sp, #4]
 8008964:	464b      	mov	r3, r9
 8008966:	e7c6      	b.n	80088f6 <_dtoa_r+0x266>
 8008968:	3101      	adds	r1, #1
 800896a:	6041      	str	r1, [r0, #4]
 800896c:	0052      	lsls	r2, r2, #1
 800896e:	e7c6      	b.n	80088fe <_dtoa_r+0x26e>
 8008970:	636f4361 	.word	0x636f4361
 8008974:	3fd287a7 	.word	0x3fd287a7
 8008978:	8b60c8b3 	.word	0x8b60c8b3
 800897c:	3fc68a28 	.word	0x3fc68a28
 8008980:	509f79fb 	.word	0x509f79fb
 8008984:	3fd34413 	.word	0x3fd34413
 8008988:	0800b23a 	.word	0x0800b23a
 800898c:	0800b251 	.word	0x0800b251
 8008990:	7ff00000 	.word	0x7ff00000
 8008994:	0800b236 	.word	0x0800b236
 8008998:	0800b22d 	.word	0x0800b22d
 800899c:	0800b109 	.word	0x0800b109
 80089a0:	3ff80000 	.word	0x3ff80000
 80089a4:	0800b350 	.word	0x0800b350
 80089a8:	0800b2b0 	.word	0x0800b2b0
 80089ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089ae:	9a00      	ldr	r2, [sp, #0]
 80089b0:	601a      	str	r2, [r3, #0]
 80089b2:	9b01      	ldr	r3, [sp, #4]
 80089b4:	2b0e      	cmp	r3, #14
 80089b6:	f200 80ad 	bhi.w	8008b14 <_dtoa_r+0x484>
 80089ba:	2d00      	cmp	r5, #0
 80089bc:	f000 80aa 	beq.w	8008b14 <_dtoa_r+0x484>
 80089c0:	f1ba 0f00 	cmp.w	sl, #0
 80089c4:	dd36      	ble.n	8008a34 <_dtoa_r+0x3a4>
 80089c6:	4ac3      	ldr	r2, [pc, #780]	; (8008cd4 <_dtoa_r+0x644>)
 80089c8:	f00a 030f 	and.w	r3, sl, #15
 80089cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80089d0:	ed93 7b00 	vldr	d7, [r3]
 80089d4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80089d8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80089dc:	eeb0 8a47 	vmov.f32	s16, s14
 80089e0:	eef0 8a67 	vmov.f32	s17, s15
 80089e4:	d016      	beq.n	8008a14 <_dtoa_r+0x384>
 80089e6:	4bbc      	ldr	r3, [pc, #752]	; (8008cd8 <_dtoa_r+0x648>)
 80089e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80089ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80089f0:	f7f7 ff44 	bl	800087c <__aeabi_ddiv>
 80089f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089f8:	f007 070f 	and.w	r7, r7, #15
 80089fc:	2503      	movs	r5, #3
 80089fe:	4eb6      	ldr	r6, [pc, #728]	; (8008cd8 <_dtoa_r+0x648>)
 8008a00:	b957      	cbnz	r7, 8008a18 <_dtoa_r+0x388>
 8008a02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a06:	ec53 2b18 	vmov	r2, r3, d8
 8008a0a:	f7f7 ff37 	bl	800087c <__aeabi_ddiv>
 8008a0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a12:	e029      	b.n	8008a68 <_dtoa_r+0x3d8>
 8008a14:	2502      	movs	r5, #2
 8008a16:	e7f2      	b.n	80089fe <_dtoa_r+0x36e>
 8008a18:	07f9      	lsls	r1, r7, #31
 8008a1a:	d508      	bpl.n	8008a2e <_dtoa_r+0x39e>
 8008a1c:	ec51 0b18 	vmov	r0, r1, d8
 8008a20:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008a24:	f7f7 fe00 	bl	8000628 <__aeabi_dmul>
 8008a28:	ec41 0b18 	vmov	d8, r0, r1
 8008a2c:	3501      	adds	r5, #1
 8008a2e:	107f      	asrs	r7, r7, #1
 8008a30:	3608      	adds	r6, #8
 8008a32:	e7e5      	b.n	8008a00 <_dtoa_r+0x370>
 8008a34:	f000 80a6 	beq.w	8008b84 <_dtoa_r+0x4f4>
 8008a38:	f1ca 0600 	rsb	r6, sl, #0
 8008a3c:	4ba5      	ldr	r3, [pc, #660]	; (8008cd4 <_dtoa_r+0x644>)
 8008a3e:	4fa6      	ldr	r7, [pc, #664]	; (8008cd8 <_dtoa_r+0x648>)
 8008a40:	f006 020f 	and.w	r2, r6, #15
 8008a44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a4c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008a50:	f7f7 fdea 	bl	8000628 <__aeabi_dmul>
 8008a54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a58:	1136      	asrs	r6, r6, #4
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	2502      	movs	r5, #2
 8008a5e:	2e00      	cmp	r6, #0
 8008a60:	f040 8085 	bne.w	8008b6e <_dtoa_r+0x4de>
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d1d2      	bne.n	8008a0e <_dtoa_r+0x37e>
 8008a68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f000 808c 	beq.w	8008b88 <_dtoa_r+0x4f8>
 8008a70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008a74:	4b99      	ldr	r3, [pc, #612]	; (8008cdc <_dtoa_r+0x64c>)
 8008a76:	2200      	movs	r2, #0
 8008a78:	4630      	mov	r0, r6
 8008a7a:	4639      	mov	r1, r7
 8008a7c:	f7f8 f846 	bl	8000b0c <__aeabi_dcmplt>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	f000 8081 	beq.w	8008b88 <_dtoa_r+0x4f8>
 8008a86:	9b01      	ldr	r3, [sp, #4]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d07d      	beq.n	8008b88 <_dtoa_r+0x4f8>
 8008a8c:	f1b9 0f00 	cmp.w	r9, #0
 8008a90:	dd3c      	ble.n	8008b0c <_dtoa_r+0x47c>
 8008a92:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008a96:	9307      	str	r3, [sp, #28]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	4b91      	ldr	r3, [pc, #580]	; (8008ce0 <_dtoa_r+0x650>)
 8008a9c:	4630      	mov	r0, r6
 8008a9e:	4639      	mov	r1, r7
 8008aa0:	f7f7 fdc2 	bl	8000628 <__aeabi_dmul>
 8008aa4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008aa8:	3501      	adds	r5, #1
 8008aaa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008aae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	f7f7 fd4e 	bl	8000554 <__aeabi_i2d>
 8008ab8:	4632      	mov	r2, r6
 8008aba:	463b      	mov	r3, r7
 8008abc:	f7f7 fdb4 	bl	8000628 <__aeabi_dmul>
 8008ac0:	4b88      	ldr	r3, [pc, #544]	; (8008ce4 <_dtoa_r+0x654>)
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f7f7 fbfa 	bl	80002bc <__adddf3>
 8008ac8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008acc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ad0:	9303      	str	r3, [sp, #12]
 8008ad2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d15c      	bne.n	8008b92 <_dtoa_r+0x502>
 8008ad8:	4b83      	ldr	r3, [pc, #524]	; (8008ce8 <_dtoa_r+0x658>)
 8008ada:	2200      	movs	r2, #0
 8008adc:	4630      	mov	r0, r6
 8008ade:	4639      	mov	r1, r7
 8008ae0:	f7f7 fbea 	bl	80002b8 <__aeabi_dsub>
 8008ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ae8:	4606      	mov	r6, r0
 8008aea:	460f      	mov	r7, r1
 8008aec:	f7f8 f82c 	bl	8000b48 <__aeabi_dcmpgt>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	f040 8296 	bne.w	8009022 <_dtoa_r+0x992>
 8008af6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008afa:	4630      	mov	r0, r6
 8008afc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b00:	4639      	mov	r1, r7
 8008b02:	f7f8 f803 	bl	8000b0c <__aeabi_dcmplt>
 8008b06:	2800      	cmp	r0, #0
 8008b08:	f040 8288 	bne.w	800901c <_dtoa_r+0x98c>
 8008b0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008b10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008b14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	f2c0 8158 	blt.w	8008dcc <_dtoa_r+0x73c>
 8008b1c:	f1ba 0f0e 	cmp.w	sl, #14
 8008b20:	f300 8154 	bgt.w	8008dcc <_dtoa_r+0x73c>
 8008b24:	4b6b      	ldr	r3, [pc, #428]	; (8008cd4 <_dtoa_r+0x644>)
 8008b26:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008b2a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008b2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f280 80e3 	bge.w	8008cfc <_dtoa_r+0x66c>
 8008b36:	9b01      	ldr	r3, [sp, #4]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f300 80df 	bgt.w	8008cfc <_dtoa_r+0x66c>
 8008b3e:	f040 826d 	bne.w	800901c <_dtoa_r+0x98c>
 8008b42:	4b69      	ldr	r3, [pc, #420]	; (8008ce8 <_dtoa_r+0x658>)
 8008b44:	2200      	movs	r2, #0
 8008b46:	4640      	mov	r0, r8
 8008b48:	4649      	mov	r1, r9
 8008b4a:	f7f7 fd6d 	bl	8000628 <__aeabi_dmul>
 8008b4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b52:	f7f7 ffef 	bl	8000b34 <__aeabi_dcmpge>
 8008b56:	9e01      	ldr	r6, [sp, #4]
 8008b58:	4637      	mov	r7, r6
 8008b5a:	2800      	cmp	r0, #0
 8008b5c:	f040 8243 	bne.w	8008fe6 <_dtoa_r+0x956>
 8008b60:	9d00      	ldr	r5, [sp, #0]
 8008b62:	2331      	movs	r3, #49	; 0x31
 8008b64:	f805 3b01 	strb.w	r3, [r5], #1
 8008b68:	f10a 0a01 	add.w	sl, sl, #1
 8008b6c:	e23f      	b.n	8008fee <_dtoa_r+0x95e>
 8008b6e:	07f2      	lsls	r2, r6, #31
 8008b70:	d505      	bpl.n	8008b7e <_dtoa_r+0x4ee>
 8008b72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b76:	f7f7 fd57 	bl	8000628 <__aeabi_dmul>
 8008b7a:	3501      	adds	r5, #1
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	1076      	asrs	r6, r6, #1
 8008b80:	3708      	adds	r7, #8
 8008b82:	e76c      	b.n	8008a5e <_dtoa_r+0x3ce>
 8008b84:	2502      	movs	r5, #2
 8008b86:	e76f      	b.n	8008a68 <_dtoa_r+0x3d8>
 8008b88:	9b01      	ldr	r3, [sp, #4]
 8008b8a:	f8cd a01c 	str.w	sl, [sp, #28]
 8008b8e:	930c      	str	r3, [sp, #48]	; 0x30
 8008b90:	e78d      	b.n	8008aae <_dtoa_r+0x41e>
 8008b92:	9900      	ldr	r1, [sp, #0]
 8008b94:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008b96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b98:	4b4e      	ldr	r3, [pc, #312]	; (8008cd4 <_dtoa_r+0x644>)
 8008b9a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008b9e:	4401      	add	r1, r0
 8008ba0:	9102      	str	r1, [sp, #8]
 8008ba2:	9908      	ldr	r1, [sp, #32]
 8008ba4:	eeb0 8a47 	vmov.f32	s16, s14
 8008ba8:	eef0 8a67 	vmov.f32	s17, s15
 8008bac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bb0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008bb4:	2900      	cmp	r1, #0
 8008bb6:	d045      	beq.n	8008c44 <_dtoa_r+0x5b4>
 8008bb8:	494c      	ldr	r1, [pc, #304]	; (8008cec <_dtoa_r+0x65c>)
 8008bba:	2000      	movs	r0, #0
 8008bbc:	f7f7 fe5e 	bl	800087c <__aeabi_ddiv>
 8008bc0:	ec53 2b18 	vmov	r2, r3, d8
 8008bc4:	f7f7 fb78 	bl	80002b8 <__aeabi_dsub>
 8008bc8:	9d00      	ldr	r5, [sp, #0]
 8008bca:	ec41 0b18 	vmov	d8, r0, r1
 8008bce:	4639      	mov	r1, r7
 8008bd0:	4630      	mov	r0, r6
 8008bd2:	f7f7 ffd9 	bl	8000b88 <__aeabi_d2iz>
 8008bd6:	900c      	str	r0, [sp, #48]	; 0x30
 8008bd8:	f7f7 fcbc 	bl	8000554 <__aeabi_i2d>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	460b      	mov	r3, r1
 8008be0:	4630      	mov	r0, r6
 8008be2:	4639      	mov	r1, r7
 8008be4:	f7f7 fb68 	bl	80002b8 <__aeabi_dsub>
 8008be8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bea:	3330      	adds	r3, #48	; 0x30
 8008bec:	f805 3b01 	strb.w	r3, [r5], #1
 8008bf0:	ec53 2b18 	vmov	r2, r3, d8
 8008bf4:	4606      	mov	r6, r0
 8008bf6:	460f      	mov	r7, r1
 8008bf8:	f7f7 ff88 	bl	8000b0c <__aeabi_dcmplt>
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	d165      	bne.n	8008ccc <_dtoa_r+0x63c>
 8008c00:	4632      	mov	r2, r6
 8008c02:	463b      	mov	r3, r7
 8008c04:	4935      	ldr	r1, [pc, #212]	; (8008cdc <_dtoa_r+0x64c>)
 8008c06:	2000      	movs	r0, #0
 8008c08:	f7f7 fb56 	bl	80002b8 <__aeabi_dsub>
 8008c0c:	ec53 2b18 	vmov	r2, r3, d8
 8008c10:	f7f7 ff7c 	bl	8000b0c <__aeabi_dcmplt>
 8008c14:	2800      	cmp	r0, #0
 8008c16:	f040 80b9 	bne.w	8008d8c <_dtoa_r+0x6fc>
 8008c1a:	9b02      	ldr	r3, [sp, #8]
 8008c1c:	429d      	cmp	r5, r3
 8008c1e:	f43f af75 	beq.w	8008b0c <_dtoa_r+0x47c>
 8008c22:	4b2f      	ldr	r3, [pc, #188]	; (8008ce0 <_dtoa_r+0x650>)
 8008c24:	ec51 0b18 	vmov	r0, r1, d8
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f7f7 fcfd 	bl	8000628 <__aeabi_dmul>
 8008c2e:	4b2c      	ldr	r3, [pc, #176]	; (8008ce0 <_dtoa_r+0x650>)
 8008c30:	ec41 0b18 	vmov	d8, r0, r1
 8008c34:	2200      	movs	r2, #0
 8008c36:	4630      	mov	r0, r6
 8008c38:	4639      	mov	r1, r7
 8008c3a:	f7f7 fcf5 	bl	8000628 <__aeabi_dmul>
 8008c3e:	4606      	mov	r6, r0
 8008c40:	460f      	mov	r7, r1
 8008c42:	e7c4      	b.n	8008bce <_dtoa_r+0x53e>
 8008c44:	ec51 0b17 	vmov	r0, r1, d7
 8008c48:	f7f7 fcee 	bl	8000628 <__aeabi_dmul>
 8008c4c:	9b02      	ldr	r3, [sp, #8]
 8008c4e:	9d00      	ldr	r5, [sp, #0]
 8008c50:	930c      	str	r3, [sp, #48]	; 0x30
 8008c52:	ec41 0b18 	vmov	d8, r0, r1
 8008c56:	4639      	mov	r1, r7
 8008c58:	4630      	mov	r0, r6
 8008c5a:	f7f7 ff95 	bl	8000b88 <__aeabi_d2iz>
 8008c5e:	9011      	str	r0, [sp, #68]	; 0x44
 8008c60:	f7f7 fc78 	bl	8000554 <__aeabi_i2d>
 8008c64:	4602      	mov	r2, r0
 8008c66:	460b      	mov	r3, r1
 8008c68:	4630      	mov	r0, r6
 8008c6a:	4639      	mov	r1, r7
 8008c6c:	f7f7 fb24 	bl	80002b8 <__aeabi_dsub>
 8008c70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c72:	3330      	adds	r3, #48	; 0x30
 8008c74:	f805 3b01 	strb.w	r3, [r5], #1
 8008c78:	9b02      	ldr	r3, [sp, #8]
 8008c7a:	429d      	cmp	r5, r3
 8008c7c:	4606      	mov	r6, r0
 8008c7e:	460f      	mov	r7, r1
 8008c80:	f04f 0200 	mov.w	r2, #0
 8008c84:	d134      	bne.n	8008cf0 <_dtoa_r+0x660>
 8008c86:	4b19      	ldr	r3, [pc, #100]	; (8008cec <_dtoa_r+0x65c>)
 8008c88:	ec51 0b18 	vmov	r0, r1, d8
 8008c8c:	f7f7 fb16 	bl	80002bc <__adddf3>
 8008c90:	4602      	mov	r2, r0
 8008c92:	460b      	mov	r3, r1
 8008c94:	4630      	mov	r0, r6
 8008c96:	4639      	mov	r1, r7
 8008c98:	f7f7 ff56 	bl	8000b48 <__aeabi_dcmpgt>
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	d175      	bne.n	8008d8c <_dtoa_r+0x6fc>
 8008ca0:	ec53 2b18 	vmov	r2, r3, d8
 8008ca4:	4911      	ldr	r1, [pc, #68]	; (8008cec <_dtoa_r+0x65c>)
 8008ca6:	2000      	movs	r0, #0
 8008ca8:	f7f7 fb06 	bl	80002b8 <__aeabi_dsub>
 8008cac:	4602      	mov	r2, r0
 8008cae:	460b      	mov	r3, r1
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	4639      	mov	r1, r7
 8008cb4:	f7f7 ff2a 	bl	8000b0c <__aeabi_dcmplt>
 8008cb8:	2800      	cmp	r0, #0
 8008cba:	f43f af27 	beq.w	8008b0c <_dtoa_r+0x47c>
 8008cbe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008cc0:	1e6b      	subs	r3, r5, #1
 8008cc2:	930c      	str	r3, [sp, #48]	; 0x30
 8008cc4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008cc8:	2b30      	cmp	r3, #48	; 0x30
 8008cca:	d0f8      	beq.n	8008cbe <_dtoa_r+0x62e>
 8008ccc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008cd0:	e04a      	b.n	8008d68 <_dtoa_r+0x6d8>
 8008cd2:	bf00      	nop
 8008cd4:	0800b350 	.word	0x0800b350
 8008cd8:	0800b328 	.word	0x0800b328
 8008cdc:	3ff00000 	.word	0x3ff00000
 8008ce0:	40240000 	.word	0x40240000
 8008ce4:	401c0000 	.word	0x401c0000
 8008ce8:	40140000 	.word	0x40140000
 8008cec:	3fe00000 	.word	0x3fe00000
 8008cf0:	4baf      	ldr	r3, [pc, #700]	; (8008fb0 <_dtoa_r+0x920>)
 8008cf2:	f7f7 fc99 	bl	8000628 <__aeabi_dmul>
 8008cf6:	4606      	mov	r6, r0
 8008cf8:	460f      	mov	r7, r1
 8008cfa:	e7ac      	b.n	8008c56 <_dtoa_r+0x5c6>
 8008cfc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008d00:	9d00      	ldr	r5, [sp, #0]
 8008d02:	4642      	mov	r2, r8
 8008d04:	464b      	mov	r3, r9
 8008d06:	4630      	mov	r0, r6
 8008d08:	4639      	mov	r1, r7
 8008d0a:	f7f7 fdb7 	bl	800087c <__aeabi_ddiv>
 8008d0e:	f7f7 ff3b 	bl	8000b88 <__aeabi_d2iz>
 8008d12:	9002      	str	r0, [sp, #8]
 8008d14:	f7f7 fc1e 	bl	8000554 <__aeabi_i2d>
 8008d18:	4642      	mov	r2, r8
 8008d1a:	464b      	mov	r3, r9
 8008d1c:	f7f7 fc84 	bl	8000628 <__aeabi_dmul>
 8008d20:	4602      	mov	r2, r0
 8008d22:	460b      	mov	r3, r1
 8008d24:	4630      	mov	r0, r6
 8008d26:	4639      	mov	r1, r7
 8008d28:	f7f7 fac6 	bl	80002b8 <__aeabi_dsub>
 8008d2c:	9e02      	ldr	r6, [sp, #8]
 8008d2e:	9f01      	ldr	r7, [sp, #4]
 8008d30:	3630      	adds	r6, #48	; 0x30
 8008d32:	f805 6b01 	strb.w	r6, [r5], #1
 8008d36:	9e00      	ldr	r6, [sp, #0]
 8008d38:	1bae      	subs	r6, r5, r6
 8008d3a:	42b7      	cmp	r7, r6
 8008d3c:	4602      	mov	r2, r0
 8008d3e:	460b      	mov	r3, r1
 8008d40:	d137      	bne.n	8008db2 <_dtoa_r+0x722>
 8008d42:	f7f7 fabb 	bl	80002bc <__adddf3>
 8008d46:	4642      	mov	r2, r8
 8008d48:	464b      	mov	r3, r9
 8008d4a:	4606      	mov	r6, r0
 8008d4c:	460f      	mov	r7, r1
 8008d4e:	f7f7 fefb 	bl	8000b48 <__aeabi_dcmpgt>
 8008d52:	b9c8      	cbnz	r0, 8008d88 <_dtoa_r+0x6f8>
 8008d54:	4642      	mov	r2, r8
 8008d56:	464b      	mov	r3, r9
 8008d58:	4630      	mov	r0, r6
 8008d5a:	4639      	mov	r1, r7
 8008d5c:	f7f7 fecc 	bl	8000af8 <__aeabi_dcmpeq>
 8008d60:	b110      	cbz	r0, 8008d68 <_dtoa_r+0x6d8>
 8008d62:	9b02      	ldr	r3, [sp, #8]
 8008d64:	07d9      	lsls	r1, r3, #31
 8008d66:	d40f      	bmi.n	8008d88 <_dtoa_r+0x6f8>
 8008d68:	4620      	mov	r0, r4
 8008d6a:	4659      	mov	r1, fp
 8008d6c:	f000 fac8 	bl	8009300 <_Bfree>
 8008d70:	2300      	movs	r3, #0
 8008d72:	702b      	strb	r3, [r5, #0]
 8008d74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d76:	f10a 0001 	add.w	r0, sl, #1
 8008d7a:	6018      	str	r0, [r3, #0]
 8008d7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	f43f acd8 	beq.w	8008734 <_dtoa_r+0xa4>
 8008d84:	601d      	str	r5, [r3, #0]
 8008d86:	e4d5      	b.n	8008734 <_dtoa_r+0xa4>
 8008d88:	f8cd a01c 	str.w	sl, [sp, #28]
 8008d8c:	462b      	mov	r3, r5
 8008d8e:	461d      	mov	r5, r3
 8008d90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d94:	2a39      	cmp	r2, #57	; 0x39
 8008d96:	d108      	bne.n	8008daa <_dtoa_r+0x71a>
 8008d98:	9a00      	ldr	r2, [sp, #0]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d1f7      	bne.n	8008d8e <_dtoa_r+0x6fe>
 8008d9e:	9a07      	ldr	r2, [sp, #28]
 8008da0:	9900      	ldr	r1, [sp, #0]
 8008da2:	3201      	adds	r2, #1
 8008da4:	9207      	str	r2, [sp, #28]
 8008da6:	2230      	movs	r2, #48	; 0x30
 8008da8:	700a      	strb	r2, [r1, #0]
 8008daa:	781a      	ldrb	r2, [r3, #0]
 8008dac:	3201      	adds	r2, #1
 8008dae:	701a      	strb	r2, [r3, #0]
 8008db0:	e78c      	b.n	8008ccc <_dtoa_r+0x63c>
 8008db2:	4b7f      	ldr	r3, [pc, #508]	; (8008fb0 <_dtoa_r+0x920>)
 8008db4:	2200      	movs	r2, #0
 8008db6:	f7f7 fc37 	bl	8000628 <__aeabi_dmul>
 8008dba:	2200      	movs	r2, #0
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	4606      	mov	r6, r0
 8008dc0:	460f      	mov	r7, r1
 8008dc2:	f7f7 fe99 	bl	8000af8 <__aeabi_dcmpeq>
 8008dc6:	2800      	cmp	r0, #0
 8008dc8:	d09b      	beq.n	8008d02 <_dtoa_r+0x672>
 8008dca:	e7cd      	b.n	8008d68 <_dtoa_r+0x6d8>
 8008dcc:	9a08      	ldr	r2, [sp, #32]
 8008dce:	2a00      	cmp	r2, #0
 8008dd0:	f000 80c4 	beq.w	8008f5c <_dtoa_r+0x8cc>
 8008dd4:	9a05      	ldr	r2, [sp, #20]
 8008dd6:	2a01      	cmp	r2, #1
 8008dd8:	f300 80a8 	bgt.w	8008f2c <_dtoa_r+0x89c>
 8008ddc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008dde:	2a00      	cmp	r2, #0
 8008de0:	f000 80a0 	beq.w	8008f24 <_dtoa_r+0x894>
 8008de4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008de8:	9e06      	ldr	r6, [sp, #24]
 8008dea:	4645      	mov	r5, r8
 8008dec:	9a04      	ldr	r2, [sp, #16]
 8008dee:	2101      	movs	r1, #1
 8008df0:	441a      	add	r2, r3
 8008df2:	4620      	mov	r0, r4
 8008df4:	4498      	add	r8, r3
 8008df6:	9204      	str	r2, [sp, #16]
 8008df8:	f000 fb3e 	bl	8009478 <__i2b>
 8008dfc:	4607      	mov	r7, r0
 8008dfe:	2d00      	cmp	r5, #0
 8008e00:	dd0b      	ble.n	8008e1a <_dtoa_r+0x78a>
 8008e02:	9b04      	ldr	r3, [sp, #16]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	dd08      	ble.n	8008e1a <_dtoa_r+0x78a>
 8008e08:	42ab      	cmp	r3, r5
 8008e0a:	9a04      	ldr	r2, [sp, #16]
 8008e0c:	bfa8      	it	ge
 8008e0e:	462b      	movge	r3, r5
 8008e10:	eba8 0803 	sub.w	r8, r8, r3
 8008e14:	1aed      	subs	r5, r5, r3
 8008e16:	1ad3      	subs	r3, r2, r3
 8008e18:	9304      	str	r3, [sp, #16]
 8008e1a:	9b06      	ldr	r3, [sp, #24]
 8008e1c:	b1fb      	cbz	r3, 8008e5e <_dtoa_r+0x7ce>
 8008e1e:	9b08      	ldr	r3, [sp, #32]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	f000 809f 	beq.w	8008f64 <_dtoa_r+0x8d4>
 8008e26:	2e00      	cmp	r6, #0
 8008e28:	dd11      	ble.n	8008e4e <_dtoa_r+0x7be>
 8008e2a:	4639      	mov	r1, r7
 8008e2c:	4632      	mov	r2, r6
 8008e2e:	4620      	mov	r0, r4
 8008e30:	f000 fbde 	bl	80095f0 <__pow5mult>
 8008e34:	465a      	mov	r2, fp
 8008e36:	4601      	mov	r1, r0
 8008e38:	4607      	mov	r7, r0
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	f000 fb32 	bl	80094a4 <__multiply>
 8008e40:	4659      	mov	r1, fp
 8008e42:	9007      	str	r0, [sp, #28]
 8008e44:	4620      	mov	r0, r4
 8008e46:	f000 fa5b 	bl	8009300 <_Bfree>
 8008e4a:	9b07      	ldr	r3, [sp, #28]
 8008e4c:	469b      	mov	fp, r3
 8008e4e:	9b06      	ldr	r3, [sp, #24]
 8008e50:	1b9a      	subs	r2, r3, r6
 8008e52:	d004      	beq.n	8008e5e <_dtoa_r+0x7ce>
 8008e54:	4659      	mov	r1, fp
 8008e56:	4620      	mov	r0, r4
 8008e58:	f000 fbca 	bl	80095f0 <__pow5mult>
 8008e5c:	4683      	mov	fp, r0
 8008e5e:	2101      	movs	r1, #1
 8008e60:	4620      	mov	r0, r4
 8008e62:	f000 fb09 	bl	8009478 <__i2b>
 8008e66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	4606      	mov	r6, r0
 8008e6c:	dd7c      	ble.n	8008f68 <_dtoa_r+0x8d8>
 8008e6e:	461a      	mov	r2, r3
 8008e70:	4601      	mov	r1, r0
 8008e72:	4620      	mov	r0, r4
 8008e74:	f000 fbbc 	bl	80095f0 <__pow5mult>
 8008e78:	9b05      	ldr	r3, [sp, #20]
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	4606      	mov	r6, r0
 8008e7e:	dd76      	ble.n	8008f6e <_dtoa_r+0x8de>
 8008e80:	2300      	movs	r3, #0
 8008e82:	9306      	str	r3, [sp, #24]
 8008e84:	6933      	ldr	r3, [r6, #16]
 8008e86:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008e8a:	6918      	ldr	r0, [r3, #16]
 8008e8c:	f000 faa4 	bl	80093d8 <__hi0bits>
 8008e90:	f1c0 0020 	rsb	r0, r0, #32
 8008e94:	9b04      	ldr	r3, [sp, #16]
 8008e96:	4418      	add	r0, r3
 8008e98:	f010 001f 	ands.w	r0, r0, #31
 8008e9c:	f000 8086 	beq.w	8008fac <_dtoa_r+0x91c>
 8008ea0:	f1c0 0320 	rsb	r3, r0, #32
 8008ea4:	2b04      	cmp	r3, #4
 8008ea6:	dd7f      	ble.n	8008fa8 <_dtoa_r+0x918>
 8008ea8:	f1c0 001c 	rsb	r0, r0, #28
 8008eac:	9b04      	ldr	r3, [sp, #16]
 8008eae:	4403      	add	r3, r0
 8008eb0:	4480      	add	r8, r0
 8008eb2:	4405      	add	r5, r0
 8008eb4:	9304      	str	r3, [sp, #16]
 8008eb6:	f1b8 0f00 	cmp.w	r8, #0
 8008eba:	dd05      	ble.n	8008ec8 <_dtoa_r+0x838>
 8008ebc:	4659      	mov	r1, fp
 8008ebe:	4642      	mov	r2, r8
 8008ec0:	4620      	mov	r0, r4
 8008ec2:	f000 fbef 	bl	80096a4 <__lshift>
 8008ec6:	4683      	mov	fp, r0
 8008ec8:	9b04      	ldr	r3, [sp, #16]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	dd05      	ble.n	8008eda <_dtoa_r+0x84a>
 8008ece:	4631      	mov	r1, r6
 8008ed0:	461a      	mov	r2, r3
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	f000 fbe6 	bl	80096a4 <__lshift>
 8008ed8:	4606      	mov	r6, r0
 8008eda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d069      	beq.n	8008fb4 <_dtoa_r+0x924>
 8008ee0:	4631      	mov	r1, r6
 8008ee2:	4658      	mov	r0, fp
 8008ee4:	f000 fc4a 	bl	800977c <__mcmp>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	da63      	bge.n	8008fb4 <_dtoa_r+0x924>
 8008eec:	2300      	movs	r3, #0
 8008eee:	4659      	mov	r1, fp
 8008ef0:	220a      	movs	r2, #10
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	f000 fa26 	bl	8009344 <__multadd>
 8008ef8:	9b08      	ldr	r3, [sp, #32]
 8008efa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008efe:	4683      	mov	fp, r0
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	f000 818f 	beq.w	8009224 <_dtoa_r+0xb94>
 8008f06:	4639      	mov	r1, r7
 8008f08:	2300      	movs	r3, #0
 8008f0a:	220a      	movs	r2, #10
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	f000 fa19 	bl	8009344 <__multadd>
 8008f12:	f1b9 0f00 	cmp.w	r9, #0
 8008f16:	4607      	mov	r7, r0
 8008f18:	f300 808e 	bgt.w	8009038 <_dtoa_r+0x9a8>
 8008f1c:	9b05      	ldr	r3, [sp, #20]
 8008f1e:	2b02      	cmp	r3, #2
 8008f20:	dc50      	bgt.n	8008fc4 <_dtoa_r+0x934>
 8008f22:	e089      	b.n	8009038 <_dtoa_r+0x9a8>
 8008f24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008f2a:	e75d      	b.n	8008de8 <_dtoa_r+0x758>
 8008f2c:	9b01      	ldr	r3, [sp, #4]
 8008f2e:	1e5e      	subs	r6, r3, #1
 8008f30:	9b06      	ldr	r3, [sp, #24]
 8008f32:	42b3      	cmp	r3, r6
 8008f34:	bfbf      	itttt	lt
 8008f36:	9b06      	ldrlt	r3, [sp, #24]
 8008f38:	9606      	strlt	r6, [sp, #24]
 8008f3a:	1af2      	sublt	r2, r6, r3
 8008f3c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008f3e:	bfb6      	itet	lt
 8008f40:	189b      	addlt	r3, r3, r2
 8008f42:	1b9e      	subge	r6, r3, r6
 8008f44:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008f46:	9b01      	ldr	r3, [sp, #4]
 8008f48:	bfb8      	it	lt
 8008f4a:	2600      	movlt	r6, #0
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	bfb5      	itete	lt
 8008f50:	eba8 0503 	sublt.w	r5, r8, r3
 8008f54:	9b01      	ldrge	r3, [sp, #4]
 8008f56:	2300      	movlt	r3, #0
 8008f58:	4645      	movge	r5, r8
 8008f5a:	e747      	b.n	8008dec <_dtoa_r+0x75c>
 8008f5c:	9e06      	ldr	r6, [sp, #24]
 8008f5e:	9f08      	ldr	r7, [sp, #32]
 8008f60:	4645      	mov	r5, r8
 8008f62:	e74c      	b.n	8008dfe <_dtoa_r+0x76e>
 8008f64:	9a06      	ldr	r2, [sp, #24]
 8008f66:	e775      	b.n	8008e54 <_dtoa_r+0x7c4>
 8008f68:	9b05      	ldr	r3, [sp, #20]
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	dc18      	bgt.n	8008fa0 <_dtoa_r+0x910>
 8008f6e:	9b02      	ldr	r3, [sp, #8]
 8008f70:	b9b3      	cbnz	r3, 8008fa0 <_dtoa_r+0x910>
 8008f72:	9b03      	ldr	r3, [sp, #12]
 8008f74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f78:	b9a3      	cbnz	r3, 8008fa4 <_dtoa_r+0x914>
 8008f7a:	9b03      	ldr	r3, [sp, #12]
 8008f7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f80:	0d1b      	lsrs	r3, r3, #20
 8008f82:	051b      	lsls	r3, r3, #20
 8008f84:	b12b      	cbz	r3, 8008f92 <_dtoa_r+0x902>
 8008f86:	9b04      	ldr	r3, [sp, #16]
 8008f88:	3301      	adds	r3, #1
 8008f8a:	9304      	str	r3, [sp, #16]
 8008f8c:	f108 0801 	add.w	r8, r8, #1
 8008f90:	2301      	movs	r3, #1
 8008f92:	9306      	str	r3, [sp, #24]
 8008f94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	f47f af74 	bne.w	8008e84 <_dtoa_r+0x7f4>
 8008f9c:	2001      	movs	r0, #1
 8008f9e:	e779      	b.n	8008e94 <_dtoa_r+0x804>
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	e7f6      	b.n	8008f92 <_dtoa_r+0x902>
 8008fa4:	9b02      	ldr	r3, [sp, #8]
 8008fa6:	e7f4      	b.n	8008f92 <_dtoa_r+0x902>
 8008fa8:	d085      	beq.n	8008eb6 <_dtoa_r+0x826>
 8008faa:	4618      	mov	r0, r3
 8008fac:	301c      	adds	r0, #28
 8008fae:	e77d      	b.n	8008eac <_dtoa_r+0x81c>
 8008fb0:	40240000 	.word	0x40240000
 8008fb4:	9b01      	ldr	r3, [sp, #4]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	dc38      	bgt.n	800902c <_dtoa_r+0x99c>
 8008fba:	9b05      	ldr	r3, [sp, #20]
 8008fbc:	2b02      	cmp	r3, #2
 8008fbe:	dd35      	ble.n	800902c <_dtoa_r+0x99c>
 8008fc0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008fc4:	f1b9 0f00 	cmp.w	r9, #0
 8008fc8:	d10d      	bne.n	8008fe6 <_dtoa_r+0x956>
 8008fca:	4631      	mov	r1, r6
 8008fcc:	464b      	mov	r3, r9
 8008fce:	2205      	movs	r2, #5
 8008fd0:	4620      	mov	r0, r4
 8008fd2:	f000 f9b7 	bl	8009344 <__multadd>
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	4606      	mov	r6, r0
 8008fda:	4658      	mov	r0, fp
 8008fdc:	f000 fbce 	bl	800977c <__mcmp>
 8008fe0:	2800      	cmp	r0, #0
 8008fe2:	f73f adbd 	bgt.w	8008b60 <_dtoa_r+0x4d0>
 8008fe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fe8:	9d00      	ldr	r5, [sp, #0]
 8008fea:	ea6f 0a03 	mvn.w	sl, r3
 8008fee:	f04f 0800 	mov.w	r8, #0
 8008ff2:	4631      	mov	r1, r6
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	f000 f983 	bl	8009300 <_Bfree>
 8008ffa:	2f00      	cmp	r7, #0
 8008ffc:	f43f aeb4 	beq.w	8008d68 <_dtoa_r+0x6d8>
 8009000:	f1b8 0f00 	cmp.w	r8, #0
 8009004:	d005      	beq.n	8009012 <_dtoa_r+0x982>
 8009006:	45b8      	cmp	r8, r7
 8009008:	d003      	beq.n	8009012 <_dtoa_r+0x982>
 800900a:	4641      	mov	r1, r8
 800900c:	4620      	mov	r0, r4
 800900e:	f000 f977 	bl	8009300 <_Bfree>
 8009012:	4639      	mov	r1, r7
 8009014:	4620      	mov	r0, r4
 8009016:	f000 f973 	bl	8009300 <_Bfree>
 800901a:	e6a5      	b.n	8008d68 <_dtoa_r+0x6d8>
 800901c:	2600      	movs	r6, #0
 800901e:	4637      	mov	r7, r6
 8009020:	e7e1      	b.n	8008fe6 <_dtoa_r+0x956>
 8009022:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009024:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009028:	4637      	mov	r7, r6
 800902a:	e599      	b.n	8008b60 <_dtoa_r+0x4d0>
 800902c:	9b08      	ldr	r3, [sp, #32]
 800902e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009032:	2b00      	cmp	r3, #0
 8009034:	f000 80fd 	beq.w	8009232 <_dtoa_r+0xba2>
 8009038:	2d00      	cmp	r5, #0
 800903a:	dd05      	ble.n	8009048 <_dtoa_r+0x9b8>
 800903c:	4639      	mov	r1, r7
 800903e:	462a      	mov	r2, r5
 8009040:	4620      	mov	r0, r4
 8009042:	f000 fb2f 	bl	80096a4 <__lshift>
 8009046:	4607      	mov	r7, r0
 8009048:	9b06      	ldr	r3, [sp, #24]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d05c      	beq.n	8009108 <_dtoa_r+0xa78>
 800904e:	6879      	ldr	r1, [r7, #4]
 8009050:	4620      	mov	r0, r4
 8009052:	f000 f915 	bl	8009280 <_Balloc>
 8009056:	4605      	mov	r5, r0
 8009058:	b928      	cbnz	r0, 8009066 <_dtoa_r+0x9d6>
 800905a:	4b80      	ldr	r3, [pc, #512]	; (800925c <_dtoa_r+0xbcc>)
 800905c:	4602      	mov	r2, r0
 800905e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009062:	f7ff bb2e 	b.w	80086c2 <_dtoa_r+0x32>
 8009066:	693a      	ldr	r2, [r7, #16]
 8009068:	3202      	adds	r2, #2
 800906a:	0092      	lsls	r2, r2, #2
 800906c:	f107 010c 	add.w	r1, r7, #12
 8009070:	300c      	adds	r0, #12
 8009072:	f7fe fd51 	bl	8007b18 <memcpy>
 8009076:	2201      	movs	r2, #1
 8009078:	4629      	mov	r1, r5
 800907a:	4620      	mov	r0, r4
 800907c:	f000 fb12 	bl	80096a4 <__lshift>
 8009080:	9b00      	ldr	r3, [sp, #0]
 8009082:	3301      	adds	r3, #1
 8009084:	9301      	str	r3, [sp, #4]
 8009086:	9b00      	ldr	r3, [sp, #0]
 8009088:	444b      	add	r3, r9
 800908a:	9307      	str	r3, [sp, #28]
 800908c:	9b02      	ldr	r3, [sp, #8]
 800908e:	f003 0301 	and.w	r3, r3, #1
 8009092:	46b8      	mov	r8, r7
 8009094:	9306      	str	r3, [sp, #24]
 8009096:	4607      	mov	r7, r0
 8009098:	9b01      	ldr	r3, [sp, #4]
 800909a:	4631      	mov	r1, r6
 800909c:	3b01      	subs	r3, #1
 800909e:	4658      	mov	r0, fp
 80090a0:	9302      	str	r3, [sp, #8]
 80090a2:	f7ff fa67 	bl	8008574 <quorem>
 80090a6:	4603      	mov	r3, r0
 80090a8:	3330      	adds	r3, #48	; 0x30
 80090aa:	9004      	str	r0, [sp, #16]
 80090ac:	4641      	mov	r1, r8
 80090ae:	4658      	mov	r0, fp
 80090b0:	9308      	str	r3, [sp, #32]
 80090b2:	f000 fb63 	bl	800977c <__mcmp>
 80090b6:	463a      	mov	r2, r7
 80090b8:	4681      	mov	r9, r0
 80090ba:	4631      	mov	r1, r6
 80090bc:	4620      	mov	r0, r4
 80090be:	f000 fb79 	bl	80097b4 <__mdiff>
 80090c2:	68c2      	ldr	r2, [r0, #12]
 80090c4:	9b08      	ldr	r3, [sp, #32]
 80090c6:	4605      	mov	r5, r0
 80090c8:	bb02      	cbnz	r2, 800910c <_dtoa_r+0xa7c>
 80090ca:	4601      	mov	r1, r0
 80090cc:	4658      	mov	r0, fp
 80090ce:	f000 fb55 	bl	800977c <__mcmp>
 80090d2:	9b08      	ldr	r3, [sp, #32]
 80090d4:	4602      	mov	r2, r0
 80090d6:	4629      	mov	r1, r5
 80090d8:	4620      	mov	r0, r4
 80090da:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80090de:	f000 f90f 	bl	8009300 <_Bfree>
 80090e2:	9b05      	ldr	r3, [sp, #20]
 80090e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090e6:	9d01      	ldr	r5, [sp, #4]
 80090e8:	ea43 0102 	orr.w	r1, r3, r2
 80090ec:	9b06      	ldr	r3, [sp, #24]
 80090ee:	430b      	orrs	r3, r1
 80090f0:	9b08      	ldr	r3, [sp, #32]
 80090f2:	d10d      	bne.n	8009110 <_dtoa_r+0xa80>
 80090f4:	2b39      	cmp	r3, #57	; 0x39
 80090f6:	d029      	beq.n	800914c <_dtoa_r+0xabc>
 80090f8:	f1b9 0f00 	cmp.w	r9, #0
 80090fc:	dd01      	ble.n	8009102 <_dtoa_r+0xa72>
 80090fe:	9b04      	ldr	r3, [sp, #16]
 8009100:	3331      	adds	r3, #49	; 0x31
 8009102:	9a02      	ldr	r2, [sp, #8]
 8009104:	7013      	strb	r3, [r2, #0]
 8009106:	e774      	b.n	8008ff2 <_dtoa_r+0x962>
 8009108:	4638      	mov	r0, r7
 800910a:	e7b9      	b.n	8009080 <_dtoa_r+0x9f0>
 800910c:	2201      	movs	r2, #1
 800910e:	e7e2      	b.n	80090d6 <_dtoa_r+0xa46>
 8009110:	f1b9 0f00 	cmp.w	r9, #0
 8009114:	db06      	blt.n	8009124 <_dtoa_r+0xa94>
 8009116:	9905      	ldr	r1, [sp, #20]
 8009118:	ea41 0909 	orr.w	r9, r1, r9
 800911c:	9906      	ldr	r1, [sp, #24]
 800911e:	ea59 0101 	orrs.w	r1, r9, r1
 8009122:	d120      	bne.n	8009166 <_dtoa_r+0xad6>
 8009124:	2a00      	cmp	r2, #0
 8009126:	ddec      	ble.n	8009102 <_dtoa_r+0xa72>
 8009128:	4659      	mov	r1, fp
 800912a:	2201      	movs	r2, #1
 800912c:	4620      	mov	r0, r4
 800912e:	9301      	str	r3, [sp, #4]
 8009130:	f000 fab8 	bl	80096a4 <__lshift>
 8009134:	4631      	mov	r1, r6
 8009136:	4683      	mov	fp, r0
 8009138:	f000 fb20 	bl	800977c <__mcmp>
 800913c:	2800      	cmp	r0, #0
 800913e:	9b01      	ldr	r3, [sp, #4]
 8009140:	dc02      	bgt.n	8009148 <_dtoa_r+0xab8>
 8009142:	d1de      	bne.n	8009102 <_dtoa_r+0xa72>
 8009144:	07da      	lsls	r2, r3, #31
 8009146:	d5dc      	bpl.n	8009102 <_dtoa_r+0xa72>
 8009148:	2b39      	cmp	r3, #57	; 0x39
 800914a:	d1d8      	bne.n	80090fe <_dtoa_r+0xa6e>
 800914c:	9a02      	ldr	r2, [sp, #8]
 800914e:	2339      	movs	r3, #57	; 0x39
 8009150:	7013      	strb	r3, [r2, #0]
 8009152:	462b      	mov	r3, r5
 8009154:	461d      	mov	r5, r3
 8009156:	3b01      	subs	r3, #1
 8009158:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800915c:	2a39      	cmp	r2, #57	; 0x39
 800915e:	d050      	beq.n	8009202 <_dtoa_r+0xb72>
 8009160:	3201      	adds	r2, #1
 8009162:	701a      	strb	r2, [r3, #0]
 8009164:	e745      	b.n	8008ff2 <_dtoa_r+0x962>
 8009166:	2a00      	cmp	r2, #0
 8009168:	dd03      	ble.n	8009172 <_dtoa_r+0xae2>
 800916a:	2b39      	cmp	r3, #57	; 0x39
 800916c:	d0ee      	beq.n	800914c <_dtoa_r+0xabc>
 800916e:	3301      	adds	r3, #1
 8009170:	e7c7      	b.n	8009102 <_dtoa_r+0xa72>
 8009172:	9a01      	ldr	r2, [sp, #4]
 8009174:	9907      	ldr	r1, [sp, #28]
 8009176:	f802 3c01 	strb.w	r3, [r2, #-1]
 800917a:	428a      	cmp	r2, r1
 800917c:	d02a      	beq.n	80091d4 <_dtoa_r+0xb44>
 800917e:	4659      	mov	r1, fp
 8009180:	2300      	movs	r3, #0
 8009182:	220a      	movs	r2, #10
 8009184:	4620      	mov	r0, r4
 8009186:	f000 f8dd 	bl	8009344 <__multadd>
 800918a:	45b8      	cmp	r8, r7
 800918c:	4683      	mov	fp, r0
 800918e:	f04f 0300 	mov.w	r3, #0
 8009192:	f04f 020a 	mov.w	r2, #10
 8009196:	4641      	mov	r1, r8
 8009198:	4620      	mov	r0, r4
 800919a:	d107      	bne.n	80091ac <_dtoa_r+0xb1c>
 800919c:	f000 f8d2 	bl	8009344 <__multadd>
 80091a0:	4680      	mov	r8, r0
 80091a2:	4607      	mov	r7, r0
 80091a4:	9b01      	ldr	r3, [sp, #4]
 80091a6:	3301      	adds	r3, #1
 80091a8:	9301      	str	r3, [sp, #4]
 80091aa:	e775      	b.n	8009098 <_dtoa_r+0xa08>
 80091ac:	f000 f8ca 	bl	8009344 <__multadd>
 80091b0:	4639      	mov	r1, r7
 80091b2:	4680      	mov	r8, r0
 80091b4:	2300      	movs	r3, #0
 80091b6:	220a      	movs	r2, #10
 80091b8:	4620      	mov	r0, r4
 80091ba:	f000 f8c3 	bl	8009344 <__multadd>
 80091be:	4607      	mov	r7, r0
 80091c0:	e7f0      	b.n	80091a4 <_dtoa_r+0xb14>
 80091c2:	f1b9 0f00 	cmp.w	r9, #0
 80091c6:	9a00      	ldr	r2, [sp, #0]
 80091c8:	bfcc      	ite	gt
 80091ca:	464d      	movgt	r5, r9
 80091cc:	2501      	movle	r5, #1
 80091ce:	4415      	add	r5, r2
 80091d0:	f04f 0800 	mov.w	r8, #0
 80091d4:	4659      	mov	r1, fp
 80091d6:	2201      	movs	r2, #1
 80091d8:	4620      	mov	r0, r4
 80091da:	9301      	str	r3, [sp, #4]
 80091dc:	f000 fa62 	bl	80096a4 <__lshift>
 80091e0:	4631      	mov	r1, r6
 80091e2:	4683      	mov	fp, r0
 80091e4:	f000 faca 	bl	800977c <__mcmp>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	dcb2      	bgt.n	8009152 <_dtoa_r+0xac2>
 80091ec:	d102      	bne.n	80091f4 <_dtoa_r+0xb64>
 80091ee:	9b01      	ldr	r3, [sp, #4]
 80091f0:	07db      	lsls	r3, r3, #31
 80091f2:	d4ae      	bmi.n	8009152 <_dtoa_r+0xac2>
 80091f4:	462b      	mov	r3, r5
 80091f6:	461d      	mov	r5, r3
 80091f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091fc:	2a30      	cmp	r2, #48	; 0x30
 80091fe:	d0fa      	beq.n	80091f6 <_dtoa_r+0xb66>
 8009200:	e6f7      	b.n	8008ff2 <_dtoa_r+0x962>
 8009202:	9a00      	ldr	r2, [sp, #0]
 8009204:	429a      	cmp	r2, r3
 8009206:	d1a5      	bne.n	8009154 <_dtoa_r+0xac4>
 8009208:	f10a 0a01 	add.w	sl, sl, #1
 800920c:	2331      	movs	r3, #49	; 0x31
 800920e:	e779      	b.n	8009104 <_dtoa_r+0xa74>
 8009210:	4b13      	ldr	r3, [pc, #76]	; (8009260 <_dtoa_r+0xbd0>)
 8009212:	f7ff baaf 	b.w	8008774 <_dtoa_r+0xe4>
 8009216:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009218:	2b00      	cmp	r3, #0
 800921a:	f47f aa86 	bne.w	800872a <_dtoa_r+0x9a>
 800921e:	4b11      	ldr	r3, [pc, #68]	; (8009264 <_dtoa_r+0xbd4>)
 8009220:	f7ff baa8 	b.w	8008774 <_dtoa_r+0xe4>
 8009224:	f1b9 0f00 	cmp.w	r9, #0
 8009228:	dc03      	bgt.n	8009232 <_dtoa_r+0xba2>
 800922a:	9b05      	ldr	r3, [sp, #20]
 800922c:	2b02      	cmp	r3, #2
 800922e:	f73f aec9 	bgt.w	8008fc4 <_dtoa_r+0x934>
 8009232:	9d00      	ldr	r5, [sp, #0]
 8009234:	4631      	mov	r1, r6
 8009236:	4658      	mov	r0, fp
 8009238:	f7ff f99c 	bl	8008574 <quorem>
 800923c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009240:	f805 3b01 	strb.w	r3, [r5], #1
 8009244:	9a00      	ldr	r2, [sp, #0]
 8009246:	1aaa      	subs	r2, r5, r2
 8009248:	4591      	cmp	r9, r2
 800924a:	ddba      	ble.n	80091c2 <_dtoa_r+0xb32>
 800924c:	4659      	mov	r1, fp
 800924e:	2300      	movs	r3, #0
 8009250:	220a      	movs	r2, #10
 8009252:	4620      	mov	r0, r4
 8009254:	f000 f876 	bl	8009344 <__multadd>
 8009258:	4683      	mov	fp, r0
 800925a:	e7eb      	b.n	8009234 <_dtoa_r+0xba4>
 800925c:	0800b2b0 	.word	0x0800b2b0
 8009260:	0800b108 	.word	0x0800b108
 8009264:	0800b22d 	.word	0x0800b22d

08009268 <_localeconv_r>:
 8009268:	4800      	ldr	r0, [pc, #0]	; (800926c <_localeconv_r+0x4>)
 800926a:	4770      	bx	lr
 800926c:	20000170 	.word	0x20000170

08009270 <malloc>:
 8009270:	4b02      	ldr	r3, [pc, #8]	; (800927c <malloc+0xc>)
 8009272:	4601      	mov	r1, r0
 8009274:	6818      	ldr	r0, [r3, #0]
 8009276:	f000 bbe1 	b.w	8009a3c <_malloc_r>
 800927a:	bf00      	nop
 800927c:	2000001c 	.word	0x2000001c

08009280 <_Balloc>:
 8009280:	b570      	push	{r4, r5, r6, lr}
 8009282:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009284:	4604      	mov	r4, r0
 8009286:	460d      	mov	r5, r1
 8009288:	b976      	cbnz	r6, 80092a8 <_Balloc+0x28>
 800928a:	2010      	movs	r0, #16
 800928c:	f7ff fff0 	bl	8009270 <malloc>
 8009290:	4602      	mov	r2, r0
 8009292:	6260      	str	r0, [r4, #36]	; 0x24
 8009294:	b920      	cbnz	r0, 80092a0 <_Balloc+0x20>
 8009296:	4b18      	ldr	r3, [pc, #96]	; (80092f8 <_Balloc+0x78>)
 8009298:	4818      	ldr	r0, [pc, #96]	; (80092fc <_Balloc+0x7c>)
 800929a:	2166      	movs	r1, #102	; 0x66
 800929c:	f000 fd94 	bl	8009dc8 <__assert_func>
 80092a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092a4:	6006      	str	r6, [r0, #0]
 80092a6:	60c6      	str	r6, [r0, #12]
 80092a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80092aa:	68f3      	ldr	r3, [r6, #12]
 80092ac:	b183      	cbz	r3, 80092d0 <_Balloc+0x50>
 80092ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092b0:	68db      	ldr	r3, [r3, #12]
 80092b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80092b6:	b9b8      	cbnz	r0, 80092e8 <_Balloc+0x68>
 80092b8:	2101      	movs	r1, #1
 80092ba:	fa01 f605 	lsl.w	r6, r1, r5
 80092be:	1d72      	adds	r2, r6, #5
 80092c0:	0092      	lsls	r2, r2, #2
 80092c2:	4620      	mov	r0, r4
 80092c4:	f000 fb5a 	bl	800997c <_calloc_r>
 80092c8:	b160      	cbz	r0, 80092e4 <_Balloc+0x64>
 80092ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80092ce:	e00e      	b.n	80092ee <_Balloc+0x6e>
 80092d0:	2221      	movs	r2, #33	; 0x21
 80092d2:	2104      	movs	r1, #4
 80092d4:	4620      	mov	r0, r4
 80092d6:	f000 fb51 	bl	800997c <_calloc_r>
 80092da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092dc:	60f0      	str	r0, [r6, #12]
 80092de:	68db      	ldr	r3, [r3, #12]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d1e4      	bne.n	80092ae <_Balloc+0x2e>
 80092e4:	2000      	movs	r0, #0
 80092e6:	bd70      	pop	{r4, r5, r6, pc}
 80092e8:	6802      	ldr	r2, [r0, #0]
 80092ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80092ee:	2300      	movs	r3, #0
 80092f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80092f4:	e7f7      	b.n	80092e6 <_Balloc+0x66>
 80092f6:	bf00      	nop
 80092f8:	0800b23a 	.word	0x0800b23a
 80092fc:	0800b2c1 	.word	0x0800b2c1

08009300 <_Bfree>:
 8009300:	b570      	push	{r4, r5, r6, lr}
 8009302:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009304:	4605      	mov	r5, r0
 8009306:	460c      	mov	r4, r1
 8009308:	b976      	cbnz	r6, 8009328 <_Bfree+0x28>
 800930a:	2010      	movs	r0, #16
 800930c:	f7ff ffb0 	bl	8009270 <malloc>
 8009310:	4602      	mov	r2, r0
 8009312:	6268      	str	r0, [r5, #36]	; 0x24
 8009314:	b920      	cbnz	r0, 8009320 <_Bfree+0x20>
 8009316:	4b09      	ldr	r3, [pc, #36]	; (800933c <_Bfree+0x3c>)
 8009318:	4809      	ldr	r0, [pc, #36]	; (8009340 <_Bfree+0x40>)
 800931a:	218a      	movs	r1, #138	; 0x8a
 800931c:	f000 fd54 	bl	8009dc8 <__assert_func>
 8009320:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009324:	6006      	str	r6, [r0, #0]
 8009326:	60c6      	str	r6, [r0, #12]
 8009328:	b13c      	cbz	r4, 800933a <_Bfree+0x3a>
 800932a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800932c:	6862      	ldr	r2, [r4, #4]
 800932e:	68db      	ldr	r3, [r3, #12]
 8009330:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009334:	6021      	str	r1, [r4, #0]
 8009336:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800933a:	bd70      	pop	{r4, r5, r6, pc}
 800933c:	0800b23a 	.word	0x0800b23a
 8009340:	0800b2c1 	.word	0x0800b2c1

08009344 <__multadd>:
 8009344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009348:	690e      	ldr	r6, [r1, #16]
 800934a:	4607      	mov	r7, r0
 800934c:	4698      	mov	r8, r3
 800934e:	460c      	mov	r4, r1
 8009350:	f101 0014 	add.w	r0, r1, #20
 8009354:	2300      	movs	r3, #0
 8009356:	6805      	ldr	r5, [r0, #0]
 8009358:	b2a9      	uxth	r1, r5
 800935a:	fb02 8101 	mla	r1, r2, r1, r8
 800935e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009362:	0c2d      	lsrs	r5, r5, #16
 8009364:	fb02 c505 	mla	r5, r2, r5, ip
 8009368:	b289      	uxth	r1, r1
 800936a:	3301      	adds	r3, #1
 800936c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009370:	429e      	cmp	r6, r3
 8009372:	f840 1b04 	str.w	r1, [r0], #4
 8009376:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800937a:	dcec      	bgt.n	8009356 <__multadd+0x12>
 800937c:	f1b8 0f00 	cmp.w	r8, #0
 8009380:	d022      	beq.n	80093c8 <__multadd+0x84>
 8009382:	68a3      	ldr	r3, [r4, #8]
 8009384:	42b3      	cmp	r3, r6
 8009386:	dc19      	bgt.n	80093bc <__multadd+0x78>
 8009388:	6861      	ldr	r1, [r4, #4]
 800938a:	4638      	mov	r0, r7
 800938c:	3101      	adds	r1, #1
 800938e:	f7ff ff77 	bl	8009280 <_Balloc>
 8009392:	4605      	mov	r5, r0
 8009394:	b928      	cbnz	r0, 80093a2 <__multadd+0x5e>
 8009396:	4602      	mov	r2, r0
 8009398:	4b0d      	ldr	r3, [pc, #52]	; (80093d0 <__multadd+0x8c>)
 800939a:	480e      	ldr	r0, [pc, #56]	; (80093d4 <__multadd+0x90>)
 800939c:	21b5      	movs	r1, #181	; 0xb5
 800939e:	f000 fd13 	bl	8009dc8 <__assert_func>
 80093a2:	6922      	ldr	r2, [r4, #16]
 80093a4:	3202      	adds	r2, #2
 80093a6:	f104 010c 	add.w	r1, r4, #12
 80093aa:	0092      	lsls	r2, r2, #2
 80093ac:	300c      	adds	r0, #12
 80093ae:	f7fe fbb3 	bl	8007b18 <memcpy>
 80093b2:	4621      	mov	r1, r4
 80093b4:	4638      	mov	r0, r7
 80093b6:	f7ff ffa3 	bl	8009300 <_Bfree>
 80093ba:	462c      	mov	r4, r5
 80093bc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80093c0:	3601      	adds	r6, #1
 80093c2:	f8c3 8014 	str.w	r8, [r3, #20]
 80093c6:	6126      	str	r6, [r4, #16]
 80093c8:	4620      	mov	r0, r4
 80093ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093ce:	bf00      	nop
 80093d0:	0800b2b0 	.word	0x0800b2b0
 80093d4:	0800b2c1 	.word	0x0800b2c1

080093d8 <__hi0bits>:
 80093d8:	0c03      	lsrs	r3, r0, #16
 80093da:	041b      	lsls	r3, r3, #16
 80093dc:	b9d3      	cbnz	r3, 8009414 <__hi0bits+0x3c>
 80093de:	0400      	lsls	r0, r0, #16
 80093e0:	2310      	movs	r3, #16
 80093e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80093e6:	bf04      	itt	eq
 80093e8:	0200      	lsleq	r0, r0, #8
 80093ea:	3308      	addeq	r3, #8
 80093ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80093f0:	bf04      	itt	eq
 80093f2:	0100      	lsleq	r0, r0, #4
 80093f4:	3304      	addeq	r3, #4
 80093f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80093fa:	bf04      	itt	eq
 80093fc:	0080      	lsleq	r0, r0, #2
 80093fe:	3302      	addeq	r3, #2
 8009400:	2800      	cmp	r0, #0
 8009402:	db05      	blt.n	8009410 <__hi0bits+0x38>
 8009404:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009408:	f103 0301 	add.w	r3, r3, #1
 800940c:	bf08      	it	eq
 800940e:	2320      	moveq	r3, #32
 8009410:	4618      	mov	r0, r3
 8009412:	4770      	bx	lr
 8009414:	2300      	movs	r3, #0
 8009416:	e7e4      	b.n	80093e2 <__hi0bits+0xa>

08009418 <__lo0bits>:
 8009418:	6803      	ldr	r3, [r0, #0]
 800941a:	f013 0207 	ands.w	r2, r3, #7
 800941e:	4601      	mov	r1, r0
 8009420:	d00b      	beq.n	800943a <__lo0bits+0x22>
 8009422:	07da      	lsls	r2, r3, #31
 8009424:	d424      	bmi.n	8009470 <__lo0bits+0x58>
 8009426:	0798      	lsls	r0, r3, #30
 8009428:	bf49      	itett	mi
 800942a:	085b      	lsrmi	r3, r3, #1
 800942c:	089b      	lsrpl	r3, r3, #2
 800942e:	2001      	movmi	r0, #1
 8009430:	600b      	strmi	r3, [r1, #0]
 8009432:	bf5c      	itt	pl
 8009434:	600b      	strpl	r3, [r1, #0]
 8009436:	2002      	movpl	r0, #2
 8009438:	4770      	bx	lr
 800943a:	b298      	uxth	r0, r3
 800943c:	b9b0      	cbnz	r0, 800946c <__lo0bits+0x54>
 800943e:	0c1b      	lsrs	r3, r3, #16
 8009440:	2010      	movs	r0, #16
 8009442:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009446:	bf04      	itt	eq
 8009448:	0a1b      	lsreq	r3, r3, #8
 800944a:	3008      	addeq	r0, #8
 800944c:	071a      	lsls	r2, r3, #28
 800944e:	bf04      	itt	eq
 8009450:	091b      	lsreq	r3, r3, #4
 8009452:	3004      	addeq	r0, #4
 8009454:	079a      	lsls	r2, r3, #30
 8009456:	bf04      	itt	eq
 8009458:	089b      	lsreq	r3, r3, #2
 800945a:	3002      	addeq	r0, #2
 800945c:	07da      	lsls	r2, r3, #31
 800945e:	d403      	bmi.n	8009468 <__lo0bits+0x50>
 8009460:	085b      	lsrs	r3, r3, #1
 8009462:	f100 0001 	add.w	r0, r0, #1
 8009466:	d005      	beq.n	8009474 <__lo0bits+0x5c>
 8009468:	600b      	str	r3, [r1, #0]
 800946a:	4770      	bx	lr
 800946c:	4610      	mov	r0, r2
 800946e:	e7e8      	b.n	8009442 <__lo0bits+0x2a>
 8009470:	2000      	movs	r0, #0
 8009472:	4770      	bx	lr
 8009474:	2020      	movs	r0, #32
 8009476:	4770      	bx	lr

08009478 <__i2b>:
 8009478:	b510      	push	{r4, lr}
 800947a:	460c      	mov	r4, r1
 800947c:	2101      	movs	r1, #1
 800947e:	f7ff feff 	bl	8009280 <_Balloc>
 8009482:	4602      	mov	r2, r0
 8009484:	b928      	cbnz	r0, 8009492 <__i2b+0x1a>
 8009486:	4b05      	ldr	r3, [pc, #20]	; (800949c <__i2b+0x24>)
 8009488:	4805      	ldr	r0, [pc, #20]	; (80094a0 <__i2b+0x28>)
 800948a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800948e:	f000 fc9b 	bl	8009dc8 <__assert_func>
 8009492:	2301      	movs	r3, #1
 8009494:	6144      	str	r4, [r0, #20]
 8009496:	6103      	str	r3, [r0, #16]
 8009498:	bd10      	pop	{r4, pc}
 800949a:	bf00      	nop
 800949c:	0800b2b0 	.word	0x0800b2b0
 80094a0:	0800b2c1 	.word	0x0800b2c1

080094a4 <__multiply>:
 80094a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094a8:	4614      	mov	r4, r2
 80094aa:	690a      	ldr	r2, [r1, #16]
 80094ac:	6923      	ldr	r3, [r4, #16]
 80094ae:	429a      	cmp	r2, r3
 80094b0:	bfb8      	it	lt
 80094b2:	460b      	movlt	r3, r1
 80094b4:	460d      	mov	r5, r1
 80094b6:	bfbc      	itt	lt
 80094b8:	4625      	movlt	r5, r4
 80094ba:	461c      	movlt	r4, r3
 80094bc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80094c0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80094c4:	68ab      	ldr	r3, [r5, #8]
 80094c6:	6869      	ldr	r1, [r5, #4]
 80094c8:	eb0a 0709 	add.w	r7, sl, r9
 80094cc:	42bb      	cmp	r3, r7
 80094ce:	b085      	sub	sp, #20
 80094d0:	bfb8      	it	lt
 80094d2:	3101      	addlt	r1, #1
 80094d4:	f7ff fed4 	bl	8009280 <_Balloc>
 80094d8:	b930      	cbnz	r0, 80094e8 <__multiply+0x44>
 80094da:	4602      	mov	r2, r0
 80094dc:	4b42      	ldr	r3, [pc, #264]	; (80095e8 <__multiply+0x144>)
 80094de:	4843      	ldr	r0, [pc, #268]	; (80095ec <__multiply+0x148>)
 80094e0:	f240 115d 	movw	r1, #349	; 0x15d
 80094e4:	f000 fc70 	bl	8009dc8 <__assert_func>
 80094e8:	f100 0614 	add.w	r6, r0, #20
 80094ec:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80094f0:	4633      	mov	r3, r6
 80094f2:	2200      	movs	r2, #0
 80094f4:	4543      	cmp	r3, r8
 80094f6:	d31e      	bcc.n	8009536 <__multiply+0x92>
 80094f8:	f105 0c14 	add.w	ip, r5, #20
 80094fc:	f104 0314 	add.w	r3, r4, #20
 8009500:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009504:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009508:	9202      	str	r2, [sp, #8]
 800950a:	ebac 0205 	sub.w	r2, ip, r5
 800950e:	3a15      	subs	r2, #21
 8009510:	f022 0203 	bic.w	r2, r2, #3
 8009514:	3204      	adds	r2, #4
 8009516:	f105 0115 	add.w	r1, r5, #21
 800951a:	458c      	cmp	ip, r1
 800951c:	bf38      	it	cc
 800951e:	2204      	movcc	r2, #4
 8009520:	9201      	str	r2, [sp, #4]
 8009522:	9a02      	ldr	r2, [sp, #8]
 8009524:	9303      	str	r3, [sp, #12]
 8009526:	429a      	cmp	r2, r3
 8009528:	d808      	bhi.n	800953c <__multiply+0x98>
 800952a:	2f00      	cmp	r7, #0
 800952c:	dc55      	bgt.n	80095da <__multiply+0x136>
 800952e:	6107      	str	r7, [r0, #16]
 8009530:	b005      	add	sp, #20
 8009532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009536:	f843 2b04 	str.w	r2, [r3], #4
 800953a:	e7db      	b.n	80094f4 <__multiply+0x50>
 800953c:	f8b3 a000 	ldrh.w	sl, [r3]
 8009540:	f1ba 0f00 	cmp.w	sl, #0
 8009544:	d020      	beq.n	8009588 <__multiply+0xe4>
 8009546:	f105 0e14 	add.w	lr, r5, #20
 800954a:	46b1      	mov	r9, r6
 800954c:	2200      	movs	r2, #0
 800954e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009552:	f8d9 b000 	ldr.w	fp, [r9]
 8009556:	b2a1      	uxth	r1, r4
 8009558:	fa1f fb8b 	uxth.w	fp, fp
 800955c:	fb0a b101 	mla	r1, sl, r1, fp
 8009560:	4411      	add	r1, r2
 8009562:	f8d9 2000 	ldr.w	r2, [r9]
 8009566:	0c24      	lsrs	r4, r4, #16
 8009568:	0c12      	lsrs	r2, r2, #16
 800956a:	fb0a 2404 	mla	r4, sl, r4, r2
 800956e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009572:	b289      	uxth	r1, r1
 8009574:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009578:	45f4      	cmp	ip, lr
 800957a:	f849 1b04 	str.w	r1, [r9], #4
 800957e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009582:	d8e4      	bhi.n	800954e <__multiply+0xaa>
 8009584:	9901      	ldr	r1, [sp, #4]
 8009586:	5072      	str	r2, [r6, r1]
 8009588:	9a03      	ldr	r2, [sp, #12]
 800958a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800958e:	3304      	adds	r3, #4
 8009590:	f1b9 0f00 	cmp.w	r9, #0
 8009594:	d01f      	beq.n	80095d6 <__multiply+0x132>
 8009596:	6834      	ldr	r4, [r6, #0]
 8009598:	f105 0114 	add.w	r1, r5, #20
 800959c:	46b6      	mov	lr, r6
 800959e:	f04f 0a00 	mov.w	sl, #0
 80095a2:	880a      	ldrh	r2, [r1, #0]
 80095a4:	f8be b002 	ldrh.w	fp, [lr, #2]
 80095a8:	fb09 b202 	mla	r2, r9, r2, fp
 80095ac:	4492      	add	sl, r2
 80095ae:	b2a4      	uxth	r4, r4
 80095b0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80095b4:	f84e 4b04 	str.w	r4, [lr], #4
 80095b8:	f851 4b04 	ldr.w	r4, [r1], #4
 80095bc:	f8be 2000 	ldrh.w	r2, [lr]
 80095c0:	0c24      	lsrs	r4, r4, #16
 80095c2:	fb09 2404 	mla	r4, r9, r4, r2
 80095c6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80095ca:	458c      	cmp	ip, r1
 80095cc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80095d0:	d8e7      	bhi.n	80095a2 <__multiply+0xfe>
 80095d2:	9a01      	ldr	r2, [sp, #4]
 80095d4:	50b4      	str	r4, [r6, r2]
 80095d6:	3604      	adds	r6, #4
 80095d8:	e7a3      	b.n	8009522 <__multiply+0x7e>
 80095da:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d1a5      	bne.n	800952e <__multiply+0x8a>
 80095e2:	3f01      	subs	r7, #1
 80095e4:	e7a1      	b.n	800952a <__multiply+0x86>
 80095e6:	bf00      	nop
 80095e8:	0800b2b0 	.word	0x0800b2b0
 80095ec:	0800b2c1 	.word	0x0800b2c1

080095f0 <__pow5mult>:
 80095f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095f4:	4615      	mov	r5, r2
 80095f6:	f012 0203 	ands.w	r2, r2, #3
 80095fa:	4606      	mov	r6, r0
 80095fc:	460f      	mov	r7, r1
 80095fe:	d007      	beq.n	8009610 <__pow5mult+0x20>
 8009600:	4c25      	ldr	r4, [pc, #148]	; (8009698 <__pow5mult+0xa8>)
 8009602:	3a01      	subs	r2, #1
 8009604:	2300      	movs	r3, #0
 8009606:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800960a:	f7ff fe9b 	bl	8009344 <__multadd>
 800960e:	4607      	mov	r7, r0
 8009610:	10ad      	asrs	r5, r5, #2
 8009612:	d03d      	beq.n	8009690 <__pow5mult+0xa0>
 8009614:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009616:	b97c      	cbnz	r4, 8009638 <__pow5mult+0x48>
 8009618:	2010      	movs	r0, #16
 800961a:	f7ff fe29 	bl	8009270 <malloc>
 800961e:	4602      	mov	r2, r0
 8009620:	6270      	str	r0, [r6, #36]	; 0x24
 8009622:	b928      	cbnz	r0, 8009630 <__pow5mult+0x40>
 8009624:	4b1d      	ldr	r3, [pc, #116]	; (800969c <__pow5mult+0xac>)
 8009626:	481e      	ldr	r0, [pc, #120]	; (80096a0 <__pow5mult+0xb0>)
 8009628:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800962c:	f000 fbcc 	bl	8009dc8 <__assert_func>
 8009630:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009634:	6004      	str	r4, [r0, #0]
 8009636:	60c4      	str	r4, [r0, #12]
 8009638:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800963c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009640:	b94c      	cbnz	r4, 8009656 <__pow5mult+0x66>
 8009642:	f240 2171 	movw	r1, #625	; 0x271
 8009646:	4630      	mov	r0, r6
 8009648:	f7ff ff16 	bl	8009478 <__i2b>
 800964c:	2300      	movs	r3, #0
 800964e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009652:	4604      	mov	r4, r0
 8009654:	6003      	str	r3, [r0, #0]
 8009656:	f04f 0900 	mov.w	r9, #0
 800965a:	07eb      	lsls	r3, r5, #31
 800965c:	d50a      	bpl.n	8009674 <__pow5mult+0x84>
 800965e:	4639      	mov	r1, r7
 8009660:	4622      	mov	r2, r4
 8009662:	4630      	mov	r0, r6
 8009664:	f7ff ff1e 	bl	80094a4 <__multiply>
 8009668:	4639      	mov	r1, r7
 800966a:	4680      	mov	r8, r0
 800966c:	4630      	mov	r0, r6
 800966e:	f7ff fe47 	bl	8009300 <_Bfree>
 8009672:	4647      	mov	r7, r8
 8009674:	106d      	asrs	r5, r5, #1
 8009676:	d00b      	beq.n	8009690 <__pow5mult+0xa0>
 8009678:	6820      	ldr	r0, [r4, #0]
 800967a:	b938      	cbnz	r0, 800968c <__pow5mult+0x9c>
 800967c:	4622      	mov	r2, r4
 800967e:	4621      	mov	r1, r4
 8009680:	4630      	mov	r0, r6
 8009682:	f7ff ff0f 	bl	80094a4 <__multiply>
 8009686:	6020      	str	r0, [r4, #0]
 8009688:	f8c0 9000 	str.w	r9, [r0]
 800968c:	4604      	mov	r4, r0
 800968e:	e7e4      	b.n	800965a <__pow5mult+0x6a>
 8009690:	4638      	mov	r0, r7
 8009692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009696:	bf00      	nop
 8009698:	0800b418 	.word	0x0800b418
 800969c:	0800b23a 	.word	0x0800b23a
 80096a0:	0800b2c1 	.word	0x0800b2c1

080096a4 <__lshift>:
 80096a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096a8:	460c      	mov	r4, r1
 80096aa:	6849      	ldr	r1, [r1, #4]
 80096ac:	6923      	ldr	r3, [r4, #16]
 80096ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80096b2:	68a3      	ldr	r3, [r4, #8]
 80096b4:	4607      	mov	r7, r0
 80096b6:	4691      	mov	r9, r2
 80096b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80096bc:	f108 0601 	add.w	r6, r8, #1
 80096c0:	42b3      	cmp	r3, r6
 80096c2:	db0b      	blt.n	80096dc <__lshift+0x38>
 80096c4:	4638      	mov	r0, r7
 80096c6:	f7ff fddb 	bl	8009280 <_Balloc>
 80096ca:	4605      	mov	r5, r0
 80096cc:	b948      	cbnz	r0, 80096e2 <__lshift+0x3e>
 80096ce:	4602      	mov	r2, r0
 80096d0:	4b28      	ldr	r3, [pc, #160]	; (8009774 <__lshift+0xd0>)
 80096d2:	4829      	ldr	r0, [pc, #164]	; (8009778 <__lshift+0xd4>)
 80096d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80096d8:	f000 fb76 	bl	8009dc8 <__assert_func>
 80096dc:	3101      	adds	r1, #1
 80096de:	005b      	lsls	r3, r3, #1
 80096e0:	e7ee      	b.n	80096c0 <__lshift+0x1c>
 80096e2:	2300      	movs	r3, #0
 80096e4:	f100 0114 	add.w	r1, r0, #20
 80096e8:	f100 0210 	add.w	r2, r0, #16
 80096ec:	4618      	mov	r0, r3
 80096ee:	4553      	cmp	r3, sl
 80096f0:	db33      	blt.n	800975a <__lshift+0xb6>
 80096f2:	6920      	ldr	r0, [r4, #16]
 80096f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80096f8:	f104 0314 	add.w	r3, r4, #20
 80096fc:	f019 091f 	ands.w	r9, r9, #31
 8009700:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009704:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009708:	d02b      	beq.n	8009762 <__lshift+0xbe>
 800970a:	f1c9 0e20 	rsb	lr, r9, #32
 800970e:	468a      	mov	sl, r1
 8009710:	2200      	movs	r2, #0
 8009712:	6818      	ldr	r0, [r3, #0]
 8009714:	fa00 f009 	lsl.w	r0, r0, r9
 8009718:	4302      	orrs	r2, r0
 800971a:	f84a 2b04 	str.w	r2, [sl], #4
 800971e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009722:	459c      	cmp	ip, r3
 8009724:	fa22 f20e 	lsr.w	r2, r2, lr
 8009728:	d8f3      	bhi.n	8009712 <__lshift+0x6e>
 800972a:	ebac 0304 	sub.w	r3, ip, r4
 800972e:	3b15      	subs	r3, #21
 8009730:	f023 0303 	bic.w	r3, r3, #3
 8009734:	3304      	adds	r3, #4
 8009736:	f104 0015 	add.w	r0, r4, #21
 800973a:	4584      	cmp	ip, r0
 800973c:	bf38      	it	cc
 800973e:	2304      	movcc	r3, #4
 8009740:	50ca      	str	r2, [r1, r3]
 8009742:	b10a      	cbz	r2, 8009748 <__lshift+0xa4>
 8009744:	f108 0602 	add.w	r6, r8, #2
 8009748:	3e01      	subs	r6, #1
 800974a:	4638      	mov	r0, r7
 800974c:	612e      	str	r6, [r5, #16]
 800974e:	4621      	mov	r1, r4
 8009750:	f7ff fdd6 	bl	8009300 <_Bfree>
 8009754:	4628      	mov	r0, r5
 8009756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800975a:	f842 0f04 	str.w	r0, [r2, #4]!
 800975e:	3301      	adds	r3, #1
 8009760:	e7c5      	b.n	80096ee <__lshift+0x4a>
 8009762:	3904      	subs	r1, #4
 8009764:	f853 2b04 	ldr.w	r2, [r3], #4
 8009768:	f841 2f04 	str.w	r2, [r1, #4]!
 800976c:	459c      	cmp	ip, r3
 800976e:	d8f9      	bhi.n	8009764 <__lshift+0xc0>
 8009770:	e7ea      	b.n	8009748 <__lshift+0xa4>
 8009772:	bf00      	nop
 8009774:	0800b2b0 	.word	0x0800b2b0
 8009778:	0800b2c1 	.word	0x0800b2c1

0800977c <__mcmp>:
 800977c:	b530      	push	{r4, r5, lr}
 800977e:	6902      	ldr	r2, [r0, #16]
 8009780:	690c      	ldr	r4, [r1, #16]
 8009782:	1b12      	subs	r2, r2, r4
 8009784:	d10e      	bne.n	80097a4 <__mcmp+0x28>
 8009786:	f100 0314 	add.w	r3, r0, #20
 800978a:	3114      	adds	r1, #20
 800978c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009790:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009794:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009798:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800979c:	42a5      	cmp	r5, r4
 800979e:	d003      	beq.n	80097a8 <__mcmp+0x2c>
 80097a0:	d305      	bcc.n	80097ae <__mcmp+0x32>
 80097a2:	2201      	movs	r2, #1
 80097a4:	4610      	mov	r0, r2
 80097a6:	bd30      	pop	{r4, r5, pc}
 80097a8:	4283      	cmp	r3, r0
 80097aa:	d3f3      	bcc.n	8009794 <__mcmp+0x18>
 80097ac:	e7fa      	b.n	80097a4 <__mcmp+0x28>
 80097ae:	f04f 32ff 	mov.w	r2, #4294967295
 80097b2:	e7f7      	b.n	80097a4 <__mcmp+0x28>

080097b4 <__mdiff>:
 80097b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097b8:	460c      	mov	r4, r1
 80097ba:	4606      	mov	r6, r0
 80097bc:	4611      	mov	r1, r2
 80097be:	4620      	mov	r0, r4
 80097c0:	4617      	mov	r7, r2
 80097c2:	f7ff ffdb 	bl	800977c <__mcmp>
 80097c6:	1e05      	subs	r5, r0, #0
 80097c8:	d110      	bne.n	80097ec <__mdiff+0x38>
 80097ca:	4629      	mov	r1, r5
 80097cc:	4630      	mov	r0, r6
 80097ce:	f7ff fd57 	bl	8009280 <_Balloc>
 80097d2:	b930      	cbnz	r0, 80097e2 <__mdiff+0x2e>
 80097d4:	4b39      	ldr	r3, [pc, #228]	; (80098bc <__mdiff+0x108>)
 80097d6:	4602      	mov	r2, r0
 80097d8:	f240 2132 	movw	r1, #562	; 0x232
 80097dc:	4838      	ldr	r0, [pc, #224]	; (80098c0 <__mdiff+0x10c>)
 80097de:	f000 faf3 	bl	8009dc8 <__assert_func>
 80097e2:	2301      	movs	r3, #1
 80097e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80097e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ec:	bfa4      	itt	ge
 80097ee:	463b      	movge	r3, r7
 80097f0:	4627      	movge	r7, r4
 80097f2:	4630      	mov	r0, r6
 80097f4:	6879      	ldr	r1, [r7, #4]
 80097f6:	bfa6      	itte	ge
 80097f8:	461c      	movge	r4, r3
 80097fa:	2500      	movge	r5, #0
 80097fc:	2501      	movlt	r5, #1
 80097fe:	f7ff fd3f 	bl	8009280 <_Balloc>
 8009802:	b920      	cbnz	r0, 800980e <__mdiff+0x5a>
 8009804:	4b2d      	ldr	r3, [pc, #180]	; (80098bc <__mdiff+0x108>)
 8009806:	4602      	mov	r2, r0
 8009808:	f44f 7110 	mov.w	r1, #576	; 0x240
 800980c:	e7e6      	b.n	80097dc <__mdiff+0x28>
 800980e:	693e      	ldr	r6, [r7, #16]
 8009810:	60c5      	str	r5, [r0, #12]
 8009812:	6925      	ldr	r5, [r4, #16]
 8009814:	f107 0114 	add.w	r1, r7, #20
 8009818:	f104 0914 	add.w	r9, r4, #20
 800981c:	f100 0e14 	add.w	lr, r0, #20
 8009820:	f107 0210 	add.w	r2, r7, #16
 8009824:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009828:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800982c:	46f2      	mov	sl, lr
 800982e:	2700      	movs	r7, #0
 8009830:	f859 3b04 	ldr.w	r3, [r9], #4
 8009834:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009838:	fa1f f883 	uxth.w	r8, r3
 800983c:	fa17 f78b 	uxtah	r7, r7, fp
 8009840:	0c1b      	lsrs	r3, r3, #16
 8009842:	eba7 0808 	sub.w	r8, r7, r8
 8009846:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800984a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800984e:	fa1f f888 	uxth.w	r8, r8
 8009852:	141f      	asrs	r7, r3, #16
 8009854:	454d      	cmp	r5, r9
 8009856:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800985a:	f84a 3b04 	str.w	r3, [sl], #4
 800985e:	d8e7      	bhi.n	8009830 <__mdiff+0x7c>
 8009860:	1b2b      	subs	r3, r5, r4
 8009862:	3b15      	subs	r3, #21
 8009864:	f023 0303 	bic.w	r3, r3, #3
 8009868:	3304      	adds	r3, #4
 800986a:	3415      	adds	r4, #21
 800986c:	42a5      	cmp	r5, r4
 800986e:	bf38      	it	cc
 8009870:	2304      	movcc	r3, #4
 8009872:	4419      	add	r1, r3
 8009874:	4473      	add	r3, lr
 8009876:	469e      	mov	lr, r3
 8009878:	460d      	mov	r5, r1
 800987a:	4565      	cmp	r5, ip
 800987c:	d30e      	bcc.n	800989c <__mdiff+0xe8>
 800987e:	f10c 0203 	add.w	r2, ip, #3
 8009882:	1a52      	subs	r2, r2, r1
 8009884:	f022 0203 	bic.w	r2, r2, #3
 8009888:	3903      	subs	r1, #3
 800988a:	458c      	cmp	ip, r1
 800988c:	bf38      	it	cc
 800988e:	2200      	movcc	r2, #0
 8009890:	441a      	add	r2, r3
 8009892:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009896:	b17b      	cbz	r3, 80098b8 <__mdiff+0x104>
 8009898:	6106      	str	r6, [r0, #16]
 800989a:	e7a5      	b.n	80097e8 <__mdiff+0x34>
 800989c:	f855 8b04 	ldr.w	r8, [r5], #4
 80098a0:	fa17 f488 	uxtah	r4, r7, r8
 80098a4:	1422      	asrs	r2, r4, #16
 80098a6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80098aa:	b2a4      	uxth	r4, r4
 80098ac:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80098b0:	f84e 4b04 	str.w	r4, [lr], #4
 80098b4:	1417      	asrs	r7, r2, #16
 80098b6:	e7e0      	b.n	800987a <__mdiff+0xc6>
 80098b8:	3e01      	subs	r6, #1
 80098ba:	e7ea      	b.n	8009892 <__mdiff+0xde>
 80098bc:	0800b2b0 	.word	0x0800b2b0
 80098c0:	0800b2c1 	.word	0x0800b2c1

080098c4 <__d2b>:
 80098c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098c8:	4689      	mov	r9, r1
 80098ca:	2101      	movs	r1, #1
 80098cc:	ec57 6b10 	vmov	r6, r7, d0
 80098d0:	4690      	mov	r8, r2
 80098d2:	f7ff fcd5 	bl	8009280 <_Balloc>
 80098d6:	4604      	mov	r4, r0
 80098d8:	b930      	cbnz	r0, 80098e8 <__d2b+0x24>
 80098da:	4602      	mov	r2, r0
 80098dc:	4b25      	ldr	r3, [pc, #148]	; (8009974 <__d2b+0xb0>)
 80098de:	4826      	ldr	r0, [pc, #152]	; (8009978 <__d2b+0xb4>)
 80098e0:	f240 310a 	movw	r1, #778	; 0x30a
 80098e4:	f000 fa70 	bl	8009dc8 <__assert_func>
 80098e8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80098ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098f0:	bb35      	cbnz	r5, 8009940 <__d2b+0x7c>
 80098f2:	2e00      	cmp	r6, #0
 80098f4:	9301      	str	r3, [sp, #4]
 80098f6:	d028      	beq.n	800994a <__d2b+0x86>
 80098f8:	4668      	mov	r0, sp
 80098fa:	9600      	str	r6, [sp, #0]
 80098fc:	f7ff fd8c 	bl	8009418 <__lo0bits>
 8009900:	9900      	ldr	r1, [sp, #0]
 8009902:	b300      	cbz	r0, 8009946 <__d2b+0x82>
 8009904:	9a01      	ldr	r2, [sp, #4]
 8009906:	f1c0 0320 	rsb	r3, r0, #32
 800990a:	fa02 f303 	lsl.w	r3, r2, r3
 800990e:	430b      	orrs	r3, r1
 8009910:	40c2      	lsrs	r2, r0
 8009912:	6163      	str	r3, [r4, #20]
 8009914:	9201      	str	r2, [sp, #4]
 8009916:	9b01      	ldr	r3, [sp, #4]
 8009918:	61a3      	str	r3, [r4, #24]
 800991a:	2b00      	cmp	r3, #0
 800991c:	bf14      	ite	ne
 800991e:	2202      	movne	r2, #2
 8009920:	2201      	moveq	r2, #1
 8009922:	6122      	str	r2, [r4, #16]
 8009924:	b1d5      	cbz	r5, 800995c <__d2b+0x98>
 8009926:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800992a:	4405      	add	r5, r0
 800992c:	f8c9 5000 	str.w	r5, [r9]
 8009930:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009934:	f8c8 0000 	str.w	r0, [r8]
 8009938:	4620      	mov	r0, r4
 800993a:	b003      	add	sp, #12
 800993c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009940:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009944:	e7d5      	b.n	80098f2 <__d2b+0x2e>
 8009946:	6161      	str	r1, [r4, #20]
 8009948:	e7e5      	b.n	8009916 <__d2b+0x52>
 800994a:	a801      	add	r0, sp, #4
 800994c:	f7ff fd64 	bl	8009418 <__lo0bits>
 8009950:	9b01      	ldr	r3, [sp, #4]
 8009952:	6163      	str	r3, [r4, #20]
 8009954:	2201      	movs	r2, #1
 8009956:	6122      	str	r2, [r4, #16]
 8009958:	3020      	adds	r0, #32
 800995a:	e7e3      	b.n	8009924 <__d2b+0x60>
 800995c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009960:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009964:	f8c9 0000 	str.w	r0, [r9]
 8009968:	6918      	ldr	r0, [r3, #16]
 800996a:	f7ff fd35 	bl	80093d8 <__hi0bits>
 800996e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009972:	e7df      	b.n	8009934 <__d2b+0x70>
 8009974:	0800b2b0 	.word	0x0800b2b0
 8009978:	0800b2c1 	.word	0x0800b2c1

0800997c <_calloc_r>:
 800997c:	b513      	push	{r0, r1, r4, lr}
 800997e:	434a      	muls	r2, r1
 8009980:	4611      	mov	r1, r2
 8009982:	9201      	str	r2, [sp, #4]
 8009984:	f000 f85a 	bl	8009a3c <_malloc_r>
 8009988:	4604      	mov	r4, r0
 800998a:	b118      	cbz	r0, 8009994 <_calloc_r+0x18>
 800998c:	9a01      	ldr	r2, [sp, #4]
 800998e:	2100      	movs	r1, #0
 8009990:	f7fe f8d0 	bl	8007b34 <memset>
 8009994:	4620      	mov	r0, r4
 8009996:	b002      	add	sp, #8
 8009998:	bd10      	pop	{r4, pc}
	...

0800999c <_free_r>:
 800999c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800999e:	2900      	cmp	r1, #0
 80099a0:	d048      	beq.n	8009a34 <_free_r+0x98>
 80099a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099a6:	9001      	str	r0, [sp, #4]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	f1a1 0404 	sub.w	r4, r1, #4
 80099ae:	bfb8      	it	lt
 80099b0:	18e4      	addlt	r4, r4, r3
 80099b2:	f000 fa65 	bl	8009e80 <__malloc_lock>
 80099b6:	4a20      	ldr	r2, [pc, #128]	; (8009a38 <_free_r+0x9c>)
 80099b8:	9801      	ldr	r0, [sp, #4]
 80099ba:	6813      	ldr	r3, [r2, #0]
 80099bc:	4615      	mov	r5, r2
 80099be:	b933      	cbnz	r3, 80099ce <_free_r+0x32>
 80099c0:	6063      	str	r3, [r4, #4]
 80099c2:	6014      	str	r4, [r2, #0]
 80099c4:	b003      	add	sp, #12
 80099c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80099ca:	f000 ba5f 	b.w	8009e8c <__malloc_unlock>
 80099ce:	42a3      	cmp	r3, r4
 80099d0:	d90b      	bls.n	80099ea <_free_r+0x4e>
 80099d2:	6821      	ldr	r1, [r4, #0]
 80099d4:	1862      	adds	r2, r4, r1
 80099d6:	4293      	cmp	r3, r2
 80099d8:	bf04      	itt	eq
 80099da:	681a      	ldreq	r2, [r3, #0]
 80099dc:	685b      	ldreq	r3, [r3, #4]
 80099de:	6063      	str	r3, [r4, #4]
 80099e0:	bf04      	itt	eq
 80099e2:	1852      	addeq	r2, r2, r1
 80099e4:	6022      	streq	r2, [r4, #0]
 80099e6:	602c      	str	r4, [r5, #0]
 80099e8:	e7ec      	b.n	80099c4 <_free_r+0x28>
 80099ea:	461a      	mov	r2, r3
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	b10b      	cbz	r3, 80099f4 <_free_r+0x58>
 80099f0:	42a3      	cmp	r3, r4
 80099f2:	d9fa      	bls.n	80099ea <_free_r+0x4e>
 80099f4:	6811      	ldr	r1, [r2, #0]
 80099f6:	1855      	adds	r5, r2, r1
 80099f8:	42a5      	cmp	r5, r4
 80099fa:	d10b      	bne.n	8009a14 <_free_r+0x78>
 80099fc:	6824      	ldr	r4, [r4, #0]
 80099fe:	4421      	add	r1, r4
 8009a00:	1854      	adds	r4, r2, r1
 8009a02:	42a3      	cmp	r3, r4
 8009a04:	6011      	str	r1, [r2, #0]
 8009a06:	d1dd      	bne.n	80099c4 <_free_r+0x28>
 8009a08:	681c      	ldr	r4, [r3, #0]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	6053      	str	r3, [r2, #4]
 8009a0e:	4421      	add	r1, r4
 8009a10:	6011      	str	r1, [r2, #0]
 8009a12:	e7d7      	b.n	80099c4 <_free_r+0x28>
 8009a14:	d902      	bls.n	8009a1c <_free_r+0x80>
 8009a16:	230c      	movs	r3, #12
 8009a18:	6003      	str	r3, [r0, #0]
 8009a1a:	e7d3      	b.n	80099c4 <_free_r+0x28>
 8009a1c:	6825      	ldr	r5, [r4, #0]
 8009a1e:	1961      	adds	r1, r4, r5
 8009a20:	428b      	cmp	r3, r1
 8009a22:	bf04      	itt	eq
 8009a24:	6819      	ldreq	r1, [r3, #0]
 8009a26:	685b      	ldreq	r3, [r3, #4]
 8009a28:	6063      	str	r3, [r4, #4]
 8009a2a:	bf04      	itt	eq
 8009a2c:	1949      	addeq	r1, r1, r5
 8009a2e:	6021      	streq	r1, [r4, #0]
 8009a30:	6054      	str	r4, [r2, #4]
 8009a32:	e7c7      	b.n	80099c4 <_free_r+0x28>
 8009a34:	b003      	add	sp, #12
 8009a36:	bd30      	pop	{r4, r5, pc}
 8009a38:	20000210 	.word	0x20000210

08009a3c <_malloc_r>:
 8009a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a3e:	1ccd      	adds	r5, r1, #3
 8009a40:	f025 0503 	bic.w	r5, r5, #3
 8009a44:	3508      	adds	r5, #8
 8009a46:	2d0c      	cmp	r5, #12
 8009a48:	bf38      	it	cc
 8009a4a:	250c      	movcc	r5, #12
 8009a4c:	2d00      	cmp	r5, #0
 8009a4e:	4606      	mov	r6, r0
 8009a50:	db01      	blt.n	8009a56 <_malloc_r+0x1a>
 8009a52:	42a9      	cmp	r1, r5
 8009a54:	d903      	bls.n	8009a5e <_malloc_r+0x22>
 8009a56:	230c      	movs	r3, #12
 8009a58:	6033      	str	r3, [r6, #0]
 8009a5a:	2000      	movs	r0, #0
 8009a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a5e:	f000 fa0f 	bl	8009e80 <__malloc_lock>
 8009a62:	4921      	ldr	r1, [pc, #132]	; (8009ae8 <_malloc_r+0xac>)
 8009a64:	680a      	ldr	r2, [r1, #0]
 8009a66:	4614      	mov	r4, r2
 8009a68:	b99c      	cbnz	r4, 8009a92 <_malloc_r+0x56>
 8009a6a:	4f20      	ldr	r7, [pc, #128]	; (8009aec <_malloc_r+0xb0>)
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	b923      	cbnz	r3, 8009a7a <_malloc_r+0x3e>
 8009a70:	4621      	mov	r1, r4
 8009a72:	4630      	mov	r0, r6
 8009a74:	f000 f998 	bl	8009da8 <_sbrk_r>
 8009a78:	6038      	str	r0, [r7, #0]
 8009a7a:	4629      	mov	r1, r5
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	f000 f993 	bl	8009da8 <_sbrk_r>
 8009a82:	1c43      	adds	r3, r0, #1
 8009a84:	d123      	bne.n	8009ace <_malloc_r+0x92>
 8009a86:	230c      	movs	r3, #12
 8009a88:	6033      	str	r3, [r6, #0]
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	f000 f9fe 	bl	8009e8c <__malloc_unlock>
 8009a90:	e7e3      	b.n	8009a5a <_malloc_r+0x1e>
 8009a92:	6823      	ldr	r3, [r4, #0]
 8009a94:	1b5b      	subs	r3, r3, r5
 8009a96:	d417      	bmi.n	8009ac8 <_malloc_r+0x8c>
 8009a98:	2b0b      	cmp	r3, #11
 8009a9a:	d903      	bls.n	8009aa4 <_malloc_r+0x68>
 8009a9c:	6023      	str	r3, [r4, #0]
 8009a9e:	441c      	add	r4, r3
 8009aa0:	6025      	str	r5, [r4, #0]
 8009aa2:	e004      	b.n	8009aae <_malloc_r+0x72>
 8009aa4:	6863      	ldr	r3, [r4, #4]
 8009aa6:	42a2      	cmp	r2, r4
 8009aa8:	bf0c      	ite	eq
 8009aaa:	600b      	streq	r3, [r1, #0]
 8009aac:	6053      	strne	r3, [r2, #4]
 8009aae:	4630      	mov	r0, r6
 8009ab0:	f000 f9ec 	bl	8009e8c <__malloc_unlock>
 8009ab4:	f104 000b 	add.w	r0, r4, #11
 8009ab8:	1d23      	adds	r3, r4, #4
 8009aba:	f020 0007 	bic.w	r0, r0, #7
 8009abe:	1ac2      	subs	r2, r0, r3
 8009ac0:	d0cc      	beq.n	8009a5c <_malloc_r+0x20>
 8009ac2:	1a1b      	subs	r3, r3, r0
 8009ac4:	50a3      	str	r3, [r4, r2]
 8009ac6:	e7c9      	b.n	8009a5c <_malloc_r+0x20>
 8009ac8:	4622      	mov	r2, r4
 8009aca:	6864      	ldr	r4, [r4, #4]
 8009acc:	e7cc      	b.n	8009a68 <_malloc_r+0x2c>
 8009ace:	1cc4      	adds	r4, r0, #3
 8009ad0:	f024 0403 	bic.w	r4, r4, #3
 8009ad4:	42a0      	cmp	r0, r4
 8009ad6:	d0e3      	beq.n	8009aa0 <_malloc_r+0x64>
 8009ad8:	1a21      	subs	r1, r4, r0
 8009ada:	4630      	mov	r0, r6
 8009adc:	f000 f964 	bl	8009da8 <_sbrk_r>
 8009ae0:	3001      	adds	r0, #1
 8009ae2:	d1dd      	bne.n	8009aa0 <_malloc_r+0x64>
 8009ae4:	e7cf      	b.n	8009a86 <_malloc_r+0x4a>
 8009ae6:	bf00      	nop
 8009ae8:	20000210 	.word	0x20000210
 8009aec:	20000214 	.word	0x20000214

08009af0 <__ssputs_r>:
 8009af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009af4:	688e      	ldr	r6, [r1, #8]
 8009af6:	429e      	cmp	r6, r3
 8009af8:	4682      	mov	sl, r0
 8009afa:	460c      	mov	r4, r1
 8009afc:	4690      	mov	r8, r2
 8009afe:	461f      	mov	r7, r3
 8009b00:	d838      	bhi.n	8009b74 <__ssputs_r+0x84>
 8009b02:	898a      	ldrh	r2, [r1, #12]
 8009b04:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009b08:	d032      	beq.n	8009b70 <__ssputs_r+0x80>
 8009b0a:	6825      	ldr	r5, [r4, #0]
 8009b0c:	6909      	ldr	r1, [r1, #16]
 8009b0e:	eba5 0901 	sub.w	r9, r5, r1
 8009b12:	6965      	ldr	r5, [r4, #20]
 8009b14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b18:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b1c:	3301      	adds	r3, #1
 8009b1e:	444b      	add	r3, r9
 8009b20:	106d      	asrs	r5, r5, #1
 8009b22:	429d      	cmp	r5, r3
 8009b24:	bf38      	it	cc
 8009b26:	461d      	movcc	r5, r3
 8009b28:	0553      	lsls	r3, r2, #21
 8009b2a:	d531      	bpl.n	8009b90 <__ssputs_r+0xa0>
 8009b2c:	4629      	mov	r1, r5
 8009b2e:	f7ff ff85 	bl	8009a3c <_malloc_r>
 8009b32:	4606      	mov	r6, r0
 8009b34:	b950      	cbnz	r0, 8009b4c <__ssputs_r+0x5c>
 8009b36:	230c      	movs	r3, #12
 8009b38:	f8ca 3000 	str.w	r3, [sl]
 8009b3c:	89a3      	ldrh	r3, [r4, #12]
 8009b3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b42:	81a3      	strh	r3, [r4, #12]
 8009b44:	f04f 30ff 	mov.w	r0, #4294967295
 8009b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b4c:	6921      	ldr	r1, [r4, #16]
 8009b4e:	464a      	mov	r2, r9
 8009b50:	f7fd ffe2 	bl	8007b18 <memcpy>
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b5e:	81a3      	strh	r3, [r4, #12]
 8009b60:	6126      	str	r6, [r4, #16]
 8009b62:	6165      	str	r5, [r4, #20]
 8009b64:	444e      	add	r6, r9
 8009b66:	eba5 0509 	sub.w	r5, r5, r9
 8009b6a:	6026      	str	r6, [r4, #0]
 8009b6c:	60a5      	str	r5, [r4, #8]
 8009b6e:	463e      	mov	r6, r7
 8009b70:	42be      	cmp	r6, r7
 8009b72:	d900      	bls.n	8009b76 <__ssputs_r+0x86>
 8009b74:	463e      	mov	r6, r7
 8009b76:	4632      	mov	r2, r6
 8009b78:	6820      	ldr	r0, [r4, #0]
 8009b7a:	4641      	mov	r1, r8
 8009b7c:	f000 f966 	bl	8009e4c <memmove>
 8009b80:	68a3      	ldr	r3, [r4, #8]
 8009b82:	6822      	ldr	r2, [r4, #0]
 8009b84:	1b9b      	subs	r3, r3, r6
 8009b86:	4432      	add	r2, r6
 8009b88:	60a3      	str	r3, [r4, #8]
 8009b8a:	6022      	str	r2, [r4, #0]
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	e7db      	b.n	8009b48 <__ssputs_r+0x58>
 8009b90:	462a      	mov	r2, r5
 8009b92:	f000 f981 	bl	8009e98 <_realloc_r>
 8009b96:	4606      	mov	r6, r0
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	d1e1      	bne.n	8009b60 <__ssputs_r+0x70>
 8009b9c:	6921      	ldr	r1, [r4, #16]
 8009b9e:	4650      	mov	r0, sl
 8009ba0:	f7ff fefc 	bl	800999c <_free_r>
 8009ba4:	e7c7      	b.n	8009b36 <__ssputs_r+0x46>
	...

08009ba8 <_svfiprintf_r>:
 8009ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bac:	4698      	mov	r8, r3
 8009bae:	898b      	ldrh	r3, [r1, #12]
 8009bb0:	061b      	lsls	r3, r3, #24
 8009bb2:	b09d      	sub	sp, #116	; 0x74
 8009bb4:	4607      	mov	r7, r0
 8009bb6:	460d      	mov	r5, r1
 8009bb8:	4614      	mov	r4, r2
 8009bba:	d50e      	bpl.n	8009bda <_svfiprintf_r+0x32>
 8009bbc:	690b      	ldr	r3, [r1, #16]
 8009bbe:	b963      	cbnz	r3, 8009bda <_svfiprintf_r+0x32>
 8009bc0:	2140      	movs	r1, #64	; 0x40
 8009bc2:	f7ff ff3b 	bl	8009a3c <_malloc_r>
 8009bc6:	6028      	str	r0, [r5, #0]
 8009bc8:	6128      	str	r0, [r5, #16]
 8009bca:	b920      	cbnz	r0, 8009bd6 <_svfiprintf_r+0x2e>
 8009bcc:	230c      	movs	r3, #12
 8009bce:	603b      	str	r3, [r7, #0]
 8009bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd4:	e0d1      	b.n	8009d7a <_svfiprintf_r+0x1d2>
 8009bd6:	2340      	movs	r3, #64	; 0x40
 8009bd8:	616b      	str	r3, [r5, #20]
 8009bda:	2300      	movs	r3, #0
 8009bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8009bde:	2320      	movs	r3, #32
 8009be0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009be4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009be8:	2330      	movs	r3, #48	; 0x30
 8009bea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009d94 <_svfiprintf_r+0x1ec>
 8009bee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bf2:	f04f 0901 	mov.w	r9, #1
 8009bf6:	4623      	mov	r3, r4
 8009bf8:	469a      	mov	sl, r3
 8009bfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bfe:	b10a      	cbz	r2, 8009c04 <_svfiprintf_r+0x5c>
 8009c00:	2a25      	cmp	r2, #37	; 0x25
 8009c02:	d1f9      	bne.n	8009bf8 <_svfiprintf_r+0x50>
 8009c04:	ebba 0b04 	subs.w	fp, sl, r4
 8009c08:	d00b      	beq.n	8009c22 <_svfiprintf_r+0x7a>
 8009c0a:	465b      	mov	r3, fp
 8009c0c:	4622      	mov	r2, r4
 8009c0e:	4629      	mov	r1, r5
 8009c10:	4638      	mov	r0, r7
 8009c12:	f7ff ff6d 	bl	8009af0 <__ssputs_r>
 8009c16:	3001      	adds	r0, #1
 8009c18:	f000 80aa 	beq.w	8009d70 <_svfiprintf_r+0x1c8>
 8009c1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c1e:	445a      	add	r2, fp
 8009c20:	9209      	str	r2, [sp, #36]	; 0x24
 8009c22:	f89a 3000 	ldrb.w	r3, [sl]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	f000 80a2 	beq.w	8009d70 <_svfiprintf_r+0x1c8>
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c36:	f10a 0a01 	add.w	sl, sl, #1
 8009c3a:	9304      	str	r3, [sp, #16]
 8009c3c:	9307      	str	r3, [sp, #28]
 8009c3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c42:	931a      	str	r3, [sp, #104]	; 0x68
 8009c44:	4654      	mov	r4, sl
 8009c46:	2205      	movs	r2, #5
 8009c48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c4c:	4851      	ldr	r0, [pc, #324]	; (8009d94 <_svfiprintf_r+0x1ec>)
 8009c4e:	f7f6 fadf 	bl	8000210 <memchr>
 8009c52:	9a04      	ldr	r2, [sp, #16]
 8009c54:	b9d8      	cbnz	r0, 8009c8e <_svfiprintf_r+0xe6>
 8009c56:	06d0      	lsls	r0, r2, #27
 8009c58:	bf44      	itt	mi
 8009c5a:	2320      	movmi	r3, #32
 8009c5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c60:	0711      	lsls	r1, r2, #28
 8009c62:	bf44      	itt	mi
 8009c64:	232b      	movmi	r3, #43	; 0x2b
 8009c66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c6a:	f89a 3000 	ldrb.w	r3, [sl]
 8009c6e:	2b2a      	cmp	r3, #42	; 0x2a
 8009c70:	d015      	beq.n	8009c9e <_svfiprintf_r+0xf6>
 8009c72:	9a07      	ldr	r2, [sp, #28]
 8009c74:	4654      	mov	r4, sl
 8009c76:	2000      	movs	r0, #0
 8009c78:	f04f 0c0a 	mov.w	ip, #10
 8009c7c:	4621      	mov	r1, r4
 8009c7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c82:	3b30      	subs	r3, #48	; 0x30
 8009c84:	2b09      	cmp	r3, #9
 8009c86:	d94e      	bls.n	8009d26 <_svfiprintf_r+0x17e>
 8009c88:	b1b0      	cbz	r0, 8009cb8 <_svfiprintf_r+0x110>
 8009c8a:	9207      	str	r2, [sp, #28]
 8009c8c:	e014      	b.n	8009cb8 <_svfiprintf_r+0x110>
 8009c8e:	eba0 0308 	sub.w	r3, r0, r8
 8009c92:	fa09 f303 	lsl.w	r3, r9, r3
 8009c96:	4313      	orrs	r3, r2
 8009c98:	9304      	str	r3, [sp, #16]
 8009c9a:	46a2      	mov	sl, r4
 8009c9c:	e7d2      	b.n	8009c44 <_svfiprintf_r+0x9c>
 8009c9e:	9b03      	ldr	r3, [sp, #12]
 8009ca0:	1d19      	adds	r1, r3, #4
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	9103      	str	r1, [sp, #12]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	bfbb      	ittet	lt
 8009caa:	425b      	neglt	r3, r3
 8009cac:	f042 0202 	orrlt.w	r2, r2, #2
 8009cb0:	9307      	strge	r3, [sp, #28]
 8009cb2:	9307      	strlt	r3, [sp, #28]
 8009cb4:	bfb8      	it	lt
 8009cb6:	9204      	strlt	r2, [sp, #16]
 8009cb8:	7823      	ldrb	r3, [r4, #0]
 8009cba:	2b2e      	cmp	r3, #46	; 0x2e
 8009cbc:	d10c      	bne.n	8009cd8 <_svfiprintf_r+0x130>
 8009cbe:	7863      	ldrb	r3, [r4, #1]
 8009cc0:	2b2a      	cmp	r3, #42	; 0x2a
 8009cc2:	d135      	bne.n	8009d30 <_svfiprintf_r+0x188>
 8009cc4:	9b03      	ldr	r3, [sp, #12]
 8009cc6:	1d1a      	adds	r2, r3, #4
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	9203      	str	r2, [sp, #12]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	bfb8      	it	lt
 8009cd0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009cd4:	3402      	adds	r4, #2
 8009cd6:	9305      	str	r3, [sp, #20]
 8009cd8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009da4 <_svfiprintf_r+0x1fc>
 8009cdc:	7821      	ldrb	r1, [r4, #0]
 8009cde:	2203      	movs	r2, #3
 8009ce0:	4650      	mov	r0, sl
 8009ce2:	f7f6 fa95 	bl	8000210 <memchr>
 8009ce6:	b140      	cbz	r0, 8009cfa <_svfiprintf_r+0x152>
 8009ce8:	2340      	movs	r3, #64	; 0x40
 8009cea:	eba0 000a 	sub.w	r0, r0, sl
 8009cee:	fa03 f000 	lsl.w	r0, r3, r0
 8009cf2:	9b04      	ldr	r3, [sp, #16]
 8009cf4:	4303      	orrs	r3, r0
 8009cf6:	3401      	adds	r4, #1
 8009cf8:	9304      	str	r3, [sp, #16]
 8009cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cfe:	4826      	ldr	r0, [pc, #152]	; (8009d98 <_svfiprintf_r+0x1f0>)
 8009d00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d04:	2206      	movs	r2, #6
 8009d06:	f7f6 fa83 	bl	8000210 <memchr>
 8009d0a:	2800      	cmp	r0, #0
 8009d0c:	d038      	beq.n	8009d80 <_svfiprintf_r+0x1d8>
 8009d0e:	4b23      	ldr	r3, [pc, #140]	; (8009d9c <_svfiprintf_r+0x1f4>)
 8009d10:	bb1b      	cbnz	r3, 8009d5a <_svfiprintf_r+0x1b2>
 8009d12:	9b03      	ldr	r3, [sp, #12]
 8009d14:	3307      	adds	r3, #7
 8009d16:	f023 0307 	bic.w	r3, r3, #7
 8009d1a:	3308      	adds	r3, #8
 8009d1c:	9303      	str	r3, [sp, #12]
 8009d1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d20:	4433      	add	r3, r6
 8009d22:	9309      	str	r3, [sp, #36]	; 0x24
 8009d24:	e767      	b.n	8009bf6 <_svfiprintf_r+0x4e>
 8009d26:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	2001      	movs	r0, #1
 8009d2e:	e7a5      	b.n	8009c7c <_svfiprintf_r+0xd4>
 8009d30:	2300      	movs	r3, #0
 8009d32:	3401      	adds	r4, #1
 8009d34:	9305      	str	r3, [sp, #20]
 8009d36:	4619      	mov	r1, r3
 8009d38:	f04f 0c0a 	mov.w	ip, #10
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d42:	3a30      	subs	r2, #48	; 0x30
 8009d44:	2a09      	cmp	r2, #9
 8009d46:	d903      	bls.n	8009d50 <_svfiprintf_r+0x1a8>
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d0c5      	beq.n	8009cd8 <_svfiprintf_r+0x130>
 8009d4c:	9105      	str	r1, [sp, #20]
 8009d4e:	e7c3      	b.n	8009cd8 <_svfiprintf_r+0x130>
 8009d50:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d54:	4604      	mov	r4, r0
 8009d56:	2301      	movs	r3, #1
 8009d58:	e7f0      	b.n	8009d3c <_svfiprintf_r+0x194>
 8009d5a:	ab03      	add	r3, sp, #12
 8009d5c:	9300      	str	r3, [sp, #0]
 8009d5e:	462a      	mov	r2, r5
 8009d60:	4b0f      	ldr	r3, [pc, #60]	; (8009da0 <_svfiprintf_r+0x1f8>)
 8009d62:	a904      	add	r1, sp, #16
 8009d64:	4638      	mov	r0, r7
 8009d66:	f7fd ff8d 	bl	8007c84 <_printf_float>
 8009d6a:	1c42      	adds	r2, r0, #1
 8009d6c:	4606      	mov	r6, r0
 8009d6e:	d1d6      	bne.n	8009d1e <_svfiprintf_r+0x176>
 8009d70:	89ab      	ldrh	r3, [r5, #12]
 8009d72:	065b      	lsls	r3, r3, #25
 8009d74:	f53f af2c 	bmi.w	8009bd0 <_svfiprintf_r+0x28>
 8009d78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d7a:	b01d      	add	sp, #116	; 0x74
 8009d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d80:	ab03      	add	r3, sp, #12
 8009d82:	9300      	str	r3, [sp, #0]
 8009d84:	462a      	mov	r2, r5
 8009d86:	4b06      	ldr	r3, [pc, #24]	; (8009da0 <_svfiprintf_r+0x1f8>)
 8009d88:	a904      	add	r1, sp, #16
 8009d8a:	4638      	mov	r0, r7
 8009d8c:	f7fe fa1e 	bl	80081cc <_printf_i>
 8009d90:	e7eb      	b.n	8009d6a <_svfiprintf_r+0x1c2>
 8009d92:	bf00      	nop
 8009d94:	0800b424 	.word	0x0800b424
 8009d98:	0800b42e 	.word	0x0800b42e
 8009d9c:	08007c85 	.word	0x08007c85
 8009da0:	08009af1 	.word	0x08009af1
 8009da4:	0800b42a 	.word	0x0800b42a

08009da8 <_sbrk_r>:
 8009da8:	b538      	push	{r3, r4, r5, lr}
 8009daa:	4d06      	ldr	r5, [pc, #24]	; (8009dc4 <_sbrk_r+0x1c>)
 8009dac:	2300      	movs	r3, #0
 8009dae:	4604      	mov	r4, r0
 8009db0:	4608      	mov	r0, r1
 8009db2:	602b      	str	r3, [r5, #0]
 8009db4:	f7f7 ffa0 	bl	8001cf8 <_sbrk>
 8009db8:	1c43      	adds	r3, r0, #1
 8009dba:	d102      	bne.n	8009dc2 <_sbrk_r+0x1a>
 8009dbc:	682b      	ldr	r3, [r5, #0]
 8009dbe:	b103      	cbz	r3, 8009dc2 <_sbrk_r+0x1a>
 8009dc0:	6023      	str	r3, [r4, #0]
 8009dc2:	bd38      	pop	{r3, r4, r5, pc}
 8009dc4:	20003bb4 	.word	0x20003bb4

08009dc8 <__assert_func>:
 8009dc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009dca:	4614      	mov	r4, r2
 8009dcc:	461a      	mov	r2, r3
 8009dce:	4b09      	ldr	r3, [pc, #36]	; (8009df4 <__assert_func+0x2c>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4605      	mov	r5, r0
 8009dd4:	68d8      	ldr	r0, [r3, #12]
 8009dd6:	b14c      	cbz	r4, 8009dec <__assert_func+0x24>
 8009dd8:	4b07      	ldr	r3, [pc, #28]	; (8009df8 <__assert_func+0x30>)
 8009dda:	9100      	str	r1, [sp, #0]
 8009ddc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009de0:	4906      	ldr	r1, [pc, #24]	; (8009dfc <__assert_func+0x34>)
 8009de2:	462b      	mov	r3, r5
 8009de4:	f000 f80e 	bl	8009e04 <fiprintf>
 8009de8:	f000 faa4 	bl	800a334 <abort>
 8009dec:	4b04      	ldr	r3, [pc, #16]	; (8009e00 <__assert_func+0x38>)
 8009dee:	461c      	mov	r4, r3
 8009df0:	e7f3      	b.n	8009dda <__assert_func+0x12>
 8009df2:	bf00      	nop
 8009df4:	2000001c 	.word	0x2000001c
 8009df8:	0800b435 	.word	0x0800b435
 8009dfc:	0800b442 	.word	0x0800b442
 8009e00:	0800b470 	.word	0x0800b470

08009e04 <fiprintf>:
 8009e04:	b40e      	push	{r1, r2, r3}
 8009e06:	b503      	push	{r0, r1, lr}
 8009e08:	4601      	mov	r1, r0
 8009e0a:	ab03      	add	r3, sp, #12
 8009e0c:	4805      	ldr	r0, [pc, #20]	; (8009e24 <fiprintf+0x20>)
 8009e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e12:	6800      	ldr	r0, [r0, #0]
 8009e14:	9301      	str	r3, [sp, #4]
 8009e16:	f000 f88f 	bl	8009f38 <_vfiprintf_r>
 8009e1a:	b002      	add	sp, #8
 8009e1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e20:	b003      	add	sp, #12
 8009e22:	4770      	bx	lr
 8009e24:	2000001c 	.word	0x2000001c

08009e28 <__ascii_mbtowc>:
 8009e28:	b082      	sub	sp, #8
 8009e2a:	b901      	cbnz	r1, 8009e2e <__ascii_mbtowc+0x6>
 8009e2c:	a901      	add	r1, sp, #4
 8009e2e:	b142      	cbz	r2, 8009e42 <__ascii_mbtowc+0x1a>
 8009e30:	b14b      	cbz	r3, 8009e46 <__ascii_mbtowc+0x1e>
 8009e32:	7813      	ldrb	r3, [r2, #0]
 8009e34:	600b      	str	r3, [r1, #0]
 8009e36:	7812      	ldrb	r2, [r2, #0]
 8009e38:	1e10      	subs	r0, r2, #0
 8009e3a:	bf18      	it	ne
 8009e3c:	2001      	movne	r0, #1
 8009e3e:	b002      	add	sp, #8
 8009e40:	4770      	bx	lr
 8009e42:	4610      	mov	r0, r2
 8009e44:	e7fb      	b.n	8009e3e <__ascii_mbtowc+0x16>
 8009e46:	f06f 0001 	mvn.w	r0, #1
 8009e4a:	e7f8      	b.n	8009e3e <__ascii_mbtowc+0x16>

08009e4c <memmove>:
 8009e4c:	4288      	cmp	r0, r1
 8009e4e:	b510      	push	{r4, lr}
 8009e50:	eb01 0402 	add.w	r4, r1, r2
 8009e54:	d902      	bls.n	8009e5c <memmove+0x10>
 8009e56:	4284      	cmp	r4, r0
 8009e58:	4623      	mov	r3, r4
 8009e5a:	d807      	bhi.n	8009e6c <memmove+0x20>
 8009e5c:	1e43      	subs	r3, r0, #1
 8009e5e:	42a1      	cmp	r1, r4
 8009e60:	d008      	beq.n	8009e74 <memmove+0x28>
 8009e62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e6a:	e7f8      	b.n	8009e5e <memmove+0x12>
 8009e6c:	4402      	add	r2, r0
 8009e6e:	4601      	mov	r1, r0
 8009e70:	428a      	cmp	r2, r1
 8009e72:	d100      	bne.n	8009e76 <memmove+0x2a>
 8009e74:	bd10      	pop	{r4, pc}
 8009e76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e7e:	e7f7      	b.n	8009e70 <memmove+0x24>

08009e80 <__malloc_lock>:
 8009e80:	4801      	ldr	r0, [pc, #4]	; (8009e88 <__malloc_lock+0x8>)
 8009e82:	f000 bc17 	b.w	800a6b4 <__retarget_lock_acquire_recursive>
 8009e86:	bf00      	nop
 8009e88:	20003bbc 	.word	0x20003bbc

08009e8c <__malloc_unlock>:
 8009e8c:	4801      	ldr	r0, [pc, #4]	; (8009e94 <__malloc_unlock+0x8>)
 8009e8e:	f000 bc12 	b.w	800a6b6 <__retarget_lock_release_recursive>
 8009e92:	bf00      	nop
 8009e94:	20003bbc 	.word	0x20003bbc

08009e98 <_realloc_r>:
 8009e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e9a:	4607      	mov	r7, r0
 8009e9c:	4614      	mov	r4, r2
 8009e9e:	460e      	mov	r6, r1
 8009ea0:	b921      	cbnz	r1, 8009eac <_realloc_r+0x14>
 8009ea2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009ea6:	4611      	mov	r1, r2
 8009ea8:	f7ff bdc8 	b.w	8009a3c <_malloc_r>
 8009eac:	b922      	cbnz	r2, 8009eb8 <_realloc_r+0x20>
 8009eae:	f7ff fd75 	bl	800999c <_free_r>
 8009eb2:	4625      	mov	r5, r4
 8009eb4:	4628      	mov	r0, r5
 8009eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009eb8:	f000 fc62 	bl	800a780 <_malloc_usable_size_r>
 8009ebc:	42a0      	cmp	r0, r4
 8009ebe:	d20f      	bcs.n	8009ee0 <_realloc_r+0x48>
 8009ec0:	4621      	mov	r1, r4
 8009ec2:	4638      	mov	r0, r7
 8009ec4:	f7ff fdba 	bl	8009a3c <_malloc_r>
 8009ec8:	4605      	mov	r5, r0
 8009eca:	2800      	cmp	r0, #0
 8009ecc:	d0f2      	beq.n	8009eb4 <_realloc_r+0x1c>
 8009ece:	4631      	mov	r1, r6
 8009ed0:	4622      	mov	r2, r4
 8009ed2:	f7fd fe21 	bl	8007b18 <memcpy>
 8009ed6:	4631      	mov	r1, r6
 8009ed8:	4638      	mov	r0, r7
 8009eda:	f7ff fd5f 	bl	800999c <_free_r>
 8009ede:	e7e9      	b.n	8009eb4 <_realloc_r+0x1c>
 8009ee0:	4635      	mov	r5, r6
 8009ee2:	e7e7      	b.n	8009eb4 <_realloc_r+0x1c>

08009ee4 <__sfputc_r>:
 8009ee4:	6893      	ldr	r3, [r2, #8]
 8009ee6:	3b01      	subs	r3, #1
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	b410      	push	{r4}
 8009eec:	6093      	str	r3, [r2, #8]
 8009eee:	da08      	bge.n	8009f02 <__sfputc_r+0x1e>
 8009ef0:	6994      	ldr	r4, [r2, #24]
 8009ef2:	42a3      	cmp	r3, r4
 8009ef4:	db01      	blt.n	8009efa <__sfputc_r+0x16>
 8009ef6:	290a      	cmp	r1, #10
 8009ef8:	d103      	bne.n	8009f02 <__sfputc_r+0x1e>
 8009efa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009efe:	f000 b94b 	b.w	800a198 <__swbuf_r>
 8009f02:	6813      	ldr	r3, [r2, #0]
 8009f04:	1c58      	adds	r0, r3, #1
 8009f06:	6010      	str	r0, [r2, #0]
 8009f08:	7019      	strb	r1, [r3, #0]
 8009f0a:	4608      	mov	r0, r1
 8009f0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f10:	4770      	bx	lr

08009f12 <__sfputs_r>:
 8009f12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f14:	4606      	mov	r6, r0
 8009f16:	460f      	mov	r7, r1
 8009f18:	4614      	mov	r4, r2
 8009f1a:	18d5      	adds	r5, r2, r3
 8009f1c:	42ac      	cmp	r4, r5
 8009f1e:	d101      	bne.n	8009f24 <__sfputs_r+0x12>
 8009f20:	2000      	movs	r0, #0
 8009f22:	e007      	b.n	8009f34 <__sfputs_r+0x22>
 8009f24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f28:	463a      	mov	r2, r7
 8009f2a:	4630      	mov	r0, r6
 8009f2c:	f7ff ffda 	bl	8009ee4 <__sfputc_r>
 8009f30:	1c43      	adds	r3, r0, #1
 8009f32:	d1f3      	bne.n	8009f1c <__sfputs_r+0xa>
 8009f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009f38 <_vfiprintf_r>:
 8009f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f3c:	460d      	mov	r5, r1
 8009f3e:	b09d      	sub	sp, #116	; 0x74
 8009f40:	4614      	mov	r4, r2
 8009f42:	4698      	mov	r8, r3
 8009f44:	4606      	mov	r6, r0
 8009f46:	b118      	cbz	r0, 8009f50 <_vfiprintf_r+0x18>
 8009f48:	6983      	ldr	r3, [r0, #24]
 8009f4a:	b90b      	cbnz	r3, 8009f50 <_vfiprintf_r+0x18>
 8009f4c:	f000 fb14 	bl	800a578 <__sinit>
 8009f50:	4b89      	ldr	r3, [pc, #548]	; (800a178 <_vfiprintf_r+0x240>)
 8009f52:	429d      	cmp	r5, r3
 8009f54:	d11b      	bne.n	8009f8e <_vfiprintf_r+0x56>
 8009f56:	6875      	ldr	r5, [r6, #4]
 8009f58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f5a:	07d9      	lsls	r1, r3, #31
 8009f5c:	d405      	bmi.n	8009f6a <_vfiprintf_r+0x32>
 8009f5e:	89ab      	ldrh	r3, [r5, #12]
 8009f60:	059a      	lsls	r2, r3, #22
 8009f62:	d402      	bmi.n	8009f6a <_vfiprintf_r+0x32>
 8009f64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f66:	f000 fba5 	bl	800a6b4 <__retarget_lock_acquire_recursive>
 8009f6a:	89ab      	ldrh	r3, [r5, #12]
 8009f6c:	071b      	lsls	r3, r3, #28
 8009f6e:	d501      	bpl.n	8009f74 <_vfiprintf_r+0x3c>
 8009f70:	692b      	ldr	r3, [r5, #16]
 8009f72:	b9eb      	cbnz	r3, 8009fb0 <_vfiprintf_r+0x78>
 8009f74:	4629      	mov	r1, r5
 8009f76:	4630      	mov	r0, r6
 8009f78:	f000 f96e 	bl	800a258 <__swsetup_r>
 8009f7c:	b1c0      	cbz	r0, 8009fb0 <_vfiprintf_r+0x78>
 8009f7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f80:	07dc      	lsls	r4, r3, #31
 8009f82:	d50e      	bpl.n	8009fa2 <_vfiprintf_r+0x6a>
 8009f84:	f04f 30ff 	mov.w	r0, #4294967295
 8009f88:	b01d      	add	sp, #116	; 0x74
 8009f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f8e:	4b7b      	ldr	r3, [pc, #492]	; (800a17c <_vfiprintf_r+0x244>)
 8009f90:	429d      	cmp	r5, r3
 8009f92:	d101      	bne.n	8009f98 <_vfiprintf_r+0x60>
 8009f94:	68b5      	ldr	r5, [r6, #8]
 8009f96:	e7df      	b.n	8009f58 <_vfiprintf_r+0x20>
 8009f98:	4b79      	ldr	r3, [pc, #484]	; (800a180 <_vfiprintf_r+0x248>)
 8009f9a:	429d      	cmp	r5, r3
 8009f9c:	bf08      	it	eq
 8009f9e:	68f5      	ldreq	r5, [r6, #12]
 8009fa0:	e7da      	b.n	8009f58 <_vfiprintf_r+0x20>
 8009fa2:	89ab      	ldrh	r3, [r5, #12]
 8009fa4:	0598      	lsls	r0, r3, #22
 8009fa6:	d4ed      	bmi.n	8009f84 <_vfiprintf_r+0x4c>
 8009fa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009faa:	f000 fb84 	bl	800a6b6 <__retarget_lock_release_recursive>
 8009fae:	e7e9      	b.n	8009f84 <_vfiprintf_r+0x4c>
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	9309      	str	r3, [sp, #36]	; 0x24
 8009fb4:	2320      	movs	r3, #32
 8009fb6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009fba:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fbe:	2330      	movs	r3, #48	; 0x30
 8009fc0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a184 <_vfiprintf_r+0x24c>
 8009fc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009fc8:	f04f 0901 	mov.w	r9, #1
 8009fcc:	4623      	mov	r3, r4
 8009fce:	469a      	mov	sl, r3
 8009fd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fd4:	b10a      	cbz	r2, 8009fda <_vfiprintf_r+0xa2>
 8009fd6:	2a25      	cmp	r2, #37	; 0x25
 8009fd8:	d1f9      	bne.n	8009fce <_vfiprintf_r+0x96>
 8009fda:	ebba 0b04 	subs.w	fp, sl, r4
 8009fde:	d00b      	beq.n	8009ff8 <_vfiprintf_r+0xc0>
 8009fe0:	465b      	mov	r3, fp
 8009fe2:	4622      	mov	r2, r4
 8009fe4:	4629      	mov	r1, r5
 8009fe6:	4630      	mov	r0, r6
 8009fe8:	f7ff ff93 	bl	8009f12 <__sfputs_r>
 8009fec:	3001      	adds	r0, #1
 8009fee:	f000 80aa 	beq.w	800a146 <_vfiprintf_r+0x20e>
 8009ff2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ff4:	445a      	add	r2, fp
 8009ff6:	9209      	str	r2, [sp, #36]	; 0x24
 8009ff8:	f89a 3000 	ldrb.w	r3, [sl]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	f000 80a2 	beq.w	800a146 <_vfiprintf_r+0x20e>
 800a002:	2300      	movs	r3, #0
 800a004:	f04f 32ff 	mov.w	r2, #4294967295
 800a008:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a00c:	f10a 0a01 	add.w	sl, sl, #1
 800a010:	9304      	str	r3, [sp, #16]
 800a012:	9307      	str	r3, [sp, #28]
 800a014:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a018:	931a      	str	r3, [sp, #104]	; 0x68
 800a01a:	4654      	mov	r4, sl
 800a01c:	2205      	movs	r2, #5
 800a01e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a022:	4858      	ldr	r0, [pc, #352]	; (800a184 <_vfiprintf_r+0x24c>)
 800a024:	f7f6 f8f4 	bl	8000210 <memchr>
 800a028:	9a04      	ldr	r2, [sp, #16]
 800a02a:	b9d8      	cbnz	r0, 800a064 <_vfiprintf_r+0x12c>
 800a02c:	06d1      	lsls	r1, r2, #27
 800a02e:	bf44      	itt	mi
 800a030:	2320      	movmi	r3, #32
 800a032:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a036:	0713      	lsls	r3, r2, #28
 800a038:	bf44      	itt	mi
 800a03a:	232b      	movmi	r3, #43	; 0x2b
 800a03c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a040:	f89a 3000 	ldrb.w	r3, [sl]
 800a044:	2b2a      	cmp	r3, #42	; 0x2a
 800a046:	d015      	beq.n	800a074 <_vfiprintf_r+0x13c>
 800a048:	9a07      	ldr	r2, [sp, #28]
 800a04a:	4654      	mov	r4, sl
 800a04c:	2000      	movs	r0, #0
 800a04e:	f04f 0c0a 	mov.w	ip, #10
 800a052:	4621      	mov	r1, r4
 800a054:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a058:	3b30      	subs	r3, #48	; 0x30
 800a05a:	2b09      	cmp	r3, #9
 800a05c:	d94e      	bls.n	800a0fc <_vfiprintf_r+0x1c4>
 800a05e:	b1b0      	cbz	r0, 800a08e <_vfiprintf_r+0x156>
 800a060:	9207      	str	r2, [sp, #28]
 800a062:	e014      	b.n	800a08e <_vfiprintf_r+0x156>
 800a064:	eba0 0308 	sub.w	r3, r0, r8
 800a068:	fa09 f303 	lsl.w	r3, r9, r3
 800a06c:	4313      	orrs	r3, r2
 800a06e:	9304      	str	r3, [sp, #16]
 800a070:	46a2      	mov	sl, r4
 800a072:	e7d2      	b.n	800a01a <_vfiprintf_r+0xe2>
 800a074:	9b03      	ldr	r3, [sp, #12]
 800a076:	1d19      	adds	r1, r3, #4
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	9103      	str	r1, [sp, #12]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	bfbb      	ittet	lt
 800a080:	425b      	neglt	r3, r3
 800a082:	f042 0202 	orrlt.w	r2, r2, #2
 800a086:	9307      	strge	r3, [sp, #28]
 800a088:	9307      	strlt	r3, [sp, #28]
 800a08a:	bfb8      	it	lt
 800a08c:	9204      	strlt	r2, [sp, #16]
 800a08e:	7823      	ldrb	r3, [r4, #0]
 800a090:	2b2e      	cmp	r3, #46	; 0x2e
 800a092:	d10c      	bne.n	800a0ae <_vfiprintf_r+0x176>
 800a094:	7863      	ldrb	r3, [r4, #1]
 800a096:	2b2a      	cmp	r3, #42	; 0x2a
 800a098:	d135      	bne.n	800a106 <_vfiprintf_r+0x1ce>
 800a09a:	9b03      	ldr	r3, [sp, #12]
 800a09c:	1d1a      	adds	r2, r3, #4
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	9203      	str	r2, [sp, #12]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	bfb8      	it	lt
 800a0a6:	f04f 33ff 	movlt.w	r3, #4294967295
 800a0aa:	3402      	adds	r4, #2
 800a0ac:	9305      	str	r3, [sp, #20]
 800a0ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a194 <_vfiprintf_r+0x25c>
 800a0b2:	7821      	ldrb	r1, [r4, #0]
 800a0b4:	2203      	movs	r2, #3
 800a0b6:	4650      	mov	r0, sl
 800a0b8:	f7f6 f8aa 	bl	8000210 <memchr>
 800a0bc:	b140      	cbz	r0, 800a0d0 <_vfiprintf_r+0x198>
 800a0be:	2340      	movs	r3, #64	; 0x40
 800a0c0:	eba0 000a 	sub.w	r0, r0, sl
 800a0c4:	fa03 f000 	lsl.w	r0, r3, r0
 800a0c8:	9b04      	ldr	r3, [sp, #16]
 800a0ca:	4303      	orrs	r3, r0
 800a0cc:	3401      	adds	r4, #1
 800a0ce:	9304      	str	r3, [sp, #16]
 800a0d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0d4:	482c      	ldr	r0, [pc, #176]	; (800a188 <_vfiprintf_r+0x250>)
 800a0d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a0da:	2206      	movs	r2, #6
 800a0dc:	f7f6 f898 	bl	8000210 <memchr>
 800a0e0:	2800      	cmp	r0, #0
 800a0e2:	d03f      	beq.n	800a164 <_vfiprintf_r+0x22c>
 800a0e4:	4b29      	ldr	r3, [pc, #164]	; (800a18c <_vfiprintf_r+0x254>)
 800a0e6:	bb1b      	cbnz	r3, 800a130 <_vfiprintf_r+0x1f8>
 800a0e8:	9b03      	ldr	r3, [sp, #12]
 800a0ea:	3307      	adds	r3, #7
 800a0ec:	f023 0307 	bic.w	r3, r3, #7
 800a0f0:	3308      	adds	r3, #8
 800a0f2:	9303      	str	r3, [sp, #12]
 800a0f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0f6:	443b      	add	r3, r7
 800a0f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a0fa:	e767      	b.n	8009fcc <_vfiprintf_r+0x94>
 800a0fc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a100:	460c      	mov	r4, r1
 800a102:	2001      	movs	r0, #1
 800a104:	e7a5      	b.n	800a052 <_vfiprintf_r+0x11a>
 800a106:	2300      	movs	r3, #0
 800a108:	3401      	adds	r4, #1
 800a10a:	9305      	str	r3, [sp, #20]
 800a10c:	4619      	mov	r1, r3
 800a10e:	f04f 0c0a 	mov.w	ip, #10
 800a112:	4620      	mov	r0, r4
 800a114:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a118:	3a30      	subs	r2, #48	; 0x30
 800a11a:	2a09      	cmp	r2, #9
 800a11c:	d903      	bls.n	800a126 <_vfiprintf_r+0x1ee>
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d0c5      	beq.n	800a0ae <_vfiprintf_r+0x176>
 800a122:	9105      	str	r1, [sp, #20]
 800a124:	e7c3      	b.n	800a0ae <_vfiprintf_r+0x176>
 800a126:	fb0c 2101 	mla	r1, ip, r1, r2
 800a12a:	4604      	mov	r4, r0
 800a12c:	2301      	movs	r3, #1
 800a12e:	e7f0      	b.n	800a112 <_vfiprintf_r+0x1da>
 800a130:	ab03      	add	r3, sp, #12
 800a132:	9300      	str	r3, [sp, #0]
 800a134:	462a      	mov	r2, r5
 800a136:	4b16      	ldr	r3, [pc, #88]	; (800a190 <_vfiprintf_r+0x258>)
 800a138:	a904      	add	r1, sp, #16
 800a13a:	4630      	mov	r0, r6
 800a13c:	f7fd fda2 	bl	8007c84 <_printf_float>
 800a140:	4607      	mov	r7, r0
 800a142:	1c78      	adds	r0, r7, #1
 800a144:	d1d6      	bne.n	800a0f4 <_vfiprintf_r+0x1bc>
 800a146:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a148:	07d9      	lsls	r1, r3, #31
 800a14a:	d405      	bmi.n	800a158 <_vfiprintf_r+0x220>
 800a14c:	89ab      	ldrh	r3, [r5, #12]
 800a14e:	059a      	lsls	r2, r3, #22
 800a150:	d402      	bmi.n	800a158 <_vfiprintf_r+0x220>
 800a152:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a154:	f000 faaf 	bl	800a6b6 <__retarget_lock_release_recursive>
 800a158:	89ab      	ldrh	r3, [r5, #12]
 800a15a:	065b      	lsls	r3, r3, #25
 800a15c:	f53f af12 	bmi.w	8009f84 <_vfiprintf_r+0x4c>
 800a160:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a162:	e711      	b.n	8009f88 <_vfiprintf_r+0x50>
 800a164:	ab03      	add	r3, sp, #12
 800a166:	9300      	str	r3, [sp, #0]
 800a168:	462a      	mov	r2, r5
 800a16a:	4b09      	ldr	r3, [pc, #36]	; (800a190 <_vfiprintf_r+0x258>)
 800a16c:	a904      	add	r1, sp, #16
 800a16e:	4630      	mov	r0, r6
 800a170:	f7fe f82c 	bl	80081cc <_printf_i>
 800a174:	e7e4      	b.n	800a140 <_vfiprintf_r+0x208>
 800a176:	bf00      	nop
 800a178:	0800b49c 	.word	0x0800b49c
 800a17c:	0800b4bc 	.word	0x0800b4bc
 800a180:	0800b47c 	.word	0x0800b47c
 800a184:	0800b424 	.word	0x0800b424
 800a188:	0800b42e 	.word	0x0800b42e
 800a18c:	08007c85 	.word	0x08007c85
 800a190:	08009f13 	.word	0x08009f13
 800a194:	0800b42a 	.word	0x0800b42a

0800a198 <__swbuf_r>:
 800a198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a19a:	460e      	mov	r6, r1
 800a19c:	4614      	mov	r4, r2
 800a19e:	4605      	mov	r5, r0
 800a1a0:	b118      	cbz	r0, 800a1aa <__swbuf_r+0x12>
 800a1a2:	6983      	ldr	r3, [r0, #24]
 800a1a4:	b90b      	cbnz	r3, 800a1aa <__swbuf_r+0x12>
 800a1a6:	f000 f9e7 	bl	800a578 <__sinit>
 800a1aa:	4b21      	ldr	r3, [pc, #132]	; (800a230 <__swbuf_r+0x98>)
 800a1ac:	429c      	cmp	r4, r3
 800a1ae:	d12b      	bne.n	800a208 <__swbuf_r+0x70>
 800a1b0:	686c      	ldr	r4, [r5, #4]
 800a1b2:	69a3      	ldr	r3, [r4, #24]
 800a1b4:	60a3      	str	r3, [r4, #8]
 800a1b6:	89a3      	ldrh	r3, [r4, #12]
 800a1b8:	071a      	lsls	r2, r3, #28
 800a1ba:	d52f      	bpl.n	800a21c <__swbuf_r+0x84>
 800a1bc:	6923      	ldr	r3, [r4, #16]
 800a1be:	b36b      	cbz	r3, 800a21c <__swbuf_r+0x84>
 800a1c0:	6923      	ldr	r3, [r4, #16]
 800a1c2:	6820      	ldr	r0, [r4, #0]
 800a1c4:	1ac0      	subs	r0, r0, r3
 800a1c6:	6963      	ldr	r3, [r4, #20]
 800a1c8:	b2f6      	uxtb	r6, r6
 800a1ca:	4283      	cmp	r3, r0
 800a1cc:	4637      	mov	r7, r6
 800a1ce:	dc04      	bgt.n	800a1da <__swbuf_r+0x42>
 800a1d0:	4621      	mov	r1, r4
 800a1d2:	4628      	mov	r0, r5
 800a1d4:	f000 f93c 	bl	800a450 <_fflush_r>
 800a1d8:	bb30      	cbnz	r0, 800a228 <__swbuf_r+0x90>
 800a1da:	68a3      	ldr	r3, [r4, #8]
 800a1dc:	3b01      	subs	r3, #1
 800a1de:	60a3      	str	r3, [r4, #8]
 800a1e0:	6823      	ldr	r3, [r4, #0]
 800a1e2:	1c5a      	adds	r2, r3, #1
 800a1e4:	6022      	str	r2, [r4, #0]
 800a1e6:	701e      	strb	r6, [r3, #0]
 800a1e8:	6963      	ldr	r3, [r4, #20]
 800a1ea:	3001      	adds	r0, #1
 800a1ec:	4283      	cmp	r3, r0
 800a1ee:	d004      	beq.n	800a1fa <__swbuf_r+0x62>
 800a1f0:	89a3      	ldrh	r3, [r4, #12]
 800a1f2:	07db      	lsls	r3, r3, #31
 800a1f4:	d506      	bpl.n	800a204 <__swbuf_r+0x6c>
 800a1f6:	2e0a      	cmp	r6, #10
 800a1f8:	d104      	bne.n	800a204 <__swbuf_r+0x6c>
 800a1fa:	4621      	mov	r1, r4
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	f000 f927 	bl	800a450 <_fflush_r>
 800a202:	b988      	cbnz	r0, 800a228 <__swbuf_r+0x90>
 800a204:	4638      	mov	r0, r7
 800a206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a208:	4b0a      	ldr	r3, [pc, #40]	; (800a234 <__swbuf_r+0x9c>)
 800a20a:	429c      	cmp	r4, r3
 800a20c:	d101      	bne.n	800a212 <__swbuf_r+0x7a>
 800a20e:	68ac      	ldr	r4, [r5, #8]
 800a210:	e7cf      	b.n	800a1b2 <__swbuf_r+0x1a>
 800a212:	4b09      	ldr	r3, [pc, #36]	; (800a238 <__swbuf_r+0xa0>)
 800a214:	429c      	cmp	r4, r3
 800a216:	bf08      	it	eq
 800a218:	68ec      	ldreq	r4, [r5, #12]
 800a21a:	e7ca      	b.n	800a1b2 <__swbuf_r+0x1a>
 800a21c:	4621      	mov	r1, r4
 800a21e:	4628      	mov	r0, r5
 800a220:	f000 f81a 	bl	800a258 <__swsetup_r>
 800a224:	2800      	cmp	r0, #0
 800a226:	d0cb      	beq.n	800a1c0 <__swbuf_r+0x28>
 800a228:	f04f 37ff 	mov.w	r7, #4294967295
 800a22c:	e7ea      	b.n	800a204 <__swbuf_r+0x6c>
 800a22e:	bf00      	nop
 800a230:	0800b49c 	.word	0x0800b49c
 800a234:	0800b4bc 	.word	0x0800b4bc
 800a238:	0800b47c 	.word	0x0800b47c

0800a23c <__ascii_wctomb>:
 800a23c:	b149      	cbz	r1, 800a252 <__ascii_wctomb+0x16>
 800a23e:	2aff      	cmp	r2, #255	; 0xff
 800a240:	bf85      	ittet	hi
 800a242:	238a      	movhi	r3, #138	; 0x8a
 800a244:	6003      	strhi	r3, [r0, #0]
 800a246:	700a      	strbls	r2, [r1, #0]
 800a248:	f04f 30ff 	movhi.w	r0, #4294967295
 800a24c:	bf98      	it	ls
 800a24e:	2001      	movls	r0, #1
 800a250:	4770      	bx	lr
 800a252:	4608      	mov	r0, r1
 800a254:	4770      	bx	lr
	...

0800a258 <__swsetup_r>:
 800a258:	4b32      	ldr	r3, [pc, #200]	; (800a324 <__swsetup_r+0xcc>)
 800a25a:	b570      	push	{r4, r5, r6, lr}
 800a25c:	681d      	ldr	r5, [r3, #0]
 800a25e:	4606      	mov	r6, r0
 800a260:	460c      	mov	r4, r1
 800a262:	b125      	cbz	r5, 800a26e <__swsetup_r+0x16>
 800a264:	69ab      	ldr	r3, [r5, #24]
 800a266:	b913      	cbnz	r3, 800a26e <__swsetup_r+0x16>
 800a268:	4628      	mov	r0, r5
 800a26a:	f000 f985 	bl	800a578 <__sinit>
 800a26e:	4b2e      	ldr	r3, [pc, #184]	; (800a328 <__swsetup_r+0xd0>)
 800a270:	429c      	cmp	r4, r3
 800a272:	d10f      	bne.n	800a294 <__swsetup_r+0x3c>
 800a274:	686c      	ldr	r4, [r5, #4]
 800a276:	89a3      	ldrh	r3, [r4, #12]
 800a278:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a27c:	0719      	lsls	r1, r3, #28
 800a27e:	d42c      	bmi.n	800a2da <__swsetup_r+0x82>
 800a280:	06dd      	lsls	r5, r3, #27
 800a282:	d411      	bmi.n	800a2a8 <__swsetup_r+0x50>
 800a284:	2309      	movs	r3, #9
 800a286:	6033      	str	r3, [r6, #0]
 800a288:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a28c:	81a3      	strh	r3, [r4, #12]
 800a28e:	f04f 30ff 	mov.w	r0, #4294967295
 800a292:	e03e      	b.n	800a312 <__swsetup_r+0xba>
 800a294:	4b25      	ldr	r3, [pc, #148]	; (800a32c <__swsetup_r+0xd4>)
 800a296:	429c      	cmp	r4, r3
 800a298:	d101      	bne.n	800a29e <__swsetup_r+0x46>
 800a29a:	68ac      	ldr	r4, [r5, #8]
 800a29c:	e7eb      	b.n	800a276 <__swsetup_r+0x1e>
 800a29e:	4b24      	ldr	r3, [pc, #144]	; (800a330 <__swsetup_r+0xd8>)
 800a2a0:	429c      	cmp	r4, r3
 800a2a2:	bf08      	it	eq
 800a2a4:	68ec      	ldreq	r4, [r5, #12]
 800a2a6:	e7e6      	b.n	800a276 <__swsetup_r+0x1e>
 800a2a8:	0758      	lsls	r0, r3, #29
 800a2aa:	d512      	bpl.n	800a2d2 <__swsetup_r+0x7a>
 800a2ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2ae:	b141      	cbz	r1, 800a2c2 <__swsetup_r+0x6a>
 800a2b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2b4:	4299      	cmp	r1, r3
 800a2b6:	d002      	beq.n	800a2be <__swsetup_r+0x66>
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	f7ff fb6f 	bl	800999c <_free_r>
 800a2be:	2300      	movs	r3, #0
 800a2c0:	6363      	str	r3, [r4, #52]	; 0x34
 800a2c2:	89a3      	ldrh	r3, [r4, #12]
 800a2c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a2c8:	81a3      	strh	r3, [r4, #12]
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	6063      	str	r3, [r4, #4]
 800a2ce:	6923      	ldr	r3, [r4, #16]
 800a2d0:	6023      	str	r3, [r4, #0]
 800a2d2:	89a3      	ldrh	r3, [r4, #12]
 800a2d4:	f043 0308 	orr.w	r3, r3, #8
 800a2d8:	81a3      	strh	r3, [r4, #12]
 800a2da:	6923      	ldr	r3, [r4, #16]
 800a2dc:	b94b      	cbnz	r3, 800a2f2 <__swsetup_r+0x9a>
 800a2de:	89a3      	ldrh	r3, [r4, #12]
 800a2e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a2e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2e8:	d003      	beq.n	800a2f2 <__swsetup_r+0x9a>
 800a2ea:	4621      	mov	r1, r4
 800a2ec:	4630      	mov	r0, r6
 800a2ee:	f000 fa07 	bl	800a700 <__smakebuf_r>
 800a2f2:	89a0      	ldrh	r0, [r4, #12]
 800a2f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a2f8:	f010 0301 	ands.w	r3, r0, #1
 800a2fc:	d00a      	beq.n	800a314 <__swsetup_r+0xbc>
 800a2fe:	2300      	movs	r3, #0
 800a300:	60a3      	str	r3, [r4, #8]
 800a302:	6963      	ldr	r3, [r4, #20]
 800a304:	425b      	negs	r3, r3
 800a306:	61a3      	str	r3, [r4, #24]
 800a308:	6923      	ldr	r3, [r4, #16]
 800a30a:	b943      	cbnz	r3, 800a31e <__swsetup_r+0xc6>
 800a30c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a310:	d1ba      	bne.n	800a288 <__swsetup_r+0x30>
 800a312:	bd70      	pop	{r4, r5, r6, pc}
 800a314:	0781      	lsls	r1, r0, #30
 800a316:	bf58      	it	pl
 800a318:	6963      	ldrpl	r3, [r4, #20]
 800a31a:	60a3      	str	r3, [r4, #8]
 800a31c:	e7f4      	b.n	800a308 <__swsetup_r+0xb0>
 800a31e:	2000      	movs	r0, #0
 800a320:	e7f7      	b.n	800a312 <__swsetup_r+0xba>
 800a322:	bf00      	nop
 800a324:	2000001c 	.word	0x2000001c
 800a328:	0800b49c 	.word	0x0800b49c
 800a32c:	0800b4bc 	.word	0x0800b4bc
 800a330:	0800b47c 	.word	0x0800b47c

0800a334 <abort>:
 800a334:	b508      	push	{r3, lr}
 800a336:	2006      	movs	r0, #6
 800a338:	f000 fa52 	bl	800a7e0 <raise>
 800a33c:	2001      	movs	r0, #1
 800a33e:	f7f7 fc63 	bl	8001c08 <_exit>
	...

0800a344 <__sflush_r>:
 800a344:	898a      	ldrh	r2, [r1, #12]
 800a346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a34a:	4605      	mov	r5, r0
 800a34c:	0710      	lsls	r0, r2, #28
 800a34e:	460c      	mov	r4, r1
 800a350:	d458      	bmi.n	800a404 <__sflush_r+0xc0>
 800a352:	684b      	ldr	r3, [r1, #4]
 800a354:	2b00      	cmp	r3, #0
 800a356:	dc05      	bgt.n	800a364 <__sflush_r+0x20>
 800a358:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	dc02      	bgt.n	800a364 <__sflush_r+0x20>
 800a35e:	2000      	movs	r0, #0
 800a360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a364:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a366:	2e00      	cmp	r6, #0
 800a368:	d0f9      	beq.n	800a35e <__sflush_r+0x1a>
 800a36a:	2300      	movs	r3, #0
 800a36c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a370:	682f      	ldr	r7, [r5, #0]
 800a372:	602b      	str	r3, [r5, #0]
 800a374:	d032      	beq.n	800a3dc <__sflush_r+0x98>
 800a376:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a378:	89a3      	ldrh	r3, [r4, #12]
 800a37a:	075a      	lsls	r2, r3, #29
 800a37c:	d505      	bpl.n	800a38a <__sflush_r+0x46>
 800a37e:	6863      	ldr	r3, [r4, #4]
 800a380:	1ac0      	subs	r0, r0, r3
 800a382:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a384:	b10b      	cbz	r3, 800a38a <__sflush_r+0x46>
 800a386:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a388:	1ac0      	subs	r0, r0, r3
 800a38a:	2300      	movs	r3, #0
 800a38c:	4602      	mov	r2, r0
 800a38e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a390:	6a21      	ldr	r1, [r4, #32]
 800a392:	4628      	mov	r0, r5
 800a394:	47b0      	blx	r6
 800a396:	1c43      	adds	r3, r0, #1
 800a398:	89a3      	ldrh	r3, [r4, #12]
 800a39a:	d106      	bne.n	800a3aa <__sflush_r+0x66>
 800a39c:	6829      	ldr	r1, [r5, #0]
 800a39e:	291d      	cmp	r1, #29
 800a3a0:	d82c      	bhi.n	800a3fc <__sflush_r+0xb8>
 800a3a2:	4a2a      	ldr	r2, [pc, #168]	; (800a44c <__sflush_r+0x108>)
 800a3a4:	40ca      	lsrs	r2, r1
 800a3a6:	07d6      	lsls	r6, r2, #31
 800a3a8:	d528      	bpl.n	800a3fc <__sflush_r+0xb8>
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	6062      	str	r2, [r4, #4]
 800a3ae:	04d9      	lsls	r1, r3, #19
 800a3b0:	6922      	ldr	r2, [r4, #16]
 800a3b2:	6022      	str	r2, [r4, #0]
 800a3b4:	d504      	bpl.n	800a3c0 <__sflush_r+0x7c>
 800a3b6:	1c42      	adds	r2, r0, #1
 800a3b8:	d101      	bne.n	800a3be <__sflush_r+0x7a>
 800a3ba:	682b      	ldr	r3, [r5, #0]
 800a3bc:	b903      	cbnz	r3, 800a3c0 <__sflush_r+0x7c>
 800a3be:	6560      	str	r0, [r4, #84]	; 0x54
 800a3c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3c2:	602f      	str	r7, [r5, #0]
 800a3c4:	2900      	cmp	r1, #0
 800a3c6:	d0ca      	beq.n	800a35e <__sflush_r+0x1a>
 800a3c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a3cc:	4299      	cmp	r1, r3
 800a3ce:	d002      	beq.n	800a3d6 <__sflush_r+0x92>
 800a3d0:	4628      	mov	r0, r5
 800a3d2:	f7ff fae3 	bl	800999c <_free_r>
 800a3d6:	2000      	movs	r0, #0
 800a3d8:	6360      	str	r0, [r4, #52]	; 0x34
 800a3da:	e7c1      	b.n	800a360 <__sflush_r+0x1c>
 800a3dc:	6a21      	ldr	r1, [r4, #32]
 800a3de:	2301      	movs	r3, #1
 800a3e0:	4628      	mov	r0, r5
 800a3e2:	47b0      	blx	r6
 800a3e4:	1c41      	adds	r1, r0, #1
 800a3e6:	d1c7      	bne.n	800a378 <__sflush_r+0x34>
 800a3e8:	682b      	ldr	r3, [r5, #0]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d0c4      	beq.n	800a378 <__sflush_r+0x34>
 800a3ee:	2b1d      	cmp	r3, #29
 800a3f0:	d001      	beq.n	800a3f6 <__sflush_r+0xb2>
 800a3f2:	2b16      	cmp	r3, #22
 800a3f4:	d101      	bne.n	800a3fa <__sflush_r+0xb6>
 800a3f6:	602f      	str	r7, [r5, #0]
 800a3f8:	e7b1      	b.n	800a35e <__sflush_r+0x1a>
 800a3fa:	89a3      	ldrh	r3, [r4, #12]
 800a3fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a400:	81a3      	strh	r3, [r4, #12]
 800a402:	e7ad      	b.n	800a360 <__sflush_r+0x1c>
 800a404:	690f      	ldr	r7, [r1, #16]
 800a406:	2f00      	cmp	r7, #0
 800a408:	d0a9      	beq.n	800a35e <__sflush_r+0x1a>
 800a40a:	0793      	lsls	r3, r2, #30
 800a40c:	680e      	ldr	r6, [r1, #0]
 800a40e:	bf08      	it	eq
 800a410:	694b      	ldreq	r3, [r1, #20]
 800a412:	600f      	str	r7, [r1, #0]
 800a414:	bf18      	it	ne
 800a416:	2300      	movne	r3, #0
 800a418:	eba6 0807 	sub.w	r8, r6, r7
 800a41c:	608b      	str	r3, [r1, #8]
 800a41e:	f1b8 0f00 	cmp.w	r8, #0
 800a422:	dd9c      	ble.n	800a35e <__sflush_r+0x1a>
 800a424:	6a21      	ldr	r1, [r4, #32]
 800a426:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a428:	4643      	mov	r3, r8
 800a42a:	463a      	mov	r2, r7
 800a42c:	4628      	mov	r0, r5
 800a42e:	47b0      	blx	r6
 800a430:	2800      	cmp	r0, #0
 800a432:	dc06      	bgt.n	800a442 <__sflush_r+0xfe>
 800a434:	89a3      	ldrh	r3, [r4, #12]
 800a436:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a43a:	81a3      	strh	r3, [r4, #12]
 800a43c:	f04f 30ff 	mov.w	r0, #4294967295
 800a440:	e78e      	b.n	800a360 <__sflush_r+0x1c>
 800a442:	4407      	add	r7, r0
 800a444:	eba8 0800 	sub.w	r8, r8, r0
 800a448:	e7e9      	b.n	800a41e <__sflush_r+0xda>
 800a44a:	bf00      	nop
 800a44c:	20400001 	.word	0x20400001

0800a450 <_fflush_r>:
 800a450:	b538      	push	{r3, r4, r5, lr}
 800a452:	690b      	ldr	r3, [r1, #16]
 800a454:	4605      	mov	r5, r0
 800a456:	460c      	mov	r4, r1
 800a458:	b913      	cbnz	r3, 800a460 <_fflush_r+0x10>
 800a45a:	2500      	movs	r5, #0
 800a45c:	4628      	mov	r0, r5
 800a45e:	bd38      	pop	{r3, r4, r5, pc}
 800a460:	b118      	cbz	r0, 800a46a <_fflush_r+0x1a>
 800a462:	6983      	ldr	r3, [r0, #24]
 800a464:	b90b      	cbnz	r3, 800a46a <_fflush_r+0x1a>
 800a466:	f000 f887 	bl	800a578 <__sinit>
 800a46a:	4b14      	ldr	r3, [pc, #80]	; (800a4bc <_fflush_r+0x6c>)
 800a46c:	429c      	cmp	r4, r3
 800a46e:	d11b      	bne.n	800a4a8 <_fflush_r+0x58>
 800a470:	686c      	ldr	r4, [r5, #4]
 800a472:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d0ef      	beq.n	800a45a <_fflush_r+0xa>
 800a47a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a47c:	07d0      	lsls	r0, r2, #31
 800a47e:	d404      	bmi.n	800a48a <_fflush_r+0x3a>
 800a480:	0599      	lsls	r1, r3, #22
 800a482:	d402      	bmi.n	800a48a <_fflush_r+0x3a>
 800a484:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a486:	f000 f915 	bl	800a6b4 <__retarget_lock_acquire_recursive>
 800a48a:	4628      	mov	r0, r5
 800a48c:	4621      	mov	r1, r4
 800a48e:	f7ff ff59 	bl	800a344 <__sflush_r>
 800a492:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a494:	07da      	lsls	r2, r3, #31
 800a496:	4605      	mov	r5, r0
 800a498:	d4e0      	bmi.n	800a45c <_fflush_r+0xc>
 800a49a:	89a3      	ldrh	r3, [r4, #12]
 800a49c:	059b      	lsls	r3, r3, #22
 800a49e:	d4dd      	bmi.n	800a45c <_fflush_r+0xc>
 800a4a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4a2:	f000 f908 	bl	800a6b6 <__retarget_lock_release_recursive>
 800a4a6:	e7d9      	b.n	800a45c <_fflush_r+0xc>
 800a4a8:	4b05      	ldr	r3, [pc, #20]	; (800a4c0 <_fflush_r+0x70>)
 800a4aa:	429c      	cmp	r4, r3
 800a4ac:	d101      	bne.n	800a4b2 <_fflush_r+0x62>
 800a4ae:	68ac      	ldr	r4, [r5, #8]
 800a4b0:	e7df      	b.n	800a472 <_fflush_r+0x22>
 800a4b2:	4b04      	ldr	r3, [pc, #16]	; (800a4c4 <_fflush_r+0x74>)
 800a4b4:	429c      	cmp	r4, r3
 800a4b6:	bf08      	it	eq
 800a4b8:	68ec      	ldreq	r4, [r5, #12]
 800a4ba:	e7da      	b.n	800a472 <_fflush_r+0x22>
 800a4bc:	0800b49c 	.word	0x0800b49c
 800a4c0:	0800b4bc 	.word	0x0800b4bc
 800a4c4:	0800b47c 	.word	0x0800b47c

0800a4c8 <std>:
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	b510      	push	{r4, lr}
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	e9c0 3300 	strd	r3, r3, [r0]
 800a4d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4d6:	6083      	str	r3, [r0, #8]
 800a4d8:	8181      	strh	r1, [r0, #12]
 800a4da:	6643      	str	r3, [r0, #100]	; 0x64
 800a4dc:	81c2      	strh	r2, [r0, #14]
 800a4de:	6183      	str	r3, [r0, #24]
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	2208      	movs	r2, #8
 800a4e4:	305c      	adds	r0, #92	; 0x5c
 800a4e6:	f7fd fb25 	bl	8007b34 <memset>
 800a4ea:	4b05      	ldr	r3, [pc, #20]	; (800a500 <std+0x38>)
 800a4ec:	6263      	str	r3, [r4, #36]	; 0x24
 800a4ee:	4b05      	ldr	r3, [pc, #20]	; (800a504 <std+0x3c>)
 800a4f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a4f2:	4b05      	ldr	r3, [pc, #20]	; (800a508 <std+0x40>)
 800a4f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a4f6:	4b05      	ldr	r3, [pc, #20]	; (800a50c <std+0x44>)
 800a4f8:	6224      	str	r4, [r4, #32]
 800a4fa:	6323      	str	r3, [r4, #48]	; 0x30
 800a4fc:	bd10      	pop	{r4, pc}
 800a4fe:	bf00      	nop
 800a500:	0800a819 	.word	0x0800a819
 800a504:	0800a83b 	.word	0x0800a83b
 800a508:	0800a873 	.word	0x0800a873
 800a50c:	0800a897 	.word	0x0800a897

0800a510 <_cleanup_r>:
 800a510:	4901      	ldr	r1, [pc, #4]	; (800a518 <_cleanup_r+0x8>)
 800a512:	f000 b8af 	b.w	800a674 <_fwalk_reent>
 800a516:	bf00      	nop
 800a518:	0800a451 	.word	0x0800a451

0800a51c <__sfmoreglue>:
 800a51c:	b570      	push	{r4, r5, r6, lr}
 800a51e:	1e4a      	subs	r2, r1, #1
 800a520:	2568      	movs	r5, #104	; 0x68
 800a522:	4355      	muls	r5, r2
 800a524:	460e      	mov	r6, r1
 800a526:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a52a:	f7ff fa87 	bl	8009a3c <_malloc_r>
 800a52e:	4604      	mov	r4, r0
 800a530:	b140      	cbz	r0, 800a544 <__sfmoreglue+0x28>
 800a532:	2100      	movs	r1, #0
 800a534:	e9c0 1600 	strd	r1, r6, [r0]
 800a538:	300c      	adds	r0, #12
 800a53a:	60a0      	str	r0, [r4, #8]
 800a53c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a540:	f7fd faf8 	bl	8007b34 <memset>
 800a544:	4620      	mov	r0, r4
 800a546:	bd70      	pop	{r4, r5, r6, pc}

0800a548 <__sfp_lock_acquire>:
 800a548:	4801      	ldr	r0, [pc, #4]	; (800a550 <__sfp_lock_acquire+0x8>)
 800a54a:	f000 b8b3 	b.w	800a6b4 <__retarget_lock_acquire_recursive>
 800a54e:	bf00      	nop
 800a550:	20003bc0 	.word	0x20003bc0

0800a554 <__sfp_lock_release>:
 800a554:	4801      	ldr	r0, [pc, #4]	; (800a55c <__sfp_lock_release+0x8>)
 800a556:	f000 b8ae 	b.w	800a6b6 <__retarget_lock_release_recursive>
 800a55a:	bf00      	nop
 800a55c:	20003bc0 	.word	0x20003bc0

0800a560 <__sinit_lock_acquire>:
 800a560:	4801      	ldr	r0, [pc, #4]	; (800a568 <__sinit_lock_acquire+0x8>)
 800a562:	f000 b8a7 	b.w	800a6b4 <__retarget_lock_acquire_recursive>
 800a566:	bf00      	nop
 800a568:	20003bbb 	.word	0x20003bbb

0800a56c <__sinit_lock_release>:
 800a56c:	4801      	ldr	r0, [pc, #4]	; (800a574 <__sinit_lock_release+0x8>)
 800a56e:	f000 b8a2 	b.w	800a6b6 <__retarget_lock_release_recursive>
 800a572:	bf00      	nop
 800a574:	20003bbb 	.word	0x20003bbb

0800a578 <__sinit>:
 800a578:	b510      	push	{r4, lr}
 800a57a:	4604      	mov	r4, r0
 800a57c:	f7ff fff0 	bl	800a560 <__sinit_lock_acquire>
 800a580:	69a3      	ldr	r3, [r4, #24]
 800a582:	b11b      	cbz	r3, 800a58c <__sinit+0x14>
 800a584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a588:	f7ff bff0 	b.w	800a56c <__sinit_lock_release>
 800a58c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a590:	6523      	str	r3, [r4, #80]	; 0x50
 800a592:	4b13      	ldr	r3, [pc, #76]	; (800a5e0 <__sinit+0x68>)
 800a594:	4a13      	ldr	r2, [pc, #76]	; (800a5e4 <__sinit+0x6c>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	62a2      	str	r2, [r4, #40]	; 0x28
 800a59a:	42a3      	cmp	r3, r4
 800a59c:	bf04      	itt	eq
 800a59e:	2301      	moveq	r3, #1
 800a5a0:	61a3      	streq	r3, [r4, #24]
 800a5a2:	4620      	mov	r0, r4
 800a5a4:	f000 f820 	bl	800a5e8 <__sfp>
 800a5a8:	6060      	str	r0, [r4, #4]
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	f000 f81c 	bl	800a5e8 <__sfp>
 800a5b0:	60a0      	str	r0, [r4, #8]
 800a5b2:	4620      	mov	r0, r4
 800a5b4:	f000 f818 	bl	800a5e8 <__sfp>
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	60e0      	str	r0, [r4, #12]
 800a5bc:	2104      	movs	r1, #4
 800a5be:	6860      	ldr	r0, [r4, #4]
 800a5c0:	f7ff ff82 	bl	800a4c8 <std>
 800a5c4:	68a0      	ldr	r0, [r4, #8]
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	2109      	movs	r1, #9
 800a5ca:	f7ff ff7d 	bl	800a4c8 <std>
 800a5ce:	68e0      	ldr	r0, [r4, #12]
 800a5d0:	2202      	movs	r2, #2
 800a5d2:	2112      	movs	r1, #18
 800a5d4:	f7ff ff78 	bl	800a4c8 <std>
 800a5d8:	2301      	movs	r3, #1
 800a5da:	61a3      	str	r3, [r4, #24]
 800a5dc:	e7d2      	b.n	800a584 <__sinit+0xc>
 800a5de:	bf00      	nop
 800a5e0:	0800b0f4 	.word	0x0800b0f4
 800a5e4:	0800a511 	.word	0x0800a511

0800a5e8 <__sfp>:
 800a5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ea:	4607      	mov	r7, r0
 800a5ec:	f7ff ffac 	bl	800a548 <__sfp_lock_acquire>
 800a5f0:	4b1e      	ldr	r3, [pc, #120]	; (800a66c <__sfp+0x84>)
 800a5f2:	681e      	ldr	r6, [r3, #0]
 800a5f4:	69b3      	ldr	r3, [r6, #24]
 800a5f6:	b913      	cbnz	r3, 800a5fe <__sfp+0x16>
 800a5f8:	4630      	mov	r0, r6
 800a5fa:	f7ff ffbd 	bl	800a578 <__sinit>
 800a5fe:	3648      	adds	r6, #72	; 0x48
 800a600:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a604:	3b01      	subs	r3, #1
 800a606:	d503      	bpl.n	800a610 <__sfp+0x28>
 800a608:	6833      	ldr	r3, [r6, #0]
 800a60a:	b30b      	cbz	r3, 800a650 <__sfp+0x68>
 800a60c:	6836      	ldr	r6, [r6, #0]
 800a60e:	e7f7      	b.n	800a600 <__sfp+0x18>
 800a610:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a614:	b9d5      	cbnz	r5, 800a64c <__sfp+0x64>
 800a616:	4b16      	ldr	r3, [pc, #88]	; (800a670 <__sfp+0x88>)
 800a618:	60e3      	str	r3, [r4, #12]
 800a61a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a61e:	6665      	str	r5, [r4, #100]	; 0x64
 800a620:	f000 f847 	bl	800a6b2 <__retarget_lock_init_recursive>
 800a624:	f7ff ff96 	bl	800a554 <__sfp_lock_release>
 800a628:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a62c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a630:	6025      	str	r5, [r4, #0]
 800a632:	61a5      	str	r5, [r4, #24]
 800a634:	2208      	movs	r2, #8
 800a636:	4629      	mov	r1, r5
 800a638:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a63c:	f7fd fa7a 	bl	8007b34 <memset>
 800a640:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a644:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a648:	4620      	mov	r0, r4
 800a64a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a64c:	3468      	adds	r4, #104	; 0x68
 800a64e:	e7d9      	b.n	800a604 <__sfp+0x1c>
 800a650:	2104      	movs	r1, #4
 800a652:	4638      	mov	r0, r7
 800a654:	f7ff ff62 	bl	800a51c <__sfmoreglue>
 800a658:	4604      	mov	r4, r0
 800a65a:	6030      	str	r0, [r6, #0]
 800a65c:	2800      	cmp	r0, #0
 800a65e:	d1d5      	bne.n	800a60c <__sfp+0x24>
 800a660:	f7ff ff78 	bl	800a554 <__sfp_lock_release>
 800a664:	230c      	movs	r3, #12
 800a666:	603b      	str	r3, [r7, #0]
 800a668:	e7ee      	b.n	800a648 <__sfp+0x60>
 800a66a:	bf00      	nop
 800a66c:	0800b0f4 	.word	0x0800b0f4
 800a670:	ffff0001 	.word	0xffff0001

0800a674 <_fwalk_reent>:
 800a674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a678:	4606      	mov	r6, r0
 800a67a:	4688      	mov	r8, r1
 800a67c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a680:	2700      	movs	r7, #0
 800a682:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a686:	f1b9 0901 	subs.w	r9, r9, #1
 800a68a:	d505      	bpl.n	800a698 <_fwalk_reent+0x24>
 800a68c:	6824      	ldr	r4, [r4, #0]
 800a68e:	2c00      	cmp	r4, #0
 800a690:	d1f7      	bne.n	800a682 <_fwalk_reent+0xe>
 800a692:	4638      	mov	r0, r7
 800a694:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a698:	89ab      	ldrh	r3, [r5, #12]
 800a69a:	2b01      	cmp	r3, #1
 800a69c:	d907      	bls.n	800a6ae <_fwalk_reent+0x3a>
 800a69e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	d003      	beq.n	800a6ae <_fwalk_reent+0x3a>
 800a6a6:	4629      	mov	r1, r5
 800a6a8:	4630      	mov	r0, r6
 800a6aa:	47c0      	blx	r8
 800a6ac:	4307      	orrs	r7, r0
 800a6ae:	3568      	adds	r5, #104	; 0x68
 800a6b0:	e7e9      	b.n	800a686 <_fwalk_reent+0x12>

0800a6b2 <__retarget_lock_init_recursive>:
 800a6b2:	4770      	bx	lr

0800a6b4 <__retarget_lock_acquire_recursive>:
 800a6b4:	4770      	bx	lr

0800a6b6 <__retarget_lock_release_recursive>:
 800a6b6:	4770      	bx	lr

0800a6b8 <__swhatbuf_r>:
 800a6b8:	b570      	push	{r4, r5, r6, lr}
 800a6ba:	460e      	mov	r6, r1
 800a6bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6c0:	2900      	cmp	r1, #0
 800a6c2:	b096      	sub	sp, #88	; 0x58
 800a6c4:	4614      	mov	r4, r2
 800a6c6:	461d      	mov	r5, r3
 800a6c8:	da07      	bge.n	800a6da <__swhatbuf_r+0x22>
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	602b      	str	r3, [r5, #0]
 800a6ce:	89b3      	ldrh	r3, [r6, #12]
 800a6d0:	061a      	lsls	r2, r3, #24
 800a6d2:	d410      	bmi.n	800a6f6 <__swhatbuf_r+0x3e>
 800a6d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6d8:	e00e      	b.n	800a6f8 <__swhatbuf_r+0x40>
 800a6da:	466a      	mov	r2, sp
 800a6dc:	f000 f902 	bl	800a8e4 <_fstat_r>
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	dbf2      	blt.n	800a6ca <__swhatbuf_r+0x12>
 800a6e4:	9a01      	ldr	r2, [sp, #4]
 800a6e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a6ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a6ee:	425a      	negs	r2, r3
 800a6f0:	415a      	adcs	r2, r3
 800a6f2:	602a      	str	r2, [r5, #0]
 800a6f4:	e7ee      	b.n	800a6d4 <__swhatbuf_r+0x1c>
 800a6f6:	2340      	movs	r3, #64	; 0x40
 800a6f8:	2000      	movs	r0, #0
 800a6fa:	6023      	str	r3, [r4, #0]
 800a6fc:	b016      	add	sp, #88	; 0x58
 800a6fe:	bd70      	pop	{r4, r5, r6, pc}

0800a700 <__smakebuf_r>:
 800a700:	898b      	ldrh	r3, [r1, #12]
 800a702:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a704:	079d      	lsls	r5, r3, #30
 800a706:	4606      	mov	r6, r0
 800a708:	460c      	mov	r4, r1
 800a70a:	d507      	bpl.n	800a71c <__smakebuf_r+0x1c>
 800a70c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a710:	6023      	str	r3, [r4, #0]
 800a712:	6123      	str	r3, [r4, #16]
 800a714:	2301      	movs	r3, #1
 800a716:	6163      	str	r3, [r4, #20]
 800a718:	b002      	add	sp, #8
 800a71a:	bd70      	pop	{r4, r5, r6, pc}
 800a71c:	ab01      	add	r3, sp, #4
 800a71e:	466a      	mov	r2, sp
 800a720:	f7ff ffca 	bl	800a6b8 <__swhatbuf_r>
 800a724:	9900      	ldr	r1, [sp, #0]
 800a726:	4605      	mov	r5, r0
 800a728:	4630      	mov	r0, r6
 800a72a:	f7ff f987 	bl	8009a3c <_malloc_r>
 800a72e:	b948      	cbnz	r0, 800a744 <__smakebuf_r+0x44>
 800a730:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a734:	059a      	lsls	r2, r3, #22
 800a736:	d4ef      	bmi.n	800a718 <__smakebuf_r+0x18>
 800a738:	f023 0303 	bic.w	r3, r3, #3
 800a73c:	f043 0302 	orr.w	r3, r3, #2
 800a740:	81a3      	strh	r3, [r4, #12]
 800a742:	e7e3      	b.n	800a70c <__smakebuf_r+0xc>
 800a744:	4b0d      	ldr	r3, [pc, #52]	; (800a77c <__smakebuf_r+0x7c>)
 800a746:	62b3      	str	r3, [r6, #40]	; 0x28
 800a748:	89a3      	ldrh	r3, [r4, #12]
 800a74a:	6020      	str	r0, [r4, #0]
 800a74c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a750:	81a3      	strh	r3, [r4, #12]
 800a752:	9b00      	ldr	r3, [sp, #0]
 800a754:	6163      	str	r3, [r4, #20]
 800a756:	9b01      	ldr	r3, [sp, #4]
 800a758:	6120      	str	r0, [r4, #16]
 800a75a:	b15b      	cbz	r3, 800a774 <__smakebuf_r+0x74>
 800a75c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a760:	4630      	mov	r0, r6
 800a762:	f000 f8d1 	bl	800a908 <_isatty_r>
 800a766:	b128      	cbz	r0, 800a774 <__smakebuf_r+0x74>
 800a768:	89a3      	ldrh	r3, [r4, #12]
 800a76a:	f023 0303 	bic.w	r3, r3, #3
 800a76e:	f043 0301 	orr.w	r3, r3, #1
 800a772:	81a3      	strh	r3, [r4, #12]
 800a774:	89a0      	ldrh	r0, [r4, #12]
 800a776:	4305      	orrs	r5, r0
 800a778:	81a5      	strh	r5, [r4, #12]
 800a77a:	e7cd      	b.n	800a718 <__smakebuf_r+0x18>
 800a77c:	0800a511 	.word	0x0800a511

0800a780 <_malloc_usable_size_r>:
 800a780:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a784:	1f18      	subs	r0, r3, #4
 800a786:	2b00      	cmp	r3, #0
 800a788:	bfbc      	itt	lt
 800a78a:	580b      	ldrlt	r3, [r1, r0]
 800a78c:	18c0      	addlt	r0, r0, r3
 800a78e:	4770      	bx	lr

0800a790 <_raise_r>:
 800a790:	291f      	cmp	r1, #31
 800a792:	b538      	push	{r3, r4, r5, lr}
 800a794:	4604      	mov	r4, r0
 800a796:	460d      	mov	r5, r1
 800a798:	d904      	bls.n	800a7a4 <_raise_r+0x14>
 800a79a:	2316      	movs	r3, #22
 800a79c:	6003      	str	r3, [r0, #0]
 800a79e:	f04f 30ff 	mov.w	r0, #4294967295
 800a7a2:	bd38      	pop	{r3, r4, r5, pc}
 800a7a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a7a6:	b112      	cbz	r2, 800a7ae <_raise_r+0x1e>
 800a7a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7ac:	b94b      	cbnz	r3, 800a7c2 <_raise_r+0x32>
 800a7ae:	4620      	mov	r0, r4
 800a7b0:	f000 f830 	bl	800a814 <_getpid_r>
 800a7b4:	462a      	mov	r2, r5
 800a7b6:	4601      	mov	r1, r0
 800a7b8:	4620      	mov	r0, r4
 800a7ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7be:	f000 b817 	b.w	800a7f0 <_kill_r>
 800a7c2:	2b01      	cmp	r3, #1
 800a7c4:	d00a      	beq.n	800a7dc <_raise_r+0x4c>
 800a7c6:	1c59      	adds	r1, r3, #1
 800a7c8:	d103      	bne.n	800a7d2 <_raise_r+0x42>
 800a7ca:	2316      	movs	r3, #22
 800a7cc:	6003      	str	r3, [r0, #0]
 800a7ce:	2001      	movs	r0, #1
 800a7d0:	e7e7      	b.n	800a7a2 <_raise_r+0x12>
 800a7d2:	2400      	movs	r4, #0
 800a7d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a7d8:	4628      	mov	r0, r5
 800a7da:	4798      	blx	r3
 800a7dc:	2000      	movs	r0, #0
 800a7de:	e7e0      	b.n	800a7a2 <_raise_r+0x12>

0800a7e0 <raise>:
 800a7e0:	4b02      	ldr	r3, [pc, #8]	; (800a7ec <raise+0xc>)
 800a7e2:	4601      	mov	r1, r0
 800a7e4:	6818      	ldr	r0, [r3, #0]
 800a7e6:	f7ff bfd3 	b.w	800a790 <_raise_r>
 800a7ea:	bf00      	nop
 800a7ec:	2000001c 	.word	0x2000001c

0800a7f0 <_kill_r>:
 800a7f0:	b538      	push	{r3, r4, r5, lr}
 800a7f2:	4d07      	ldr	r5, [pc, #28]	; (800a810 <_kill_r+0x20>)
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	4604      	mov	r4, r0
 800a7f8:	4608      	mov	r0, r1
 800a7fa:	4611      	mov	r1, r2
 800a7fc:	602b      	str	r3, [r5, #0]
 800a7fe:	f7f7 f9f3 	bl	8001be8 <_kill>
 800a802:	1c43      	adds	r3, r0, #1
 800a804:	d102      	bne.n	800a80c <_kill_r+0x1c>
 800a806:	682b      	ldr	r3, [r5, #0]
 800a808:	b103      	cbz	r3, 800a80c <_kill_r+0x1c>
 800a80a:	6023      	str	r3, [r4, #0]
 800a80c:	bd38      	pop	{r3, r4, r5, pc}
 800a80e:	bf00      	nop
 800a810:	20003bb4 	.word	0x20003bb4

0800a814 <_getpid_r>:
 800a814:	f7f7 b9e0 	b.w	8001bd8 <_getpid>

0800a818 <__sread>:
 800a818:	b510      	push	{r4, lr}
 800a81a:	460c      	mov	r4, r1
 800a81c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a820:	f000 f894 	bl	800a94c <_read_r>
 800a824:	2800      	cmp	r0, #0
 800a826:	bfab      	itete	ge
 800a828:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a82a:	89a3      	ldrhlt	r3, [r4, #12]
 800a82c:	181b      	addge	r3, r3, r0
 800a82e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a832:	bfac      	ite	ge
 800a834:	6563      	strge	r3, [r4, #84]	; 0x54
 800a836:	81a3      	strhlt	r3, [r4, #12]
 800a838:	bd10      	pop	{r4, pc}

0800a83a <__swrite>:
 800a83a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a83e:	461f      	mov	r7, r3
 800a840:	898b      	ldrh	r3, [r1, #12]
 800a842:	05db      	lsls	r3, r3, #23
 800a844:	4605      	mov	r5, r0
 800a846:	460c      	mov	r4, r1
 800a848:	4616      	mov	r6, r2
 800a84a:	d505      	bpl.n	800a858 <__swrite+0x1e>
 800a84c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a850:	2302      	movs	r3, #2
 800a852:	2200      	movs	r2, #0
 800a854:	f000 f868 	bl	800a928 <_lseek_r>
 800a858:	89a3      	ldrh	r3, [r4, #12]
 800a85a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a85e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a862:	81a3      	strh	r3, [r4, #12]
 800a864:	4632      	mov	r2, r6
 800a866:	463b      	mov	r3, r7
 800a868:	4628      	mov	r0, r5
 800a86a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a86e:	f000 b817 	b.w	800a8a0 <_write_r>

0800a872 <__sseek>:
 800a872:	b510      	push	{r4, lr}
 800a874:	460c      	mov	r4, r1
 800a876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a87a:	f000 f855 	bl	800a928 <_lseek_r>
 800a87e:	1c43      	adds	r3, r0, #1
 800a880:	89a3      	ldrh	r3, [r4, #12]
 800a882:	bf15      	itete	ne
 800a884:	6560      	strne	r0, [r4, #84]	; 0x54
 800a886:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a88a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a88e:	81a3      	strheq	r3, [r4, #12]
 800a890:	bf18      	it	ne
 800a892:	81a3      	strhne	r3, [r4, #12]
 800a894:	bd10      	pop	{r4, pc}

0800a896 <__sclose>:
 800a896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a89a:	f000 b813 	b.w	800a8c4 <_close_r>
	...

0800a8a0 <_write_r>:
 800a8a0:	b538      	push	{r3, r4, r5, lr}
 800a8a2:	4d07      	ldr	r5, [pc, #28]	; (800a8c0 <_write_r+0x20>)
 800a8a4:	4604      	mov	r4, r0
 800a8a6:	4608      	mov	r0, r1
 800a8a8:	4611      	mov	r1, r2
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	602a      	str	r2, [r5, #0]
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	f7f7 f9d1 	bl	8001c56 <_write>
 800a8b4:	1c43      	adds	r3, r0, #1
 800a8b6:	d102      	bne.n	800a8be <_write_r+0x1e>
 800a8b8:	682b      	ldr	r3, [r5, #0]
 800a8ba:	b103      	cbz	r3, 800a8be <_write_r+0x1e>
 800a8bc:	6023      	str	r3, [r4, #0]
 800a8be:	bd38      	pop	{r3, r4, r5, pc}
 800a8c0:	20003bb4 	.word	0x20003bb4

0800a8c4 <_close_r>:
 800a8c4:	b538      	push	{r3, r4, r5, lr}
 800a8c6:	4d06      	ldr	r5, [pc, #24]	; (800a8e0 <_close_r+0x1c>)
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	4604      	mov	r4, r0
 800a8cc:	4608      	mov	r0, r1
 800a8ce:	602b      	str	r3, [r5, #0]
 800a8d0:	f7f7 f9dd 	bl	8001c8e <_close>
 800a8d4:	1c43      	adds	r3, r0, #1
 800a8d6:	d102      	bne.n	800a8de <_close_r+0x1a>
 800a8d8:	682b      	ldr	r3, [r5, #0]
 800a8da:	b103      	cbz	r3, 800a8de <_close_r+0x1a>
 800a8dc:	6023      	str	r3, [r4, #0]
 800a8de:	bd38      	pop	{r3, r4, r5, pc}
 800a8e0:	20003bb4 	.word	0x20003bb4

0800a8e4 <_fstat_r>:
 800a8e4:	b538      	push	{r3, r4, r5, lr}
 800a8e6:	4d07      	ldr	r5, [pc, #28]	; (800a904 <_fstat_r+0x20>)
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	4604      	mov	r4, r0
 800a8ec:	4608      	mov	r0, r1
 800a8ee:	4611      	mov	r1, r2
 800a8f0:	602b      	str	r3, [r5, #0]
 800a8f2:	f7f7 f9d8 	bl	8001ca6 <_fstat>
 800a8f6:	1c43      	adds	r3, r0, #1
 800a8f8:	d102      	bne.n	800a900 <_fstat_r+0x1c>
 800a8fa:	682b      	ldr	r3, [r5, #0]
 800a8fc:	b103      	cbz	r3, 800a900 <_fstat_r+0x1c>
 800a8fe:	6023      	str	r3, [r4, #0]
 800a900:	bd38      	pop	{r3, r4, r5, pc}
 800a902:	bf00      	nop
 800a904:	20003bb4 	.word	0x20003bb4

0800a908 <_isatty_r>:
 800a908:	b538      	push	{r3, r4, r5, lr}
 800a90a:	4d06      	ldr	r5, [pc, #24]	; (800a924 <_isatty_r+0x1c>)
 800a90c:	2300      	movs	r3, #0
 800a90e:	4604      	mov	r4, r0
 800a910:	4608      	mov	r0, r1
 800a912:	602b      	str	r3, [r5, #0]
 800a914:	f7f7 f9d7 	bl	8001cc6 <_isatty>
 800a918:	1c43      	adds	r3, r0, #1
 800a91a:	d102      	bne.n	800a922 <_isatty_r+0x1a>
 800a91c:	682b      	ldr	r3, [r5, #0]
 800a91e:	b103      	cbz	r3, 800a922 <_isatty_r+0x1a>
 800a920:	6023      	str	r3, [r4, #0]
 800a922:	bd38      	pop	{r3, r4, r5, pc}
 800a924:	20003bb4 	.word	0x20003bb4

0800a928 <_lseek_r>:
 800a928:	b538      	push	{r3, r4, r5, lr}
 800a92a:	4d07      	ldr	r5, [pc, #28]	; (800a948 <_lseek_r+0x20>)
 800a92c:	4604      	mov	r4, r0
 800a92e:	4608      	mov	r0, r1
 800a930:	4611      	mov	r1, r2
 800a932:	2200      	movs	r2, #0
 800a934:	602a      	str	r2, [r5, #0]
 800a936:	461a      	mov	r2, r3
 800a938:	f7f7 f9d0 	bl	8001cdc <_lseek>
 800a93c:	1c43      	adds	r3, r0, #1
 800a93e:	d102      	bne.n	800a946 <_lseek_r+0x1e>
 800a940:	682b      	ldr	r3, [r5, #0]
 800a942:	b103      	cbz	r3, 800a946 <_lseek_r+0x1e>
 800a944:	6023      	str	r3, [r4, #0]
 800a946:	bd38      	pop	{r3, r4, r5, pc}
 800a948:	20003bb4 	.word	0x20003bb4

0800a94c <_read_r>:
 800a94c:	b538      	push	{r3, r4, r5, lr}
 800a94e:	4d07      	ldr	r5, [pc, #28]	; (800a96c <_read_r+0x20>)
 800a950:	4604      	mov	r4, r0
 800a952:	4608      	mov	r0, r1
 800a954:	4611      	mov	r1, r2
 800a956:	2200      	movs	r2, #0
 800a958:	602a      	str	r2, [r5, #0]
 800a95a:	461a      	mov	r2, r3
 800a95c:	f7f7 f95e 	bl	8001c1c <_read>
 800a960:	1c43      	adds	r3, r0, #1
 800a962:	d102      	bne.n	800a96a <_read_r+0x1e>
 800a964:	682b      	ldr	r3, [r5, #0]
 800a966:	b103      	cbz	r3, 800a96a <_read_r+0x1e>
 800a968:	6023      	str	r3, [r4, #0]
 800a96a:	bd38      	pop	{r3, r4, r5, pc}
 800a96c:	20003bb4 	.word	0x20003bb4

0800a970 <_init>:
 800a970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a972:	bf00      	nop
 800a974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a976:	bc08      	pop	{r3}
 800a978:	469e      	mov	lr, r3
 800a97a:	4770      	bx	lr

0800a97c <_fini>:
 800a97c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a97e:	bf00      	nop
 800a980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a982:	bc08      	pop	{r3}
 800a984:	469e      	mov	lr, r3
 800a986:	4770      	bx	lr
