/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [22:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = !(in_data[111] ? celloutsig_1_2z : celloutsig_1_3z);
  assign celloutsig_0_15z = !(celloutsig_0_3z ? celloutsig_0_13z : celloutsig_0_5z[1]);
  assign celloutsig_1_2z = ~in_data[136];
  assign celloutsig_0_9z = ~celloutsig_0_4z;
  assign celloutsig_0_12z = ~celloutsig_0_6z;
  assign celloutsig_0_23z = ~celloutsig_0_17z;
  assign celloutsig_0_44z = celloutsig_0_6z | ~(celloutsig_0_23z);
  assign celloutsig_0_17z = celloutsig_0_7z[2] | ~(celloutsig_0_13z);
  assign celloutsig_0_18z = celloutsig_0_7z[3] | ~(celloutsig_0_2z);
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 20'h00000;
    else _00_ <= { in_data[56:44], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[125:122] & in_data[130:127];
  assign celloutsig_1_10z = celloutsig_1_0z & celloutsig_1_0z;
  assign celloutsig_0_1z = in_data[58:50] & { in_data[23:16], celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z / { 1'h1, celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_1_6z = { celloutsig_1_0z[3:1], celloutsig_1_3z } / { 1'h1, in_data[178:176] };
  assign celloutsig_0_45z = celloutsig_0_20z[7:4] === { celloutsig_0_19z[12:11], celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_4z = in_data[25:20] >= in_data[53:48];
  assign celloutsig_1_4z = { in_data[180:173], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } >= { in_data[162:148], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_1z[2:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z } >= { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_0z[3], celloutsig_1_6z } >= { celloutsig_1_8z[6:4], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z } >= { celloutsig_0_7z[2:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_10z = ! { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_14z = ! celloutsig_0_1z;
  assign celloutsig_0_2z = ! in_data[49:33];
  assign celloutsig_0_3z = ! { in_data[25:8], celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_3z ? in_data[56:52] : { in_data[72:70], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_17z ? { _00_, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_15z } : { in_data[90:77], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[59:33] !== in_data[43:17];
  assign celloutsig_1_8z = { in_data[121:115], celloutsig_1_7z } | { in_data[120:118], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_16z } | in_data[149:147];
  assign celloutsig_0_6z = & in_data[92:82];
  assign celloutsig_1_15z = & { celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_13z = & { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z[1:0], celloutsig_0_0z };
  assign celloutsig_1_3z = ~^ { in_data[160:150], celloutsig_1_1z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_5z[2:0], celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_1z[5:4], celloutsig_0_2z, celloutsig_0_3z } >>> celloutsig_0_1z[7:4];
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_3z) | (celloutsig_1_4z & celloutsig_1_4z));
  assign celloutsig_1_13z = ~((celloutsig_1_7z & celloutsig_1_3z) | (celloutsig_1_7z & celloutsig_1_10z[3]));
  assign celloutsig_1_19z = ~((celloutsig_1_16z & celloutsig_1_1z[2]) | (celloutsig_1_3z & celloutsig_1_15z));
  assign { celloutsig_0_20z[3], celloutsig_0_20z[1], celloutsig_0_20z[4], celloutsig_0_20z[5], celloutsig_0_20z[0], celloutsig_0_20z[8:6] } = { celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z, in_data[76:74] } ~^ { celloutsig_0_11z, celloutsig_0_4z, in_data[2], in_data[3], celloutsig_0_10z, in_data[6:4] };
  assign celloutsig_0_20z[2] = 1'h1;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
