

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_117_15'
================================================================
* Date:           Thu Apr  3 18:23:18 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Parallelization
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_117_15  |       18|       18|        16|          1|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pf = alloca i32 1"   --->   Operation 19 'alloca' 'pf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 20 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln127_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln127_cast"   --->   Operation 21 'read' 'trunc_ln127_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln89_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln89"   --->   Operation 22 'read' 'zext_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 23 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub93_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub93"   --->   Operation 24 'read' 'sub93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tobool_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool"   --->   Operation 25 'read' 'tobool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %biases"   --->   Operation 26 'read' 'biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numFilters"   --->   Operation 27 'read' 'numFilters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%iFilterBase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iFilterBase"   --->   Operation 28 'read' 'iFilterBase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc_0_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_0_7_reload"   --->   Operation 29 'read' 'acc_0_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc_1_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_1_7_reload"   --->   Operation 30 'read' 'acc_1_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%acc_2_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_2_7_reload"   --->   Operation 31 'read' 'acc_2_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%acc_3_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_3_7_reload"   --->   Operation 32 'read' 'acc_3_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln127_cast_cast = zext i32 %trunc_ln127_cast_read"   --->   Operation 33 'zext' 'trunc_ln127_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln89_cast = zext i32 %zext_ln89_read"   --->   Operation 34 'zext' 'zext_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 20000, void @empty_24, void @empty_25, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_3_7_reload_read, i32 %acc_3_9_out"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_2_7_reload_read, i32 %acc_2_9_out"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_1_7_reload_read, i32 %acc_1_9_out"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_0_7_reload_read, i32 %acc_0_8_out"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %pf"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body163"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pf_1 = load i3 %pf" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 42 'load' 'pf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln117 = icmp_eq  i3 %pf_1, i3 4" [HLS_Midterm/conv2d.cpp:117]   --->   Operation 45 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln117 = add i3 %pf_1, i3 1" [HLS_Midterm/conv2d.cpp:117]   --->   Operation 47 'add' 'add_ln117' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.body163.split, void %for.inc202.exitStub" [HLS_Midterm/conv2d.cpp:117]   --->   Operation 48 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [HLS_Midterm/conv2d.cpp:117]   --->   Operation 49 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i3 %pf_1" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 50 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %iFilterBase_read, i32 2, i32 31" [HLS_Midterm/conv2d.cpp:119]   --->   Operation 51 'partselect' 'tmp_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_1, i2 %trunc_ln118" [HLS_Midterm/conv2d.cpp:119]   --->   Operation 52 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln119 = icmp_ult  i32 %add_ln, i32 %numFilters_read" [HLS_Midterm/conv2d.cpp:119]   --->   Operation 53 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln117)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %for.inc198, void %if.end168_ifconv" [HLS_Midterm/conv2d.cpp:119]   --->   Operation 54 'br' 'br_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i30.i2.i2, i30 %tmp_1, i2 %trunc_ln118, i2 0" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 55 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln117 & icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i34 %shl_ln1" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 56 'zext' 'zext_ln121' <Predicate = (!icmp_ln117 & icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.52ns)   --->   "%add_ln121 = add i64 %zext_ln121, i64 %biases_read" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 57 'add' 'add_ln121' <Predicate = (!icmp_ln117 & icmp_ln119)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln121, i32 2, i32 63" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 58 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln117 & icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i62 %trunc_ln8" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 59 'sext' 'sext_ln121' <Predicate = (!icmp_ln117 & icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln121" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 60 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln117 & icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln127 = mul i32 %sub93_read, i32 %add_ln" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 61 'mul' 'mul_ln127' <Predicate = (!icmp_ln117 & icmp_ln119)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln117 = store i3 %add_ln117, i3 %pf" [HLS_Midterm/conv2d.cpp:117]   --->   Operation 62 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body163" [HLS_Midterm/conv2d.cpp:117]   --->   Operation 63 'br' 'br_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 64 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 64 'readreq' 'gmem_load_req' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 65 [1/2] (6.91ns)   --->   "%mul_ln127 = mul i32 %sub93_read, i32 %add_ln" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 65 'mul' 'mul_ln127' <Predicate = (icmp_ln119)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 66 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 66 'readreq' 'gmem_load_req' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 67 [2/2] (6.91ns)   --->   "%mul_ln127_1 = mul i32 %mul_ln127, i32 %sub_read" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 67 'mul' 'mul_ln127_1' <Predicate = (icmp_ln119)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 68 'readreq' 'gmem_load_req' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 69 [1/2] (6.91ns)   --->   "%mul_ln127_1 = mul i32 %mul_ln127, i32 %sub_read" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 69 'mul' 'mul_ln127_1' <Predicate = (icmp_ln119)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 70 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 70 'readreq' 'gmem_load_req' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i32 %mul_ln127_1" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 71 'zext' 'zext_ln127' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln127 = add i33 %zext_ln89_cast, i33 %zext_ln127" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 72 'add' 'add_ln127' <Predicate = (icmp_ln119)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i33 %add_ln127" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 73 'zext' 'zext_ln127_1' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.59ns)   --->   "%add_ln127_1 = add i34 %zext_ln127_1, i34 %trunc_ln127_cast_cast" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 74 'add' 'add_ln127_1' <Predicate = (icmp_ln119)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 75 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 75 'readreq' 'gmem_load_req' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln127_1, i2 0" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 76 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i36 %shl_ln2" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 77 'zext' 'zext_ln127_2' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.52ns)   --->   "%add_ln127_2 = add i64 %zext_ln127_2, i64 %output_r_read" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 78 'add' 'add_ln127_2' <Predicate = (icmp_ln119)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln127_2, i32 2, i32 63" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 79 'partselect' 'trunc_ln9' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i62 %trunc_ln9" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 80 'sext' 'sext_ln127' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln127" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 81 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 82 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 82 'readreq' 'gmem_load_req' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 83 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 83 'readreq' 'gmem_load_req' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 84 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 84 'read' 'gmem_addr_read' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%acc_0_8_out_load = load i32 %acc_0_8_out"   --->   Operation 85 'load' 'acc_0_8_out_load' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%acc_1_9_out_load = load i32 %acc_1_9_out"   --->   Operation 86 'load' 'acc_1_9_out_load' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%acc_2_9_out_load = load i32 %acc_2_9_out"   --->   Operation 87 'load' 'acc_2_9_out_load' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%acc_3_9_out_load = load i32 %acc_3_9_out"   --->   Operation 88 'load' 'acc_3_9_out_load' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %acc_0_8_out_load, i32 %acc_1_9_out_load, i32 %acc_2_9_out_load, i32 %acc_3_9_out_load, i2 %trunc_ln118" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 89 'mux' 'tmp_2' <Predicate = (icmp_ln119)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln121_1 = add i32 %gmem_addr_read, i32 %tmp_2" [HLS_Midterm/conv2d.cpp:121]   --->   Operation 90 'add' 'add_ln121_1' <Predicate = (icmp_ln119)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node acc_3_7)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln121_1, i32 31" [HLS_Midterm/conv2d.cpp:123]   --->   Operation 91 'bitselect' 'tmp' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node acc_3_7)   --->   "%and_ln123 = and i1 %tobool_read, i1 %tmp" [HLS_Midterm/conv2d.cpp:123]   --->   Operation 92 'and' 'and_ln123' <Predicate = (icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_3_7 = select i1 %and_ln123, i32 0, i32 %add_ln121_1" [HLS_Midterm/conv2d.cpp:123]   --->   Operation 93 'select' 'acc_3_7' <Predicate = (icmp_ln119)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.95ns)   --->   "%sel_tmp = icmp_eq  i2 %trunc_ln118, i2 0" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 94 'icmp' 'sel_tmp' <Predicate = (icmp_ln119)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.95ns)   --->   "%sel_tmp6 = icmp_eq  i2 %trunc_ln118, i2 1" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 95 'icmp' 'sel_tmp6' <Predicate = (icmp_ln119)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.95ns)   --->   "%sel_tmp7 = icmp_eq  i2 %trunc_ln118, i2 2" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 96 'icmp' 'sel_tmp7' <Predicate = (icmp_ln119)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node acc_3)   --->   "%tmp19 = or i1 %sel_tmp6, i1 %sel_tmp7" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 97 'or' 'tmp19' <Predicate = (icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node acc_3)   --->   "%sel_tmp9 = or i1 %tmp19, i1 %sel_tmp" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 98 'or' 'sel_tmp9' <Predicate = (icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_3 = select i1 %sel_tmp9, i32 %acc_3_9_out_load, i32 %acc_3_7" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 99 'select' 'acc_3' <Predicate = (icmp_ln119)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.69ns)   --->   "%acc_3_4 = select i1 %sel_tmp7, i32 %acc_3_7, i32 %acc_2_9_out_load" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 100 'select' 'acc_3_4' <Predicate = (icmp_ln119)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.69ns)   --->   "%acc_3_5 = select i1 %sel_tmp6, i32 %acc_3_7, i32 %acc_1_9_out_load" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 101 'select' 'acc_3_5' <Predicate = (icmp_ln119)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.69ns)   --->   "%acc_3_6 = select i1 %sel_tmp, i32 %acc_3_7, i32 %acc_0_8_out_load" [HLS_Midterm/conv2d.cpp:118]   --->   Operation 102 'select' 'acc_3_6' <Predicate = (icmp_ln119)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (7.30ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 103 'writereq' 'gmem_addr_3_req' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [1/1] (7.30ns)   --->   "%write_ln127 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_2, i32 %acc_3_7, i4 15" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 104 'write' 'write_ln127' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 %acc_3, i32 %acc_3_9_out" [HLS_Midterm/conv2d.cpp:128]   --->   Operation 105 'store' 'store_ln128' <Predicate = (icmp_ln119)> <Delay = 1.58>
ST_11 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 %acc_3_4, i32 %acc_2_9_out" [HLS_Midterm/conv2d.cpp:128]   --->   Operation 106 'store' 'store_ln128' <Predicate = (icmp_ln119)> <Delay = 1.58>
ST_11 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 %acc_3_5, i32 %acc_1_9_out" [HLS_Midterm/conv2d.cpp:128]   --->   Operation 107 'store' 'store_ln128' <Predicate = (icmp_ln119)> <Delay = 1.58>
ST_11 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 %acc_3_6, i32 %acc_0_8_out" [HLS_Midterm/conv2d.cpp:128]   --->   Operation 108 'store' 'store_ln128' <Predicate = (icmp_ln119)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 109 [5/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 109 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 110 [4/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 110 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 111 [3/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 111 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 112 [2/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 112 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 113 [1/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 113 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.inc198" [HLS_Midterm/conv2d.cpp:128]   --->   Operation 114 'br' 'br_ln128' <Predicate = (icmp_ln119)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.91ns
The critical path consists of the following:
	'alloca' operation ('pf') [19]  (0 ns)
	'load' operation ('pf', HLS_Midterm/conv2d.cpp:118) on local variable 'pf' [43]  (0 ns)
	'mul' operation ('mul_ln127', HLS_Midterm/conv2d.cpp:127) [84]  (6.91 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Midterm/conv2d.cpp:121) on port 'gmem' (HLS_Midterm/conv2d.cpp:121) [68]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Midterm/conv2d.cpp:121) on port 'gmem' (HLS_Midterm/conv2d.cpp:121) [68]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Midterm/conv2d.cpp:121) on port 'gmem' (HLS_Midterm/conv2d.cpp:121) [68]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Midterm/conv2d.cpp:121) on port 'gmem' (HLS_Midterm/conv2d.cpp:121) [68]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Midterm/conv2d.cpp:121) on port 'gmem' (HLS_Midterm/conv2d.cpp:121) [68]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Midterm/conv2d.cpp:121) on port 'gmem' (HLS_Midterm/conv2d.cpp:121) [68]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Midterm/conv2d.cpp:121) on port 'gmem' (HLS_Midterm/conv2d.cpp:121) [68]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', HLS_Midterm/conv2d.cpp:121) on port 'gmem' (HLS_Midterm/conv2d.cpp:121) [69]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_3_req', HLS_Midterm/conv2d.cpp:127) on port 'gmem' (HLS_Midterm/conv2d.cpp:127) [96]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln127', HLS_Midterm/conv2d.cpp:127) on port 'gmem' (HLS_Midterm/conv2d.cpp:127) [97]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_3_resp', HLS_Midterm/conv2d.cpp:127) on port 'gmem' (HLS_Midterm/conv2d.cpp:127) [98]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_3_resp', HLS_Midterm/conv2d.cpp:127) on port 'gmem' (HLS_Midterm/conv2d.cpp:127) [98]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_3_resp', HLS_Midterm/conv2d.cpp:127) on port 'gmem' (HLS_Midterm/conv2d.cpp:127) [98]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_3_resp', HLS_Midterm/conv2d.cpp:127) on port 'gmem' (HLS_Midterm/conv2d.cpp:127) [98]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_3_resp', HLS_Midterm/conv2d.cpp:127) on port 'gmem' (HLS_Midterm/conv2d.cpp:127) [98]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
