read -sv run_verilog_mid/adder_32b_12_95_bfb37d31a1b77b4bfbaefdb52aea0bb0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_95_bfb37d31a1b77b4bfbaefdb52aea0bb0_yosys.v
