arch = "AArch64"
name = "MP+dmb.sy+addr-pos-ctrl-addr-ctrlisb"
hash = "fc70526468e1d76724321d8fbdddee55"
cycle = "Rfe DpAddrdR PosRR DpCtrldR DpAddrdR DpCtrlIsbdR Fre DMB.SYdWW"
relax = ""
safe = "Rfe Fre PosRR DMB.SYdWW DpAddrdR DpCtrldR DpCtrlIsbdR"
prefetch = "0:x=F,0:y=W,1:y=F,1:x=T"
com = "Rf Fr"
orig = "DMB.SYdWW Rfe DpAddrdR PosRR DpCtrldR DpAddrdR DpCtrlIsbdR Fre"
symbolic = ["a", "b", "x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB SY
	MOV W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X12 = "x", X10 = "b", X7 = "a", X4 = "z", X1 = "y" }
code = """
	LDR W0,[X1]
	EOR W2,W0,W0
	LDR W3,[X4,W2,SXTW]
	LDR W5,[X4]
	CBNZ W5,LC00
LC00:
	LDR W6,[X7]
	EOR W8,W6,W6
	LDR W9,[X10,W8,SXTW]
	CBNZ W9,LC01
LC01:
	ISB
	LDR W11,[X12]
"""

[final]
expect = "sat"
assertion = "*x = 1 & *y = 1 & 1:X0 = 1 & 1:X11 = 0"
