
;============================================================================
;
;           M S M   R E G I S T E R  D E F I N I T I O N S
;
;                       *** AUTOGENERATED ***
;
; GENERAL DESCRIPTION
;   This script provides a menu for accessing HWIO register bases in Trace32.
;
; INITIALIZATION AND SEQUENCING REQUIREMENTS
;   Load this into Trace32 use "menu.reprogram hwioreg.men"
;
;      Copyright (c) 2011 by QUALCOMM, Inc.  All Rights Reserved.
;============================================================================

ADD
MENU
(
  POPUP "HWIO"
  (
    MENUITEM "HWIO Registers" "per.view hwioreg.per"
    MENUITEM "Go to Register" "do hwioreg"
    SEPARATOR
    POPUP "A0_NOC_AGGRE0_NOC"
    (
      MENUITEM "A0_NOC_AGGRE0_NOC" "per.view hwioreg.per ""A0_NOC_AGGRE0_NOC,A0_NOC_AGGRE0_NOC"""
    )
    POPUP "A1_NOC_AGGRE1_NOC"
    (
      MENUITEM "A1_NOC_AGGRE1_NOC" "per.view hwioreg.per ""A1_NOC_AGGRE1_NOC,A1_NOC_AGGRE1_NOC"""
    )
    POPUP "A2_NOC_AGGRE2_NOC"
    (
      MENUITEM "A2_NOC_AGGRE2_NOC" "per.view hwioreg.per ""A2_NOC_AGGRE2_NOC,A2_NOC_AGGRE2_NOC"""
    )
    POPUP "ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI"
    (
      MENUITEM "ANOC0_SMMU_SMMU_GLOBAL0" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_SMMU_GLOBAL0"""
      MENUITEM "ANOC0_SMMU_SMMU_GLOBAL1" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_SMMU_GLOBAL1"""
      MENUITEM "ANOC0_SMMU_SMMU_IMPL_DEF0" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_SMMU_IMPL_DEF0"""
      MENUITEM "ANOC0_SMMU_SMMU_PERF_MON" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_SMMU_PERF_MON"""
      MENUITEM "ANOC0_SMMU_SMMU_SSD" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_SMMU_SSD"""
      MENUITEM "ANOC0_SMMU_SMMU_IMPL_DEF1" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_SMMU_IMPL_DEF1"""
      MENUITEM "ANOC0_SMMU_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC0_SMMU_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC0_SMMU_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC0_SMMU_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC0_SMMU_A_CB4_CB4_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_A_CB4_CB4_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC0_SMMU_A_CB5_CB5_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC0_SMMU_QSMMUV2_WRAP_PCIE_ISTARI,ANOC0_SMMU_A_CB5_CB5_MM_MMU_CONTEXT_BANK"""
    )
    POPUP "ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI"
    (
      MENUITEM "ANOC1_SMMU_SMMU_GLOBAL0" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_SMMU_GLOBAL0"""
      MENUITEM "ANOC1_SMMU_SMMU_GLOBAL1" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_SMMU_GLOBAL1"""
      MENUITEM "ANOC1_SMMU_SMMU_IMPL_DEF0" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_SMMU_IMPL_DEF0"""
      MENUITEM "ANOC1_SMMU_SMMU_PERF_MON" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_SMMU_PERF_MON"""
      MENUITEM "ANOC1_SMMU_SMMU_SSD" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_SMMU_SSD"""
      MENUITEM "ANOC1_SMMU_SMMU_IMPL_DEF1" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_SMMU_IMPL_DEF1"""
      MENUITEM "ANOC1_SMMU_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC1_SMMU_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC1_SMMU_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC1_SMMU_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC1_SMMU_A_CB4_CB4_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_A_CB4_CB4_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC1_SMMU_A_CB5_CB5_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_A_CB5_CB5_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC1_SMMU_A_CB6_CB6_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_A_CB6_CB6_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC1_SMMU_A_CB7_CB7_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC1_SMMU_QSMMUV2_WRAP_ANOC1_ISTARI,ANOC1_SMMU_A_CB7_CB7_MM_MMU_CONTEXT_BANK"""
    )
    POPUP "ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI"
    (
      MENUITEM "ANOC2_SMMU_SMMU_GLOBAL0" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_SMMU_GLOBAL0"""
      MENUITEM "ANOC2_SMMU_SMMU_GLOBAL1" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_SMMU_GLOBAL1"""
      MENUITEM "ANOC2_SMMU_SMMU_IMPL_DEF0" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_SMMU_IMPL_DEF0"""
      MENUITEM "ANOC2_SMMU_SMMU_PERF_MON" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_SMMU_PERF_MON"""
      MENUITEM "ANOC2_SMMU_SMMU_SSD" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_SMMU_SSD"""
      MENUITEM "ANOC2_SMMU_SMMU_IMPL_DEF1" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_SMMU_IMPL_DEF1"""
      MENUITEM "ANOC2_SMMU_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC2_SMMU_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC2_SMMU_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC2_SMMU_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC2_SMMU_A_CB4_CB4_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_A_CB4_CB4_MM_MMU_CONTEXT_BANK"""
      MENUITEM "ANOC2_SMMU_A_CB5_CB5_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""ANOC2_SMMU_QSMMUV2_WRAP_ANOC2_ISTARI,ANOC2_SMMU_A_CB5_CB5_MM_MMU_CONTEXT_BANK"""
    )
    POPUP "BIMC"
    (
      MENUITEM "BIMC_GLOBAL0" "per.view hwioreg.per ""BIMC,BIMC_GLOBAL0"""
      MENUITEM "BIMC_GLOBAL1" "per.view hwioreg.per ""BIMC,BIMC_GLOBAL1"""
      MENUITEM "BIMC_GLOBAL2" "per.view hwioreg.per ""BIMC,BIMC_GLOBAL2"""
      MENUITEM "BIMC_CONFIG_APU" "per.view hwioreg.per ""BIMC,BIMC_CONFIG_APU"""
      MENUITEM "BIMC_PERFMON" "per.view hwioreg.per ""BIMC,BIMC_PERFMON"""
      MENUITEM "BIMC_DTE" "per.view hwioreg.per ""BIMC,BIMC_DTE"""
      MENUITEM "BIMC_M_APP_MPORT" "per.view hwioreg.per ""BIMC,BIMC_M_APP_MPORT"""
      MENUITEM "BIMC_M_GPU_MPORT" "per.view hwioreg.per ""BIMC,BIMC_M_GPU_MPORT"""
      MENUITEM "BIMC_M_MMSS_MPORT" "per.view hwioreg.per ""BIMC,BIMC_M_MMSS_MPORT"""
      MENUITEM "BIMC_M_SYS_MPORT" "per.view hwioreg.per ""BIMC,BIMC_M_SYS_MPORT"""
      MENUITEM "BIMC_M_PIMEM_MPORT" "per.view hwioreg.per ""BIMC,BIMC_M_PIMEM_MPORT"""
      MENUITEM "BIMC_M_APP_PROF" "per.view hwioreg.per ""BIMC,BIMC_M_APP_PROF"""
      MENUITEM "BIMC_M_GPU_PROF" "per.view hwioreg.per ""BIMC,BIMC_M_GPU_PROF"""
      MENUITEM "BIMC_M_MMSS_PROF" "per.view hwioreg.per ""BIMC,BIMC_M_MMSS_PROF"""
      MENUITEM "BIMC_M_SYS_PROF" "per.view hwioreg.per ""BIMC,BIMC_M_SYS_PROF"""
      MENUITEM "BIMC_M_PIMEM_PROF" "per.view hwioreg.per ""BIMC,BIMC_M_PIMEM_PROF"""
      MENUITEM "BIMC_S_DDR0_SCMO" "per.view hwioreg.per ""BIMC,BIMC_S_DDR0_SCMO"""
      MENUITEM "BIMC_S_DDR1_SCMO" "per.view hwioreg.per ""BIMC,BIMC_S_DDR1_SCMO"""
      MENUITEM "BIMC_S_APP_SWAY" "per.view hwioreg.per ""BIMC,BIMC_S_APP_SWAY"""
      MENUITEM "BIMC_S_SYS0_SWAY" "per.view hwioreg.per ""BIMC,BIMC_S_SYS0_SWAY"""
      MENUITEM "BIMC_S_SYS1_SWAY" "per.view hwioreg.per ""BIMC,BIMC_S_SYS1_SWAY"""
      MENUITEM "BIMC_S_DEFAULT_SWAY" "per.view hwioreg.per ""BIMC,BIMC_S_DEFAULT_SWAY"""
      MENUITEM "BIMC_S_DDR0_ARB" "per.view hwioreg.per ""BIMC,BIMC_S_DDR0_ARB"""
      MENUITEM "BIMC_S_DDR1_ARB" "per.view hwioreg.per ""BIMC,BIMC_S_DDR1_ARB"""
      MENUITEM "BIMC_S_APP_ARB" "per.view hwioreg.per ""BIMC,BIMC_S_APP_ARB"""
      MENUITEM "BIMC_S_SYS0_ARB" "per.view hwioreg.per ""BIMC,BIMC_S_SYS0_ARB"""
      MENUITEM "BIMC_S_SYS1_ARB" "per.view hwioreg.per ""BIMC,BIMC_S_SYS1_ARB"""
      MENUITEM "BIMC_S_DEFAULT_ARB" "per.view hwioreg.per ""BIMC,BIMC_S_DEFAULT_ARB"""
      MENUITEM "BIMC_S_DDR0" "per.view hwioreg.per ""BIMC,BIMC_S_DDR0"""
      MENUITEM "BIMC_S_DDR0_DPE" "per.view hwioreg.per ""BIMC,BIMC_S_DDR0_DPE"""
      MENUITEM "BIMC_S_DDR0_SHKE" "per.view hwioreg.per ""BIMC,BIMC_S_DDR0_SHKE"""
      MENUITEM "BIMC_S_DDR0_DTTS_CFG" "per.view hwioreg.per ""BIMC,BIMC_S_DDR0_DTTS_CFG"""
      MENUITEM "BIMC_S_DDR0_DTTS_SRAM" "per.view hwioreg.per ""BIMC,BIMC_S_DDR0_DTTS_SRAM"""
      MENUITEM "BIMC_S_DDR1" "per.view hwioreg.per ""BIMC,BIMC_S_DDR1"""
      MENUITEM "BIMC_S_DDR1_DPE" "per.view hwioreg.per ""BIMC,BIMC_S_DDR1_DPE"""
      MENUITEM "BIMC_S_DDR1_SHKE" "per.view hwioreg.per ""BIMC,BIMC_S_DDR1_SHKE"""
      MENUITEM "BIMC_S_DDR1_DTTS_CFG" "per.view hwioreg.per ""BIMC,BIMC_S_DDR1_DTTS_CFG"""
      MENUITEM "BIMC_S_DDR1_DTTS_SRAM" "per.view hwioreg.per ""BIMC,BIMC_S_DDR1_DTTS_SRAM"""
    )
    POPUP "BOOT_ROM"
    (
      MENUITEM "BOOT_ROM_MPU1032_4_M17L10_AHB" "per.view hwioreg.per ""BOOT_ROM,BOOT_ROM_MPU1032_4_M17L10_AHB"""
    )
    POPUP "CLK_CTL"
    (
      MENUITEM "GCC_CLK_CTL_REG" "per.view hwioreg.per ""CLK_CTL,GCC_CLK_CTL_REG"""
      MENUITEM "GCC_RPU_RPU0032_144_L12" "per.view hwioreg.per ""CLK_CTL,GCC_RPU_RPU0032_144_L12"""
    )
    POPUP "CNOC_0_BUS_TIMEOUT"
    (
      MENUITEM "CNOC_0_BUS_TIMEOUT" "per.view hwioreg.per ""CNOC_0_BUS_TIMEOUT,CNOC_0_BUS_TIMEOUT"""
    )
    POPUP "CNOC_1_BUS_TIMEOUT"
    (
      MENUITEM "CNOC_1_BUS_TIMEOUT" "per.view hwioreg.per ""CNOC_1_BUS_TIMEOUT,CNOC_1_BUS_TIMEOUT"""
    )
    POPUP "CNOC_2_BUS_TIMEOUT"
    (
      MENUITEM "CNOC_2_BUS_TIMEOUT" "per.view hwioreg.per ""CNOC_2_BUS_TIMEOUT,CNOC_2_BUS_TIMEOUT"""
    )
    POPUP "CNOC_3_BUS_TIMEOUT"
    (
      MENUITEM "CNOC_3_BUS_TIMEOUT" "per.view hwioreg.per ""CNOC_3_BUS_TIMEOUT,CNOC_3_BUS_TIMEOUT"""
    )
    POPUP "CNOC_4_BUS_TIMEOUT"
    (
      MENUITEM "CNOC_4_BUS_TIMEOUT" "per.view hwioreg.per ""CNOC_4_BUS_TIMEOUT,CNOC_4_BUS_TIMEOUT"""
    )
    POPUP "CNOC_5_BUS_TIMEOUT"
    (
      MENUITEM "CNOC_5_BUS_TIMEOUT" "per.view hwioreg.per ""CNOC_5_BUS_TIMEOUT,CNOC_5_BUS_TIMEOUT"""
    )
    POPUP "CNOC_6_BUS_TIMEOUT"
    (
      MENUITEM "CNOC_6_BUS_TIMEOUT" "per.view hwioreg.per ""CNOC_6_BUS_TIMEOUT,CNOC_6_BUS_TIMEOUT"""
    )
    POPUP "CNOC_7_BUS_TIMEOUT"
    (
      MENUITEM "CNOC_7_BUS_TIMEOUT" "per.view hwioreg.per ""CNOC_7_BUS_TIMEOUT,CNOC_7_BUS_TIMEOUT"""
    )
    POPUP "CNOC_8_BUS_TIMEOUT"
    (
      MENUITEM "CNOC_8_BUS_TIMEOUT" "per.view hwioreg.per ""CNOC_8_BUS_TIMEOUT,CNOC_8_BUS_TIMEOUT"""
    )
    POPUP "CNOC_9_BUS_TIMEOUT"
    (
      MENUITEM "CNOC_9_BUS_TIMEOUT" "per.view hwioreg.per ""CNOC_9_BUS_TIMEOUT,CNOC_9_BUS_TIMEOUT"""
    )
    POPUP "CONFIG_NOC"
    (
      MENUITEM "CONFIG_NOC" "per.view hwioreg.per ""CONFIG_NOC,CONFIG_NOC"""
    )
    POPUP "CORE_TOP_CSR"
    (
      MENUITEM "TCSR_MUTEX_RPU1132_64_L12" "per.view hwioreg.per ""CORE_TOP_CSR,TCSR_MUTEX_RPU1132_64_L12"""
      MENUITEM "TCSR_TCSR_MUTEX" "per.view hwioreg.per ""CORE_TOP_CSR,TCSR_TCSR_MUTEX"""
      MENUITEM "TCSR_REGS_RPU1132_24_L12" "per.view hwioreg.per ""CORE_TOP_CSR,TCSR_REGS_RPU1132_24_L12"""
      MENUITEM "TCSR_TCSR_REGS" "per.view hwioreg.per ""CORE_TOP_CSR,TCSR_TCSR_REGS"""
    )
    POPUP "CPR3"
    (
      MENUITEM "CPR3" "per.view hwioreg.per ""CPR3,CPR3"""
    )
    POPUP "CRYPTO0_CRYPTO_TOP"
    (
      MENUITEM "CRYPTO0_CRYPTO" "per.view hwioreg.per ""CRYPTO0_CRYPTO_TOP,CRYPTO0_CRYPTO"""
      MENUITEM "CRYPTO0_CRYPTO_BAM" "per.view hwioreg.per ""CRYPTO0_CRYPTO_TOP,CRYPTO0_CRYPTO_BAM"""
      MENUITEM "CRYPTO0_CRYPTO_BAM_XPU2_BAM" "per.view hwioreg.per ""CRYPTO0_CRYPTO_TOP,CRYPTO0_CRYPTO_BAM_XPU2_BAM"""
      MENUITEM "CRYPTO0_CRYPTO_BAM_VMIDMT_BAM" "per.view hwioreg.per ""CRYPTO0_CRYPTO_TOP,CRYPTO0_CRYPTO_BAM_VMIDMT_BAM"""
    )
    POPUP "DCC_WRAPPER"
    (
      MENUITEM "DCC" "per.view hwioreg.per ""DCC_WRAPPER,DCC"""
      MENUITEM "DCC_SEC" "per.view hwioreg.per ""DCC_WRAPPER,DCC_SEC"""
      MENUITEM "DCC_XPU" "per.view hwioreg.per ""DCC_WRAPPER,DCC_XPU"""
    )
    POPUP "DDR_SS"
    (
      MENUITEM "CH0_CA0_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH0_CA0_DDR_PHY"""
      MENUITEM "CH0_CA1_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH0_CA1_DDR_PHY"""
      MENUITEM "CH0_DQ0_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH0_DQ0_DDR_PHY"""
      MENUITEM "CH0_DQ1_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH0_DQ1_DDR_PHY"""
      MENUITEM "CH0_DQ2_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH0_DQ2_DDR_PHY"""
      MENUITEM "CH0_DQ3_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH0_DQ3_DDR_PHY"""
      MENUITEM "CH0_DDR_CC" "per.view hwioreg.per ""DDR_SS,CH0_DDR_CC"""
      MENUITEM "CH1_CA0_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH1_CA0_DDR_PHY"""
      MENUITEM "CH1_CA1_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH1_CA1_DDR_PHY"""
      MENUITEM "CH1_DQ0_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH1_DQ0_DDR_PHY"""
      MENUITEM "CH1_DQ1_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH1_DQ1_DDR_PHY"""
      MENUITEM "CH1_DQ2_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH1_DQ2_DDR_PHY"""
      MENUITEM "CH1_DQ3_DDR_PHY" "per.view hwioreg.per ""DDR_SS,CH1_DQ3_DDR_PHY"""
      MENUITEM "CH1_DDR_CC" "per.view hwioreg.per ""DDR_SS,CH1_DDR_CC"""
      MENUITEM "DDR_REG_DDR_SS_REGS" "per.view hwioreg.per ""DDR_SS,DDR_REG_DDR_SS_REGS"""
      MENUITEM "DDRSS_AHB2PHY_SWMAN" "per.view hwioreg.per ""DDR_SS,DDRSS_AHB2PHY_SWMAN"""
      MENUITEM "DDRSS_AHB2PHY_BROADCAST_SWMAN1" "per.view hwioreg.per ""DDR_SS,DDRSS_AHB2PHY_BROADCAST_SWMAN1"""
    )
    POPUP "HMSS"
    (
      MENUITEM "APCS_HMSS_CFG" "per.view hwioreg.per ""HMSS,APCS_HMSS_CFG"""
      MENUITEM "APCS_HMSS_CSR" "per.view hwioreg.per ""HMSS,APCS_HMSS_CSR"""
      MENUITEM "APCS_HMSS_WDT" "per.view hwioreg.per ""HMSS,APCS_HMSS_WDT"""
      MENUITEM "APCS_QTMR_AC" "per.view hwioreg.per ""HMSS,APCS_QTMR_AC"""
      MENUITEM "APCS_F0_QTMR_V1" "per.view hwioreg.per ""HMSS,APCS_F0_QTMR_V1"""
      MENUITEM "APCS_F0_QTMR_V2" "per.view hwioreg.per ""HMSS,APCS_F0_QTMR_V2"""
      MENUITEM "APCS_F1_QTMR_V1" "per.view hwioreg.per ""HMSS,APCS_F1_QTMR_V1"""
      MENUITEM "APCS_F2_QTMR_V1" "per.view hwioreg.per ""HMSS,APCS_F2_QTMR_V1"""
      MENUITEM "APCS_F3_QTMR_V1" "per.view hwioreg.per ""HMSS,APCS_F3_QTMR_V1"""
      MENUITEM "APCS_F4_QTMR_V1" "per.view hwioreg.per ""HMSS,APCS_F4_QTMR_V1"""
      MENUITEM "APCS_F5_QTMR_V1" "per.view hwioreg.per ""HMSS,APCS_F5_QTMR_V1"""
      MENUITEM "APCS_F6_QTMR_V1" "per.view hwioreg.per ""HMSS,APCS_F6_QTMR_V1"""
      MENUITEM "APCS_NCTR0_NCTR0_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_NCTR0_NCTR0_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_NCTR1_NCTR1_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_NCTR1_NCTR1_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_NCTR2_NCTR2_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_NCTR2_NCTR2_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_NCTR3_NCTR3_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_NCTR3_NCTR3_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_NCTR4_NCTR4_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_NCTR4_NCTR4_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_NCTR5_NCTR5_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_NCTR5_NCTR5_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_DCTR0_DCTR0_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_DCTR0_DCTR0_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_DCTR1_DCTR1_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_DCTR1_DCTR1_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_DCTR2_DCTR2_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_DCTR2_DCTR2_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_DCTR3_DCTR3_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_DCTR3_DCTR3_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_DCTR4_DCTR4_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_DCTR4_DCTR4_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_DCTR5_DCTR5_HMSS_PCTR_CNTR" "per.view hwioreg.per ""HMSS,APCS_DCTR5_DCTR5_HMSS_PCTR_CNTR"""
      MENUITEM "APCS_HMSS_PCTR_AC" "per.view hwioreg.per ""HMSS,APCS_HMSS_PCTR_AC"""
      MENUITEM "APCS_M4M_LLM_PRIVATE" "per.view hwioreg.per ""HMSS,APCS_M4M_LLM_PRIVATE"""
      MENUITEM "APCS_M4M_LLM_PUBLIC" "per.view hwioreg.per ""HMSS,APCS_M4M_LLM_PUBLIC"""
      MENUITEM "APCS_M4M_DLM_PRIVATE" "per.view hwioreg.per ""HMSS,APCS_M4M_DLM_PRIVATE"""
      MENUITEM "APCS_M4M_DLM_PUBLIC" "per.view hwioreg.per ""HMSS,APCS_M4M_DLM_PUBLIC"""
      MENUITEM "APCS_APC0_CPU0_SAW3" "per.view hwioreg.per ""HMSS,APCS_APC0_CPU0_SAW3"""
      MENUITEM "APCS_APC0_CPU0_APC0_CPU0_HMSS_PM_APCC_CPU" "per.view hwioreg.per ""HMSS,APCS_APC0_CPU0_APC0_CPU0_HMSS_PM_APCC_CPU"""
      MENUITEM "APCS_APC0_CPU1_SAW3" "per.view hwioreg.per ""HMSS,APCS_APC0_CPU1_SAW3"""
      MENUITEM "APCS_APC0_CPU1_APC0_CPU1_HMSS_PM_APCC_CPU" "per.view hwioreg.per ""HMSS,APCS_APC0_CPU1_APC0_CPU1_HMSS_PM_APCC_CPU"""
      MENUITEM "APCS_APC0_L2_SAW3" "per.view hwioreg.per ""HMSS,APCS_APC0_L2_SAW3"""
      MENUITEM "APCS_APC0_L2_APC0_L2_HMSS_PM_APCC_L2" "per.view hwioreg.per ""HMSS,APCS_APC0_L2_APC0_L2_HMSS_PM_APCC_L2"""
      MENUITEM "APCS_APC0_APC0_HMSS_PM_APCC_APC" "per.view hwioreg.per ""HMSS,APCS_APC0_APC0_HMSS_PM_APCC_APC"""
      MENUITEM "APCS_APC1_CPU0_SAW3" "per.view hwioreg.per ""HMSS,APCS_APC1_CPU0_SAW3"""
      MENUITEM "APCS_APC1_CPU0_APC1_CPU0_HMSS_PM_APCC_CPU" "per.view hwioreg.per ""HMSS,APCS_APC1_CPU0_APC1_CPU0_HMSS_PM_APCC_CPU"""
      MENUITEM "APCS_APC1_CPU1_SAW3" "per.view hwioreg.per ""HMSS,APCS_APC1_CPU1_SAW3"""
      MENUITEM "APCS_APC1_CPU1_APC1_CPU1_HMSS_PM_APCC_CPU" "per.view hwioreg.per ""HMSS,APCS_APC1_CPU1_APC1_CPU1_HMSS_PM_APCC_CPU"""
      MENUITEM "APCS_APC1_L2_SAW3" "per.view hwioreg.per ""HMSS,APCS_APC1_L2_SAW3"""
      MENUITEM "APCS_APC1_L2_APC1_L2_HMSS_PM_APCC_L2" "per.view hwioreg.per ""HMSS,APCS_APC1_L2_APC1_L2_HMSS_PM_APCC_L2"""
      MENUITEM "APCS_APC1_APC1_HMSS_PM_APCC_APC" "per.view hwioreg.per ""HMSS,APCS_APC1_APC1_HMSS_PM_APCC_APC"""
      MENUITEM "APCS_APCC_APCC_HMSS_PM_APCC_GLB" "per.view hwioreg.per ""HMSS,APCS_APCC_APCC_HMSS_PM_APCC_GLB"""
      MENUITEM "APCS_APCC_APCC_HMSS_CPR3" "per.view hwioreg.per ""HMSS,APCS_APCC_APCC_HMSS_CPR3"""
      MENUITEM "APCS_L3_SAW3" "per.view hwioreg.per ""HMSS,APCS_L3_SAW3"""
      MENUITEM "APCS_L3_L3_HMSS_L3_CSR" "per.view hwioreg.per ""HMSS,APCS_L3_L3_HMSS_L3_CSR"""
      MENUITEM "APCS_CBF_SAW3" "per.view hwioreg.per ""HMSS,APCS_CBF_SAW3"""
      MENUITEM "APCS_CBF_CBF_HMSS_CBF_CSR" "per.view hwioreg.per ""HMSS,APCS_CBF_CBF_HMSS_CBF_CSR"""
      MENUITEM "APCS_CBF_CBF_HMSS_CBF_PLL" "per.view hwioreg.per ""HMSS,APCS_CBF_CBF_HMSS_CBF_PLL"""
      MENUITEM "APCS_CBF_CBF_M4M_REGS" "per.view hwioreg.per ""HMSS,APCS_CBF_CBF_M4M_REGS"""
      MENUITEM "APCS_QGICDR_QGICDR_GICD" "per.view hwioreg.per ""HMSS,APCS_QGICDR_QGICDR_GICD"""
      MENUITEM "APCS_QGICDR_QGICDR_GICM" "per.view hwioreg.per ""HMSS,APCS_QGICDR_QGICDR_GICM"""
      MENUITEM "APCS_QGICDR_QGICDR_GITS" "per.view hwioreg.per ""HMSS,APCS_QGICDR_QGICDR_GITS"""
      MENUITEM "APCS_QGICDR_R0_R0_QGICDR_GICR" "per.view hwioreg.per ""HMSS,APCS_QGICDR_R0_R0_QGICDR_GICR"""
      MENUITEM "APCS_QGICDR_R1_R1_QGICDR_GICR" "per.view hwioreg.per ""HMSS,APCS_QGICDR_R1_R1_QGICDR_GICR"""
      MENUITEM "APCS_QGICDR_R2_R2_QGICDR_GICR" "per.view hwioreg.per ""HMSS,APCS_QGICDR_R2_R2_QGICDR_GICR"""
      MENUITEM "APCS_QGICDR_R3_R3_QGICDR_GICR" "per.view hwioreg.per ""HMSS,APCS_QGICDR_R3_R3_QGICDR_GICR"""
    )
    POPUP "HMSS_DBG_HMSS_DEBUG"
    (
      MENUITEM "HMSS_DBG_APC0_CPU0_DBG_APC0_CPU0_DBG_HYDRASR_APB_PSELDBG" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_CPU0_DBG_APC0_CPU0_DBG_HYDRASR_APB_PSELDBG"""
      MENUITEM "HMSS_DBG_APC0_CPU0_CTI_APC0_CPU0_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_CPU0_CTI_APC0_CPU0_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_APC0_CPU0_PMU_APC0_CPU0_PMU_HYDRASR_APB_PSELPM" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_CPU0_PMU_APC0_CPU0_PMU_HYDRASR_APB_PSELPM"""
      MENUITEM "HMSS_DBG_APC0_CPU0_TRC_APC0_CPU0_TRC_HYDRASR_APB_PSELETM" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_CPU0_TRC_APC0_CPU0_TRC_HYDRASR_APB_PSELETM"""
      MENUITEM "HMSS_DBG_APC0_CPU0_PMU_CTI_APC0_CPU0_PMU_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_CPU0_PMU_CTI_APC0_CPU0_PMU_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_APC0_L2_PMU_CTI_APC0_L2_PMU_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_L2_PMU_CTI_APC0_L2_PMU_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_M4M_CTI_M4M_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_M4M_CTI_M4M_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_M4M_PMU_M4M_PMU_PMONCSR" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_M4M_PMU_M4M_PMU_PMONCSR"""
      MENUITEM "HMSS_DBG_APC0_CPU1_DBG_APC0_CPU1_DBG_HYDRASR_APB_PSELDBG" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_CPU1_DBG_APC0_CPU1_DBG_HYDRASR_APB_PSELDBG"""
      MENUITEM "HMSS_DBG_APC0_CPU1_CTI_APC0_CPU1_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_CPU1_CTI_APC0_CPU1_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_APC0_CPU1_PMU_APC0_CPU1_PMU_HYDRASR_APB_PSELPM" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_CPU1_PMU_APC0_CPU1_PMU_HYDRASR_APB_PSELPM"""
      MENUITEM "HMSS_DBG_APC0_CPU1_TRC_APC0_CPU1_TRC_HYDRASR_APB_PSELETM" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_CPU1_TRC_APC0_CPU1_TRC_HYDRASR_APB_PSELETM"""
      MENUITEM "HMSS_DBG_APC0_CPU1_PMU_CTI_APC0_CPU1_PMU_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_CPU1_PMU_CTI_APC0_CPU1_PMU_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_APC0_TRC_FNL_APC0_TRC_FNL_CXATBFUNNEL_128W2SP" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC0_TRC_FNL_APC0_TRC_FNL_CXATBFUNNEL_128W2SP"""
      MENUITEM "HMSS_DBG_LM_0_CTI_LM_0_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_LM_0_CTI_LM_0_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_LM_1_CTI_LM_1_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_LM_1_CTI_LM_1_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_TPDA_CFG_TPDA_CFG_TPDA_S2_W32_D2_M32_CS6B2DD87D" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_TPDA_CFG_TPDA_CFG_TPDA_S2_W32_D2_M32_CS6B2DD87D"""
      MENUITEM "HMSS_DBG_TPDA_CTI_TPDA_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_TPDA_CTI_TPDA_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_APC1_CPU0_DBG_APC1_CPU0_DBG_HYDRASR_APB_PSELDBG" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_CPU0_DBG_APC1_CPU0_DBG_HYDRASR_APB_PSELDBG"""
      MENUITEM "HMSS_DBG_APC1_CPU0_CTI_APC1_CPU0_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_CPU0_CTI_APC1_CPU0_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_APC1_CPU0_PMU_APC1_CPU0_PMU_HYDRASR_APB_PSELPM" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_CPU0_PMU_APC1_CPU0_PMU_HYDRASR_APB_PSELPM"""
      MENUITEM "HMSS_DBG_APC1_CPU0_TRC_APC1_CPU0_TRC_HYDRASR_APB_PSELETM" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_CPU0_TRC_APC1_CPU0_TRC_HYDRASR_APB_PSELETM"""
      MENUITEM "HMSS_DBG_APC1_CPU0_PMU_CTI_APC1_CPU0_PMU_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_CPU0_PMU_CTI_APC1_CPU0_PMU_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_APC1_L2_PMU_CTI_APC1_L2_PMU_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_L2_PMU_CTI_APC1_L2_PMU_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_L3_DBG_HML3_APB_REG" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_L3_DBG_HML3_APB_REG"""
      MENUITEM "HMSS_DBG_L3_CTI_L3_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_L3_CTI_L3_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_L3_PMU_HML3_APB_TPDMCS" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_L3_PMU_HML3_APB_TPDMCS"""
      MENUITEM "HMSS_DBG_L3_PMU_HML3_APB_PERFMON" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_L3_PMU_HML3_APB_PERFMON"""
      MENUITEM "HMSS_DBG_APC1_CPU1_DBG_APC1_CPU1_DBG_HYDRASR_APB_PSELDBG" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_CPU1_DBG_APC1_CPU1_DBG_HYDRASR_APB_PSELDBG"""
      MENUITEM "HMSS_DBG_APC1_CPU1_CTI_APC1_CPU1_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_CPU1_CTI_APC1_CPU1_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_APC1_CPU1_PMU_APC1_CPU1_PMU_HYDRASR_APB_PSELPM" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_CPU1_PMU_APC1_CPU1_PMU_HYDRASR_APB_PSELPM"""
      MENUITEM "HMSS_DBG_APC1_CPU1_TRC_APC1_CPU1_TRC_HYDRASR_APB_PSELETM" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_CPU1_TRC_APC1_CPU1_TRC_HYDRASR_APB_PSELETM"""
      MENUITEM "HMSS_DBG_APC1_CPU1_PMU_CTI_APC1_CPU1_PMU_CTI_CSCTI" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_CPU1_PMU_CTI_APC1_CPU1_PMU_CTI_CSCTI"""
      MENUITEM "HMSS_DBG_APC1_TRC_FNL_APC1_TRC_FNL_CXATBFUNNEL_128W2SP" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APC1_TRC_FNL_APC1_TRC_FNL_CXATBFUNNEL_128W2SP"""
      MENUITEM "HMSS_DBG_APCS_FNL_APCS_FNL_CXATBFUNNEL_128W4SP" "per.view hwioreg.per ""HMSS_DBG_HMSS_DEBUG,HMSS_DBG_APCS_FNL_APCS_FNL_CXATBFUNNEL_128W4SP"""
    )
    POPUP "HMSS_QLL"
    (
      MENUITEM "APC0_QLL_CPU0_PUB_CPU0_PUB_LMH_PUBLIC" "per.view hwioreg.per ""HMSS_QLL,APC0_QLL_CPU0_PUB_CPU0_PUB_LMH_PUBLIC"""
      MENUITEM "APC0_QLL_CPU0_PRV_CPU0_PRV_LMH_PRIVATE" "per.view hwioreg.per ""HMSS_QLL,APC0_QLL_CPU0_PRV_CPU0_PRV_LMH_PRIVATE"""
      MENUITEM "APC0_QLL_CPU1_PUB_CPU1_PUB_LMH_PUBLIC" "per.view hwioreg.per ""HMSS_QLL,APC0_QLL_CPU1_PUB_CPU1_PUB_LMH_PUBLIC"""
      MENUITEM "APC0_QLL_CPU1_PRV_CPU1_PRV_LMH_PRIVATE" "per.view hwioreg.per ""HMSS_QLL,APC0_QLL_CPU1_PRV_CPU1_PRV_LMH_PRIVATE"""
      MENUITEM "APC0_QLL_L2_PUB_L2_PUB_LMH_PUBLIC" "per.view hwioreg.per ""HMSS_QLL,APC0_QLL_L2_PUB_L2_PUB_LMH_PUBLIC"""
      MENUITEM "APC0_QLL_L2_PRV_L2_PRV_LMH_PRIVATE" "per.view hwioreg.per ""HMSS_QLL,APC0_QLL_L2_PRV_L2_PRV_LMH_PRIVATE"""
      MENUITEM "APC0_QLL_HYDRASR_QLL" "per.view hwioreg.per ""HMSS_QLL,APC0_QLL_HYDRASR_QLL"""
      MENUITEM "APC1_QLL_CPU0_PUB_CPU0_PUB_LMH_PUBLIC" "per.view hwioreg.per ""HMSS_QLL,APC1_QLL_CPU0_PUB_CPU0_PUB_LMH_PUBLIC"""
      MENUITEM "APC1_QLL_CPU0_PRV_CPU0_PRV_LMH_PRIVATE" "per.view hwioreg.per ""HMSS_QLL,APC1_QLL_CPU0_PRV_CPU0_PRV_LMH_PRIVATE"""
      MENUITEM "APC1_QLL_CPU1_PUB_CPU1_PUB_LMH_PUBLIC" "per.view hwioreg.per ""HMSS_QLL,APC1_QLL_CPU1_PUB_CPU1_PUB_LMH_PUBLIC"""
      MENUITEM "APC1_QLL_CPU1_PRV_CPU1_PRV_LMH_PRIVATE" "per.view hwioreg.per ""HMSS_QLL,APC1_QLL_CPU1_PRV_CPU1_PRV_LMH_PRIVATE"""
      MENUITEM "APC1_QLL_L2_PUB_L2_PUB_LMH_PUBLIC" "per.view hwioreg.per ""HMSS_QLL,APC1_QLL_L2_PUB_L2_PUB_LMH_PUBLIC"""
      MENUITEM "APC1_QLL_L2_PRV_L2_PRV_LMH_PRIVATE" "per.view hwioreg.per ""HMSS_QLL,APC1_QLL_L2_PRV_L2_PRV_LMH_PRIVATE"""
      MENUITEM "APC1_QLL_HYDRASR_QLL" "per.view hwioreg.per ""HMSS_QLL,APC1_QLL_HYDRASR_QLL"""
      MENUITEM "L3_QLL_LLM_PRIVATE" "per.view hwioreg.per ""HMSS_QLL,L3_QLL_LLM_PRIVATE"""
      MENUITEM "L3_QLL_LLM_PUBLIC" "per.view hwioreg.per ""HMSS_QLL,L3_QLL_LLM_PUBLIC"""
      MENUITEM "L3_QLL_HML3_QLL_PERFMON" "per.view hwioreg.per ""HMSS_QLL,L3_QLL_HML3_QLL_PERFMON"""
      MENUITEM "L3_QLL_HML3_CSR" "per.view hwioreg.per ""HMSS_QLL,L3_QLL_HML3_CSR"""
      MENUITEM "HYDRA_GIC_QLL_HYDRASR_GICCHVBASE_EL3" "per.view hwioreg.per ""HMSS_QLL,HYDRA_GIC_QLL_HYDRASR_GICCHVBASE_EL3"""
    )
    POPUP "LPASS"
    (
      MENUITEM "LPASS_LPASS_CC_REG" "per.view hwioreg.per ""LPASS,LPASS_LPASS_CC_REG"""
      MENUITEM "LPASS_LPASS_TCSR" "per.view hwioreg.per ""LPASS,LPASS_LPASS_TCSR"""
      MENUITEM "LPASS_QOS_QOS_GENERIC" "per.view hwioreg.per ""LPASS,LPASS_QOS_QOS_GENERIC"""
      MENUITEM "LPASS_QOS_QOS_DEBUG" "per.view hwioreg.per ""LPASS,LPASS_QOS_QOS_DEBUG"""
      MENUITEM "LPASS_QOS_QOS_DANGER" "per.view hwioreg.per ""LPASS,LPASS_QOS_QOS_DANGER"""
      MENUITEM "LPASS_QOS_QOS_INTERRUPTS" "per.view hwioreg.per ""LPASS,LPASS_QOS_QOS_INTERRUPTS"""
      MENUITEM "LPASS_QOS_QOS_THROTTLE" "per.view hwioreg.per ""LPASS,LPASS_QOS_QOS_THROTTLE"""
      MENUITEM "LPASS_AHBE_TIME" "per.view hwioreg.per ""LPASS,LPASS_AHBE_TIME"""
      MENUITEM "LPASS_Q6SS_MPU" "per.view hwioreg.per ""LPASS,LPASS_Q6SS_MPU"""
      MENUITEM "LPASS_LPASS_CSR" "per.view hwioreg.per ""LPASS,LPASS_LPASS_CSR"""
      MENUITEM "LPASS_AHBI_TIME" "per.view hwioreg.per ""LPASS,LPASS_AHBI_TIME"""
      MENUITEM "LPASS_AVTIMER" "per.view hwioreg.per ""LPASS,LPASS_AVTIMER"""
      MENUITEM "LPASS_LPASS_HDMITX" "per.view hwioreg.per ""LPASS,LPASS_LPASS_HDMITX"""
      MENUITEM "LPASS_ATIMER" "per.view hwioreg.per ""LPASS,LPASS_ATIMER"""
      MENUITEM "LPASS_LPA_IF" "per.view hwioreg.per ""LPASS,LPASS_LPA_IF"""
      MENUITEM "LPASS_TLB_PL" "per.view hwioreg.per ""LPASS,LPASS_TLB_PL"""
      MENUITEM "LPASS_RESAMPLER" "per.view hwioreg.per ""LPASS,LPASS_RESAMPLER"""
      MENUITEM "LPASS_CORE_QOS_QOS_GENERIC" "per.view hwioreg.per ""LPASS,LPASS_CORE_QOS_QOS_GENERIC"""
      MENUITEM "LPASS_CORE_QOS_QOS_DEBUG" "per.view hwioreg.per ""LPASS,LPASS_CORE_QOS_QOS_DEBUG"""
      MENUITEM "LPASS_CORE_QOS_QOS_INTERRUPTS" "per.view hwioreg.per ""LPASS,LPASS_CORE_QOS_QOS_INTERRUPTS"""
      MENUITEM "LPASS_AUD_SB_BAM" "per.view hwioreg.per ""LPASS,LPASS_AUD_SB_BAM"""
      MENUITEM "LPASS_AUD_SLIMBUS" "per.view hwioreg.per ""LPASS,LPASS_AUD_SLIMBUS"""
      MENUITEM "LPASS_QCA_SB_BAM" "per.view hwioreg.per ""LPASS,LPASS_QCA_SB_BAM"""
      MENUITEM "LPASS_QCA_SLIMBUS" "per.view hwioreg.per ""LPASS,LPASS_QCA_SLIMBUS"""
      MENUITEM "LPASS_QDSP6SS_PUB" "per.view hwioreg.per ""LPASS,LPASS_QDSP6SS_PUB"""
      MENUITEM "LPASS_QDSP6SS_CSR" "per.view hwioreg.per ""LPASS,LPASS_QDSP6SS_CSR"""
      MENUITEM "LPASS_QDSP6SS_L2VIC" "per.view hwioreg.per ""LPASS,LPASS_QDSP6SS_L2VIC"""
      MENUITEM "LPASS_QDSP6SS_QDSP6SS_QTMR_AC" "per.view hwioreg.per ""LPASS,LPASS_QDSP6SS_QDSP6SS_QTMR_AC"""
      MENUITEM "LPASS_QDSP6SS_QTMR_F0_0" "per.view hwioreg.per ""LPASS,LPASS_QDSP6SS_QTMR_F0_0"""
      MENUITEM "LPASS_QDSP6SS_QTMR_F1_1" "per.view hwioreg.per ""LPASS,LPASS_QDSP6SS_QTMR_F1_1"""
      MENUITEM "LPASS_QDSP6SS_QTMR_F2_2" "per.view hwioreg.per ""LPASS,LPASS_QDSP6SS_QTMR_F2_2"""
      MENUITEM "LPASS_QDSP6SS_QDSP6SS_SAW3" "per.view hwioreg.per ""LPASS,LPASS_QDSP6SS_QDSP6SS_SAW3"""
    )
    POPUP "LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI"
    (
      MENUITEM "LPASS_CORE_SMMU_SMMU_GLOBAL0" "per.view hwioreg.per ""LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI,LPASS_CORE_SMMU_SMMU_GLOBAL0"""
      MENUITEM "LPASS_CORE_SMMU_SMMU_GLOBAL1" "per.view hwioreg.per ""LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI,LPASS_CORE_SMMU_SMMU_GLOBAL1"""
      MENUITEM "LPASS_CORE_SMMU_SMMU_IMPL_DEF0" "per.view hwioreg.per ""LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI,LPASS_CORE_SMMU_SMMU_IMPL_DEF0"""
      MENUITEM "LPASS_CORE_SMMU_SMMU_PERF_MON" "per.view hwioreg.per ""LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI,LPASS_CORE_SMMU_SMMU_PERF_MON"""
      MENUITEM "LPASS_CORE_SMMU_SMMU_SSD" "per.view hwioreg.per ""LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI,LPASS_CORE_SMMU_SMMU_SSD"""
      MENUITEM "LPASS_CORE_SMMU_SMMU_IMPL_DEF1" "per.view hwioreg.per ""LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI,LPASS_CORE_SMMU_SMMU_IMPL_DEF1"""
      MENUITEM "LPASS_CORE_SMMU_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI,LPASS_CORE_SMMU_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_CORE_SMMU_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI,LPASS_CORE_SMMU_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_CORE_SMMU_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI,LPASS_CORE_SMMU_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_CORE_SMMU_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_CORE_SMMU_QSMMUV2_WRAP_LPASS_CORE_ISTARI,LPASS_CORE_SMMU_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
    )
    POPUP "LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI"
    (
      MENUITEM "LPASS_Q6_SMMU_SMMU_GLOBAL0" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_SMMU_GLOBAL0"""
      MENUITEM "LPASS_Q6_SMMU_SMMU_GLOBAL1" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_SMMU_GLOBAL1"""
      MENUITEM "LPASS_Q6_SMMU_SMMU_IMPL_DEF0" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_SMMU_IMPL_DEF0"""
      MENUITEM "LPASS_Q6_SMMU_SMMU_PERF_MON" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_SMMU_PERF_MON"""
      MENUITEM "LPASS_Q6_SMMU_SMMU_SSD" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_SMMU_SSD"""
      MENUITEM "LPASS_Q6_SMMU_SMMU_IMPL_DEF1" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_SMMU_IMPL_DEF1"""
      MENUITEM "LPASS_Q6_SMMU_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB4_CB4_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB4_CB4_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB5_CB5_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB5_CB5_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB6_CB6_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB6_CB6_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB7_CB7_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB7_CB7_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB8_CB8_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB8_CB8_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB9_CB9_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB9_CB9_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB10_CB10_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB10_CB10_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB11_CB11_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB11_CB11_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB12_CB12_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB12_CB12_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB13_CB13_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB13_CB13_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB14_CB14_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB14_CB14_MM_MMU_CONTEXT_BANK"""
      MENUITEM "LPASS_Q6_SMMU_A_CB15_CB15_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_ISTARI,LPASS_Q6_SMMU_A_CB15_CB15_MM_MMU_CONTEXT_BANK"""
    )
    POPUP "MMSS"
    (
      MENUITEM "MMSS_MISC" "per.view hwioreg.per ""MMSS,MMSS_MISC"""
      MENUITEM "MMSS_CPR_WRAPPER" "per.view hwioreg.per ""MMSS,MMSS_CPR_WRAPPER"""
      MENUITEM "MMSS_CC" "per.view hwioreg.per ""MMSS,MMSS_CC"""
      MENUITEM "MMSS_MDSS_HW" "per.view hwioreg.per ""MMSS,MMSS_MDSS_HW"""
      MENUITEM "MMSS_MDP_SSPP_TOP0" "per.view hwioreg.per ""MMSS,MMSS_MDP_SSPP_TOP0"""
      MENUITEM "MMSS_MDP_SMP_TOP0" "per.view hwioreg.per ""MMSS,MMSS_MDP_SMP_TOP0"""
      MENUITEM "MMSS_MDP_SSPP_TOP1" "per.view hwioreg.per ""MMSS,MMSS_MDP_SSPP_TOP1"""
      MENUITEM "MMSS_MDP_SMP_TOP1" "per.view hwioreg.per ""MMSS,MMSS_MDP_SMP_TOP1"""
      MENUITEM "MMSS_MDP_DSPP_TOP0" "per.view hwioreg.per ""MMSS,MMSS_MDP_DSPP_TOP0"""
      MENUITEM "MMSS_MDP_PERIPH_TOP0" "per.view hwioreg.per ""MMSS,MMSS_MDP_PERIPH_TOP0"""
      MENUITEM "MMSS_MDP_SSPP_TOP2" "per.view hwioreg.per ""MMSS,MMSS_MDP_SSPP_TOP2"""
      MENUITEM "MMSS_MDP_PERIPH_TOP1" "per.view hwioreg.per ""MMSS,MMSS_MDP_PERIPH_TOP1"""
      MENUITEM "MMSS_MDP_CTL_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_CTL_0"""
      MENUITEM "MMSS_MDP_CTL_1" "per.view hwioreg.per ""MMSS,MMSS_MDP_CTL_1"""
      MENUITEM "MMSS_MDP_CTL_2" "per.view hwioreg.per ""MMSS,MMSS_MDP_CTL_2"""
      MENUITEM "MMSS_MDP_CTL_3" "per.view hwioreg.per ""MMSS,MMSS_MDP_CTL_3"""
      MENUITEM "MMSS_MDP_CTL_4" "per.view hwioreg.per ""MMSS,MMSS_MDP_CTL_4"""
      MENUITEM "MMSS_MDP_SSPP_IGC_LUT" "per.view hwioreg.per ""MMSS,MMSS_MDP_SSPP_IGC_LUT"""
      MENUITEM "MMSS_MDP_VP_0_VIG_0_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_0_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_VIG_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_0"""
      MENUITEM "MMSS_MDP_VP_0_VIG_0_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_0_PCC"""
      MENUITEM "MMSS_MDP_VP_0_VIG_1_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_1_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_VIG_1" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_1"""
      MENUITEM "MMSS_MDP_VP_0_VIG_1_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_1_PCC"""
      MENUITEM "MMSS_MDP_VP_0_VIG_2_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_2_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_VIG_2" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_2"""
      MENUITEM "MMSS_MDP_VP_0_VIG_2_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_2_PCC"""
      MENUITEM "MMSS_MDP_VP_0_VIG_3_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_3_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_VIG_3" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_3"""
      MENUITEM "MMSS_MDP_VP_0_VIG_3_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_VIG_3_PCC"""
      MENUITEM "MMSS_MDP_VP_0_RGB_0_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_0_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_RGB_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_0"""
      MENUITEM "MMSS_MDP_VP_0_RGB_0_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_0_PCC"""
      MENUITEM "MMSS_MDP_VP_0_RGB_1_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_1_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_RGB_1" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_1"""
      MENUITEM "MMSS_MDP_VP_0_RGB_1_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_1_PCC"""
      MENUITEM "MMSS_MDP_VP_0_RGB_2_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_2_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_RGB_2" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_2"""
      MENUITEM "MMSS_MDP_VP_0_RGB_2_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_2_PCC"""
      MENUITEM "MMSS_MDP_VP_0_RGB_3_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_3_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_RGB_3" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_3"""
      MENUITEM "MMSS_MDP_VP_0_RGB_3_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_RGB_3_PCC"""
      MENUITEM "MMSS_MDP_VP_0_DMA_0_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DMA_0_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_DMA_0_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DMA_0_PCC"""
      MENUITEM "MMSS_MDP_VP_0_DMA_1_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DMA_1_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_DMA_1_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DMA_1_PCC"""
      MENUITEM "MMSS_MDP_VP_0_CURSOR_0_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_CURSOR_0_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_CURSOR_1_SSPP" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_CURSOR_1_SSPP"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_0"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_0_PGC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_0_PGC"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_1" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_1"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_1_PGC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_1_PGC"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_2" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_2"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_2_PGC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_2_PGC"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_3" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_3"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_3_PGC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_3_PGC"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_4" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_4"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_4_PGC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_4_PGC"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_5" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_5"""
      MENUITEM "MMSS_MDP_VP_0_LAYER_5_PGC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_LAYER_5_PGC"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_0"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_0_GAMUT" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_0_GAMUT"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_0_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_0_PCC"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_0_PGC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_0_PGC"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_1" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_1"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_1_GAMUT" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_1_GAMUT"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_1_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_1_PCC"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_1_PGC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_1_PGC"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_2" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_2"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_2_GAMUT" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_2_GAMUT"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_2_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_2_PCC"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_2_PGC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_2_PGC"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_3" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_3"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_3_GAMUT" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_3_GAMUT"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_3_PCC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_3_PCC"""
      MENUITEM "MMSS_MDP_VP_0_DSPP_3_PGC" "per.view hwioreg.per ""MMSS,MMSS_MDP_VP_0_DSPP_3_PGC"""
      MENUITEM "MMSS_MDP_WB_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_WB_0"""
      MENUITEM "MMSS_MDP_WB_1" "per.view hwioreg.per ""MMSS,MMSS_MDP_WB_1"""
      MENUITEM "MMSS_MDP_WB_2" "per.view hwioreg.per ""MMSS,MMSS_MDP_WB_2"""
      MENUITEM "MMSS_MDP_INTF_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_INTF_0"""
      MENUITEM "MMSS_MDP_INTF_1" "per.view hwioreg.per ""MMSS,MMSS_MDP_INTF_1"""
      MENUITEM "MMSS_MDP_INTF_2" "per.view hwioreg.per ""MMSS,MMSS_MDP_INTF_2"""
      MENUITEM "MMSS_MDP_INTF_3" "per.view hwioreg.per ""MMSS,MMSS_MDP_INTF_3"""
      MENUITEM "MMSS_MDP_INTF_4" "per.view hwioreg.per ""MMSS,MMSS_MDP_INTF_4"""
      MENUITEM "MMSS_MDP_PP_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_PP_0"""
      MENUITEM "MMSS_MDP_PP_1" "per.view hwioreg.per ""MMSS,MMSS_MDP_PP_1"""
      MENUITEM "MMSS_MDP_PP_2" "per.view hwioreg.per ""MMSS,MMSS_MDP_PP_2"""
      MENUITEM "MMSS_MDP_PP_3" "per.view hwioreg.per ""MMSS,MMSS_MDP_PP_3"""
      MENUITEM "MMSS_MDP_PP_4" "per.view hwioreg.per ""MMSS,MMSS_MDP_PP_4"""
      MENUITEM "MMSS_MDP_ENCR_NS_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_ENCR_NS_0"""
      MENUITEM "MMSS_MDP_ENCR_S_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_ENCR_S_0"""
      MENUITEM "MMSS_MDP_AADC_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_AADC_0"""
      MENUITEM "MMSS_MDP_AADC_1" "per.view hwioreg.per ""MMSS,MMSS_MDP_AADC_1"""
      MENUITEM "MMSS_MDP_AADC_2" "per.view hwioreg.per ""MMSS,MMSS_MDP_AADC_2"""
      MENUITEM "MMSS_MDP_CDM_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_CDM_0"""
      MENUITEM "MMSS_MDP_CDM_0_CSC_10" "per.view hwioreg.per ""MMSS,MMSS_MDP_CDM_0_CSC_10"""
      MENUITEM "MMSS_MDP_CDM_0_CDWN2" "per.view hwioreg.per ""MMSS,MMSS_MDP_CDM_0_CDWN2"""
      MENUITEM "MMSS_MDP_CDM_0_HDMI_PACK" "per.view hwioreg.per ""MMSS,MMSS_MDP_CDM_0_HDMI_PACK"""
      MENUITEM "MMSS_MDP_DSC_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_DSC_0"""
      MENUITEM "MMSS_MDP_DSC_1" "per.view hwioreg.per ""MMSS,MMSS_MDP_DSC_1"""
      MENUITEM "MMSS_MDP_SCM3_0" "per.view hwioreg.per ""MMSS,MMSS_MDP_SCM3_0"""
      MENUITEM "MMSS_MDP_QDSS" "per.view hwioreg.per ""MMSS,MMSS_MDP_QDSS"""
      MENUITEM "MMSS_EDP" "per.view hwioreg.per ""MMSS,MMSS_EDP"""
      MENUITEM "MMSS_EDP_PHY_QSERDES_COM_QSERDES_COM_EDP_COM" "per.view hwioreg.per ""MMSS,MMSS_EDP_PHY_QSERDES_COM_QSERDES_COM_EDP_COM"""
      MENUITEM "MMSS_EDP_PHY_QSERDES_TX_L0_QSERDES_TX_L0_EDP_TX" "per.view hwioreg.per ""MMSS,MMSS_EDP_PHY_QSERDES_TX_L0_QSERDES_TX_L0_EDP_TX"""
      MENUITEM "MMSS_EDP_PHY_QSERDES_TX_L1_QSERDES_TX_L1_EDP_TX" "per.view hwioreg.per ""MMSS,MMSS_EDP_PHY_QSERDES_TX_L1_QSERDES_TX_L1_EDP_TX"""
      MENUITEM "MMSS_EDP_PHY_QSERDES_TX_L2_QSERDES_TX_L2_EDP_TX" "per.view hwioreg.per ""MMSS,MMSS_EDP_PHY_QSERDES_TX_L2_QSERDES_TX_L2_EDP_TX"""
      MENUITEM "MMSS_EDP_PHY_QSERDES_TX_L3_QSERDES_TX_L3_EDP_TX" "per.view hwioreg.per ""MMSS,MMSS_EDP_PHY_QSERDES_TX_L3_QSERDES_TX_L3_EDP_TX"""
      MENUITEM "MMSS_EDP_PHY" "per.view hwioreg.per ""MMSS,MMSS_EDP_PHY"""
      MENUITEM "MMSS_DSI_0_DSI" "per.view hwioreg.per ""MMSS,MMSS_DSI_0_DSI"""
      MENUITEM "MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON" "per.view hwioreg.per ""MMSS,MMSS_DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON"""
      MENUITEM "MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN" "per.view hwioreg.per ""MMSS,MMSS_DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN"""
      MENUITEM "MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN" "per.view hwioreg.per ""MMSS,MMSS_DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN"""
      MENUITEM "MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN" "per.view hwioreg.per ""MMSS,MMSS_DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN"""
      MENUITEM "MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN" "per.view hwioreg.per ""MMSS,MMSS_DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN"""
      MENUITEM "MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN" "per.view hwioreg.per ""MMSS,MMSS_DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN"""
      MENUITEM "MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE" "per.view hwioreg.per ""MMSS,MMSS_DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE"""
      MENUITEM "MMSS_DSI_1_DSI" "per.view hwioreg.per ""MMSS,MMSS_DSI_1_DSI"""
      MENUITEM "MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON" "per.view hwioreg.per ""MMSS,MMSS_DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON"""
      MENUITEM "MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN" "per.view hwioreg.per ""MMSS,MMSS_DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN"""
      MENUITEM "MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN" "per.view hwioreg.per ""MMSS,MMSS_DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN"""
      MENUITEM "MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN" "per.view hwioreg.per ""MMSS,MMSS_DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN"""
      MENUITEM "MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN" "per.view hwioreg.per ""MMSS,MMSS_DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN"""
      MENUITEM "MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN" "per.view hwioreg.per ""MMSS,MMSS_DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN"""
      MENUITEM "MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE" "per.view hwioreg.per ""MMSS,MMSS_DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_COM_LITE"""
      MENUITEM "MMSS_HDMI" "per.view hwioreg.per ""MMSS,MMSS_HDMI"""
      MENUITEM "MMSS_HDMI_PHY_QSERDES_COM_QSERDES_COM_HDMI_COM" "per.view hwioreg.per ""MMSS,MMSS_HDMI_PHY_QSERDES_COM_QSERDES_COM_HDMI_COM"""
      MENUITEM "MMSS_HDMI_PHY_QSERDES_TX_L0_QSERDES_TX_L0_HDMI_TX" "per.view hwioreg.per ""MMSS,MMSS_HDMI_PHY_QSERDES_TX_L0_QSERDES_TX_L0_HDMI_TX"""
      MENUITEM "MMSS_HDMI_PHY_QSERDES_TX_L1_QSERDES_TX_L1_HDMI_TX" "per.view hwioreg.per ""MMSS,MMSS_HDMI_PHY_QSERDES_TX_L1_QSERDES_TX_L1_HDMI_TX"""
      MENUITEM "MMSS_HDMI_PHY_QSERDES_TX_L2_QSERDES_TX_L2_HDMI_TX" "per.view hwioreg.per ""MMSS,MMSS_HDMI_PHY_QSERDES_TX_L2_QSERDES_TX_L2_HDMI_TX"""
      MENUITEM "MMSS_HDMI_PHY_QSERDES_TX_L3_QSERDES_TX_L3_HDMI_TX" "per.view hwioreg.per ""MMSS,MMSS_HDMI_PHY_QSERDES_TX_L3_QSERDES_TX_L3_HDMI_TX"""
      MENUITEM "MMSS_HDMI_PHY" "per.view hwioreg.per ""MMSS,MMSS_HDMI_PHY"""
      MENUITEM "MMSS_MHL" "per.view hwioreg.per ""MMSS,MMSS_MHL"""
      MENUITEM "MMSS_MHL_CBUS" "per.view hwioreg.per ""MMSS,MMSS_MHL_CBUS"""
      MENUITEM "MMSS_MHL_PHY" "per.view hwioreg.per ""MMSS,MMSS_MHL_PHY"""
      MENUITEM "MMSS_MHL_PHY_PLL" "per.view hwioreg.per ""MMSS,MMSS_MHL_PHY_PLL"""
      MENUITEM "MMSS_VBIF_VBIF_MDP" "per.view hwioreg.per ""MMSS,MMSS_VBIF_VBIF_MDP"""
      MENUITEM "MMSS_VBIF_NRT_VBIF_ROT" "per.view hwioreg.per ""MMSS,MMSS_VBIF_NRT_VBIF_ROT"""
      MENUITEM "MMSS_XPU" "per.view hwioreg.per ""MMSS,MMSS_XPU"""
      MENUITEM "MMSS_MDSS_SEC_HDCP_SEC_TZ_ONLY" "per.view hwioreg.per ""MMSS,MMSS_MDSS_SEC_HDCP_SEC_TZ_ONLY"""
      MENUITEM "MMSS_MDSS_SEC_HDCP_SEC_TZ_HV" "per.view hwioreg.per ""MMSS,MMSS_MDSS_SEC_HDCP_SEC_TZ_HV"""
      MENUITEM "MMSS_MDSS_SEC_DSI_0_SEC" "per.view hwioreg.per ""MMSS,MMSS_MDSS_SEC_DSI_0_SEC"""
      MENUITEM "MMSS_MDSS_SEC_DSI_1_SEC" "per.view hwioreg.per ""MMSS,MMSS_MDSS_SEC_DSI_1_SEC"""
      MENUITEM "MMSS_MDSS_SEC_HDCP_SEC_TZ_HV_HLOS" "per.view hwioreg.per ""MMSS,MMSS_MDSS_SEC_HDCP_SEC_TZ_HV_HLOS"""
      MENUITEM "MMSS_MDSS_SEC_HDCP_SEC_DBG" "per.view hwioreg.per ""MMSS,MMSS_MDSS_SEC_HDCP_SEC_DBG"""
      MENUITEM "MMSS_A_CAMSS" "per.view hwioreg.per ""MMSS,MMSS_A_CAMSS"""
      MENUITEM "MMSS_A_CAMSS_MICRO" "per.view hwioreg.per ""MMSS,MMSS_A_CAMSS_MICRO"""
      MENUITEM "MMSS_A_CCI" "per.view hwioreg.per ""MMSS,MMSS_A_CCI"""
      MENUITEM "MMSS_A_VFE_0" "per.view hwioreg.per ""MMSS,MMSS_A_VFE_0"""
      MENUITEM "MMSS_A_VFE_1" "per.view hwioreg.per ""MMSS,MMSS_A_VFE_1"""
      MENUITEM "MMSS_A_CPP" "per.view hwioreg.per ""MMSS,MMSS_A_CPP"""
      MENUITEM "MMSS_A_JPEG_0" "per.view hwioreg.per ""MMSS,MMSS_A_JPEG_0"""
      MENUITEM "MMSS_A_JPEG_2" "per.view hwioreg.per ""MMSS,MMSS_A_JPEG_2"""
      MENUITEM "MMSS_A_CSID_0" "per.view hwioreg.per ""MMSS,MMSS_A_CSID_0"""
      MENUITEM "MMSS_A_CSID_1" "per.view hwioreg.per ""MMSS,MMSS_A_CSID_1"""
      MENUITEM "MMSS_A_CSID_2" "per.view hwioreg.per ""MMSS,MMSS_A_CSID_2"""
      MENUITEM "MMSS_A_CSID_3" "per.view hwioreg.per ""MMSS,MMSS_A_CSID_3"""
      MENUITEM "MMSS_A_ISPIF" "per.view hwioreg.per ""MMSS,MMSS_A_ISPIF"""
      MENUITEM "MMSS_A_CSI_PHY_0_CSIPHY_LN0_CSIPHY_LN0_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_0_CSIPHY_LN0_CSIPHY_LN0_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_0_CSIPHY_LN1_CSIPHY_LN1_CSI_3PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_0_CSIPHY_LN1_CSIPHY_LN1_CSI_3PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_0_CSIPHY_LN2_CSIPHY_LN2_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_0_CSIPHY_LN2_CSIPHY_LN2_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_0_CSIPHY_LN3_CSIPHY_LN3_CSI_3PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_0_CSIPHY_LN3_CSIPHY_LN3_CSI_3PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_0_CSIPHY_LN4_CSIPHY_LN4_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_0_CSIPHY_LN4_CSIPHY_LN4_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_0_CSIPHY_LN5_CSIPHY_LN5_CSI_3PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_0_CSIPHY_LN5_CSIPHY_LN5_CSI_3PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_0_CSIPHY_LN6_CSIPHY_LN6_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_0_CSIPHY_LN6_CSIPHY_LN6_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_0_CSIPHY_LNCK_CSIPHY_LNCK_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_0_CSIPHY_LNCK_CSIPHY_LNCK_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_0_CSIPHY_CMN_CSIPHY_CMN_CSI_3PHASE_COMMON" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_0_CSIPHY_CMN_CSIPHY_CMN_CSI_3PHASE_COMMON"""
      MENUITEM "MMSS_A_CSI_PHY_1_CSIPHY_LN0_CSIPHY_LN0_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_1_CSIPHY_LN0_CSIPHY_LN0_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_1_CSIPHY_LN1_CSIPHY_LN1_CSI_3PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_1_CSIPHY_LN1_CSIPHY_LN1_CSI_3PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_1_CSIPHY_LN2_CSIPHY_LN2_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_1_CSIPHY_LN2_CSIPHY_LN2_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_1_CSIPHY_LN3_CSIPHY_LN3_CSI_3PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_1_CSIPHY_LN3_CSIPHY_LN3_CSI_3PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_1_CSIPHY_LN4_CSIPHY_LN4_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_1_CSIPHY_LN4_CSIPHY_LN4_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_1_CSIPHY_LN5_CSIPHY_LN5_CSI_3PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_1_CSIPHY_LN5_CSIPHY_LN5_CSI_3PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_1_CSIPHY_LN6_CSIPHY_LN6_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_1_CSIPHY_LN6_CSIPHY_LN6_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_1_CSIPHY_LNCK_CSIPHY_LNCK_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_1_CSIPHY_LNCK_CSIPHY_LNCK_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_1_CSIPHY_CMN_CSIPHY_CMN_CSI_3PHASE_COMMON" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_1_CSIPHY_CMN_CSIPHY_CMN_CSI_3PHASE_COMMON"""
      MENUITEM "MMSS_A_CSI_PHY_2_CSIPHY_LN0_CSIPHY_LN0_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_2_CSIPHY_LN0_CSIPHY_LN0_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_2_CSIPHY_LN1_CSIPHY_LN1_CSI_3PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_2_CSIPHY_LN1_CSIPHY_LN1_CSI_3PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_2_CSIPHY_LN2_CSIPHY_LN2_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_2_CSIPHY_LN2_CSIPHY_LN2_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_2_CSIPHY_LN3_CSIPHY_LN3_CSI_3PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_2_CSIPHY_LN3_CSIPHY_LN3_CSI_3PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_2_CSIPHY_LN4_CSIPHY_LN4_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_2_CSIPHY_LN4_CSIPHY_LN4_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_2_CSIPHY_LN5_CSIPHY_LN5_CSI_3PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_2_CSIPHY_LN5_CSIPHY_LN5_CSI_3PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_2_CSIPHY_LN6_CSIPHY_LN6_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_2_CSIPHY_LN6_CSIPHY_LN6_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_2_CSIPHY_LNCK_CSIPHY_LNCK_CSI_2PHASE_DATALN" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_2_CSIPHY_LNCK_CSIPHY_LNCK_CSI_2PHASE_DATALN"""
      MENUITEM "MMSS_A_CSI_PHY_2_CSIPHY_CMN_CSIPHY_CMN_CSI_3PHASE_COMMON" "per.view hwioreg.per ""MMSS,MMSS_A_CSI_PHY_2_CSIPHY_CMN_CSIPHY_CMN_CSI_3PHASE_COMMON"""
      MENUITEM "MMSS_A_VBIF_VFE_VBIF_VFE_DENOISE" "per.view hwioreg.per ""MMSS,MMSS_A_VBIF_VFE_VBIF_VFE_DENOISE"""
      MENUITEM "MMSS_A_VBIF_JPEG" "per.view hwioreg.per ""MMSS,MMSS_A_VBIF_JPEG"""
      MENUITEM "MMSS_A_VBIF_CPP" "per.view hwioreg.per ""MMSS,MMSS_A_VBIF_CPP"""
      MENUITEM "MMSS_A_JPEG_3" "per.view hwioreg.per ""MMSS,MMSS_A_JPEG_3"""
      MENUITEM "MMSS_A_FD_A_FD" "per.view hwioreg.per ""MMSS,MMSS_A_FD_A_FD"""
      MENUITEM "MMSS_A_FD_A_FD_MISC" "per.view hwioreg.per ""MMSS,MMSS_A_FD_A_FD_MISC"""
      MENUITEM "MMSS_OXILI_RBBM_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_RBBM_BLOCK0"""
      MENUITEM "MMSS_OXILI_RBBM_BLOCK7" "per.view hwioreg.per ""MMSS,MMSS_OXILI_RBBM_BLOCK7"""
      MENUITEM "MMSS_OXILI_CP_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_CP_BLOCK0"""
      MENUITEM "MMSS_OXILI_PC_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_PC_BLOCK0"""
      MENUITEM "MMSS_OXILI_PC_BLOCK1" "per.view hwioreg.per ""MMSS,MMSS_OXILI_PC_BLOCK1"""
      MENUITEM "MMSS_OXILI_PC_BLOCK2" "per.view hwioreg.per ""MMSS,MMSS_OXILI_PC_BLOCK2"""
      MENUITEM "MMSS_OXILI_PC_BLOCK3" "per.view hwioreg.per ""MMSS,MMSS_OXILI_PC_BLOCK3"""
      MENUITEM "MMSS_OXILI_PC_BLOCK4" "per.view hwioreg.per ""MMSS,MMSS_OXILI_PC_BLOCK4"""
      MENUITEM "MMSS_OXILI_GRAS_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_GRAS_BLOCK0"""
      MENUITEM "MMSS_OXILI_GRAS_BLOCK1" "per.view hwioreg.per ""MMSS,MMSS_OXILI_GRAS_BLOCK1"""
      MENUITEM "MMSS_OXILI_GRAS_BLOCK2" "per.view hwioreg.per ""MMSS,MMSS_OXILI_GRAS_BLOCK2"""
      MENUITEM "MMSS_OXILI_GRAS_BLOCK3" "per.view hwioreg.per ""MMSS,MMSS_OXILI_GRAS_BLOCK3"""
      MENUITEM "MMSS_OXILI_GRAS_BLOCK4" "per.view hwioreg.per ""MMSS,MMSS_OXILI_GRAS_BLOCK4"""
      MENUITEM "MMSS_OXILI_HLSQ_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_HLSQ_BLOCK0"""
      MENUITEM "MMSS_OXILI_HLSQ_BLOCK1" "per.view hwioreg.per ""MMSS,MMSS_OXILI_HLSQ_BLOCK1"""
      MENUITEM "MMSS_OXILI_HLSQ_BLOCK2" "per.view hwioreg.per ""MMSS,MMSS_OXILI_HLSQ_BLOCK2"""
      MENUITEM "MMSS_OXILI_HLSQ_BLOCK3" "per.view hwioreg.per ""MMSS,MMSS_OXILI_HLSQ_BLOCK3"""
      MENUITEM "MMSS_OXILI_HLSQ_BLOCK4" "per.view hwioreg.per ""MMSS,MMSS_OXILI_HLSQ_BLOCK4"""
      MENUITEM "MMSS_OXILI_HLSQ_BLOCK5" "per.view hwioreg.per ""MMSS,MMSS_OXILI_HLSQ_BLOCK5"""
      MENUITEM "MMSS_OXILI_VFD_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_VFD_BLOCK0"""
      MENUITEM "MMSS_OXILI_VFD_BLOCK3" "per.view hwioreg.per ""MMSS,MMSS_OXILI_VFD_BLOCK3"""
      MENUITEM "MMSS_OXILI_VFD_BLOCK4" "per.view hwioreg.per ""MMSS,MMSS_OXILI_VFD_BLOCK4"""
      MENUITEM "MMSS_OXILI_VPC_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_VPC_BLOCK0"""
      MENUITEM "MMSS_OXILI_VPC_BLOCK3" "per.view hwioreg.per ""MMSS,MMSS_OXILI_VPC_BLOCK3"""
      MENUITEM "MMSS_OXILI_VPC_BLOCK4" "per.view hwioreg.per ""MMSS,MMSS_OXILI_VPC_BLOCK4"""
      MENUITEM "MMSS_OXILI_VPC_BLOCK5" "per.view hwioreg.per ""MMSS,MMSS_OXILI_VPC_BLOCK5"""
      MENUITEM "MMSS_OXILI_UCHE_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_UCHE_BLOCK0"""
      MENUITEM "MMSS_OXILI_SP_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SP_BLOCK0"""
      MENUITEM "MMSS_OXILI_SP_BLOCK1" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SP_BLOCK1"""
      MENUITEM "MMSS_OXILI_SP_BLOCK2" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SP_BLOCK2"""
      MENUITEM "MMSS_OXILI_SP_BLOCK3" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SP_BLOCK3"""
      MENUITEM "MMSS_OXILI_SP_BLOCK4" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SP_BLOCK4"""
      MENUITEM "MMSS_OXILI_TPL1_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_TPL1_BLOCK0"""
      MENUITEM "MMSS_OXILI_TPL1_BLOCK1" "per.view hwioreg.per ""MMSS,MMSS_OXILI_TPL1_BLOCK1"""
      MENUITEM "MMSS_OXILI_TPL1_BLOCK2" "per.view hwioreg.per ""MMSS,MMSS_OXILI_TPL1_BLOCK2"""
      MENUITEM "MMSS_OXILI_TPL1_BLOCK3" "per.view hwioreg.per ""MMSS,MMSS_OXILI_TPL1_BLOCK3"""
      MENUITEM "MMSS_OXILI_TPL1_BLOCK4" "per.view hwioreg.per ""MMSS,MMSS_OXILI_TPL1_BLOCK4"""
      MENUITEM "MMSS_OXILI_RB_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_RB_BLOCK0"""
      MENUITEM "MMSS_OXILI_RB_BLOCK1" "per.view hwioreg.per ""MMSS,MMSS_OXILI_RB_BLOCK1"""
      MENUITEM "MMSS_OXILI_RB_BLOCK2" "per.view hwioreg.per ""MMSS,MMSS_OXILI_RB_BLOCK2"""
      MENUITEM "MMSS_OXILI_RB_BLOCK3" "per.view hwioreg.per ""MMSS,MMSS_OXILI_RB_BLOCK3"""
      MENUITEM "MMSS_OXILI_RB_BLOCK4" "per.view hwioreg.per ""MMSS,MMSS_OXILI_RB_BLOCK4"""
      MENUITEM "MMSS_OXILI_VSC_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_VSC_BLOCK0"""
      MENUITEM "MMSS_OXILI_GPMU_BLOCK0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_GPMU_BLOCK0"""
      MENUITEM "MMSS_OXILI_GPMU_BLOCK5" "per.view hwioreg.per ""MMSS,MMSS_OXILI_GPMU_BLOCK5"""
      MENUITEM "MMSS_OXILI_VBIF_3D" "per.view hwioreg.per ""MMSS,MMSS_OXILI_VBIF_3D"""
      MENUITEM "MMSS_OXILI_SMMU_GLOBAL0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SMMU_GLOBAL0"""
      MENUITEM "MMSS_OXILI_SMMU_GLOBAL1" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SMMU_GLOBAL1"""
      MENUITEM "MMSS_OXILI_SMMU_IMPL_DEF0" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SMMU_IMPL_DEF0"""
      MENUITEM "MMSS_OXILI_SMMU_PERF_MON" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SMMU_PERF_MON"""
      MENUITEM "MMSS_OXILI_SMMU_SSD" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SMMU_SSD"""
      MENUITEM "MMSS_OXILI_SMMU_IMPL_DEF1" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SMMU_IMPL_DEF1"""
      MENUITEM "MMSS_OXILI_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMSS_OXILI_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMSS_OXILI_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMSS_OXILI_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMSS_OXILI_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMSS_OXILI_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMSS_OXILI_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMSS_OXILI_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMSS_OXILI_GDPM_DPM" "per.view hwioreg.per ""MMSS,MMSS_OXILI_GDPM_DPM"""
      MENUITEM "MMSS_OXILI_SP_LDPM" "per.view hwioreg.per ""MMSS,MMSS_OXILI_SP_LDPM"""
      MENUITEM "MMSS_OXILI_TP_LDPM" "per.view hwioreg.per ""MMSS,MMSS_OXILI_TP_LDPM"""
      MENUITEM "MMSS_OXILI_RBCCU_LDPM" "per.view hwioreg.per ""MMSS,MMSS_OXILI_RBCCU_LDPM"""
      MENUITEM "MMSS_OXILI_UCHE_LDPM" "per.view hwioreg.per ""MMSS,MMSS_OXILI_UCHE_LDPM"""
      MENUITEM "MMSS_VENUS0_VENC_SS" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_SS"""
      MENUITEM "MMSS_VENUS0_VENC_VSP_TOP" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VSP_TOP"""
      MENUITEM "MMSS_VENUS0_VENC_VSP_CCE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VSP_CCE"""
      MENUITEM "MMSS_VENUS0_VENC_VSP_SDE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VSP_SDE"""
      MENUITEM "MMSS_VENUS0_VENC_VPP_TOP" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VPP_TOP"""
      MENUITEM "MMSS_VENUS0_VENC_VPP_SE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VPP_SE"""
      MENUITEM "MMSS_VENUS0_VENC_VPP_PE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VPP_PE"""
      MENUITEM "MMSS_VENUS0_VENC_VPP_TE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VPP_TE"""
      MENUITEM "MMSS_VENUS0_VENC_VPP_FE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VPP_FE"""
      MENUITEM "MMSS_VENUS0_VENC_VPP_SSE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VPP_SSE"""
      MENUITEM "MMSS_VENUS0_VENC_VPP_ISE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VPP_ISE"""
      MENUITEM "MMSS_VENUS0_VENC_VPP_FSE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VPP_FSE"""
      MENUITEM "MMSS_VENUS0_VENC_VPP_VPE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VPP_VPE"""
      MENUITEM "MMSS_VENUS0_VENC_VPP_MVP" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_VPP_MVP"""
      MENUITEM "MMSS_VENUS0_VENC_DMA" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENC_DMA"""
      MENUITEM "MMSS_VENUS0_VDEC_SS" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_SS"""
      MENUITEM "MMSS_VENUS0_VDEC_VSP_TOP" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_VSP_TOP"""
      MENUITEM "MMSS_VENUS0_VDEC_VSP_CCE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_VSP_CCE"""
      MENUITEM "MMSS_VENUS0_VDEC_VSP_SDE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_VSP_SDE"""
      MENUITEM "MMSS_VENUS0_VDEC_VPP_TOP" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_VPP_TOP"""
      MENUITEM "MMSS_VENUS0_VDEC_VPP_SE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_VPP_SE"""
      MENUITEM "MMSS_VENUS0_VDEC_VPP_PE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_VPP_PE"""
      MENUITEM "MMSS_VENUS0_VDEC_VPP_TE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_VPP_TE"""
      MENUITEM "MMSS_VENUS0_VDEC_VPP_FE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_VPP_FE"""
      MENUITEM "MMSS_VENUS0_VDEC_VPP_PPE" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_VPP_PPE"""
      MENUITEM "MMSS_VENUS0_VDEC_DMA" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VDEC_DMA"""
      MENUITEM "MMSS_VENUS0_CPU_WD" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_CPU_WD"""
      MENUITEM "MMSS_VENUS0_CPU_TM" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_CPU_TM"""
      MENUITEM "MMSS_VENUS0_CPU_CS" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_CPU_CS"""
      MENUITEM "MMSS_VENUS0_CPU_IQ" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_CPU_IQ"""
      MENUITEM "MMSS_VENUS0_VENUS_VBIF_VENUS" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENUS_VBIF_VENUS"""
      MENUITEM "MMSS_VENUS0_VENUS_WRAPPER_TOP" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENUS_WRAPPER_TOP"""
      MENUITEM "MMSS_VENUS0_VENUS_VENUS_APU1132_3_QR" "per.view hwioreg.per ""MMSS,MMSS_VENUS0_VENUS_VENUS_APU1132_3_QR"""
      MENUITEM "MMSS_OCMEM" "per.view hwioreg.per ""MMSS,MMSS_OCMEM"""
      MENUITEM "MMAGIC_QHS_MMSS_U_AHB_BUS_TIMEOUT0" "per.view hwioreg.per ""MMSS,MMAGIC_QHS_MMSS_U_AHB_BUS_TIMEOUT0"""
      MENUITEM "MMAGIC_QHS_MMSS1_U_AHB_BUS_TIMEOUT1" "per.view hwioreg.per ""MMSS,MMAGIC_QHS_MMSS1_U_AHB_BUS_TIMEOUT1"""
      MENUITEM "MMAGIC_QHS_MMSS2_U_AHB_BUS_TIMEOUT2" "per.view hwioreg.per ""MMSS,MMAGIC_QHS_MMSS2_U_AHB_BUS_TIMEOUT2"""
      MENUITEM "MMAGIC_QHS_MMSS3_U_AHB_BUS_TIMEOUT3" "per.view hwioreg.per ""MMSS,MMAGIC_QHS_MMSS3_U_AHB_BUS_TIMEOUT3"""
      MENUITEM "MMAGIC_QHS_MMSS4_U_AHB_BUS_TIMEOUT4" "per.view hwioreg.per ""MMSS,MMAGIC_QHS_MMSS4_U_AHB_BUS_TIMEOUT4"""
      MENUITEM "MMAGIC_MDP_SMMU_GLOBAL0" "per.view hwioreg.per ""MMSS,MMAGIC_MDP_SMMU_GLOBAL0"""
      MENUITEM "MMAGIC_MDP_SMMU_GLOBAL1" "per.view hwioreg.per ""MMSS,MMAGIC_MDP_SMMU_GLOBAL1"""
      MENUITEM "MMAGIC_MDP_SMMU_IMPL_DEF0" "per.view hwioreg.per ""MMSS,MMAGIC_MDP_SMMU_IMPL_DEF0"""
      MENUITEM "MMAGIC_MDP_SMMU_PERF_MON" "per.view hwioreg.per ""MMSS,MMAGIC_MDP_SMMU_PERF_MON"""
      MENUITEM "MMAGIC_MDP_SMMU_SSD" "per.view hwioreg.per ""MMSS,MMAGIC_MDP_SMMU_SSD"""
      MENUITEM "MMAGIC_MDP_SMMU_IMPL_DEF1" "per.view hwioreg.per ""MMSS,MMAGIC_MDP_SMMU_IMPL_DEF1"""
      MENUITEM "MMAGIC_MDP_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_MDP_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_MDP_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_MDP_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_MDP_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_MDP_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_MDP_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_MDP_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_ROT_SMMU_GLOBAL0" "per.view hwioreg.per ""MMSS,MMAGIC_ROT_SMMU_GLOBAL0"""
      MENUITEM "MMAGIC_ROT_SMMU_GLOBAL1" "per.view hwioreg.per ""MMSS,MMAGIC_ROT_SMMU_GLOBAL1"""
      MENUITEM "MMAGIC_ROT_SMMU_IMPL_DEF0" "per.view hwioreg.per ""MMSS,MMAGIC_ROT_SMMU_IMPL_DEF0"""
      MENUITEM "MMAGIC_ROT_SMMU_PERF_MON" "per.view hwioreg.per ""MMSS,MMAGIC_ROT_SMMU_PERF_MON"""
      MENUITEM "MMAGIC_ROT_SMMU_SSD" "per.view hwioreg.per ""MMSS,MMAGIC_ROT_SMMU_SSD"""
      MENUITEM "MMAGIC_ROT_SMMU_IMPL_DEF1" "per.view hwioreg.per ""MMSS,MMAGIC_ROT_SMMU_IMPL_DEF1"""
      MENUITEM "MMAGIC_ROT_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_ROT_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_ROT_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_ROT_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_ROT_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_ROT_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_ROT_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_ROT_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_SMMU_GLOBAL0" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_SMMU_GLOBAL0"""
      MENUITEM "MMAGIC_VENUS_SMMU_GLOBAL1" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_SMMU_GLOBAL1"""
      MENUITEM "MMAGIC_VENUS_SMMU_IMPL_DEF0" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_SMMU_IMPL_DEF0"""
      MENUITEM "MMAGIC_VENUS_SMMU_PERF_MON" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_SMMU_PERF_MON"""
      MENUITEM "MMAGIC_VENUS_SMMU_SSD" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_SMMU_SSD"""
      MENUITEM "MMAGIC_VENUS_SMMU_IMPL_DEF1" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_SMMU_IMPL_DEF1"""
      MENUITEM "MMAGIC_VENUS_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_A_CB4_CB4_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB4_CB4_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_A_CB5_CB5_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB5_CB5_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_A_CB6_CB6_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB6_CB6_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_A_CB7_CB7_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB7_CB7_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_A_CB8_CB8_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB8_CB8_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_A_CB9_CB9_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB9_CB9_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VENUS_A_CB10_CB10_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_A_CB10_CB10_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_CPP_SMMU_GLOBAL0" "per.view hwioreg.per ""MMSS,MMAGIC_CPP_SMMU_GLOBAL0"""
      MENUITEM "MMAGIC_CPP_SMMU_GLOBAL1" "per.view hwioreg.per ""MMSS,MMAGIC_CPP_SMMU_GLOBAL1"""
      MENUITEM "MMAGIC_CPP_SMMU_IMPL_DEF0" "per.view hwioreg.per ""MMSS,MMAGIC_CPP_SMMU_IMPL_DEF0"""
      MENUITEM "MMAGIC_CPP_SMMU_PERF_MON" "per.view hwioreg.per ""MMSS,MMAGIC_CPP_SMMU_PERF_MON"""
      MENUITEM "MMAGIC_CPP_SMMU_SSD" "per.view hwioreg.per ""MMSS,MMAGIC_CPP_SMMU_SSD"""
      MENUITEM "MMAGIC_CPP_SMMU_IMPL_DEF1" "per.view hwioreg.per ""MMSS,MMAGIC_CPP_SMMU_IMPL_DEF1"""
      MENUITEM "MMAGIC_CPP_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_CPP_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_CPP_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_CPP_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_CPP_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_CPP_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_CPP_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_CPP_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_JPEG_SMMU_GLOBAL0" "per.view hwioreg.per ""MMSS,MMAGIC_JPEG_SMMU_GLOBAL0"""
      MENUITEM "MMAGIC_JPEG_SMMU_GLOBAL1" "per.view hwioreg.per ""MMSS,MMAGIC_JPEG_SMMU_GLOBAL1"""
      MENUITEM "MMAGIC_JPEG_SMMU_IMPL_DEF0" "per.view hwioreg.per ""MMSS,MMAGIC_JPEG_SMMU_IMPL_DEF0"""
      MENUITEM "MMAGIC_JPEG_SMMU_PERF_MON" "per.view hwioreg.per ""MMSS,MMAGIC_JPEG_SMMU_PERF_MON"""
      MENUITEM "MMAGIC_JPEG_SMMU_SSD" "per.view hwioreg.per ""MMSS,MMAGIC_JPEG_SMMU_SSD"""
      MENUITEM "MMAGIC_JPEG_SMMU_IMPL_DEF1" "per.view hwioreg.per ""MMSS,MMAGIC_JPEG_SMMU_IMPL_DEF1"""
      MENUITEM "MMAGIC_JPEG_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_JPEG_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_JPEG_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_JPEG_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_JPEG_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_JPEG_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_JPEG_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_JPEG_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VFE_SMMU_GLOBAL0" "per.view hwioreg.per ""MMSS,MMAGIC_VFE_SMMU_GLOBAL0"""
      MENUITEM "MMAGIC_VFE_SMMU_GLOBAL1" "per.view hwioreg.per ""MMSS,MMAGIC_VFE_SMMU_GLOBAL1"""
      MENUITEM "MMAGIC_VFE_SMMU_IMPL_DEF0" "per.view hwioreg.per ""MMSS,MMAGIC_VFE_SMMU_IMPL_DEF0"""
      MENUITEM "MMAGIC_VFE_SMMU_PERF_MON" "per.view hwioreg.per ""MMSS,MMAGIC_VFE_SMMU_PERF_MON"""
      MENUITEM "MMAGIC_VFE_SMMU_SSD" "per.view hwioreg.per ""MMSS,MMAGIC_VFE_SMMU_SSD"""
      MENUITEM "MMAGIC_VFE_SMMU_IMPL_DEF1" "per.view hwioreg.per ""MMSS,MMAGIC_VFE_SMMU_IMPL_DEF1"""
      MENUITEM "MMAGIC_VFE_A_CB0_CB0_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VFE_A_CB0_CB0_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VFE_A_CB1_CB1_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VFE_A_CB1_CB1_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VFE_A_CB2_CB2_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VFE_A_CB2_CB2_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_VFE_A_CB3_CB3_MM_MMU_CONTEXT_BANK" "per.view hwioreg.per ""MMSS,MMAGIC_VFE_A_CB3_CB3_MM_MMU_CONTEXT_BANK"""
      MENUITEM "MMAGIC_DISPLAY_U_THROTTLE_WRAPPER_DISPLAY" "per.view hwioreg.per ""MMSS,MMAGIC_DISPLAY_U_THROTTLE_WRAPPER_DISPLAY"""
      MENUITEM "MMAGIC_CAMSS_U_THROTTLE_WRAPPER_CAMSS" "per.view hwioreg.per ""MMSS,MMAGIC_CAMSS_U_THROTTLE_WRAPPER_CAMSS"""
      MENUITEM "MMAGIC_VENUS_U_THROTTLE_WRAPPER_VENUS" "per.view hwioreg.per ""MMSS,MMAGIC_VENUS_U_THROTTLE_WRAPPER_VENUS"""
      MENUITEM "MMAGIC_U_DSA" "per.view hwioreg.per ""MMSS,MMAGIC_U_DSA"""
      MENUITEM "MMAGIC_U_MMAGIC_CORE_RIF_LEGACY_WRAPPER" "per.view hwioreg.per ""MMSS,MMAGIC_U_MMAGIC_CORE_RIF_LEGACY_WRAPPER"""
      MENUITEM "MMAGIC_XPU2_MNOC_U_XPU2_AHB_WRAPPER_MNOC" "per.view hwioreg.per ""MMSS,MMAGIC_XPU2_MNOC_U_XPU2_AHB_WRAPPER_MNOC"""
      MENUITEM "MMAGIC_DSA_MPU_U_XPU2_AHB_WRAPPER" "per.view hwioreg.per ""MMSS,MMAGIC_DSA_MPU_U_XPU2_AHB_WRAPPER"""
    )
    POPUP "MMSS_NOC"
    (
      MENUITEM "MMSS_NOC" "per.view hwioreg.per ""MMSS_NOC,MMSS_NOC"""
    )
    POPUP "MPM2_MPM"
    (
      MENUITEM "MPM2_MPM" "per.view hwioreg.per ""MPM2_MPM,MPM2_MPM"""
      MENUITEM "MPM2_G_CTRL_CNTR" "per.view hwioreg.per ""MPM2_MPM,MPM2_G_CTRL_CNTR"""
      MENUITEM "MPM2_G_RD_CNTR" "per.view hwioreg.per ""MPM2_MPM,MPM2_G_RD_CNTR"""
      MENUITEM "MPM2_SLP_CNTR" "per.view hwioreg.per ""MPM2_MPM,MPM2_SLP_CNTR"""
      MENUITEM "MPM2_QTIMR_AC" "per.view hwioreg.per ""MPM2_MPM,MPM2_QTIMR_AC"""
      MENUITEM "MPM2_QTIMR_V1" "per.view hwioreg.per ""MPM2_MPM,MPM2_QTIMR_V1"""
      MENUITEM "MPM2_TSYNC" "per.view hwioreg.per ""MPM2_MPM,MPM2_TSYNC"""
      MENUITEM "MPM2_APU" "per.view hwioreg.per ""MPM2_MPM,MPM2_APU"""
      MENUITEM "MPM2_TSENS" "per.view hwioreg.per ""MPM2_MPM,MPM2_TSENS"""
      MENUITEM "MPM2_TSENS_TM" "per.view hwioreg.per ""MPM2_MPM,MPM2_TSENS_TM"""
      MENUITEM "MPM2_WDOG" "per.view hwioreg.per ""MPM2_MPM,MPM2_WDOG"""
      MENUITEM "MPM2_PSHOLD" "per.view hwioreg.per ""MPM2_MPM,MPM2_PSHOLD"""
    )
    POPUP "MX_CPR3"
    (
      MENUITEM "MX_CPR3" "per.view hwioreg.per ""MX_CPR3,MX_CPR3"""
    )
    POPUP "OCIMEM_WRAPPER_CSR"
    (
      MENUITEM "OCIMEM_CSR" "per.view hwioreg.per ""OCIMEM_WRAPPER_CSR,OCIMEM_CSR"""
      MENUITEM "OCIMEM_APU" "per.view hwioreg.per ""OCIMEM_WRAPPER_CSR,OCIMEM_APU"""
      MENUITEM "OCIMEM_MPU" "per.view hwioreg.per ""OCIMEM_WRAPPER_CSR,OCIMEM_MPU"""
    )
    POPUP "PCIE20_AHB2PHY"
    (
      MENUITEM "QSERDES_COM_PCIE_QMP_COM" "per.view hwioreg.per ""PCIE20_AHB2PHY,QSERDES_COM_PCIE_QMP_COM"""
      MENUITEM "PCIE_COM_PCIE_COM" "per.view hwioreg.per ""PCIE20_AHB2PHY,PCIE_COM_PCIE_COM"""
      MENUITEM "QSERDES_TX_A_PCIE_QMP_TX" "per.view hwioreg.per ""PCIE20_AHB2PHY,QSERDES_TX_A_PCIE_QMP_TX"""
      MENUITEM "QSERDES_RX_A_PCIE_QMP_RX" "per.view hwioreg.per ""PCIE20_AHB2PHY,QSERDES_RX_A_PCIE_QMP_RX"""
      MENUITEM "PCIE_A_PCIE_PORT" "per.view hwioreg.per ""PCIE20_AHB2PHY,PCIE_A_PCIE_PORT"""
      MENUITEM "QSERDES_TX_B_PCIE_QMP_TX" "per.view hwioreg.per ""PCIE20_AHB2PHY,QSERDES_TX_B_PCIE_QMP_TX"""
      MENUITEM "QSERDES_RX_B_PCIE_QMP_RX" "per.view hwioreg.per ""PCIE20_AHB2PHY,QSERDES_RX_B_PCIE_QMP_RX"""
      MENUITEM "PCIE_B_PCIE_PORT" "per.view hwioreg.per ""PCIE20_AHB2PHY,PCIE_B_PCIE_PORT"""
      MENUITEM "QSERDES_TX_C_PCIE_QMP_TX" "per.view hwioreg.per ""PCIE20_AHB2PHY,QSERDES_TX_C_PCIE_QMP_TX"""
      MENUITEM "QSERDES_RX_C_PCIE_QMP_RX" "per.view hwioreg.per ""PCIE20_AHB2PHY,QSERDES_RX_C_PCIE_QMP_RX"""
      MENUITEM "PCIE_C_PCIE_PORT" "per.view hwioreg.per ""PCIE20_AHB2PHY,PCIE_C_PCIE_PORT"""
    )
    POPUP "PCIE_0_PCIE20_WRAPPER_AHB"
    (
      MENUITEM "PCIE_0_PCIE20_PARF" "per.view hwioreg.per ""PCIE_0_PCIE20_WRAPPER_AHB,PCIE_0_PCIE20_PARF"""
      MENUITEM "PCIE_0_PCIE20_MHI" "per.view hwioreg.per ""PCIE_0_PCIE20_WRAPPER_AHB,PCIE_0_PCIE20_MHI"""
    )
    POPUP "PCIE_0_PCIE20_WRAPPER_AXI"
    (
      MENUITEM "PCIE_0_PCIE20_DBI" "per.view hwioreg.per ""PCIE_0_PCIE20_WRAPPER_AXI,PCIE_0_PCIE20_DBI"""
      MENUITEM "PCIE_0_PCIE20_ELBI" "per.view hwioreg.per ""PCIE_0_PCIE20_WRAPPER_AXI,PCIE_0_PCIE20_ELBI"""
    )
    POPUP "PCIE_1_PCIE20_WRAPPER_AHB"
    (
      MENUITEM "PCIE_1_PCIE20_PARF" "per.view hwioreg.per ""PCIE_1_PCIE20_WRAPPER_AHB,PCIE_1_PCIE20_PARF"""
      MENUITEM "PCIE_1_PCIE20_MHI" "per.view hwioreg.per ""PCIE_1_PCIE20_WRAPPER_AHB,PCIE_1_PCIE20_MHI"""
    )
    POPUP "PCIE_1_PCIE20_WRAPPER_AXI"
    (
      MENUITEM "PCIE_1_PCIE20_DBI" "per.view hwioreg.per ""PCIE_1_PCIE20_WRAPPER_AXI,PCIE_1_PCIE20_DBI"""
      MENUITEM "PCIE_1_PCIE20_ELBI" "per.view hwioreg.per ""PCIE_1_PCIE20_WRAPPER_AXI,PCIE_1_PCIE20_ELBI"""
    )
    POPUP "PCIE_2_PCIE20_WRAPPER_AHB"
    (
      MENUITEM "PCIE_2_PCIE20_PARF" "per.view hwioreg.per ""PCIE_2_PCIE20_WRAPPER_AHB,PCIE_2_PCIE20_PARF"""
      MENUITEM "PCIE_2_PCIE20_MHI" "per.view hwioreg.per ""PCIE_2_PCIE20_WRAPPER_AHB,PCIE_2_PCIE20_MHI"""
    )
    POPUP "PCIE_2_PCIE20_WRAPPER_AXI"
    (
      MENUITEM "PCIE_2_PCIE20_DBI" "per.view hwioreg.per ""PCIE_2_PCIE20_WRAPPER_AXI,PCIE_2_PCIE20_DBI"""
      MENUITEM "PCIE_2_PCIE20_ELBI" "per.view hwioreg.per ""PCIE_2_PCIE20_WRAPPER_AXI,PCIE_2_PCIE20_ELBI"""
    )
    POPUP "PERIPH_NOC"
    (
      MENUITEM "PERIPH_NOC" "per.view hwioreg.per ""PERIPH_NOC,PERIPH_NOC"""
    )
    POPUP "PERIPH_SS"
    (
      MENUITEM "PERIPH_SS_PDM_WEB_TCXO4" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_PDM_WEB_TCXO4"""
      MENUITEM "PERIPH_SS_BUS_TIMEOUT_0_BUS_TIMEOUT" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BUS_TIMEOUT_0_BUS_TIMEOUT"""
      MENUITEM "PERIPH_SS_BUS_TIMEOUT_1_BUS_TIMEOUT" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BUS_TIMEOUT_1_BUS_TIMEOUT"""
      MENUITEM "PERIPH_SS_BUS_TIMEOUT_2_BUS_TIMEOUT" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BUS_TIMEOUT_2_BUS_TIMEOUT"""
      MENUITEM "PERIPH_SS_BUS_TIMEOUT_3_BUS_TIMEOUT" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BUS_TIMEOUT_3_BUS_TIMEOUT"""
      MENUITEM "PERIPH_SS_BUS_TIMEOUT_4_BUS_TIMEOUT" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BUS_TIMEOUT_4_BUS_TIMEOUT"""
      MENUITEM "PERIPH_SS_MPU_MPU1132A_4_M15L7_AHB" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_MPU_MPU1132A_4_M15L7_AHB"""
      MENUITEM "PERIPH_SS_AHB2PHY_BROADCAST_SWMAN" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_AHB2PHY_BROADCAST_SWMAN"""
      MENUITEM "PERIPH_SS_AHB2PHY_SWMAN" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_AHB2PHY_SWMAN"""
      MENUITEM "PERIPH_SS_QUSB2PHY_SEC_QUSB2PHY_SEC_CM_QUSB2_LQ_1EX" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_QUSB2PHY_SEC_QUSB2PHY_SEC_CM_QUSB2_LQ_1EX"""
      MENUITEM "PERIPH_SS_QUSB2PHY_PRIM_QUSB2PHY_PRIM_CM_QUSB2_LQ_1EX" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_QUSB2PHY_PRIM_QUSB2PHY_PRIM_CM_QUSB2_LQ_1EX"""
      MENUITEM "PERIPH_SS_USB3PHY_QSERDES_COM_QSERDES_COM_USB3_QSRV_COM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_USB3PHY_QSERDES_COM_QSERDES_COM_USB3_QSRV_COM"""
      MENUITEM "PERIPH_SS_USB3PHY_QSERDES_TX_QSERDES_TX_USB3_TX_MPHY" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_USB3PHY_QSERDES_TX_QSERDES_TX_USB3_TX_MPHY"""
      MENUITEM "PERIPH_SS_USB3PHY_QSERDES_RX_QSERDES_RX_USB3_RX_MPHY" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_USB3PHY_QSERDES_RX_QSERDES_RX_USB3_RX_MPHY"""
      MENUITEM "PERIPH_SS_USB3PHY_USB3_PHY_USB3_PHY_USB3_PCS" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_USB3PHY_USB3_PHY_USB3_PHY_USB3_PCS"""
      MENUITEM "PERIPH_SS_SDC1_SDCC_XPU2" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC1_SDCC_XPU2"""
      MENUITEM "PERIPH_SS_SDC1_SDCC_SDCC5" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC1_SDCC_SDCC5"""
      MENUITEM "PERIPH_SS_SDC1_SDCC_SDCC5_HC" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC1_SDCC_SDCC5_HC"""
      MENUITEM "PERIPH_SS_SDC1_SDCC_SDCC5_HC_CMDQ" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC1_SDCC_SDCC5_HC_CMDQ"""
      MENUITEM "PERIPH_SS_SDC1_SDCC_SDCC5_HC_SCM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC1_SDCC_SDCC5_HC_SCM"""
      MENUITEM "PERIPH_SS_SDC1_SDCC_SCM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC1_SDCC_SCM"""
      MENUITEM "PERIPH_SS_SDC2_SDCC_XPU2" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC2_SDCC_XPU2"""
      MENUITEM "PERIPH_SS_SDC2_SDCC_SDCC5" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC2_SDCC_SDCC5"""
      MENUITEM "PERIPH_SS_SDC2_SDCC_SDCC5_HC" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC2_SDCC_SDCC5_HC"""
      MENUITEM "PERIPH_SS_SDC2_SDCC_SDCC5_HC_SCM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC2_SDCC_SDCC5_HC_SCM"""
      MENUITEM "PERIPH_SS_SDC2_SDCC_SCM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC2_SDCC_SCM"""
      MENUITEM "PERIPH_SS_SDC4_SDCC_SDCC5" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC4_SDCC_SDCC5"""
      MENUITEM "PERIPH_SS_SDC4_SDCC_SDCC5_HC" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC4_SDCC_SDCC5_HC"""
      MENUITEM "PERIPH_SS_SDC4_SDCC_SDCC5_HC_SCM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_SDC4_SDCC_SDCC5_HC_SCM"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_BAM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_BAM"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_BAM_XPU2" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_BAM_XPU2"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_BAM_VMIDMT" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_BAM_VMIDMT"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_UART0_UART0_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_UART0_UART0_DM"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_UART1_UART1_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_UART1_UART1_DM"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_UART2_UART2_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_UART2_UART2_DM"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_UART3_UART3_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_UART3_UART3_DM"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_UART4_UART4_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_UART4_UART4_DM"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_UART5_UART5_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_UART5_UART5_DM"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_QUP0" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_QUP0"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_QUP1" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_QUP1"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_QUP2" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_QUP2"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_QUP3" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_QUP3"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_QUP4" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_QUP4"""
      MENUITEM "PERIPH_SS_BLSP1_BLSP_QUP5" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP1_BLSP_QUP5"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_BAM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_BAM"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_BAM_XPU2" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_BAM_XPU2"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_BAM_VMIDMT" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_BAM_VMIDMT"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_UART0_UART0_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_UART0_UART0_DM"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_UART1_UART1_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_UART1_UART1_DM"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_UART2_UART2_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_UART2_UART2_DM"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_UART3_UART3_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_UART3_UART3_DM"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_UART4_UART4_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_UART4_UART4_DM"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_UART5_UART5_DM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_UART5_UART5_DM"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_QUP0" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_QUP0"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_QUP1" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_QUP1"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_QUP2" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_QUP2"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_QUP3" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_QUP3"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_QUP4" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_QUP4"""
      MENUITEM "PERIPH_SS_BLSP2_BLSP_QUP5" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_BLSP2_BLSP_QUP5"""
      MENUITEM "PERIPH_SS_TSIF_TSIF_BAM" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_TSIF_TSIF_BAM"""
      MENUITEM "PERIPH_SS_TSIF_TSIF_0_TSIF_0_TSIF" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_TSIF_TSIF_0_TSIF_0_TSIF"""
      MENUITEM "PERIPH_SS_TSIF_TSIF_1_TSIF_1_TSIF" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_TSIF_TSIF_1_TSIF_1_TSIF"""
      MENUITEM "PERIPH_SS_TSIF_TSIF_TSIF_TSPP" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_TSIF_TSIF_TSIF_TSPP"""
      MENUITEM "PERIPH_SS_USB1_HS_DWC_USB3" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_USB1_HS_DWC_USB3"""
      MENUITEM "PERIPH_SS_USB1_HS_USB30_QSCRATCH" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_USB1_HS_USB30_QSCRATCH"""
      MENUITEM "PERIPH_SS_USB1_HS_USB30_QSRAM_REGS" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_USB1_HS_USB30_QSRAM_REGS"""
      MENUITEM "PERIPH_SS_USB1_HS_USB30_DBM_REGFILE" "per.view hwioreg.per ""PERIPH_SS,PERIPH_SS_USB1_HS_USB30_DBM_REGFILE"""
    )
    POPUP "PMIC_ARB"
    (
      MENUITEM "SPMI_GENI_CFG" "per.view hwioreg.per ""PMIC_ARB,SPMI_GENI_CFG"""
      MENUITEM "SPMI_CFG" "per.view hwioreg.per ""PMIC_ARB,SPMI_CFG"""
      MENUITEM "SPMI_PIC" "per.view hwioreg.per ""PMIC_ARB,SPMI_PIC"""
      MENUITEM "PMIC_ARB_MPU1132_18_M25L12_AHB" "per.view hwioreg.per ""PMIC_ARB,PMIC_ARB_MPU1132_18_M25L12_AHB"""
      MENUITEM "PMIC_ARB_CORE" "per.view hwioreg.per ""PMIC_ARB,PMIC_ARB_CORE"""
      MENUITEM "PMIC_ARB_CORE_REGISTERS" "per.view hwioreg.per ""PMIC_ARB,PMIC_ARB_CORE_REGISTERS"""
      MENUITEM "PMIC_ARB_CORE_REGISTERS_OBS" "per.view hwioreg.per ""PMIC_ARB,PMIC_ARB_CORE_REGISTERS_OBS"""
    )
    POPUP "PRNG_CFG_PRNG_TOP"
    (
      MENUITEM "PRNG_CFG_CM_CM_PRNG_CM" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_CM_CM_PRNG_CM"""
      MENUITEM "PRNG_CFG_TZ_TZ_PRNG_TZ" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_TZ_TZ_PRNG_TZ"""
      MENUITEM "PRNG_CFG_MSA_MSA_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_MSA_MSA_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE2_EE2_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE2_EE2_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE3_EE3_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE3_EE3_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE4_EE4_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE4_EE4_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE5_EE5_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE5_EE5_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE6_EE6_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE6_EE6_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE7_EE7_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE7_EE7_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE8_EE8_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE8_EE8_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE9_EE9_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE9_EE9_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE10_EE10_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE10_EE10_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE11_EE11_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE11_EE11_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE12_EE12_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE12_EE12_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE13_EE13_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE13_EE13_PRNG_SUB"""
      MENUITEM "PRNG_CFG_EE14_EE14_PRNG_SUB" "per.view hwioreg.per ""PRNG_CFG_PRNG_TOP,PRNG_CFG_EE14_EE14_PRNG_SUB"""
    )
    POPUP "QDSS_QDSS_CHIP"
    (
      MENUITEM "QDSS_DAPROM" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_DAPROM"""
      MENUITEM "QDSS_QDSSCSR" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_QDSSCSR"""
      MENUITEM "QDSS_CXSTM_8_32_32_TRUE" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CXSTM_8_32_32_TRUE"""
      MENUITEM "QDSS_TPDA_TPDA_TPDA_S8_W64_D8_M64_CSF9D1CB23" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_TPDA_TPDA_TPDA_S8_W64_D8_M64_CSF9D1CB23"""
      MENUITEM "QDSS_TPDM_TPDM_TPDM_ATB64_ATCLK_DSB256_CS319DD72A" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_TPDM_TPDM_TPDM_ATB64_ATCLK_DSB256_CS319DD72A"""
      MENUITEM "QDSS_CTI0_CTI0_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI0_CTI0_CSCTI"""
      MENUITEM "QDSS_CTI1_CTI1_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI1_CTI1_CSCTI"""
      MENUITEM "QDSS_CTI2_CTI2_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI2_CTI2_CSCTI"""
      MENUITEM "QDSS_CTI3_CTI3_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI3_CTI3_CSCTI"""
      MENUITEM "QDSS_CTI4_CTI4_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI4_CTI4_CSCTI"""
      MENUITEM "QDSS_CTI5_CTI5_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI5_CTI5_CSCTI"""
      MENUITEM "QDSS_CTI6_CTI6_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI6_CTI6_CSCTI"""
      MENUITEM "QDSS_CTI7_CTI7_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI7_CTI7_CSCTI"""
      MENUITEM "QDSS_CTI8_CTI8_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI8_CTI8_CSCTI"""
      MENUITEM "QDSS_CTI9_CTI9_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI9_CTI9_CSCTI"""
      MENUITEM "QDSS_CTI10_CTI10_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI10_CTI10_CSCTI"""
      MENUITEM "QDSS_CTI11_CTI11_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI11_CTI11_CSCTI"""
      MENUITEM "QDSS_CTI12_CTI12_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI12_CTI12_CSCTI"""
      MENUITEM "QDSS_CTI13_CTI13_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI13_CTI13_CSCTI"""
      MENUITEM "QDSS_CTI14_CTI14_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CTI14_CTI14_CSCTI"""
      MENUITEM "QDSS_CSTPIU_CSTPIU_CSTPIU" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_CSTPIU_CSTPIU_CSTPIU"""
      MENUITEM "QDSS_IN_FUN0_IN_FUN0_CXATBFUNNEL_128W8SP" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_IN_FUN0_IN_FUN0_CXATBFUNNEL_128W8SP"""
      MENUITEM "QDSS_IN_FUN1_IN_FUN1_CXATBFUNNEL_128W8SP" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_IN_FUN1_IN_FUN1_CXATBFUNNEL_128W8SP"""
      MENUITEM "QDSS_MERG_FUN_MERG_FUN_CXATBFUNNEL_128W2SP" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_MERG_FUN_MERG_FUN_CXATBFUNNEL_128W2SP"""
      MENUITEM "QDSS_REPL64_REPL64_CXATBREPLICATOR_64WP" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_REPL64_REPL64_CXATBREPLICATOR_64WP"""
      MENUITEM "QDSS_ETFETB_ETFETB_CXTMC_F128W64K" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_ETFETB_ETFETB_CXTMC_F128W64K"""
      MENUITEM "QDSS_ETR_ETR_CXTMC_R64W32D" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_ETR_ETR_CXTMC_R64W32D"""
      MENUITEM "QDSS_SSC_CTI_0_SSC_CTI_0_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_SSC_CTI_0_SSC_CTI_0_CSCTI"""
      MENUITEM "QDSS_SSC_CTI_1_SSC_CTI_1_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_SSC_CTI_1_SSC_CTI_1_CSCTI"""
      MENUITEM "QDSS_SSC_STM_SSC_STM_CXSTM_8_32_32_TRUE" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_SSC_STM_SSC_STM_CXSTM_8_32_32_TRUE"""
      MENUITEM "QDSS_SSC_FUN0_SSC_FUN0_CXATBFUNNEL_128W8SP" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_SSC_FUN0_SSC_FUN0_CXATBFUNNEL_128W8SP"""
      MENUITEM "QDSS_SSC_ETFETB_SSC_ETFETB_CXTMC_F128W64K" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_SSC_ETFETB_SSC_ETFETB_CXTMC_F128W64K"""
      MENUITEM "QDSS_VSENSE_CONTROLLER" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_VSENSE_CONTROLLER"""
      MENUITEM "QDSS_QDSP6_CTI_QDSP6_CTI_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_QDSP6_CTI_QDSP6_CTI_CSCTI"""
      MENUITEM "QDSS_RPM_M3_CTI_RPM_M3_CTI_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_RPM_M3_CTI_RPM_M3_CTI_CSCTI"""
      MENUITEM "QDSS_PRNG_TPDM_PRNG_TPDM_TPDM_ATB32_APCLK_CMB32_CS5CFE4153" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_PRNG_TPDM_PRNG_TPDM_TPDM_ATB32_APCLK_CMB32_CS5CFE4153"""
      MENUITEM "QDSS_PIMEM_TPDM_PIMEM_TPDM_TPDM_ATB64_APCLK_GPRCLK_BC8_TC2_CMB64_DSB64_CS4528A7E6" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_PIMEM_TPDM_PIMEM_TPDM_TPDM_ATB64_APCLK_GPRCLK_BC8_TC2_CMB64_DSB64_CS4528A7E6"""
      MENUITEM "QDSS_DCC_TPDM_DCC_TPDM_TPDM_ATB8_ATCLK_CMB32_CSDED7E5A1" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_DCC_TPDM_DCC_TPDM_TPDM_ATB8_ATCLK_CMB32_CSDED7E5A1"""
      MENUITEM "QDSS_ISTARI_APB2JTAG" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_ISTARI_APB2JTAG"""
      MENUITEM "QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1"""
      MENUITEM "QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1"""
      MENUITEM "QDSS_NDPBAM_BAM" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_NDPBAM_BAM"""
      MENUITEM "QDSS_ISDB_CTI_ISDB_CTI_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_ISDB_CTI_ISDB_CTI_CSCTI"""
      MENUITEM "QDSS_GPMU_CTI_GPMU_CTI_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_GPMU_CTI_GPMU_CTI_CSCTI"""
      MENUITEM "QDSS_ARM9_CTI_ARM9_CTI_CSCTI" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_ARM9_CTI_ARM9_CTI_CSCTI"""
      MENUITEM "QDSS_VENUS_ARM9_ETM_VENUS_ARM9_ETM_A9ETM" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_VENUS_ARM9_ETM_VENUS_ARM9_ETM_A9ETM"""
      MENUITEM "QDSS_MMSS_FUNNEL_MMSS_FUNNEL_CXATBFUNNEL_64W8SP" "per.view hwioreg.per ""QDSS_QDSS_CHIP,QDSS_MMSS_FUNNEL_MMSS_FUNNEL_CXATBFUNNEL_64W8SP"""
    )
    POPUP "RAMBLUR_PIMEM"
    (
      MENUITEM "RAMBLUR_PIMEM_REGS" "per.view hwioreg.per ""RAMBLUR_PIMEM,RAMBLUR_PIMEM_REGS"""
      MENUITEM "RAMBLUR_PIMEM_APU_APU1132_8" "per.view hwioreg.per ""RAMBLUR_PIMEM,RAMBLUR_PIMEM_APU_APU1132_8"""
      MENUITEM "RAMBLUR_PIMEM_MPU_MPU1132A_8_M23L10_AXI_36" "per.view hwioreg.per ""RAMBLUR_PIMEM,RAMBLUR_PIMEM_MPU_MPU1132A_8_M23L10_AXI_36"""
    )
    POPUP "RPM"
    (
      MENUITEM "RPM_DEC" "per.view hwioreg.per ""RPM,RPM_DEC"""
      MENUITEM "RPM_QTMR_AC" "per.view hwioreg.per ""RPM,RPM_QTMR_AC"""
      MENUITEM "RPM_F0_QTMR_V1_F0" "per.view hwioreg.per ""RPM,RPM_F0_QTMR_V1_F0"""
      MENUITEM "RPM_F1_QTMR_V1_F1" "per.view hwioreg.per ""RPM,RPM_F1_QTMR_V1_F1"""
      MENUITEM "RPM_MSTR_MPU" "per.view hwioreg.per ""RPM,RPM_MSTR_MPU"""
      MENUITEM "RPM_VMIDMT" "per.view hwioreg.per ""RPM,RPM_VMIDMT"""
    )
    POPUP "SECURITY_CONTROL"
    (
      MENUITEM "SECURITY_CONTROL_CORE" "per.view hwioreg.per ""SECURITY_CONTROL,SECURITY_CONTROL_CORE"""
      MENUITEM "KEY_CTRL" "per.view hwioreg.per ""SECURITY_CONTROL,KEY_CTRL"""
      MENUITEM "CRI_CM" "per.view hwioreg.per ""SECURITY_CONTROL,CRI_CM"""
      MENUITEM "CRI_CM_EXT" "per.view hwioreg.per ""SECURITY_CONTROL,CRI_CM_EXT"""
      MENUITEM "SEC_CTRL_APU_APU1132_37" "per.view hwioreg.per ""SECURITY_CONTROL,SEC_CTRL_APU_APU1132_37"""
    )
    POPUP "SNOC_1_BUS_TIMEOUT"
    (
      MENUITEM "SNOC_1_BUS_TIMEOUT" "per.view hwioreg.per ""SNOC_1_BUS_TIMEOUT,SNOC_1_BUS_TIMEOUT"""
    )
    POPUP "SNOC_2_BUS_TIMEOUT"
    (
      MENUITEM "SNOC_2_BUS_TIMEOUT" "per.view hwioreg.per ""SNOC_2_BUS_TIMEOUT,SNOC_2_BUS_TIMEOUT"""
    )
    POPUP "SPDM_WRAPPER_TOP"
    (
      MENUITEM "SPDM_SPDM_CREG" "per.view hwioreg.per ""SPDM_WRAPPER_TOP,SPDM_SPDM_CREG"""
      MENUITEM "SPDM_SPDM_OLEM" "per.view hwioreg.per ""SPDM_WRAPPER_TOP,SPDM_SPDM_OLEM"""
      MENUITEM "SPDM_SPDM_RTEM" "per.view hwioreg.per ""SPDM_WRAPPER_TOP,SPDM_SPDM_RTEM"""
      MENUITEM "SPDM_APU0132_1" "per.view hwioreg.per ""SPDM_WRAPPER_TOP,SPDM_APU0132_1"""
      MENUITEM "SPDM_SPDM_SREG" "per.view hwioreg.per ""SPDM_WRAPPER_TOP,SPDM_SPDM_SREG"""
      MENUITEM "SPDM_VMIDMT_IDX_1_SSD0" "per.view hwioreg.per ""SPDM_WRAPPER_TOP,SPDM_VMIDMT_IDX_1_SSD0"""
    )
    POPUP "SSC"
    (
      MENUITEM "SSC_BLSP_BLSP_BAM" "per.view hwioreg.per ""SSC,SSC_BLSP_BLSP_BAM"""
      MENUITEM "SSC_BLSP_BLSP_BAM_XPU2" "per.view hwioreg.per ""SSC,SSC_BLSP_BLSP_BAM_XPU2"""
      MENUITEM "SSC_BLSP_BLSP_BAM_VMIDMT" "per.view hwioreg.per ""SSC,SSC_BLSP_BLSP_BAM_VMIDMT"""
      MENUITEM "SSC_BLSP_BLSP_UART0_UART0_DM" "per.view hwioreg.per ""SSC,SSC_BLSP_BLSP_UART0_UART0_DM"""
      MENUITEM "SSC_BLSP_BLSP_UART1_UART1_DM" "per.view hwioreg.per ""SSC,SSC_BLSP_BLSP_UART1_UART1_DM"""
      MENUITEM "SSC_BLSP_BLSP_UART2_UART2_DM" "per.view hwioreg.per ""SSC,SSC_BLSP_BLSP_UART2_UART2_DM"""
      MENUITEM "SSC_BLSP_BLSP_QUP0" "per.view hwioreg.per ""SSC,SSC_BLSP_BLSP_QUP0"""
      MENUITEM "SSC_BLSP_BLSP_QUP1" "per.view hwioreg.per ""SSC,SSC_BLSP_BLSP_QUP1"""
      MENUITEM "SSC_BLSP_BLSP_QUP2" "per.view hwioreg.per ""SSC,SSC_BLSP_BLSP_QUP2"""
      MENUITEM "SSC_QDSP6SS_PUB" "per.view hwioreg.per ""SSC,SSC_QDSP6SS_PUB"""
      MENUITEM "SSC_QDSP6SS_CSR" "per.view hwioreg.per ""SSC,SSC_QDSP6SS_CSR"""
      MENUITEM "SSC_QDSP6SS_L2VIC" "per.view hwioreg.per ""SSC,SSC_QDSP6SS_L2VIC"""
      MENUITEM "SSC_QDSP6SS_QDSP6SS_QTMR_AC" "per.view hwioreg.per ""SSC,SSC_QDSP6SS_QDSP6SS_QTMR_AC"""
      MENUITEM "SSC_QDSP6SS_QTMR_F0_0" "per.view hwioreg.per ""SSC,SSC_QDSP6SS_QTMR_F0_0"""
      MENUITEM "SSC_QDSP6SS_QTMR_F1_1" "per.view hwioreg.per ""SSC,SSC_QDSP6SS_QTMR_F1_1"""
      MENUITEM "SSC_QDSP6SS_QTMR_F2_2" "per.view hwioreg.per ""SSC,SSC_QDSP6SS_QTMR_F2_2"""
      MENUITEM "SSC_QDSP6SS_QDSP6SS_SAW3" "per.view hwioreg.per ""SSC,SSC_QDSP6SS_QDSP6SS_SAW3"""
      MENUITEM "SSC_MCC_REGS" "per.view hwioreg.per ""SSC,SSC_MCC_REGS"""
      MENUITEM "SSC_TLMM_GPIO" "per.view hwioreg.per ""SSC,SSC_TLMM_GPIO"""
      MENUITEM "SSC_SCC_SCC_SCC_REG" "per.view hwioreg.per ""SSC,SSC_SCC_SCC_SCC_REG"""
      MENUITEM "SSC_Q6_MPU_MPU1032_12_M22L11_AHB" "per.view hwioreg.per ""SSC,SSC_Q6_MPU_MPU1032_12_M22L11_AHB"""
      MENUITEM "SSC_CFG_AHBE_BUS_TIMEOUT" "per.view hwioreg.per ""SSC,SSC_CFG_AHBE_BUS_TIMEOUT"""
      MENUITEM "SSC_DATA_AHBE_BUS_TIMEOUT" "per.view hwioreg.per ""SSC,SSC_DATA_AHBE_BUS_TIMEOUT"""
    )
    POPUP "SYSTEM_NOC"
    (
      MENUITEM "SYSTEM_NOC" "per.view hwioreg.per ""SYSTEM_NOC,SYSTEM_NOC"""
    )
    POPUP "TLMM"
    (
      MENUITEM "TLMM_APU1032_175" "per.view hwioreg.per ""TLMM,TLMM_APU1032_175"""
      MENUITEM "TLMM_CSR" "per.view hwioreg.per ""TLMM,TLMM_CSR"""
    )
    POPUP "UFS_UFS_REGS"
    (
      MENUITEM "UFS_APU" "per.view hwioreg.per ""UFS_UFS_REGS,UFS_APU"""
      MENUITEM "UFS" "per.view hwioreg.per ""UFS_UFS_REGS,UFS"""
      MENUITEM "UFS_QSERDES_COM_QSERDES_COM_UFS_QSRV_COM" "per.view hwioreg.per ""UFS_UFS_REGS,UFS_QSERDES_COM_QSERDES_COM_UFS_QSRV_COM"""
      MENUITEM "UFS_QSERDES_TX_QSERDES_TX_UFS_QMP_TX" "per.view hwioreg.per ""UFS_UFS_REGS,UFS_QSERDES_TX_QSERDES_TX_UFS_QMP_TX"""
      MENUITEM "UFS_QSERDES_RX_QSERDES_RX_UFS_QMP_RX" "per.view hwioreg.per ""UFS_UFS_REGS,UFS_QSERDES_RX_QSERDES_RX_UFS_QMP_RX"""
      MENUITEM "UFS_UFS_PHY_UFS_PHY_UFS_PCS" "per.view hwioreg.per ""UFS_UFS_REGS,UFS_UFS_PHY_UFS_PHY_UFS_PCS"""
      MENUITEM "UFS_TZ" "per.view hwioreg.per ""UFS_UFS_REGS,UFS_TZ"""
      MENUITEM "UFS_SCM" "per.view hwioreg.per ""UFS_UFS_REGS,UFS_SCM"""
      MENUITEM "UFS_ICE_REGS" "per.view hwioreg.per ""UFS_UFS_REGS,UFS_ICE_REGS"""
      MENUITEM "UFS_ICE_LUT_KEYS" "per.view hwioreg.per ""UFS_UFS_REGS,UFS_ICE_LUT_KEYS"""
      MENUITEM "UFS_ICE_XPU2" "per.view hwioreg.per ""UFS_UFS_REGS,UFS_ICE_XPU2"""
    )
    POPUP "USB30_PRIM"
    (
      MENUITEM "DWC_USB3" "per.view hwioreg.per ""USB30_PRIM,DWC_USB3"""
      MENUITEM "USB30_QSRAM_REGS" "per.view hwioreg.per ""USB30_PRIM,USB30_QSRAM_REGS"""
      MENUITEM "USB30_QSCRATCH" "per.view hwioreg.per ""USB30_PRIM,USB30_QSCRATCH"""
      MENUITEM "USB30_DBM_REGFILE" "per.view hwioreg.per ""USB30_PRIM,USB30_DBM_REGFILE"""
      MENUITEM "USB30_BAM" "per.view hwioreg.per ""USB30_PRIM,USB30_BAM"""
    )
    POPUP "XPU_CFG_ANOC0_CFG_MPU1032_4_M16L12_AHB"
    (
      MENUITEM "XPU_CFG_ANOC0_CFG_MPU1032_4_M16L12_AHB" "per.view hwioreg.per ""XPU_CFG_ANOC0_CFG_MPU1032_4_M16L12_AHB,XPU_CFG_ANOC0_CFG_MPU1032_4_M16L12_AHB"""
    )
    POPUP "XPU_CFG_ANOC1_CFG_MPU1032_4_M16L12_AHB"
    (
      MENUITEM "XPU_CFG_ANOC1_CFG_MPU1032_4_M16L12_AHB" "per.view hwioreg.per ""XPU_CFG_ANOC1_CFG_MPU1032_4_M16L12_AHB,XPU_CFG_ANOC1_CFG_MPU1032_4_M16L12_AHB"""
    )
    POPUP "XPU_CFG_ANOC2_CFG_MPU1032_4_M16L12_AHB"
    (
      MENUITEM "XPU_CFG_ANOC2_CFG_MPU1032_4_M16L12_AHB" "per.view hwioreg.per ""XPU_CFG_ANOC2_CFG_MPU1032_4_M16L12_AHB,XPU_CFG_ANOC2_CFG_MPU1032_4_M16L12_AHB"""
    )
    POPUP "XPU_CFG_CPR_APU1132_2"
    (
      MENUITEM "XPU_CFG_CPR_APU1132_2" "per.view hwioreg.per ""XPU_CFG_CPR_APU1132_2,XPU_CFG_CPR_APU1132_2"""
    )
    POPUP "XPU_CFG_QDSS_MPU1132_3_M23L12_AHB"
    (
      MENUITEM "XPU_CFG_QDSS_MPU1132_3_M23L12_AHB" "per.view hwioreg.per ""XPU_CFG_QDSS_MPU1132_3_M23L12_AHB,XPU_CFG_QDSS_MPU1132_3_M23L12_AHB"""
    )
    POPUP "XPU_CFG_SNOC_CFG_MPU1032_4_M16L12_AHB"
    (
      MENUITEM "XPU_CFG_SNOC_CFG_MPU1032_4_M16L12_AHB" "per.view hwioreg.per ""XPU_CFG_SNOC_CFG_MPU1032_4_M16L12_AHB,XPU_CFG_SNOC_CFG_MPU1032_4_M16L12_AHB"""
    )
    POPUP "XPU_CFG_SSC_MPU1032_10_M22L11_AHB"
    (
      MENUITEM "XPU_CFG_SSC_MPU1032_10_M22L11_AHB" "per.view hwioreg.per ""XPU_CFG_SSC_MPU1032_10_M22L11_AHB,XPU_CFG_SSC_MPU1032_10_M22L11_AHB"""
    )
  )
)
