// Seed: 3771603670
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri id_5,
    input wire id_6,
    output uwire id_7,
    input wand id_8,
    input tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    input wand id_12
);
  always begin
    id_7 = id_0;
  end
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    inout wand id_8,
    input wire id_9,
    input wand id_10
);
  final begin
    id_2 = (1);
  end
  module_0(
      id_0, id_6, id_0, id_9, id_9, id_1, id_10, id_8, id_0, id_10, id_10, id_8, id_6
  );
endmodule
