// Seed: 55967920
module module_0 (
    input wor module_0,
    input supply0 id_1,
    output tri0 id_2
);
  always begin : LABEL_0
    force id_2 = 1'b0;
  end
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input logic id_2,
    input wire id_3,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri id_9,
    input supply1 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9
  );
  assign modCall_1.type_0 = 0;
  always @(posedge 1) force id_9 = id_2;
endmodule
