vendor_name = ModelSim
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinFifo.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinTypes.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinSwitch.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinStage.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinSlots.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinInterface.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinFabric.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMin.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/toplevel.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/macros.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/aspAvg.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/aspadc_tdma.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/db/HMPSOC.cmp.rdb
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/db/scfifo_l191.tdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/db/a_dpfifo_s791.tdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/db/altsyncram_r3i1.tdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/db/cmpr_7l8.tdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/db/cntr_i2b.tdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/db/cntr_v27.tdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/db/cntr_j2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/db/altsyncram_l0i1.tdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/input-generator/signal_12bit.mif
design_name = TopLevel
instance = comp, \LEDR[0]~output , LEDR[0]~output, TopLevel, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, TopLevel, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, TopLevel, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, TopLevel, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, TopLevel, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, TopLevel, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, TopLevel, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, TopLevel, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, TopLevel, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, TopLevel, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, TopLevel, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, TopLevel, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, TopLevel, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, TopLevel, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, TopLevel, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, TopLevel, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, TopLevel, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, TopLevel, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, TopLevel, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, TopLevel, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, TopLevel, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, TopLevel, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, TopLevel, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, TopLevel, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, TopLevel, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, TopLevel, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, TopLevel, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, TopLevel, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, TopLevel, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, TopLevel, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, TopLevel, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, TopLevel, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, TopLevel, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, TopLevel, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, TopLevel, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, TopLevel, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, TopLevel, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, TopLevel, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, TopLevel, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, TopLevel, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, TopLevel, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, TopLevel, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, TopLevel, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, TopLevel, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, TopLevel, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, TopLevel, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, TopLevel, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, TopLevel, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, TopLevel, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, TopLevel, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, TopLevel, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, TopLevel, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, TopLevel, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, TopLevel, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, TopLevel, 1
instance = comp, \KEY[0]~input , KEY[0]~input, TopLevel, 1
instance = comp, \KEY[1]~input , KEY[1]~input, TopLevel, 1
instance = comp, \KEY[2]~input , KEY[2]~input, TopLevel, 1
instance = comp, \KEY[3]~input , KEY[3]~input, TopLevel, 1
instance = comp, \SW[0]~input , SW[0]~input, TopLevel, 1
instance = comp, \SW[1]~input , SW[1]~input, TopLevel, 1
instance = comp, \SW[2]~input , SW[2]~input, TopLevel, 1
instance = comp, \SW[3]~input , SW[3]~input, TopLevel, 1
instance = comp, \SW[4]~input , SW[4]~input, TopLevel, 1
instance = comp, \SW[5]~input , SW[5]~input, TopLevel, 1
instance = comp, \SW[6]~input , SW[6]~input, TopLevel, 1
instance = comp, \SW[7]~input , SW[7]~input, TopLevel, 1
instance = comp, \SW[8]~input , SW[8]~input, TopLevel, 1
instance = comp, \SW[9]~input , SW[9]~input, TopLevel, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, TopLevel, 1
