// Seed: 2124970019
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0(
      id_2, id_6
  );
  assign id_7 = id_4 - 1;
  initial begin
    if (1) id_8 <= id_4;
    else id_1 <= id_8;
    if (1 - 1) id_9 <= #1  (1);
  end
endmodule
