INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:53:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer12/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 1.573ns (22.196%)  route 5.514ns (77.804%))
  Logic Levels:           21  (CARRY4=3 LUT3=4 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1658, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
                         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, unplaced)        0.487     1.221    mem_controller4/read_arbiter/data/sel_prev
                         LUT5 (Prop_lut5_I2_O)        0.119     1.340 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[5]_INST_0_i_1/O
                         net (fo=20, unplaced)        0.304     1.644    buffer0/fifo/load0_dataOut[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     1.687 r  buffer0/fifo/Memory[0][5]_i_1/O
                         net (fo=5, unplaced)         0.272     1.959    buffer83/fifo/D[5]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.002 r  buffer83/fifo/dataReg[5]_i_1__2/O
                         net (fo=2, unplaced)         0.255     2.257    init16/control/D[5]
                         LUT3 (Prop_lut3_I0_O)        0.043     2.300 r  init16/control/Memory[0][5]_i_1__0/O
                         net (fo=4, unplaced)         0.268     2.568    buffer84/fifo/init16_outs[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     2.611 r  buffer84/fifo/Memory[0][5]_i_1__1/O
                         net (fo=4, unplaced)         0.268     2.879    buffer85/fifo/init17_outs[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     2.922 r  buffer85/fifo/Memory[0][5]_i_1__2/O
                         net (fo=4, unplaced)         0.268     3.190    buffer86/fifo/init18_outs[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     3.233 r  buffer86/fifo/Memory[0][5]_i_1__3/O
                         net (fo=3, unplaced)         0.262     3.495    buffer87/fifo/init19_outs[5]
                         LUT3 (Prop_lut3_I1_O)        0.043     3.538 r  buffer87/fifo/dataReg[5]_i_1__6/O
                         net (fo=2, unplaced)         0.255     3.793    init20/control/D[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 r  init20/control/Memory[0][0]_i_43/O
                         net (fo=1, unplaced)         0.244     4.080    cmpi7/Memory_reg[0][0]_i_7_4
                         LUT6 (Prop_lut6_I2_O)        0.043     4.123 r  cmpi7/Memory[0][0]_i_22/O
                         net (fo=1, unplaced)         0.000     4.123    cmpi7/Memory[0][0]_i_22_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.369 r  cmpi7/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     4.376    cmpi7/Memory_reg[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.426 r  cmpi7/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.426    cmpi7/Memory_reg[0][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.548 r  cmpi7/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, unplaced)         0.276     4.824    buffer72/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     4.946 r  buffer72/fifo/transmitValue_i_5__11/O
                         net (fo=2, unplaced)         0.255     5.201    buffer72/fifo/transmitValue_i_5__11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.244 f  buffer72/fifo/transmitValue_i_7__7/O
                         net (fo=2, unplaced)         0.255     5.499    mem_controller4/read_arbiter/data/transmitValue_reg_23
                         LUT4 (Prop_lut4_I1_O)        0.043     5.542 f  mem_controller4/read_arbiter/data/transmitValue_i_3__32/O
                         net (fo=4, unplaced)         0.268     5.810    buffer72/fifo/transmitValue_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.853 r  buffer72/fifo/transmitValue_i_3__8/O
                         net (fo=9, unplaced)         0.285     6.138    fork0/generateBlocks[10].regblock/Full_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     6.181 f  fork0/generateBlocks[10].regblock/Empty_i_2__16/O
                         net (fo=4, unplaced)         0.268     6.449    fork6/control/generateBlocks[4].regblock/transmitValue_reg_2
                         LUT3 (Prop_lut3_I1_O)        0.043     6.492 r  fork6/control/generateBlocks[4].regblock/transmitValue_i_3__38/O
                         net (fo=2, unplaced)         0.388     6.880    fork6/control/generateBlocks[8].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.923 f  fork6/control/generateBlocks[8].regblock/fullReg_i_3__15/O
                         net (fo=28, unplaced)        0.312     7.235    control_merge0/fork_valid/generateBlocks[1].regblock/cmpi0_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     7.278 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     7.595    buffer12/dataReg_reg[0]_1[0]
                         FDRE                                         r  buffer12/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1658, unset)         0.483     4.683    buffer12/clk
                         FDRE                                         r  buffer12/dataReg_reg[0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.455    buffer12/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                 -3.140    




