--- 
# information
project: 
  title: "Hack soc"
  description: "Hardware implementation of the Hack Computer from the Nand to Tetris courses"
  picture: docs/project.jpg
  author: "Maximo Balestrini"
  github: https://github.com/mbalestrini/wrapped_hack_soc.git
  license: LICENSE

interfaces: ['la1', 'gpio']

custom_cells_file: hack_soc/macros/verilog/DFFRF_2R1W.powered.nl.v

# test within caravel
caravel_test:
  recipe: "coco_test"
  gl_recipe: "coco_test_gl"
  directory: "caravel_wrapped_hack_soc_test"
  id: 11
  module_name: "wrapped_hack_soc_dffram"
  instance_name: "wrapped_hack_soc_dffram"

# module test
module_test:
  recipe: "all" 
  directory: "hack_soc/test"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapped_hack_soc_dffram.v
    - hack_soc/src/dmux8way.v
    - hack_soc/src/hack_alu.v
    - hack_soc/src/hack_clock.v
    - hack_soc/src/hack_cpu.v
    - hack_soc/src/hack_soc.v
    - hack_soc/src/pc.v
    - hack_soc/src/register.v
    - hack_soc/src/spi_sram_encoder.v
    - hack_soc/src/video_signal_generator_640x480.v
    - hack_soc/src/spi_video_ram_2.v
    - hack_soc/src/vram_write_fifo.v
    - hack_soc/src/rom_stream_loader.v
    - hack_soc/src/boot_logo.v
    - hack_soc/src/DFFRF_2R1W.v
 

# gds - check size = 300x300, nothing on metal 5, do a DRC, check 141 tristate buffers, check LVS
final:
  directory: "final"
  gds_filename: "gds/wrapped_hack_soc_dffram.gds"
  lvs_filename: "verilog/gl/wrapped_hack_soc_dffram.v"
  lef_filename: "lef/wrapped_hack_soc_dffram.lef"
