
001_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cd8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08004ea8  08004ea8  00014ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f7c  08004f7c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004f7c  08004f7c  00014f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f84  08004f84  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f84  08004f84  00014f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f88  08004f88  00014f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004f8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012e20  20000078  08005004  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012e98  08005004  00022e98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000101d0  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028e0  00000000  00000000  00030278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  00032b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e80  00000000  00000000  00033b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023a8d  00000000  00000000  00034990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a48  00000000  00000000  0005841d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8ab4  00000000  00000000  00069e65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00142919  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000479c  00000000  00000000  0014296c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004e90 	.word	0x08004e90

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08004e90 	.word	0x08004e90

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b974 	b.w	8000510 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468e      	mov	lr, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14d      	bne.n	80002ea <__udivmoddi4+0xaa>
 800024e:	428a      	cmp	r2, r1
 8000250:	4694      	mov	ip, r2
 8000252:	d969      	bls.n	8000328 <__udivmoddi4+0xe8>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b152      	cbz	r2, 8000270 <__udivmoddi4+0x30>
 800025a:	fa01 f302 	lsl.w	r3, r1, r2
 800025e:	f1c2 0120 	rsb	r1, r2, #32
 8000262:	fa20 f101 	lsr.w	r1, r0, r1
 8000266:	fa0c fc02 	lsl.w	ip, ip, r2
 800026a:	ea41 0e03 	orr.w	lr, r1, r3
 800026e:	4094      	lsls	r4, r2
 8000270:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000274:	0c21      	lsrs	r1, r4, #16
 8000276:	fbbe f6f8 	udiv	r6, lr, r8
 800027a:	fa1f f78c 	uxth.w	r7, ip
 800027e:	fb08 e316 	mls	r3, r8, r6, lr
 8000282:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000286:	fb06 f107 	mul.w	r1, r6, r7
 800028a:	4299      	cmp	r1, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x64>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f106 30ff 	add.w	r0, r6, #4294967295
 8000296:	f080 811f 	bcs.w	80004d8 <__udivmoddi4+0x298>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 811c 	bls.w	80004d8 <__udivmoddi4+0x298>
 80002a0:	3e02      	subs	r6, #2
 80002a2:	4463      	add	r3, ip
 80002a4:	1a5b      	subs	r3, r3, r1
 80002a6:	b2a4      	uxth	r4, r4
 80002a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002ac:	fb08 3310 	mls	r3, r8, r0, r3
 80002b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b4:	fb00 f707 	mul.w	r7, r0, r7
 80002b8:	42a7      	cmp	r7, r4
 80002ba:	d90a      	bls.n	80002d2 <__udivmoddi4+0x92>
 80002bc:	eb1c 0404 	adds.w	r4, ip, r4
 80002c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c4:	f080 810a 	bcs.w	80004dc <__udivmoddi4+0x29c>
 80002c8:	42a7      	cmp	r7, r4
 80002ca:	f240 8107 	bls.w	80004dc <__udivmoddi4+0x29c>
 80002ce:	4464      	add	r4, ip
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d6:	1be4      	subs	r4, r4, r7
 80002d8:	2600      	movs	r6, #0
 80002da:	b11d      	cbz	r5, 80002e4 <__udivmoddi4+0xa4>
 80002dc:	40d4      	lsrs	r4, r2
 80002de:	2300      	movs	r3, #0
 80002e0:	e9c5 4300 	strd	r4, r3, [r5]
 80002e4:	4631      	mov	r1, r6
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0xc2>
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	f000 80ef 	beq.w	80004d2 <__udivmoddi4+0x292>
 80002f4:	2600      	movs	r6, #0
 80002f6:	e9c5 0100 	strd	r0, r1, [r5]
 80002fa:	4630      	mov	r0, r6
 80002fc:	4631      	mov	r1, r6
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	fab3 f683 	clz	r6, r3
 8000306:	2e00      	cmp	r6, #0
 8000308:	d14a      	bne.n	80003a0 <__udivmoddi4+0x160>
 800030a:	428b      	cmp	r3, r1
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xd4>
 800030e:	4282      	cmp	r2, r0
 8000310:	f200 80f9 	bhi.w	8000506 <__udivmoddi4+0x2c6>
 8000314:	1a84      	subs	r4, r0, r2
 8000316:	eb61 0303 	sbc.w	r3, r1, r3
 800031a:	2001      	movs	r0, #1
 800031c:	469e      	mov	lr, r3
 800031e:	2d00      	cmp	r5, #0
 8000320:	d0e0      	beq.n	80002e4 <__udivmoddi4+0xa4>
 8000322:	e9c5 4e00 	strd	r4, lr, [r5]
 8000326:	e7dd      	b.n	80002e4 <__udivmoddi4+0xa4>
 8000328:	b902      	cbnz	r2, 800032c <__udivmoddi4+0xec>
 800032a:	deff      	udf	#255	; 0xff
 800032c:	fab2 f282 	clz	r2, r2
 8000330:	2a00      	cmp	r2, #0
 8000332:	f040 8092 	bne.w	800045a <__udivmoddi4+0x21a>
 8000336:	eba1 010c 	sub.w	r1, r1, ip
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2601      	movs	r6, #1
 8000344:	0c20      	lsrs	r0, r4, #16
 8000346:	fbb1 f3f7 	udiv	r3, r1, r7
 800034a:	fb07 1113 	mls	r1, r7, r3, r1
 800034e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000352:	fb0e f003 	mul.w	r0, lr, r3
 8000356:	4288      	cmp	r0, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x12c>
 800035a:	eb1c 0101 	adds.w	r1, ip, r1
 800035e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x12a>
 8000364:	4288      	cmp	r0, r1
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2c0>
 800036a:	4643      	mov	r3, r8
 800036c:	1a09      	subs	r1, r1, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb1 f0f7 	udiv	r0, r1, r7
 8000374:	fb07 1110 	mls	r1, r7, r0, r1
 8000378:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x156>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 31ff 	add.w	r1, r0, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x154>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2ca>
 8000394:	4608      	mov	r0, r1
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800039e:	e79c      	b.n	80002da <__udivmoddi4+0x9a>
 80003a0:	f1c6 0720 	rsb	r7, r6, #32
 80003a4:	40b3      	lsls	r3, r6
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa20 f407 	lsr.w	r4, r0, r7
 80003b2:	fa01 f306 	lsl.w	r3, r1, r6
 80003b6:	431c      	orrs	r4, r3
 80003b8:	40f9      	lsrs	r1, r7
 80003ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003be:	fa00 f306 	lsl.w	r3, r0, r6
 80003c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003c6:	0c20      	lsrs	r0, r4, #16
 80003c8:	fa1f fe8c 	uxth.w	lr, ip
 80003cc:	fb09 1118 	mls	r1, r9, r8, r1
 80003d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d4:	fb08 f00e 	mul.w	r0, r8, lr
 80003d8:	4288      	cmp	r0, r1
 80003da:	fa02 f206 	lsl.w	r2, r2, r6
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b8>
 80003e0:	eb1c 0101 	adds.w	r1, ip, r1
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2bc>
 80003ec:	4288      	cmp	r0, r1
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2bc>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4461      	add	r1, ip
 80003f8:	1a09      	subs	r1, r1, r0
 80003fa:	b2a4      	uxth	r4, r4
 80003fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000400:	fb09 1110 	mls	r1, r9, r0, r1
 8000404:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000408:	fb00 fe0e 	mul.w	lr, r0, lr
 800040c:	458e      	cmp	lr, r1
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1e2>
 8000410:	eb1c 0101 	adds.w	r1, ip, r1
 8000414:	f100 34ff 	add.w	r4, r0, #4294967295
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2b4>
 800041a:	458e      	cmp	lr, r1
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2b4>
 800041e:	3802      	subs	r0, #2
 8000420:	4461      	add	r1, ip
 8000422:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000426:	fba0 9402 	umull	r9, r4, r0, r2
 800042a:	eba1 010e 	sub.w	r1, r1, lr
 800042e:	42a1      	cmp	r1, r4
 8000430:	46c8      	mov	r8, r9
 8000432:	46a6      	mov	lr, r4
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x2a4>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x2a0>
 8000438:	b15d      	cbz	r5, 8000452 <__udivmoddi4+0x212>
 800043a:	ebb3 0208 	subs.w	r2, r3, r8
 800043e:	eb61 010e 	sbc.w	r1, r1, lr
 8000442:	fa01 f707 	lsl.w	r7, r1, r7
 8000446:	fa22 f306 	lsr.w	r3, r2, r6
 800044a:	40f1      	lsrs	r1, r6
 800044c:	431f      	orrs	r7, r3
 800044e:	e9c5 7100 	strd	r7, r1, [r5]
 8000452:	2600      	movs	r6, #0
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	f1c2 0320 	rsb	r3, r2, #32
 800045e:	40d8      	lsrs	r0, r3
 8000460:	fa0c fc02 	lsl.w	ip, ip, r2
 8000464:	fa21 f303 	lsr.w	r3, r1, r3
 8000468:	4091      	lsls	r1, r2
 800046a:	4301      	orrs	r1, r0
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb3 f0f7 	udiv	r0, r3, r7
 8000478:	fb07 3610 	mls	r6, r7, r0, r3
 800047c:	0c0b      	lsrs	r3, r1, #16
 800047e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000482:	fb00 f60e 	mul.w	r6, r0, lr
 8000486:	429e      	cmp	r6, r3
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x260>
 800048e:	eb1c 0303 	adds.w	r3, ip, r3
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b8>
 8000498:	429e      	cmp	r6, r3
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b8>
 800049c:	3802      	subs	r0, #2
 800049e:	4463      	add	r3, ip
 80004a0:	1b9b      	subs	r3, r3, r6
 80004a2:	b289      	uxth	r1, r1
 80004a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004a8:	fb07 3316 	mls	r3, r7, r6, r3
 80004ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b0:	fb06 f30e 	mul.w	r3, r6, lr
 80004b4:	428b      	cmp	r3, r1
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x28a>
 80004b8:	eb1c 0101 	adds.w	r1, ip, r1
 80004bc:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 80004c2:	428b      	cmp	r3, r1
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 80004c6:	3e02      	subs	r6, #2
 80004c8:	4461      	add	r1, ip
 80004ca:	1ac9      	subs	r1, r1, r3
 80004cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0x104>
 80004d2:	462e      	mov	r6, r5
 80004d4:	4628      	mov	r0, r5
 80004d6:	e705      	b.n	80002e4 <__udivmoddi4+0xa4>
 80004d8:	4606      	mov	r6, r0
 80004da:	e6e3      	b.n	80002a4 <__udivmoddi4+0x64>
 80004dc:	4618      	mov	r0, r3
 80004de:	e6f8      	b.n	80002d2 <__udivmoddi4+0x92>
 80004e0:	454b      	cmp	r3, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f8>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ec:	3801      	subs	r0, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f8>
 80004f0:	4646      	mov	r6, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x28a>
 80004f4:	4620      	mov	r0, r4
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1e2>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x260>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b8>
 8000500:	3b02      	subs	r3, #2
 8000502:	4461      	add	r1, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x12c>
 8000506:	4630      	mov	r0, r6
 8000508:	e709      	b.n	800031e <__udivmoddi4+0xde>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x156>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b088      	sub	sp, #32
 8000518:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051a:	f000 fb05 	bl	8000b28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051e:	f000 f845 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000522:	f000 f8b1 	bl	8000688 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 8000526:	f107 0308 	add.w	r3, r7, #8
 800052a:	9301      	str	r3, [sp, #4]
 800052c:	2302      	movs	r3, #2
 800052e:	9300      	str	r3, [sp, #0]
 8000530:	4b18      	ldr	r3, [pc, #96]	; (8000594 <main+0x80>)
 8000532:	22c8      	movs	r2, #200	; 0xc8
 8000534:	4918      	ldr	r1, [pc, #96]	; (8000598 <main+0x84>)
 8000536:	4819      	ldr	r0, [pc, #100]	; (800059c <main+0x88>)
 8000538:	f002 f9e4 	bl	8002904 <xTaskCreate>
 800053c:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	2b01      	cmp	r3, #1
 8000542:	d00a      	beq.n	800055a <main+0x46>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000548:	f383 8811 	msr	BASEPRI, r3
 800054c:	f3bf 8f6f 	isb	sy
 8000550:	f3bf 8f4f 	dsb	sy
 8000554:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000556:	bf00      	nop
 8000558:	e7fe      	b.n	8000558 <main+0x44>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 800055a:	1d3b      	adds	r3, r7, #4
 800055c:	9301      	str	r3, [sp, #4]
 800055e:	2302      	movs	r3, #2
 8000560:	9300      	str	r3, [sp, #0]
 8000562:	4b0f      	ldr	r3, [pc, #60]	; (80005a0 <main+0x8c>)
 8000564:	22c8      	movs	r2, #200	; 0xc8
 8000566:	490f      	ldr	r1, [pc, #60]	; (80005a4 <main+0x90>)
 8000568:	480f      	ldr	r0, [pc, #60]	; (80005a8 <main+0x94>)
 800056a:	f002 f9cb 	bl	8002904 <xTaskCreate>
 800056e:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	2b01      	cmp	r3, #1
 8000574:	d00a      	beq.n	800058c <main+0x78>
        __asm volatile
 8000576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800057a:	f383 8811 	msr	BASEPRI, r3
 800057e:	f3bf 8f6f 	isb	sy
 8000582:	f3bf 8f4f 	dsb	sy
 8000586:	60fb      	str	r3, [r7, #12]
    }
 8000588:	bf00      	nop
 800058a:	e7fe      	b.n	800058a <main+0x76>

  // start the freeRtos scheduler
  vTaskStartScheduler();
 800058c:	f002 fb16 	bl	8002bbc <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000590:	e7fe      	b.n	8000590 <main+0x7c>
 8000592:	bf00      	nop
 8000594:	08004ea8 	.word	0x08004ea8
 8000598:	08004ec0 	.word	0x08004ec0
 800059c:	08000785 	.word	0x08000785
 80005a0:	08004ec8 	.word	0x08004ec8
 80005a4:	08004ee0 	.word	0x08004ee0
 80005a8:	080007a9 	.word	0x080007a9

080005ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b094      	sub	sp, #80	; 0x50
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	f107 031c 	add.w	r3, r7, #28
 80005b6:	2234      	movs	r2, #52	; 0x34
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f003 ff54 	bl	8004468 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c0:	f107 0308 	add.w	r3, r7, #8
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d0:	2300      	movs	r3, #0
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	4b2a      	ldr	r3, [pc, #168]	; (8000680 <SystemClock_Config+0xd4>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d8:	4a29      	ldr	r2, [pc, #164]	; (8000680 <SystemClock_Config+0xd4>)
 80005da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005de:	6413      	str	r3, [r2, #64]	; 0x40
 80005e0:	4b27      	ldr	r3, [pc, #156]	; (8000680 <SystemClock_Config+0xd4>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e8:	607b      	str	r3, [r7, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80005ec:	2300      	movs	r3, #0
 80005ee:	603b      	str	r3, [r7, #0]
 80005f0:	4b24      	ldr	r3, [pc, #144]	; (8000684 <SystemClock_Config+0xd8>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80005f8:	4a22      	ldr	r2, [pc, #136]	; (8000684 <SystemClock_Config+0xd8>)
 80005fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005fe:	6013      	str	r3, [r2, #0]
 8000600:	4b20      	ldr	r3, [pc, #128]	; (8000684 <SystemClock_Config+0xd8>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000608:	603b      	str	r3, [r7, #0]
 800060a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800060c:	2302      	movs	r3, #2
 800060e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000610:	2301      	movs	r3, #1
 8000612:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000614:	2310      	movs	r3, #16
 8000616:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000618:	2302      	movs	r3, #2
 800061a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800061c:	2300      	movs	r3, #0
 800061e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000620:	2310      	movs	r3, #16
 8000622:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000624:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000628:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800062a:	2304      	movs	r3, #4
 800062c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800062e:	2302      	movs	r3, #2
 8000630:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000632:	2302      	movs	r3, #2
 8000634:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000636:	f107 031c 	add.w	r3, r7, #28
 800063a:	4618      	mov	r0, r3
 800063c:	f001 f8ae 	bl	800179c <HAL_RCC_OscConfig>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000646:	f000 f8d3 	bl	80007f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800064a:	230f      	movs	r3, #15
 800064c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064e:	2302      	movs	r3, #2
 8000650:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000656:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800065a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000660:	f107 0308 	add.w	r3, r7, #8
 8000664:	2102      	movs	r1, #2
 8000666:	4618      	mov	r0, r3
 8000668:	f000 fd30 	bl	80010cc <HAL_RCC_ClockConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000672:	f000 f8bd 	bl	80007f0 <Error_Handler>
  }
}
 8000676:	bf00      	nop
 8000678:	3750      	adds	r7, #80	; 0x50
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	40023800 	.word	0x40023800
 8000684:	40007000 	.word	0x40007000

08000688 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b08a      	sub	sp, #40	; 0x28
 800068c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068e:	f107 0314 	add.w	r3, r7, #20
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
 800069a:	60da      	str	r2, [r3, #12]
 800069c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	613b      	str	r3, [r7, #16]
 80006a2:	4b35      	ldr	r3, [pc, #212]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a6:	4a34      	ldr	r2, [pc, #208]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006a8:	f043 0304 	orr.w	r3, r3, #4
 80006ac:	6313      	str	r3, [r2, #48]	; 0x30
 80006ae:	4b32      	ldr	r3, [pc, #200]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b2:	f003 0304 	and.w	r3, r3, #4
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ba:	2300      	movs	r3, #0
 80006bc:	60fb      	str	r3, [r7, #12]
 80006be:	4b2e      	ldr	r3, [pc, #184]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c2:	4a2d      	ldr	r2, [pc, #180]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006c8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ca:	4b2b      	ldr	r3, [pc, #172]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	60bb      	str	r3, [r7, #8]
 80006da:	4b27      	ldr	r3, [pc, #156]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	4a26      	ldr	r2, [pc, #152]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006e0:	f043 0301 	orr.w	r3, r3, #1
 80006e4:	6313      	str	r3, [r2, #48]	; 0x30
 80006e6:	4b24      	ldr	r3, [pc, #144]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ea:	f003 0301 	and.w	r3, r3, #1
 80006ee:	60bb      	str	r3, [r7, #8]
 80006f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	4b20      	ldr	r3, [pc, #128]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	4a1f      	ldr	r2, [pc, #124]	; (8000778 <MX_GPIO_Init+0xf0>)
 80006fc:	f043 0302 	orr.w	r3, r3, #2
 8000700:	6313      	str	r3, [r2, #48]	; 0x30
 8000702:	4b1d      	ldr	r3, [pc, #116]	; (8000778 <MX_GPIO_Init+0xf0>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000706:	f003 0302 	and.w	r3, r3, #2
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800070e:	2200      	movs	r2, #0
 8000710:	2120      	movs	r1, #32
 8000712:	481a      	ldr	r0, [pc, #104]	; (800077c <MX_GPIO_Init+0xf4>)
 8000714:	f000 fcc0 	bl	8001098 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000718:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800071c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800071e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000722:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	2300      	movs	r3, #0
 8000726:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000728:	f107 0314 	add.w	r3, r7, #20
 800072c:	4619      	mov	r1, r3
 800072e:	4814      	ldr	r0, [pc, #80]	; (8000780 <MX_GPIO_Init+0xf8>)
 8000730:	f000 fb1e 	bl	8000d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000734:	230c      	movs	r3, #12
 8000736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000738:	2302      	movs	r3, #2
 800073a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073c:	2300      	movs	r3, #0
 800073e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000740:	2303      	movs	r3, #3
 8000742:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000744:	2307      	movs	r3, #7
 8000746:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000748:	f107 0314 	add.w	r3, r7, #20
 800074c:	4619      	mov	r1, r3
 800074e:	480b      	ldr	r0, [pc, #44]	; (800077c <MX_GPIO_Init+0xf4>)
 8000750:	f000 fb0e 	bl	8000d70 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000754:	2320      	movs	r3, #32
 8000756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000758:	2301      	movs	r3, #1
 800075a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000760:	2300      	movs	r3, #0
 8000762:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000764:	f107 0314 	add.w	r3, r7, #20
 8000768:	4619      	mov	r1, r3
 800076a:	4804      	ldr	r0, [pc, #16]	; (800077c <MX_GPIO_Init+0xf4>)
 800076c:	f000 fb00 	bl	8000d70 <HAL_GPIO_Init>

}
 8000770:	bf00      	nop
 8000772:	3728      	adds	r7, #40	; 0x28
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40023800 	.word	0x40023800
 800077c:	40020000 	.word	0x40020000
 8000780:	40020800 	.word	0x40020800

08000784 <task1_handler>:

/* USER CODE BEGIN 4 */
void task1_handler(void* parameters){
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	 while (1)
	  {
		 printf("%s\n", (char*)parameters);
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f003 fee1 	bl	8004554 <puts>
		 taskYIELD();
 8000792:	4b04      	ldr	r3, [pc, #16]	; (80007a4 <task1_handler+0x20>)
 8000794:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	f3bf 8f4f 	dsb	sy
 800079e:	f3bf 8f6f 	isb	sy
		 printf("%s\n", (char*)parameters);
 80007a2:	e7f3      	b.n	800078c <task1_handler+0x8>
 80007a4:	e000ed04 	.word	0xe000ed04

080007a8 <task2_handler>:
	  }
}
void task2_handler(void* parameters){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	while (1)
		  {
			 printf("%s\n", (char*)parameters);
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	f003 fecf 	bl	8004554 <puts>
			 taskYIELD();
 80007b6:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <task2_handler+0x20>)
 80007b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	f3bf 8f4f 	dsb	sy
 80007c2:	f3bf 8f6f 	isb	sy
			 printf("%s\n", (char*)parameters);
 80007c6:	e7f3      	b.n	80007b0 <task2_handler+0x8>
 80007c8:	e000ed04 	.word	0xe000ed04

080007cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a04      	ldr	r2, [pc, #16]	; (80007ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d101      	bne.n	80007e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80007de:	f000 f9c5 	bl	8000b6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007e2:	bf00      	nop
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40001000 	.word	0x40001000

080007f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007f4:	b672      	cpsid	i
}
 80007f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007f8:	e7fe      	b.n	80007f8 <Error_Handler+0x8>
	...

080007fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	4b10      	ldr	r3, [pc, #64]	; (8000848 <HAL_MspInit+0x4c>)
 8000808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080a:	4a0f      	ldr	r2, [pc, #60]	; (8000848 <HAL_MspInit+0x4c>)
 800080c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000810:	6453      	str	r3, [r2, #68]	; 0x44
 8000812:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <HAL_MspInit+0x4c>)
 8000814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000816:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	603b      	str	r3, [r7, #0]
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <HAL_MspInit+0x4c>)
 8000824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000826:	4a08      	ldr	r2, [pc, #32]	; (8000848 <HAL_MspInit+0x4c>)
 8000828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800082c:	6413      	str	r3, [r2, #64]	; 0x40
 800082e:	4b06      	ldr	r3, [pc, #24]	; (8000848 <HAL_MspInit+0x4c>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000836:	603b      	str	r3, [r7, #0]
 8000838:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083a:	bf00      	nop
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800

0800084c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b08e      	sub	sp, #56	; 0x38
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000854:	2300      	movs	r3, #0
 8000856:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000858:	2300      	movs	r3, #0
 800085a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800085c:	2300      	movs	r3, #0
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	4b33      	ldr	r3, [pc, #204]	; (8000930 <HAL_InitTick+0xe4>)
 8000862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000864:	4a32      	ldr	r2, [pc, #200]	; (8000930 <HAL_InitTick+0xe4>)
 8000866:	f043 0310 	orr.w	r3, r3, #16
 800086a:	6413      	str	r3, [r2, #64]	; 0x40
 800086c:	4b30      	ldr	r3, [pc, #192]	; (8000930 <HAL_InitTick+0xe4>)
 800086e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000870:	f003 0310 	and.w	r3, r3, #16
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000878:	f107 0210 	add.w	r2, r7, #16
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	4611      	mov	r1, r2
 8000882:	4618      	mov	r0, r3
 8000884:	f000 fd28 	bl	80012d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000888:	6a3b      	ldr	r3, [r7, #32]
 800088a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800088c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800088e:	2b00      	cmp	r3, #0
 8000890:	d103      	bne.n	800089a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000892:	f000 fd0d 	bl	80012b0 <HAL_RCC_GetPCLK1Freq>
 8000896:	6378      	str	r0, [r7, #52]	; 0x34
 8000898:	e004      	b.n	80008a4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800089a:	f000 fd09 	bl	80012b0 <HAL_RCC_GetPCLK1Freq>
 800089e:	4603      	mov	r3, r0
 80008a0:	005b      	lsls	r3, r3, #1
 80008a2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008a6:	4a23      	ldr	r2, [pc, #140]	; (8000934 <HAL_InitTick+0xe8>)
 80008a8:	fba2 2303 	umull	r2, r3, r2, r3
 80008ac:	0c9b      	lsrs	r3, r3, #18
 80008ae:	3b01      	subs	r3, #1
 80008b0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80008b2:	4b21      	ldr	r3, [pc, #132]	; (8000938 <HAL_InitTick+0xec>)
 80008b4:	4a21      	ldr	r2, [pc, #132]	; (800093c <HAL_InitTick+0xf0>)
 80008b6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80008b8:	4b1f      	ldr	r3, [pc, #124]	; (8000938 <HAL_InitTick+0xec>)
 80008ba:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008be:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80008c0:	4a1d      	ldr	r2, [pc, #116]	; (8000938 <HAL_InitTick+0xec>)
 80008c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008c4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80008c6:	4b1c      	ldr	r3, [pc, #112]	; (8000938 <HAL_InitTick+0xec>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008cc:	4b1a      	ldr	r3, [pc, #104]	; (8000938 <HAL_InitTick+0xec>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008d2:	4b19      	ldr	r3, [pc, #100]	; (8000938 <HAL_InitTick+0xec>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80008d8:	4817      	ldr	r0, [pc, #92]	; (8000938 <HAL_InitTick+0xec>)
 80008da:	f001 f9fd 	bl	8001cd8 <HAL_TIM_Base_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80008e4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d11b      	bne.n	8000924 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80008ec:	4812      	ldr	r0, [pc, #72]	; (8000938 <HAL_InitTick+0xec>)
 80008ee:	f001 fa4d 	bl	8001d8c <HAL_TIM_Base_Start_IT>
 80008f2:	4603      	mov	r3, r0
 80008f4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80008f8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d111      	bne.n	8000924 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000900:	2036      	movs	r0, #54	; 0x36
 8000902:	f000 fa27 	bl	8000d54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	2b0f      	cmp	r3, #15
 800090a:	d808      	bhi.n	800091e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800090c:	2200      	movs	r2, #0
 800090e:	6879      	ldr	r1, [r7, #4]
 8000910:	2036      	movs	r0, #54	; 0x36
 8000912:	f000 fa03 	bl	8000d1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000916:	4a0a      	ldr	r2, [pc, #40]	; (8000940 <HAL_InitTick+0xf4>)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	6013      	str	r3, [r2, #0]
 800091c:	e002      	b.n	8000924 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000924:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000928:	4618      	mov	r0, r3
 800092a:	3738      	adds	r7, #56	; 0x38
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40023800 	.word	0x40023800
 8000934:	431bde83 	.word	0x431bde83
 8000938:	20000094 	.word	0x20000094
 800093c:	40001000 	.word	0x40001000
 8000940:	20000004 	.word	0x20000004

08000944 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000948:	e7fe      	b.n	8000948 <NMI_Handler+0x4>

0800094a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800094a:	b480      	push	{r7}
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800094e:	e7fe      	b.n	800094e <HardFault_Handler+0x4>

08000950 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000954:	e7fe      	b.n	8000954 <MemManage_Handler+0x4>

08000956 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000956:	b480      	push	{r7}
 8000958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800095a:	e7fe      	b.n	800095a <BusFault_Handler+0x4>

0800095c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000960:	e7fe      	b.n	8000960 <UsageFault_Handler+0x4>

08000962 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000962:	b480      	push	{r7}
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000974:	4802      	ldr	r0, [pc, #8]	; (8000980 <TIM6_DAC_IRQHandler+0x10>)
 8000976:	f001 fa79 	bl	8001e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	20000094 	.word	0x20000094

08000984 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
 800098a:	4603      	mov	r3, r0
 800098c:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800098e:	4b0f      	ldr	r3, [pc, #60]	; (80009cc <ITM_SendChar+0x48>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4a0e      	ldr	r2, [pc, #56]	; (80009cc <ITM_SendChar+0x48>)
 8000994:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000998:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800099a:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <ITM_SendChar+0x4c>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a0c      	ldr	r2, [pc, #48]	; (80009d0 <ITM_SendChar+0x4c>)
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80009a6:	bf00      	nop
 80009a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d0f8      	beq.n	80009a8 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80009b6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	6013      	str	r3, [r2, #0]
}
 80009be:	bf00      	nop
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	e000edfc 	.word	0xe000edfc
 80009d0:	e0000e00 	.word	0xe0000e00

080009d4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e0:	2300      	movs	r3, #0
 80009e2:	617b      	str	r3, [r7, #20]
 80009e4:	e00a      	b.n	80009fc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009e6:	f3af 8000 	nop.w
 80009ea:	4601      	mov	r1, r0
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	1c5a      	adds	r2, r3, #1
 80009f0:	60ba      	str	r2, [r7, #8]
 80009f2:	b2ca      	uxtb	r2, r1
 80009f4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	3301      	adds	r3, #1
 80009fa:	617b      	str	r3, [r7, #20]
 80009fc:	697a      	ldr	r2, [r7, #20]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	dbf0      	blt.n	80009e6 <_read+0x12>
	}

return len;
 8000a04:	687b      	ldr	r3, [r7, #4]
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3718      	adds	r7, #24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}

08000a0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	b086      	sub	sp, #24
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	60f8      	str	r0, [r7, #12]
 8000a16:	60b9      	str	r1, [r7, #8]
 8000a18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	617b      	str	r3, [r7, #20]
 8000a1e:	e009      	b.n	8000a34 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	1c5a      	adds	r2, r3, #1
 8000a24:	60ba      	str	r2, [r7, #8]
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff ffab 	bl	8000984 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	3301      	adds	r3, #1
 8000a32:	617b      	str	r3, [r7, #20]
 8000a34:	697a      	ldr	r2, [r7, #20]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	dbf1      	blt.n	8000a20 <_write+0x12>
	}
	return len;
 8000a3c:	687b      	ldr	r3, [r7, #4]
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3718      	adds	r7, #24
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <_close>:

int _close(int file)
{
 8000a46:	b480      	push	{r7}
 8000a48:	b083      	sub	sp, #12
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
	return -1;
 8000a4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	370c      	adds	r7, #12
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr

08000a5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	b083      	sub	sp, #12
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
 8000a66:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a6e:	605a      	str	r2, [r3, #4]
	return 0;
 8000a70:	2300      	movs	r3, #0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	370c      	adds	r7, #12
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <_isatty>:

int _isatty(int file)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	b083      	sub	sp, #12
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	6078      	str	r0, [r7, #4]
	return 1;
 8000a86:	2301      	movs	r3, #1
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	60f8      	str	r0, [r7, #12]
 8000a9c:	60b9      	str	r1, [r7, #8]
 8000a9e:	607a      	str	r2, [r7, #4]
	return 0;
 8000aa0:	2300      	movs	r3, #0
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3714      	adds	r7, #20
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
	...

08000ab0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ab4:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <SystemInit+0x20>)
 8000ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000aba:	4a05      	ldr	r2, [pc, #20]	; (8000ad0 <SystemInit+0x20>)
 8000abc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ac0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ad4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b0c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ad8:	480d      	ldr	r0, [pc, #52]	; (8000b10 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000ada:	490e      	ldr	r1, [pc, #56]	; (8000b14 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000adc:	4a0e      	ldr	r2, [pc, #56]	; (8000b18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ade:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ae0:	e002      	b.n	8000ae8 <LoopCopyDataInit>

08000ae2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ae2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ae6:	3304      	adds	r3, #4

08000ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ae8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aec:	d3f9      	bcc.n	8000ae2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aee:	4a0b      	ldr	r2, [pc, #44]	; (8000b1c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000af0:	4c0b      	ldr	r4, [pc, #44]	; (8000b20 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000af2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af4:	e001      	b.n	8000afa <LoopFillZerobss>

08000af6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000af6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000af8:	3204      	adds	r2, #4

08000afa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000afa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000afc:	d3fb      	bcc.n	8000af6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000afe:	f7ff ffd7 	bl	8000ab0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b02:	f003 fc7f 	bl	8004404 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b06:	f7ff fd05 	bl	8000514 <main>
  bx  lr    
 8000b0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b14:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000b18:	08004f8c 	.word	0x08004f8c
  ldr r2, =_sbss
 8000b1c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000b20:	20012e98 	.word	0x20012e98

08000b24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b24:	e7fe      	b.n	8000b24 <ADC_IRQHandler>
	...

08000b28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <HAL_Init+0x40>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a0d      	ldr	r2, [pc, #52]	; (8000b68 <HAL_Init+0x40>)
 8000b32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b38:	4b0b      	ldr	r3, [pc, #44]	; (8000b68 <HAL_Init+0x40>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a0a      	ldr	r2, [pc, #40]	; (8000b68 <HAL_Init+0x40>)
 8000b3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <HAL_Init+0x40>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a07      	ldr	r2, [pc, #28]	; (8000b68 <HAL_Init+0x40>)
 8000b4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b50:	2003      	movs	r0, #3
 8000b52:	f000 f8d8 	bl	8000d06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b56:	2000      	movs	r0, #0
 8000b58:	f7ff fe78 	bl	800084c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b5c:	f7ff fe4e 	bl	80007fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b60:	2300      	movs	r3, #0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40023c00 	.word	0x40023c00

08000b6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b70:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <HAL_IncTick+0x20>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <HAL_IncTick+0x24>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	4a04      	ldr	r2, [pc, #16]	; (8000b90 <HAL_IncTick+0x24>)
 8000b7e:	6013      	str	r3, [r2, #0]
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	20000008 	.word	0x20000008
 8000b90:	200000dc 	.word	0x200000dc

08000b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  return uwTick;
 8000b98:	4b03      	ldr	r3, [pc, #12]	; (8000ba8 <HAL_GetTick+0x14>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	200000dc 	.word	0x200000dc

08000bac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc2:	68ba      	ldr	r2, [r7, #8]
 8000bc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bc8:	4013      	ands	r3, r2
 8000bca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bde:	4a04      	ldr	r2, [pc, #16]	; (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	60d3      	str	r3, [r2, #12]
}
 8000be4:	bf00      	nop
 8000be6:	3714      	adds	r7, #20
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf8:	4b04      	ldr	r3, [pc, #16]	; (8000c0c <__NVIC_GetPriorityGrouping+0x18>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	0a1b      	lsrs	r3, r3, #8
 8000bfe:	f003 0307 	and.w	r3, r3, #7
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	db0b      	blt.n	8000c3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	f003 021f 	and.w	r2, r3, #31
 8000c28:	4907      	ldr	r1, [pc, #28]	; (8000c48 <__NVIC_EnableIRQ+0x38>)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	095b      	lsrs	r3, r3, #5
 8000c30:	2001      	movs	r0, #1
 8000c32:	fa00 f202 	lsl.w	r2, r0, r2
 8000c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	e000e100 	.word	0xe000e100

08000c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	6039      	str	r1, [r7, #0]
 8000c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	db0a      	blt.n	8000c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	b2da      	uxtb	r2, r3
 8000c64:	490c      	ldr	r1, [pc, #48]	; (8000c98 <__NVIC_SetPriority+0x4c>)
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	0112      	lsls	r2, r2, #4
 8000c6c:	b2d2      	uxtb	r2, r2
 8000c6e:	440b      	add	r3, r1
 8000c70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c74:	e00a      	b.n	8000c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	4908      	ldr	r1, [pc, #32]	; (8000c9c <__NVIC_SetPriority+0x50>)
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	f003 030f 	and.w	r3, r3, #15
 8000c82:	3b04      	subs	r3, #4
 8000c84:	0112      	lsls	r2, r2, #4
 8000c86:	b2d2      	uxtb	r2, r2
 8000c88:	440b      	add	r3, r1
 8000c8a:	761a      	strb	r2, [r3, #24]
}
 8000c8c:	bf00      	nop
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000e100 	.word	0xe000e100
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b089      	sub	sp, #36	; 0x24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb4:	69fb      	ldr	r3, [r7, #28]
 8000cb6:	f1c3 0307 	rsb	r3, r3, #7
 8000cba:	2b04      	cmp	r3, #4
 8000cbc:	bf28      	it	cs
 8000cbe:	2304      	movcs	r3, #4
 8000cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	3304      	adds	r3, #4
 8000cc6:	2b06      	cmp	r3, #6
 8000cc8:	d902      	bls.n	8000cd0 <NVIC_EncodePriority+0x30>
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	3b03      	subs	r3, #3
 8000cce:	e000      	b.n	8000cd2 <NVIC_EncodePriority+0x32>
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8000cd8:	69bb      	ldr	r3, [r7, #24]
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	43da      	mvns	r2, r3
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf2:	43d9      	mvns	r1, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf8:	4313      	orrs	r3, r2
         );
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3724      	adds	r7, #36	; 0x24
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b082      	sub	sp, #8
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f7ff ff4c 	bl	8000bac <__NVIC_SetPriorityGrouping>
}
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]
 8000d28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d2e:	f7ff ff61 	bl	8000bf4 <__NVIC_GetPriorityGrouping>
 8000d32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d34:	687a      	ldr	r2, [r7, #4]
 8000d36:	68b9      	ldr	r1, [r7, #8]
 8000d38:	6978      	ldr	r0, [r7, #20]
 8000d3a:	f7ff ffb1 	bl	8000ca0 <NVIC_EncodePriority>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d44:	4611      	mov	r1, r2
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff ff80 	bl	8000c4c <__NVIC_SetPriority>
}
 8000d4c:	bf00      	nop
 8000d4e:	3718      	adds	r7, #24
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff ff54 	bl	8000c10 <__NVIC_EnableIRQ>
}
 8000d68:	bf00      	nop
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b089      	sub	sp, #36	; 0x24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
 8000d8a:	e165      	b.n	8001058 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	697a      	ldr	r2, [r7, #20]
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	f040 8154 	bne.w	8001052 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	f003 0303 	and.w	r3, r3, #3
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d005      	beq.n	8000dc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d130      	bne.n	8000e24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	689b      	ldr	r3, [r3, #8]
 8000dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dc8:	69fb      	ldr	r3, [r7, #28]
 8000dca:	005b      	lsls	r3, r3, #1
 8000dcc:	2203      	movs	r2, #3
 8000dce:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd2:	43db      	mvns	r3, r3
 8000dd4:	69ba      	ldr	r2, [r7, #24]
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	68da      	ldr	r2, [r3, #12]
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	69ba      	ldr	r2, [r7, #24]
 8000df0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000df8:	2201      	movs	r2, #1
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	69ba      	ldr	r2, [r7, #24]
 8000e04:	4013      	ands	r3, r2
 8000e06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	091b      	lsrs	r3, r3, #4
 8000e0e:	f003 0201 	and.w	r2, r3, #1
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	69ba      	ldr	r2, [r7, #24]
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	69ba      	ldr	r2, [r7, #24]
 8000e22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f003 0303 	and.w	r3, r3, #3
 8000e2c:	2b03      	cmp	r3, #3
 8000e2e:	d017      	beq.n	8000e60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	43db      	mvns	r3, r3
 8000e42:	69ba      	ldr	r2, [r7, #24]
 8000e44:	4013      	ands	r3, r2
 8000e46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	689a      	ldr	r2, [r3, #8]
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	69ba      	ldr	r2, [r7, #24]
 8000e5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f003 0303 	and.w	r3, r3, #3
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d123      	bne.n	8000eb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	08da      	lsrs	r2, r3, #3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3208      	adds	r2, #8
 8000e74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	f003 0307 	and.w	r3, r3, #7
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	220f      	movs	r2, #15
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	691a      	ldr	r2, [r3, #16]
 8000e94:	69fb      	ldr	r3, [r7, #28]
 8000e96:	f003 0307 	and.w	r3, r3, #7
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	08da      	lsrs	r2, r3, #3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	3208      	adds	r2, #8
 8000eae:	69b9      	ldr	r1, [r7, #24]
 8000eb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f003 0203 	and.w	r2, r3, #3
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	f000 80ae 	beq.w	8001052 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	4b5d      	ldr	r3, [pc, #372]	; (8001070 <HAL_GPIO_Init+0x300>)
 8000efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000efe:	4a5c      	ldr	r2, [pc, #368]	; (8001070 <HAL_GPIO_Init+0x300>)
 8000f00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f04:	6453      	str	r3, [r2, #68]	; 0x44
 8000f06:	4b5a      	ldr	r3, [pc, #360]	; (8001070 <HAL_GPIO_Init+0x300>)
 8000f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f12:	4a58      	ldr	r2, [pc, #352]	; (8001074 <HAL_GPIO_Init+0x304>)
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	089b      	lsrs	r3, r3, #2
 8000f18:	3302      	adds	r3, #2
 8000f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	f003 0303 	and.w	r3, r3, #3
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	220f      	movs	r2, #15
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	4013      	ands	r3, r2
 8000f34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a4f      	ldr	r2, [pc, #316]	; (8001078 <HAL_GPIO_Init+0x308>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d025      	beq.n	8000f8a <HAL_GPIO_Init+0x21a>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a4e      	ldr	r2, [pc, #312]	; (800107c <HAL_GPIO_Init+0x30c>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d01f      	beq.n	8000f86 <HAL_GPIO_Init+0x216>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a4d      	ldr	r2, [pc, #308]	; (8001080 <HAL_GPIO_Init+0x310>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d019      	beq.n	8000f82 <HAL_GPIO_Init+0x212>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a4c      	ldr	r2, [pc, #304]	; (8001084 <HAL_GPIO_Init+0x314>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d013      	beq.n	8000f7e <HAL_GPIO_Init+0x20e>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a4b      	ldr	r2, [pc, #300]	; (8001088 <HAL_GPIO_Init+0x318>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d00d      	beq.n	8000f7a <HAL_GPIO_Init+0x20a>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a4a      	ldr	r2, [pc, #296]	; (800108c <HAL_GPIO_Init+0x31c>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d007      	beq.n	8000f76 <HAL_GPIO_Init+0x206>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a49      	ldr	r2, [pc, #292]	; (8001090 <HAL_GPIO_Init+0x320>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d101      	bne.n	8000f72 <HAL_GPIO_Init+0x202>
 8000f6e:	2306      	movs	r3, #6
 8000f70:	e00c      	b.n	8000f8c <HAL_GPIO_Init+0x21c>
 8000f72:	2307      	movs	r3, #7
 8000f74:	e00a      	b.n	8000f8c <HAL_GPIO_Init+0x21c>
 8000f76:	2305      	movs	r3, #5
 8000f78:	e008      	b.n	8000f8c <HAL_GPIO_Init+0x21c>
 8000f7a:	2304      	movs	r3, #4
 8000f7c:	e006      	b.n	8000f8c <HAL_GPIO_Init+0x21c>
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e004      	b.n	8000f8c <HAL_GPIO_Init+0x21c>
 8000f82:	2302      	movs	r3, #2
 8000f84:	e002      	b.n	8000f8c <HAL_GPIO_Init+0x21c>
 8000f86:	2301      	movs	r3, #1
 8000f88:	e000      	b.n	8000f8c <HAL_GPIO_Init+0x21c>
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	69fa      	ldr	r2, [r7, #28]
 8000f8e:	f002 0203 	and.w	r2, r2, #3
 8000f92:	0092      	lsls	r2, r2, #2
 8000f94:	4093      	lsls	r3, r2
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f9c:	4935      	ldr	r1, [pc, #212]	; (8001074 <HAL_GPIO_Init+0x304>)
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	089b      	lsrs	r3, r3, #2
 8000fa2:	3302      	adds	r3, #2
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000faa:	4b3a      	ldr	r3, [pc, #232]	; (8001094 <HAL_GPIO_Init+0x324>)
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d003      	beq.n	8000fce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fce:	4a31      	ldr	r2, [pc, #196]	; (8001094 <HAL_GPIO_Init+0x324>)
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fd4:	4b2f      	ldr	r3, [pc, #188]	; (8001094 <HAL_GPIO_Init+0x324>)
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d003      	beq.n	8000ff8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ff8:	4a26      	ldr	r2, [pc, #152]	; (8001094 <HAL_GPIO_Init+0x324>)
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000ffe:	4b25      	ldr	r3, [pc, #148]	; (8001094 <HAL_GPIO_Init+0x324>)
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	43db      	mvns	r3, r3
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	4013      	ands	r3, r2
 800100c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d003      	beq.n	8001022 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001022:	4a1c      	ldr	r2, [pc, #112]	; (8001094 <HAL_GPIO_Init+0x324>)
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001028:	4b1a      	ldr	r3, [pc, #104]	; (8001094 <HAL_GPIO_Init+0x324>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	43db      	mvns	r3, r3
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	4013      	ands	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d003      	beq.n	800104c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	4313      	orrs	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800104c:	4a11      	ldr	r2, [pc, #68]	; (8001094 <HAL_GPIO_Init+0x324>)
 800104e:	69bb      	ldr	r3, [r7, #24]
 8001050:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	3301      	adds	r3, #1
 8001056:	61fb      	str	r3, [r7, #28]
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	2b0f      	cmp	r3, #15
 800105c:	f67f ae96 	bls.w	8000d8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001060:	bf00      	nop
 8001062:	bf00      	nop
 8001064:	3724      	adds	r7, #36	; 0x24
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40023800 	.word	0x40023800
 8001074:	40013800 	.word	0x40013800
 8001078:	40020000 	.word	0x40020000
 800107c:	40020400 	.word	0x40020400
 8001080:	40020800 	.word	0x40020800
 8001084:	40020c00 	.word	0x40020c00
 8001088:	40021000 	.word	0x40021000
 800108c:	40021400 	.word	0x40021400
 8001090:	40021800 	.word	0x40021800
 8001094:	40013c00 	.word	0x40013c00

08001098 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	460b      	mov	r3, r1
 80010a2:	807b      	strh	r3, [r7, #2]
 80010a4:	4613      	mov	r3, r2
 80010a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010a8:	787b      	ldrb	r3, [r7, #1]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d003      	beq.n	80010b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010ae:	887a      	ldrh	r2, [r7, #2]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010b4:	e003      	b.n	80010be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	041a      	lsls	r2, r3, #16
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	619a      	str	r2, [r3, #24]
}
 80010be:	bf00      	nop
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
	...

080010cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d101      	bne.n	80010e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	e0cc      	b.n	800127a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010e0:	4b68      	ldr	r3, [pc, #416]	; (8001284 <HAL_RCC_ClockConfig+0x1b8>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 030f 	and.w	r3, r3, #15
 80010e8:	683a      	ldr	r2, [r7, #0]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d90c      	bls.n	8001108 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ee:	4b65      	ldr	r3, [pc, #404]	; (8001284 <HAL_RCC_ClockConfig+0x1b8>)
 80010f0:	683a      	ldr	r2, [r7, #0]
 80010f2:	b2d2      	uxtb	r2, r2
 80010f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010f6:	4b63      	ldr	r3, [pc, #396]	; (8001284 <HAL_RCC_ClockConfig+0x1b8>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 030f 	and.w	r3, r3, #15
 80010fe:	683a      	ldr	r2, [r7, #0]
 8001100:	429a      	cmp	r2, r3
 8001102:	d001      	beq.n	8001108 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	e0b8      	b.n	800127a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0302 	and.w	r3, r3, #2
 8001110:	2b00      	cmp	r3, #0
 8001112:	d020      	beq.n	8001156 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	2b00      	cmp	r3, #0
 800111e:	d005      	beq.n	800112c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001120:	4b59      	ldr	r3, [pc, #356]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	4a58      	ldr	r2, [pc, #352]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 8001126:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800112a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 0308 	and.w	r3, r3, #8
 8001134:	2b00      	cmp	r3, #0
 8001136:	d005      	beq.n	8001144 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001138:	4b53      	ldr	r3, [pc, #332]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	4a52      	ldr	r2, [pc, #328]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 800113e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001142:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001144:	4b50      	ldr	r3, [pc, #320]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	494d      	ldr	r1, [pc, #308]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 8001152:	4313      	orrs	r3, r2
 8001154:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	2b00      	cmp	r3, #0
 8001160:	d044      	beq.n	80011ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d107      	bne.n	800117a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800116a:	4b47      	ldr	r3, [pc, #284]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d119      	bne.n	80011aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e07f      	b.n	800127a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2b02      	cmp	r3, #2
 8001180:	d003      	beq.n	800118a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001186:	2b03      	cmp	r3, #3
 8001188:	d107      	bne.n	800119a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800118a:	4b3f      	ldr	r3, [pc, #252]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d109      	bne.n	80011aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e06f      	b.n	800127a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800119a:	4b3b      	ldr	r3, [pc, #236]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d101      	bne.n	80011aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e067      	b.n	800127a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011aa:	4b37      	ldr	r3, [pc, #220]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	f023 0203 	bic.w	r2, r3, #3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	4934      	ldr	r1, [pc, #208]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 80011b8:	4313      	orrs	r3, r2
 80011ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011bc:	f7ff fcea 	bl	8000b94 <HAL_GetTick>
 80011c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011c2:	e00a      	b.n	80011da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011c4:	f7ff fce6 	bl	8000b94 <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d901      	bls.n	80011da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e04f      	b.n	800127a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011da:	4b2b      	ldr	r3, [pc, #172]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f003 020c 	and.w	r2, r3, #12
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d1eb      	bne.n	80011c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011ec:	4b25      	ldr	r3, [pc, #148]	; (8001284 <HAL_RCC_ClockConfig+0x1b8>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 030f 	and.w	r3, r3, #15
 80011f4:	683a      	ldr	r2, [r7, #0]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d20c      	bcs.n	8001214 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011fa:	4b22      	ldr	r3, [pc, #136]	; (8001284 <HAL_RCC_ClockConfig+0x1b8>)
 80011fc:	683a      	ldr	r2, [r7, #0]
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001202:	4b20      	ldr	r3, [pc, #128]	; (8001284 <HAL_RCC_ClockConfig+0x1b8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 030f 	and.w	r3, r3, #15
 800120a:	683a      	ldr	r2, [r7, #0]
 800120c:	429a      	cmp	r2, r3
 800120e:	d001      	beq.n	8001214 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e032      	b.n	800127a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0304 	and.w	r3, r3, #4
 800121c:	2b00      	cmp	r3, #0
 800121e:	d008      	beq.n	8001232 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001220:	4b19      	ldr	r3, [pc, #100]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	4916      	ldr	r1, [pc, #88]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 800122e:	4313      	orrs	r3, r2
 8001230:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0308 	and.w	r3, r3, #8
 800123a:	2b00      	cmp	r3, #0
 800123c:	d009      	beq.n	8001252 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800123e:	4b12      	ldr	r3, [pc, #72]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	691b      	ldr	r3, [r3, #16]
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	490e      	ldr	r1, [pc, #56]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 800124e:	4313      	orrs	r3, r2
 8001250:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001252:	f000 f873 	bl	800133c <HAL_RCC_GetSysClockFreq>
 8001256:	4602      	mov	r2, r0
 8001258:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <HAL_RCC_ClockConfig+0x1bc>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	091b      	lsrs	r3, r3, #4
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	490a      	ldr	r1, [pc, #40]	; (800128c <HAL_RCC_ClockConfig+0x1c0>)
 8001264:	5ccb      	ldrb	r3, [r1, r3]
 8001266:	fa22 f303 	lsr.w	r3, r2, r3
 800126a:	4a09      	ldr	r2, [pc, #36]	; (8001290 <HAL_RCC_ClockConfig+0x1c4>)
 800126c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <HAL_RCC_ClockConfig+0x1c8>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff faea 	bl	800084c <HAL_InitTick>

  return HAL_OK;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40023c00 	.word	0x40023c00
 8001288:	40023800 	.word	0x40023800
 800128c:	08004f00 	.word	0x08004f00
 8001290:	20000000 	.word	0x20000000
 8001294:	20000004 	.word	0x20000004

08001298 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800129c:	4b03      	ldr	r3, [pc, #12]	; (80012ac <HAL_RCC_GetHCLKFreq+0x14>)
 800129e:	681b      	ldr	r3, [r3, #0]
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	20000000 	.word	0x20000000

080012b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80012b4:	f7ff fff0 	bl	8001298 <HAL_RCC_GetHCLKFreq>
 80012b8:	4602      	mov	r2, r0
 80012ba:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	0a9b      	lsrs	r3, r3, #10
 80012c0:	f003 0307 	and.w	r3, r3, #7
 80012c4:	4903      	ldr	r1, [pc, #12]	; (80012d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012c6:	5ccb      	ldrb	r3, [r1, r3]
 80012c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40023800 	.word	0x40023800
 80012d4:	08004f10 	.word	0x08004f10

080012d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	220f      	movs	r2, #15
 80012e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80012e8:	4b12      	ldr	r3, [pc, #72]	; (8001334 <HAL_RCC_GetClockConfig+0x5c>)
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	f003 0203 	and.w	r2, r3, #3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80012f4:	4b0f      	ldr	r3, [pc, #60]	; (8001334 <HAL_RCC_GetClockConfig+0x5c>)
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001300:	4b0c      	ldr	r3, [pc, #48]	; (8001334 <HAL_RCC_GetClockConfig+0x5c>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800130c:	4b09      	ldr	r3, [pc, #36]	; (8001334 <HAL_RCC_GetClockConfig+0x5c>)
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	08db      	lsrs	r3, r3, #3
 8001312:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800131a:	4b07      	ldr	r3, [pc, #28]	; (8001338 <HAL_RCC_GetClockConfig+0x60>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 020f 	and.w	r2, r3, #15
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	601a      	str	r2, [r3, #0]
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	40023800 	.word	0x40023800
 8001338:	40023c00 	.word	0x40023c00

0800133c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800133c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001340:	b0ae      	sub	sp, #184	; 0xb8
 8001342:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001344:	2300      	movs	r3, #0
 8001346:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800134a:	2300      	movs	r3, #0
 800134c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001350:	2300      	movs	r3, #0
 8001352:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001356:	2300      	movs	r3, #0
 8001358:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800135c:	2300      	movs	r3, #0
 800135e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001362:	4bcb      	ldr	r3, [pc, #812]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 030c 	and.w	r3, r3, #12
 800136a:	2b0c      	cmp	r3, #12
 800136c:	f200 8206 	bhi.w	800177c <HAL_RCC_GetSysClockFreq+0x440>
 8001370:	a201      	add	r2, pc, #4	; (adr r2, 8001378 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001376:	bf00      	nop
 8001378:	080013ad 	.word	0x080013ad
 800137c:	0800177d 	.word	0x0800177d
 8001380:	0800177d 	.word	0x0800177d
 8001384:	0800177d 	.word	0x0800177d
 8001388:	080013b5 	.word	0x080013b5
 800138c:	0800177d 	.word	0x0800177d
 8001390:	0800177d 	.word	0x0800177d
 8001394:	0800177d 	.word	0x0800177d
 8001398:	080013bd 	.word	0x080013bd
 800139c:	0800177d 	.word	0x0800177d
 80013a0:	0800177d 	.word	0x0800177d
 80013a4:	0800177d 	.word	0x0800177d
 80013a8:	080015ad 	.word	0x080015ad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013ac:	4bb9      	ldr	r3, [pc, #740]	; (8001694 <HAL_RCC_GetSysClockFreq+0x358>)
 80013ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80013b2:	e1e7      	b.n	8001784 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013b4:	4bb8      	ldr	r3, [pc, #736]	; (8001698 <HAL_RCC_GetSysClockFreq+0x35c>)
 80013b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80013ba:	e1e3      	b.n	8001784 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013bc:	4bb4      	ldr	r3, [pc, #720]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80013c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013c8:	4bb1      	ldr	r3, [pc, #708]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d071      	beq.n	80014b8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013d4:	4bae      	ldr	r3, [pc, #696]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	099b      	lsrs	r3, r3, #6
 80013da:	2200      	movs	r2, #0
 80013dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80013e0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80013e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80013e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80013f0:	2300      	movs	r3, #0
 80013f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80013f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80013fa:	4622      	mov	r2, r4
 80013fc:	462b      	mov	r3, r5
 80013fe:	f04f 0000 	mov.w	r0, #0
 8001402:	f04f 0100 	mov.w	r1, #0
 8001406:	0159      	lsls	r1, r3, #5
 8001408:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800140c:	0150      	lsls	r0, r2, #5
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4621      	mov	r1, r4
 8001414:	1a51      	subs	r1, r2, r1
 8001416:	6439      	str	r1, [r7, #64]	; 0x40
 8001418:	4629      	mov	r1, r5
 800141a:	eb63 0301 	sbc.w	r3, r3, r1
 800141e:	647b      	str	r3, [r7, #68]	; 0x44
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800142c:	4649      	mov	r1, r9
 800142e:	018b      	lsls	r3, r1, #6
 8001430:	4641      	mov	r1, r8
 8001432:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001436:	4641      	mov	r1, r8
 8001438:	018a      	lsls	r2, r1, #6
 800143a:	4641      	mov	r1, r8
 800143c:	1a51      	subs	r1, r2, r1
 800143e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001440:	4649      	mov	r1, r9
 8001442:	eb63 0301 	sbc.w	r3, r3, r1
 8001446:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001454:	4649      	mov	r1, r9
 8001456:	00cb      	lsls	r3, r1, #3
 8001458:	4641      	mov	r1, r8
 800145a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800145e:	4641      	mov	r1, r8
 8001460:	00ca      	lsls	r2, r1, #3
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	4603      	mov	r3, r0
 8001468:	4622      	mov	r2, r4
 800146a:	189b      	adds	r3, r3, r2
 800146c:	633b      	str	r3, [r7, #48]	; 0x30
 800146e:	462b      	mov	r3, r5
 8001470:	460a      	mov	r2, r1
 8001472:	eb42 0303 	adc.w	r3, r2, r3
 8001476:	637b      	str	r3, [r7, #52]	; 0x34
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	f04f 0300 	mov.w	r3, #0
 8001480:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001484:	4629      	mov	r1, r5
 8001486:	024b      	lsls	r3, r1, #9
 8001488:	4621      	mov	r1, r4
 800148a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800148e:	4621      	mov	r1, r4
 8001490:	024a      	lsls	r2, r1, #9
 8001492:	4610      	mov	r0, r2
 8001494:	4619      	mov	r1, r3
 8001496:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800149a:	2200      	movs	r2, #0
 800149c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80014a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80014a4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80014a8:	f7fe feb2 	bl	8000210 <__aeabi_uldivmod>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4613      	mov	r3, r2
 80014b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80014b6:	e067      	b.n	8001588 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014b8:	4b75      	ldr	r3, [pc, #468]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	099b      	lsrs	r3, r3, #6
 80014be:	2200      	movs	r2, #0
 80014c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80014c4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80014c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80014cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80014d2:	2300      	movs	r3, #0
 80014d4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80014d6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80014da:	4622      	mov	r2, r4
 80014dc:	462b      	mov	r3, r5
 80014de:	f04f 0000 	mov.w	r0, #0
 80014e2:	f04f 0100 	mov.w	r1, #0
 80014e6:	0159      	lsls	r1, r3, #5
 80014e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014ec:	0150      	lsls	r0, r2, #5
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	4621      	mov	r1, r4
 80014f4:	1a51      	subs	r1, r2, r1
 80014f6:	62b9      	str	r1, [r7, #40]	; 0x28
 80014f8:	4629      	mov	r1, r5
 80014fa:	eb63 0301 	sbc.w	r3, r3, r1
 80014fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001500:	f04f 0200 	mov.w	r2, #0
 8001504:	f04f 0300 	mov.w	r3, #0
 8001508:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800150c:	4649      	mov	r1, r9
 800150e:	018b      	lsls	r3, r1, #6
 8001510:	4641      	mov	r1, r8
 8001512:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001516:	4641      	mov	r1, r8
 8001518:	018a      	lsls	r2, r1, #6
 800151a:	4641      	mov	r1, r8
 800151c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001520:	4649      	mov	r1, r9
 8001522:	eb63 0b01 	sbc.w	fp, r3, r1
 8001526:	f04f 0200 	mov.w	r2, #0
 800152a:	f04f 0300 	mov.w	r3, #0
 800152e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001532:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001536:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800153a:	4692      	mov	sl, r2
 800153c:	469b      	mov	fp, r3
 800153e:	4623      	mov	r3, r4
 8001540:	eb1a 0303 	adds.w	r3, sl, r3
 8001544:	623b      	str	r3, [r7, #32]
 8001546:	462b      	mov	r3, r5
 8001548:	eb4b 0303 	adc.w	r3, fp, r3
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
 800154e:	f04f 0200 	mov.w	r2, #0
 8001552:	f04f 0300 	mov.w	r3, #0
 8001556:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800155a:	4629      	mov	r1, r5
 800155c:	028b      	lsls	r3, r1, #10
 800155e:	4621      	mov	r1, r4
 8001560:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001564:	4621      	mov	r1, r4
 8001566:	028a      	lsls	r2, r1, #10
 8001568:	4610      	mov	r0, r2
 800156a:	4619      	mov	r1, r3
 800156c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001570:	2200      	movs	r2, #0
 8001572:	673b      	str	r3, [r7, #112]	; 0x70
 8001574:	677a      	str	r2, [r7, #116]	; 0x74
 8001576:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800157a:	f7fe fe49 	bl	8000210 <__aeabi_uldivmod>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4613      	mov	r3, r2
 8001584:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001588:	4b41      	ldr	r3, [pc, #260]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	0c1b      	lsrs	r3, r3, #16
 800158e:	f003 0303 	and.w	r3, r3, #3
 8001592:	3301      	adds	r3, #1
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800159a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800159e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80015a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80015aa:	e0eb      	b.n	8001784 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015ac:	4b38      	ldr	r3, [pc, #224]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015b8:	4b35      	ldr	r3, [pc, #212]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d06b      	beq.n	800169c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015c4:	4b32      	ldr	r3, [pc, #200]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	099b      	lsrs	r3, r3, #6
 80015ca:	2200      	movs	r2, #0
 80015cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80015ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80015d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015d6:	663b      	str	r3, [r7, #96]	; 0x60
 80015d8:	2300      	movs	r3, #0
 80015da:	667b      	str	r3, [r7, #100]	; 0x64
 80015dc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80015e0:	4622      	mov	r2, r4
 80015e2:	462b      	mov	r3, r5
 80015e4:	f04f 0000 	mov.w	r0, #0
 80015e8:	f04f 0100 	mov.w	r1, #0
 80015ec:	0159      	lsls	r1, r3, #5
 80015ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015f2:	0150      	lsls	r0, r2, #5
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4621      	mov	r1, r4
 80015fa:	1a51      	subs	r1, r2, r1
 80015fc:	61b9      	str	r1, [r7, #24]
 80015fe:	4629      	mov	r1, r5
 8001600:	eb63 0301 	sbc.w	r3, r3, r1
 8001604:	61fb      	str	r3, [r7, #28]
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	f04f 0300 	mov.w	r3, #0
 800160e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001612:	4659      	mov	r1, fp
 8001614:	018b      	lsls	r3, r1, #6
 8001616:	4651      	mov	r1, sl
 8001618:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800161c:	4651      	mov	r1, sl
 800161e:	018a      	lsls	r2, r1, #6
 8001620:	4651      	mov	r1, sl
 8001622:	ebb2 0801 	subs.w	r8, r2, r1
 8001626:	4659      	mov	r1, fp
 8001628:	eb63 0901 	sbc.w	r9, r3, r1
 800162c:	f04f 0200 	mov.w	r2, #0
 8001630:	f04f 0300 	mov.w	r3, #0
 8001634:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001638:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800163c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001640:	4690      	mov	r8, r2
 8001642:	4699      	mov	r9, r3
 8001644:	4623      	mov	r3, r4
 8001646:	eb18 0303 	adds.w	r3, r8, r3
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	462b      	mov	r3, r5
 800164e:	eb49 0303 	adc.w	r3, r9, r3
 8001652:	617b      	str	r3, [r7, #20]
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001660:	4629      	mov	r1, r5
 8001662:	024b      	lsls	r3, r1, #9
 8001664:	4621      	mov	r1, r4
 8001666:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800166a:	4621      	mov	r1, r4
 800166c:	024a      	lsls	r2, r1, #9
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001676:	2200      	movs	r2, #0
 8001678:	65bb      	str	r3, [r7, #88]	; 0x58
 800167a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800167c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001680:	f7fe fdc6 	bl	8000210 <__aeabi_uldivmod>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4613      	mov	r3, r2
 800168a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800168e:	e065      	b.n	800175c <HAL_RCC_GetSysClockFreq+0x420>
 8001690:	40023800 	.word	0x40023800
 8001694:	00f42400 	.word	0x00f42400
 8001698:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800169c:	4b3d      	ldr	r3, [pc, #244]	; (8001794 <HAL_RCC_GetSysClockFreq+0x458>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	099b      	lsrs	r3, r3, #6
 80016a2:	2200      	movs	r2, #0
 80016a4:	4618      	mov	r0, r3
 80016a6:	4611      	mov	r1, r2
 80016a8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016ac:	653b      	str	r3, [r7, #80]	; 0x50
 80016ae:	2300      	movs	r3, #0
 80016b0:	657b      	str	r3, [r7, #84]	; 0x54
 80016b2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80016b6:	4642      	mov	r2, r8
 80016b8:	464b      	mov	r3, r9
 80016ba:	f04f 0000 	mov.w	r0, #0
 80016be:	f04f 0100 	mov.w	r1, #0
 80016c2:	0159      	lsls	r1, r3, #5
 80016c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016c8:	0150      	lsls	r0, r2, #5
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4641      	mov	r1, r8
 80016d0:	1a51      	subs	r1, r2, r1
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	4649      	mov	r1, r9
 80016d6:	eb63 0301 	sbc.w	r3, r3, r1
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	f04f 0300 	mov.w	r3, #0
 80016e4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80016e8:	4659      	mov	r1, fp
 80016ea:	018b      	lsls	r3, r1, #6
 80016ec:	4651      	mov	r1, sl
 80016ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016f2:	4651      	mov	r1, sl
 80016f4:	018a      	lsls	r2, r1, #6
 80016f6:	4651      	mov	r1, sl
 80016f8:	1a54      	subs	r4, r2, r1
 80016fa:	4659      	mov	r1, fp
 80016fc:	eb63 0501 	sbc.w	r5, r3, r1
 8001700:	f04f 0200 	mov.w	r2, #0
 8001704:	f04f 0300 	mov.w	r3, #0
 8001708:	00eb      	lsls	r3, r5, #3
 800170a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800170e:	00e2      	lsls	r2, r4, #3
 8001710:	4614      	mov	r4, r2
 8001712:	461d      	mov	r5, r3
 8001714:	4643      	mov	r3, r8
 8001716:	18e3      	adds	r3, r4, r3
 8001718:	603b      	str	r3, [r7, #0]
 800171a:	464b      	mov	r3, r9
 800171c:	eb45 0303 	adc.w	r3, r5, r3
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	f04f 0200 	mov.w	r2, #0
 8001726:	f04f 0300 	mov.w	r3, #0
 800172a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800172e:	4629      	mov	r1, r5
 8001730:	028b      	lsls	r3, r1, #10
 8001732:	4621      	mov	r1, r4
 8001734:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001738:	4621      	mov	r1, r4
 800173a:	028a      	lsls	r2, r1, #10
 800173c:	4610      	mov	r0, r2
 800173e:	4619      	mov	r1, r3
 8001740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001744:	2200      	movs	r2, #0
 8001746:	64bb      	str	r3, [r7, #72]	; 0x48
 8001748:	64fa      	str	r2, [r7, #76]	; 0x4c
 800174a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800174e:	f7fe fd5f 	bl	8000210 <__aeabi_uldivmod>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4613      	mov	r3, r2
 8001758:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800175c:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <HAL_RCC_GetSysClockFreq+0x458>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	0f1b      	lsrs	r3, r3, #28
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800176a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800176e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001772:	fbb2 f3f3 	udiv	r3, r2, r3
 8001776:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800177a:	e003      	b.n	8001784 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800177c:	4b06      	ldr	r3, [pc, #24]	; (8001798 <HAL_RCC_GetSysClockFreq+0x45c>)
 800177e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001782:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001784:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001788:	4618      	mov	r0, r3
 800178a:	37b8      	adds	r7, #184	; 0xb8
 800178c:	46bd      	mov	sp, r7
 800178e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800
 8001798:	00f42400 	.word	0x00f42400

0800179c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d101      	bne.n	80017ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e28d      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	f000 8083 	beq.w	80018c2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80017bc:	4b94      	ldr	r3, [pc, #592]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f003 030c 	and.w	r3, r3, #12
 80017c4:	2b04      	cmp	r3, #4
 80017c6:	d019      	beq.n	80017fc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80017c8:	4b91      	ldr	r3, [pc, #580]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80017d0:	2b08      	cmp	r3, #8
 80017d2:	d106      	bne.n	80017e2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80017d4:	4b8e      	ldr	r3, [pc, #568]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017e0:	d00c      	beq.n	80017fc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017e2:	4b8b      	ldr	r3, [pc, #556]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80017ea:	2b0c      	cmp	r3, #12
 80017ec:	d112      	bne.n	8001814 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017ee:	4b88      	ldr	r3, [pc, #544]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017fa:	d10b      	bne.n	8001814 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017fc:	4b84      	ldr	r3, [pc, #528]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001804:	2b00      	cmp	r3, #0
 8001806:	d05b      	beq.n	80018c0 <HAL_RCC_OscConfig+0x124>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d157      	bne.n	80018c0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e25a      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800181c:	d106      	bne.n	800182c <HAL_RCC_OscConfig+0x90>
 800181e:	4b7c      	ldr	r3, [pc, #496]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a7b      	ldr	r2, [pc, #492]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001824:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001828:	6013      	str	r3, [r2, #0]
 800182a:	e01d      	b.n	8001868 <HAL_RCC_OscConfig+0xcc>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001834:	d10c      	bne.n	8001850 <HAL_RCC_OscConfig+0xb4>
 8001836:	4b76      	ldr	r3, [pc, #472]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a75      	ldr	r2, [pc, #468]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800183c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001840:	6013      	str	r3, [r2, #0]
 8001842:	4b73      	ldr	r3, [pc, #460]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a72      	ldr	r2, [pc, #456]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001848:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	e00b      	b.n	8001868 <HAL_RCC_OscConfig+0xcc>
 8001850:	4b6f      	ldr	r3, [pc, #444]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a6e      	ldr	r2, [pc, #440]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001856:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800185a:	6013      	str	r3, [r2, #0]
 800185c:	4b6c      	ldr	r3, [pc, #432]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a6b      	ldr	r2, [pc, #428]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001862:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d013      	beq.n	8001898 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001870:	f7ff f990 	bl	8000b94 <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001878:	f7ff f98c 	bl	8000b94 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b64      	cmp	r3, #100	; 0x64
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e21f      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800188a:	4b61      	ldr	r3, [pc, #388]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d0f0      	beq.n	8001878 <HAL_RCC_OscConfig+0xdc>
 8001896:	e014      	b.n	80018c2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001898:	f7ff f97c 	bl	8000b94 <HAL_GetTick>
 800189c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018a0:	f7ff f978 	bl	8000b94 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b64      	cmp	r3, #100	; 0x64
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e20b      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018b2:	4b57      	ldr	r3, [pc, #348]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1f0      	bne.n	80018a0 <HAL_RCC_OscConfig+0x104>
 80018be:	e000      	b.n	80018c2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d06f      	beq.n	80019ae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80018ce:	4b50      	ldr	r3, [pc, #320]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	f003 030c 	and.w	r3, r3, #12
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d017      	beq.n	800190a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80018da:	4b4d      	ldr	r3, [pc, #308]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80018e2:	2b08      	cmp	r3, #8
 80018e4:	d105      	bne.n	80018f2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80018e6:	4b4a      	ldr	r3, [pc, #296]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d00b      	beq.n	800190a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018f2:	4b47      	ldr	r3, [pc, #284]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80018fa:	2b0c      	cmp	r3, #12
 80018fc:	d11c      	bne.n	8001938 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018fe:	4b44      	ldr	r3, [pc, #272]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d116      	bne.n	8001938 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800190a:	4b41      	ldr	r3, [pc, #260]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d005      	beq.n	8001922 <HAL_RCC_OscConfig+0x186>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d001      	beq.n	8001922 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e1d3      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001922:	4b3b      	ldr	r3, [pc, #236]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	4937      	ldr	r1, [pc, #220]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001932:	4313      	orrs	r3, r2
 8001934:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001936:	e03a      	b.n	80019ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d020      	beq.n	8001982 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001940:	4b34      	ldr	r3, [pc, #208]	; (8001a14 <HAL_RCC_OscConfig+0x278>)
 8001942:	2201      	movs	r2, #1
 8001944:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001946:	f7ff f925 	bl	8000b94 <HAL_GetTick>
 800194a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800194c:	e008      	b.n	8001960 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800194e:	f7ff f921 	bl	8000b94 <HAL_GetTick>
 8001952:	4602      	mov	r2, r0
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	2b02      	cmp	r3, #2
 800195a:	d901      	bls.n	8001960 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e1b4      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001960:	4b2b      	ldr	r3, [pc, #172]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0302 	and.w	r3, r3, #2
 8001968:	2b00      	cmp	r3, #0
 800196a:	d0f0      	beq.n	800194e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196c:	4b28      	ldr	r3, [pc, #160]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	691b      	ldr	r3, [r3, #16]
 8001978:	00db      	lsls	r3, r3, #3
 800197a:	4925      	ldr	r1, [pc, #148]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800197c:	4313      	orrs	r3, r2
 800197e:	600b      	str	r3, [r1, #0]
 8001980:	e015      	b.n	80019ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001982:	4b24      	ldr	r3, [pc, #144]	; (8001a14 <HAL_RCC_OscConfig+0x278>)
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001988:	f7ff f904 	bl	8000b94 <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001990:	f7ff f900 	bl	8000b94 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e193      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a2:	4b1b      	ldr	r3, [pc, #108]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f0      	bne.n	8001990 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0308 	and.w	r3, r3, #8
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d036      	beq.n	8001a28 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d016      	beq.n	80019f0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019c2:	4b15      	ldr	r3, [pc, #84]	; (8001a18 <HAL_RCC_OscConfig+0x27c>)
 80019c4:	2201      	movs	r2, #1
 80019c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c8:	f7ff f8e4 	bl	8000b94 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019d0:	f7ff f8e0 	bl	8000b94 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e173      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e2:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80019e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d0f0      	beq.n	80019d0 <HAL_RCC_OscConfig+0x234>
 80019ee:	e01b      	b.n	8001a28 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019f0:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <HAL_RCC_OscConfig+0x27c>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019f6:	f7ff f8cd 	bl	8000b94 <HAL_GetTick>
 80019fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019fc:	e00e      	b.n	8001a1c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019fe:	f7ff f8c9 	bl	8000b94 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d907      	bls.n	8001a1c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e15c      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
 8001a10:	40023800 	.word	0x40023800
 8001a14:	42470000 	.word	0x42470000
 8001a18:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a1c:	4b8a      	ldr	r3, [pc, #552]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001a1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1ea      	bne.n	80019fe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0304 	and.w	r3, r3, #4
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f000 8097 	beq.w	8001b64 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a36:	2300      	movs	r3, #0
 8001a38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a3a:	4b83      	ldr	r3, [pc, #524]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d10f      	bne.n	8001a66 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	4b7f      	ldr	r3, [pc, #508]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	4a7e      	ldr	r2, [pc, #504]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001a50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a54:	6413      	str	r3, [r2, #64]	; 0x40
 8001a56:	4b7c      	ldr	r3, [pc, #496]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a62:	2301      	movs	r3, #1
 8001a64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a66:	4b79      	ldr	r3, [pc, #484]	; (8001c4c <HAL_RCC_OscConfig+0x4b0>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d118      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a72:	4b76      	ldr	r3, [pc, #472]	; (8001c4c <HAL_RCC_OscConfig+0x4b0>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a75      	ldr	r2, [pc, #468]	; (8001c4c <HAL_RCC_OscConfig+0x4b0>)
 8001a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a7e:	f7ff f889 	bl	8000b94 <HAL_GetTick>
 8001a82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a84:	e008      	b.n	8001a98 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a86:	f7ff f885 	bl	8000b94 <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e118      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a98:	4b6c      	ldr	r3, [pc, #432]	; (8001c4c <HAL_RCC_OscConfig+0x4b0>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0f0      	beq.n	8001a86 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d106      	bne.n	8001aba <HAL_RCC_OscConfig+0x31e>
 8001aac:	4b66      	ldr	r3, [pc, #408]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ab0:	4a65      	ldr	r2, [pc, #404]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	6713      	str	r3, [r2, #112]	; 0x70
 8001ab8:	e01c      	b.n	8001af4 <HAL_RCC_OscConfig+0x358>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	2b05      	cmp	r3, #5
 8001ac0:	d10c      	bne.n	8001adc <HAL_RCC_OscConfig+0x340>
 8001ac2:	4b61      	ldr	r3, [pc, #388]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ac6:	4a60      	ldr	r2, [pc, #384]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ac8:	f043 0304 	orr.w	r3, r3, #4
 8001acc:	6713      	str	r3, [r2, #112]	; 0x70
 8001ace:	4b5e      	ldr	r3, [pc, #376]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ad2:	4a5d      	ldr	r2, [pc, #372]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6713      	str	r3, [r2, #112]	; 0x70
 8001ada:	e00b      	b.n	8001af4 <HAL_RCC_OscConfig+0x358>
 8001adc:	4b5a      	ldr	r3, [pc, #360]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ae0:	4a59      	ldr	r2, [pc, #356]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ae2:	f023 0301 	bic.w	r3, r3, #1
 8001ae6:	6713      	str	r3, [r2, #112]	; 0x70
 8001ae8:	4b57      	ldr	r3, [pc, #348]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aec:	4a56      	ldr	r2, [pc, #344]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001aee:	f023 0304 	bic.w	r3, r3, #4
 8001af2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d015      	beq.n	8001b28 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001afc:	f7ff f84a 	bl	8000b94 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b02:	e00a      	b.n	8001b1a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b04:	f7ff f846 	bl	8000b94 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e0d7      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b1a:	4b4b      	ldr	r3, [pc, #300]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d0ee      	beq.n	8001b04 <HAL_RCC_OscConfig+0x368>
 8001b26:	e014      	b.n	8001b52 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b28:	f7ff f834 	bl	8000b94 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b2e:	e00a      	b.n	8001b46 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b30:	f7ff f830 	bl	8000b94 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e0c1      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b46:	4b40      	ldr	r3, [pc, #256]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1ee      	bne.n	8001b30 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b52:	7dfb      	ldrb	r3, [r7, #23]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d105      	bne.n	8001b64 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b58:	4b3b      	ldr	r3, [pc, #236]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5c:	4a3a      	ldr	r2, [pc, #232]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001b5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b62:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	f000 80ad 	beq.w	8001cc8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b6e:	4b36      	ldr	r3, [pc, #216]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f003 030c 	and.w	r3, r3, #12
 8001b76:	2b08      	cmp	r3, #8
 8001b78:	d060      	beq.n	8001c3c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d145      	bne.n	8001c0e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b82:	4b33      	ldr	r3, [pc, #204]	; (8001c50 <HAL_RCC_OscConfig+0x4b4>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b88:	f7ff f804 	bl	8000b94 <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b90:	f7ff f800 	bl	8000b94 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e093      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba2:	4b29      	ldr	r3, [pc, #164]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f0      	bne.n	8001b90 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	69da      	ldr	r2, [r3, #28]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	431a      	orrs	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbc:	019b      	lsls	r3, r3, #6
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc4:	085b      	lsrs	r3, r3, #1
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	041b      	lsls	r3, r3, #16
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd0:	061b      	lsls	r3, r3, #24
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd8:	071b      	lsls	r3, r3, #28
 8001bda:	491b      	ldr	r1, [pc, #108]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001be0:	4b1b      	ldr	r3, [pc, #108]	; (8001c50 <HAL_RCC_OscConfig+0x4b4>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be6:	f7fe ffd5 	bl	8000b94 <HAL_GetTick>
 8001bea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bec:	e008      	b.n	8001c00 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bee:	f7fe ffd1 	bl	8000b94 <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e064      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0f0      	beq.n	8001bee <HAL_RCC_OscConfig+0x452>
 8001c0c:	e05c      	b.n	8001cc8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c0e:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <HAL_RCC_OscConfig+0x4b4>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c14:	f7fe ffbe 	bl	8000b94 <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c1c:	f7fe ffba 	bl	8000b94 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e04d      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c2e:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_OscConfig+0x480>
 8001c3a:	e045      	b.n	8001cc8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d107      	bne.n	8001c54 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e040      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	40007000 	.word	0x40007000
 8001c50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c54:	4b1f      	ldr	r3, [pc, #124]	; (8001cd4 <HAL_RCC_OscConfig+0x538>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d030      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d129      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d122      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001c84:	4013      	ands	r3, r2
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001c8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d119      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c9a:	085b      	lsrs	r3, r3, #1
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d10f      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d107      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d001      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40023800 	.word	0x40023800

08001cd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e041      	b.n	8001d6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d106      	bne.n	8001d04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f839 	bl	8001d76 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2202      	movs	r2, #2
 8001d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	3304      	adds	r3, #4
 8001d14:	4619      	mov	r1, r3
 8001d16:	4610      	mov	r0, r2
 8001d18:	f000 f9d8 	bl	80020cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d76:	b480      	push	{r7}
 8001d78:	b083      	sub	sp, #12
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
	...

08001d8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d001      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e04e      	b.n	8001e42 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2202      	movs	r2, #2
 8001da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	68da      	ldr	r2, [r3, #12]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 0201 	orr.w	r2, r2, #1
 8001dba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a23      	ldr	r2, [pc, #140]	; (8001e50 <HAL_TIM_Base_Start_IT+0xc4>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d022      	beq.n	8001e0c <HAL_TIM_Base_Start_IT+0x80>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dce:	d01d      	beq.n	8001e0c <HAL_TIM_Base_Start_IT+0x80>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a1f      	ldr	r2, [pc, #124]	; (8001e54 <HAL_TIM_Base_Start_IT+0xc8>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d018      	beq.n	8001e0c <HAL_TIM_Base_Start_IT+0x80>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a1e      	ldr	r2, [pc, #120]	; (8001e58 <HAL_TIM_Base_Start_IT+0xcc>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d013      	beq.n	8001e0c <HAL_TIM_Base_Start_IT+0x80>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a1c      	ldr	r2, [pc, #112]	; (8001e5c <HAL_TIM_Base_Start_IT+0xd0>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d00e      	beq.n	8001e0c <HAL_TIM_Base_Start_IT+0x80>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a1b      	ldr	r2, [pc, #108]	; (8001e60 <HAL_TIM_Base_Start_IT+0xd4>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d009      	beq.n	8001e0c <HAL_TIM_Base_Start_IT+0x80>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a19      	ldr	r2, [pc, #100]	; (8001e64 <HAL_TIM_Base_Start_IT+0xd8>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d004      	beq.n	8001e0c <HAL_TIM_Base_Start_IT+0x80>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a18      	ldr	r2, [pc, #96]	; (8001e68 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d111      	bne.n	8001e30 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2b06      	cmp	r3, #6
 8001e1c:	d010      	beq.n	8001e40 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f042 0201 	orr.w	r2, r2, #1
 8001e2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e2e:	e007      	b.n	8001e40 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f042 0201 	orr.w	r2, r2, #1
 8001e3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3714      	adds	r7, #20
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	40010000 	.word	0x40010000
 8001e54:	40000400 	.word	0x40000400
 8001e58:	40000800 	.word	0x40000800
 8001e5c:	40000c00 	.word	0x40000c00
 8001e60:	40010400 	.word	0x40010400
 8001e64:	40014000 	.word	0x40014000
 8001e68:	40001800 	.word	0x40001800

08001e6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d122      	bne.n	8001ec8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f003 0302 	and.w	r3, r3, #2
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	d11b      	bne.n	8001ec8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f06f 0202 	mvn.w	r2, #2
 8001e98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	f003 0303 	and.w	r3, r3, #3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 f8ee 	bl	8002090 <HAL_TIM_IC_CaptureCallback>
 8001eb4:	e005      	b.n	8001ec2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f8e0 	bl	800207c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 f8f1 	bl	80020a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	f003 0304 	and.w	r3, r3, #4
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d122      	bne.n	8001f1c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	2b04      	cmp	r3, #4
 8001ee2:	d11b      	bne.n	8001f1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f06f 0204 	mvn.w	r2, #4
 8001eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2202      	movs	r2, #2
 8001ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	699b      	ldr	r3, [r3, #24]
 8001efa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f8c4 	bl	8002090 <HAL_TIM_IC_CaptureCallback>
 8001f08:	e005      	b.n	8001f16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f8b6 	bl	800207c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 f8c7 	bl	80020a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	f003 0308 	and.w	r3, r3, #8
 8001f26:	2b08      	cmp	r3, #8
 8001f28:	d122      	bne.n	8001f70 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	f003 0308 	and.w	r3, r3, #8
 8001f34:	2b08      	cmp	r3, #8
 8001f36:	d11b      	bne.n	8001f70 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f06f 0208 	mvn.w	r2, #8
 8001f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2204      	movs	r2, #4
 8001f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	f003 0303 	and.w	r3, r3, #3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f89a 	bl	8002090 <HAL_TIM_IC_CaptureCallback>
 8001f5c:	e005      	b.n	8001f6a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f88c 	bl	800207c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f000 f89d 	bl	80020a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	f003 0310 	and.w	r3, r3, #16
 8001f7a:	2b10      	cmp	r3, #16
 8001f7c:	d122      	bne.n	8001fc4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	f003 0310 	and.w	r3, r3, #16
 8001f88:	2b10      	cmp	r3, #16
 8001f8a:	d11b      	bne.n	8001fc4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f06f 0210 	mvn.w	r2, #16
 8001f94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2208      	movs	r2, #8
 8001f9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f870 	bl	8002090 <HAL_TIM_IC_CaptureCallback>
 8001fb0:	e005      	b.n	8001fbe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f862 	bl	800207c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f000 f873 	bl	80020a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d10e      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d107      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f06f 0201 	mvn.w	r2, #1
 8001fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f7fe fbee 	bl	80007cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ffa:	2b80      	cmp	r3, #128	; 0x80
 8001ffc:	d10e      	bne.n	800201c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002008:	2b80      	cmp	r3, #128	; 0x80
 800200a:	d107      	bne.n	800201c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 f902 	bl	8002220 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002026:	2b40      	cmp	r3, #64	; 0x40
 8002028:	d10e      	bne.n	8002048 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002034:	2b40      	cmp	r3, #64	; 0x40
 8002036:	d107      	bne.n	8002048 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f838 	bl	80020b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	f003 0320 	and.w	r3, r3, #32
 8002052:	2b20      	cmp	r3, #32
 8002054:	d10e      	bne.n	8002074 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	f003 0320 	and.w	r3, r3, #32
 8002060:	2b20      	cmp	r3, #32
 8002062:	d107      	bne.n	8002074 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f06f 0220 	mvn.w	r2, #32
 800206c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 f8cc 	bl	800220c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002074:	bf00      	nop
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a40      	ldr	r2, [pc, #256]	; (80021e0 <TIM_Base_SetConfig+0x114>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d013      	beq.n	800210c <TIM_Base_SetConfig+0x40>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ea:	d00f      	beq.n	800210c <TIM_Base_SetConfig+0x40>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a3d      	ldr	r2, [pc, #244]	; (80021e4 <TIM_Base_SetConfig+0x118>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d00b      	beq.n	800210c <TIM_Base_SetConfig+0x40>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a3c      	ldr	r2, [pc, #240]	; (80021e8 <TIM_Base_SetConfig+0x11c>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d007      	beq.n	800210c <TIM_Base_SetConfig+0x40>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a3b      	ldr	r2, [pc, #236]	; (80021ec <TIM_Base_SetConfig+0x120>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d003      	beq.n	800210c <TIM_Base_SetConfig+0x40>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a3a      	ldr	r2, [pc, #232]	; (80021f0 <TIM_Base_SetConfig+0x124>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d108      	bne.n	800211e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002112:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	4313      	orrs	r3, r2
 800211c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a2f      	ldr	r2, [pc, #188]	; (80021e0 <TIM_Base_SetConfig+0x114>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d02b      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800212c:	d027      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a2c      	ldr	r2, [pc, #176]	; (80021e4 <TIM_Base_SetConfig+0x118>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d023      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a2b      	ldr	r2, [pc, #172]	; (80021e8 <TIM_Base_SetConfig+0x11c>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d01f      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a2a      	ldr	r2, [pc, #168]	; (80021ec <TIM_Base_SetConfig+0x120>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d01b      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a29      	ldr	r2, [pc, #164]	; (80021f0 <TIM_Base_SetConfig+0x124>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d017      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a28      	ldr	r2, [pc, #160]	; (80021f4 <TIM_Base_SetConfig+0x128>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d013      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a27      	ldr	r2, [pc, #156]	; (80021f8 <TIM_Base_SetConfig+0x12c>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d00f      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a26      	ldr	r2, [pc, #152]	; (80021fc <TIM_Base_SetConfig+0x130>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d00b      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a25      	ldr	r2, [pc, #148]	; (8002200 <TIM_Base_SetConfig+0x134>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d007      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a24      	ldr	r2, [pc, #144]	; (8002204 <TIM_Base_SetConfig+0x138>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d003      	beq.n	800217e <TIM_Base_SetConfig+0xb2>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a23      	ldr	r2, [pc, #140]	; (8002208 <TIM_Base_SetConfig+0x13c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d108      	bne.n	8002190 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002184:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	4313      	orrs	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	695b      	ldr	r3, [r3, #20]
 800219a:	4313      	orrs	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4a0a      	ldr	r2, [pc, #40]	; (80021e0 <TIM_Base_SetConfig+0x114>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d003      	beq.n	80021c4 <TIM_Base_SetConfig+0xf8>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a0c      	ldr	r2, [pc, #48]	; (80021f0 <TIM_Base_SetConfig+0x124>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d103      	bne.n	80021cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	691a      	ldr	r2, [r3, #16]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2201      	movs	r2, #1
 80021d0:	615a      	str	r2, [r3, #20]
}
 80021d2:	bf00      	nop
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	40010000 	.word	0x40010000
 80021e4:	40000400 	.word	0x40000400
 80021e8:	40000800 	.word	0x40000800
 80021ec:	40000c00 	.word	0x40000c00
 80021f0:	40010400 	.word	0x40010400
 80021f4:	40014000 	.word	0x40014000
 80021f8:	40014400 	.word	0x40014400
 80021fc:	40014800 	.word	0x40014800
 8002200:	40001800 	.word	0x40001800
 8002204:	40001c00 	.word	0x40001c00
 8002208:	40002000 	.word	0x40002000

0800220c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f103 0208 	add.w	r2, r3, #8
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f04f 32ff 	mov.w	r2, #4294967295
 800224c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f103 0208 	add.w	r2, r3, #8
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f103 0208 	add.w	r2, r3, #8
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002282:	bf00      	nop
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800228e:	b480      	push	{r7}
 8002290:	b085      	sub	sp, #20
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
 8002296:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a4:	d103      	bne.n	80022ae <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	e00c      	b.n	80022c8 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	3308      	adds	r3, #8
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	e002      	b.n	80022bc <vListInsert+0x2e>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d2f6      	bcs.n	80022b6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	683a      	ldr	r2, [r7, #0]
 80022e2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	1c5a      	adds	r2, r3, #1
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	601a      	str	r2, [r3, #0]
}
 80022f4:	bf00      	nop
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	691b      	ldr	r3, [r3, #16]
 800230c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6892      	ldr	r2, [r2, #8]
 8002316:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	6852      	ldr	r2, [r2, #4]
 8002320:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	429a      	cmp	r2, r3
 800232a:	d103      	bne.n	8002334 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	1e5a      	subs	r2, r3, #1
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
}
 8002348:	4618      	mov	r0, r3
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b086      	sub	sp, #24
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800235e:	2301      	movs	r3, #1
 8002360:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d10a      	bne.n	8002382 <xQueueGenericReset+0x2e>
        __asm volatile
 800236c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002370:	f383 8811 	msr	BASEPRI, r3
 8002374:	f3bf 8f6f 	isb	sy
 8002378:	f3bf 8f4f 	dsb	sy
 800237c:	60fb      	str	r3, [r7, #12]
    }
 800237e:	bf00      	nop
 8002380:	e7fe      	b.n	8002380 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d052      	beq.n	800242e <xQueueGenericReset+0xda>
        ( pxQueue->uxLength >= 1U ) &&
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 800238c:	2b00      	cmp	r3, #0
 800238e:	d04e      	beq.n	800242e <xQueueGenericReset+0xda>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002398:	2100      	movs	r1, #0
 800239a:	fba3 2302 	umull	r2, r3, r3, r2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d000      	beq.n	80023a4 <xQueueGenericReset+0x50>
 80023a2:	2101      	movs	r1, #1
 80023a4:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d141      	bne.n	800242e <xQueueGenericReset+0xda>
    {
        taskENTER_CRITICAL();
 80023aa:	f001 fd7d 	bl	8003ea8 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b6:	6939      	ldr	r1, [r7, #16]
 80023b8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80023ba:	fb01 f303 	mul.w	r3, r1, r3
 80023be:	441a      	add	r2, r3
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	2200      	movs	r2, #0
 80023c8:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023da:	3b01      	subs	r3, #1
 80023dc:	6939      	ldr	r1, [r7, #16]
 80023de:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80023e0:	fb01 f303 	mul.w	r3, r1, r3
 80023e4:	441a      	add	r2, r3
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	22ff      	movs	r2, #255	; 0xff
 80023ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	22ff      	movs	r2, #255	; 0xff
 80023f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d109      	bne.n	8002414 <xQueueGenericReset+0xc0>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d00f      	beq.n	8002428 <xQueueGenericReset+0xd4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	3310      	adds	r3, #16
 800240c:	4618      	mov	r0, r3
 800240e:	f000 feed 	bl	80031ec <xTaskRemoveFromEventList>
 8002412:	e009      	b.n	8002428 <xQueueGenericReset+0xd4>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	3310      	adds	r3, #16
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff ff0b 	bl	8002234 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	3324      	adds	r3, #36	; 0x24
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff ff06 	bl	8002234 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002428:	f001 fd6e 	bl	8003f08 <vPortExitCritical>
 800242c:	e001      	b.n	8002432 <xQueueGenericReset+0xde>
    }
    else
    {
        xReturn = pdFAIL;
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10a      	bne.n	800244e <xQueueGenericReset+0xfa>
        __asm volatile
 8002438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800243c:	f383 8811 	msr	BASEPRI, r3
 8002440:	f3bf 8f6f 	isb	sy
 8002444:	f3bf 8f4f 	dsb	sy
 8002448:	60bb      	str	r3, [r7, #8]
    }
 800244a:	bf00      	nop
 800244c:	e7fe      	b.n	800244c <xQueueGenericReset+0xf8>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 800244e:	697b      	ldr	r3, [r7, #20]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002458:	b580      	push	{r7, lr}
 800245a:	b08a      	sub	sp, #40	; 0x28
 800245c:	af02      	add	r7, sp, #8
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	4613      	mov	r3, r2
 8002464:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8002466:	2300      	movs	r3, #0
 8002468:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d02e      	beq.n	80024ce <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002470:	2100      	movs	r1, #0
 8002472:	68ba      	ldr	r2, [r7, #8]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	fba3 2302 	umull	r2, r3, r3, r2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d000      	beq.n	8002480 <xQueueGenericCreate+0x28>
 800247e:	2101      	movs	r1, #1
 8002480:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002482:	2b00      	cmp	r3, #0
 8002484:	d123      	bne.n	80024ce <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	68ba      	ldr	r2, [r7, #8]
 800248a:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800248e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002492:	d81c      	bhi.n	80024ce <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	68ba      	ldr	r2, [r7, #8]
 8002498:	fb02 f303 	mul.w	r3, r2, r3
 800249c:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	3350      	adds	r3, #80	; 0x50
 80024a2:	4618      	mov	r0, r3
 80024a4:	f001 fde2 	bl	800406c <pvPortMalloc>
 80024a8:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d01c      	beq.n	80024ea <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	3350      	adds	r3, #80	; 0x50
 80024b8:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80024ba:	79fa      	ldrb	r2, [r7, #7]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	9300      	str	r3, [sp, #0]
 80024c0:	4613      	mov	r3, r2
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	68b9      	ldr	r1, [r7, #8]
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 f814 	bl	80024f4 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80024cc:	e00d      	b.n	80024ea <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d10a      	bne.n	80024ea <xQueueGenericCreate+0x92>
        __asm volatile
 80024d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024d8:	f383 8811 	msr	BASEPRI, r3
 80024dc:	f3bf 8f6f 	isb	sy
 80024e0:	f3bf 8f4f 	dsb	sy
 80024e4:	613b      	str	r3, [r7, #16]
    }
 80024e6:	bf00      	nop
 80024e8:	e7fe      	b.n	80024e8 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80024ea:	69fb      	ldr	r3, [r7, #28]
    }
 80024ec:	4618      	mov	r0, r3
 80024ee:	3720      	adds	r7, #32
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
 8002500:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d103      	bne.n	8002510 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	601a      	str	r2, [r3, #0]
 800250e:	e002      	b.n	8002516 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002522:	2101      	movs	r1, #1
 8002524:	69b8      	ldr	r0, [r7, #24]
 8002526:	f7ff ff15 	bl	8002354 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	78fa      	ldrb	r2, [r7, #3]
 800252e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002532:	bf00      	nop
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
	...

0800253c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08c      	sub	sp, #48	; 0x30
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002548:	2300      	movs	r3, #0
 800254a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10a      	bne.n	800256c <xQueueReceive+0x30>
        __asm volatile
 8002556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800255a:	f383 8811 	msr	BASEPRI, r3
 800255e:	f3bf 8f6f 	isb	sy
 8002562:	f3bf 8f4f 	dsb	sy
 8002566:	623b      	str	r3, [r7, #32]
    }
 8002568:	bf00      	nop
 800256a:	e7fe      	b.n	800256a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d103      	bne.n	800257a <xQueueReceive+0x3e>
 8002572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <xQueueReceive+0x42>
 800257a:	2301      	movs	r3, #1
 800257c:	e000      	b.n	8002580 <xQueueReceive+0x44>
 800257e:	2300      	movs	r3, #0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d10a      	bne.n	800259a <xQueueReceive+0x5e>
        __asm volatile
 8002584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002588:	f383 8811 	msr	BASEPRI, r3
 800258c:	f3bf 8f6f 	isb	sy
 8002590:	f3bf 8f4f 	dsb	sy
 8002594:	61fb      	str	r3, [r7, #28]
    }
 8002596:	bf00      	nop
 8002598:	e7fe      	b.n	8002598 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800259a:	f001 f831 	bl	8003600 <xTaskGetSchedulerState>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d102      	bne.n	80025aa <xQueueReceive+0x6e>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <xQueueReceive+0x72>
 80025aa:	2301      	movs	r3, #1
 80025ac:	e000      	b.n	80025b0 <xQueueReceive+0x74>
 80025ae:	2300      	movs	r3, #0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d10a      	bne.n	80025ca <xQueueReceive+0x8e>
        __asm volatile
 80025b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025b8:	f383 8811 	msr	BASEPRI, r3
 80025bc:	f3bf 8f6f 	isb	sy
 80025c0:	f3bf 8f4f 	dsb	sy
 80025c4:	61bb      	str	r3, [r7, #24]
    }
 80025c6:	bf00      	nop
 80025c8:	e7fe      	b.n	80025c8 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80025ca:	f001 fc6d 	bl	8003ea8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80025ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025d2:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80025d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d014      	beq.n	8002604 <xQueueReceive+0xc8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80025da:	68b9      	ldr	r1, [r7, #8]
 80025dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80025de:	f000 f881 	bl	80026e4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80025e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e4:	1e5a      	subs	r2, r3, #1
 80025e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e8:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80025ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d004      	beq.n	80025fc <xQueueReceive+0xc0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80025f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025f4:	3310      	adds	r3, #16
 80025f6:	4618      	mov	r0, r3
 80025f8:	f000 fdf8 	bl	80031ec <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80025fc:	f001 fc84 	bl	8003f08 <vPortExitCritical>
                return pdPASS;
 8002600:	2301      	movs	r3, #1
 8002602:	e069      	b.n	80026d8 <xQueueReceive+0x19c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d103      	bne.n	8002612 <xQueueReceive+0xd6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800260a:	f001 fc7d 	bl	8003f08 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800260e:	2300      	movs	r3, #0
 8002610:	e062      	b.n	80026d8 <xQueueReceive+0x19c>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002614:	2b00      	cmp	r3, #0
 8002616:	d106      	bne.n	8002626 <xQueueReceive+0xea>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002618:	f107 0310 	add.w	r3, r7, #16
 800261c:	4618      	mov	r0, r3
 800261e:	f000 febb 	bl	8003398 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002622:	2301      	movs	r3, #1
 8002624:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002626:	f001 fc6f 	bl	8003f08 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800262a:	f000 fb19 	bl	8002c60 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800262e:	f001 fc3b 	bl	8003ea8 <vPortEnterCritical>
 8002632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002634:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002638:	b25b      	sxtb	r3, r3
 800263a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800263e:	d103      	bne.n	8002648 <xQueueReceive+0x10c>
 8002640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800264a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800264e:	b25b      	sxtb	r3, r3
 8002650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002654:	d103      	bne.n	800265e <xQueueReceive+0x122>
 8002656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800265e:	f001 fc53 	bl	8003f08 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002662:	1d3a      	adds	r2, r7, #4
 8002664:	f107 0310 	add.w	r3, r7, #16
 8002668:	4611      	mov	r1, r2
 800266a:	4618      	mov	r0, r3
 800266c:	f000 feaa 	bl	80033c4 <xTaskCheckForTimeOut>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d123      	bne.n	80026be <xQueueReceive+0x182>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002676:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002678:	f000 f8ac 	bl	80027d4 <prvIsQueueEmpty>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d017      	beq.n	80026b2 <xQueueReceive+0x176>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002684:	3324      	adds	r3, #36	; 0x24
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	4611      	mov	r1, r2
 800268a:	4618      	mov	r0, r3
 800268c:	f000 fd44 	bl	8003118 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002690:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002692:	f000 f84d 	bl	8002730 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002696:	f000 faf1 	bl	8002c7c <xTaskResumeAll>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d194      	bne.n	80025ca <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80026a0:	4b0f      	ldr	r3, [pc, #60]	; (80026e0 <xQueueReceive+0x1a4>)
 80026a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	f3bf 8f4f 	dsb	sy
 80026ac:	f3bf 8f6f 	isb	sy
 80026b0:	e78b      	b.n	80025ca <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80026b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026b4:	f000 f83c 	bl	8002730 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80026b8:	f000 fae0 	bl	8002c7c <xTaskResumeAll>
 80026bc:	e785      	b.n	80025ca <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80026be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026c0:	f000 f836 	bl	8002730 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80026c4:	f000 fada 	bl	8002c7c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80026c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026ca:	f000 f883 	bl	80027d4 <prvIsQueueEmpty>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f43f af7a 	beq.w	80025ca <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80026d6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3730      	adds	r7, #48	; 0x30
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	e000ed04 	.word	0xe000ed04

080026e4 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d018      	beq.n	8002728 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68da      	ldr	r2, [r3, #12]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fe:	441a      	add	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	429a      	cmp	r2, r3
 800270e:	d303      	bcc.n	8002718 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68d9      	ldr	r1, [r3, #12]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002720:	461a      	mov	r2, r3
 8002722:	6838      	ldr	r0, [r7, #0]
 8002724:	f001 fe92 	bl	800444c <memcpy>
    }
}
 8002728:	bf00      	nop
 800272a:	3708      	adds	r7, #8
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002738:	f001 fbb6 	bl	8003ea8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002742:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002744:	e011      	b.n	800276a <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274a:	2b00      	cmp	r3, #0
 800274c:	d012      	beq.n	8002774 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	3324      	adds	r3, #36	; 0x24
 8002752:	4618      	mov	r0, r3
 8002754:	f000 fd4a 	bl	80031ec <xTaskRemoveFromEventList>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800275e:	f000 fe97 	bl	8003490 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002762:	7bfb      	ldrb	r3, [r7, #15]
 8002764:	3b01      	subs	r3, #1
 8002766:	b2db      	uxtb	r3, r3
 8002768:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800276a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800276e:	2b00      	cmp	r3, #0
 8002770:	dce9      	bgt.n	8002746 <prvUnlockQueue+0x16>
 8002772:	e000      	b.n	8002776 <prvUnlockQueue+0x46>
                    break;
 8002774:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	22ff      	movs	r2, #255	; 0xff
 800277a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800277e:	f001 fbc3 	bl	8003f08 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002782:	f001 fb91 	bl	8003ea8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800278c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800278e:	e011      	b.n	80027b4 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d012      	beq.n	80027be <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3310      	adds	r3, #16
 800279c:	4618      	mov	r0, r3
 800279e:	f000 fd25 	bl	80031ec <xTaskRemoveFromEventList>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80027a8:	f000 fe72 	bl	8003490 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80027ac:	7bbb      	ldrb	r3, [r7, #14]
 80027ae:	3b01      	subs	r3, #1
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80027b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	dce9      	bgt.n	8002790 <prvUnlockQueue+0x60>
 80027bc:	e000      	b.n	80027c0 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80027be:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	22ff      	movs	r2, #255	; 0xff
 80027c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 80027c8:	f001 fb9e 	bl	8003f08 <vPortExitCritical>
}
 80027cc:	bf00      	nop
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80027dc:	f001 fb64 	bl	8003ea8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d102      	bne.n	80027ee <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80027e8:	2301      	movs	r3, #1
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	e001      	b.n	80027f2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80027ee:	2300      	movs	r3, #0
 80027f0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80027f2:	f001 fb89 	bl	8003f08 <vPortExitCritical>

    return xReturn;
 80027f6:	68fb      	ldr	r3, [r7, #12]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002800:	b480      	push	{r7}
 8002802:	b087      	sub	sp, #28
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800280a:	2300      	movs	r3, #0
 800280c:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10a      	bne.n	800282a <vQueueAddToRegistry+0x2a>
        __asm volatile
 8002814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002818:	f383 8811 	msr	BASEPRI, r3
 800281c:	f3bf 8f6f 	isb	sy
 8002820:	f3bf 8f4f 	dsb	sy
 8002824:	60fb      	str	r3, [r7, #12]
    }
 8002826:	bf00      	nop
 8002828:	e7fe      	b.n	8002828 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d024      	beq.n	800287a <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	e01e      	b.n	8002874 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002836:	4a18      	ldr	r2, [pc, #96]	; (8002898 <vQueueAddToRegistry+0x98>)
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	4413      	add	r3, r2
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	429a      	cmp	r2, r3
 8002844:	d105      	bne.n	8002852 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	00db      	lsls	r3, r3, #3
 800284a:	4a13      	ldr	r2, [pc, #76]	; (8002898 <vQueueAddToRegistry+0x98>)
 800284c:	4413      	add	r3, r2
 800284e:	613b      	str	r3, [r7, #16]
                    break;
 8002850:	e013      	b.n	800287a <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10a      	bne.n	800286e <vQueueAddToRegistry+0x6e>
 8002858:	4a0f      	ldr	r2, [pc, #60]	; (8002898 <vQueueAddToRegistry+0x98>)
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d104      	bne.n	800286e <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	4a0b      	ldr	r2, [pc, #44]	; (8002898 <vQueueAddToRegistry+0x98>)
 800286a:	4413      	add	r3, r2
 800286c:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	3301      	adds	r3, #1
 8002872:	617b      	str	r3, [r7, #20]
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	2b07      	cmp	r3, #7
 8002878:	d9dd      	bls.n	8002836 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d005      	beq.n	800288c <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800288c:	bf00      	nop
 800288e:	371c      	adds	r7, #28
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	200000e0 	.word	0x200000e0

0800289c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80028ac:	f001 fafc 	bl	8003ea8 <vPortEnterCritical>
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028b6:	b25b      	sxtb	r3, r3
 80028b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028bc:	d103      	bne.n	80028c6 <vQueueWaitForMessageRestricted+0x2a>
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028cc:	b25b      	sxtb	r3, r3
 80028ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d2:	d103      	bne.n	80028dc <vQueueWaitForMessageRestricted+0x40>
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80028dc:	f001 fb14 	bl	8003f08 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d106      	bne.n	80028f6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	3324      	adds	r3, #36	; 0x24
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	68b9      	ldr	r1, [r7, #8]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f000 fc35 	bl	8003160 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80028f6:	6978      	ldr	r0, [r7, #20]
 80028f8:	f7ff ff1a 	bl	8002730 <prvUnlockQueue>
    }
 80028fc:	bf00      	nop
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002904:	b580      	push	{r7, lr}
 8002906:	b08c      	sub	sp, #48	; 0x30
 8002908:	af04      	add	r7, sp, #16
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	603b      	str	r3, [r7, #0]
 8002910:	4613      	mov	r3, r2
 8002912:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002914:	88fb      	ldrh	r3, [r7, #6]
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	4618      	mov	r0, r3
 800291a:	f001 fba7 	bl	800406c <pvPortMalloc>
 800291e:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d013      	beq.n	800294e <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002926:	2058      	movs	r0, #88	; 0x58
 8002928:	f001 fba0 	bl	800406c <pvPortMalloc>
 800292c:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d008      	beq.n	8002946 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002934:	2258      	movs	r2, #88	; 0x58
 8002936:	2100      	movs	r1, #0
 8002938:	69f8      	ldr	r0, [r7, #28]
 800293a:	f001 fd95 	bl	8004468 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	697a      	ldr	r2, [r7, #20]
 8002942:	631a      	str	r2, [r3, #48]	; 0x30
 8002944:	e005      	b.n	8002952 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002946:	6978      	ldr	r0, [r7, #20]
 8002948:	f001 fc4a 	bl	80041e0 <vPortFree>
 800294c:	e001      	b.n	8002952 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800294e:	2300      	movs	r3, #0
 8002950:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d013      	beq.n	8002980 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002958:	88fa      	ldrh	r2, [r7, #6]
 800295a:	2300      	movs	r3, #0
 800295c:	9303      	str	r3, [sp, #12]
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	9302      	str	r3, [sp, #8]
 8002962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002964:	9301      	str	r3, [sp, #4]
 8002966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	68b9      	ldr	r1, [r7, #8]
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 f80e 	bl	8002990 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002974:	69f8      	ldr	r0, [r7, #28]
 8002976:	f000 f899 	bl	8002aac <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800297a:	2301      	movs	r3, #1
 800297c:	61bb      	str	r3, [r7, #24]
 800297e:	e002      	b.n	8002986 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002980:	f04f 33ff 	mov.w	r3, #4294967295
 8002984:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002986:	69bb      	ldr	r3, [r7, #24]
    }
 8002988:	4618      	mov	r0, r3
 800298a:	3720      	adds	r7, #32
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b088      	sub	sp, #32
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
 800299c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800299e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029a0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	461a      	mov	r2, r3
 80029a8:	21a5      	movs	r1, #165	; 0xa5
 80029aa:	f001 fd5d 	bl	8004468 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80029ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80029b8:	3b01      	subs	r3, #1
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	4413      	add	r3, r2
 80029be:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	f023 0307 	bic.w	r3, r3, #7
 80029c6:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	f003 0307 	and.w	r3, r3, #7
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00a      	beq.n	80029e8 <prvInitialiseNewTask+0x58>
        __asm volatile
 80029d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d6:	f383 8811 	msr	BASEPRI, r3
 80029da:	f3bf 8f6f 	isb	sy
 80029de:	f3bf 8f4f 	dsb	sy
 80029e2:	617b      	str	r3, [r7, #20]
    }
 80029e4:	bf00      	nop
 80029e6:	e7fe      	b.n	80029e6 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d01e      	beq.n	8002a2c <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]
 80029f2:	e012      	b.n	8002a1a <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	4413      	add	r3, r2
 80029fa:	7819      	ldrb	r1, [r3, #0]
 80029fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	4413      	add	r3, r2
 8002a02:	3334      	adds	r3, #52	; 0x34
 8002a04:	460a      	mov	r2, r1
 8002a06:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002a08:	68ba      	ldr	r2, [r7, #8]
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d006      	beq.n	8002a22 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	3301      	adds	r3, #1
 8002a18:	61fb      	str	r3, [r7, #28]
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	2b09      	cmp	r3, #9
 8002a1e:	d9e9      	bls.n	80029f4 <prvInitialiseNewTask+0x64>
 8002a20:	e000      	b.n	8002a24 <prvInitialiseNewTask+0x94>
            {
                break;
 8002a22:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	d90a      	bls.n	8002a48 <prvInitialiseNewTask+0xb8>
        __asm volatile
 8002a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a36:	f383 8811 	msr	BASEPRI, r3
 8002a3a:	f3bf 8f6f 	isb	sy
 8002a3e:	f3bf 8f4f 	dsb	sy
 8002a42:	613b      	str	r3, [r7, #16]
    }
 8002a44:	bf00      	nop
 8002a46:	e7fe      	b.n	8002a46 <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	d901      	bls.n	8002a52 <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002a4e:	2304      	movs	r3, #4
 8002a50:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a56:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a5c:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a60:	3304      	adds	r3, #4
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff fc06 	bl	8002274 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a6a:	3318      	adds	r3, #24
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff fc01 	bl	8002274 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a76:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a7a:	f1c3 0205 	rsb	r2, r3, #5
 8002a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a80:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a86:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	68f9      	ldr	r1, [r7, #12]
 8002a8c:	69b8      	ldr	r0, [r7, #24]
 8002a8e:	f001 f8d9 	bl	8003c44 <pxPortInitialiseStack>
 8002a92:	4602      	mov	r2, r0
 8002a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a96:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d002      	beq.n	8002aa4 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002aa2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002aa4:	bf00      	nop
 8002aa6:	3720      	adds	r7, #32
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002ab4:	f001 f9f8 	bl	8003ea8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002ab8:	4b3a      	ldr	r3, [pc, #232]	; (8002ba4 <prvAddNewTaskToReadyList+0xf8>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	3301      	adds	r3, #1
 8002abe:	4a39      	ldr	r2, [pc, #228]	; (8002ba4 <prvAddNewTaskToReadyList+0xf8>)
 8002ac0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002ac2:	4b39      	ldr	r3, [pc, #228]	; (8002ba8 <prvAddNewTaskToReadyList+0xfc>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d109      	bne.n	8002ade <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002aca:	4a37      	ldr	r2, [pc, #220]	; (8002ba8 <prvAddNewTaskToReadyList+0xfc>)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002ad0:	4b34      	ldr	r3, [pc, #208]	; (8002ba4 <prvAddNewTaskToReadyList+0xf8>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d110      	bne.n	8002afa <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002ad8:	f000 fcf8 	bl	80034cc <prvInitialiseTaskLists>
 8002adc:	e00d      	b.n	8002afa <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002ade:	4b33      	ldr	r3, [pc, #204]	; (8002bac <prvAddNewTaskToReadyList+0x100>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d109      	bne.n	8002afa <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002ae6:	4b30      	ldr	r3, [pc, #192]	; (8002ba8 <prvAddNewTaskToReadyList+0xfc>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d802      	bhi.n	8002afa <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002af4:	4a2c      	ldr	r2, [pc, #176]	; (8002ba8 <prvAddNewTaskToReadyList+0xfc>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002afa:	4b2d      	ldr	r3, [pc, #180]	; (8002bb0 <prvAddNewTaskToReadyList+0x104>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	3301      	adds	r3, #1
 8002b00:	4a2b      	ldr	r2, [pc, #172]	; (8002bb0 <prvAddNewTaskToReadyList+0x104>)
 8002b02:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002b04:	4b2a      	ldr	r3, [pc, #168]	; (8002bb0 <prvAddNewTaskToReadyList+0x104>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b10:	2201      	movs	r2, #1
 8002b12:	409a      	lsls	r2, r3
 8002b14:	4b27      	ldr	r3, [pc, #156]	; (8002bb4 <prvAddNewTaskToReadyList+0x108>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	4a26      	ldr	r2, [pc, #152]	; (8002bb4 <prvAddNewTaskToReadyList+0x108>)
 8002b1c:	6013      	str	r3, [r2, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b22:	4925      	ldr	r1, [pc, #148]	; (8002bb8 <prvAddNewTaskToReadyList+0x10c>)
 8002b24:	4613      	mov	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	3304      	adds	r3, #4
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	60fb      	str	r3, [r7, #12]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	609a      	str	r2, [r3, #8]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	60da      	str	r2, [r3, #12]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	3204      	adds	r2, #4
 8002b4a:	605a      	str	r2, [r3, #4]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	1d1a      	adds	r2, r3, #4
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	609a      	str	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b58:	4613      	mov	r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	4413      	add	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4a15      	ldr	r2, [pc, #84]	; (8002bb8 <prvAddNewTaskToReadyList+0x10c>)
 8002b62:	441a      	add	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	615a      	str	r2, [r3, #20]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b6c:	4912      	ldr	r1, [pc, #72]	; (8002bb8 <prvAddNewTaskToReadyList+0x10c>)
 8002b6e:	4613      	mov	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	440b      	add	r3, r1
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	1c59      	adds	r1, r3, #1
 8002b7c:	480e      	ldr	r0, [pc, #56]	; (8002bb8 <prvAddNewTaskToReadyList+0x10c>)
 8002b7e:	4613      	mov	r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	4413      	add	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	4403      	add	r3, r0
 8002b88:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002b8a:	f001 f9bd 	bl	8003f08 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002b8e:	4b07      	ldr	r3, [pc, #28]	; (8002bac <prvAddNewTaskToReadyList+0x100>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <prvAddNewTaskToReadyList+0xee>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002b96:	4b04      	ldr	r3, [pc, #16]	; (8002ba8 <prvAddNewTaskToReadyList+0xfc>)
 8002b98:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002b9a:	bf00      	nop
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	200001f8 	.word	0x200001f8
 8002ba8:	20000120 	.word	0x20000120
 8002bac:	20000204 	.word	0x20000204
 8002bb0:	20000214 	.word	0x20000214
 8002bb4:	20000200 	.word	0x20000200
 8002bb8:	20000124 	.word	0x20000124

08002bbc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8002bc2:	4b20      	ldr	r3, [pc, #128]	; (8002c44 <vTaskStartScheduler+0x88>)
 8002bc4:	9301      	str	r3, [sp, #4]
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	9300      	str	r3, [sp, #0]
 8002bca:	2300      	movs	r3, #0
 8002bcc:	2282      	movs	r2, #130	; 0x82
 8002bce:	491e      	ldr	r1, [pc, #120]	; (8002c48 <vTaskStartScheduler+0x8c>)
 8002bd0:	481e      	ldr	r0, [pc, #120]	; (8002c4c <vTaskStartScheduler+0x90>)
 8002bd2:	f7ff fe97 	bl	8002904 <xTaskCreate>
 8002bd6:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d102      	bne.n	8002be4 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8002bde:	f000 fdad 	bl	800373c <xTimerCreateTimerTask>
 8002be2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d116      	bne.n	8002c18 <vTaskStartScheduler+0x5c>
        __asm volatile
 8002bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bee:	f383 8811 	msr	BASEPRI, r3
 8002bf2:	f3bf 8f6f 	isb	sy
 8002bf6:	f3bf 8f4f 	dsb	sy
 8002bfa:	60bb      	str	r3, [r7, #8]
    }
 8002bfc:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002bfe:	4b14      	ldr	r3, [pc, #80]	; (8002c50 <vTaskStartScheduler+0x94>)
 8002c00:	f04f 32ff 	mov.w	r2, #4294967295
 8002c04:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002c06:	4b13      	ldr	r3, [pc, #76]	; (8002c54 <vTaskStartScheduler+0x98>)
 8002c08:	2201      	movs	r2, #1
 8002c0a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002c0c:	4b12      	ldr	r3, [pc, #72]	; (8002c58 <vTaskStartScheduler+0x9c>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8002c12:	f001 f8a7 	bl	8003d64 <xPortStartScheduler>
 8002c16:	e00e      	b.n	8002c36 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c1e:	d10a      	bne.n	8002c36 <vTaskStartScheduler+0x7a>
        __asm volatile
 8002c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c24:	f383 8811 	msr	BASEPRI, r3
 8002c28:	f3bf 8f6f 	isb	sy
 8002c2c:	f3bf 8f4f 	dsb	sy
 8002c30:	607b      	str	r3, [r7, #4]
    }
 8002c32:	bf00      	nop
 8002c34:	e7fe      	b.n	8002c34 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002c36:	4b09      	ldr	r3, [pc, #36]	; (8002c5c <vTaskStartScheduler+0xa0>)
 8002c38:	681b      	ldr	r3, [r3, #0]
}
 8002c3a:	bf00      	nop
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	2000021c 	.word	0x2000021c
 8002c48:	08004ee8 	.word	0x08004ee8
 8002c4c:	080034a9 	.word	0x080034a9
 8002c50:	20000218 	.word	0x20000218
 8002c54:	20000204 	.word	0x20000204
 8002c58:	200001fc 	.word	0x200001fc
 8002c5c:	2000000c 	.word	0x2000000c

08002c60 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002c64:	4b04      	ldr	r3, [pc, #16]	; (8002c78 <vTaskSuspendAll+0x18>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	4a03      	ldr	r2, [pc, #12]	; (8002c78 <vTaskSuspendAll+0x18>)
 8002c6c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002c6e:	bf00      	nop
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	20000220 	.word	0x20000220

08002c7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b088      	sub	sp, #32
 8002c80:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002c82:	2300      	movs	r3, #0
 8002c84:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002c86:	2300      	movs	r3, #0
 8002c88:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002c8a:	4b6b      	ldr	r3, [pc, #428]	; (8002e38 <xTaskResumeAll+0x1bc>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10a      	bne.n	8002ca8 <xTaskResumeAll+0x2c>
        __asm volatile
 8002c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c96:	f383 8811 	msr	BASEPRI, r3
 8002c9a:	f3bf 8f6f 	isb	sy
 8002c9e:	f3bf 8f4f 	dsb	sy
 8002ca2:	607b      	str	r3, [r7, #4]
    }
 8002ca4:	bf00      	nop
 8002ca6:	e7fe      	b.n	8002ca6 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002ca8:	f001 f8fe 	bl	8003ea8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002cac:	4b62      	ldr	r3, [pc, #392]	; (8002e38 <xTaskResumeAll+0x1bc>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	4a61      	ldr	r2, [pc, #388]	; (8002e38 <xTaskResumeAll+0x1bc>)
 8002cb4:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cb6:	4b60      	ldr	r3, [pc, #384]	; (8002e38 <xTaskResumeAll+0x1bc>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f040 80b4 	bne.w	8002e28 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002cc0:	4b5e      	ldr	r3, [pc, #376]	; (8002e3c <xTaskResumeAll+0x1c0>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f000 80af 	beq.w	8002e28 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002cca:	e08a      	b.n	8002de2 <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ccc:	4b5c      	ldr	r3, [pc, #368]	; (8002e40 <xTaskResumeAll+0x1c4>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd8:	613b      	str	r3, [r7, #16]
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	69db      	ldr	r3, [r3, #28]
 8002cde:	69fa      	ldr	r2, [r7, #28]
 8002ce0:	6a12      	ldr	r2, [r2, #32]
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	69fa      	ldr	r2, [r7, #28]
 8002cea:	69d2      	ldr	r2, [r2, #28]
 8002cec:	605a      	str	r2, [r3, #4]
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	3318      	adds	r3, #24
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d103      	bne.n	8002d02 <xTaskResumeAll+0x86>
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	6a1a      	ldr	r2, [r3, #32]
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	605a      	str	r2, [r3, #4]
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	2200      	movs	r2, #0
 8002d06:	629a      	str	r2, [r3, #40]	; 0x28
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	1e5a      	subs	r2, r3, #1
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	60fb      	str	r3, [r7, #12]
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	69fa      	ldr	r2, [r7, #28]
 8002d1e:	68d2      	ldr	r2, [r2, #12]
 8002d20:	609a      	str	r2, [r3, #8]
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	69fa      	ldr	r2, [r7, #28]
 8002d28:	6892      	ldr	r2, [r2, #8]
 8002d2a:	605a      	str	r2, [r3, #4]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	3304      	adds	r3, #4
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d103      	bne.n	8002d40 <xTaskResumeAll+0xc4>
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	68da      	ldr	r2, [r3, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	605a      	str	r2, [r3, #4]
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	2200      	movs	r2, #0
 8002d44:	615a      	str	r2, [r3, #20]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	1e5a      	subs	r2, r3, #1
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d54:	2201      	movs	r2, #1
 8002d56:	409a      	lsls	r2, r3
 8002d58:	4b3a      	ldr	r3, [pc, #232]	; (8002e44 <xTaskResumeAll+0x1c8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	4a39      	ldr	r2, [pc, #228]	; (8002e44 <xTaskResumeAll+0x1c8>)
 8002d60:	6013      	str	r3, [r2, #0]
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d66:	4938      	ldr	r1, [pc, #224]	; (8002e48 <xTaskResumeAll+0x1cc>)
 8002d68:	4613      	mov	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4413      	add	r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	3304      	adds	r3, #4
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	60bb      	str	r3, [r7, #8]
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	609a      	str	r2, [r3, #8]
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	689a      	ldr	r2, [r3, #8]
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	60da      	str	r2, [r3, #12]
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	69fa      	ldr	r2, [r7, #28]
 8002d8c:	3204      	adds	r2, #4
 8002d8e:	605a      	str	r2, [r3, #4]
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	1d1a      	adds	r2, r3, #4
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	609a      	str	r2, [r3, #8]
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	4413      	add	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4a28      	ldr	r2, [pc, #160]	; (8002e48 <xTaskResumeAll+0x1cc>)
 8002da6:	441a      	add	r2, r3
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	615a      	str	r2, [r3, #20]
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db0:	4925      	ldr	r1, [pc, #148]	; (8002e48 <xTaskResumeAll+0x1cc>)
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	440b      	add	r3, r1
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	1c59      	adds	r1, r3, #1
 8002dc0:	4821      	ldr	r0, [pc, #132]	; (8002e48 <xTaskResumeAll+0x1cc>)
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4413      	add	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	4403      	add	r3, r0
 8002dcc:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dd2:	4b1e      	ldr	r3, [pc, #120]	; (8002e4c <xTaskResumeAll+0x1d0>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d302      	bcc.n	8002de2 <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8002ddc:	4b1c      	ldr	r3, [pc, #112]	; (8002e50 <xTaskResumeAll+0x1d4>)
 8002dde:	2201      	movs	r2, #1
 8002de0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002de2:	4b17      	ldr	r3, [pc, #92]	; (8002e40 <xTaskResumeAll+0x1c4>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f47f af70 	bne.w	8002ccc <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002df2:	f000 fbe9 	bl	80035c8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002df6:	4b17      	ldr	r3, [pc, #92]	; (8002e54 <xTaskResumeAll+0x1d8>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d010      	beq.n	8002e24 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002e02:	f000 f839 	bl	8002e78 <xTaskIncrementTick>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d002      	beq.n	8002e12 <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8002e0c:	4b10      	ldr	r3, [pc, #64]	; (8002e50 <xTaskResumeAll+0x1d4>)
 8002e0e:	2201      	movs	r2, #1
 8002e10:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	3b01      	subs	r3, #1
 8002e16:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f1      	bne.n	8002e02 <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8002e1e:	4b0d      	ldr	r3, [pc, #52]	; (8002e54 <xTaskResumeAll+0x1d8>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002e24:	4b0a      	ldr	r3, [pc, #40]	; (8002e50 <xTaskResumeAll+0x1d4>)
 8002e26:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002e28:	f001 f86e 	bl	8003f08 <vPortExitCritical>

    return xAlreadyYielded;
 8002e2c:	697b      	ldr	r3, [r7, #20]
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3720      	adds	r7, #32
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20000220 	.word	0x20000220
 8002e3c:	200001f8 	.word	0x200001f8
 8002e40:	200001b8 	.word	0x200001b8
 8002e44:	20000200 	.word	0x20000200
 8002e48:	20000124 	.word	0x20000124
 8002e4c:	20000120 	.word	0x20000120
 8002e50:	2000020c 	.word	0x2000020c
 8002e54:	20000208 	.word	0x20000208

08002e58 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002e5e:	4b05      	ldr	r3, [pc, #20]	; (8002e74 <xTaskGetTickCount+0x1c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002e64:	687b      	ldr	r3, [r7, #4]
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	200001fc 	.word	0x200001fc

08002e78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b08a      	sub	sp, #40	; 0x28
 8002e7c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e82:	4b6e      	ldr	r3, [pc, #440]	; (800303c <xTaskIncrementTick+0x1c4>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f040 80cd 	bne.w	8003026 <xTaskIncrementTick+0x1ae>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002e8c:	4b6c      	ldr	r3, [pc, #432]	; (8003040 <xTaskIncrementTick+0x1c8>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	3301      	adds	r3, #1
 8002e92:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002e94:	4a6a      	ldr	r2, [pc, #424]	; (8003040 <xTaskIncrementTick+0x1c8>)
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002e9a:	6a3b      	ldr	r3, [r7, #32]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d120      	bne.n	8002ee2 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002ea0:	4b68      	ldr	r3, [pc, #416]	; (8003044 <xTaskIncrementTick+0x1cc>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00a      	beq.n	8002ec0 <xTaskIncrementTick+0x48>
        __asm volatile
 8002eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eae:	f383 8811 	msr	BASEPRI, r3
 8002eb2:	f3bf 8f6f 	isb	sy
 8002eb6:	f3bf 8f4f 	dsb	sy
 8002eba:	607b      	str	r3, [r7, #4]
    }
 8002ebc:	bf00      	nop
 8002ebe:	e7fe      	b.n	8002ebe <xTaskIncrementTick+0x46>
 8002ec0:	4b60      	ldr	r3, [pc, #384]	; (8003044 <xTaskIncrementTick+0x1cc>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	61fb      	str	r3, [r7, #28]
 8002ec6:	4b60      	ldr	r3, [pc, #384]	; (8003048 <xTaskIncrementTick+0x1d0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a5e      	ldr	r2, [pc, #376]	; (8003044 <xTaskIncrementTick+0x1cc>)
 8002ecc:	6013      	str	r3, [r2, #0]
 8002ece:	4a5e      	ldr	r2, [pc, #376]	; (8003048 <xTaskIncrementTick+0x1d0>)
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	6013      	str	r3, [r2, #0]
 8002ed4:	4b5d      	ldr	r3, [pc, #372]	; (800304c <xTaskIncrementTick+0x1d4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	4a5c      	ldr	r2, [pc, #368]	; (800304c <xTaskIncrementTick+0x1d4>)
 8002edc:	6013      	str	r3, [r2, #0]
 8002ede:	f000 fb73 	bl	80035c8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002ee2:	4b5b      	ldr	r3, [pc, #364]	; (8003050 <xTaskIncrementTick+0x1d8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6a3a      	ldr	r2, [r7, #32]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	f0c0 80a1 	bcc.w	8003030 <xTaskIncrementTick+0x1b8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002eee:	4b55      	ldr	r3, [pc, #340]	; (8003044 <xTaskIncrementTick+0x1cc>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d104      	bne.n	8002f02 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ef8:	4b55      	ldr	r3, [pc, #340]	; (8003050 <xTaskIncrementTick+0x1d8>)
 8002efa:	f04f 32ff 	mov.w	r2, #4294967295
 8002efe:	601a      	str	r2, [r3, #0]
                    break;
 8002f00:	e096      	b.n	8003030 <xTaskIncrementTick+0x1b8>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f02:	4b50      	ldr	r3, [pc, #320]	; (8003044 <xTaskIncrementTick+0x1cc>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002f12:	6a3a      	ldr	r2, [r7, #32]
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d203      	bcs.n	8002f22 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002f1a:	4a4d      	ldr	r2, [pc, #308]	; (8003050 <xTaskIncrementTick+0x1d8>)
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002f20:	e086      	b.n	8003030 <xTaskIncrementTick+0x1b8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	613b      	str	r3, [r7, #16]
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	68d2      	ldr	r2, [r2, #12]
 8002f30:	609a      	str	r2, [r3, #8]
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	6892      	ldr	r2, [r2, #8]
 8002f3a:	605a      	str	r2, [r3, #4]
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	69bb      	ldr	r3, [r7, #24]
 8002f42:	3304      	adds	r3, #4
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d103      	bne.n	8002f50 <xTaskIncrementTick+0xd8>
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	605a      	str	r2, [r3, #4]
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	2200      	movs	r2, #0
 8002f54:	615a      	str	r2, [r3, #20]
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	1e5a      	subs	r2, r3, #1
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d01e      	beq.n	8002fa6 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6c:	60fb      	str	r3, [r7, #12]
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	6a12      	ldr	r2, [r2, #32]
 8002f76:	609a      	str	r2, [r3, #8]
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	69d2      	ldr	r2, [r2, #28]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	685a      	ldr	r2, [r3, #4]
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	3318      	adds	r3, #24
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d103      	bne.n	8002f96 <xTaskIncrementTick+0x11e>
 8002f8e:	69bb      	ldr	r3, [r7, #24]
 8002f90:	6a1a      	ldr	r2, [r3, #32]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	605a      	str	r2, [r3, #4]
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	629a      	str	r2, [r3, #40]	; 0x28
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	1e5a      	subs	r2, r3, #1
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002faa:	2201      	movs	r2, #1
 8002fac:	409a      	lsls	r2, r3
 8002fae:	4b29      	ldr	r3, [pc, #164]	; (8003054 <xTaskIncrementTick+0x1dc>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	4a27      	ldr	r2, [pc, #156]	; (8003054 <xTaskIncrementTick+0x1dc>)
 8002fb6:	6013      	str	r3, [r2, #0]
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fbc:	4926      	ldr	r1, [pc, #152]	; (8003058 <xTaskIncrementTick+0x1e0>)
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4413      	add	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	3304      	adds	r3, #4
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	60bb      	str	r3, [r7, #8]
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	609a      	str	r2, [r3, #8]
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	60da      	str	r2, [r3, #12]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	3204      	adds	r2, #4
 8002fe4:	605a      	str	r2, [r3, #4]
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	1d1a      	adds	r2, r3, #4
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	609a      	str	r2, [r3, #8]
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	4a17      	ldr	r2, [pc, #92]	; (8003058 <xTaskIncrementTick+0x1e0>)
 8002ffc:	441a      	add	r2, r3
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	615a      	str	r2, [r3, #20]
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003006:	4914      	ldr	r1, [pc, #80]	; (8003058 <xTaskIncrementTick+0x1e0>)
 8003008:	4613      	mov	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	4413      	add	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	440b      	add	r3, r1
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	1c59      	adds	r1, r3, #1
 8003016:	4810      	ldr	r0, [pc, #64]	; (8003058 <xTaskIncrementTick+0x1e0>)
 8003018:	4613      	mov	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	4413      	add	r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	4403      	add	r3, r0
 8003022:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003024:	e763      	b.n	8002eee <xTaskIncrementTick+0x76>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003026:	4b0d      	ldr	r3, [pc, #52]	; (800305c <xTaskIncrementTick+0x1e4>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	3301      	adds	r3, #1
 800302c:	4a0b      	ldr	r2, [pc, #44]	; (800305c <xTaskIncrementTick+0x1e4>)
 800302e:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8003030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003032:	4618      	mov	r0, r3
 8003034:	3728      	adds	r7, #40	; 0x28
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	20000220 	.word	0x20000220
 8003040:	200001fc 	.word	0x200001fc
 8003044:	200001b0 	.word	0x200001b0
 8003048:	200001b4 	.word	0x200001b4
 800304c:	20000210 	.word	0x20000210
 8003050:	20000218 	.word	0x20000218
 8003054:	20000200 	.word	0x20000200
 8003058:	20000124 	.word	0x20000124
 800305c:	20000208 	.word	0x20000208

08003060 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003060:	b480      	push	{r7}
 8003062:	b087      	sub	sp, #28
 8003064:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003066:	4b27      	ldr	r3, [pc, #156]	; (8003104 <vTaskSwitchContext+0xa4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800306e:	4b26      	ldr	r3, [pc, #152]	; (8003108 <vTaskSwitchContext+0xa8>)
 8003070:	2201      	movs	r2, #1
 8003072:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003074:	e03f      	b.n	80030f6 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8003076:	4b24      	ldr	r3, [pc, #144]	; (8003108 <vTaskSwitchContext+0xa8>)
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800307c:	4b23      	ldr	r3, [pc, #140]	; (800310c <vTaskSwitchContext+0xac>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	fab3 f383 	clz	r3, r3
 8003088:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800308a:	7afb      	ldrb	r3, [r7, #11]
 800308c:	f1c3 031f 	rsb	r3, r3, #31
 8003090:	617b      	str	r3, [r7, #20]
 8003092:	491f      	ldr	r1, [pc, #124]	; (8003110 <vTaskSwitchContext+0xb0>)
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	4613      	mov	r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	4413      	add	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	440b      	add	r3, r1
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10a      	bne.n	80030bc <vTaskSwitchContext+0x5c>
        __asm volatile
 80030a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030aa:	f383 8811 	msr	BASEPRI, r3
 80030ae:	f3bf 8f6f 	isb	sy
 80030b2:	f3bf 8f4f 	dsb	sy
 80030b6:	607b      	str	r3, [r7, #4]
    }
 80030b8:	bf00      	nop
 80030ba:	e7fe      	b.n	80030ba <vTaskSwitchContext+0x5a>
 80030bc:	697a      	ldr	r2, [r7, #20]
 80030be:	4613      	mov	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4413      	add	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	4a12      	ldr	r2, [pc, #72]	; (8003110 <vTaskSwitchContext+0xb0>)
 80030c8:	4413      	add	r3, r2
 80030ca:	613b      	str	r3, [r7, #16]
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	605a      	str	r2, [r3, #4]
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	685a      	ldr	r2, [r3, #4]
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	3308      	adds	r3, #8
 80030de:	429a      	cmp	r2, r3
 80030e0:	d104      	bne.n	80030ec <vTaskSwitchContext+0x8c>
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	685a      	ldr	r2, [r3, #4]
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	605a      	str	r2, [r3, #4]
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	4a08      	ldr	r2, [pc, #32]	; (8003114 <vTaskSwitchContext+0xb4>)
 80030f4:	6013      	str	r3, [r2, #0]
}
 80030f6:	bf00      	nop
 80030f8:	371c      	adds	r7, #28
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	20000220 	.word	0x20000220
 8003108:	2000020c 	.word	0x2000020c
 800310c:	20000200 	.word	0x20000200
 8003110:	20000124 	.word	0x20000124
 8003114:	20000120 	.word	0x20000120

08003118 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d10a      	bne.n	800313e <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800312c:	f383 8811 	msr	BASEPRI, r3
 8003130:	f3bf 8f6f 	isb	sy
 8003134:	f3bf 8f4f 	dsb	sy
 8003138:	60fb      	str	r3, [r7, #12]
    }
 800313a:	bf00      	nop
 800313c:	e7fe      	b.n	800313c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800313e:	4b07      	ldr	r3, [pc, #28]	; (800315c <vTaskPlaceOnEventList+0x44>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	3318      	adds	r3, #24
 8003144:	4619      	mov	r1, r3
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f7ff f8a1 	bl	800228e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800314c:	2101      	movs	r1, #1
 800314e:	6838      	ldr	r0, [r7, #0]
 8003150:	f000 fa74 	bl	800363c <prvAddCurrentTaskToDelayedList>
}
 8003154:	bf00      	nop
 8003156:	3710      	adds	r7, #16
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	20000120 	.word	0x20000120

08003160 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d10a      	bne.n	8003188 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8003172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003176:	f383 8811 	msr	BASEPRI, r3
 800317a:	f3bf 8f6f 	isb	sy
 800317e:	f3bf 8f4f 	dsb	sy
 8003182:	613b      	str	r3, [r7, #16]
    }
 8003184:	bf00      	nop
 8003186:	e7fe      	b.n	8003186 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	4b16      	ldr	r3, [pc, #88]	; (80031e8 <vTaskPlaceOnEventListRestricted+0x88>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	61da      	str	r2, [r3, #28]
 8003196:	4b14      	ldr	r3, [pc, #80]	; (80031e8 <vTaskPlaceOnEventListRestricted+0x88>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	6892      	ldr	r2, [r2, #8]
 800319e:	621a      	str	r2, [r3, #32]
 80031a0:	4b11      	ldr	r3, [pc, #68]	; (80031e8 <vTaskPlaceOnEventListRestricted+0x88>)
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	3218      	adds	r2, #24
 80031aa:	605a      	str	r2, [r3, #4]
 80031ac:	4b0e      	ldr	r3, [pc, #56]	; (80031e8 <vTaskPlaceOnEventListRestricted+0x88>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f103 0218 	add.w	r2, r3, #24
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	609a      	str	r2, [r3, #8]
 80031b8:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <vTaskPlaceOnEventListRestricted+0x88>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	629a      	str	r2, [r3, #40]	; 0x28
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	1c5a      	adds	r2, r3, #1
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d002      	beq.n	80031d6 <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 80031d0:	f04f 33ff 	mov.w	r3, #4294967295
 80031d4:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80031d6:	6879      	ldr	r1, [r7, #4]
 80031d8:	68b8      	ldr	r0, [r7, #8]
 80031da:	f000 fa2f 	bl	800363c <prvAddCurrentTaskToDelayedList>
    }
 80031de:	bf00      	nop
 80031e0:	3718      	adds	r7, #24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	20000120 	.word	0x20000120

080031ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80031ec:	b480      	push	{r7}
 80031ee:	b08b      	sub	sp, #44	; 0x2c
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80031fc:	6a3b      	ldr	r3, [r7, #32]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d10a      	bne.n	8003218 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8003202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003206:	f383 8811 	msr	BASEPRI, r3
 800320a:	f3bf 8f6f 	isb	sy
 800320e:	f3bf 8f4f 	dsb	sy
 8003212:	60fb      	str	r3, [r7, #12]
    }
 8003214:	bf00      	nop
 8003216:	e7fe      	b.n	8003216 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8003218:	6a3b      	ldr	r3, [r7, #32]
 800321a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321c:	61fb      	str	r3, [r7, #28]
 800321e:	6a3b      	ldr	r3, [r7, #32]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	6a3a      	ldr	r2, [r7, #32]
 8003224:	6a12      	ldr	r2, [r2, #32]
 8003226:	609a      	str	r2, [r3, #8]
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	6a1b      	ldr	r3, [r3, #32]
 800322c:	6a3a      	ldr	r2, [r7, #32]
 800322e:	69d2      	ldr	r2, [r2, #28]
 8003230:	605a      	str	r2, [r3, #4]
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	6a3b      	ldr	r3, [r7, #32]
 8003238:	3318      	adds	r3, #24
 800323a:	429a      	cmp	r2, r3
 800323c:	d103      	bne.n	8003246 <xTaskRemoveFromEventList+0x5a>
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	6a1a      	ldr	r2, [r3, #32]
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	2200      	movs	r2, #0
 800324a:	629a      	str	r2, [r3, #40]	; 0x28
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	1e5a      	subs	r2, r3, #1
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003256:	4b4a      	ldr	r3, [pc, #296]	; (8003380 <xTaskRemoveFromEventList+0x194>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d15e      	bne.n	800331c <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	617b      	str	r3, [r7, #20]
 8003264:	6a3b      	ldr	r3, [r7, #32]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	6a3a      	ldr	r2, [r7, #32]
 800326a:	68d2      	ldr	r2, [r2, #12]
 800326c:	609a      	str	r2, [r3, #8]
 800326e:	6a3b      	ldr	r3, [r7, #32]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	6a3a      	ldr	r2, [r7, #32]
 8003274:	6892      	ldr	r2, [r2, #8]
 8003276:	605a      	str	r2, [r3, #4]
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	685a      	ldr	r2, [r3, #4]
 800327c:	6a3b      	ldr	r3, [r7, #32]
 800327e:	3304      	adds	r3, #4
 8003280:	429a      	cmp	r2, r3
 8003282:	d103      	bne.n	800328c <xTaskRemoveFromEventList+0xa0>
 8003284:	6a3b      	ldr	r3, [r7, #32]
 8003286:	68da      	ldr	r2, [r3, #12]
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	605a      	str	r2, [r3, #4]
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	2200      	movs	r2, #0
 8003290:	615a      	str	r2, [r3, #20]
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	1e5a      	subs	r2, r3, #1
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800329c:	6a3b      	ldr	r3, [r7, #32]
 800329e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a0:	2201      	movs	r2, #1
 80032a2:	409a      	lsls	r2, r3
 80032a4:	4b37      	ldr	r3, [pc, #220]	; (8003384 <xTaskRemoveFromEventList+0x198>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	4a36      	ldr	r2, [pc, #216]	; (8003384 <xTaskRemoveFromEventList+0x198>)
 80032ac:	6013      	str	r3, [r2, #0]
 80032ae:	6a3b      	ldr	r3, [r7, #32]
 80032b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032b2:	4935      	ldr	r1, [pc, #212]	; (8003388 <xTaskRemoveFromEventList+0x19c>)
 80032b4:	4613      	mov	r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	4413      	add	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	440b      	add	r3, r1
 80032be:	3304      	adds	r3, #4
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	613b      	str	r3, [r7, #16]
 80032c4:	6a3b      	ldr	r3, [r7, #32]
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	609a      	str	r2, [r3, #8]
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	6a3b      	ldr	r3, [r7, #32]
 80032d0:	60da      	str	r2, [r3, #12]
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	6a3a      	ldr	r2, [r7, #32]
 80032d8:	3204      	adds	r2, #4
 80032da:	605a      	str	r2, [r3, #4]
 80032dc:	6a3b      	ldr	r3, [r7, #32]
 80032de:	1d1a      	adds	r2, r3, #4
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	609a      	str	r2, [r3, #8]
 80032e4:	6a3b      	ldr	r3, [r7, #32]
 80032e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032e8:	4613      	mov	r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	4413      	add	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	4a25      	ldr	r2, [pc, #148]	; (8003388 <xTaskRemoveFromEventList+0x19c>)
 80032f2:	441a      	add	r2, r3
 80032f4:	6a3b      	ldr	r3, [r7, #32]
 80032f6:	615a      	str	r2, [r3, #20]
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032fc:	4922      	ldr	r1, [pc, #136]	; (8003388 <xTaskRemoveFromEventList+0x19c>)
 80032fe:	4613      	mov	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4413      	add	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	440b      	add	r3, r1
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	1c59      	adds	r1, r3, #1
 800330c:	481e      	ldr	r0, [pc, #120]	; (8003388 <xTaskRemoveFromEventList+0x19c>)
 800330e:	4613      	mov	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4403      	add	r3, r0
 8003318:	6019      	str	r1, [r3, #0]
 800331a:	e01b      	b.n	8003354 <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800331c:	4b1b      	ldr	r3, [pc, #108]	; (800338c <xTaskRemoveFromEventList+0x1a0>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	61bb      	str	r3, [r7, #24]
 8003322:	6a3b      	ldr	r3, [r7, #32]
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	61da      	str	r2, [r3, #28]
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	689a      	ldr	r2, [r3, #8]
 800332c:	6a3b      	ldr	r3, [r7, #32]
 800332e:	621a      	str	r2, [r3, #32]
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	6a3a      	ldr	r2, [r7, #32]
 8003336:	3218      	adds	r2, #24
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	6a3b      	ldr	r3, [r7, #32]
 800333c:	f103 0218 	add.w	r2, r3, #24
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	609a      	str	r2, [r3, #8]
 8003344:	6a3b      	ldr	r3, [r7, #32]
 8003346:	4a11      	ldr	r2, [pc, #68]	; (800338c <xTaskRemoveFromEventList+0x1a0>)
 8003348:	629a      	str	r2, [r3, #40]	; 0x28
 800334a:	4b10      	ldr	r3, [pc, #64]	; (800338c <xTaskRemoveFromEventList+0x1a0>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	3301      	adds	r3, #1
 8003350:	4a0e      	ldr	r2, [pc, #56]	; (800338c <xTaskRemoveFromEventList+0x1a0>)
 8003352:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003354:	6a3b      	ldr	r3, [r7, #32]
 8003356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003358:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <xTaskRemoveFromEventList+0x1a4>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335e:	429a      	cmp	r2, r3
 8003360:	d905      	bls.n	800336e <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003362:	2301      	movs	r3, #1
 8003364:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003366:	4b0b      	ldr	r3, [pc, #44]	; (8003394 <xTaskRemoveFromEventList+0x1a8>)
 8003368:	2201      	movs	r2, #1
 800336a:	601a      	str	r2, [r3, #0]
 800336c:	e001      	b.n	8003372 <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 800336e:	2300      	movs	r3, #0
 8003370:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8003372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003374:	4618      	mov	r0, r3
 8003376:	372c      	adds	r7, #44	; 0x2c
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	20000220 	.word	0x20000220
 8003384:	20000200 	.word	0x20000200
 8003388:	20000124 	.word	0x20000124
 800338c:	200001b8 	.word	0x200001b8
 8003390:	20000120 	.word	0x20000120
 8003394:	2000020c 	.word	0x2000020c

08003398 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80033a0:	4b06      	ldr	r3, [pc, #24]	; (80033bc <vTaskInternalSetTimeOutState+0x24>)
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80033a8:	4b05      	ldr	r3, [pc, #20]	; (80033c0 <vTaskInternalSetTimeOutState+0x28>)
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	605a      	str	r2, [r3, #4]
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	20000210 	.word	0x20000210
 80033c0:	200001fc 	.word	0x200001fc

080033c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b088      	sub	sp, #32
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d10a      	bne.n	80033ea <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80033d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033d8:	f383 8811 	msr	BASEPRI, r3
 80033dc:	f3bf 8f6f 	isb	sy
 80033e0:	f3bf 8f4f 	dsb	sy
 80033e4:	613b      	str	r3, [r7, #16]
    }
 80033e6:	bf00      	nop
 80033e8:	e7fe      	b.n	80033e8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d10a      	bne.n	8003406 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80033f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f4:	f383 8811 	msr	BASEPRI, r3
 80033f8:	f3bf 8f6f 	isb	sy
 80033fc:	f3bf 8f4f 	dsb	sy
 8003400:	60fb      	str	r3, [r7, #12]
    }
 8003402:	bf00      	nop
 8003404:	e7fe      	b.n	8003404 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8003406:	f000 fd4f 	bl	8003ea8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800340a:	4b1f      	ldr	r3, [pc, #124]	; (8003488 <xTaskCheckForTimeOut+0xc4>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003422:	d102      	bne.n	800342a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003424:	2300      	movs	r3, #0
 8003426:	61fb      	str	r3, [r7, #28]
 8003428:	e026      	b.n	8003478 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	4b17      	ldr	r3, [pc, #92]	; (800348c <xTaskCheckForTimeOut+0xc8>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	429a      	cmp	r2, r3
 8003434:	d00a      	beq.n	800344c <xTaskCheckForTimeOut+0x88>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	429a      	cmp	r2, r3
 800343e:	d305      	bcc.n	800344c <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003440:	2301      	movs	r3, #1
 8003442:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	2200      	movs	r2, #0
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	e015      	b.n	8003478 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	429a      	cmp	r2, r3
 8003454:	d20b      	bcs.n	800346e <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	1ad2      	subs	r2, r2, r3
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f7ff ff98 	bl	8003398 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003468:	2300      	movs	r3, #0
 800346a:	61fb      	str	r3, [r7, #28]
 800346c:	e004      	b.n	8003478 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003474:	2301      	movs	r3, #1
 8003476:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003478:	f000 fd46 	bl	8003f08 <vPortExitCritical>

    return xReturn;
 800347c:	69fb      	ldr	r3, [r7, #28]
}
 800347e:	4618      	mov	r0, r3
 8003480:	3720      	adds	r7, #32
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	200001fc 	.word	0x200001fc
 800348c:	20000210 	.word	0x20000210

08003490 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003494:	4b03      	ldr	r3, [pc, #12]	; (80034a4 <vTaskMissedYield+0x14>)
 8003496:	2201      	movs	r2, #1
 8003498:	601a      	str	r2, [r3, #0]
}
 800349a:	bf00      	nop
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr
 80034a4:	2000020c 	.word	0x2000020c

080034a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80034b0:	f000 f84c 	bl	800354c <prvCheckTasksWaitingTermination>
        {
            /* If we are not using preemption we keep forcing a task switch to
             * see if any other task has become available.  If we are using
             * preemption we don't need to do this as any task becoming available
             * will automatically get the processor anyway. */
            taskYIELD();
 80034b4:	4b04      	ldr	r3, [pc, #16]	; (80034c8 <prvIdleTask+0x20>)
 80034b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	f3bf 8f4f 	dsb	sy
 80034c0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80034c4:	e7f4      	b.n	80034b0 <prvIdleTask+0x8>
 80034c6:	bf00      	nop
 80034c8:	e000ed04 	.word	0xe000ed04

080034cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034d2:	2300      	movs	r3, #0
 80034d4:	607b      	str	r3, [r7, #4]
 80034d6:	e00c      	b.n	80034f2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	4413      	add	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4a12      	ldr	r2, [pc, #72]	; (800352c <prvInitialiseTaskLists+0x60>)
 80034e4:	4413      	add	r3, r2
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7fe fea4 	bl	8002234 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	3301      	adds	r3, #1
 80034f0:	607b      	str	r3, [r7, #4]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	d9ef      	bls.n	80034d8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80034f8:	480d      	ldr	r0, [pc, #52]	; (8003530 <prvInitialiseTaskLists+0x64>)
 80034fa:	f7fe fe9b 	bl	8002234 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80034fe:	480d      	ldr	r0, [pc, #52]	; (8003534 <prvInitialiseTaskLists+0x68>)
 8003500:	f7fe fe98 	bl	8002234 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003504:	480c      	ldr	r0, [pc, #48]	; (8003538 <prvInitialiseTaskLists+0x6c>)
 8003506:	f7fe fe95 	bl	8002234 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800350a:	480c      	ldr	r0, [pc, #48]	; (800353c <prvInitialiseTaskLists+0x70>)
 800350c:	f7fe fe92 	bl	8002234 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003510:	480b      	ldr	r0, [pc, #44]	; (8003540 <prvInitialiseTaskLists+0x74>)
 8003512:	f7fe fe8f 	bl	8002234 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003516:	4b0b      	ldr	r3, [pc, #44]	; (8003544 <prvInitialiseTaskLists+0x78>)
 8003518:	4a05      	ldr	r2, [pc, #20]	; (8003530 <prvInitialiseTaskLists+0x64>)
 800351a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800351c:	4b0a      	ldr	r3, [pc, #40]	; (8003548 <prvInitialiseTaskLists+0x7c>)
 800351e:	4a05      	ldr	r2, [pc, #20]	; (8003534 <prvInitialiseTaskLists+0x68>)
 8003520:	601a      	str	r2, [r3, #0]
}
 8003522:	bf00      	nop
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	20000124 	.word	0x20000124
 8003530:	20000188 	.word	0x20000188
 8003534:	2000019c 	.word	0x2000019c
 8003538:	200001b8 	.word	0x200001b8
 800353c:	200001cc 	.word	0x200001cc
 8003540:	200001e4 	.word	0x200001e4
 8003544:	200001b0 	.word	0x200001b0
 8003548:	200001b4 	.word	0x200001b4

0800354c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003552:	e019      	b.n	8003588 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8003554:	f000 fca8 	bl	8003ea8 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003558:	4b10      	ldr	r3, [pc, #64]	; (800359c <prvCheckTasksWaitingTermination+0x50>)
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	3304      	adds	r3, #4
 8003564:	4618      	mov	r0, r3
 8003566:	f7fe fecb 	bl	8002300 <uxListRemove>
                --uxCurrentNumberOfTasks;
 800356a:	4b0d      	ldr	r3, [pc, #52]	; (80035a0 <prvCheckTasksWaitingTermination+0x54>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	3b01      	subs	r3, #1
 8003570:	4a0b      	ldr	r2, [pc, #44]	; (80035a0 <prvCheckTasksWaitingTermination+0x54>)
 8003572:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8003574:	4b0b      	ldr	r3, [pc, #44]	; (80035a4 <prvCheckTasksWaitingTermination+0x58>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	3b01      	subs	r3, #1
 800357a:	4a0a      	ldr	r2, [pc, #40]	; (80035a4 <prvCheckTasksWaitingTermination+0x58>)
 800357c:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800357e:	f000 fcc3 	bl	8003f08 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 f810 	bl	80035a8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003588:	4b06      	ldr	r3, [pc, #24]	; (80035a4 <prvCheckTasksWaitingTermination+0x58>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1e1      	bne.n	8003554 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003590:	bf00      	nop
 8003592:	bf00      	nop
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	200001cc 	.word	0x200001cc
 80035a0:	200001f8 	.word	0x200001f8
 80035a4:	200001e0 	.word	0x200001e0

080035a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b4:	4618      	mov	r0, r3
 80035b6:	f000 fe13 	bl	80041e0 <vPortFree>
            vPortFree( pxTCB );
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 fe10 	bl	80041e0 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80035c0:	bf00      	nop
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035cc:	4b0a      	ldr	r3, [pc, #40]	; (80035f8 <prvResetNextTaskUnblockTime+0x30>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d104      	bne.n	80035e0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80035d6:	4b09      	ldr	r3, [pc, #36]	; (80035fc <prvResetNextTaskUnblockTime+0x34>)
 80035d8:	f04f 32ff 	mov.w	r2, #4294967295
 80035dc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80035de:	e005      	b.n	80035ec <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80035e0:	4b05      	ldr	r3, [pc, #20]	; (80035f8 <prvResetNextTaskUnblockTime+0x30>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a04      	ldr	r2, [pc, #16]	; (80035fc <prvResetNextTaskUnblockTime+0x34>)
 80035ea:	6013      	str	r3, [r2, #0]
}
 80035ec:	bf00      	nop
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	200001b0 	.word	0x200001b0
 80035fc:	20000218 	.word	0x20000218

08003600 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003606:	4b0b      	ldr	r3, [pc, #44]	; (8003634 <xTaskGetSchedulerState+0x34>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d102      	bne.n	8003614 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800360e:	2301      	movs	r3, #1
 8003610:	607b      	str	r3, [r7, #4]
 8003612:	e008      	b.n	8003626 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003614:	4b08      	ldr	r3, [pc, #32]	; (8003638 <xTaskGetSchedulerState+0x38>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d102      	bne.n	8003622 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800361c:	2302      	movs	r3, #2
 800361e:	607b      	str	r3, [r7, #4]
 8003620:	e001      	b.n	8003626 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003622:	2300      	movs	r3, #0
 8003624:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003626:	687b      	ldr	r3, [r7, #4]
    }
 8003628:	4618      	mov	r0, r3
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	20000204 	.word	0x20000204
 8003638:	20000220 	.word	0x20000220

0800363c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b086      	sub	sp, #24
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003646:	4b36      	ldr	r3, [pc, #216]	; (8003720 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800364c:	4b35      	ldr	r3, [pc, #212]	; (8003724 <prvAddCurrentTaskToDelayedList+0xe8>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	3304      	adds	r3, #4
 8003652:	4618      	mov	r0, r3
 8003654:	f7fe fe54 	bl	8002300 <uxListRemove>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d10b      	bne.n	8003676 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800365e:	4b31      	ldr	r3, [pc, #196]	; (8003724 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003664:	2201      	movs	r2, #1
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	43da      	mvns	r2, r3
 800366c:	4b2e      	ldr	r3, [pc, #184]	; (8003728 <prvAddCurrentTaskToDelayedList+0xec>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4013      	ands	r3, r2
 8003672:	4a2d      	ldr	r2, [pc, #180]	; (8003728 <prvAddCurrentTaskToDelayedList+0xec>)
 8003674:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367c:	d124      	bne.n	80036c8 <prvAddCurrentTaskToDelayedList+0x8c>
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d021      	beq.n	80036c8 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003684:	4b29      	ldr	r3, [pc, #164]	; (800372c <prvAddCurrentTaskToDelayedList+0xf0>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	613b      	str	r3, [r7, #16]
 800368a:	4b26      	ldr	r3, [pc, #152]	; (8003724 <prvAddCurrentTaskToDelayedList+0xe8>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	609a      	str	r2, [r3, #8]
 8003692:	4b24      	ldr	r3, [pc, #144]	; (8003724 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	6892      	ldr	r2, [r2, #8]
 800369a:	60da      	str	r2, [r3, #12]
 800369c:	4b21      	ldr	r3, [pc, #132]	; (8003724 <prvAddCurrentTaskToDelayedList+0xe8>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	3204      	adds	r2, #4
 80036a6:	605a      	str	r2, [r3, #4]
 80036a8:	4b1e      	ldr	r3, [pc, #120]	; (8003724 <prvAddCurrentTaskToDelayedList+0xe8>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	1d1a      	adds	r2, r3, #4
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	609a      	str	r2, [r3, #8]
 80036b2:	4b1c      	ldr	r3, [pc, #112]	; (8003724 <prvAddCurrentTaskToDelayedList+0xe8>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a1d      	ldr	r2, [pc, #116]	; (800372c <prvAddCurrentTaskToDelayedList+0xf0>)
 80036b8:	615a      	str	r2, [r3, #20]
 80036ba:	4b1c      	ldr	r3, [pc, #112]	; (800372c <prvAddCurrentTaskToDelayedList+0xf0>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	3301      	adds	r3, #1
 80036c0:	4a1a      	ldr	r2, [pc, #104]	; (800372c <prvAddCurrentTaskToDelayedList+0xf0>)
 80036c2:	6013      	str	r3, [r2, #0]
 80036c4:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80036c6:	e026      	b.n	8003716 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4413      	add	r3, r2
 80036ce:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80036d0:	4b14      	ldr	r3, [pc, #80]	; (8003724 <prvAddCurrentTaskToDelayedList+0xe8>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d209      	bcs.n	80036f4 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036e0:	4b13      	ldr	r3, [pc, #76]	; (8003730 <prvAddCurrentTaskToDelayedList+0xf4>)
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	4b0f      	ldr	r3, [pc, #60]	; (8003724 <prvAddCurrentTaskToDelayedList+0xe8>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	3304      	adds	r3, #4
 80036ea:	4619      	mov	r1, r3
 80036ec:	4610      	mov	r0, r2
 80036ee:	f7fe fdce 	bl	800228e <vListInsert>
}
 80036f2:	e010      	b.n	8003716 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036f4:	4b0f      	ldr	r3, [pc, #60]	; (8003734 <prvAddCurrentTaskToDelayedList+0xf8>)
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4b0a      	ldr	r3, [pc, #40]	; (8003724 <prvAddCurrentTaskToDelayedList+0xe8>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	3304      	adds	r3, #4
 80036fe:	4619      	mov	r1, r3
 8003700:	4610      	mov	r0, r2
 8003702:	f7fe fdc4 	bl	800228e <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8003706:	4b0c      	ldr	r3, [pc, #48]	; (8003738 <prvAddCurrentTaskToDelayedList+0xfc>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	429a      	cmp	r2, r3
 800370e:	d202      	bcs.n	8003716 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8003710:	4a09      	ldr	r2, [pc, #36]	; (8003738 <prvAddCurrentTaskToDelayedList+0xfc>)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6013      	str	r3, [r2, #0]
}
 8003716:	bf00      	nop
 8003718:	3718      	adds	r7, #24
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	200001fc 	.word	0x200001fc
 8003724:	20000120 	.word	0x20000120
 8003728:	20000200 	.word	0x20000200
 800372c:	200001e4 	.word	0x200001e4
 8003730:	200001b4 	.word	0x200001b4
 8003734:	200001b0 	.word	0x200001b0
 8003738:	20000218 	.word	0x20000218

0800373c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003742:	2300      	movs	r3, #0
 8003744:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003746:	f000 fa47 	bl	8003bd8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800374a:	4b11      	ldr	r3, [pc, #68]	; (8003790 <xTimerCreateTimerTask+0x54>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00b      	beq.n	800376a <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8003752:	4b10      	ldr	r3, [pc, #64]	; (8003794 <xTimerCreateTimerTask+0x58>)
 8003754:	9301      	str	r3, [sp, #4]
 8003756:	2302      	movs	r3, #2
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	2300      	movs	r3, #0
 800375c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003760:	490d      	ldr	r1, [pc, #52]	; (8003798 <xTimerCreateTimerTask+0x5c>)
 8003762:	480e      	ldr	r0, [pc, #56]	; (800379c <xTimerCreateTimerTask+0x60>)
 8003764:	f7ff f8ce 	bl	8002904 <xTaskCreate>
 8003768:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d10a      	bne.n	8003786 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003774:	f383 8811 	msr	BASEPRI, r3
 8003778:	f3bf 8f6f 	isb	sy
 800377c:	f3bf 8f4f 	dsb	sy
 8003780:	603b      	str	r3, [r7, #0]
    }
 8003782:	bf00      	nop
 8003784:	e7fe      	b.n	8003784 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003786:	687b      	ldr	r3, [r7, #4]
    }
 8003788:	4618      	mov	r0, r3
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	20000254 	.word	0x20000254
 8003794:	20000258 	.word	0x20000258
 8003798:	08004ef0 	.word	0x08004ef0
 800379c:	08003845 	.word	0x08003845

080037a0 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80037ac:	e008      	b.n	80037c0 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	699b      	ldr	r3, [r3, #24]
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	4413      	add	r3, r2
 80037b6:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a1b      	ldr	r3, [r3, #32]
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	699a      	ldr	r2, [r3, #24]
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	18d1      	adds	r1, r2, r3
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f000 f8dd 	bl	800398c <prvInsertTimerInActiveList>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1ea      	bne.n	80037ae <prvReloadTimer+0xe>
        }
    }
 80037d8:	bf00      	nop
 80037da:	bf00      	nop
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
	...

080037e4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037ee:	4b14      	ldr	r3, [pc, #80]	; (8003840 <prvProcessExpiredTimer+0x5c>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	3304      	adds	r3, #4
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7fe fd7f 	bl	8002300 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003808:	f003 0304 	and.w	r3, r3, #4
 800380c:	2b00      	cmp	r3, #0
 800380e:	d005      	beq.n	800381c <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	6879      	ldr	r1, [r7, #4]
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f7ff ffc3 	bl	80037a0 <prvReloadTimer>
 800381a:	e008      	b.n	800382e <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003822:	f023 0301 	bic.w	r3, r3, #1
 8003826:	b2da      	uxtb	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6a1b      	ldr	r3, [r3, #32]
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	4798      	blx	r3
    }
 8003836:	bf00      	nop
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	2000024c 	.word	0x2000024c

08003844 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800384c:	f107 0308 	add.w	r3, r7, #8
 8003850:	4618      	mov	r0, r3
 8003852:	f000 f857 	bl	8003904 <prvGetNextExpireTime>
 8003856:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	4619      	mov	r1, r3
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	f000 f803 	bl	8003868 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003862:	f000 f8d5 	bl	8003a10 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003866:	e7f1      	b.n	800384c <prvTimerTask+0x8>

08003868 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003872:	f7ff f9f5 	bl	8002c60 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003876:	f107 0308 	add.w	r3, r7, #8
 800387a:	4618      	mov	r0, r3
 800387c:	f000 f866 	bl	800394c <prvSampleTimeNow>
 8003880:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d130      	bne.n	80038ea <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10a      	bne.n	80038a4 <prvProcessTimerOrBlockTask+0x3c>
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	429a      	cmp	r2, r3
 8003894:	d806      	bhi.n	80038a4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003896:	f7ff f9f1 	bl	8002c7c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800389a:	68f9      	ldr	r1, [r7, #12]
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f7ff ffa1 	bl	80037e4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80038a2:	e024      	b.n	80038ee <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d008      	beq.n	80038bc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80038aa:	4b13      	ldr	r3, [pc, #76]	; (80038f8 <prvProcessTimerOrBlockTask+0x90>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <prvProcessTimerOrBlockTask+0x50>
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <prvProcessTimerOrBlockTask+0x52>
 80038b8:	2300      	movs	r3, #0
 80038ba:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80038bc:	4b0f      	ldr	r3, [pc, #60]	; (80038fc <prvProcessTimerOrBlockTask+0x94>)
 80038be:	6818      	ldr	r0, [r3, #0]
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	4619      	mov	r1, r3
 80038ca:	f7fe ffe7 	bl	800289c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80038ce:	f7ff f9d5 	bl	8002c7c <xTaskResumeAll>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10a      	bne.n	80038ee <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80038d8:	4b09      	ldr	r3, [pc, #36]	; (8003900 <prvProcessTimerOrBlockTask+0x98>)
 80038da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	f3bf 8f4f 	dsb	sy
 80038e4:	f3bf 8f6f 	isb	sy
    }
 80038e8:	e001      	b.n	80038ee <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80038ea:	f7ff f9c7 	bl	8002c7c <xTaskResumeAll>
    }
 80038ee:	bf00      	nop
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	20000250 	.word	0x20000250
 80038fc:	20000254 	.word	0x20000254
 8003900:	e000ed04 	.word	0xe000ed04

08003904 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800390c:	4b0e      	ldr	r3, [pc, #56]	; (8003948 <prvGetNextExpireTime+0x44>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <prvGetNextExpireTime+0x16>
 8003916:	2201      	movs	r2, #1
 8003918:	e000      	b.n	800391c <prvGetNextExpireTime+0x18>
 800391a:	2200      	movs	r2, #0
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d105      	bne.n	8003934 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003928:	4b07      	ldr	r3, [pc, #28]	; (8003948 <prvGetNextExpireTime+0x44>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	60fb      	str	r3, [r7, #12]
 8003932:	e001      	b.n	8003938 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003934:	2300      	movs	r3, #0
 8003936:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003938:	68fb      	ldr	r3, [r7, #12]
    }
 800393a:	4618      	mov	r0, r3
 800393c:	3714      	adds	r7, #20
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	2000024c 	.word	0x2000024c

0800394c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003954:	f7ff fa80 	bl	8002e58 <xTaskGetTickCount>
 8003958:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800395a:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <prvSampleTimeNow+0x3c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	429a      	cmp	r2, r3
 8003962:	d205      	bcs.n	8003970 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003964:	f000 f912 	bl	8003b8c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	601a      	str	r2, [r3, #0]
 800396e:	e002      	b.n	8003976 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003976:	4a04      	ldr	r2, [pc, #16]	; (8003988 <prvSampleTimeNow+0x3c>)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800397c:	68fb      	ldr	r3, [r7, #12]
    }
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	2000025c 	.word	0x2000025c

0800398c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
 8003998:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800399a:	2300      	movs	r3, #0
 800399c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	68ba      	ldr	r2, [r7, #8]
 80039a2:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d812      	bhi.n	80039d8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	1ad2      	subs	r2, r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d302      	bcc.n	80039c6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80039c0:	2301      	movs	r3, #1
 80039c2:	617b      	str	r3, [r7, #20]
 80039c4:	e01b      	b.n	80039fe <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80039c6:	4b10      	ldr	r3, [pc, #64]	; (8003a08 <prvInsertTimerInActiveList+0x7c>)
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	3304      	adds	r3, #4
 80039ce:	4619      	mov	r1, r3
 80039d0:	4610      	mov	r0, r2
 80039d2:	f7fe fc5c 	bl	800228e <vListInsert>
 80039d6:	e012      	b.n	80039fe <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80039d8:	687a      	ldr	r2, [r7, #4]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d206      	bcs.n	80039ee <prvInsertTimerInActiveList+0x62>
 80039e0:	68ba      	ldr	r2, [r7, #8]
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d302      	bcc.n	80039ee <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80039e8:	2301      	movs	r3, #1
 80039ea:	617b      	str	r3, [r7, #20]
 80039ec:	e007      	b.n	80039fe <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80039ee:	4b07      	ldr	r3, [pc, #28]	; (8003a0c <prvInsertTimerInActiveList+0x80>)
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	3304      	adds	r3, #4
 80039f6:	4619      	mov	r1, r3
 80039f8:	4610      	mov	r0, r2
 80039fa:	f7fe fc48 	bl	800228e <vListInsert>
            }
        }

        return xProcessTimerNow;
 80039fe:	697b      	ldr	r3, [r7, #20]
    }
 8003a00:	4618      	mov	r0, r3
 8003a02:	3718      	adds	r7, #24
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	20000250 	.word	0x20000250
 8003a0c:	2000024c 	.word	0x2000024c

08003a10 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b088      	sub	sp, #32
 8003a14:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003a16:	e0a6      	b.n	8003b66 <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f2c0 80a2 	blt.w	8003b64 <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d004      	beq.n	8003a36 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	3304      	adds	r3, #4
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fe fc65 	bl	8002300 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003a36:	1d3b      	adds	r3, r7, #4
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7ff ff87 	bl	800394c <prvSampleTimeNow>
 8003a3e:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	3b01      	subs	r3, #1
 8003a44:	2b08      	cmp	r3, #8
 8003a46:	f200 808e 	bhi.w	8003b66 <prvProcessReceivedCommands+0x156>
 8003a4a:	a201      	add	r2, pc, #4	; (adr r2, 8003a50 <prvProcessReceivedCommands+0x40>)
 8003a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a50:	08003a75 	.word	0x08003a75
 8003a54:	08003a75 	.word	0x08003a75
 8003a58:	08003add 	.word	0x08003add
 8003a5c:	08003af1 	.word	0x08003af1
 8003a60:	08003b3b 	.word	0x08003b3b
 8003a64:	08003a75 	.word	0x08003a75
 8003a68:	08003a75 	.word	0x08003a75
 8003a6c:	08003add 	.word	0x08003add
 8003a70:	08003af1 	.word	0x08003af1
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a7a:	f043 0301 	orr.w	r3, r3, #1
 8003a7e:	b2da      	uxtb	r2, r3
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003a86:	68fa      	ldr	r2, [r7, #12]
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	18d1      	adds	r1, r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	69f8      	ldr	r0, [r7, #28]
 8003a94:	f7ff ff7a 	bl	800398c <prvInsertTimerInActiveList>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d063      	beq.n	8003b66 <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003aa4:	f003 0304 	and.w	r3, r3, #4
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d009      	beq.n	8003ac0 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	69f8      	ldr	r0, [r7, #28]
 8003aba:	f7ff fe71 	bl	80037a0 <prvReloadTimer>
 8003abe:	e008      	b.n	8003ad2 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ac6:	f023 0301 	bic.w	r3, r3, #1
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	69f8      	ldr	r0, [r7, #28]
 8003ad8:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003ada:	e044      	b.n	8003b66 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ae2:	f023 0301 	bic.w	r3, r3, #1
 8003ae6:	b2da      	uxtb	r2, r3
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003aee:	e03a      	b.n	8003b66 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	b2da      	uxtb	r2, r3
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	699b      	ldr	r3, [r3, #24]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10a      	bne.n	8003b26 <prvProcessReceivedCommands+0x116>
        __asm volatile
 8003b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b14:	f383 8811 	msr	BASEPRI, r3
 8003b18:	f3bf 8f6f 	isb	sy
 8003b1c:	f3bf 8f4f 	dsb	sy
 8003b20:	617b      	str	r3, [r7, #20]
    }
 8003b22:	bf00      	nop
 8003b24:	e7fe      	b.n	8003b24 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	699a      	ldr	r2, [r3, #24]
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	18d1      	adds	r1, r2, r3
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	69f8      	ldr	r0, [r7, #28]
 8003b34:	f7ff ff2a 	bl	800398c <prvInsertTimerInActiveList>
                        break;
 8003b38:	e015      	b.n	8003b66 <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d103      	bne.n	8003b50 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 8003b48:	69f8      	ldr	r0, [r7, #28]
 8003b4a:	f000 fb49 	bl	80041e0 <vPortFree>
 8003b4e:	e00a      	b.n	8003b66 <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b56:	f023 0301 	bic.w	r3, r3, #1
 8003b5a:	b2da      	uxtb	r2, r3
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003b62:	e000      	b.n	8003b66 <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003b64:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003b66:	4b08      	ldr	r3, [pc, #32]	; (8003b88 <prvProcessReceivedCommands+0x178>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f107 0108 	add.w	r1, r7, #8
 8003b6e:	2200      	movs	r2, #0
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fe fce3 	bl	800253c <xQueueReceive>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f47f af4d 	bne.w	8003a18 <prvProcessReceivedCommands+0x8>
        }
    }
 8003b7e:	bf00      	nop
 8003b80:	bf00      	nop
 8003b82:	3720      	adds	r7, #32
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	20000254 	.word	0x20000254

08003b8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003b92:	e009      	b.n	8003ba8 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003b94:	4b0e      	ldr	r3, [pc, #56]	; (8003bd0 <prvSwitchTimerLists+0x44>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8003b9e:	f04f 31ff 	mov.w	r1, #4294967295
 8003ba2:	6838      	ldr	r0, [r7, #0]
 8003ba4:	f7ff fe1e 	bl	80037e4 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003ba8:	4b09      	ldr	r3, [pc, #36]	; (8003bd0 <prvSwitchTimerLists+0x44>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d1f0      	bne.n	8003b94 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003bb2:	4b07      	ldr	r3, [pc, #28]	; (8003bd0 <prvSwitchTimerLists+0x44>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003bb8:	4b06      	ldr	r3, [pc, #24]	; (8003bd4 <prvSwitchTimerLists+0x48>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a04      	ldr	r2, [pc, #16]	; (8003bd0 <prvSwitchTimerLists+0x44>)
 8003bbe:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003bc0:	4a04      	ldr	r2, [pc, #16]	; (8003bd4 <prvSwitchTimerLists+0x48>)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6013      	str	r3, [r2, #0]
    }
 8003bc6:	bf00      	nop
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	2000024c 	.word	0x2000024c
 8003bd4:	20000250 	.word	0x20000250

08003bd8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003bdc:	f000 f964 	bl	8003ea8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003be0:	4b12      	ldr	r3, [pc, #72]	; (8003c2c <prvCheckForValidListAndQueue+0x54>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d11d      	bne.n	8003c24 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003be8:	4811      	ldr	r0, [pc, #68]	; (8003c30 <prvCheckForValidListAndQueue+0x58>)
 8003bea:	f7fe fb23 	bl	8002234 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003bee:	4811      	ldr	r0, [pc, #68]	; (8003c34 <prvCheckForValidListAndQueue+0x5c>)
 8003bf0:	f7fe fb20 	bl	8002234 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003bf4:	4b10      	ldr	r3, [pc, #64]	; (8003c38 <prvCheckForValidListAndQueue+0x60>)
 8003bf6:	4a0e      	ldr	r2, [pc, #56]	; (8003c30 <prvCheckForValidListAndQueue+0x58>)
 8003bf8:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003bfa:	4b10      	ldr	r3, [pc, #64]	; (8003c3c <prvCheckForValidListAndQueue+0x64>)
 8003bfc:	4a0d      	ldr	r2, [pc, #52]	; (8003c34 <prvCheckForValidListAndQueue+0x5c>)
 8003bfe:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003c00:	2200      	movs	r2, #0
 8003c02:	210c      	movs	r1, #12
 8003c04:	200a      	movs	r0, #10
 8003c06:	f7fe fc27 	bl	8002458 <xQueueGenericCreate>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	4a07      	ldr	r2, [pc, #28]	; (8003c2c <prvCheckForValidListAndQueue+0x54>)
 8003c0e:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003c10:	4b06      	ldr	r3, [pc, #24]	; (8003c2c <prvCheckForValidListAndQueue+0x54>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d005      	beq.n	8003c24 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003c18:	4b04      	ldr	r3, [pc, #16]	; (8003c2c <prvCheckForValidListAndQueue+0x54>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4908      	ldr	r1, [pc, #32]	; (8003c40 <prvCheckForValidListAndQueue+0x68>)
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fe fdee 	bl	8002800 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003c24:	f000 f970 	bl	8003f08 <vPortExitCritical>
    }
 8003c28:	bf00      	nop
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	20000254 	.word	0x20000254
 8003c30:	20000224 	.word	0x20000224
 8003c34:	20000238 	.word	0x20000238
 8003c38:	2000024c 	.word	0x2000024c
 8003c3c:	20000250 	.word	0x20000250
 8003c40:	08004ef8 	.word	0x08004ef8

08003c44 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003c44:	b480      	push	{r7}
 8003c46:	b085      	sub	sp, #20
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	3b04      	subs	r3, #4
 8003c54:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c5c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	3b04      	subs	r3, #4
 8003c62:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	f023 0201 	bic.w	r2, r3, #1
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	3b04      	subs	r3, #4
 8003c72:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003c74:	4a0c      	ldr	r2, [pc, #48]	; (8003ca8 <pxPortInitialiseStack+0x64>)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	3b14      	subs	r3, #20
 8003c7e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	3b04      	subs	r3, #4
 8003c8a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f06f 0202 	mvn.w	r2, #2
 8003c92:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	3b20      	subs	r3, #32
 8003c98:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	08003cad 	.word	0x08003cad

08003cac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003cb6:	4b12      	ldr	r3, [pc, #72]	; (8003d00 <prvTaskExitError+0x54>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cbe:	d00a      	beq.n	8003cd6 <prvTaskExitError+0x2a>
        __asm volatile
 8003cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc4:	f383 8811 	msr	BASEPRI, r3
 8003cc8:	f3bf 8f6f 	isb	sy
 8003ccc:	f3bf 8f4f 	dsb	sy
 8003cd0:	60fb      	str	r3, [r7, #12]
    }
 8003cd2:	bf00      	nop
 8003cd4:	e7fe      	b.n	8003cd4 <prvTaskExitError+0x28>
        __asm volatile
 8003cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cda:	f383 8811 	msr	BASEPRI, r3
 8003cde:	f3bf 8f6f 	isb	sy
 8003ce2:	f3bf 8f4f 	dsb	sy
 8003ce6:	60bb      	str	r3, [r7, #8]
    }
 8003ce8:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003cea:	bf00      	nop
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d0fc      	beq.n	8003cec <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003cf2:	bf00      	nop
 8003cf4:	bf00      	nop
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr
 8003d00:	20000010 	.word	0x20000010
	...

08003d10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003d10:	4b07      	ldr	r3, [pc, #28]	; (8003d30 <pxCurrentTCBConst2>)
 8003d12:	6819      	ldr	r1, [r3, #0]
 8003d14:	6808      	ldr	r0, [r1, #0]
 8003d16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d1a:	f380 8809 	msr	PSP, r0
 8003d1e:	f3bf 8f6f 	isb	sy
 8003d22:	f04f 0000 	mov.w	r0, #0
 8003d26:	f380 8811 	msr	BASEPRI, r0
 8003d2a:	4770      	bx	lr
 8003d2c:	f3af 8000 	nop.w

08003d30 <pxCurrentTCBConst2>:
 8003d30:	20000120 	.word	0x20000120
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003d34:	bf00      	nop
 8003d36:	bf00      	nop

08003d38 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003d38:	4808      	ldr	r0, [pc, #32]	; (8003d5c <prvPortStartFirstTask+0x24>)
 8003d3a:	6800      	ldr	r0, [r0, #0]
 8003d3c:	6800      	ldr	r0, [r0, #0]
 8003d3e:	f380 8808 	msr	MSP, r0
 8003d42:	f04f 0000 	mov.w	r0, #0
 8003d46:	f380 8814 	msr	CONTROL, r0
 8003d4a:	b662      	cpsie	i
 8003d4c:	b661      	cpsie	f
 8003d4e:	f3bf 8f4f 	dsb	sy
 8003d52:	f3bf 8f6f 	isb	sy
 8003d56:	df00      	svc	0
 8003d58:	bf00      	nop
 8003d5a:	0000      	.short	0x0000
 8003d5c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003d60:	bf00      	nop
 8003d62:	bf00      	nop

08003d64 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b086      	sub	sp, #24
 8003d68:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003d6a:	4b46      	ldr	r3, [pc, #280]	; (8003e84 <xPortStartScheduler+0x120>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a46      	ldr	r2, [pc, #280]	; (8003e88 <xPortStartScheduler+0x124>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d10a      	bne.n	8003d8a <xPortStartScheduler+0x26>
        __asm volatile
 8003d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d78:	f383 8811 	msr	BASEPRI, r3
 8003d7c:	f3bf 8f6f 	isb	sy
 8003d80:	f3bf 8f4f 	dsb	sy
 8003d84:	613b      	str	r3, [r7, #16]
    }
 8003d86:	bf00      	nop
 8003d88:	e7fe      	b.n	8003d88 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003d8a:	4b3e      	ldr	r3, [pc, #248]	; (8003e84 <xPortStartScheduler+0x120>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a3f      	ldr	r2, [pc, #252]	; (8003e8c <xPortStartScheduler+0x128>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d10a      	bne.n	8003daa <xPortStartScheduler+0x46>
        __asm volatile
 8003d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d98:	f383 8811 	msr	BASEPRI, r3
 8003d9c:	f3bf 8f6f 	isb	sy
 8003da0:	f3bf 8f4f 	dsb	sy
 8003da4:	60fb      	str	r3, [r7, #12]
    }
 8003da6:	bf00      	nop
 8003da8:	e7fe      	b.n	8003da8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003daa:	4b39      	ldr	r3, [pc, #228]	; (8003e90 <xPortStartScheduler+0x12c>)
 8003dac:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	22ff      	movs	r2, #255	; 0xff
 8003dba:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003dc4:	78fb      	ldrb	r3, [r7, #3]
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003dcc:	b2da      	uxtb	r2, r3
 8003dce:	4b31      	ldr	r3, [pc, #196]	; (8003e94 <xPortStartScheduler+0x130>)
 8003dd0:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003dd2:	4b31      	ldr	r3, [pc, #196]	; (8003e98 <xPortStartScheduler+0x134>)
 8003dd4:	2207      	movs	r2, #7
 8003dd6:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003dd8:	e009      	b.n	8003dee <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 8003dda:	4b2f      	ldr	r3, [pc, #188]	; (8003e98 <xPortStartScheduler+0x134>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	3b01      	subs	r3, #1
 8003de0:	4a2d      	ldr	r2, [pc, #180]	; (8003e98 <xPortStartScheduler+0x134>)
 8003de2:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003de4:	78fb      	ldrb	r3, [r7, #3]
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003dee:	78fb      	ldrb	r3, [r7, #3]
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df6:	2b80      	cmp	r3, #128	; 0x80
 8003df8:	d0ef      	beq.n	8003dda <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003dfa:	4b27      	ldr	r3, [pc, #156]	; (8003e98 <xPortStartScheduler+0x134>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f1c3 0307 	rsb	r3, r3, #7
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d00a      	beq.n	8003e1c <xPortStartScheduler+0xb8>
        __asm volatile
 8003e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e0a:	f383 8811 	msr	BASEPRI, r3
 8003e0e:	f3bf 8f6f 	isb	sy
 8003e12:	f3bf 8f4f 	dsb	sy
 8003e16:	60bb      	str	r3, [r7, #8]
    }
 8003e18:	bf00      	nop
 8003e1a:	e7fe      	b.n	8003e1a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003e1c:	4b1e      	ldr	r3, [pc, #120]	; (8003e98 <xPortStartScheduler+0x134>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	021b      	lsls	r3, r3, #8
 8003e22:	4a1d      	ldr	r2, [pc, #116]	; (8003e98 <xPortStartScheduler+0x134>)
 8003e24:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003e26:	4b1c      	ldr	r3, [pc, #112]	; (8003e98 <xPortStartScheduler+0x134>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003e2e:	4a1a      	ldr	r2, [pc, #104]	; (8003e98 <xPortStartScheduler+0x134>)
 8003e30:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	b2da      	uxtb	r2, r3
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003e3a:	4b18      	ldr	r3, [pc, #96]	; (8003e9c <xPortStartScheduler+0x138>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a17      	ldr	r2, [pc, #92]	; (8003e9c <xPortStartScheduler+0x138>)
 8003e40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e44:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003e46:	4b15      	ldr	r3, [pc, #84]	; (8003e9c <xPortStartScheduler+0x138>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a14      	ldr	r2, [pc, #80]	; (8003e9c <xPortStartScheduler+0x138>)
 8003e4c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003e50:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003e52:	f000 f8db 	bl	800400c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003e56:	4b12      	ldr	r3, [pc, #72]	; (8003ea0 <xPortStartScheduler+0x13c>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003e5c:	f000 f8fa 	bl	8004054 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003e60:	4b10      	ldr	r3, [pc, #64]	; (8003ea4 <xPortStartScheduler+0x140>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a0f      	ldr	r2, [pc, #60]	; (8003ea4 <xPortStartScheduler+0x140>)
 8003e66:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003e6a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003e6c:	f7ff ff64 	bl	8003d38 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003e70:	f7ff f8f6 	bl	8003060 <vTaskSwitchContext>
    prvTaskExitError();
 8003e74:	f7ff ff1a 	bl	8003cac <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3718      	adds	r7, #24
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	e000ed00 	.word	0xe000ed00
 8003e88:	410fc271 	.word	0x410fc271
 8003e8c:	410fc270 	.word	0x410fc270
 8003e90:	e000e400 	.word	0xe000e400
 8003e94:	20000260 	.word	0x20000260
 8003e98:	20000264 	.word	0x20000264
 8003e9c:	e000ed20 	.word	0xe000ed20
 8003ea0:	20000010 	.word	0x20000010
 8003ea4:	e000ef34 	.word	0xe000ef34

08003ea8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
        __asm volatile
 8003eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb2:	f383 8811 	msr	BASEPRI, r3
 8003eb6:	f3bf 8f6f 	isb	sy
 8003eba:	f3bf 8f4f 	dsb	sy
 8003ebe:	607b      	str	r3, [r7, #4]
    }
 8003ec0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003ec2:	4b0f      	ldr	r3, [pc, #60]	; (8003f00 <vPortEnterCritical+0x58>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	4a0d      	ldr	r2, [pc, #52]	; (8003f00 <vPortEnterCritical+0x58>)
 8003eca:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003ecc:	4b0c      	ldr	r3, [pc, #48]	; (8003f00 <vPortEnterCritical+0x58>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d10f      	bne.n	8003ef4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003ed4:	4b0b      	ldr	r3, [pc, #44]	; (8003f04 <vPortEnterCritical+0x5c>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00a      	beq.n	8003ef4 <vPortEnterCritical+0x4c>
        __asm volatile
 8003ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee2:	f383 8811 	msr	BASEPRI, r3
 8003ee6:	f3bf 8f6f 	isb	sy
 8003eea:	f3bf 8f4f 	dsb	sy
 8003eee:	603b      	str	r3, [r7, #0]
    }
 8003ef0:	bf00      	nop
 8003ef2:	e7fe      	b.n	8003ef2 <vPortEnterCritical+0x4a>
    }
}
 8003ef4:	bf00      	nop
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr
 8003f00:	20000010 	.word	0x20000010
 8003f04:	e000ed04 	.word	0xe000ed04

08003f08 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003f0e:	4b12      	ldr	r3, [pc, #72]	; (8003f58 <vPortExitCritical+0x50>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10a      	bne.n	8003f2c <vPortExitCritical+0x24>
        __asm volatile
 8003f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f1a:	f383 8811 	msr	BASEPRI, r3
 8003f1e:	f3bf 8f6f 	isb	sy
 8003f22:	f3bf 8f4f 	dsb	sy
 8003f26:	607b      	str	r3, [r7, #4]
    }
 8003f28:	bf00      	nop
 8003f2a:	e7fe      	b.n	8003f2a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003f2c:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <vPortExitCritical+0x50>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	3b01      	subs	r3, #1
 8003f32:	4a09      	ldr	r2, [pc, #36]	; (8003f58 <vPortExitCritical+0x50>)
 8003f34:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003f36:	4b08      	ldr	r3, [pc, #32]	; (8003f58 <vPortExitCritical+0x50>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d105      	bne.n	8003f4a <vPortExitCritical+0x42>
 8003f3e:	2300      	movs	r3, #0
 8003f40:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003f48:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003f4a:	bf00      	nop
 8003f4c:	370c      	adds	r7, #12
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	20000010 	.word	0x20000010
 8003f5c:	00000000 	.word	0x00000000

08003f60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003f60:	f3ef 8009 	mrs	r0, PSP
 8003f64:	f3bf 8f6f 	isb	sy
 8003f68:	4b15      	ldr	r3, [pc, #84]	; (8003fc0 <pxCurrentTCBConst>)
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	f01e 0f10 	tst.w	lr, #16
 8003f70:	bf08      	it	eq
 8003f72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003f76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f7a:	6010      	str	r0, [r2, #0]
 8003f7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003f80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003f84:	f380 8811 	msr	BASEPRI, r0
 8003f88:	f3bf 8f4f 	dsb	sy
 8003f8c:	f3bf 8f6f 	isb	sy
 8003f90:	f7ff f866 	bl	8003060 <vTaskSwitchContext>
 8003f94:	f04f 0000 	mov.w	r0, #0
 8003f98:	f380 8811 	msr	BASEPRI, r0
 8003f9c:	bc09      	pop	{r0, r3}
 8003f9e:	6819      	ldr	r1, [r3, #0]
 8003fa0:	6808      	ldr	r0, [r1, #0]
 8003fa2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fa6:	f01e 0f10 	tst.w	lr, #16
 8003faa:	bf08      	it	eq
 8003fac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003fb0:	f380 8809 	msr	PSP, r0
 8003fb4:	f3bf 8f6f 	isb	sy
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	f3af 8000 	nop.w

08003fc0 <pxCurrentTCBConst>:
 8003fc0:	20000120 	.word	0x20000120
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003fc4:	bf00      	nop
 8003fc6:	bf00      	nop

08003fc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
        __asm volatile
 8003fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd2:	f383 8811 	msr	BASEPRI, r3
 8003fd6:	f3bf 8f6f 	isb	sy
 8003fda:	f3bf 8f4f 	dsb	sy
 8003fde:	607b      	str	r3, [r7, #4]
    }
 8003fe0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003fe2:	f7fe ff49 	bl	8002e78 <xTaskIncrementTick>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d003      	beq.n	8003ff4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003fec:	4b06      	ldr	r3, [pc, #24]	; (8004008 <SysTick_Handler+0x40>)
 8003fee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ff2:	601a      	str	r2, [r3, #0]
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	f383 8811 	msr	BASEPRI, r3
    }
 8003ffe:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8004000:	bf00      	nop
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	e000ed04 	.word	0xe000ed04

0800400c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004010:	4b0b      	ldr	r3, [pc, #44]	; (8004040 <vPortSetupTimerInterrupt+0x34>)
 8004012:	2200      	movs	r2, #0
 8004014:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004016:	4b0b      	ldr	r3, [pc, #44]	; (8004044 <vPortSetupTimerInterrupt+0x38>)
 8004018:	2200      	movs	r2, #0
 800401a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800401c:	4b0a      	ldr	r3, [pc, #40]	; (8004048 <vPortSetupTimerInterrupt+0x3c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a0a      	ldr	r2, [pc, #40]	; (800404c <vPortSetupTimerInterrupt+0x40>)
 8004022:	fba2 2303 	umull	r2, r3, r2, r3
 8004026:	099b      	lsrs	r3, r3, #6
 8004028:	4a09      	ldr	r2, [pc, #36]	; (8004050 <vPortSetupTimerInterrupt+0x44>)
 800402a:	3b01      	subs	r3, #1
 800402c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800402e:	4b04      	ldr	r3, [pc, #16]	; (8004040 <vPortSetupTimerInterrupt+0x34>)
 8004030:	2207      	movs	r2, #7
 8004032:	601a      	str	r2, [r3, #0]
}
 8004034:	bf00      	nop
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	e000e010 	.word	0xe000e010
 8004044:	e000e018 	.word	0xe000e018
 8004048:	20000000 	.word	0x20000000
 800404c:	10624dd3 	.word	0x10624dd3
 8004050:	e000e014 	.word	0xe000e014

08004054 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004054:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004064 <vPortEnableVFP+0x10>
 8004058:	6801      	ldr	r1, [r0, #0]
 800405a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800405e:	6001      	str	r1, [r0, #0]
 8004060:	4770      	bx	lr
 8004062:	0000      	.short	0x0000
 8004064:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004068:	bf00      	nop
 800406a:	bf00      	nop

0800406c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b08a      	sub	sp, #40	; 0x28
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8004074:	2300      	movs	r3, #0
 8004076:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8004078:	f7fe fdf2 	bl	8002c60 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800407c:	4b53      	ldr	r3, [pc, #332]	; (80041cc <pvPortMalloc+0x160>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004084:	f000 f908 	bl	8004298 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d012      	beq.n	80040b4 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800408e:	2208      	movs	r2, #8
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f003 0307 	and.w	r3, r3, #7
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	3308      	adds	r3, #8
 800409a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	43db      	mvns	r3, r3
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d804      	bhi.n	80040b0 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	4413      	add	r3, r2
 80040ac:	607b      	str	r3, [r7, #4]
 80040ae:	e001      	b.n	80040b4 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 80040b0:	2300      	movs	r3, #0
 80040b2:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	db70      	blt.n	800419c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d06d      	beq.n	800419c <pvPortMalloc+0x130>
 80040c0:	4b43      	ldr	r3, [pc, #268]	; (80041d0 <pvPortMalloc+0x164>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	429a      	cmp	r2, r3
 80040c8:	d868      	bhi.n	800419c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80040ca:	4b42      	ldr	r3, [pc, #264]	; (80041d4 <pvPortMalloc+0x168>)
 80040cc:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80040ce:	4b41      	ldr	r3, [pc, #260]	; (80041d4 <pvPortMalloc+0x168>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80040d4:	e004      	b.n	80040e0 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 80040d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80040da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80040e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d903      	bls.n	80040f2 <pvPortMalloc+0x86>
 80040ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f1      	bne.n	80040d6 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80040f2:	4b36      	ldr	r3, [pc, #216]	; (80041cc <pvPortMalloc+0x160>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d04f      	beq.n	800419c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80040fc:	6a3b      	ldr	r3, [r7, #32]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2208      	movs	r2, #8
 8004102:	4413      	add	r3, r2
 8004104:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	6a3b      	ldr	r3, [r7, #32]
 800410c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800410e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	1ad2      	subs	r2, r2, r3
 8004116:	2308      	movs	r3, #8
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	429a      	cmp	r2, r3
 800411c:	d91f      	bls.n	800415e <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800411e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4413      	add	r3, r2
 8004124:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	f003 0307 	and.w	r3, r3, #7
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00a      	beq.n	8004146 <pvPortMalloc+0xda>
        __asm volatile
 8004130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004134:	f383 8811 	msr	BASEPRI, r3
 8004138:	f3bf 8f6f 	isb	sy
 800413c:	f3bf 8f4f 	dsb	sy
 8004140:	613b      	str	r3, [r7, #16]
    }
 8004142:	bf00      	nop
 8004144:	e7fe      	b.n	8004144 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004148:	685a      	ldr	r2, [r3, #4]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	1ad2      	subs	r2, r2, r3
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004158:	6978      	ldr	r0, [r7, #20]
 800415a:	f000 f8f9 	bl	8004350 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800415e:	4b1c      	ldr	r3, [pc, #112]	; (80041d0 <pvPortMalloc+0x164>)
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	4a19      	ldr	r2, [pc, #100]	; (80041d0 <pvPortMalloc+0x164>)
 800416a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800416c:	4b18      	ldr	r3, [pc, #96]	; (80041d0 <pvPortMalloc+0x164>)
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	4b19      	ldr	r3, [pc, #100]	; (80041d8 <pvPortMalloc+0x16c>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d203      	bcs.n	8004180 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004178:	4b15      	ldr	r3, [pc, #84]	; (80041d0 <pvPortMalloc+0x164>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a16      	ldr	r2, [pc, #88]	; (80041d8 <pvPortMalloc+0x16c>)
 800417e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8004180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800418c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418e:	2200      	movs	r2, #0
 8004190:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004192:	4b12      	ldr	r3, [pc, #72]	; (80041dc <pvPortMalloc+0x170>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	3301      	adds	r3, #1
 8004198:	4a10      	ldr	r2, [pc, #64]	; (80041dc <pvPortMalloc+0x170>)
 800419a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800419c:	f7fe fd6e 	bl	8002c7c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	f003 0307 	and.w	r3, r3, #7
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00a      	beq.n	80041c0 <pvPortMalloc+0x154>
        __asm volatile
 80041aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ae:	f383 8811 	msr	BASEPRI, r3
 80041b2:	f3bf 8f6f 	isb	sy
 80041b6:	f3bf 8f4f 	dsb	sy
 80041ba:	60fb      	str	r3, [r7, #12]
    }
 80041bc:	bf00      	nop
 80041be:	e7fe      	b.n	80041be <pvPortMalloc+0x152>
    return pvReturn;
 80041c0:	69fb      	ldr	r3, [r7, #28]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3728      	adds	r7, #40	; 0x28
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	20012e70 	.word	0x20012e70
 80041d0:	20012e74 	.word	0x20012e74
 80041d4:	20012e68 	.word	0x20012e68
 80041d8:	20012e78 	.word	0x20012e78
 80041dc:	20012e7c 	.word	0x20012e7c

080041e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b086      	sub	sp, #24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d049      	beq.n	8004286 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80041f2:	2308      	movs	r3, #8
 80041f4:	425b      	negs	r3, r3
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	4413      	add	r3, r2
 80041fa:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	db0a      	blt.n	800421e <vPortFree+0x3e>
        __asm volatile
 8004208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420c:	f383 8811 	msr	BASEPRI, r3
 8004210:	f3bf 8f6f 	isb	sy
 8004214:	f3bf 8f4f 	dsb	sy
 8004218:	60fb      	str	r3, [r7, #12]
    }
 800421a:	bf00      	nop
 800421c:	e7fe      	b.n	800421c <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00a      	beq.n	800423c <vPortFree+0x5c>
        __asm volatile
 8004226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800422a:	f383 8811 	msr	BASEPRI, r3
 800422e:	f3bf 8f6f 	isb	sy
 8004232:	f3bf 8f4f 	dsb	sy
 8004236:	60bb      	str	r3, [r7, #8]
    }
 8004238:	bf00      	nop
 800423a:	e7fe      	b.n	800423a <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	0fdb      	lsrs	r3, r3, #31
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	b2db      	uxtb	r3, r3
 8004248:	2b00      	cmp	r3, #0
 800424a:	d01c      	beq.n	8004286 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d118      	bne.n	8004286 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8004260:	f7fe fcfe 	bl	8002c60 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	4b09      	ldr	r3, [pc, #36]	; (8004290 <vPortFree+0xb0>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4413      	add	r3, r2
 800426e:	4a08      	ldr	r2, [pc, #32]	; (8004290 <vPortFree+0xb0>)
 8004270:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004272:	6938      	ldr	r0, [r7, #16]
 8004274:	f000 f86c 	bl	8004350 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004278:	4b06      	ldr	r3, [pc, #24]	; (8004294 <vPortFree+0xb4>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	3301      	adds	r3, #1
 800427e:	4a05      	ldr	r2, [pc, #20]	; (8004294 <vPortFree+0xb4>)
 8004280:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004282:	f7fe fcfb 	bl	8002c7c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004286:	bf00      	nop
 8004288:	3718      	adds	r7, #24
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	20012e74 	.word	0x20012e74
 8004294:	20012e80 	.word	0x20012e80

08004298 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800429e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80042a2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80042a4:	4b25      	ldr	r3, [pc, #148]	; (800433c <prvHeapInit+0xa4>)
 80042a6:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f003 0307 	and.w	r3, r3, #7
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00c      	beq.n	80042cc <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	3307      	adds	r3, #7
 80042b6:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f023 0307 	bic.w	r3, r3, #7
 80042be:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 80042c0:	68ba      	ldr	r2, [r7, #8]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	4a1d      	ldr	r2, [pc, #116]	; (800433c <prvHeapInit+0xa4>)
 80042c8:	4413      	add	r3, r2
 80042ca:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80042d0:	4a1b      	ldr	r2, [pc, #108]	; (8004340 <prvHeapInit+0xa8>)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80042d6:	4b1a      	ldr	r3, [pc, #104]	; (8004340 <prvHeapInit+0xa8>)
 80042d8:	2200      	movs	r2, #0
 80042da:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	4413      	add	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80042e4:	2208      	movs	r2, #8
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	1a9b      	subs	r3, r3, r2
 80042ea:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f023 0307 	bic.w	r3, r3, #7
 80042f2:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	4a13      	ldr	r2, [pc, #76]	; (8004344 <prvHeapInit+0xac>)
 80042f8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80042fa:	4b12      	ldr	r3, [pc, #72]	; (8004344 <prvHeapInit+0xac>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2200      	movs	r2, #0
 8004300:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004302:	4b10      	ldr	r3, [pc, #64]	; (8004344 <prvHeapInit+0xac>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	1ad2      	subs	r2, r2, r3
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004318:	4b0a      	ldr	r3, [pc, #40]	; (8004344 <prvHeapInit+0xac>)
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	4a08      	ldr	r2, [pc, #32]	; (8004348 <prvHeapInit+0xb0>)
 8004326:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	4a07      	ldr	r2, [pc, #28]	; (800434c <prvHeapInit+0xb4>)
 800432e:	6013      	str	r3, [r2, #0]
}
 8004330:	bf00      	nop
 8004332:	3714      	adds	r7, #20
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	20000268 	.word	0x20000268
 8004340:	20012e68 	.word	0x20012e68
 8004344:	20012e70 	.word	0x20012e70
 8004348:	20012e78 	.word	0x20012e78
 800434c:	20012e74 	.word	0x20012e74

08004350 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004358:	4b28      	ldr	r3, [pc, #160]	; (80043fc <prvInsertBlockIntoFreeList+0xac>)
 800435a:	60fb      	str	r3, [r7, #12]
 800435c:	e002      	b.n	8004364 <prvInsertBlockIntoFreeList+0x14>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	60fb      	str	r3, [r7, #12]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	429a      	cmp	r2, r3
 800436c:	d8f7      	bhi.n	800435e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	4413      	add	r3, r2
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	429a      	cmp	r2, r3
 800437e:	d108      	bne.n	8004392 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	441a      	add	r2, r3
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	441a      	add	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d118      	bne.n	80043d8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	4b15      	ldr	r3, [pc, #84]	; (8004400 <prvInsertBlockIntoFreeList+0xb0>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d00d      	beq.n	80043ce <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685a      	ldr	r2, [r3, #4]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	441a      	add	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	601a      	str	r2, [r3, #0]
 80043cc:	e008      	b.n	80043e0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80043ce:	4b0c      	ldr	r3, [pc, #48]	; (8004400 <prvInsertBlockIntoFreeList+0xb0>)
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	e003      	b.n	80043e0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d002      	beq.n	80043ee <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80043ee:	bf00      	nop
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	20012e68 	.word	0x20012e68
 8004400:	20012e70 	.word	0x20012e70

08004404 <__libc_init_array>:
 8004404:	b570      	push	{r4, r5, r6, lr}
 8004406:	4d0d      	ldr	r5, [pc, #52]	; (800443c <__libc_init_array+0x38>)
 8004408:	4c0d      	ldr	r4, [pc, #52]	; (8004440 <__libc_init_array+0x3c>)
 800440a:	1b64      	subs	r4, r4, r5
 800440c:	10a4      	asrs	r4, r4, #2
 800440e:	2600      	movs	r6, #0
 8004410:	42a6      	cmp	r6, r4
 8004412:	d109      	bne.n	8004428 <__libc_init_array+0x24>
 8004414:	4d0b      	ldr	r5, [pc, #44]	; (8004444 <__libc_init_array+0x40>)
 8004416:	4c0c      	ldr	r4, [pc, #48]	; (8004448 <__libc_init_array+0x44>)
 8004418:	f000 fd3a 	bl	8004e90 <_init>
 800441c:	1b64      	subs	r4, r4, r5
 800441e:	10a4      	asrs	r4, r4, #2
 8004420:	2600      	movs	r6, #0
 8004422:	42a6      	cmp	r6, r4
 8004424:	d105      	bne.n	8004432 <__libc_init_array+0x2e>
 8004426:	bd70      	pop	{r4, r5, r6, pc}
 8004428:	f855 3b04 	ldr.w	r3, [r5], #4
 800442c:	4798      	blx	r3
 800442e:	3601      	adds	r6, #1
 8004430:	e7ee      	b.n	8004410 <__libc_init_array+0xc>
 8004432:	f855 3b04 	ldr.w	r3, [r5], #4
 8004436:	4798      	blx	r3
 8004438:	3601      	adds	r6, #1
 800443a:	e7f2      	b.n	8004422 <__libc_init_array+0x1e>
 800443c:	08004f84 	.word	0x08004f84
 8004440:	08004f84 	.word	0x08004f84
 8004444:	08004f84 	.word	0x08004f84
 8004448:	08004f88 	.word	0x08004f88

0800444c <memcpy>:
 800444c:	440a      	add	r2, r1
 800444e:	4291      	cmp	r1, r2
 8004450:	f100 33ff 	add.w	r3, r0, #4294967295
 8004454:	d100      	bne.n	8004458 <memcpy+0xc>
 8004456:	4770      	bx	lr
 8004458:	b510      	push	{r4, lr}
 800445a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800445e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004462:	4291      	cmp	r1, r2
 8004464:	d1f9      	bne.n	800445a <memcpy+0xe>
 8004466:	bd10      	pop	{r4, pc}

08004468 <memset>:
 8004468:	4402      	add	r2, r0
 800446a:	4603      	mov	r3, r0
 800446c:	4293      	cmp	r3, r2
 800446e:	d100      	bne.n	8004472 <memset+0xa>
 8004470:	4770      	bx	lr
 8004472:	f803 1b01 	strb.w	r1, [r3], #1
 8004476:	e7f9      	b.n	800446c <memset+0x4>

08004478 <_puts_r>:
 8004478:	b570      	push	{r4, r5, r6, lr}
 800447a:	460e      	mov	r6, r1
 800447c:	4605      	mov	r5, r0
 800447e:	b118      	cbz	r0, 8004488 <_puts_r+0x10>
 8004480:	6983      	ldr	r3, [r0, #24]
 8004482:	b90b      	cbnz	r3, 8004488 <_puts_r+0x10>
 8004484:	f000 fa48 	bl	8004918 <__sinit>
 8004488:	69ab      	ldr	r3, [r5, #24]
 800448a:	68ac      	ldr	r4, [r5, #8]
 800448c:	b913      	cbnz	r3, 8004494 <_puts_r+0x1c>
 800448e:	4628      	mov	r0, r5
 8004490:	f000 fa42 	bl	8004918 <__sinit>
 8004494:	4b2c      	ldr	r3, [pc, #176]	; (8004548 <_puts_r+0xd0>)
 8004496:	429c      	cmp	r4, r3
 8004498:	d120      	bne.n	80044dc <_puts_r+0x64>
 800449a:	686c      	ldr	r4, [r5, #4]
 800449c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800449e:	07db      	lsls	r3, r3, #31
 80044a0:	d405      	bmi.n	80044ae <_puts_r+0x36>
 80044a2:	89a3      	ldrh	r3, [r4, #12]
 80044a4:	0598      	lsls	r0, r3, #22
 80044a6:	d402      	bmi.n	80044ae <_puts_r+0x36>
 80044a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044aa:	f000 fad3 	bl	8004a54 <__retarget_lock_acquire_recursive>
 80044ae:	89a3      	ldrh	r3, [r4, #12]
 80044b0:	0719      	lsls	r1, r3, #28
 80044b2:	d51d      	bpl.n	80044f0 <_puts_r+0x78>
 80044b4:	6923      	ldr	r3, [r4, #16]
 80044b6:	b1db      	cbz	r3, 80044f0 <_puts_r+0x78>
 80044b8:	3e01      	subs	r6, #1
 80044ba:	68a3      	ldr	r3, [r4, #8]
 80044bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80044c0:	3b01      	subs	r3, #1
 80044c2:	60a3      	str	r3, [r4, #8]
 80044c4:	bb39      	cbnz	r1, 8004516 <_puts_r+0x9e>
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	da38      	bge.n	800453c <_puts_r+0xc4>
 80044ca:	4622      	mov	r2, r4
 80044cc:	210a      	movs	r1, #10
 80044ce:	4628      	mov	r0, r5
 80044d0:	f000 f848 	bl	8004564 <__swbuf_r>
 80044d4:	3001      	adds	r0, #1
 80044d6:	d011      	beq.n	80044fc <_puts_r+0x84>
 80044d8:	250a      	movs	r5, #10
 80044da:	e011      	b.n	8004500 <_puts_r+0x88>
 80044dc:	4b1b      	ldr	r3, [pc, #108]	; (800454c <_puts_r+0xd4>)
 80044de:	429c      	cmp	r4, r3
 80044e0:	d101      	bne.n	80044e6 <_puts_r+0x6e>
 80044e2:	68ac      	ldr	r4, [r5, #8]
 80044e4:	e7da      	b.n	800449c <_puts_r+0x24>
 80044e6:	4b1a      	ldr	r3, [pc, #104]	; (8004550 <_puts_r+0xd8>)
 80044e8:	429c      	cmp	r4, r3
 80044ea:	bf08      	it	eq
 80044ec:	68ec      	ldreq	r4, [r5, #12]
 80044ee:	e7d5      	b.n	800449c <_puts_r+0x24>
 80044f0:	4621      	mov	r1, r4
 80044f2:	4628      	mov	r0, r5
 80044f4:	f000 f888 	bl	8004608 <__swsetup_r>
 80044f8:	2800      	cmp	r0, #0
 80044fa:	d0dd      	beq.n	80044b8 <_puts_r+0x40>
 80044fc:	f04f 35ff 	mov.w	r5, #4294967295
 8004500:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004502:	07da      	lsls	r2, r3, #31
 8004504:	d405      	bmi.n	8004512 <_puts_r+0x9a>
 8004506:	89a3      	ldrh	r3, [r4, #12]
 8004508:	059b      	lsls	r3, r3, #22
 800450a:	d402      	bmi.n	8004512 <_puts_r+0x9a>
 800450c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800450e:	f000 faa2 	bl	8004a56 <__retarget_lock_release_recursive>
 8004512:	4628      	mov	r0, r5
 8004514:	bd70      	pop	{r4, r5, r6, pc}
 8004516:	2b00      	cmp	r3, #0
 8004518:	da04      	bge.n	8004524 <_puts_r+0xac>
 800451a:	69a2      	ldr	r2, [r4, #24]
 800451c:	429a      	cmp	r2, r3
 800451e:	dc06      	bgt.n	800452e <_puts_r+0xb6>
 8004520:	290a      	cmp	r1, #10
 8004522:	d004      	beq.n	800452e <_puts_r+0xb6>
 8004524:	6823      	ldr	r3, [r4, #0]
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	6022      	str	r2, [r4, #0]
 800452a:	7019      	strb	r1, [r3, #0]
 800452c:	e7c5      	b.n	80044ba <_puts_r+0x42>
 800452e:	4622      	mov	r2, r4
 8004530:	4628      	mov	r0, r5
 8004532:	f000 f817 	bl	8004564 <__swbuf_r>
 8004536:	3001      	adds	r0, #1
 8004538:	d1bf      	bne.n	80044ba <_puts_r+0x42>
 800453a:	e7df      	b.n	80044fc <_puts_r+0x84>
 800453c:	6823      	ldr	r3, [r4, #0]
 800453e:	250a      	movs	r5, #10
 8004540:	1c5a      	adds	r2, r3, #1
 8004542:	6022      	str	r2, [r4, #0]
 8004544:	701d      	strb	r5, [r3, #0]
 8004546:	e7db      	b.n	8004500 <_puts_r+0x88>
 8004548:	08004f3c 	.word	0x08004f3c
 800454c:	08004f5c 	.word	0x08004f5c
 8004550:	08004f1c 	.word	0x08004f1c

08004554 <puts>:
 8004554:	4b02      	ldr	r3, [pc, #8]	; (8004560 <puts+0xc>)
 8004556:	4601      	mov	r1, r0
 8004558:	6818      	ldr	r0, [r3, #0]
 800455a:	f7ff bf8d 	b.w	8004478 <_puts_r>
 800455e:	bf00      	nop
 8004560:	20000014 	.word	0x20000014

08004564 <__swbuf_r>:
 8004564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004566:	460e      	mov	r6, r1
 8004568:	4614      	mov	r4, r2
 800456a:	4605      	mov	r5, r0
 800456c:	b118      	cbz	r0, 8004576 <__swbuf_r+0x12>
 800456e:	6983      	ldr	r3, [r0, #24]
 8004570:	b90b      	cbnz	r3, 8004576 <__swbuf_r+0x12>
 8004572:	f000 f9d1 	bl	8004918 <__sinit>
 8004576:	4b21      	ldr	r3, [pc, #132]	; (80045fc <__swbuf_r+0x98>)
 8004578:	429c      	cmp	r4, r3
 800457a:	d12b      	bne.n	80045d4 <__swbuf_r+0x70>
 800457c:	686c      	ldr	r4, [r5, #4]
 800457e:	69a3      	ldr	r3, [r4, #24]
 8004580:	60a3      	str	r3, [r4, #8]
 8004582:	89a3      	ldrh	r3, [r4, #12]
 8004584:	071a      	lsls	r2, r3, #28
 8004586:	d52f      	bpl.n	80045e8 <__swbuf_r+0x84>
 8004588:	6923      	ldr	r3, [r4, #16]
 800458a:	b36b      	cbz	r3, 80045e8 <__swbuf_r+0x84>
 800458c:	6923      	ldr	r3, [r4, #16]
 800458e:	6820      	ldr	r0, [r4, #0]
 8004590:	1ac0      	subs	r0, r0, r3
 8004592:	6963      	ldr	r3, [r4, #20]
 8004594:	b2f6      	uxtb	r6, r6
 8004596:	4283      	cmp	r3, r0
 8004598:	4637      	mov	r7, r6
 800459a:	dc04      	bgt.n	80045a6 <__swbuf_r+0x42>
 800459c:	4621      	mov	r1, r4
 800459e:	4628      	mov	r0, r5
 80045a0:	f000 f926 	bl	80047f0 <_fflush_r>
 80045a4:	bb30      	cbnz	r0, 80045f4 <__swbuf_r+0x90>
 80045a6:	68a3      	ldr	r3, [r4, #8]
 80045a8:	3b01      	subs	r3, #1
 80045aa:	60a3      	str	r3, [r4, #8]
 80045ac:	6823      	ldr	r3, [r4, #0]
 80045ae:	1c5a      	adds	r2, r3, #1
 80045b0:	6022      	str	r2, [r4, #0]
 80045b2:	701e      	strb	r6, [r3, #0]
 80045b4:	6963      	ldr	r3, [r4, #20]
 80045b6:	3001      	adds	r0, #1
 80045b8:	4283      	cmp	r3, r0
 80045ba:	d004      	beq.n	80045c6 <__swbuf_r+0x62>
 80045bc:	89a3      	ldrh	r3, [r4, #12]
 80045be:	07db      	lsls	r3, r3, #31
 80045c0:	d506      	bpl.n	80045d0 <__swbuf_r+0x6c>
 80045c2:	2e0a      	cmp	r6, #10
 80045c4:	d104      	bne.n	80045d0 <__swbuf_r+0x6c>
 80045c6:	4621      	mov	r1, r4
 80045c8:	4628      	mov	r0, r5
 80045ca:	f000 f911 	bl	80047f0 <_fflush_r>
 80045ce:	b988      	cbnz	r0, 80045f4 <__swbuf_r+0x90>
 80045d0:	4638      	mov	r0, r7
 80045d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045d4:	4b0a      	ldr	r3, [pc, #40]	; (8004600 <__swbuf_r+0x9c>)
 80045d6:	429c      	cmp	r4, r3
 80045d8:	d101      	bne.n	80045de <__swbuf_r+0x7a>
 80045da:	68ac      	ldr	r4, [r5, #8]
 80045dc:	e7cf      	b.n	800457e <__swbuf_r+0x1a>
 80045de:	4b09      	ldr	r3, [pc, #36]	; (8004604 <__swbuf_r+0xa0>)
 80045e0:	429c      	cmp	r4, r3
 80045e2:	bf08      	it	eq
 80045e4:	68ec      	ldreq	r4, [r5, #12]
 80045e6:	e7ca      	b.n	800457e <__swbuf_r+0x1a>
 80045e8:	4621      	mov	r1, r4
 80045ea:	4628      	mov	r0, r5
 80045ec:	f000 f80c 	bl	8004608 <__swsetup_r>
 80045f0:	2800      	cmp	r0, #0
 80045f2:	d0cb      	beq.n	800458c <__swbuf_r+0x28>
 80045f4:	f04f 37ff 	mov.w	r7, #4294967295
 80045f8:	e7ea      	b.n	80045d0 <__swbuf_r+0x6c>
 80045fa:	bf00      	nop
 80045fc:	08004f3c 	.word	0x08004f3c
 8004600:	08004f5c 	.word	0x08004f5c
 8004604:	08004f1c 	.word	0x08004f1c

08004608 <__swsetup_r>:
 8004608:	4b32      	ldr	r3, [pc, #200]	; (80046d4 <__swsetup_r+0xcc>)
 800460a:	b570      	push	{r4, r5, r6, lr}
 800460c:	681d      	ldr	r5, [r3, #0]
 800460e:	4606      	mov	r6, r0
 8004610:	460c      	mov	r4, r1
 8004612:	b125      	cbz	r5, 800461e <__swsetup_r+0x16>
 8004614:	69ab      	ldr	r3, [r5, #24]
 8004616:	b913      	cbnz	r3, 800461e <__swsetup_r+0x16>
 8004618:	4628      	mov	r0, r5
 800461a:	f000 f97d 	bl	8004918 <__sinit>
 800461e:	4b2e      	ldr	r3, [pc, #184]	; (80046d8 <__swsetup_r+0xd0>)
 8004620:	429c      	cmp	r4, r3
 8004622:	d10f      	bne.n	8004644 <__swsetup_r+0x3c>
 8004624:	686c      	ldr	r4, [r5, #4]
 8004626:	89a3      	ldrh	r3, [r4, #12]
 8004628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800462c:	0719      	lsls	r1, r3, #28
 800462e:	d42c      	bmi.n	800468a <__swsetup_r+0x82>
 8004630:	06dd      	lsls	r5, r3, #27
 8004632:	d411      	bmi.n	8004658 <__swsetup_r+0x50>
 8004634:	2309      	movs	r3, #9
 8004636:	6033      	str	r3, [r6, #0]
 8004638:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800463c:	81a3      	strh	r3, [r4, #12]
 800463e:	f04f 30ff 	mov.w	r0, #4294967295
 8004642:	e03e      	b.n	80046c2 <__swsetup_r+0xba>
 8004644:	4b25      	ldr	r3, [pc, #148]	; (80046dc <__swsetup_r+0xd4>)
 8004646:	429c      	cmp	r4, r3
 8004648:	d101      	bne.n	800464e <__swsetup_r+0x46>
 800464a:	68ac      	ldr	r4, [r5, #8]
 800464c:	e7eb      	b.n	8004626 <__swsetup_r+0x1e>
 800464e:	4b24      	ldr	r3, [pc, #144]	; (80046e0 <__swsetup_r+0xd8>)
 8004650:	429c      	cmp	r4, r3
 8004652:	bf08      	it	eq
 8004654:	68ec      	ldreq	r4, [r5, #12]
 8004656:	e7e6      	b.n	8004626 <__swsetup_r+0x1e>
 8004658:	0758      	lsls	r0, r3, #29
 800465a:	d512      	bpl.n	8004682 <__swsetup_r+0x7a>
 800465c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800465e:	b141      	cbz	r1, 8004672 <__swsetup_r+0x6a>
 8004660:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004664:	4299      	cmp	r1, r3
 8004666:	d002      	beq.n	800466e <__swsetup_r+0x66>
 8004668:	4630      	mov	r0, r6
 800466a:	f000 fa5b 	bl	8004b24 <_free_r>
 800466e:	2300      	movs	r3, #0
 8004670:	6363      	str	r3, [r4, #52]	; 0x34
 8004672:	89a3      	ldrh	r3, [r4, #12]
 8004674:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004678:	81a3      	strh	r3, [r4, #12]
 800467a:	2300      	movs	r3, #0
 800467c:	6063      	str	r3, [r4, #4]
 800467e:	6923      	ldr	r3, [r4, #16]
 8004680:	6023      	str	r3, [r4, #0]
 8004682:	89a3      	ldrh	r3, [r4, #12]
 8004684:	f043 0308 	orr.w	r3, r3, #8
 8004688:	81a3      	strh	r3, [r4, #12]
 800468a:	6923      	ldr	r3, [r4, #16]
 800468c:	b94b      	cbnz	r3, 80046a2 <__swsetup_r+0x9a>
 800468e:	89a3      	ldrh	r3, [r4, #12]
 8004690:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004694:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004698:	d003      	beq.n	80046a2 <__swsetup_r+0x9a>
 800469a:	4621      	mov	r1, r4
 800469c:	4630      	mov	r0, r6
 800469e:	f000 fa01 	bl	8004aa4 <__smakebuf_r>
 80046a2:	89a0      	ldrh	r0, [r4, #12]
 80046a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80046a8:	f010 0301 	ands.w	r3, r0, #1
 80046ac:	d00a      	beq.n	80046c4 <__swsetup_r+0xbc>
 80046ae:	2300      	movs	r3, #0
 80046b0:	60a3      	str	r3, [r4, #8]
 80046b2:	6963      	ldr	r3, [r4, #20]
 80046b4:	425b      	negs	r3, r3
 80046b6:	61a3      	str	r3, [r4, #24]
 80046b8:	6923      	ldr	r3, [r4, #16]
 80046ba:	b943      	cbnz	r3, 80046ce <__swsetup_r+0xc6>
 80046bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80046c0:	d1ba      	bne.n	8004638 <__swsetup_r+0x30>
 80046c2:	bd70      	pop	{r4, r5, r6, pc}
 80046c4:	0781      	lsls	r1, r0, #30
 80046c6:	bf58      	it	pl
 80046c8:	6963      	ldrpl	r3, [r4, #20]
 80046ca:	60a3      	str	r3, [r4, #8]
 80046cc:	e7f4      	b.n	80046b8 <__swsetup_r+0xb0>
 80046ce:	2000      	movs	r0, #0
 80046d0:	e7f7      	b.n	80046c2 <__swsetup_r+0xba>
 80046d2:	bf00      	nop
 80046d4:	20000014 	.word	0x20000014
 80046d8:	08004f3c 	.word	0x08004f3c
 80046dc:	08004f5c 	.word	0x08004f5c
 80046e0:	08004f1c 	.word	0x08004f1c

080046e4 <__sflush_r>:
 80046e4:	898a      	ldrh	r2, [r1, #12]
 80046e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ea:	4605      	mov	r5, r0
 80046ec:	0710      	lsls	r0, r2, #28
 80046ee:	460c      	mov	r4, r1
 80046f0:	d458      	bmi.n	80047a4 <__sflush_r+0xc0>
 80046f2:	684b      	ldr	r3, [r1, #4]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	dc05      	bgt.n	8004704 <__sflush_r+0x20>
 80046f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	dc02      	bgt.n	8004704 <__sflush_r+0x20>
 80046fe:	2000      	movs	r0, #0
 8004700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004704:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004706:	2e00      	cmp	r6, #0
 8004708:	d0f9      	beq.n	80046fe <__sflush_r+0x1a>
 800470a:	2300      	movs	r3, #0
 800470c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004710:	682f      	ldr	r7, [r5, #0]
 8004712:	602b      	str	r3, [r5, #0]
 8004714:	d032      	beq.n	800477c <__sflush_r+0x98>
 8004716:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004718:	89a3      	ldrh	r3, [r4, #12]
 800471a:	075a      	lsls	r2, r3, #29
 800471c:	d505      	bpl.n	800472a <__sflush_r+0x46>
 800471e:	6863      	ldr	r3, [r4, #4]
 8004720:	1ac0      	subs	r0, r0, r3
 8004722:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004724:	b10b      	cbz	r3, 800472a <__sflush_r+0x46>
 8004726:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004728:	1ac0      	subs	r0, r0, r3
 800472a:	2300      	movs	r3, #0
 800472c:	4602      	mov	r2, r0
 800472e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004730:	6a21      	ldr	r1, [r4, #32]
 8004732:	4628      	mov	r0, r5
 8004734:	47b0      	blx	r6
 8004736:	1c43      	adds	r3, r0, #1
 8004738:	89a3      	ldrh	r3, [r4, #12]
 800473a:	d106      	bne.n	800474a <__sflush_r+0x66>
 800473c:	6829      	ldr	r1, [r5, #0]
 800473e:	291d      	cmp	r1, #29
 8004740:	d82c      	bhi.n	800479c <__sflush_r+0xb8>
 8004742:	4a2a      	ldr	r2, [pc, #168]	; (80047ec <__sflush_r+0x108>)
 8004744:	40ca      	lsrs	r2, r1
 8004746:	07d6      	lsls	r6, r2, #31
 8004748:	d528      	bpl.n	800479c <__sflush_r+0xb8>
 800474a:	2200      	movs	r2, #0
 800474c:	6062      	str	r2, [r4, #4]
 800474e:	04d9      	lsls	r1, r3, #19
 8004750:	6922      	ldr	r2, [r4, #16]
 8004752:	6022      	str	r2, [r4, #0]
 8004754:	d504      	bpl.n	8004760 <__sflush_r+0x7c>
 8004756:	1c42      	adds	r2, r0, #1
 8004758:	d101      	bne.n	800475e <__sflush_r+0x7a>
 800475a:	682b      	ldr	r3, [r5, #0]
 800475c:	b903      	cbnz	r3, 8004760 <__sflush_r+0x7c>
 800475e:	6560      	str	r0, [r4, #84]	; 0x54
 8004760:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004762:	602f      	str	r7, [r5, #0]
 8004764:	2900      	cmp	r1, #0
 8004766:	d0ca      	beq.n	80046fe <__sflush_r+0x1a>
 8004768:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800476c:	4299      	cmp	r1, r3
 800476e:	d002      	beq.n	8004776 <__sflush_r+0x92>
 8004770:	4628      	mov	r0, r5
 8004772:	f000 f9d7 	bl	8004b24 <_free_r>
 8004776:	2000      	movs	r0, #0
 8004778:	6360      	str	r0, [r4, #52]	; 0x34
 800477a:	e7c1      	b.n	8004700 <__sflush_r+0x1c>
 800477c:	6a21      	ldr	r1, [r4, #32]
 800477e:	2301      	movs	r3, #1
 8004780:	4628      	mov	r0, r5
 8004782:	47b0      	blx	r6
 8004784:	1c41      	adds	r1, r0, #1
 8004786:	d1c7      	bne.n	8004718 <__sflush_r+0x34>
 8004788:	682b      	ldr	r3, [r5, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0c4      	beq.n	8004718 <__sflush_r+0x34>
 800478e:	2b1d      	cmp	r3, #29
 8004790:	d001      	beq.n	8004796 <__sflush_r+0xb2>
 8004792:	2b16      	cmp	r3, #22
 8004794:	d101      	bne.n	800479a <__sflush_r+0xb6>
 8004796:	602f      	str	r7, [r5, #0]
 8004798:	e7b1      	b.n	80046fe <__sflush_r+0x1a>
 800479a:	89a3      	ldrh	r3, [r4, #12]
 800479c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047a0:	81a3      	strh	r3, [r4, #12]
 80047a2:	e7ad      	b.n	8004700 <__sflush_r+0x1c>
 80047a4:	690f      	ldr	r7, [r1, #16]
 80047a6:	2f00      	cmp	r7, #0
 80047a8:	d0a9      	beq.n	80046fe <__sflush_r+0x1a>
 80047aa:	0793      	lsls	r3, r2, #30
 80047ac:	680e      	ldr	r6, [r1, #0]
 80047ae:	bf08      	it	eq
 80047b0:	694b      	ldreq	r3, [r1, #20]
 80047b2:	600f      	str	r7, [r1, #0]
 80047b4:	bf18      	it	ne
 80047b6:	2300      	movne	r3, #0
 80047b8:	eba6 0807 	sub.w	r8, r6, r7
 80047bc:	608b      	str	r3, [r1, #8]
 80047be:	f1b8 0f00 	cmp.w	r8, #0
 80047c2:	dd9c      	ble.n	80046fe <__sflush_r+0x1a>
 80047c4:	6a21      	ldr	r1, [r4, #32]
 80047c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80047c8:	4643      	mov	r3, r8
 80047ca:	463a      	mov	r2, r7
 80047cc:	4628      	mov	r0, r5
 80047ce:	47b0      	blx	r6
 80047d0:	2800      	cmp	r0, #0
 80047d2:	dc06      	bgt.n	80047e2 <__sflush_r+0xfe>
 80047d4:	89a3      	ldrh	r3, [r4, #12]
 80047d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047da:	81a3      	strh	r3, [r4, #12]
 80047dc:	f04f 30ff 	mov.w	r0, #4294967295
 80047e0:	e78e      	b.n	8004700 <__sflush_r+0x1c>
 80047e2:	4407      	add	r7, r0
 80047e4:	eba8 0800 	sub.w	r8, r8, r0
 80047e8:	e7e9      	b.n	80047be <__sflush_r+0xda>
 80047ea:	bf00      	nop
 80047ec:	20400001 	.word	0x20400001

080047f0 <_fflush_r>:
 80047f0:	b538      	push	{r3, r4, r5, lr}
 80047f2:	690b      	ldr	r3, [r1, #16]
 80047f4:	4605      	mov	r5, r0
 80047f6:	460c      	mov	r4, r1
 80047f8:	b913      	cbnz	r3, 8004800 <_fflush_r+0x10>
 80047fa:	2500      	movs	r5, #0
 80047fc:	4628      	mov	r0, r5
 80047fe:	bd38      	pop	{r3, r4, r5, pc}
 8004800:	b118      	cbz	r0, 800480a <_fflush_r+0x1a>
 8004802:	6983      	ldr	r3, [r0, #24]
 8004804:	b90b      	cbnz	r3, 800480a <_fflush_r+0x1a>
 8004806:	f000 f887 	bl	8004918 <__sinit>
 800480a:	4b14      	ldr	r3, [pc, #80]	; (800485c <_fflush_r+0x6c>)
 800480c:	429c      	cmp	r4, r3
 800480e:	d11b      	bne.n	8004848 <_fflush_r+0x58>
 8004810:	686c      	ldr	r4, [r5, #4]
 8004812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d0ef      	beq.n	80047fa <_fflush_r+0xa>
 800481a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800481c:	07d0      	lsls	r0, r2, #31
 800481e:	d404      	bmi.n	800482a <_fflush_r+0x3a>
 8004820:	0599      	lsls	r1, r3, #22
 8004822:	d402      	bmi.n	800482a <_fflush_r+0x3a>
 8004824:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004826:	f000 f915 	bl	8004a54 <__retarget_lock_acquire_recursive>
 800482a:	4628      	mov	r0, r5
 800482c:	4621      	mov	r1, r4
 800482e:	f7ff ff59 	bl	80046e4 <__sflush_r>
 8004832:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004834:	07da      	lsls	r2, r3, #31
 8004836:	4605      	mov	r5, r0
 8004838:	d4e0      	bmi.n	80047fc <_fflush_r+0xc>
 800483a:	89a3      	ldrh	r3, [r4, #12]
 800483c:	059b      	lsls	r3, r3, #22
 800483e:	d4dd      	bmi.n	80047fc <_fflush_r+0xc>
 8004840:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004842:	f000 f908 	bl	8004a56 <__retarget_lock_release_recursive>
 8004846:	e7d9      	b.n	80047fc <_fflush_r+0xc>
 8004848:	4b05      	ldr	r3, [pc, #20]	; (8004860 <_fflush_r+0x70>)
 800484a:	429c      	cmp	r4, r3
 800484c:	d101      	bne.n	8004852 <_fflush_r+0x62>
 800484e:	68ac      	ldr	r4, [r5, #8]
 8004850:	e7df      	b.n	8004812 <_fflush_r+0x22>
 8004852:	4b04      	ldr	r3, [pc, #16]	; (8004864 <_fflush_r+0x74>)
 8004854:	429c      	cmp	r4, r3
 8004856:	bf08      	it	eq
 8004858:	68ec      	ldreq	r4, [r5, #12]
 800485a:	e7da      	b.n	8004812 <_fflush_r+0x22>
 800485c:	08004f3c 	.word	0x08004f3c
 8004860:	08004f5c 	.word	0x08004f5c
 8004864:	08004f1c 	.word	0x08004f1c

08004868 <std>:
 8004868:	2300      	movs	r3, #0
 800486a:	b510      	push	{r4, lr}
 800486c:	4604      	mov	r4, r0
 800486e:	e9c0 3300 	strd	r3, r3, [r0]
 8004872:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004876:	6083      	str	r3, [r0, #8]
 8004878:	8181      	strh	r1, [r0, #12]
 800487a:	6643      	str	r3, [r0, #100]	; 0x64
 800487c:	81c2      	strh	r2, [r0, #14]
 800487e:	6183      	str	r3, [r0, #24]
 8004880:	4619      	mov	r1, r3
 8004882:	2208      	movs	r2, #8
 8004884:	305c      	adds	r0, #92	; 0x5c
 8004886:	f7ff fdef 	bl	8004468 <memset>
 800488a:	4b05      	ldr	r3, [pc, #20]	; (80048a0 <std+0x38>)
 800488c:	6263      	str	r3, [r4, #36]	; 0x24
 800488e:	4b05      	ldr	r3, [pc, #20]	; (80048a4 <std+0x3c>)
 8004890:	62a3      	str	r3, [r4, #40]	; 0x28
 8004892:	4b05      	ldr	r3, [pc, #20]	; (80048a8 <std+0x40>)
 8004894:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004896:	4b05      	ldr	r3, [pc, #20]	; (80048ac <std+0x44>)
 8004898:	6224      	str	r4, [r4, #32]
 800489a:	6323      	str	r3, [r4, #48]	; 0x30
 800489c:	bd10      	pop	{r4, pc}
 800489e:	bf00      	nop
 80048a0:	08004d05 	.word	0x08004d05
 80048a4:	08004d27 	.word	0x08004d27
 80048a8:	08004d5f 	.word	0x08004d5f
 80048ac:	08004d83 	.word	0x08004d83

080048b0 <_cleanup_r>:
 80048b0:	4901      	ldr	r1, [pc, #4]	; (80048b8 <_cleanup_r+0x8>)
 80048b2:	f000 b8af 	b.w	8004a14 <_fwalk_reent>
 80048b6:	bf00      	nop
 80048b8:	080047f1 	.word	0x080047f1

080048bc <__sfmoreglue>:
 80048bc:	b570      	push	{r4, r5, r6, lr}
 80048be:	2268      	movs	r2, #104	; 0x68
 80048c0:	1e4d      	subs	r5, r1, #1
 80048c2:	4355      	muls	r5, r2
 80048c4:	460e      	mov	r6, r1
 80048c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80048ca:	f000 f997 	bl	8004bfc <_malloc_r>
 80048ce:	4604      	mov	r4, r0
 80048d0:	b140      	cbz	r0, 80048e4 <__sfmoreglue+0x28>
 80048d2:	2100      	movs	r1, #0
 80048d4:	e9c0 1600 	strd	r1, r6, [r0]
 80048d8:	300c      	adds	r0, #12
 80048da:	60a0      	str	r0, [r4, #8]
 80048dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80048e0:	f7ff fdc2 	bl	8004468 <memset>
 80048e4:	4620      	mov	r0, r4
 80048e6:	bd70      	pop	{r4, r5, r6, pc}

080048e8 <__sfp_lock_acquire>:
 80048e8:	4801      	ldr	r0, [pc, #4]	; (80048f0 <__sfp_lock_acquire+0x8>)
 80048ea:	f000 b8b3 	b.w	8004a54 <__retarget_lock_acquire_recursive>
 80048ee:	bf00      	nop
 80048f0:	20012e85 	.word	0x20012e85

080048f4 <__sfp_lock_release>:
 80048f4:	4801      	ldr	r0, [pc, #4]	; (80048fc <__sfp_lock_release+0x8>)
 80048f6:	f000 b8ae 	b.w	8004a56 <__retarget_lock_release_recursive>
 80048fa:	bf00      	nop
 80048fc:	20012e85 	.word	0x20012e85

08004900 <__sinit_lock_acquire>:
 8004900:	4801      	ldr	r0, [pc, #4]	; (8004908 <__sinit_lock_acquire+0x8>)
 8004902:	f000 b8a7 	b.w	8004a54 <__retarget_lock_acquire_recursive>
 8004906:	bf00      	nop
 8004908:	20012e86 	.word	0x20012e86

0800490c <__sinit_lock_release>:
 800490c:	4801      	ldr	r0, [pc, #4]	; (8004914 <__sinit_lock_release+0x8>)
 800490e:	f000 b8a2 	b.w	8004a56 <__retarget_lock_release_recursive>
 8004912:	bf00      	nop
 8004914:	20012e86 	.word	0x20012e86

08004918 <__sinit>:
 8004918:	b510      	push	{r4, lr}
 800491a:	4604      	mov	r4, r0
 800491c:	f7ff fff0 	bl	8004900 <__sinit_lock_acquire>
 8004920:	69a3      	ldr	r3, [r4, #24]
 8004922:	b11b      	cbz	r3, 800492c <__sinit+0x14>
 8004924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004928:	f7ff bff0 	b.w	800490c <__sinit_lock_release>
 800492c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004930:	6523      	str	r3, [r4, #80]	; 0x50
 8004932:	4b13      	ldr	r3, [pc, #76]	; (8004980 <__sinit+0x68>)
 8004934:	4a13      	ldr	r2, [pc, #76]	; (8004984 <__sinit+0x6c>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	62a2      	str	r2, [r4, #40]	; 0x28
 800493a:	42a3      	cmp	r3, r4
 800493c:	bf04      	itt	eq
 800493e:	2301      	moveq	r3, #1
 8004940:	61a3      	streq	r3, [r4, #24]
 8004942:	4620      	mov	r0, r4
 8004944:	f000 f820 	bl	8004988 <__sfp>
 8004948:	6060      	str	r0, [r4, #4]
 800494a:	4620      	mov	r0, r4
 800494c:	f000 f81c 	bl	8004988 <__sfp>
 8004950:	60a0      	str	r0, [r4, #8]
 8004952:	4620      	mov	r0, r4
 8004954:	f000 f818 	bl	8004988 <__sfp>
 8004958:	2200      	movs	r2, #0
 800495a:	60e0      	str	r0, [r4, #12]
 800495c:	2104      	movs	r1, #4
 800495e:	6860      	ldr	r0, [r4, #4]
 8004960:	f7ff ff82 	bl	8004868 <std>
 8004964:	68a0      	ldr	r0, [r4, #8]
 8004966:	2201      	movs	r2, #1
 8004968:	2109      	movs	r1, #9
 800496a:	f7ff ff7d 	bl	8004868 <std>
 800496e:	68e0      	ldr	r0, [r4, #12]
 8004970:	2202      	movs	r2, #2
 8004972:	2112      	movs	r1, #18
 8004974:	f7ff ff78 	bl	8004868 <std>
 8004978:	2301      	movs	r3, #1
 800497a:	61a3      	str	r3, [r4, #24]
 800497c:	e7d2      	b.n	8004924 <__sinit+0xc>
 800497e:	bf00      	nop
 8004980:	08004f18 	.word	0x08004f18
 8004984:	080048b1 	.word	0x080048b1

08004988 <__sfp>:
 8004988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800498a:	4607      	mov	r7, r0
 800498c:	f7ff ffac 	bl	80048e8 <__sfp_lock_acquire>
 8004990:	4b1e      	ldr	r3, [pc, #120]	; (8004a0c <__sfp+0x84>)
 8004992:	681e      	ldr	r6, [r3, #0]
 8004994:	69b3      	ldr	r3, [r6, #24]
 8004996:	b913      	cbnz	r3, 800499e <__sfp+0x16>
 8004998:	4630      	mov	r0, r6
 800499a:	f7ff ffbd 	bl	8004918 <__sinit>
 800499e:	3648      	adds	r6, #72	; 0x48
 80049a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80049a4:	3b01      	subs	r3, #1
 80049a6:	d503      	bpl.n	80049b0 <__sfp+0x28>
 80049a8:	6833      	ldr	r3, [r6, #0]
 80049aa:	b30b      	cbz	r3, 80049f0 <__sfp+0x68>
 80049ac:	6836      	ldr	r6, [r6, #0]
 80049ae:	e7f7      	b.n	80049a0 <__sfp+0x18>
 80049b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80049b4:	b9d5      	cbnz	r5, 80049ec <__sfp+0x64>
 80049b6:	4b16      	ldr	r3, [pc, #88]	; (8004a10 <__sfp+0x88>)
 80049b8:	60e3      	str	r3, [r4, #12]
 80049ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80049be:	6665      	str	r5, [r4, #100]	; 0x64
 80049c0:	f000 f847 	bl	8004a52 <__retarget_lock_init_recursive>
 80049c4:	f7ff ff96 	bl	80048f4 <__sfp_lock_release>
 80049c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80049cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80049d0:	6025      	str	r5, [r4, #0]
 80049d2:	61a5      	str	r5, [r4, #24]
 80049d4:	2208      	movs	r2, #8
 80049d6:	4629      	mov	r1, r5
 80049d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80049dc:	f7ff fd44 	bl	8004468 <memset>
 80049e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80049e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80049e8:	4620      	mov	r0, r4
 80049ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049ec:	3468      	adds	r4, #104	; 0x68
 80049ee:	e7d9      	b.n	80049a4 <__sfp+0x1c>
 80049f0:	2104      	movs	r1, #4
 80049f2:	4638      	mov	r0, r7
 80049f4:	f7ff ff62 	bl	80048bc <__sfmoreglue>
 80049f8:	4604      	mov	r4, r0
 80049fa:	6030      	str	r0, [r6, #0]
 80049fc:	2800      	cmp	r0, #0
 80049fe:	d1d5      	bne.n	80049ac <__sfp+0x24>
 8004a00:	f7ff ff78 	bl	80048f4 <__sfp_lock_release>
 8004a04:	230c      	movs	r3, #12
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	e7ee      	b.n	80049e8 <__sfp+0x60>
 8004a0a:	bf00      	nop
 8004a0c:	08004f18 	.word	0x08004f18
 8004a10:	ffff0001 	.word	0xffff0001

08004a14 <_fwalk_reent>:
 8004a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a18:	4606      	mov	r6, r0
 8004a1a:	4688      	mov	r8, r1
 8004a1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004a20:	2700      	movs	r7, #0
 8004a22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a26:	f1b9 0901 	subs.w	r9, r9, #1
 8004a2a:	d505      	bpl.n	8004a38 <_fwalk_reent+0x24>
 8004a2c:	6824      	ldr	r4, [r4, #0]
 8004a2e:	2c00      	cmp	r4, #0
 8004a30:	d1f7      	bne.n	8004a22 <_fwalk_reent+0xe>
 8004a32:	4638      	mov	r0, r7
 8004a34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a38:	89ab      	ldrh	r3, [r5, #12]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d907      	bls.n	8004a4e <_fwalk_reent+0x3a>
 8004a3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a42:	3301      	adds	r3, #1
 8004a44:	d003      	beq.n	8004a4e <_fwalk_reent+0x3a>
 8004a46:	4629      	mov	r1, r5
 8004a48:	4630      	mov	r0, r6
 8004a4a:	47c0      	blx	r8
 8004a4c:	4307      	orrs	r7, r0
 8004a4e:	3568      	adds	r5, #104	; 0x68
 8004a50:	e7e9      	b.n	8004a26 <_fwalk_reent+0x12>

08004a52 <__retarget_lock_init_recursive>:
 8004a52:	4770      	bx	lr

08004a54 <__retarget_lock_acquire_recursive>:
 8004a54:	4770      	bx	lr

08004a56 <__retarget_lock_release_recursive>:
 8004a56:	4770      	bx	lr

08004a58 <__swhatbuf_r>:
 8004a58:	b570      	push	{r4, r5, r6, lr}
 8004a5a:	460e      	mov	r6, r1
 8004a5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a60:	2900      	cmp	r1, #0
 8004a62:	b096      	sub	sp, #88	; 0x58
 8004a64:	4614      	mov	r4, r2
 8004a66:	461d      	mov	r5, r3
 8004a68:	da08      	bge.n	8004a7c <__swhatbuf_r+0x24>
 8004a6a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	602a      	str	r2, [r5, #0]
 8004a72:	061a      	lsls	r2, r3, #24
 8004a74:	d410      	bmi.n	8004a98 <__swhatbuf_r+0x40>
 8004a76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a7a:	e00e      	b.n	8004a9a <__swhatbuf_r+0x42>
 8004a7c:	466a      	mov	r2, sp
 8004a7e:	f000 f9a7 	bl	8004dd0 <_fstat_r>
 8004a82:	2800      	cmp	r0, #0
 8004a84:	dbf1      	blt.n	8004a6a <__swhatbuf_r+0x12>
 8004a86:	9a01      	ldr	r2, [sp, #4]
 8004a88:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004a8c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004a90:	425a      	negs	r2, r3
 8004a92:	415a      	adcs	r2, r3
 8004a94:	602a      	str	r2, [r5, #0]
 8004a96:	e7ee      	b.n	8004a76 <__swhatbuf_r+0x1e>
 8004a98:	2340      	movs	r3, #64	; 0x40
 8004a9a:	2000      	movs	r0, #0
 8004a9c:	6023      	str	r3, [r4, #0]
 8004a9e:	b016      	add	sp, #88	; 0x58
 8004aa0:	bd70      	pop	{r4, r5, r6, pc}
	...

08004aa4 <__smakebuf_r>:
 8004aa4:	898b      	ldrh	r3, [r1, #12]
 8004aa6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004aa8:	079d      	lsls	r5, r3, #30
 8004aaa:	4606      	mov	r6, r0
 8004aac:	460c      	mov	r4, r1
 8004aae:	d507      	bpl.n	8004ac0 <__smakebuf_r+0x1c>
 8004ab0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004ab4:	6023      	str	r3, [r4, #0]
 8004ab6:	6123      	str	r3, [r4, #16]
 8004ab8:	2301      	movs	r3, #1
 8004aba:	6163      	str	r3, [r4, #20]
 8004abc:	b002      	add	sp, #8
 8004abe:	bd70      	pop	{r4, r5, r6, pc}
 8004ac0:	ab01      	add	r3, sp, #4
 8004ac2:	466a      	mov	r2, sp
 8004ac4:	f7ff ffc8 	bl	8004a58 <__swhatbuf_r>
 8004ac8:	9900      	ldr	r1, [sp, #0]
 8004aca:	4605      	mov	r5, r0
 8004acc:	4630      	mov	r0, r6
 8004ace:	f000 f895 	bl	8004bfc <_malloc_r>
 8004ad2:	b948      	cbnz	r0, 8004ae8 <__smakebuf_r+0x44>
 8004ad4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ad8:	059a      	lsls	r2, r3, #22
 8004ada:	d4ef      	bmi.n	8004abc <__smakebuf_r+0x18>
 8004adc:	f023 0303 	bic.w	r3, r3, #3
 8004ae0:	f043 0302 	orr.w	r3, r3, #2
 8004ae4:	81a3      	strh	r3, [r4, #12]
 8004ae6:	e7e3      	b.n	8004ab0 <__smakebuf_r+0xc>
 8004ae8:	4b0d      	ldr	r3, [pc, #52]	; (8004b20 <__smakebuf_r+0x7c>)
 8004aea:	62b3      	str	r3, [r6, #40]	; 0x28
 8004aec:	89a3      	ldrh	r3, [r4, #12]
 8004aee:	6020      	str	r0, [r4, #0]
 8004af0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004af4:	81a3      	strh	r3, [r4, #12]
 8004af6:	9b00      	ldr	r3, [sp, #0]
 8004af8:	6163      	str	r3, [r4, #20]
 8004afa:	9b01      	ldr	r3, [sp, #4]
 8004afc:	6120      	str	r0, [r4, #16]
 8004afe:	b15b      	cbz	r3, 8004b18 <__smakebuf_r+0x74>
 8004b00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b04:	4630      	mov	r0, r6
 8004b06:	f000 f975 	bl	8004df4 <_isatty_r>
 8004b0a:	b128      	cbz	r0, 8004b18 <__smakebuf_r+0x74>
 8004b0c:	89a3      	ldrh	r3, [r4, #12]
 8004b0e:	f023 0303 	bic.w	r3, r3, #3
 8004b12:	f043 0301 	orr.w	r3, r3, #1
 8004b16:	81a3      	strh	r3, [r4, #12]
 8004b18:	89a0      	ldrh	r0, [r4, #12]
 8004b1a:	4305      	orrs	r5, r0
 8004b1c:	81a5      	strh	r5, [r4, #12]
 8004b1e:	e7cd      	b.n	8004abc <__smakebuf_r+0x18>
 8004b20:	080048b1 	.word	0x080048b1

08004b24 <_free_r>:
 8004b24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b26:	2900      	cmp	r1, #0
 8004b28:	d044      	beq.n	8004bb4 <_free_r+0x90>
 8004b2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b2e:	9001      	str	r0, [sp, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f1a1 0404 	sub.w	r4, r1, #4
 8004b36:	bfb8      	it	lt
 8004b38:	18e4      	addlt	r4, r4, r3
 8004b3a:	f000 f97d 	bl	8004e38 <__malloc_lock>
 8004b3e:	4a1e      	ldr	r2, [pc, #120]	; (8004bb8 <_free_r+0x94>)
 8004b40:	9801      	ldr	r0, [sp, #4]
 8004b42:	6813      	ldr	r3, [r2, #0]
 8004b44:	b933      	cbnz	r3, 8004b54 <_free_r+0x30>
 8004b46:	6063      	str	r3, [r4, #4]
 8004b48:	6014      	str	r4, [r2, #0]
 8004b4a:	b003      	add	sp, #12
 8004b4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b50:	f000 b978 	b.w	8004e44 <__malloc_unlock>
 8004b54:	42a3      	cmp	r3, r4
 8004b56:	d908      	bls.n	8004b6a <_free_r+0x46>
 8004b58:	6825      	ldr	r5, [r4, #0]
 8004b5a:	1961      	adds	r1, r4, r5
 8004b5c:	428b      	cmp	r3, r1
 8004b5e:	bf01      	itttt	eq
 8004b60:	6819      	ldreq	r1, [r3, #0]
 8004b62:	685b      	ldreq	r3, [r3, #4]
 8004b64:	1949      	addeq	r1, r1, r5
 8004b66:	6021      	streq	r1, [r4, #0]
 8004b68:	e7ed      	b.n	8004b46 <_free_r+0x22>
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	b10b      	cbz	r3, 8004b74 <_free_r+0x50>
 8004b70:	42a3      	cmp	r3, r4
 8004b72:	d9fa      	bls.n	8004b6a <_free_r+0x46>
 8004b74:	6811      	ldr	r1, [r2, #0]
 8004b76:	1855      	adds	r5, r2, r1
 8004b78:	42a5      	cmp	r5, r4
 8004b7a:	d10b      	bne.n	8004b94 <_free_r+0x70>
 8004b7c:	6824      	ldr	r4, [r4, #0]
 8004b7e:	4421      	add	r1, r4
 8004b80:	1854      	adds	r4, r2, r1
 8004b82:	42a3      	cmp	r3, r4
 8004b84:	6011      	str	r1, [r2, #0]
 8004b86:	d1e0      	bne.n	8004b4a <_free_r+0x26>
 8004b88:	681c      	ldr	r4, [r3, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	6053      	str	r3, [r2, #4]
 8004b8e:	4421      	add	r1, r4
 8004b90:	6011      	str	r1, [r2, #0]
 8004b92:	e7da      	b.n	8004b4a <_free_r+0x26>
 8004b94:	d902      	bls.n	8004b9c <_free_r+0x78>
 8004b96:	230c      	movs	r3, #12
 8004b98:	6003      	str	r3, [r0, #0]
 8004b9a:	e7d6      	b.n	8004b4a <_free_r+0x26>
 8004b9c:	6825      	ldr	r5, [r4, #0]
 8004b9e:	1961      	adds	r1, r4, r5
 8004ba0:	428b      	cmp	r3, r1
 8004ba2:	bf04      	itt	eq
 8004ba4:	6819      	ldreq	r1, [r3, #0]
 8004ba6:	685b      	ldreq	r3, [r3, #4]
 8004ba8:	6063      	str	r3, [r4, #4]
 8004baa:	bf04      	itt	eq
 8004bac:	1949      	addeq	r1, r1, r5
 8004bae:	6021      	streq	r1, [r4, #0]
 8004bb0:	6054      	str	r4, [r2, #4]
 8004bb2:	e7ca      	b.n	8004b4a <_free_r+0x26>
 8004bb4:	b003      	add	sp, #12
 8004bb6:	bd30      	pop	{r4, r5, pc}
 8004bb8:	20012e88 	.word	0x20012e88

08004bbc <sbrk_aligned>:
 8004bbc:	b570      	push	{r4, r5, r6, lr}
 8004bbe:	4e0e      	ldr	r6, [pc, #56]	; (8004bf8 <sbrk_aligned+0x3c>)
 8004bc0:	460c      	mov	r4, r1
 8004bc2:	6831      	ldr	r1, [r6, #0]
 8004bc4:	4605      	mov	r5, r0
 8004bc6:	b911      	cbnz	r1, 8004bce <sbrk_aligned+0x12>
 8004bc8:	f000 f88c 	bl	8004ce4 <_sbrk_r>
 8004bcc:	6030      	str	r0, [r6, #0]
 8004bce:	4621      	mov	r1, r4
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	f000 f887 	bl	8004ce4 <_sbrk_r>
 8004bd6:	1c43      	adds	r3, r0, #1
 8004bd8:	d00a      	beq.n	8004bf0 <sbrk_aligned+0x34>
 8004bda:	1cc4      	adds	r4, r0, #3
 8004bdc:	f024 0403 	bic.w	r4, r4, #3
 8004be0:	42a0      	cmp	r0, r4
 8004be2:	d007      	beq.n	8004bf4 <sbrk_aligned+0x38>
 8004be4:	1a21      	subs	r1, r4, r0
 8004be6:	4628      	mov	r0, r5
 8004be8:	f000 f87c 	bl	8004ce4 <_sbrk_r>
 8004bec:	3001      	adds	r0, #1
 8004bee:	d101      	bne.n	8004bf4 <sbrk_aligned+0x38>
 8004bf0:	f04f 34ff 	mov.w	r4, #4294967295
 8004bf4:	4620      	mov	r0, r4
 8004bf6:	bd70      	pop	{r4, r5, r6, pc}
 8004bf8:	20012e8c 	.word	0x20012e8c

08004bfc <_malloc_r>:
 8004bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c00:	1ccd      	adds	r5, r1, #3
 8004c02:	f025 0503 	bic.w	r5, r5, #3
 8004c06:	3508      	adds	r5, #8
 8004c08:	2d0c      	cmp	r5, #12
 8004c0a:	bf38      	it	cc
 8004c0c:	250c      	movcc	r5, #12
 8004c0e:	2d00      	cmp	r5, #0
 8004c10:	4607      	mov	r7, r0
 8004c12:	db01      	blt.n	8004c18 <_malloc_r+0x1c>
 8004c14:	42a9      	cmp	r1, r5
 8004c16:	d905      	bls.n	8004c24 <_malloc_r+0x28>
 8004c18:	230c      	movs	r3, #12
 8004c1a:	603b      	str	r3, [r7, #0]
 8004c1c:	2600      	movs	r6, #0
 8004c1e:	4630      	mov	r0, r6
 8004c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c24:	4e2e      	ldr	r6, [pc, #184]	; (8004ce0 <_malloc_r+0xe4>)
 8004c26:	f000 f907 	bl	8004e38 <__malloc_lock>
 8004c2a:	6833      	ldr	r3, [r6, #0]
 8004c2c:	461c      	mov	r4, r3
 8004c2e:	bb34      	cbnz	r4, 8004c7e <_malloc_r+0x82>
 8004c30:	4629      	mov	r1, r5
 8004c32:	4638      	mov	r0, r7
 8004c34:	f7ff ffc2 	bl	8004bbc <sbrk_aligned>
 8004c38:	1c43      	adds	r3, r0, #1
 8004c3a:	4604      	mov	r4, r0
 8004c3c:	d14d      	bne.n	8004cda <_malloc_r+0xde>
 8004c3e:	6834      	ldr	r4, [r6, #0]
 8004c40:	4626      	mov	r6, r4
 8004c42:	2e00      	cmp	r6, #0
 8004c44:	d140      	bne.n	8004cc8 <_malloc_r+0xcc>
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	4631      	mov	r1, r6
 8004c4a:	4638      	mov	r0, r7
 8004c4c:	eb04 0803 	add.w	r8, r4, r3
 8004c50:	f000 f848 	bl	8004ce4 <_sbrk_r>
 8004c54:	4580      	cmp	r8, r0
 8004c56:	d13a      	bne.n	8004cce <_malloc_r+0xd2>
 8004c58:	6821      	ldr	r1, [r4, #0]
 8004c5a:	3503      	adds	r5, #3
 8004c5c:	1a6d      	subs	r5, r5, r1
 8004c5e:	f025 0503 	bic.w	r5, r5, #3
 8004c62:	3508      	adds	r5, #8
 8004c64:	2d0c      	cmp	r5, #12
 8004c66:	bf38      	it	cc
 8004c68:	250c      	movcc	r5, #12
 8004c6a:	4629      	mov	r1, r5
 8004c6c:	4638      	mov	r0, r7
 8004c6e:	f7ff ffa5 	bl	8004bbc <sbrk_aligned>
 8004c72:	3001      	adds	r0, #1
 8004c74:	d02b      	beq.n	8004cce <_malloc_r+0xd2>
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	442b      	add	r3, r5
 8004c7a:	6023      	str	r3, [r4, #0]
 8004c7c:	e00e      	b.n	8004c9c <_malloc_r+0xa0>
 8004c7e:	6822      	ldr	r2, [r4, #0]
 8004c80:	1b52      	subs	r2, r2, r5
 8004c82:	d41e      	bmi.n	8004cc2 <_malloc_r+0xc6>
 8004c84:	2a0b      	cmp	r2, #11
 8004c86:	d916      	bls.n	8004cb6 <_malloc_r+0xba>
 8004c88:	1961      	adds	r1, r4, r5
 8004c8a:	42a3      	cmp	r3, r4
 8004c8c:	6025      	str	r5, [r4, #0]
 8004c8e:	bf18      	it	ne
 8004c90:	6059      	strne	r1, [r3, #4]
 8004c92:	6863      	ldr	r3, [r4, #4]
 8004c94:	bf08      	it	eq
 8004c96:	6031      	streq	r1, [r6, #0]
 8004c98:	5162      	str	r2, [r4, r5]
 8004c9a:	604b      	str	r3, [r1, #4]
 8004c9c:	4638      	mov	r0, r7
 8004c9e:	f104 060b 	add.w	r6, r4, #11
 8004ca2:	f000 f8cf 	bl	8004e44 <__malloc_unlock>
 8004ca6:	f026 0607 	bic.w	r6, r6, #7
 8004caa:	1d23      	adds	r3, r4, #4
 8004cac:	1af2      	subs	r2, r6, r3
 8004cae:	d0b6      	beq.n	8004c1e <_malloc_r+0x22>
 8004cb0:	1b9b      	subs	r3, r3, r6
 8004cb2:	50a3      	str	r3, [r4, r2]
 8004cb4:	e7b3      	b.n	8004c1e <_malloc_r+0x22>
 8004cb6:	6862      	ldr	r2, [r4, #4]
 8004cb8:	42a3      	cmp	r3, r4
 8004cba:	bf0c      	ite	eq
 8004cbc:	6032      	streq	r2, [r6, #0]
 8004cbe:	605a      	strne	r2, [r3, #4]
 8004cc0:	e7ec      	b.n	8004c9c <_malloc_r+0xa0>
 8004cc2:	4623      	mov	r3, r4
 8004cc4:	6864      	ldr	r4, [r4, #4]
 8004cc6:	e7b2      	b.n	8004c2e <_malloc_r+0x32>
 8004cc8:	4634      	mov	r4, r6
 8004cca:	6876      	ldr	r6, [r6, #4]
 8004ccc:	e7b9      	b.n	8004c42 <_malloc_r+0x46>
 8004cce:	230c      	movs	r3, #12
 8004cd0:	603b      	str	r3, [r7, #0]
 8004cd2:	4638      	mov	r0, r7
 8004cd4:	f000 f8b6 	bl	8004e44 <__malloc_unlock>
 8004cd8:	e7a1      	b.n	8004c1e <_malloc_r+0x22>
 8004cda:	6025      	str	r5, [r4, #0]
 8004cdc:	e7de      	b.n	8004c9c <_malloc_r+0xa0>
 8004cde:	bf00      	nop
 8004ce0:	20012e88 	.word	0x20012e88

08004ce4 <_sbrk_r>:
 8004ce4:	b538      	push	{r3, r4, r5, lr}
 8004ce6:	4d06      	ldr	r5, [pc, #24]	; (8004d00 <_sbrk_r+0x1c>)
 8004ce8:	2300      	movs	r3, #0
 8004cea:	4604      	mov	r4, r0
 8004cec:	4608      	mov	r0, r1
 8004cee:	602b      	str	r3, [r5, #0]
 8004cf0:	f000 f8c0 	bl	8004e74 <_sbrk>
 8004cf4:	1c43      	adds	r3, r0, #1
 8004cf6:	d102      	bne.n	8004cfe <_sbrk_r+0x1a>
 8004cf8:	682b      	ldr	r3, [r5, #0]
 8004cfa:	b103      	cbz	r3, 8004cfe <_sbrk_r+0x1a>
 8004cfc:	6023      	str	r3, [r4, #0]
 8004cfe:	bd38      	pop	{r3, r4, r5, pc}
 8004d00:	20012e90 	.word	0x20012e90

08004d04 <__sread>:
 8004d04:	b510      	push	{r4, lr}
 8004d06:	460c      	mov	r4, r1
 8004d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d0c:	f000 f8a0 	bl	8004e50 <_read_r>
 8004d10:	2800      	cmp	r0, #0
 8004d12:	bfab      	itete	ge
 8004d14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004d16:	89a3      	ldrhlt	r3, [r4, #12]
 8004d18:	181b      	addge	r3, r3, r0
 8004d1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004d1e:	bfac      	ite	ge
 8004d20:	6563      	strge	r3, [r4, #84]	; 0x54
 8004d22:	81a3      	strhlt	r3, [r4, #12]
 8004d24:	bd10      	pop	{r4, pc}

08004d26 <__swrite>:
 8004d26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d2a:	461f      	mov	r7, r3
 8004d2c:	898b      	ldrh	r3, [r1, #12]
 8004d2e:	05db      	lsls	r3, r3, #23
 8004d30:	4605      	mov	r5, r0
 8004d32:	460c      	mov	r4, r1
 8004d34:	4616      	mov	r6, r2
 8004d36:	d505      	bpl.n	8004d44 <__swrite+0x1e>
 8004d38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d3c:	2302      	movs	r3, #2
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f000 f868 	bl	8004e14 <_lseek_r>
 8004d44:	89a3      	ldrh	r3, [r4, #12]
 8004d46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d4e:	81a3      	strh	r3, [r4, #12]
 8004d50:	4632      	mov	r2, r6
 8004d52:	463b      	mov	r3, r7
 8004d54:	4628      	mov	r0, r5
 8004d56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d5a:	f000 b817 	b.w	8004d8c <_write_r>

08004d5e <__sseek>:
 8004d5e:	b510      	push	{r4, lr}
 8004d60:	460c      	mov	r4, r1
 8004d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d66:	f000 f855 	bl	8004e14 <_lseek_r>
 8004d6a:	1c43      	adds	r3, r0, #1
 8004d6c:	89a3      	ldrh	r3, [r4, #12]
 8004d6e:	bf15      	itete	ne
 8004d70:	6560      	strne	r0, [r4, #84]	; 0x54
 8004d72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004d76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004d7a:	81a3      	strheq	r3, [r4, #12]
 8004d7c:	bf18      	it	ne
 8004d7e:	81a3      	strhne	r3, [r4, #12]
 8004d80:	bd10      	pop	{r4, pc}

08004d82 <__sclose>:
 8004d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d86:	f000 b813 	b.w	8004db0 <_close_r>
	...

08004d8c <_write_r>:
 8004d8c:	b538      	push	{r3, r4, r5, lr}
 8004d8e:	4d07      	ldr	r5, [pc, #28]	; (8004dac <_write_r+0x20>)
 8004d90:	4604      	mov	r4, r0
 8004d92:	4608      	mov	r0, r1
 8004d94:	4611      	mov	r1, r2
 8004d96:	2200      	movs	r2, #0
 8004d98:	602a      	str	r2, [r5, #0]
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	f7fb fe37 	bl	8000a0e <_write>
 8004da0:	1c43      	adds	r3, r0, #1
 8004da2:	d102      	bne.n	8004daa <_write_r+0x1e>
 8004da4:	682b      	ldr	r3, [r5, #0]
 8004da6:	b103      	cbz	r3, 8004daa <_write_r+0x1e>
 8004da8:	6023      	str	r3, [r4, #0]
 8004daa:	bd38      	pop	{r3, r4, r5, pc}
 8004dac:	20012e90 	.word	0x20012e90

08004db0 <_close_r>:
 8004db0:	b538      	push	{r3, r4, r5, lr}
 8004db2:	4d06      	ldr	r5, [pc, #24]	; (8004dcc <_close_r+0x1c>)
 8004db4:	2300      	movs	r3, #0
 8004db6:	4604      	mov	r4, r0
 8004db8:	4608      	mov	r0, r1
 8004dba:	602b      	str	r3, [r5, #0]
 8004dbc:	f7fb fe43 	bl	8000a46 <_close>
 8004dc0:	1c43      	adds	r3, r0, #1
 8004dc2:	d102      	bne.n	8004dca <_close_r+0x1a>
 8004dc4:	682b      	ldr	r3, [r5, #0]
 8004dc6:	b103      	cbz	r3, 8004dca <_close_r+0x1a>
 8004dc8:	6023      	str	r3, [r4, #0]
 8004dca:	bd38      	pop	{r3, r4, r5, pc}
 8004dcc:	20012e90 	.word	0x20012e90

08004dd0 <_fstat_r>:
 8004dd0:	b538      	push	{r3, r4, r5, lr}
 8004dd2:	4d07      	ldr	r5, [pc, #28]	; (8004df0 <_fstat_r+0x20>)
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	4604      	mov	r4, r0
 8004dd8:	4608      	mov	r0, r1
 8004dda:	4611      	mov	r1, r2
 8004ddc:	602b      	str	r3, [r5, #0]
 8004dde:	f7fb fe3e 	bl	8000a5e <_fstat>
 8004de2:	1c43      	adds	r3, r0, #1
 8004de4:	d102      	bne.n	8004dec <_fstat_r+0x1c>
 8004de6:	682b      	ldr	r3, [r5, #0]
 8004de8:	b103      	cbz	r3, 8004dec <_fstat_r+0x1c>
 8004dea:	6023      	str	r3, [r4, #0]
 8004dec:	bd38      	pop	{r3, r4, r5, pc}
 8004dee:	bf00      	nop
 8004df0:	20012e90 	.word	0x20012e90

08004df4 <_isatty_r>:
 8004df4:	b538      	push	{r3, r4, r5, lr}
 8004df6:	4d06      	ldr	r5, [pc, #24]	; (8004e10 <_isatty_r+0x1c>)
 8004df8:	2300      	movs	r3, #0
 8004dfa:	4604      	mov	r4, r0
 8004dfc:	4608      	mov	r0, r1
 8004dfe:	602b      	str	r3, [r5, #0]
 8004e00:	f7fb fe3d 	bl	8000a7e <_isatty>
 8004e04:	1c43      	adds	r3, r0, #1
 8004e06:	d102      	bne.n	8004e0e <_isatty_r+0x1a>
 8004e08:	682b      	ldr	r3, [r5, #0]
 8004e0a:	b103      	cbz	r3, 8004e0e <_isatty_r+0x1a>
 8004e0c:	6023      	str	r3, [r4, #0]
 8004e0e:	bd38      	pop	{r3, r4, r5, pc}
 8004e10:	20012e90 	.word	0x20012e90

08004e14 <_lseek_r>:
 8004e14:	b538      	push	{r3, r4, r5, lr}
 8004e16:	4d07      	ldr	r5, [pc, #28]	; (8004e34 <_lseek_r+0x20>)
 8004e18:	4604      	mov	r4, r0
 8004e1a:	4608      	mov	r0, r1
 8004e1c:	4611      	mov	r1, r2
 8004e1e:	2200      	movs	r2, #0
 8004e20:	602a      	str	r2, [r5, #0]
 8004e22:	461a      	mov	r2, r3
 8004e24:	f7fb fe36 	bl	8000a94 <_lseek>
 8004e28:	1c43      	adds	r3, r0, #1
 8004e2a:	d102      	bne.n	8004e32 <_lseek_r+0x1e>
 8004e2c:	682b      	ldr	r3, [r5, #0]
 8004e2e:	b103      	cbz	r3, 8004e32 <_lseek_r+0x1e>
 8004e30:	6023      	str	r3, [r4, #0]
 8004e32:	bd38      	pop	{r3, r4, r5, pc}
 8004e34:	20012e90 	.word	0x20012e90

08004e38 <__malloc_lock>:
 8004e38:	4801      	ldr	r0, [pc, #4]	; (8004e40 <__malloc_lock+0x8>)
 8004e3a:	f7ff be0b 	b.w	8004a54 <__retarget_lock_acquire_recursive>
 8004e3e:	bf00      	nop
 8004e40:	20012e84 	.word	0x20012e84

08004e44 <__malloc_unlock>:
 8004e44:	4801      	ldr	r0, [pc, #4]	; (8004e4c <__malloc_unlock+0x8>)
 8004e46:	f7ff be06 	b.w	8004a56 <__retarget_lock_release_recursive>
 8004e4a:	bf00      	nop
 8004e4c:	20012e84 	.word	0x20012e84

08004e50 <_read_r>:
 8004e50:	b538      	push	{r3, r4, r5, lr}
 8004e52:	4d07      	ldr	r5, [pc, #28]	; (8004e70 <_read_r+0x20>)
 8004e54:	4604      	mov	r4, r0
 8004e56:	4608      	mov	r0, r1
 8004e58:	4611      	mov	r1, r2
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	602a      	str	r2, [r5, #0]
 8004e5e:	461a      	mov	r2, r3
 8004e60:	f7fb fdb8 	bl	80009d4 <_read>
 8004e64:	1c43      	adds	r3, r0, #1
 8004e66:	d102      	bne.n	8004e6e <_read_r+0x1e>
 8004e68:	682b      	ldr	r3, [r5, #0]
 8004e6a:	b103      	cbz	r3, 8004e6e <_read_r+0x1e>
 8004e6c:	6023      	str	r3, [r4, #0]
 8004e6e:	bd38      	pop	{r3, r4, r5, pc}
 8004e70:	20012e90 	.word	0x20012e90

08004e74 <_sbrk>:
 8004e74:	4a04      	ldr	r2, [pc, #16]	; (8004e88 <_sbrk+0x14>)
 8004e76:	6811      	ldr	r1, [r2, #0]
 8004e78:	4603      	mov	r3, r0
 8004e7a:	b909      	cbnz	r1, 8004e80 <_sbrk+0xc>
 8004e7c:	4903      	ldr	r1, [pc, #12]	; (8004e8c <_sbrk+0x18>)
 8004e7e:	6011      	str	r1, [r2, #0]
 8004e80:	6810      	ldr	r0, [r2, #0]
 8004e82:	4403      	add	r3, r0
 8004e84:	6013      	str	r3, [r2, #0]
 8004e86:	4770      	bx	lr
 8004e88:	20012e94 	.word	0x20012e94
 8004e8c:	20012e98 	.word	0x20012e98

08004e90 <_init>:
 8004e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e92:	bf00      	nop
 8004e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e96:	bc08      	pop	{r3}
 8004e98:	469e      	mov	lr, r3
 8004e9a:	4770      	bx	lr

08004e9c <_fini>:
 8004e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e9e:	bf00      	nop
 8004ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ea2:	bc08      	pop	{r3}
 8004ea4:	469e      	mov	lr, r3
 8004ea6:	4770      	bx	lr
