Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Sep  3 17:19:58 2020
| Host              : Shears running 64-bit unknown
| Command           : report_timing_summary -file ./rundir/post_place_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1285 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4099 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.120        0.000                      0               570776       -0.245   -10635.981                  84684               570776        0.558        0.000                       0                334262  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.120        0.000                      0               182680       -0.120      -10.779                    527               182680        1.171        0.000                       0                232886  
clk2x               0.347        0.000                      0               314368       -0.113       -4.325                    154               314368        0.558        0.000                       0                101376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.482        0.000                      0                65536       -0.245    -8336.250                  63239                65536  
clk           clk2x               0.489        0.000                      0                24576       -0.242    -2284.823                  20771                24576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
Hold  :          527  Failing Endpoints,  Worst Slack       -0.120ns,  Total Violation      -10.779ns
PW    :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 fsm/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            mem_a_31/memory_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.197ns (7.659%)  route 2.375ns (92.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 5.511 - 3.333 ) 
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.574ns (routing 1.204ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.178ns (routing 1.109ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.574     2.574    fsm/state/clk
    SLICE_X81Y171        FDRE                                         r  fsm/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.073     2.647 r  fsm/state/q_reg[0]/Q
                         net (fo=49, estimated)       1.257     3.904    fsm/state/Q[0]
    SLICE_X70Y50         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     4.028 r  fsm/state/memory_reg_bram_0_i_1/O
                         net (fo=49, estimated)       1.118     5.146    mem_a_31/q_reg[0]
    RAMB18_X5Y7          RAMB18E2                                     r  mem_a_31/memory_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.178     5.511    mem_a_31/clk
    RAMB18_X5Y7          RAMB18E2                                     r  mem_a_31/memory_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106     5.617    
                         clock uncertainty           -0.035     5.582    
    RAMB18_X5Y7          RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ENARDEN)
                                                     -0.315     5.267    mem_a_31/memory_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.267    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  0.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.120ns  (arrival time - required time)
  Source:                 array/pe_10_13/dff_c/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_10_14/dff_c/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.055ns (35.622%)  route 0.099ns (64.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      2.249ns (routing 1.109ns, distribution 1.140ns)
  Clock Net Delay (Destination): 2.571ns (routing 1.204ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.249     2.249    array/pe_10_13/dff_c/clk
    SLICE_X72Y239        FDRE                                         r  array/pe_10_13/dff_c/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y239        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.055     2.304 r  array/pe_10_13/dff_c/q_reg[5]/Q
                         net (fo=2, estimated)        0.099     2.403    array/pe_10_14/dff_c/q_reg[7]_1[5]
    SLICE_X72Y240        FDRE                                         r  array/pe_10_14/dff_c/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.571     2.571    array/pe_10_14/dff_c/clk
    SLICE_X72Y240        FDRE                                         r  array/pe_10_14/dff_c/q_reg[5]/C
                         clock pessimism             -0.095     2.476    
    SLICE_X72Y240        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.523    array/pe_10_14/dff_c/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                 -0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941      RAMB18_X12Y48  mem_a_0/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X12Y48  mem_a_0/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X12Y48  mem_a_0/memory_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
Hold  :          154  Failing Endpoints,  Worst Slack       -0.113ns,  Total Violation       -4.325ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 array/pe_1_3/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_1_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[27]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.073ns (9.707%)  route 0.679ns (90.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 3.929 - 1.666 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.633ns (routing 1.215ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.120ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.633     2.633    array/pe_1_3/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X86Y120        FDRE                                         r  array/pe_1_3/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.073     2.706 r  array/pe_1_3/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/Q
                         net (fo=6, estimated)        0.679     3.385    array/pe_1_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[27]
    DSP48E2_X15Y42       DSP_A_B_DATA                                 r  array/pe_1_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.263     3.929    array/pe_1_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X15Y42       DSP_A_B_DATA                                 r  array/pe_1_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.107     4.036    
                         clock uncertainty           -0.035     4.001    
    DSP48E2_X15Y42       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[27])
                                                     -0.268     3.733    array/pe_1_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.733    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 array/pe_30_15/int8_quad_mac/mul/dff_ae0/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_30_15/int8_quad_mac/mul/dff_ae1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.355%)  route 0.106ns (64.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      2.270ns (routing 1.120ns, distribution 1.150ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.215ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.270     2.270    array/pe_30_15/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X6Y238         FDRE                                         r  array/pe_30_15/int8_quad_mac/mul/dff_ae0/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y238         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.058     2.328 r  array/pe_30_15/int8_quad_mac/mul/dff_ae0/q_reg[11]/Q
                         net (fo=2, estimated)        0.106     2.434    array/pe_30_15/int8_quad_mac/mul/dff_ae1/D[11]
    SLICE_X6Y240         FDRE                                         r  array/pe_30_15/int8_quad_mac/mul/dff_ae1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.595     2.595    array/pe_30_15/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X6Y240         FDRE                                         r  array/pe_30_15/int8_quad_mac/mul/dff_ae1/q_reg[11]/C
                         clock pessimism             -0.095     2.500    
    SLICE_X6Y240         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.547    array/pe_30_15/int8_quad_mac/mul/dff_ae1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                 -0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X49Y207  array/pe_19_11/int8_quad_mac/mul/dff_ae0/q_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X46Y205  array/pe_19_11/int8_quad_mac/mul/dff_ae1/q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X49Y207  array/pe_19_11/int8_quad_mac/mul/dff_ae0/q_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
Hold  :        63239  Failing Endpoints,  Worst Slack       -0.245ns,  Total Violation    -8336.250ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 array/pe_31_7/int8_quad_mac/mul/dff_ae1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_31_7/int8_quad_mac/mul/dff_mul_ae/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        0.773ns  (logic 0.073ns (9.444%)  route 0.700ns (90.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 5.477 - 3.333 ) 
    Source Clock Delay      (SCD):    2.552ns = ( 4.218 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 1.215ns, distribution 1.337ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.109ns, distribution 1.035ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.552     4.218    array/pe_31_7/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X10Y182        FDRE                                         r  array/pe_31_7/int8_quad_mac/mul/dff_ae1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y182        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.073     4.291 r  array/pe_31_7/int8_quad_mac/mul/dff_ae1/q_reg[7]/Q
                         net (fo=1, estimated)        0.700     4.991    array/pe_31_7/int8_quad_mac/mul/dff_mul_ae/D[7]
    SLICE_X36Y169        FDRE                                         r  array/pe_31_7/int8_quad_mac/mul/dff_mul_ae/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.144     5.477    array/pe_31_7/int8_quad_mac/mul/dff_mul_ae/clk
    SLICE_X36Y169        FDRE                                         r  array/pe_31_7/int8_quad_mac/mul/dff_mul_ae/q_reg[7]/C
                         clock pessimism              0.000     5.477    
                         clock uncertainty           -0.035     5.442    
    SLICE_X36Y169        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.032     5.474    array/pe_31_7/int8_quad_mac/mul/dff_mul_ae/q_reg[7]
  -------------------------------------------------------------------
                         required time                          5.474    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.245ns  (arrival time - required time)
  Source:                 array/pe_29_20/int8_quad_mac/mul/dff_be0/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_29_20/int8_quad_mac/mul/dff_mul_de/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.720%)  route 0.061ns (52.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.120ns, distribution 1.185ns)
  Clock Net Delay (Destination): 2.585ns (routing 1.204ns, distribution 1.381ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.305     2.305    array/pe_29_20/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X8Y296         FDRE                                         r  array/pe_29_20/int8_quad_mac/mul/dff_be0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y296         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.056     2.361 r  array/pe_29_20/int8_quad_mac/mul/dff_be0/q_reg[9]/Q
                         net (fo=2, estimated)        0.061     2.422    array/pe_29_20/int8_quad_mac/mul/dff_mul_de/D[9]
    SLICE_X8Y295         FDRE                                         r  array/pe_29_20/int8_quad_mac/mul/dff_mul_de/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.585     2.585    array/pe_29_20/int8_quad_mac/mul/dff_mul_de/clk
    SLICE_X8Y295         FDRE                                         r  array/pe_29_20/int8_quad_mac/mul/dff_mul_de/q_reg[9]/C
                         clock pessimism              0.000     2.585    
                         clock uncertainty            0.035     2.621    
    SLICE_X8Y295         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.668    array/pe_29_20/int8_quad_mac/mul/dff_mul_de/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                 -0.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
Hold  :        20771  Failing Endpoints,  Worst Slack       -0.242ns,  Total Violation    -2284.823ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 mem_e_31/memory_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_0_31/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.208ns (26.230%)  route 0.585ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 4.050 - 1.666 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.765ns (routing 1.204ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.120ns, distribution 1.264ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.765     2.765    mem_e_31/clk
    RAMB18_X12Y138       RAMB18E2                                     r  mem_e_31/memory_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y138       RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.208     2.973 r  mem_e_31/memory_reg_bram_0/DOUTBDOUT[0]
                         net (fo=2, estimated)        0.585     3.558    array/pe_0_31/int8_quad_mac/mul/dff_dsp_in2/memory_reg_bram_0[0]
    SLICE_X89Y372        FDRE                                         r  array/pe_0_31/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.384     4.050    array/pe_0_31/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X89Y372        FDRE                                         r  array/pe_0_31/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/C
                         clock pessimism              0.000     4.050    
                         clock uncertainty           -0.035     4.015    
    SLICE_X89Y372        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.033     4.048    array/pe_0_31/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          4.048    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  0.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.242ns  (arrival time - required time)
  Source:                 array/pe_6_1/dff_e/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_6_1/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.055ns (42.097%)  route 0.076ns (57.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.109ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.588ns (routing 1.215ns, distribution 1.373ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.298     2.298    array/pe_6_1/dff_e/clk
    SLICE_X85Y91         FDRE                                         r  array/pe_6_1/dff_e/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.055     2.353 r  array/pe_6_1/dff_e/q_reg[0]/Q
                         net (fo=2, estimated)        0.076     2.429    array/pe_6_1/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]_0[0]
    SLICE_X85Y90         FDRE                                         r  array/pe_6_1/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.588     2.588    array/pe_6_1/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X85Y90         FDRE                                         r  array/pe_6_1/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/C
                         clock pessimism              0.000     2.588    
                         clock uncertainty            0.035     2.624    
    SLICE_X85Y90         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.671    array/pe_6_1/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                 -0.242    





