#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Aug 21 15:21:34 2015
# Process ID: 27477
# Log file: /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/vivado.log
# Journal file: /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_c_counter_binary_v12_0_0' to 'pfb_fir_2048ch_2i_core_c_counter_binary_v12_0_0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_0' to 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_1' to 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_1' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_2' to 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_2' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_3' to 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_3' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_4' to 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_4' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_c_counter_binary_v12_0_1' to 'pfb_fir_2048ch_2i_core_c_counter_binary_v12_0_1' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_c_addsub_v12_0_0' to 'pfb_fir_2048ch_2i_core_c_addsub_v12_0_0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000000000000000000000' to '0' has been ignored for IP 'pfb_fir_2048ch_2i_core_c_addsub_v12_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'pfb_fir_2048ch_2i_core_c_addsub_v12_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'pfb_fir_2048ch_2i_core_c_addsub_v12_0_0'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_5' to 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_5' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_6' to 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_6' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_7' to 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_7' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_8' to 'pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_8' is not allowed and is ignored.
IP Repository Located at : /opt/Xilinx/Vivado/2014.4/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_0/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_0.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_1/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_1.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_2/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_2.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_3/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_3.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_4/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_4.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_5/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_5.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_6/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_6.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_7/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_7.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_8/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_8.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_c_addsub_v12_0_0/pfb_fir_2048ch_2i_core_c_addsub_v12_0_0.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_c_counter_binary_v12_0_0/pfb_fir_2048ch_2i_core_c_counter_binary_v12_0_0.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/ip/pfb_fir_2048ch_2i_core_c_counter_binary_v12_0_1/pfb_fir_2048ch_2i_core_c_counter_binary_v12_0_1.xci
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core_clock.xdc
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core.xdc
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_0_vivado.coe
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_1_vivado.coe
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_2_vivado.coe
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_3_vivado.coe
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_4_vivado.coe
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_5_vivado.coe
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_6_vivado.coe
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_7_vivado.coe
Adding File /home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/sysgen/pfb_fir_2048ch_2i_core_blk_mem_gen_v8_2_8_vivado.coe
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:aximm:1.0.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog'.)
Wrote  : </home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/bd/pfb_fir_2048ch_2i_core_bd/pfb_fir_2048ch_2i_core_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /pfb_fir_2048ch_2i_core_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /pfb_fir_2048ch_2i_core_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /pfb_fir_2048ch_2i_core_1/*'
Wrote  : </home/jackh/github/herafengine/pfb_fir_2048ch_2i_core/ip_catalog/pfb_fir_2048ch_2i_core.srcs/sources_1/bd/pfb_fir_2048ch_2i_core_bd/pfb_fir_2048ch_2i_core_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 15:22:09 2015...
