v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=NVMemProg
T 55200 42000 5 20 1 1 0 0 1
title1=Power - Overcurrent Protection / Load Switch
T 55900 40700 5 14 1 1 0 1 1
file=power-ocprot.sch
T 63700 40700 5 14 1 1 0 4 1
page=8
T 64700 40700 5 14 1 1 0 4 1
pageof=14
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=2017-07-11
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
C 48400 49400 1 0 1 in-1.sym
{
T 48400 51000 5 10 0 0 0 6 1
symversion=1.0
T 48400 51200 5 10 0 0 0 6 1
device=none
T 48400 50800 5 10 0 0 0 6 1
value=INPUT
T 47500 49600 5 10 1 1 0 7 1
refdes=MEM_VCC_IN
}
C 63000 56000 1 0 0 out-1.sym
{
T 63000 57600 5 10 0 0 0 0 1
symversion=1.0
T 63000 57400 5 10 0 0 0 0 1
value=OUTPUT
T 63900 56200 5 10 1 1 0 1 1
refdes=MEM_VPP
T 63000 57800 5 10 0 0 0 0 1
device=none
}
C 48400 56000 1 0 1 in-1.sym
{
T 48400 57600 5 10 0 0 0 6 1
symversion=1.0
T 48400 57800 5 10 0 0 0 6 1
device=none
T 48400 57400 5 10 0 0 0 6 1
value=INPUT
T 47500 56200 5 10 1 1 0 7 1
refdes=MEM_VPP_IN
}
C 63000 49400 1 0 0 out-1.sym
{
T 63000 51000 5 10 0 0 0 0 1
symversion=1.0
T 63000 50800 5 10 0 0 0 0 1
value=OUTPUT
T 63900 49600 5 10 1 1 0 1 1
refdes=MEM_VCC
T 63000 51200 5 10 0 0 0 0 1
device=none
}
C 48400 50700 1 0 1 in-1.sym
{
T 48400 52300 5 10 0 0 0 6 1
symversion=1.0
T 48400 52500 5 10 0 0 0 6 1
device=none
T 48400 52100 5 10 0 0 0 6 1
value=INPUT
T 47500 50900 5 10 1 1 0 7 1
refdes=C_CTRL_VPP
}
C 48400 44100 1 0 1 in-1.sym
{
T 48400 45700 5 10 0 0 0 6 1
symversion=1.0
T 48400 45900 5 10 0 0 0 6 1
device=none
T 48400 45500 5 10 0 0 0 6 1
value=INPUT
T 47500 44300 5 10 1 1 0 7 1
refdes=C_CTRL_VCC
}
C 63000 44000 1 0 0 out-1.sym
{
T 63000 45600 5 10 0 0 0 0 1
symversion=1.0
T 63000 45400 5 10 0 0 0 0 1
value=OUTPUT
T 63900 44200 5 10 1 1 0 1 1
refdes=OCPROT#
T 63000 45800 5 10 0 0 0 0 1
device=none
}
C 50700 56100 1 0 0 res-1.sym
{
T 50900 56800 5 10 0 0 0 0 1
symversion=1.1
T 50900 57000 5 10 0 0 0 0 1
device=RESISTOR
T 50900 57200 5 10 0 0 0 0 1
footprint=1206
T 50900 56550 5 10 1 1 0 0 1
refdes=R61
T 50900 56350 5 10 1 1 0 0 1
value=0R18
}
N 50800 55900 50600 55900 4
N 51600 55900 51800 55900 4
N 51800 55900 51800 56200 4
N 51200 51700 51400 51700 4
C 50900 54800 1 90 0 res-1.sym
{
T 50200 55000 5 10 0 0 90 0 1
symversion=1.1
T 50000 55000 5 10 0 0 90 0 1
device=RESISTOR
T 49800 55000 5 10 0 0 90 0 1
footprint=0603
T 50450 55000 5 10 1 1 90 0 1
refdes=R62
T 50650 55000 5 10 1 1 90 0 1
value=1k2
}
C 51700 54800 1 90 0 res-1.sym
{
T 51000 55000 5 10 0 0 90 0 1
symversion=1.1
T 50800 55000 5 10 0 0 90 0 1
device=RESISTOR
T 50600 55000 5 10 0 0 90 0 1
footprint=0603
T 51250 55000 5 10 1 1 90 0 1
refdes=R64
T 51450 55000 5 10 1 1 90 0 1
value=1k2
}
N 53200 51300 57100 51300 4
{
T 54200 51350 5 8 1 1 0 0 1
netname=OCPROT_CD#
}
C 53500 51500 1 270 1 res-1.sym
{
T 54200 51700 5 10 0 0 90 2 1
symversion=1.1
T 54400 51700 5 10 0 0 90 2 1
device=RESISTOR
T 54600 51700 5 10 0 0 90 2 1
footprint=0603
T 53250 51700 5 10 1 1 90 0 1
refdes=R66
T 53450 51700 5 10 1 1 90 0 1
value=10k
}
C 53800 52500 1 0 1 VCC-1.sym
N 53600 51500 53600 51300 4
N 50600 55900 50600 56200 4
N 48400 56200 50700 56200 4
N 51700 56200 61400 56200 4
N 49300 54800 50800 54800 4
N 51600 54800 52800 54800 4
N 51200 51700 51200 53000 4
{
T 51150 52100 5 8 1 1 90 0 1
netname=I_VPP
}
C 50200 53400 1 90 0 res-1.sym
{
T 49500 53600 5 10 0 0 90 0 1
symversion=1.1
T 49300 53600 5 10 0 0 90 0 1
device=RESISTOR
T 49100 53600 5 10 0 0 90 0 1
footprint=0603
T 49750 53600 5 10 1 1 90 0 1
refdes=R63
T 49950 53600 5 10 1 1 90 0 1
value=75k
}
C 52300 53400 1 90 0 res-1.sym
{
T 51600 53600 5 10 0 0 90 0 1
symversion=1.1
T 51400 53600 5 10 0 0 90 0 1
device=RESISTOR
T 51200 53600 5 10 0 0 90 0 1
footprint=0603
T 51850 53600 5 10 1 1 90 0 1
refdes=R65
T 52050 53600 5 10 1 1 90 0 1
value=75k
}
N 50100 54400 50100 54800 4
N 52200 54800 52200 54400 4
N 50100 53400 50100 53000 4
N 51200 53000 52800 53000 4
N 52200 53000 52200 53400 4
N 50800 55900 50800 55800 4
N 51600 55900 51600 55800 4
C 50600 54800 1 270 0 TS912-1.sym
{
T 50700 53700 5 10 1 1 90 6 1
refdes=U61
T 52000 54500 5 10 0 0 270 0 1
symversion=1.0
T 52200 54500 5 10 0 0 270 0 1
device=IC
T 52400 54500 5 10 0 0 270 0 1
footprint=SO8
T 50900 53700 5 10 1 1 90 6 1
value=TS912
T 50700 53900 5 10 1 1 90 6 1
slot=2
T 50700 53900 5 10 1 1 90 0 1
slotof=/2
}
C 45000 55900 1 0 0 TS912_pwr-1.sym
{
T 45200 56600 5 10 1 1 0 4 1
refdes=U61
T 45000 58000 5 10 0 0 0 0 1
symversion=1.0
T 45000 58200 5 10 0 0 0 0 1
device=IC
T 45000 57800 5 10 0 0 0 0 1
value=TS912
}
C 51400 50700 1 0 0 LM393-1.sym
{
T 52900 50900 5 10 1 1 0 6 1
refdes=U62
T 51700 52100 5 10 0 0 0 0 1
symversion=1.0
T 51700 52300 5 10 0 0 0 0 1
device=IC
T 51700 52500 5 10 0 0 0 0 1
footprint=SO8
T 52900 50700 5 10 1 1 0 6 1
value=LM393
T 53100 50900 5 10 1 1 0 6 1
slot=1
T 53100 50900 5 10 1 1 0 0 1
slotof=/2
}
C 43600 55900 1 0 0 LM393_pwr-1.sym
{
T 43800 56600 5 10 1 1 0 4 1
refdes=U62
T 43600 58000 5 10 0 0 0 0 1
symversion=1.0
T 43600 58200 5 10 0 0 0 0 1
device=IC
T 43600 57800 5 10 0 0 0 0 1
value=LM393
}
N 48400 50900 51400 50900 4
C 43600 52900 1 0 0 7400_DIP14_pwr-1.sym
{
T 43800 53600 5 10 1 1 0 4 1
refdes=U63
T 43600 54500 5 10 0 0 0 0 1
symversion=1.0
T 43600 54700 5 10 0 0 0 0 1
device=IC
}
N 57100 51300 57100 52100 4
C 48400 42600 1 0 1 in-1.sym
{
T 48400 44200 5 10 0 0 0 6 1
symversion=1.0
T 48400 44400 5 10 0 0 0 6 1
device=none
T 48400 44000 5 10 0 0 0 6 1
value=INPUT
T 47500 42800 5 10 1 1 0 7 1
refdes=OCPROT_CLK
}
N 48400 42800 49700 42800 4
{
T 48600 42850 5 8 1 1 0 0 1
netname=OCPROT_CLK
}
C 59600 51900 1 0 0 PDTC114ET-1.sym
{
T 60600 52500 5 10 1 1 0 0 1
refdes=Q63
T 59700 53200 5 10 0 0 0 0 1
symversion=1.0
T 59700 53400 5 10 0 0 0 0 1
device=TRANSISTOR
T 59700 53600 5 10 0 0 0 0 1
footprint=SOT23
T 60600 52300 5 10 1 1 0 0 1
value=PDTC114ET
}
N 62400 56200 63000 56200 4
N 61700 54900 61700 55700 4
C 60300 51400 1 0 0 GND-1.sym
N 60500 51800 60500 51900 4
C 59700 53900 1 270 1 res-1.sym
{
T 60400 54100 5 10 0 0 90 2 1
symversion=1.1
T 60600 54100 5 10 0 0 90 2 1
device=RESISTOR
T 60800 54100 5 10 0 0 90 2 1
footprint=0603
T 59450 54100 5 10 1 1 90 0 1
refdes=R67
T 59650 54100 5 10 1 1 90 0 1
value=47k
}
N 59000 44200 63000 44200 4
C 50700 49500 1 0 0 res-1.sym
{
T 50900 50200 5 10 0 0 0 0 1
symversion=1.1
T 50900 50400 5 10 0 0 0 0 1
device=RESISTOR
T 50900 50600 5 10 0 0 0 0 1
footprint=1206
T 50900 49950 5 10 1 1 0 0 1
refdes=R71
T 50900 49750 5 10 1 1 0 0 1
value=0R18
}
N 50800 49300 50600 49300 4
N 51600 49300 51800 49300 4
N 51800 49300 51800 49600 4
N 51200 45100 51400 45100 4
C 50900 48200 1 90 0 res-1.sym
{
T 50200 48400 5 10 0 0 90 0 1
symversion=1.1
T 50000 48400 5 10 0 0 90 0 1
device=RESISTOR
T 49800 48400 5 10 0 0 90 0 1
footprint=0603
T 50450 48400 5 10 1 1 90 0 1
refdes=R72
T 50650 48400 5 10 1 1 90 0 1
value=1k2
}
C 51700 48200 1 90 0 res-1.sym
{
T 51000 48400 5 10 0 0 90 0 1
symversion=1.1
T 50800 48400 5 10 0 0 90 0 1
device=RESISTOR
T 50600 48400 5 10 0 0 90 0 1
footprint=0603
T 51250 48400 5 10 1 1 90 0 1
refdes=R74
T 51450 48400 5 10 1 1 90 0 1
value=1k2
}
N 53200 44700 53600 44700 4
N 50600 49300 50600 49600 4
N 48400 49600 50700 49600 4
N 51700 49600 61400 49600 4
N 49300 48200 50800 48200 4
N 51600 48200 52800 48200 4
N 51200 45100 51200 46400 4
{
T 51150 45500 5 8 1 1 90 0 1
netname=I_VCC
}
C 50200 46800 1 90 0 res-1.sym
{
T 49500 47000 5 10 0 0 90 0 1
symversion=1.1
T 49300 47000 5 10 0 0 90 0 1
device=RESISTOR
T 49100 47000 5 10 0 0 90 0 1
footprint=0603
T 49750 47000 5 10 1 1 90 0 1
refdes=R73
T 49950 47000 5 10 1 1 90 0 1
value=39k
}
C 52300 46800 1 90 0 res-1.sym
{
T 51600 47000 5 10 0 0 90 0 1
symversion=1.1
T 51400 47000 5 10 0 0 90 0 1
device=RESISTOR
T 51200 47000 5 10 0 0 90 0 1
footprint=0603
T 51850 47000 5 10 1 1 90 0 1
refdes=R75
T 52050 47000 5 10 1 1 90 0 1
value=39k
}
N 50100 47800 50100 48200 4
N 52200 48200 52200 47800 4
N 50100 46800 50100 46400 4
N 51200 46400 52800 46400 4
N 52200 46400 52200 46800 4
N 50800 49300 50800 49200 4
N 51600 49300 51600 49200 4
C 50600 48200 1 270 0 TS912-1.sym
{
T 52000 47900 5 10 0 0 270 0 1
symversion=1.0
T 52200 47900 5 10 0 0 270 0 1
device=IC
T 52400 47900 5 10 0 0 270 0 1
footprint=SO8
T 50700 47100 5 10 1 1 90 6 1
refdes=U61
T 50900 47100 5 10 1 1 90 6 1
value=TS912
T 50700 47300 5 10 1 1 90 6 1
slot=1
T 50700 47300 5 10 1 1 90 0 1
slotof=/2
}
C 51400 44100 1 0 0 LM393-1.sym
{
T 51700 45500 5 10 0 0 0 0 1
symversion=1.0
T 51700 45700 5 10 0 0 0 0 1
device=IC
T 51700 45900 5 10 0 0 0 0 1
footprint=SO8
T 52900 44300 5 10 1 1 0 6 1
refdes=U62
T 52900 44100 5 10 1 1 0 6 1
value=LM393
T 53100 44300 5 10 1 1 0 6 1
slot=2
T 53100 44300 5 10 1 1 0 0 1
slotof=/2
}
N 48400 44300 51400 44300 4
C 56200 52100 1 0 0 74HC74-2.sym
{
T 56500 54600 5 10 0 0 0 0 1
symversion=1.0
T 56500 54800 5 10 0 0 0 0 1
device=IC
T 56500 55000 5 10 0 0 0 0 1
footprint=SO14
T 56200 54300 5 10 1 1 0 0 1
refdes=U63
T 56200 54200 5 10 1 1 0 2 1
value=74HC74
T 56800 54300 5 10 1 1 0 6 1
slot=1
T 56800 54300 5 10 1 1 0 0 1
slotof=/2
}
N 53600 44700 53600 51300 4
N 54500 53600 56200 53600 4
{
T 54600 53650 5 8 1 1 0 0 1
netname=OCPROT_D
}
N 54500 53200 56200 53200 4
{
T 54600 53250 5 8 1 1 0 0 1
netname=OCPROT_CLK
}
C 59600 45200 1 0 0 PDTC114ET-1.sym
{
T 59700 46500 5 10 0 0 0 0 1
symversion=1.0
T 59700 46700 5 10 0 0 0 0 1
device=TRANSISTOR
T 59700 46900 5 10 0 0 0 0 1
footprint=SOT23
T 60600 45800 5 10 1 1 0 0 1
refdes=Q66
T 60600 45600 5 10 1 1 0 0 1
value=PDTC114ET
}
N 59600 45700 59000 45700 4
N 62400 49600 63000 49600 4
C 60300 44500 1 0 0 GND-1.sym
N 60500 44900 60500 45200 4
N 59000 44200 59000 53600 4
C 61400 49100 1 270 1 IRF7420-1.sym
{
T 61500 50100 5 10 1 1 180 8 1
refdes=Q64
T 62700 49200 5 10 0 0 90 2 1
symversion=1.0
T 62900 49200 5 10 0 0 90 2 1
device=TRANSISTOR
T 63100 49200 5 10 0 0 90 2 1
footprint=SO8
T 61500 49900 5 10 1 1 180 8 1
value=IRF7420
}
C 42400 46000 1 0 0 74HC74-2.sym
{
T 42700 48500 5 10 0 0 0 0 1
symversion=1.0
T 42700 48700 5 10 0 0 0 0 1
device=IC
T 42700 48900 5 10 0 0 0 0 1
footprint=SO14
T 42400 48200 5 10 1 1 0 0 1
refdes=U63
T 42400 48100 5 10 1 1 0 2 1
value=74HC74
T 43000 48200 5 10 1 1 0 6 1
slot=2
T 43000 48200 5 10 1 1 0 0 1
slotof=/2
}
N 42100 46000 42100 48500 4
N 42100 46000 43300 46000 4
N 42400 47500 42100 47500 4
N 42400 47100 42100 47100 4
N 42100 48500 43300 48500 4
N 43300 48500 43300 48200 4
C 43100 48500 1 0 0 VCC-1.sym
C 43000 54300 1 0 0 VCC-1.sym
C 44800 56300 1 90 0 cap-1.sym
{
T 44000 56500 5 10 0 0 90 0 1
symversion=1.0
T 43800 56500 5 10 0 0 90 0 1
device=CAPACITOR
T 43600 56500 5 10 0 0 90 0 1
footprint=0603
T 44300 56800 5 10 1 1 90 0 1
refdes=C61
T 44500 56800 5 10 1 1 90 0 1
value=10n
}
C 43000 52500 1 0 0 GND-1.sym
N 43200 52900 43800 52900 4
N 43200 54300 43800 54300 4
N 44600 56900 44600 57300 4
N 44600 56300 44600 55900 4
C 43400 56300 1 90 0 cap-1.sym
{
T 42600 56500 5 10 0 0 90 0 1
symversion=1.0
T 42400 56500 5 10 0 0 90 0 1
device=CAPACITOR
T 42200 56500 5 10 0 0 90 0 1
footprint=0603
T 42900 56800 5 10 1 1 90 0 1
refdes=C62
T 43100 56800 5 10 1 1 90 0 1
value=10n
}
N 43200 56900 43200 57300 4
N 43200 56300 43200 55900 4
C 43400 53300 1 90 0 cap-1.sym
{
T 42600 53500 5 10 0 0 90 0 1
symversion=1.0
T 42400 53500 5 10 0 0 90 0 1
device=CAPACITOR
T 42200 53500 5 10 0 0 90 0 1
footprint=0603
T 42900 53800 5 10 1 1 90 0 1
refdes=C63
T 43100 53800 5 10 1 1 90 0 1
value=100n
}
N 43200 53900 43200 54300 4
N 43200 53300 43200 52900 4
N 43200 57300 48700 57300 4
C 45000 55500 1 0 0 GND-1.sym
N 43200 55900 45200 55900 4
N 61000 54900 61700 54900 4
N 60000 54900 59800 54900 4
N 59800 54900 59800 56200 4
N 59800 53900 61200 53900 4
N 60500 53900 60500 54400 4
N 61200 48300 61200 48600 4
C 59700 47300 1 270 1 res-1.sym
{
T 60400 47500 5 10 0 0 90 2 1
symversion=1.1
T 60600 47500 5 10 0 0 90 2 1
device=RESISTOR
T 60800 47500 5 10 0 0 90 2 1
footprint=0603
T 59450 47500 5 10 1 1 90 0 1
refdes=R76
T 59650 47500 5 10 1 1 90 0 1
value=5k6
}
N 61000 48300 61700 48300 4
N 60000 48300 59800 48300 4
N 59800 48300 59800 49600 4
N 59800 47300 61200 47300 4
N 60500 47300 60500 47800 4
N 60500 46200 60500 47300 4
C 61000 47800 1 90 0 BC847-1.sym
{
T 60200 48600 5 10 1 1 0 0 1
refdes=Q65
T 59700 47900 5 10 0 0 90 0 1
symversion=1.0
T 59500 47900 5 10 0 0 90 0 1
device=TRANSISTOR
T 59300 47900 5 10 0 0 90 0 1
footprint=SOT23
T 60200 48400 5 10 1 1 0 0 1
value=BC847
}
C 61100 47300 1 270 1 res-1.sym
{
T 61800 47500 5 10 0 0 90 2 1
symversion=1.1
T 62000 47500 5 10 0 0 90 2 1
device=RESISTOR
T 62200 47500 5 10 0 0 90 2 1
footprint=0603
T 60850 47500 5 10 1 1 90 0 1
refdes=R77
T 61050 47500 5 10 1 1 90 0 1
value=22k
}
C 61400 55200 1 90 0 cap-1.sym
{
T 60600 55400 5 10 0 0 90 0 1
symversion=1.0
T 60400 55400 5 10 0 0 90 0 1
device=CAPACITOR
T 60200 55400 5 10 0 0 90 0 1
footprint=0603
T 60900 55700 5 10 1 1 90 0 1
refdes=C66
T 61100 55700 5 10 1 1 90 0 1
value=220n
}
N 61200 54900 61200 55200 4
N 61200 55800 61200 56200 4
C 61400 55700 1 270 1 IRLML9301-1.sym
{
T 61500 56700 5 10 1 1 0 0 1
refdes=Q61
T 62700 55800 5 10 0 0 90 2 1
symversion=1.0
T 62900 55800 5 10 0 0 90 2 1
device=TRANSISTOR
T 63100 55800 5 10 0 0 90 2 1
footprint=SOT23
T 61500 56500 5 10 1 1 0 0 1
value=IRLML9301
}
C 60400 52900 1 270 1 res-1.sym
{
T 61100 53100 5 10 0 0 90 2 1
symversion=1.1
T 61300 53100 5 10 0 0 90 2 1
device=RESISTOR
T 61500 53100 5 10 0 0 90 2 1
footprint=0603
T 60150 53100 5 10 1 1 90 0 1
refdes=R69
T 60350 53100 5 10 1 1 90 0 1
value=47k
}
C 61400 48600 1 90 0 cap-1.sym
{
T 60600 48800 5 10 0 0 90 0 1
symversion=1.0
T 60400 48800 5 10 0 0 90 0 1
device=CAPACITOR
T 60200 48800 5 10 0 0 90 0 1
footprint=0603
T 60900 49100 5 10 1 1 90 0 1
refdes=C69
T 61100 49100 5 10 1 1 90 0 1
value=100n
}
N 61200 49200 61200 49600 4
N 61700 48300 61700 49100 4
N 58000 53600 59000 53600 4
{
T 58200 53650 5 8 1 1 0 0 1
netname=OCPROT#
}
N 59000 52400 59600 52400 4
N 48700 56200 48700 57300 4
C 48400 43200 1 0 1 in-1.sym
{
T 48400 44800 5 10 0 0 0 6 1
symversion=1.0
T 48400 45000 5 10 0 0 0 6 1
device=none
T 48400 44600 5 10 0 0 0 6 1
value=INPUT
T 47500 43400 5 10 1 1 0 7 1
refdes=OCPROT_D
}
N 48400 43400 49700 43400 4
{
T 48600 43450 5 8 1 1 0 0 1
netname=OCPROT_D
}
C 57300 54500 1 0 1 VCC-1.sym
N 57100 54500 57100 54300 4
C 61000 54400 1 90 0 BC847-1.sym
{
T 60200 55200 5 10 1 1 0 0 1
refdes=Q62
T 59700 54500 5 10 0 0 90 0 1
symversion=1.0
T 59500 54500 5 10 0 0 90 0 1
device=TRANSISTOR
T 59300 54500 5 10 0 0 90 0 1
footprint=SOT23
T 60200 55000 5 10 1 1 0 0 1
value=BC847
}
C 61100 53900 1 270 1 res-1.sym
{
T 61800 54100 5 10 0 0 90 2 1
symversion=1.1
T 62000 54100 5 10 0 0 90 2 1
device=RESISTOR
T 62200 54100 5 10 0 0 90 2 1
footprint=0603
T 60850 54100 5 10 1 1 90 0 1
refdes=R68
T 61050 54100 5 10 1 1 90 0 1
value=100k
}
C 49900 52600 1 0 0 GND-1.sym
C 49900 46000 1 0 0 GND-1.sym
T 62200 53700 9 12 1 0 0 0 3
LOAD: R = 5k6; C = 2.2uF
V_in	t_on	t_rise	I_surge
7V		33ms	1ms		17mA
T 62200 47200 9 12 1 0 0 0 3
LOAD: R = 1k; C = 6uF
V_in	t_on	t_rise	I_surge
1.5V	6.6ms	1.3ms	7mA
C 62700 55200 1 270 1 res-1.sym
{
T 63400 55400 5 10 0 0 90 2 1
symversion=1.1
T 63600 55400 5 10 0 0 90 2 1
device=RESISTOR
T 63800 55400 5 10 0 0 90 2 1
footprint=0603
T 62450 55400 5 10 1 1 90 0 1
refdes=R70
T 62650 55400 5 10 1 1 90 0 1
value=5k6
}
C 62600 54800 1 0 0 GND-1.sym
C 62700 48600 1 270 1 res-1.sym
{
T 63400 48800 5 10 0 0 90 2 1
symversion=1.1
T 63600 48800 5 10 0 0 90 2 1
device=RESISTOR
T 63800 48800 5 10 0 0 90 2 1
footprint=0603
T 62450 48800 5 10 1 1 90 0 1
refdes=R78
T 62650 48800 5 10 1 1 90 0 1
value=1k2
}
C 62600 48200 1 0 0 GND-1.sym
C 49500 47000 1 90 0 cap-1.sym
{
T 49000 47500 5 10 1 1 90 0 1
refdes=C67
T 48700 47200 5 10 0 0 90 0 1
symversion=1.0
T 48500 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 48300 47200 5 10 0 0 90 0 1
footprint=0603
T 49200 47500 5 10 1 1 90 0 1
value=10n
}
C 53000 47000 1 90 0 cap-1.sym
{
T 52500 47500 5 10 1 1 90 0 1
refdes=C68
T 52200 47200 5 10 0 0 90 0 1
symversion=1.0
T 52000 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 51800 47200 5 10 0 0 90 0 1
footprint=0603
T 52700 47500 5 10 1 1 90 0 1
value=10n
}
N 52800 47000 52800 46400 4
N 50100 46400 49300 46400 4
N 49300 46400 49300 47000 4
N 49300 47600 49300 48200 4
N 52800 48200 52800 47600 4
C 53000 53600 1 90 0 cap-1.sym
{
T 52200 53800 5 10 0 0 90 0 1
symversion=1.0
T 52000 53800 5 10 0 0 90 0 1
device=CAPACITOR
T 51800 53800 5 10 0 0 90 0 1
footprint=0603
T 52500 54100 5 10 1 1 90 0 1
refdes=C65
T 52700 54100 5 10 1 1 90 0 1
value=10n
}
N 52800 53600 52800 53000 4
N 52800 54800 52800 54200 4
C 49500 53600 1 90 0 cap-1.sym
{
T 48700 53800 5 10 0 0 90 0 1
symversion=1.0
T 48500 53800 5 10 0 0 90 0 1
device=CAPACITOR
T 48300 53800 5 10 0 0 90 0 1
footprint=0603
T 49000 54100 5 10 1 1 90 0 1
refdes=C64
T 49200 54100 5 10 1 1 90 0 1
value=10n
}
N 49300 53000 49300 53600 4
N 49300 54200 49300 54800 4
N 50100 53000 49300 53000 4
C 62600 56200 1 0 0 testpoint-1.sym
{
T 62600 57000 5 10 0 0 0 0 1
symversion=1.0
T 62600 57400 5 10 0 0 0 0 1
device=none
T 62800 56650 5 10 1 1 0 3 1
refdes=TP61
T 62600 57200 5 10 0 0 0 0 1
footprint=TP70
}
C 62600 49600 1 0 0 testpoint-1.sym
{
T 62600 50400 5 10 0 0 0 0 1
symversion=1.0
T 62600 50800 5 10 0 0 0 0 1
device=none
T 62800 50050 5 10 1 1 0 3 1
refdes=TP62
T 62600 50600 5 10 0 0 0 0 1
footprint=TP70
}
