
PID2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038d4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  08003a84  08003a84  00013a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c70  08003c70  000200e4  2**0
                  CONTENTS
  4 .ARM          00000008  08003c70  08003c70  00013c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c78  08003c78  000200e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c78  08003c78  00013c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c7c  08003c7c  00013c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e4  20000000  08003c80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200e4  2**0
                  CONTENTS
 10 .bss          000008f4  200000e4  200000e4  000200e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200009d8  200009d8  000200e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e56a  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002364  00000000  00000000  0002e67e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000880  00000000  00000000  000309e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000798  00000000  00000000  00031268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003d55  00000000  00000000  00031a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000de06  00000000  00000000  00035755  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e383a  00000000  00000000  0004355b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00126d95  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000292c  00000000  00000000  00126de8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000e4 	.word	0x200000e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003a6c 	.word	0x08003a6c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000e8 	.word	0x200000e8
 80001ec:	08003a6c 	.word	0x08003a6c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002b4:	f000 b96e 	b.w	8000594 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468c      	mov	ip, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f040 8083 	bne.w	80003e6 <__udivmoddi4+0x116>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d947      	bls.n	8000376 <__udivmoddi4+0xa6>
 80002e6:	fab2 f282 	clz	r2, r2
 80002ea:	b142      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ec:	f1c2 0020 	rsb	r0, r2, #32
 80002f0:	fa24 f000 	lsr.w	r0, r4, r0
 80002f4:	4091      	lsls	r1, r2
 80002f6:	4097      	lsls	r7, r2
 80002f8:	ea40 0c01 	orr.w	ip, r0, r1
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbbc f6f8 	udiv	r6, ip, r8
 8000308:	fa1f fe87 	uxth.w	lr, r7
 800030c:	fb08 c116 	mls	r1, r8, r6, ip
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb06 f10e 	mul.w	r1, r6, lr
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000322:	f080 8119 	bcs.w	8000558 <__udivmoddi4+0x288>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8116 	bls.w	8000558 <__udivmoddi4+0x288>
 800032c:	3e02      	subs	r6, #2
 800032e:	443b      	add	r3, r7
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0f8 	udiv	r0, r3, r8
 8000338:	fb08 3310 	mls	r3, r8, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fe0e 	mul.w	lr, r0, lr
 8000344:	45a6      	cmp	lr, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800034e:	f080 8105 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8102 	bls.w	800055c <__udivmoddi4+0x28c>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	2600      	movs	r6, #0
 8000366:	b11d      	cbz	r5, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c5 4300 	strd	r4, r3, [r5]
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xaa>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f282 	clz	r2, r2
 800037e:	2a00      	cmp	r2, #0
 8000380:	d150      	bne.n	8000424 <__udivmoddi4+0x154>
 8000382:	1bcb      	subs	r3, r1, r7
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	fa1f f887 	uxth.w	r8, r7
 800038c:	2601      	movs	r6, #1
 800038e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000392:	0c21      	lsrs	r1, r4, #16
 8000394:	fb0e 331c 	mls	r3, lr, ip, r3
 8000398:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800039c:	fb08 f30c 	mul.w	r3, r8, ip
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0xe2>
 80003ac:	428b      	cmp	r3, r1
 80003ae:	f200 80e9 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003b2:	4684      	mov	ip, r0
 80003b4:	1ac9      	subs	r1, r1, r3
 80003b6:	b2a3      	uxth	r3, r4
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003c4:	fb08 f800 	mul.w	r8, r8, r0
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	d907      	bls.n	80003dc <__udivmoddi4+0x10c>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x10a>
 80003d4:	45a0      	cmp	r8, r4
 80003d6:	f200 80d9 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003da:	4618      	mov	r0, r3
 80003dc:	eba4 0408 	sub.w	r4, r4, r8
 80003e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e4:	e7bf      	b.n	8000366 <__udivmoddi4+0x96>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x12e>
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	f000 80b1 	beq.w	8000552 <__udivmoddi4+0x282>
 80003f0:	2600      	movs	r6, #0
 80003f2:	e9c5 0100 	strd	r0, r1, [r5]
 80003f6:	4630      	mov	r0, r6
 80003f8:	4631      	mov	r1, r6
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f683 	clz	r6, r3
 8000402:	2e00      	cmp	r6, #0
 8000404:	d14a      	bne.n	800049c <__udivmoddi4+0x1cc>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0x140>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80b8 	bhi.w	8000580 <__udivmoddi4+0x2b0>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0103 	sbc.w	r1, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	468c      	mov	ip, r1
 800041a:	2d00      	cmp	r5, #0
 800041c:	d0a8      	beq.n	8000370 <__udivmoddi4+0xa0>
 800041e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000422:	e7a5      	b.n	8000370 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f603 	lsr.w	r6, r0, r3
 800042c:	4097      	lsls	r7, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000436:	40d9      	lsrs	r1, r3
 8000438:	4330      	orrs	r0, r6
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000440:	fa1f f887 	uxth.w	r8, r7
 8000444:	fb0e 1116 	mls	r1, lr, r6, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb06 f108 	mul.w	r1, r6, r8
 8000450:	4299      	cmp	r1, r3
 8000452:	fa04 f402 	lsl.w	r4, r4, r2
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x19c>
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800045e:	f080 808d 	bcs.w	800057c <__udivmoddi4+0x2ac>
 8000462:	4299      	cmp	r1, r3
 8000464:	f240 808a 	bls.w	800057c <__udivmoddi4+0x2ac>
 8000468:	3e02      	subs	r6, #2
 800046a:	443b      	add	r3, r7
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b281      	uxth	r1, r0
 8000470:	fbb3 f0fe 	udiv	r0, r3, lr
 8000474:	fb0e 3310 	mls	r3, lr, r0, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb00 f308 	mul.w	r3, r0, r8
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x1c4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800048a:	d273      	bcs.n	8000574 <__udivmoddi4+0x2a4>
 800048c:	428b      	cmp	r3, r1
 800048e:	d971      	bls.n	8000574 <__udivmoddi4+0x2a4>
 8000490:	3802      	subs	r0, #2
 8000492:	4439      	add	r1, r7
 8000494:	1acb      	subs	r3, r1, r3
 8000496:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800049a:	e778      	b.n	800038e <__udivmoddi4+0xbe>
 800049c:	f1c6 0c20 	rsb	ip, r6, #32
 80004a0:	fa03 f406 	lsl.w	r4, r3, r6
 80004a4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004a8:	431c      	orrs	r4, r3
 80004aa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ae:	fa01 f306 	lsl.w	r3, r1, r6
 80004b2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ba:	431f      	orrs	r7, r3
 80004bc:	0c3b      	lsrs	r3, r7, #16
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fa1f f884 	uxth.w	r8, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ce:	fb09 fa08 	mul.w	sl, r9, r8
 80004d2:	458a      	cmp	sl, r1
 80004d4:	fa02 f206 	lsl.w	r2, r2, r6
 80004d8:	fa00 f306 	lsl.w	r3, r0, r6
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x220>
 80004de:	1861      	adds	r1, r4, r1
 80004e0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004e4:	d248      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 80004e6:	458a      	cmp	sl, r1
 80004e8:	d946      	bls.n	8000578 <__udivmoddi4+0x2a8>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4421      	add	r1, r4
 80004f0:	eba1 010a 	sub.w	r1, r1, sl
 80004f4:	b2bf      	uxth	r7, r7
 80004f6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fa:	fb0e 1110 	mls	r1, lr, r0, r1
 80004fe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000502:	fb00 f808 	mul.w	r8, r0, r8
 8000506:	45b8      	cmp	r8, r7
 8000508:	d907      	bls.n	800051a <__udivmoddi4+0x24a>
 800050a:	19e7      	adds	r7, r4, r7
 800050c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000510:	d22e      	bcs.n	8000570 <__udivmoddi4+0x2a0>
 8000512:	45b8      	cmp	r8, r7
 8000514:	d92c      	bls.n	8000570 <__udivmoddi4+0x2a0>
 8000516:	3802      	subs	r0, #2
 8000518:	4427      	add	r7, r4
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	eba7 0708 	sub.w	r7, r7, r8
 8000522:	fba0 8902 	umull	r8, r9, r0, r2
 8000526:	454f      	cmp	r7, r9
 8000528:	46c6      	mov	lr, r8
 800052a:	4649      	mov	r1, r9
 800052c:	d31a      	bcc.n	8000564 <__udivmoddi4+0x294>
 800052e:	d017      	beq.n	8000560 <__udivmoddi4+0x290>
 8000530:	b15d      	cbz	r5, 800054a <__udivmoddi4+0x27a>
 8000532:	ebb3 020e 	subs.w	r2, r3, lr
 8000536:	eb67 0701 	sbc.w	r7, r7, r1
 800053a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800053e:	40f2      	lsrs	r2, r6
 8000540:	ea4c 0202 	orr.w	r2, ip, r2
 8000544:	40f7      	lsrs	r7, r6
 8000546:	e9c5 2700 	strd	r2, r7, [r5]
 800054a:	2600      	movs	r6, #0
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e70b      	b.n	8000370 <__udivmoddi4+0xa0>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e9      	b.n	8000330 <__udivmoddi4+0x60>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fd      	b.n	800035c <__udivmoddi4+0x8c>
 8000560:	4543      	cmp	r3, r8
 8000562:	d2e5      	bcs.n	8000530 <__udivmoddi4+0x260>
 8000564:	ebb8 0e02 	subs.w	lr, r8, r2
 8000568:	eb69 0104 	sbc.w	r1, r9, r4
 800056c:	3801      	subs	r0, #1
 800056e:	e7df      	b.n	8000530 <__udivmoddi4+0x260>
 8000570:	4608      	mov	r0, r1
 8000572:	e7d2      	b.n	800051a <__udivmoddi4+0x24a>
 8000574:	4660      	mov	r0, ip
 8000576:	e78d      	b.n	8000494 <__udivmoddi4+0x1c4>
 8000578:	4681      	mov	r9, r0
 800057a:	e7b9      	b.n	80004f0 <__udivmoddi4+0x220>
 800057c:	4666      	mov	r6, ip
 800057e:	e775      	b.n	800046c <__udivmoddi4+0x19c>
 8000580:	4630      	mov	r0, r6
 8000582:	e74a      	b.n	800041a <__udivmoddi4+0x14a>
 8000584:	f1ac 0c02 	sub.w	ip, ip, #2
 8000588:	4439      	add	r1, r7
 800058a:	e713      	b.n	80003b4 <__udivmoddi4+0xe4>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	e724      	b.n	80003dc <__udivmoddi4+0x10c>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <uartInit>:
//////////#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
//////////#endif /* __GNUC__ */
//static void SystemClock_Config(void);
//static void Error_Handler(void);

void uartInit(void){
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
	 HAL_Init();
 800059c:	f000 fb92 	bl	8000cc4 <HAL_Init>

	  /* Configure the system clock to 180 MHz */
	  SystemClock_Config();
 80005a0:	f000 f94c 	bl	800083c <SystemClock_Config>
	  BSP_LED_Init(LED2);
 80005a4:	2001      	movs	r0, #1
 80005a6:	f000 f9ab 	bl	8000900 <BSP_LED_Init>

	  UartHandle.Instance        = USARTx;
 80005aa:	4b4b      	ldr	r3, [pc, #300]	; (80006d8 <uartInit+0x140>)
 80005ac:	4a4b      	ldr	r2, [pc, #300]	; (80006dc <uartInit+0x144>)
 80005ae:	601a      	str	r2, [r3, #0]
	  UartHandle.Init.BaudRate   = 9600;
 80005b0:	4b49      	ldr	r3, [pc, #292]	; (80006d8 <uartInit+0x140>)
 80005b2:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80005b6:	605a      	str	r2, [r3, #4]
	  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80005b8:	4b47      	ldr	r3, [pc, #284]	; (80006d8 <uartInit+0x140>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	609a      	str	r2, [r3, #8]
	  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80005be:	4b46      	ldr	r3, [pc, #280]	; (80006d8 <uartInit+0x140>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	60da      	str	r2, [r3, #12]
	  UartHandle.Init.Parity     = UART_PARITY_ODD;
 80005c4:	4b44      	ldr	r3, [pc, #272]	; (80006d8 <uartInit+0x140>)
 80005c6:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80005ca:	611a      	str	r2, [r3, #16]
	  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80005cc:	4b42      	ldr	r3, [pc, #264]	; (80006d8 <uartInit+0x140>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	619a      	str	r2, [r3, #24]
	  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 80005d2:	4b41      	ldr	r3, [pc, #260]	; (80006d8 <uartInit+0x140>)
 80005d4:	220c      	movs	r2, #12
 80005d6:	615a      	str	r2, [r3, #20]
	  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 80005d8:	4b3f      	ldr	r3, [pc, #252]	; (80006d8 <uartInit+0x140>)
 80005da:	2200      	movs	r2, #0
 80005dc:	61da      	str	r2, [r3, #28]


	  UartHandle2.Instance        = USARTx2;
 80005de:	4b40      	ldr	r3, [pc, #256]	; (80006e0 <uartInit+0x148>)
 80005e0:	4a40      	ldr	r2, [pc, #256]	; (80006e4 <uartInit+0x14c>)
 80005e2:	601a      	str	r2, [r3, #0]
	  UartHandle2.Init.BaudRate   = 9600;
 80005e4:	4b3e      	ldr	r3, [pc, #248]	; (80006e0 <uartInit+0x148>)
 80005e6:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80005ea:	605a      	str	r2, [r3, #4]
	  UartHandle2.Init.WordLength = UART_WORDLENGTH_8B;
 80005ec:	4b3c      	ldr	r3, [pc, #240]	; (80006e0 <uartInit+0x148>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
	  UartHandle2.Init.StopBits   = UART_STOPBITS_1;
 80005f2:	4b3b      	ldr	r3, [pc, #236]	; (80006e0 <uartInit+0x148>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	60da      	str	r2, [r3, #12]
	  UartHandle2.Init.Parity     = UART_PARITY_NONE;//UART_PARITY_ODD;
 80005f8:	4b39      	ldr	r3, [pc, #228]	; (80006e0 <uartInit+0x148>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	611a      	str	r2, [r3, #16]
	  UartHandle2.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80005fe:	4b38      	ldr	r3, [pc, #224]	; (80006e0 <uartInit+0x148>)
 8000600:	2200      	movs	r2, #0
 8000602:	619a      	str	r2, [r3, #24]
	  UartHandle2.Init.Mode       = UART_MODE_TX_RX;
 8000604:	4b36      	ldr	r3, [pc, #216]	; (80006e0 <uartInit+0x148>)
 8000606:	220c      	movs	r2, #12
 8000608:	615a      	str	r2, [r3, #20]
	  UartHandle2.Init.OverSampling = UART_OVERSAMPLING_16;
 800060a:	4b35      	ldr	r3, [pc, #212]	; (80006e0 <uartInit+0x148>)
 800060c:	2200      	movs	r2, #0
 800060e:	61da      	str	r2, [r3, #28]

	  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 8000610:	4831      	ldr	r0, [pc, #196]	; (80006d8 <uartInit+0x140>)
 8000612:	f001 fb89 	bl	8001d28 <HAL_UART_Init>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <uartInit+0x88>
	   {
	     // Initialization Error
		  	     Error_Handler();
 800061c:	f000 f908 	bl	8000830 <Error_Handler>
	   }
	  if (HAL_UART_Init(&UartHandle2) != HAL_OK)
 8000620:	482f      	ldr	r0, [pc, #188]	; (80006e0 <uartInit+0x148>)
 8000622:	f001 fb81 	bl	8001d28 <HAL_UART_Init>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <uartInit+0x98>
	 	   {
	 	     // Initialization Error
	 		  	     Error_Handler();
 800062c:	f000 f900 	bl	8000830 <Error_Handler>
	  if (HAL_UART_Init(&USART6) != HAL_OK)
	 	   {
	 	     // Initialization Error
	 		  	     Error_Handler();
	 	   }*/
	  printf("\n\r INICIAMOS UART \n\r");
 8000630:	482d      	ldr	r0, [pc, #180]	; (80006e8 <uartInit+0x150>)
 8000632:	f002 f8f3 	bl	800281c <iprintf>
	  numero=UartHandle.Init.BaudRate ;
 8000636:	4b28      	ldr	r3, [pc, #160]	; (80006d8 <uartInit+0x140>)
 8000638:	685b      	ldr	r3, [r3, #4]
 800063a:	461a      	mov	r2, r3
 800063c:	4b2b      	ldr	r3, [pc, #172]	; (80006ec <uartInit+0x154>)
 800063e:	601a      	str	r2, [r3, #0]
	  sprintf(buffer,"\n\r Configuracion 1; Baud Rate  %d  \n\r",numero);
 8000640:	4b2a      	ldr	r3, [pc, #168]	; (80006ec <uartInit+0x154>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	461a      	mov	r2, r3
 8000646:	492a      	ldr	r1, [pc, #168]	; (80006f0 <uartInit+0x158>)
 8000648:	482a      	ldr	r0, [pc, #168]	; (80006f4 <uartInit+0x15c>)
 800064a:	f002 f8ff 	bl	800284c <siprintf>
	  HAL_UART_Transmit(&UartHandle,(uint8_t *) buffer, strlen(buffer), 5000);
 800064e:	4829      	ldr	r0, [pc, #164]	; (80006f4 <uartInit+0x15c>)
 8000650:	f7ff fdce 	bl	80001f0 <strlen>
 8000654:	4603      	mov	r3, r0
 8000656:	b29a      	uxth	r2, r3
 8000658:	f241 3388 	movw	r3, #5000	; 0x1388
 800065c:	4925      	ldr	r1, [pc, #148]	; (80006f4 <uartInit+0x15c>)
 800065e:	481e      	ldr	r0, [pc, #120]	; (80006d8 <uartInit+0x140>)
 8000660:	f001 fbaf 	bl	8001dc2 <HAL_UART_Transmit>


	  sprintf(buffer,"\n\r Configuracion 2; %s  \n\r",pp);
 8000664:	4a24      	ldr	r2, [pc, #144]	; (80006f8 <uartInit+0x160>)
 8000666:	4925      	ldr	r1, [pc, #148]	; (80006fc <uartInit+0x164>)
 8000668:	4822      	ldr	r0, [pc, #136]	; (80006f4 <uartInit+0x15c>)
 800066a:	f002 f8ef 	bl	800284c <siprintf>
	  HAL_UART_Transmit(&UartHandle,(uint8_t *) buffer, strlen(buffer), 5000);
 800066e:	4821      	ldr	r0, [pc, #132]	; (80006f4 <uartInit+0x15c>)
 8000670:	f7ff fdbe 	bl	80001f0 <strlen>
 8000674:	4603      	mov	r3, r0
 8000676:	b29a      	uxth	r2, r3
 8000678:	f241 3388 	movw	r3, #5000	; 0x1388
 800067c:	491d      	ldr	r1, [pc, #116]	; (80006f4 <uartInit+0x15c>)
 800067e:	4816      	ldr	r0, [pc, #88]	; (80006d8 <uartInit+0x140>)
 8000680:	f001 fb9f 	bl	8001dc2 <HAL_UART_Transmit>

	  numero=1;
 8000684:	4b19      	ldr	r3, [pc, #100]	; (80006ec <uartInit+0x154>)
 8000686:	2201      	movs	r2, #1
 8000688:	601a      	str	r2, [r3, #0]

	  sprintf(buffer," %d\n",numero);
 800068a:	4b18      	ldr	r3, [pc, #96]	; (80006ec <uartInit+0x154>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	461a      	mov	r2, r3
 8000690:	491b      	ldr	r1, [pc, #108]	; (8000700 <uartInit+0x168>)
 8000692:	4818      	ldr	r0, [pc, #96]	; (80006f4 <uartInit+0x15c>)
 8000694:	f002 f8da 	bl	800284c <siprintf>
  	  HAL_UART_Transmit(&UartHandle,(uint8_t *) buffer, strlen(buffer), 5000);
 8000698:	4816      	ldr	r0, [pc, #88]	; (80006f4 <uartInit+0x15c>)
 800069a:	f7ff fda9 	bl	80001f0 <strlen>
 800069e:	4603      	mov	r3, r0
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	f241 3388 	movw	r3, #5000	; 0x1388
 80006a6:	4913      	ldr	r1, [pc, #76]	; (80006f4 <uartInit+0x15c>)
 80006a8:	480b      	ldr	r0, [pc, #44]	; (80006d8 <uartInit+0x140>)
 80006aa:	f001 fb8a 	bl	8001dc2 <HAL_UART_Transmit>
	  //	UART2
	  sprintf(buffer," %d\n",numero);
 80006ae:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <uartInit+0x154>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	461a      	mov	r2, r3
 80006b4:	4912      	ldr	r1, [pc, #72]	; (8000700 <uartInit+0x168>)
 80006b6:	480f      	ldr	r0, [pc, #60]	; (80006f4 <uartInit+0x15c>)
 80006b8:	f002 f8c8 	bl	800284c <siprintf>
	  HAL_UART_Transmit(&UartHandle2,(uint8_t *) buffer, strlen(buffer), 5000);
 80006bc:	480d      	ldr	r0, [pc, #52]	; (80006f4 <uartInit+0x15c>)
 80006be:	f7ff fd97 	bl	80001f0 <strlen>
 80006c2:	4603      	mov	r3, r0
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	f241 3388 	movw	r3, #5000	; 0x1388
 80006ca:	490a      	ldr	r1, [pc, #40]	; (80006f4 <uartInit+0x15c>)
 80006cc:	4804      	ldr	r0, [pc, #16]	; (80006e0 <uartInit+0x148>)
 80006ce:	f001 fb78 	bl	8001dc2 <HAL_UART_Transmit>

}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20000164 	.word	0x20000164
 80006dc:	40004800 	.word	0x40004800
 80006e0:	20000120 	.word	0x20000120
 80006e4:	40011400 	.word	0x40011400
 80006e8:	08003a84 	.word	0x08003a84
 80006ec:	200005b0 	.word	0x200005b0
 80006f0:	08003a9c 	.word	0x08003a9c
 80006f4:	200001ac 	.word	0x200001ac
 80006f8:	20000000 	.word	0x20000000
 80006fc:	08003ac4 	.word	0x08003ac4
 8000700:	08003ae0 	.word	0x08003ae0

08000704 <HAL_UART_MspInit>:


}

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b08e      	sub	sp, #56	; 0x38
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  //##-1- Enable peripherals and GPIO Clocks #################################
  // Enable GPIO TX/RX clock
  USARTx_TX_GPIO_CLK_ENABLE();
 800070c:	2300      	movs	r3, #0
 800070e:	623b      	str	r3, [r7, #32]
 8000710:	4b45      	ldr	r3, [pc, #276]	; (8000828 <HAL_UART_MspInit+0x124>)
 8000712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000714:	4a44      	ldr	r2, [pc, #272]	; (8000828 <HAL_UART_MspInit+0x124>)
 8000716:	f043 0308 	orr.w	r3, r3, #8
 800071a:	6313      	str	r3, [r2, #48]	; 0x30
 800071c:	4b42      	ldr	r3, [pc, #264]	; (8000828 <HAL_UART_MspInit+0x124>)
 800071e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000720:	f003 0308 	and.w	r3, r3, #8
 8000724:	623b      	str	r3, [r7, #32]
 8000726:	6a3b      	ldr	r3, [r7, #32]
  USARTx_RX_GPIO_CLK_ENABLE();
 8000728:	2300      	movs	r3, #0
 800072a:	61fb      	str	r3, [r7, #28]
 800072c:	4b3e      	ldr	r3, [pc, #248]	; (8000828 <HAL_UART_MspInit+0x124>)
 800072e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000730:	4a3d      	ldr	r2, [pc, #244]	; (8000828 <HAL_UART_MspInit+0x124>)
 8000732:	f043 0308 	orr.w	r3, r3, #8
 8000736:	6313      	str	r3, [r2, #48]	; 0x30
 8000738:	4b3b      	ldr	r3, [pc, #236]	; (8000828 <HAL_UART_MspInit+0x124>)
 800073a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073c:	f003 0308 	and.w	r3, r3, #8
 8000740:	61fb      	str	r3, [r7, #28]
 8000742:	69fb      	ldr	r3, [r7, #28]


  // Enable USARTx clock
  USARTx_CLK_ENABLE();
 8000744:	2300      	movs	r3, #0
 8000746:	61bb      	str	r3, [r7, #24]
 8000748:	4b37      	ldr	r3, [pc, #220]	; (8000828 <HAL_UART_MspInit+0x124>)
 800074a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074c:	4a36      	ldr	r2, [pc, #216]	; (8000828 <HAL_UART_MspInit+0x124>)
 800074e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000752:	6413      	str	r3, [r2, #64]	; 0x40
 8000754:	4b34      	ldr	r3, [pc, #208]	; (8000828 <HAL_UART_MspInit+0x124>)
 8000756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000758:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800075c:	61bb      	str	r3, [r7, #24]
 800075e:	69bb      	ldr	r3, [r7, #24]

  ///////////////////////////////
  //YO
  //////////////////////////////
  USARTx_TX_GPIO_CLK_ENABLE2();
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]
 8000764:	4b30      	ldr	r3, [pc, #192]	; (8000828 <HAL_UART_MspInit+0x124>)
 8000766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000768:	4a2f      	ldr	r2, [pc, #188]	; (8000828 <HAL_UART_MspInit+0x124>)
 800076a:	f043 0308 	orr.w	r3, r3, #8
 800076e:	6313      	str	r3, [r2, #48]	; 0x30
 8000770:	4b2d      	ldr	r3, [pc, #180]	; (8000828 <HAL_UART_MspInit+0x124>)
 8000772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000774:	f003 0308 	and.w	r3, r3, #8
 8000778:	617b      	str	r3, [r7, #20]
 800077a:	697b      	ldr	r3, [r7, #20]
  USARTx_RX_GPIO_CLK_ENABLE2();
 800077c:	2300      	movs	r3, #0
 800077e:	613b      	str	r3, [r7, #16]
 8000780:	4b29      	ldr	r3, [pc, #164]	; (8000828 <HAL_UART_MspInit+0x124>)
 8000782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000784:	4a28      	ldr	r2, [pc, #160]	; (8000828 <HAL_UART_MspInit+0x124>)
 8000786:	f043 0308 	orr.w	r3, r3, #8
 800078a:	6313      	str	r3, [r2, #48]	; 0x30
 800078c:	4b26      	ldr	r3, [pc, #152]	; (8000828 <HAL_UART_MspInit+0x124>)
 800078e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000790:	f003 0308 	and.w	r3, r3, #8
 8000794:	613b      	str	r3, [r7, #16]
 8000796:	693b      	ldr	r3, [r7, #16]


  // Enable USARTx clock
  USARTx_CLK_ENABLE2();
 8000798:	2300      	movs	r3, #0
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	4b22      	ldr	r3, [pc, #136]	; (8000828 <HAL_UART_MspInit+0x124>)
 800079e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007a0:	4a21      	ldr	r2, [pc, #132]	; (8000828 <HAL_UART_MspInit+0x124>)
 80007a2:	f043 0320 	orr.w	r3, r3, #32
 80007a6:	6453      	str	r3, [r2, #68]	; 0x44
 80007a8:	4b1f      	ldr	r3, [pc, #124]	; (8000828 <HAL_UART_MspInit+0x124>)
 80007aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ac:	f003 0320 	and.w	r3, r3, #32
 80007b0:	60fb      	str	r3, [r7, #12]
 80007b2:	68fb      	ldr	r3, [r7, #12]



  //##-2- Configure peripheral GPIO ##########################################
  // UART TX GPIO pin configuration
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 80007b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80007ba:	2302      	movs	r3, #2
 80007bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80007be:	2301      	movs	r3, #1
 80007c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c2:	2303      	movs	r3, #3
 80007c4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 80007c6:	2307      	movs	r3, #7
 80007c8:	637b      	str	r3, [r7, #52]	; 0x34

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 80007ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ce:	4619      	mov	r1, r3
 80007d0:	4816      	ldr	r0, [pc, #88]	; (800082c <HAL_UART_MspInit+0x128>)
 80007d2:	f000 fc19 	bl	8001008 <HAL_GPIO_Init>

  /////////////////////////////////////////
  //
  ////////////////////////////////////////
  GPIO_InitStruct.Pin       = USARTx_TX_PIN2;
 80007d6:	2380      	movs	r3, #128	; 0x80
 80007d8:	627b      	str	r3, [r7, #36]	; 0x24
   GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80007da:	2302      	movs	r3, #2
 80007dc:	62bb      	str	r3, [r7, #40]	; 0x28
   GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80007de:	2301      	movs	r3, #1
 80007e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e2:	2303      	movs	r3, #3
 80007e4:	633b      	str	r3, [r7, #48]	; 0x30
   GPIO_InitStruct.Alternate = USARTx_TX_AF;
 80007e6:	2307      	movs	r3, #7
 80007e8:	637b      	str	r3, [r7, #52]	; 0x34

   HAL_GPIO_Init(USARTx_TX_GPIO_PORT2, &GPIO_InitStruct);
 80007ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ee:	4619      	mov	r1, r3
 80007f0:	480e      	ldr	r0, [pc, #56]	; (800082c <HAL_UART_MspInit+0x128>)
 80007f2:	f000 fc09 	bl	8001008 <HAL_GPIO_Init>




  // UART RX GPIO pin configuration
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 80007f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 80007fc:	2307      	movs	r3, #7
 80007fe:	637b      	str	r3, [r7, #52]	; 0x34

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8000800:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000804:	4619      	mov	r1, r3
 8000806:	4809      	ldr	r0, [pc, #36]	; (800082c <HAL_UART_MspInit+0x128>)
 8000808:	f000 fbfe 	bl	8001008 <HAL_GPIO_Init>


  ////////////////////////
  //yo
  ////////////////////////
  GPIO_InitStruct.Pin = USARTx_RX_PIN2;
 800080c:	2340      	movs	r3, #64	; 0x40
 800080e:	627b      	str	r3, [r7, #36]	; 0x24
   GPIO_InitStruct.Alternate = USARTx_RX_AF2;
 8000810:	2308      	movs	r3, #8
 8000812:	637b      	str	r3, [r7, #52]	; 0x34

   HAL_GPIO_Init(USARTx_RX_GPIO_PORT2, &GPIO_InitStruct);
 8000814:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000818:	4619      	mov	r1, r3
 800081a:	4804      	ldr	r0, [pc, #16]	; (800082c <HAL_UART_MspInit+0x128>)
 800081c:	f000 fbf4 	bl	8001008 <HAL_GPIO_Init>


}
 8000820:	bf00      	nop
 8000822:	3738      	adds	r7, #56	; 0x38
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	40023800 	.word	0x40023800
 800082c:	40020c00 	.word	0x40020c00

08000830 <Error_Handler>:

}


static void Error_Handler(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
// Turn LED2 on
  BSP_LED_On(LED2);
 8000834:	2001      	movs	r0, #1
 8000836:	f000 f8b3 	bl	80009a0 <BSP_LED_On>
  while (1)
 800083a:	e7fe      	b.n	800083a <Error_Handler+0xa>

0800083c <SystemClock_Config>:
  }
}


static void SystemClock_Config(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b094      	sub	sp, #80	; 0x50
 8000840:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  // Enable Power Control clock
  __HAL_RCC_PWR_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	4b2c      	ldr	r3, [pc, #176]	; (80008f8 <SystemClock_Config+0xbc>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084a:	4a2b      	ldr	r2, [pc, #172]	; (80008f8 <SystemClock_Config+0xbc>)
 800084c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000850:	6413      	str	r3, [r2, #64]	; 0x40
 8000852:	4b29      	ldr	r3, [pc, #164]	; (80008f8 <SystemClock_Config+0xbc>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]

  // The voltage scaling allows optimizing the power consumption when the device is
  //   clocked below the maximum system frequency, to update the voltage scaling value
  //   regarding system frequency refer to product datasheet.
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800085e:	2300      	movs	r3, #0
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	4b26      	ldr	r3, [pc, #152]	; (80008fc <SystemClock_Config+0xc0>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a25      	ldr	r2, [pc, #148]	; (80008fc <SystemClock_Config+0xc0>)
 8000868:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800086c:	6013      	str	r3, [r2, #0]
 800086e:	4b23      	ldr	r3, [pc, #140]	; (80008fc <SystemClock_Config+0xc0>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  // Enable HSE Oscillator and activate PLL with HSE as source
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800087a:	2301      	movs	r3, #1
 800087c:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800087e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000882:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000884:	2302      	movs	r3, #2
 8000886:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000888:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800088c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 800088e:	2308      	movs	r3, #8
 8000890:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8000892:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8000896:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000898:	2302      	movs	r3, #2
 800089a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800089c:	2307      	movs	r3, #7
 800089e:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a0:	f107 030c 	add.w	r3, r7, #12
 80008a4:	4618      	mov	r0, r3
 80008a6:	f000 fdcb 	bl	8001440 <HAL_RCC_OscConfig>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <SystemClock_Config+0x78>
  {
    // Initialization Error
    Error_Handler();
 80008b0:	f7ff ffbe 	bl	8000830 <Error_Handler>
  }

  if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 80008b4:	f000 fd74 	bl	80013a0 <HAL_PWREx_EnableOverDrive>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <SystemClock_Config+0x86>
  {
    /* Initialization Error */
    Error_Handler();
 80008be:	f7ff ffb7 	bl	8000830 <Error_Handler>
  }

  // Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
  //   clocks dividers
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80008c2:	230f      	movs	r3, #15
 80008c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008c6:	2302      	movs	r3, #2
 80008c8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008da:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80008de:	2105      	movs	r1, #5
 80008e0:	4618      	mov	r0, r3
 80008e2:	f001 f825 	bl	8001930 <HAL_RCC_ClockConfig>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <SystemClock_Config+0xb4>
  {
    // Initialization Error
    Error_Handler();
 80008ec:	f7ff ffa0 	bl	8000830 <Error_Handler>
  }
}
 80008f0:	bf00      	nop
 80008f2:	3750      	adds	r7, #80	; 0x50
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40023800 	.word	0x40023800
 80008fc:	40007000 	.word	0x40007000

08000900 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08a      	sub	sp, #40	; 0x28
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d10e      	bne.n	800092e <BSP_LED_Init+0x2e>
 8000910:	2300      	movs	r3, #0
 8000912:	613b      	str	r3, [r7, #16]
 8000914:	4b1f      	ldr	r3, [pc, #124]	; (8000994 <BSP_LED_Init+0x94>)
 8000916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000918:	4a1e      	ldr	r2, [pc, #120]	; (8000994 <BSP_LED_Init+0x94>)
 800091a:	f043 0302 	orr.w	r3, r3, #2
 800091e:	6313      	str	r3, [r2, #48]	; 0x30
 8000920:	4b1c      	ldr	r3, [pc, #112]	; (8000994 <BSP_LED_Init+0x94>)
 8000922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000924:	f003 0302 	and.w	r3, r3, #2
 8000928:	613b      	str	r3, [r7, #16]
 800092a:	693b      	ldr	r3, [r7, #16]
 800092c:	e00d      	b.n	800094a <BSP_LED_Init+0x4a>
 800092e:	2300      	movs	r3, #0
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	4b18      	ldr	r3, [pc, #96]	; (8000994 <BSP_LED_Init+0x94>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	4a17      	ldr	r2, [pc, #92]	; (8000994 <BSP_LED_Init+0x94>)
 8000938:	f043 0302 	orr.w	r3, r3, #2
 800093c:	6313      	str	r3, [r2, #48]	; 0x30
 800093e:	4b15      	ldr	r3, [pc, #84]	; (8000994 <BSP_LED_Init+0x94>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000942:	f003 0302 	and.w	r3, r3, #2
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	4a12      	ldr	r2, [pc, #72]	; (8000998 <BSP_LED_Init+0x98>)
 800094e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000954:	2301      	movs	r3, #1
 8000956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000958:	2300      	movs	r3, #0
 800095a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800095c:	2302      	movs	r3, #2
 800095e:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000960:	79fb      	ldrb	r3, [r7, #7]
 8000962:	4a0e      	ldr	r2, [pc, #56]	; (800099c <BSP_LED_Init+0x9c>)
 8000964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000968:	f107 0214 	add.w	r2, r7, #20
 800096c:	4611      	mov	r1, r2
 800096e:	4618      	mov	r0, r3
 8000970:	f000 fb4a 	bl	8001008 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	4a09      	ldr	r2, [pc, #36]	; (800099c <BSP_LED_Init+0x9c>)
 8000978:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	4a06      	ldr	r2, [pc, #24]	; (8000998 <BSP_LED_Init+0x98>)
 8000980:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000984:	2200      	movs	r2, #0
 8000986:	4619      	mov	r1, r3
 8000988:	f000 fcea 	bl	8001360 <HAL_GPIO_WritePin>
}
 800098c:	bf00      	nop
 800098e:	3728      	adds	r7, #40	; 0x28
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40023800 	.word	0x40023800
 8000998:	08003bb8 	.word	0x08003bb8
 800099c:	20000064 	.word	0x20000064

080009a0 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	4a07      	ldr	r2, [pc, #28]	; (80009cc <BSP_LED_On+0x2c>)
 80009ae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	4a06      	ldr	r2, [pc, #24]	; (80009d0 <BSP_LED_On+0x30>)
 80009b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009ba:	2201      	movs	r2, #1
 80009bc:	4619      	mov	r1, r3
 80009be:	f000 fccf 	bl	8001360 <HAL_GPIO_WritePin>
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000064 	.word	0x20000064
 80009d0:	08003bb8 	.word	0x08003bb8

080009d4 <BSP_LED_Off>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	4a07      	ldr	r2, [pc, #28]	; (8000a00 <BSP_LED_Off+0x2c>)
 80009e2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	4a06      	ldr	r2, [pc, #24]	; (8000a04 <BSP_LED_Off+0x30>)
 80009ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009ee:	2200      	movs	r2, #0
 80009f0:	4619      	mov	r1, r3
 80009f2:	f000 fcb5 	bl	8001360 <HAL_GPIO_WritePin>
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	20000064 	.word	0x20000064
 8000a04:	08003bb8 	.word	0x08003bb8

08000a08 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b088      	sub	sp, #32
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	460a      	mov	r2, r1
 8000a12:	71fb      	strb	r3, [r7, #7]
 8000a14:	4613      	mov	r3, r2
 8000a16:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8000a18:	2300      	movs	r3, #0
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	4b23      	ldr	r3, [pc, #140]	; (8000aac <BSP_PB_Init+0xa4>)
 8000a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a20:	4a22      	ldr	r2, [pc, #136]	; (8000aac <BSP_PB_Init+0xa4>)
 8000a22:	f043 0304 	orr.w	r3, r3, #4
 8000a26:	6313      	str	r3, [r2, #48]	; 0x30
 8000a28:	4b20      	ldr	r3, [pc, #128]	; (8000aac <BSP_PB_Init+0xa4>)
 8000a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2c:	f003 0304 	and.w	r3, r3, #4
 8000a30:	60bb      	str	r3, [r7, #8]
 8000a32:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8000a34:	79bb      	ldrb	r3, [r7, #6]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d112      	bne.n	8000a60 <BSP_PB_Init+0x58>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8000a3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a3e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a40:	2300      	movs	r3, #0
 8000a42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a44:	2302      	movs	r3, #2
 8000a46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	4a18      	ldr	r2, [pc, #96]	; (8000ab0 <BSP_PB_Init+0xa8>)
 8000a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a54:	f107 020c 	add.w	r2, r7, #12
 8000a58:	4611      	mov	r1, r2
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f000 fad4 	bl	8001008 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8000a60:	79bb      	ldrb	r3, [r7, #6]
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d11d      	bne.n	8000aa2 <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8000a66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a6a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 8000a70:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a74:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	4a0d      	ldr	r2, [pc, #52]	; (8000ab0 <BSP_PB_Init+0xa8>)
 8000a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a7e:	f107 020c 	add.w	r2, r7, #12
 8000a82:	4611      	mov	r1, r2
 8000a84:	4618      	mov	r0, r3
 8000a86:	f000 fabf 	bl	8001008 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8000a8a:	2328      	movs	r3, #40	; 0x28
 8000a8c:	b25b      	sxtb	r3, r3
 8000a8e:	2200      	movs	r2, #0
 8000a90:	210f      	movs	r1, #15
 8000a92:	4618      	mov	r0, r3
 8000a94:	f000 fa81 	bl	8000f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8000a98:	2328      	movs	r3, #40	; 0x28
 8000a9a:	b25b      	sxtb	r3, r3
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 fa98 	bl	8000fd2 <HAL_NVIC_EnableIRQ>
  }
}
 8000aa2:	bf00      	nop
 8000aa4:	3720      	adds	r7, #32
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40023800 	.word	0x40023800
 8000ab0:	20000070 	.word	0x20000070

08000ab4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ab8:	4b16      	ldr	r3, [pc, #88]	; (8000b14 <SystemInit+0x60>)
 8000aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000abe:	4a15      	ldr	r2, [pc, #84]	; (8000b14 <SystemInit+0x60>)
 8000ac0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ac4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000ac8:	4b13      	ldr	r3, [pc, #76]	; (8000b18 <SystemInit+0x64>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a12      	ldr	r2, [pc, #72]	; (8000b18 <SystemInit+0x64>)
 8000ace:	f043 0301 	orr.w	r3, r3, #1
 8000ad2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ad4:	4b10      	ldr	r3, [pc, #64]	; (8000b18 <SystemInit+0x64>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000ada:	4b0f      	ldr	r3, [pc, #60]	; (8000b18 <SystemInit+0x64>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a0e      	ldr	r2, [pc, #56]	; (8000b18 <SystemInit+0x64>)
 8000ae0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000ae4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ae8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000aea:	4b0b      	ldr	r3, [pc, #44]	; (8000b18 <SystemInit+0x64>)
 8000aec:	4a0b      	ldr	r2, [pc, #44]	; (8000b1c <SystemInit+0x68>)
 8000aee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000af0:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <SystemInit+0x64>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a08      	ldr	r2, [pc, #32]	; (8000b18 <SystemInit+0x64>)
 8000af6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000afa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <SystemInit+0x64>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b02:	4b04      	ldr	r3, [pc, #16]	; (8000b14 <SystemInit+0x60>)
 8000b04:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b08:	609a      	str	r2, [r3, #8]
#endif
}
 8000b0a:	bf00      	nop
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	e000ed00 	.word	0xe000ed00
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	24003010 	.word	0x24003010

08000b20 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000b32:	e7fe      	b.n	8000b32 <HardFault_Handler+0x4>

08000b34 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <MemManage_Handler+0x4>

08000b3a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000b3e:	e7fe      	b.n	8000b3e <BusFault_Handler+0x4>

08000b40 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <UsageFault_Handler+0x4>

08000b46 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0
}
 8000b4a:	bf00      	nop
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr

08000b54 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0
}
 8000b66:	bf00      	nop
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000b74:	f000 f8f2 	bl	8000d5c <HAL_IncTick>
}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b88:	2300      	movs	r3, #0
 8000b8a:	617b      	str	r3, [r7, #20]
 8000b8c:	e00a      	b.n	8000ba4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b8e:	f3af 8000 	nop.w
 8000b92:	4601      	mov	r1, r0
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	1c5a      	adds	r2, r3, #1
 8000b98:	60ba      	str	r2, [r7, #8]
 8000b9a:	b2ca      	uxtb	r2, r1
 8000b9c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	617b      	str	r3, [r7, #20]
 8000ba4:	697a      	ldr	r2, [r7, #20]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	dbf0      	blt.n	8000b8e <_read+0x12>
	}

return len;
 8000bac:	687b      	ldr	r3, [r7, #4]
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b086      	sub	sp, #24
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
 8000bc6:	e009      	b.n	8000bdc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	1c5a      	adds	r2, r3, #1
 8000bcc:	60ba      	str	r2, [r7, #8]
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f001 fdb5 	bl	8002740 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	617b      	str	r3, [r7, #20]
 8000bdc:	697a      	ldr	r2, [r7, #20]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	dbf1      	blt.n	8000bc8 <_write+0x12>
	}
	return len;
 8000be4:	687b      	ldr	r3, [r7, #4]
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3718      	adds	r7, #24
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <_close>:

int _close(int file)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
	return -1;
 8000bf6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr

08000c06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c06:	b480      	push	{r7}
 8000c08:	b083      	sub	sp, #12
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
 8000c0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c16:	605a      	str	r2, [r3, #4]
	return 0;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <_isatty>:

int _isatty(int file)
{
 8000c26:	b480      	push	{r7}
 8000c28:	b083      	sub	sp, #12
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
	return 1;
 8000c2e:	2301      	movs	r3, #1
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	607a      	str	r2, [r7, #4]
	return 0;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3714      	adds	r7, #20
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
	...

08000c58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c60:	4a14      	ldr	r2, [pc, #80]	; (8000cb4 <_sbrk+0x5c>)
 8000c62:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <_sbrk+0x60>)
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c6c:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <_sbrk+0x64>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d102      	bne.n	8000c7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c74:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <_sbrk+0x64>)
 8000c76:	4a12      	ldr	r2, [pc, #72]	; (8000cc0 <_sbrk+0x68>)
 8000c78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c7a:	4b10      	ldr	r3, [pc, #64]	; (8000cbc <_sbrk+0x64>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4413      	add	r3, r2
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d207      	bcs.n	8000c98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c88:	f001 fd96 	bl	80027b8 <__errno>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	220c      	movs	r2, #12
 8000c90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c96:	e009      	b.n	8000cac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <_sbrk+0x64>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c9e:	4b07      	ldr	r3, [pc, #28]	; (8000cbc <_sbrk+0x64>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	4a05      	ldr	r2, [pc, #20]	; (8000cbc <_sbrk+0x64>)
 8000ca8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000caa:	68fb      	ldr	r3, [r7, #12]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3718      	adds	r7, #24
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20030000 	.word	0x20030000
 8000cb8:	00000400 	.word	0x00000400
 8000cbc:	20000100 	.word	0x20000100
 8000cc0:	200009d8 	.word	0x200009d8

08000cc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cc8:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <HAL_Init+0x34>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a0a      	ldr	r2, [pc, #40]	; (8000cf8 <HAL_Init+0x34>)
 8000cce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cd2:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd4:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <HAL_Init+0x34>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a07      	ldr	r2, [pc, #28]	; (8000cf8 <HAL_Init+0x34>)
 8000cda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce0:	2003      	movs	r0, #3
 8000ce2:	f000 f94f 	bl	8000f84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ce6:	200f      	movs	r0, #15
 8000ce8:	f000 f808 	bl	8000cfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cec:	f000 fb51 	bl	8001392 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf0:	2300      	movs	r3, #0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40023c00 	.word	0x40023c00

08000cfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d04:	4b12      	ldr	r3, [pc, #72]	; (8000d50 <HAL_InitTick+0x54>)
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <HAL_InitTick+0x58>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f000 f967 	bl	8000fee <HAL_SYSTICK_Config>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e00e      	b.n	8000d48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2b0f      	cmp	r3, #15
 8000d2e:	d80a      	bhi.n	8000d46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d30:	2200      	movs	r2, #0
 8000d32:	6879      	ldr	r1, [r7, #4]
 8000d34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d38:	f000 f92f 	bl	8000f9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d3c:	4a06      	ldr	r2, [pc, #24]	; (8000d58 <HAL_InitTick+0x5c>)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d42:	2300      	movs	r3, #0
 8000d44:	e000      	b.n	8000d48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000074 	.word	0x20000074
 8000d54:	2000007c 	.word	0x2000007c
 8000d58:	20000078 	.word	0x20000078

08000d5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d60:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <HAL_IncTick+0x20>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	461a      	mov	r2, r3
 8000d66:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <HAL_IncTick+0x24>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	4a04      	ldr	r2, [pc, #16]	; (8000d80 <HAL_IncTick+0x24>)
 8000d6e:	6013      	str	r3, [r2, #0]
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	2000007c 	.word	0x2000007c
 8000d80:	200005b4 	.word	0x200005b4

08000d84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  return uwTick;
 8000d88:	4b03      	ldr	r3, [pc, #12]	; (8000d98 <HAL_GetTick+0x14>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	200005b4 	.word	0x200005b4

08000d9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000da4:	f7ff ffee 	bl	8000d84 <HAL_GetTick>
 8000da8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000db4:	d005      	beq.n	8000dc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000db6:	4b0a      	ldr	r3, [pc, #40]	; (8000de0 <HAL_Delay+0x44>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	461a      	mov	r2, r3
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dc2:	bf00      	nop
 8000dc4:	f7ff ffde 	bl	8000d84 <HAL_GetTick>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	68fa      	ldr	r2, [r7, #12]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d8f7      	bhi.n	8000dc4 <HAL_Delay+0x28>
  {
  }
}
 8000dd4:	bf00      	nop
 8000dd6:	bf00      	nop
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	2000007c 	.word	0x2000007c

08000de4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b085      	sub	sp, #20
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f003 0307 	and.w	r3, r3, #7
 8000df2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000df4:	4b0c      	ldr	r3, [pc, #48]	; (8000e28 <__NVIC_SetPriorityGrouping+0x44>)
 8000df6:	68db      	ldr	r3, [r3, #12]
 8000df8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dfa:	68ba      	ldr	r2, [r7, #8]
 8000dfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e00:	4013      	ands	r3, r2
 8000e02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e16:	4a04      	ldr	r2, [pc, #16]	; (8000e28 <__NVIC_SetPriorityGrouping+0x44>)
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	60d3      	str	r3, [r2, #12]
}
 8000e1c:	bf00      	nop
 8000e1e:	3714      	adds	r7, #20
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e30:	4b04      	ldr	r3, [pc, #16]	; (8000e44 <__NVIC_GetPriorityGrouping+0x18>)
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	0a1b      	lsrs	r3, r3, #8
 8000e36:	f003 0307 	and.w	r3, r3, #7
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	db0b      	blt.n	8000e72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	f003 021f 	and.w	r2, r3, #31
 8000e60:	4907      	ldr	r1, [pc, #28]	; (8000e80 <__NVIC_EnableIRQ+0x38>)
 8000e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e66:	095b      	lsrs	r3, r3, #5
 8000e68:	2001      	movs	r0, #1
 8000e6a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e72:	bf00      	nop
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	e000e100 	.word	0xe000e100

08000e84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	6039      	str	r1, [r7, #0]
 8000e8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	db0a      	blt.n	8000eae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	b2da      	uxtb	r2, r3
 8000e9c:	490c      	ldr	r1, [pc, #48]	; (8000ed0 <__NVIC_SetPriority+0x4c>)
 8000e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea2:	0112      	lsls	r2, r2, #4
 8000ea4:	b2d2      	uxtb	r2, r2
 8000ea6:	440b      	add	r3, r1
 8000ea8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eac:	e00a      	b.n	8000ec4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	b2da      	uxtb	r2, r3
 8000eb2:	4908      	ldr	r1, [pc, #32]	; (8000ed4 <__NVIC_SetPriority+0x50>)
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	f003 030f 	and.w	r3, r3, #15
 8000eba:	3b04      	subs	r3, #4
 8000ebc:	0112      	lsls	r2, r2, #4
 8000ebe:	b2d2      	uxtb	r2, r2
 8000ec0:	440b      	add	r3, r1
 8000ec2:	761a      	strb	r2, [r3, #24]
}
 8000ec4:	bf00      	nop
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr
 8000ed0:	e000e100 	.word	0xe000e100
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b089      	sub	sp, #36	; 0x24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	f1c3 0307 	rsb	r3, r3, #7
 8000ef2:	2b04      	cmp	r3, #4
 8000ef4:	bf28      	it	cs
 8000ef6:	2304      	movcs	r3, #4
 8000ef8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	3304      	adds	r3, #4
 8000efe:	2b06      	cmp	r3, #6
 8000f00:	d902      	bls.n	8000f08 <NVIC_EncodePriority+0x30>
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	3b03      	subs	r3, #3
 8000f06:	e000      	b.n	8000f0a <NVIC_EncodePriority+0x32>
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f10:	69bb      	ldr	r3, [r7, #24]
 8000f12:	fa02 f303 	lsl.w	r3, r2, r3
 8000f16:	43da      	mvns	r2, r3
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	401a      	ands	r2, r3
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f20:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2a:	43d9      	mvns	r1, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f30:	4313      	orrs	r3, r2
         );
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3724      	adds	r7, #36	; 0x24
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
	...

08000f40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f50:	d301      	bcc.n	8000f56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f52:	2301      	movs	r3, #1
 8000f54:	e00f      	b.n	8000f76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f56:	4a0a      	ldr	r2, [pc, #40]	; (8000f80 <SysTick_Config+0x40>)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3b01      	subs	r3, #1
 8000f5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f5e:	210f      	movs	r1, #15
 8000f60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f64:	f7ff ff8e 	bl	8000e84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f68:	4b05      	ldr	r3, [pc, #20]	; (8000f80 <SysTick_Config+0x40>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f6e:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <SysTick_Config+0x40>)
 8000f70:	2207      	movs	r2, #7
 8000f72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	e000e010 	.word	0xe000e010

08000f84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff ff29 	bl	8000de4 <__NVIC_SetPriorityGrouping>
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b086      	sub	sp, #24
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	60b9      	str	r1, [r7, #8]
 8000fa4:	607a      	str	r2, [r7, #4]
 8000fa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fac:	f7ff ff3e 	bl	8000e2c <__NVIC_GetPriorityGrouping>
 8000fb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fb2:	687a      	ldr	r2, [r7, #4]
 8000fb4:	68b9      	ldr	r1, [r7, #8]
 8000fb6:	6978      	ldr	r0, [r7, #20]
 8000fb8:	f7ff ff8e 	bl	8000ed8 <NVIC_EncodePriority>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fc2:	4611      	mov	r1, r2
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff ff5d 	bl	8000e84 <__NVIC_SetPriority>
}
 8000fca:	bf00      	nop
 8000fcc:	3718      	adds	r7, #24
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b082      	sub	sp, #8
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	4603      	mov	r3, r0
 8000fda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff ff31 	bl	8000e48 <__NVIC_EnableIRQ>
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b082      	sub	sp, #8
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f7ff ffa2 	bl	8000f40 <SysTick_Config>
 8000ffc:	4603      	mov	r3, r0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
	...

08001008 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001008:	b480      	push	{r7}
 800100a:	b089      	sub	sp, #36	; 0x24
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001012:	2300      	movs	r3, #0
 8001014:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800101a:	2300      	movs	r3, #0
 800101c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
 8001022:	e177      	b.n	8001314 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001024:	2201      	movs	r2, #1
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	697a      	ldr	r2, [r7, #20]
 8001034:	4013      	ands	r3, r2
 8001036:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	429a      	cmp	r2, r3
 800103e:	f040 8166 	bne.w	800130e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f003 0303 	and.w	r3, r3, #3
 800104a:	2b01      	cmp	r3, #1
 800104c:	d005      	beq.n	800105a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001056:	2b02      	cmp	r3, #2
 8001058:	d130      	bne.n	80010bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	2203      	movs	r2, #3
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	43db      	mvns	r3, r3
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	4013      	ands	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	68da      	ldr	r2, [r3, #12]
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	fa02 f303 	lsl.w	r3, r2, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4313      	orrs	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001090:	2201      	movs	r2, #1
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	091b      	lsrs	r3, r3, #4
 80010a6:	f003 0201 	and.w	r2, r3, #1
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f003 0303 	and.w	r3, r3, #3
 80010c4:	2b03      	cmp	r3, #3
 80010c6:	d017      	beq.n	80010f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	2203      	movs	r2, #3
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	43db      	mvns	r3, r3
 80010da:	69ba      	ldr	r2, [r7, #24]
 80010dc:	4013      	ands	r3, r2
 80010de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	689a      	ldr	r2, [r3, #8]
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f003 0303 	and.w	r3, r3, #3
 8001100:	2b02      	cmp	r3, #2
 8001102:	d123      	bne.n	800114c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	08da      	lsrs	r2, r3, #3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	3208      	adds	r2, #8
 800110c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001110:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	f003 0307 	and.w	r3, r3, #7
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	220f      	movs	r2, #15
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	43db      	mvns	r3, r3
 8001122:	69ba      	ldr	r2, [r7, #24]
 8001124:	4013      	ands	r3, r2
 8001126:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	691a      	ldr	r2, [r3, #16]
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	f003 0307 	and.w	r3, r3, #7
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	4313      	orrs	r3, r2
 800113c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	08da      	lsrs	r2, r3, #3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	3208      	adds	r2, #8
 8001146:	69b9      	ldr	r1, [r7, #24]
 8001148:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	2203      	movs	r2, #3
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	43db      	mvns	r3, r3
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	4013      	ands	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f003 0203 	and.w	r2, r3, #3
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4313      	orrs	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001188:	2b00      	cmp	r3, #0
 800118a:	f000 80c0 	beq.w	800130e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	4b66      	ldr	r3, [pc, #408]	; (800132c <HAL_GPIO_Init+0x324>)
 8001194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001196:	4a65      	ldr	r2, [pc, #404]	; (800132c <HAL_GPIO_Init+0x324>)
 8001198:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800119c:	6453      	str	r3, [r2, #68]	; 0x44
 800119e:	4b63      	ldr	r3, [pc, #396]	; (800132c <HAL_GPIO_Init+0x324>)
 80011a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011aa:	4a61      	ldr	r2, [pc, #388]	; (8001330 <HAL_GPIO_Init+0x328>)
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	089b      	lsrs	r3, r3, #2
 80011b0:	3302      	adds	r3, #2
 80011b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	f003 0303 	and.w	r3, r3, #3
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	220f      	movs	r2, #15
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4013      	ands	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a58      	ldr	r2, [pc, #352]	; (8001334 <HAL_GPIO_Init+0x32c>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d037      	beq.n	8001246 <HAL_GPIO_Init+0x23e>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a57      	ldr	r2, [pc, #348]	; (8001338 <HAL_GPIO_Init+0x330>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d031      	beq.n	8001242 <HAL_GPIO_Init+0x23a>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a56      	ldr	r2, [pc, #344]	; (800133c <HAL_GPIO_Init+0x334>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d02b      	beq.n	800123e <HAL_GPIO_Init+0x236>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a55      	ldr	r2, [pc, #340]	; (8001340 <HAL_GPIO_Init+0x338>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d025      	beq.n	800123a <HAL_GPIO_Init+0x232>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a54      	ldr	r2, [pc, #336]	; (8001344 <HAL_GPIO_Init+0x33c>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d01f      	beq.n	8001236 <HAL_GPIO_Init+0x22e>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a53      	ldr	r2, [pc, #332]	; (8001348 <HAL_GPIO_Init+0x340>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d019      	beq.n	8001232 <HAL_GPIO_Init+0x22a>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a52      	ldr	r2, [pc, #328]	; (800134c <HAL_GPIO_Init+0x344>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d013      	beq.n	800122e <HAL_GPIO_Init+0x226>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a51      	ldr	r2, [pc, #324]	; (8001350 <HAL_GPIO_Init+0x348>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d00d      	beq.n	800122a <HAL_GPIO_Init+0x222>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a50      	ldr	r2, [pc, #320]	; (8001354 <HAL_GPIO_Init+0x34c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d007      	beq.n	8001226 <HAL_GPIO_Init+0x21e>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a4f      	ldr	r2, [pc, #316]	; (8001358 <HAL_GPIO_Init+0x350>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d101      	bne.n	8001222 <HAL_GPIO_Init+0x21a>
 800121e:	2309      	movs	r3, #9
 8001220:	e012      	b.n	8001248 <HAL_GPIO_Init+0x240>
 8001222:	230a      	movs	r3, #10
 8001224:	e010      	b.n	8001248 <HAL_GPIO_Init+0x240>
 8001226:	2308      	movs	r3, #8
 8001228:	e00e      	b.n	8001248 <HAL_GPIO_Init+0x240>
 800122a:	2307      	movs	r3, #7
 800122c:	e00c      	b.n	8001248 <HAL_GPIO_Init+0x240>
 800122e:	2306      	movs	r3, #6
 8001230:	e00a      	b.n	8001248 <HAL_GPIO_Init+0x240>
 8001232:	2305      	movs	r3, #5
 8001234:	e008      	b.n	8001248 <HAL_GPIO_Init+0x240>
 8001236:	2304      	movs	r3, #4
 8001238:	e006      	b.n	8001248 <HAL_GPIO_Init+0x240>
 800123a:	2303      	movs	r3, #3
 800123c:	e004      	b.n	8001248 <HAL_GPIO_Init+0x240>
 800123e:	2302      	movs	r3, #2
 8001240:	e002      	b.n	8001248 <HAL_GPIO_Init+0x240>
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <HAL_GPIO_Init+0x240>
 8001246:	2300      	movs	r3, #0
 8001248:	69fa      	ldr	r2, [r7, #28]
 800124a:	f002 0203 	and.w	r2, r2, #3
 800124e:	0092      	lsls	r2, r2, #2
 8001250:	4093      	lsls	r3, r2
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4313      	orrs	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001258:	4935      	ldr	r1, [pc, #212]	; (8001330 <HAL_GPIO_Init+0x328>)
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	089b      	lsrs	r3, r3, #2
 800125e:	3302      	adds	r3, #2
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001266:	4b3d      	ldr	r3, [pc, #244]	; (800135c <HAL_GPIO_Init+0x354>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	43db      	mvns	r3, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4013      	ands	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d003      	beq.n	800128a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	4313      	orrs	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800128a:	4a34      	ldr	r2, [pc, #208]	; (800135c <HAL_GPIO_Init+0x354>)
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001290:	4b32      	ldr	r3, [pc, #200]	; (800135c <HAL_GPIO_Init+0x354>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	43db      	mvns	r3, r3
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	4013      	ands	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d003      	beq.n	80012b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012b4:	4a29      	ldr	r2, [pc, #164]	; (800135c <HAL_GPIO_Init+0x354>)
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ba:	4b28      	ldr	r3, [pc, #160]	; (800135c <HAL_GPIO_Init+0x354>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	43db      	mvns	r3, r3
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	4013      	ands	r3, r2
 80012c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d003      	beq.n	80012de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	4313      	orrs	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012de:	4a1f      	ldr	r2, [pc, #124]	; (800135c <HAL_GPIO_Init+0x354>)
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012e4:	4b1d      	ldr	r3, [pc, #116]	; (800135c <HAL_GPIO_Init+0x354>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	43db      	mvns	r3, r3
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	4013      	ands	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d003      	beq.n	8001308 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	4313      	orrs	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001308:	4a14      	ldr	r2, [pc, #80]	; (800135c <HAL_GPIO_Init+0x354>)
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	3301      	adds	r3, #1
 8001312:	61fb      	str	r3, [r7, #28]
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	2b0f      	cmp	r3, #15
 8001318:	f67f ae84 	bls.w	8001024 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800131c:	bf00      	nop
 800131e:	bf00      	nop
 8001320:	3724      	adds	r7, #36	; 0x24
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40023800 	.word	0x40023800
 8001330:	40013800 	.word	0x40013800
 8001334:	40020000 	.word	0x40020000
 8001338:	40020400 	.word	0x40020400
 800133c:	40020800 	.word	0x40020800
 8001340:	40020c00 	.word	0x40020c00
 8001344:	40021000 	.word	0x40021000
 8001348:	40021400 	.word	0x40021400
 800134c:	40021800 	.word	0x40021800
 8001350:	40021c00 	.word	0x40021c00
 8001354:	40022000 	.word	0x40022000
 8001358:	40022400 	.word	0x40022400
 800135c:	40013c00 	.word	0x40013c00

08001360 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	807b      	strh	r3, [r7, #2]
 800136c:	4613      	mov	r3, r2
 800136e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001370:	787b      	ldrb	r3, [r7, #1]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d003      	beq.n	800137e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001376:	887a      	ldrh	r2, [r7, #2]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800137c:	e003      	b.n	8001386 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800137e:	887b      	ldrh	r3, [r7, #2]
 8001380:	041a      	lsls	r2, r3, #16
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	619a      	str	r2, [r3, #24]
}
 8001386:	bf00      	nop
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8001392:	b480      	push	{r7}
 8001394:	af00      	add	r7, sp, #0

}
 8001396:	bf00      	nop
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	603b      	str	r3, [r7, #0]
 80013ae:	4b20      	ldr	r3, [pc, #128]	; (8001430 <HAL_PWREx_EnableOverDrive+0x90>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b2:	4a1f      	ldr	r2, [pc, #124]	; (8001430 <HAL_PWREx_EnableOverDrive+0x90>)
 80013b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013b8:	6413      	str	r3, [r2, #64]	; 0x40
 80013ba:	4b1d      	ldr	r3, [pc, #116]	; (8001430 <HAL_PWREx_EnableOverDrive+0x90>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c2:	603b      	str	r3, [r7, #0]
 80013c4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80013c6:	4b1b      	ldr	r3, [pc, #108]	; (8001434 <HAL_PWREx_EnableOverDrive+0x94>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013cc:	f7ff fcda 	bl	8000d84 <HAL_GetTick>
 80013d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80013d2:	e009      	b.n	80013e8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80013d4:	f7ff fcd6 	bl	8000d84 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013e2:	d901      	bls.n	80013e8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80013e4:	2303      	movs	r3, #3
 80013e6:	e01f      	b.n	8001428 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80013e8:	4b13      	ldr	r3, [pc, #76]	; (8001438 <HAL_PWREx_EnableOverDrive+0x98>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013f4:	d1ee      	bne.n	80013d4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80013f6:	4b11      	ldr	r3, [pc, #68]	; (800143c <HAL_PWREx_EnableOverDrive+0x9c>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013fc:	f7ff fcc2 	bl	8000d84 <HAL_GetTick>
 8001400:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001402:	e009      	b.n	8001418 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001404:	f7ff fcbe 	bl	8000d84 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001412:	d901      	bls.n	8001418 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e007      	b.n	8001428 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001418:	4b07      	ldr	r3, [pc, #28]	; (8001438 <HAL_PWREx_EnableOverDrive+0x98>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001420:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001424:	d1ee      	bne.n	8001404 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001426:	2300      	movs	r3, #0
}
 8001428:	4618      	mov	r0, r3
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40023800 	.word	0x40023800
 8001434:	420e0040 	.word	0x420e0040
 8001438:	40007000 	.word	0x40007000
 800143c:	420e0044 	.word	0x420e0044

08001440 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d101      	bne.n	8001452 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e264      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	2b00      	cmp	r3, #0
 800145c:	d075      	beq.n	800154a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800145e:	4ba3      	ldr	r3, [pc, #652]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f003 030c 	and.w	r3, r3, #12
 8001466:	2b04      	cmp	r3, #4
 8001468:	d00c      	beq.n	8001484 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800146a:	4ba0      	ldr	r3, [pc, #640]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001472:	2b08      	cmp	r3, #8
 8001474:	d112      	bne.n	800149c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001476:	4b9d      	ldr	r3, [pc, #628]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800147e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001482:	d10b      	bne.n	800149c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001484:	4b99      	ldr	r3, [pc, #612]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d05b      	beq.n	8001548 <HAL_RCC_OscConfig+0x108>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d157      	bne.n	8001548 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e23f      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014a4:	d106      	bne.n	80014b4 <HAL_RCC_OscConfig+0x74>
 80014a6:	4b91      	ldr	r3, [pc, #580]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a90      	ldr	r2, [pc, #576]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80014ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014b0:	6013      	str	r3, [r2, #0]
 80014b2:	e01d      	b.n	80014f0 <HAL_RCC_OscConfig+0xb0>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014bc:	d10c      	bne.n	80014d8 <HAL_RCC_OscConfig+0x98>
 80014be:	4b8b      	ldr	r3, [pc, #556]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a8a      	ldr	r2, [pc, #552]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80014c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014c8:	6013      	str	r3, [r2, #0]
 80014ca:	4b88      	ldr	r3, [pc, #544]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a87      	ldr	r2, [pc, #540]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80014d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	e00b      	b.n	80014f0 <HAL_RCC_OscConfig+0xb0>
 80014d8:	4b84      	ldr	r3, [pc, #528]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a83      	ldr	r2, [pc, #524]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80014de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	4b81      	ldr	r3, [pc, #516]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a80      	ldr	r2, [pc, #512]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80014ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d013      	beq.n	8001520 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f8:	f7ff fc44 	bl	8000d84 <HAL_GetTick>
 80014fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014fe:	e008      	b.n	8001512 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001500:	f7ff fc40 	bl	8000d84 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	2b64      	cmp	r3, #100	; 0x64
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e204      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001512:	4b76      	ldr	r3, [pc, #472]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d0f0      	beq.n	8001500 <HAL_RCC_OscConfig+0xc0>
 800151e:	e014      	b.n	800154a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001520:	f7ff fc30 	bl	8000d84 <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001528:	f7ff fc2c 	bl	8000d84 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b64      	cmp	r3, #100	; 0x64
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e1f0      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800153a:	4b6c      	ldr	r3, [pc, #432]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d1f0      	bne.n	8001528 <HAL_RCC_OscConfig+0xe8>
 8001546:	e000      	b.n	800154a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001548:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d063      	beq.n	800161e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001556:	4b65      	ldr	r3, [pc, #404]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f003 030c 	and.w	r3, r3, #12
 800155e:	2b00      	cmp	r3, #0
 8001560:	d00b      	beq.n	800157a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001562:	4b62      	ldr	r3, [pc, #392]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800156a:	2b08      	cmp	r3, #8
 800156c:	d11c      	bne.n	80015a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800156e:	4b5f      	ldr	r3, [pc, #380]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d116      	bne.n	80015a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800157a:	4b5c      	ldr	r3, [pc, #368]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d005      	beq.n	8001592 <HAL_RCC_OscConfig+0x152>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d001      	beq.n	8001592 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e1c4      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001592:	4b56      	ldr	r3, [pc, #344]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	4952      	ldr	r1, [pc, #328]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80015a2:	4313      	orrs	r3, r2
 80015a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015a6:	e03a      	b.n	800161e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d020      	beq.n	80015f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015b0:	4b4f      	ldr	r3, [pc, #316]	; (80016f0 <HAL_RCC_OscConfig+0x2b0>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b6:	f7ff fbe5 	bl	8000d84 <HAL_GetTick>
 80015ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015bc:	e008      	b.n	80015d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015be:	f7ff fbe1 	bl	8000d84 <HAL_GetTick>
 80015c2:	4602      	mov	r2, r0
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e1a5      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d0:	4b46      	ldr	r3, [pc, #280]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d0f0      	beq.n	80015be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015dc:	4b43      	ldr	r3, [pc, #268]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	00db      	lsls	r3, r3, #3
 80015ea:	4940      	ldr	r1, [pc, #256]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80015ec:	4313      	orrs	r3, r2
 80015ee:	600b      	str	r3, [r1, #0]
 80015f0:	e015      	b.n	800161e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015f2:	4b3f      	ldr	r3, [pc, #252]	; (80016f0 <HAL_RCC_OscConfig+0x2b0>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f8:	f7ff fbc4 	bl	8000d84 <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001600:	f7ff fbc0 	bl	8000d84 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b02      	cmp	r3, #2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e184      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001612:	4b36      	ldr	r3, [pc, #216]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1f0      	bne.n	8001600 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	2b00      	cmp	r3, #0
 8001628:	d030      	beq.n	800168c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d016      	beq.n	8001660 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001632:	4b30      	ldr	r3, [pc, #192]	; (80016f4 <HAL_RCC_OscConfig+0x2b4>)
 8001634:	2201      	movs	r2, #1
 8001636:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001638:	f7ff fba4 	bl	8000d84 <HAL_GetTick>
 800163c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800163e:	e008      	b.n	8001652 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001640:	f7ff fba0 	bl	8000d84 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b02      	cmp	r3, #2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e164      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001652:	4b26      	ldr	r3, [pc, #152]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001654:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d0f0      	beq.n	8001640 <HAL_RCC_OscConfig+0x200>
 800165e:	e015      	b.n	800168c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001660:	4b24      	ldr	r3, [pc, #144]	; (80016f4 <HAL_RCC_OscConfig+0x2b4>)
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001666:	f7ff fb8d 	bl	8000d84 <HAL_GetTick>
 800166a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800166c:	e008      	b.n	8001680 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800166e:	f7ff fb89 	bl	8000d84 <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	2b02      	cmp	r3, #2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e14d      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001680:	4b1a      	ldr	r3, [pc, #104]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 8001682:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001684:	f003 0302 	and.w	r3, r3, #2
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1f0      	bne.n	800166e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0304 	and.w	r3, r3, #4
 8001694:	2b00      	cmp	r3, #0
 8001696:	f000 80a0 	beq.w	80017da <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800169a:	2300      	movs	r3, #0
 800169c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800169e:	4b13      	ldr	r3, [pc, #76]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d10f      	bne.n	80016ca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	60bb      	str	r3, [r7, #8]
 80016ae:	4b0f      	ldr	r3, [pc, #60]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b2:	4a0e      	ldr	r2, [pc, #56]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80016b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b8:	6413      	str	r3, [r2, #64]	; 0x40
 80016ba:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <HAL_RCC_OscConfig+0x2ac>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016c6:	2301      	movs	r3, #1
 80016c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ca:	4b0b      	ldr	r3, [pc, #44]	; (80016f8 <HAL_RCC_OscConfig+0x2b8>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d121      	bne.n	800171a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016d6:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <HAL_RCC_OscConfig+0x2b8>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a07      	ldr	r2, [pc, #28]	; (80016f8 <HAL_RCC_OscConfig+0x2b8>)
 80016dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016e2:	f7ff fb4f 	bl	8000d84 <HAL_GetTick>
 80016e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016e8:	e011      	b.n	800170e <HAL_RCC_OscConfig+0x2ce>
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800
 80016f0:	42470000 	.word	0x42470000
 80016f4:	42470e80 	.word	0x42470e80
 80016f8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016fc:	f7ff fb42 	bl	8000d84 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e106      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800170e:	4b85      	ldr	r3, [pc, #532]	; (8001924 <HAL_RCC_OscConfig+0x4e4>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001716:	2b00      	cmp	r3, #0
 8001718:	d0f0      	beq.n	80016fc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d106      	bne.n	8001730 <HAL_RCC_OscConfig+0x2f0>
 8001722:	4b81      	ldr	r3, [pc, #516]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 8001724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001726:	4a80      	ldr	r2, [pc, #512]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6713      	str	r3, [r2, #112]	; 0x70
 800172e:	e01c      	b.n	800176a <HAL_RCC_OscConfig+0x32a>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	2b05      	cmp	r3, #5
 8001736:	d10c      	bne.n	8001752 <HAL_RCC_OscConfig+0x312>
 8001738:	4b7b      	ldr	r3, [pc, #492]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 800173a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800173c:	4a7a      	ldr	r2, [pc, #488]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 800173e:	f043 0304 	orr.w	r3, r3, #4
 8001742:	6713      	str	r3, [r2, #112]	; 0x70
 8001744:	4b78      	ldr	r3, [pc, #480]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 8001746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001748:	4a77      	ldr	r2, [pc, #476]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 800174a:	f043 0301 	orr.w	r3, r3, #1
 800174e:	6713      	str	r3, [r2, #112]	; 0x70
 8001750:	e00b      	b.n	800176a <HAL_RCC_OscConfig+0x32a>
 8001752:	4b75      	ldr	r3, [pc, #468]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 8001754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001756:	4a74      	ldr	r2, [pc, #464]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 8001758:	f023 0301 	bic.w	r3, r3, #1
 800175c:	6713      	str	r3, [r2, #112]	; 0x70
 800175e:	4b72      	ldr	r3, [pc, #456]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 8001760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001762:	4a71      	ldr	r2, [pc, #452]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 8001764:	f023 0304 	bic.w	r3, r3, #4
 8001768:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d015      	beq.n	800179e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001772:	f7ff fb07 	bl	8000d84 <HAL_GetTick>
 8001776:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001778:	e00a      	b.n	8001790 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800177a:	f7ff fb03 	bl	8000d84 <HAL_GetTick>
 800177e:	4602      	mov	r2, r0
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	f241 3288 	movw	r2, #5000	; 0x1388
 8001788:	4293      	cmp	r3, r2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e0c5      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001790:	4b65      	ldr	r3, [pc, #404]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 8001792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001794:	f003 0302 	and.w	r3, r3, #2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0ee      	beq.n	800177a <HAL_RCC_OscConfig+0x33a>
 800179c:	e014      	b.n	80017c8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800179e:	f7ff faf1 	bl	8000d84 <HAL_GetTick>
 80017a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017a4:	e00a      	b.n	80017bc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017a6:	f7ff faed 	bl	8000d84 <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e0af      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017bc:	4b5a      	ldr	r3, [pc, #360]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 80017be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c0:	f003 0302 	and.w	r3, r3, #2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d1ee      	bne.n	80017a6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017c8:	7dfb      	ldrb	r3, [r7, #23]
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d105      	bne.n	80017da <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ce:	4b56      	ldr	r3, [pc, #344]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 80017d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d2:	4a55      	ldr	r2, [pc, #340]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 80017d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	699b      	ldr	r3, [r3, #24]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f000 809b 	beq.w	800191a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017e4:	4b50      	ldr	r3, [pc, #320]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f003 030c 	and.w	r3, r3, #12
 80017ec:	2b08      	cmp	r3, #8
 80017ee:	d05c      	beq.n	80018aa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d141      	bne.n	800187c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017f8:	4b4c      	ldr	r3, [pc, #304]	; (800192c <HAL_RCC_OscConfig+0x4ec>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fe:	f7ff fac1 	bl	8000d84 <HAL_GetTick>
 8001802:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001804:	e008      	b.n	8001818 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001806:	f7ff fabd 	bl	8000d84 <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b02      	cmp	r3, #2
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e081      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001818:	4b43      	ldr	r3, [pc, #268]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d1f0      	bne.n	8001806 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	69da      	ldr	r2, [r3, #28]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6a1b      	ldr	r3, [r3, #32]
 800182c:	431a      	orrs	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001832:	019b      	lsls	r3, r3, #6
 8001834:	431a      	orrs	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800183a:	085b      	lsrs	r3, r3, #1
 800183c:	3b01      	subs	r3, #1
 800183e:	041b      	lsls	r3, r3, #16
 8001840:	431a      	orrs	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001846:	061b      	lsls	r3, r3, #24
 8001848:	4937      	ldr	r1, [pc, #220]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 800184a:	4313      	orrs	r3, r2
 800184c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800184e:	4b37      	ldr	r3, [pc, #220]	; (800192c <HAL_RCC_OscConfig+0x4ec>)
 8001850:	2201      	movs	r2, #1
 8001852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001854:	f7ff fa96 	bl	8000d84 <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800185c:	f7ff fa92 	bl	8000d84 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e056      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800186e:	4b2e      	ldr	r3, [pc, #184]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0f0      	beq.n	800185c <HAL_RCC_OscConfig+0x41c>
 800187a:	e04e      	b.n	800191a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800187c:	4b2b      	ldr	r3, [pc, #172]	; (800192c <HAL_RCC_OscConfig+0x4ec>)
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001882:	f7ff fa7f 	bl	8000d84 <HAL_GetTick>
 8001886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001888:	e008      	b.n	800189c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800188a:	f7ff fa7b 	bl	8000d84 <HAL_GetTick>
 800188e:	4602      	mov	r2, r0
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e03f      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800189c:	4b22      	ldr	r3, [pc, #136]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d1f0      	bne.n	800188a <HAL_RCC_OscConfig+0x44a>
 80018a8:	e037      	b.n	800191a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	699b      	ldr	r3, [r3, #24]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d101      	bne.n	80018b6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e032      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018b6:	4b1c      	ldr	r3, [pc, #112]	; (8001928 <HAL_RCC_OscConfig+0x4e8>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d028      	beq.n	8001916 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d121      	bne.n	8001916 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018dc:	429a      	cmp	r2, r3
 80018de:	d11a      	bne.n	8001916 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018e0:	68fa      	ldr	r2, [r7, #12]
 80018e2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018e6:	4013      	ands	r3, r2
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80018ec:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d111      	bne.n	8001916 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fc:	085b      	lsrs	r3, r3, #1
 80018fe:	3b01      	subs	r3, #1
 8001900:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001902:	429a      	cmp	r2, r3
 8001904:	d107      	bne.n	8001916 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001910:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001912:	429a      	cmp	r2, r3
 8001914:	d001      	beq.n	800191a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e000      	b.n	800191c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800191a:	2300      	movs	r3, #0
}
 800191c:	4618      	mov	r0, r3
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40007000 	.word	0x40007000
 8001928:	40023800 	.word	0x40023800
 800192c:	42470060 	.word	0x42470060

08001930 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d101      	bne.n	8001944 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	e0cc      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001944:	4b68      	ldr	r3, [pc, #416]	; (8001ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 030f 	and.w	r3, r3, #15
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	429a      	cmp	r2, r3
 8001950:	d90c      	bls.n	800196c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001952:	4b65      	ldr	r3, [pc, #404]	; (8001ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800195a:	4b63      	ldr	r3, [pc, #396]	; (8001ae8 <HAL_RCC_ClockConfig+0x1b8>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 030f 	and.w	r3, r3, #15
 8001962:	683a      	ldr	r2, [r7, #0]
 8001964:	429a      	cmp	r2, r3
 8001966:	d001      	beq.n	800196c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e0b8      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d020      	beq.n	80019ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	2b00      	cmp	r3, #0
 8001982:	d005      	beq.n	8001990 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001984:	4b59      	ldr	r3, [pc, #356]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	4a58      	ldr	r2, [pc, #352]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 800198a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800198e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0308 	and.w	r3, r3, #8
 8001998:	2b00      	cmp	r3, #0
 800199a:	d005      	beq.n	80019a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800199c:	4b53      	ldr	r3, [pc, #332]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	4a52      	ldr	r2, [pc, #328]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 80019a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019a8:	4b50      	ldr	r3, [pc, #320]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	494d      	ldr	r1, [pc, #308]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d044      	beq.n	8001a50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d107      	bne.n	80019de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ce:	4b47      	ldr	r3, [pc, #284]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d119      	bne.n	8001a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e07f      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d003      	beq.n	80019ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019ea:	2b03      	cmp	r3, #3
 80019ec:	d107      	bne.n	80019fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019ee:	4b3f      	ldr	r3, [pc, #252]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d109      	bne.n	8001a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e06f      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019fe:	4b3b      	ldr	r3, [pc, #236]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d101      	bne.n	8001a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e067      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a0e:	4b37      	ldr	r3, [pc, #220]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f023 0203 	bic.w	r2, r3, #3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	4934      	ldr	r1, [pc, #208]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a20:	f7ff f9b0 	bl	8000d84 <HAL_GetTick>
 8001a24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a26:	e00a      	b.n	8001a3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a28:	f7ff f9ac 	bl	8000d84 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e04f      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a3e:	4b2b      	ldr	r3, [pc, #172]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f003 020c 	and.w	r2, r3, #12
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d1eb      	bne.n	8001a28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a50:	4b25      	ldr	r3, [pc, #148]	; (8001ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 030f 	and.w	r3, r3, #15
 8001a58:	683a      	ldr	r2, [r7, #0]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d20c      	bcs.n	8001a78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a5e:	4b22      	ldr	r3, [pc, #136]	; (8001ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	b2d2      	uxtb	r2, r2
 8001a64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a66:	4b20      	ldr	r3, [pc, #128]	; (8001ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 030f 	and.w	r3, r3, #15
 8001a6e:	683a      	ldr	r2, [r7, #0]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d001      	beq.n	8001a78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e032      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0304 	and.w	r3, r3, #4
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d008      	beq.n	8001a96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a84:	4b19      	ldr	r3, [pc, #100]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	4916      	ldr	r1, [pc, #88]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0308 	and.w	r3, r3, #8
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d009      	beq.n	8001ab6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aa2:	4b12      	ldr	r3, [pc, #72]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	490e      	ldr	r1, [pc, #56]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ab6:	f000 f821 	bl	8001afc <HAL_RCC_GetSysClockFreq>
 8001aba:	4602      	mov	r2, r0
 8001abc:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <HAL_RCC_ClockConfig+0x1bc>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	091b      	lsrs	r3, r3, #4
 8001ac2:	f003 030f 	and.w	r3, r3, #15
 8001ac6:	490a      	ldr	r1, [pc, #40]	; (8001af0 <HAL_RCC_ClockConfig+0x1c0>)
 8001ac8:	5ccb      	ldrb	r3, [r1, r3]
 8001aca:	fa22 f303 	lsr.w	r3, r2, r3
 8001ace:	4a09      	ldr	r2, [pc, #36]	; (8001af4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ad2:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff f910 	bl	8000cfc <HAL_InitTick>

  return HAL_OK;
 8001adc:	2300      	movs	r3, #0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40023c00 	.word	0x40023c00
 8001aec:	40023800 	.word	0x40023800
 8001af0:	08003bc0 	.word	0x08003bc0
 8001af4:	20000074 	.word	0x20000074
 8001af8:	20000078 	.word	0x20000078

08001afc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001afc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b00:	b084      	sub	sp, #16
 8001b02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b04:	2300      	movs	r3, #0
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b14:	4b67      	ldr	r3, [pc, #412]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f003 030c 	and.w	r3, r3, #12
 8001b1c:	2b08      	cmp	r3, #8
 8001b1e:	d00d      	beq.n	8001b3c <HAL_RCC_GetSysClockFreq+0x40>
 8001b20:	2b08      	cmp	r3, #8
 8001b22:	f200 80bd 	bhi.w	8001ca0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d002      	beq.n	8001b30 <HAL_RCC_GetSysClockFreq+0x34>
 8001b2a:	2b04      	cmp	r3, #4
 8001b2c:	d003      	beq.n	8001b36 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b2e:	e0b7      	b.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b30:	4b61      	ldr	r3, [pc, #388]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001b32:	60bb      	str	r3, [r7, #8]
       break;
 8001b34:	e0b7      	b.n	8001ca6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b36:	4b61      	ldr	r3, [pc, #388]	; (8001cbc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001b38:	60bb      	str	r3, [r7, #8]
      break;
 8001b3a:	e0b4      	b.n	8001ca6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b3c:	4b5d      	ldr	r3, [pc, #372]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b44:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b46:	4b5b      	ldr	r3, [pc, #364]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d04d      	beq.n	8001bee <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b52:	4b58      	ldr	r3, [pc, #352]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	099b      	lsrs	r3, r3, #6
 8001b58:	461a      	mov	r2, r3
 8001b5a:	f04f 0300 	mov.w	r3, #0
 8001b5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001b62:	f04f 0100 	mov.w	r1, #0
 8001b66:	ea02 0800 	and.w	r8, r2, r0
 8001b6a:	ea03 0901 	and.w	r9, r3, r1
 8001b6e:	4640      	mov	r0, r8
 8001b70:	4649      	mov	r1, r9
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	f04f 0300 	mov.w	r3, #0
 8001b7a:	014b      	lsls	r3, r1, #5
 8001b7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001b80:	0142      	lsls	r2, r0, #5
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	ebb0 0008 	subs.w	r0, r0, r8
 8001b8a:	eb61 0109 	sbc.w	r1, r1, r9
 8001b8e:	f04f 0200 	mov.w	r2, #0
 8001b92:	f04f 0300 	mov.w	r3, #0
 8001b96:	018b      	lsls	r3, r1, #6
 8001b98:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001b9c:	0182      	lsls	r2, r0, #6
 8001b9e:	1a12      	subs	r2, r2, r0
 8001ba0:	eb63 0301 	sbc.w	r3, r3, r1
 8001ba4:	f04f 0000 	mov.w	r0, #0
 8001ba8:	f04f 0100 	mov.w	r1, #0
 8001bac:	00d9      	lsls	r1, r3, #3
 8001bae:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001bb2:	00d0      	lsls	r0, r2, #3
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	eb12 0208 	adds.w	r2, r2, r8
 8001bbc:	eb43 0309 	adc.w	r3, r3, r9
 8001bc0:	f04f 0000 	mov.w	r0, #0
 8001bc4:	f04f 0100 	mov.w	r1, #0
 8001bc8:	0259      	lsls	r1, r3, #9
 8001bca:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001bce:	0250      	lsls	r0, r2, #9
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	4610      	mov	r0, r2
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	f04f 0300 	mov.w	r3, #0
 8001be0:	f7fe fb5e 	bl	80002a0 <__aeabi_uldivmod>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	4613      	mov	r3, r2
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	e04a      	b.n	8001c84 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bee:	4b31      	ldr	r3, [pc, #196]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	099b      	lsrs	r3, r3, #6
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001bfe:	f04f 0100 	mov.w	r1, #0
 8001c02:	ea02 0400 	and.w	r4, r2, r0
 8001c06:	ea03 0501 	and.w	r5, r3, r1
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	4629      	mov	r1, r5
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	f04f 0300 	mov.w	r3, #0
 8001c16:	014b      	lsls	r3, r1, #5
 8001c18:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001c1c:	0142      	lsls	r2, r0, #5
 8001c1e:	4610      	mov	r0, r2
 8001c20:	4619      	mov	r1, r3
 8001c22:	1b00      	subs	r0, r0, r4
 8001c24:	eb61 0105 	sbc.w	r1, r1, r5
 8001c28:	f04f 0200 	mov.w	r2, #0
 8001c2c:	f04f 0300 	mov.w	r3, #0
 8001c30:	018b      	lsls	r3, r1, #6
 8001c32:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c36:	0182      	lsls	r2, r0, #6
 8001c38:	1a12      	subs	r2, r2, r0
 8001c3a:	eb63 0301 	sbc.w	r3, r3, r1
 8001c3e:	f04f 0000 	mov.w	r0, #0
 8001c42:	f04f 0100 	mov.w	r1, #0
 8001c46:	00d9      	lsls	r1, r3, #3
 8001c48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c4c:	00d0      	lsls	r0, r2, #3
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	1912      	adds	r2, r2, r4
 8001c54:	eb45 0303 	adc.w	r3, r5, r3
 8001c58:	f04f 0000 	mov.w	r0, #0
 8001c5c:	f04f 0100 	mov.w	r1, #0
 8001c60:	0299      	lsls	r1, r3, #10
 8001c62:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001c66:	0290      	lsls	r0, r2, #10
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	4619      	mov	r1, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	461a      	mov	r2, r3
 8001c74:	f04f 0300 	mov.w	r3, #0
 8001c78:	f7fe fb12 	bl	80002a0 <__aeabi_uldivmod>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	460b      	mov	r3, r1
 8001c80:	4613      	mov	r3, r2
 8001c82:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c84:	4b0b      	ldr	r3, [pc, #44]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	0c1b      	lsrs	r3, r3, #16
 8001c8a:	f003 0303 	and.w	r3, r3, #3
 8001c8e:	3301      	adds	r3, #1
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001c94:	68fa      	ldr	r2, [r7, #12]
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9c:	60bb      	str	r3, [r7, #8]
      break;
 8001c9e:	e002      	b.n	8001ca6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ca0:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001ca2:	60bb      	str	r3, [r7, #8]
      break;
 8001ca4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ca6:	68bb      	ldr	r3, [r7, #8]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40023800 	.word	0x40023800
 8001cb8:	00f42400 	.word	0x00f42400
 8001cbc:	007a1200 	.word	0x007a1200

08001cc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cc4:	4b03      	ldr	r3, [pc, #12]	; (8001cd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	20000074 	.word	0x20000074

08001cd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cdc:	f7ff fff0 	bl	8001cc0 <HAL_RCC_GetHCLKFreq>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	0a9b      	lsrs	r3, r3, #10
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	4903      	ldr	r1, [pc, #12]	; (8001cfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cee:	5ccb      	ldrb	r3, [r1, r3]
 8001cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	08003bd0 	.word	0x08003bd0

08001d00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d04:	f7ff ffdc 	bl	8001cc0 <HAL_RCC_GetHCLKFreq>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	0b5b      	lsrs	r3, r3, #13
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	4903      	ldr	r1, [pc, #12]	; (8001d24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d16:	5ccb      	ldrb	r3, [r1, r3]
 8001d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40023800 	.word	0x40023800
 8001d24:	08003bd0 	.word	0x08003bd0

08001d28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d101      	bne.n	8001d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e03f      	b.n	8001dba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d106      	bne.n	8001d54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7fe fcd8 	bl	8000704 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2224      	movs	r2, #36	; 0x24
 8001d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	68da      	ldr	r2, [r3, #12]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 f929 	bl	8001fc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	691a      	ldr	r2, [r3, #16]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	695a      	ldr	r2, [r3, #20]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68da      	ldr	r2, [r3, #12]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001da0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2220      	movs	r2, #32
 8001dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2220      	movs	r2, #32
 8001db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b08a      	sub	sp, #40	; 0x28
 8001dc6:	af02      	add	r7, sp, #8
 8001dc8:	60f8      	str	r0, [r7, #12]
 8001dca:	60b9      	str	r1, [r7, #8]
 8001dcc:	603b      	str	r3, [r7, #0]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b20      	cmp	r3, #32
 8001de0:	d17c      	bne.n	8001edc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d002      	beq.n	8001dee <HAL_UART_Transmit+0x2c>
 8001de8:	88fb      	ldrh	r3, [r7, #6]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e075      	b.n	8001ede <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d101      	bne.n	8001e00 <HAL_UART_Transmit+0x3e>
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	e06e      	b.n	8001ede <HAL_UART_Transmit+0x11c>
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2221      	movs	r2, #33	; 0x21
 8001e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e16:	f7fe ffb5 	bl	8000d84 <HAL_GetTick>
 8001e1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	88fa      	ldrh	r2, [r7, #6]
 8001e20:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	88fa      	ldrh	r2, [r7, #6]
 8001e26:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e30:	d108      	bne.n	8001e44 <HAL_UART_Transmit+0x82>
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	691b      	ldr	r3, [r3, #16]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d104      	bne.n	8001e44 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	61bb      	str	r3, [r7, #24]
 8001e42:	e003      	b.n	8001e4c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001e54:	e02a      	b.n	8001eac <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	9300      	str	r3, [sp, #0]
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	2180      	movs	r1, #128	; 0x80
 8001e60:	68f8      	ldr	r0, [r7, #12]
 8001e62:	f000 f840 	bl	8001ee6 <UART_WaitOnFlagUntilTimeout>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e036      	b.n	8001ede <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d10b      	bne.n	8001e8e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	3302      	adds	r3, #2
 8001e8a:	61bb      	str	r3, [r7, #24]
 8001e8c:	e007      	b.n	8001e9e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	781a      	ldrb	r2, [r3, #0]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1cf      	bne.n	8001e56 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	9300      	str	r3, [sp, #0]
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	2140      	movs	r1, #64	; 0x40
 8001ec0:	68f8      	ldr	r0, [r7, #12]
 8001ec2:	f000 f810 	bl	8001ee6 <UART_WaitOnFlagUntilTimeout>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e006      	b.n	8001ede <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2220      	movs	r2, #32
 8001ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	e000      	b.n	8001ede <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001edc:	2302      	movs	r3, #2
  }
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3720      	adds	r7, #32
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b090      	sub	sp, #64	; 0x40
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	60f8      	str	r0, [r7, #12]
 8001eee:	60b9      	str	r1, [r7, #8]
 8001ef0:	603b      	str	r3, [r7, #0]
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ef6:	e050      	b.n	8001f9a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ef8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001efa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001efe:	d04c      	beq.n	8001f9a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d007      	beq.n	8001f16 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f06:	f7fe ff3d 	bl	8000d84 <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d241      	bcs.n	8001f9a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	330c      	adds	r3, #12
 8001f1c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f20:	e853 3f00 	ldrex	r3, [r3]
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	330c      	adds	r3, #12
 8001f34:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f36:	637a      	str	r2, [r7, #52]	; 0x34
 8001f38:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f3e:	e841 2300 	strex	r3, r2, [r1]
 8001f42:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1e5      	bne.n	8001f16 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	3314      	adds	r3, #20
 8001f50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	e853 3f00 	ldrex	r3, [r3]
 8001f58:	613b      	str	r3, [r7, #16]
   return(result);
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	f023 0301 	bic.w	r3, r3, #1
 8001f60:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	3314      	adds	r3, #20
 8001f68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f6a:	623a      	str	r2, [r7, #32]
 8001f6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f6e:	69f9      	ldr	r1, [r7, #28]
 8001f70:	6a3a      	ldr	r2, [r7, #32]
 8001f72:	e841 2300 	strex	r3, r2, [r1]
 8001f76:	61bb      	str	r3, [r7, #24]
   return(result);
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1e5      	bne.n	8001f4a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2220      	movs	r2, #32
 8001f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2220      	movs	r2, #32
 8001f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e00f      	b.n	8001fba <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	68ba      	ldr	r2, [r7, #8]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	bf0c      	ite	eq
 8001faa:	2301      	moveq	r3, #1
 8001fac:	2300      	movne	r3, #0
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d09f      	beq.n	8001ef8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3740      	adds	r7, #64	; 0x40
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fc8:	b09f      	sub	sp, #124	; 0x7c
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001fd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fda:	68d9      	ldr	r1, [r3, #12]
 8001fdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	ea40 0301 	orr.w	r3, r0, r1
 8001fe4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fe6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fe8:	689a      	ldr	r2, [r3, #8]
 8001fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ff2:	695b      	ldr	r3, [r3, #20]
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ff8:	69db      	ldr	r3, [r3, #28]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8001ffe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002008:	f021 010c 	bic.w	r1, r1, #12
 800200c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002012:	430b      	orrs	r3, r1
 8002014:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	695b      	ldr	r3, [r3, #20]
 800201c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002020:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002022:	6999      	ldr	r1, [r3, #24]
 8002024:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	ea40 0301 	orr.w	r3, r0, r1
 800202c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800202e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	4bc5      	ldr	r3, [pc, #788]	; (8002348 <UART_SetConfig+0x384>)
 8002034:	429a      	cmp	r2, r3
 8002036:	d004      	beq.n	8002042 <UART_SetConfig+0x7e>
 8002038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	4bc3      	ldr	r3, [pc, #780]	; (800234c <UART_SetConfig+0x388>)
 800203e:	429a      	cmp	r2, r3
 8002040:	d103      	bne.n	800204a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002042:	f7ff fe5d 	bl	8001d00 <HAL_RCC_GetPCLK2Freq>
 8002046:	6778      	str	r0, [r7, #116]	; 0x74
 8002048:	e002      	b.n	8002050 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800204a:	f7ff fe45 	bl	8001cd8 <HAL_RCC_GetPCLK1Freq>
 800204e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002050:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002058:	f040 80b6 	bne.w	80021c8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800205c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800205e:	461c      	mov	r4, r3
 8002060:	f04f 0500 	mov.w	r5, #0
 8002064:	4622      	mov	r2, r4
 8002066:	462b      	mov	r3, r5
 8002068:	1891      	adds	r1, r2, r2
 800206a:	6439      	str	r1, [r7, #64]	; 0x40
 800206c:	415b      	adcs	r3, r3
 800206e:	647b      	str	r3, [r7, #68]	; 0x44
 8002070:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002074:	1912      	adds	r2, r2, r4
 8002076:	eb45 0303 	adc.w	r3, r5, r3
 800207a:	f04f 0000 	mov.w	r0, #0
 800207e:	f04f 0100 	mov.w	r1, #0
 8002082:	00d9      	lsls	r1, r3, #3
 8002084:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002088:	00d0      	lsls	r0, r2, #3
 800208a:	4602      	mov	r2, r0
 800208c:	460b      	mov	r3, r1
 800208e:	1911      	adds	r1, r2, r4
 8002090:	6639      	str	r1, [r7, #96]	; 0x60
 8002092:	416b      	adcs	r3, r5
 8002094:	667b      	str	r3, [r7, #100]	; 0x64
 8002096:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	461a      	mov	r2, r3
 800209c:	f04f 0300 	mov.w	r3, #0
 80020a0:	1891      	adds	r1, r2, r2
 80020a2:	63b9      	str	r1, [r7, #56]	; 0x38
 80020a4:	415b      	adcs	r3, r3
 80020a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80020ac:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80020b0:	f7fe f8f6 	bl	80002a0 <__aeabi_uldivmod>
 80020b4:	4602      	mov	r2, r0
 80020b6:	460b      	mov	r3, r1
 80020b8:	4ba5      	ldr	r3, [pc, #660]	; (8002350 <UART_SetConfig+0x38c>)
 80020ba:	fba3 2302 	umull	r2, r3, r3, r2
 80020be:	095b      	lsrs	r3, r3, #5
 80020c0:	011e      	lsls	r6, r3, #4
 80020c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020c4:	461c      	mov	r4, r3
 80020c6:	f04f 0500 	mov.w	r5, #0
 80020ca:	4622      	mov	r2, r4
 80020cc:	462b      	mov	r3, r5
 80020ce:	1891      	adds	r1, r2, r2
 80020d0:	6339      	str	r1, [r7, #48]	; 0x30
 80020d2:	415b      	adcs	r3, r3
 80020d4:	637b      	str	r3, [r7, #52]	; 0x34
 80020d6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80020da:	1912      	adds	r2, r2, r4
 80020dc:	eb45 0303 	adc.w	r3, r5, r3
 80020e0:	f04f 0000 	mov.w	r0, #0
 80020e4:	f04f 0100 	mov.w	r1, #0
 80020e8:	00d9      	lsls	r1, r3, #3
 80020ea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80020ee:	00d0      	lsls	r0, r2, #3
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	1911      	adds	r1, r2, r4
 80020f6:	65b9      	str	r1, [r7, #88]	; 0x58
 80020f8:	416b      	adcs	r3, r5
 80020fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	461a      	mov	r2, r3
 8002102:	f04f 0300 	mov.w	r3, #0
 8002106:	1891      	adds	r1, r2, r2
 8002108:	62b9      	str	r1, [r7, #40]	; 0x28
 800210a:	415b      	adcs	r3, r3
 800210c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800210e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002112:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002116:	f7fe f8c3 	bl	80002a0 <__aeabi_uldivmod>
 800211a:	4602      	mov	r2, r0
 800211c:	460b      	mov	r3, r1
 800211e:	4b8c      	ldr	r3, [pc, #560]	; (8002350 <UART_SetConfig+0x38c>)
 8002120:	fba3 1302 	umull	r1, r3, r3, r2
 8002124:	095b      	lsrs	r3, r3, #5
 8002126:	2164      	movs	r1, #100	; 0x64
 8002128:	fb01 f303 	mul.w	r3, r1, r3
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	00db      	lsls	r3, r3, #3
 8002130:	3332      	adds	r3, #50	; 0x32
 8002132:	4a87      	ldr	r2, [pc, #540]	; (8002350 <UART_SetConfig+0x38c>)
 8002134:	fba2 2303 	umull	r2, r3, r2, r3
 8002138:	095b      	lsrs	r3, r3, #5
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002140:	441e      	add	r6, r3
 8002142:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002144:	4618      	mov	r0, r3
 8002146:	f04f 0100 	mov.w	r1, #0
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	1894      	adds	r4, r2, r2
 8002150:	623c      	str	r4, [r7, #32]
 8002152:	415b      	adcs	r3, r3
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
 8002156:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800215a:	1812      	adds	r2, r2, r0
 800215c:	eb41 0303 	adc.w	r3, r1, r3
 8002160:	f04f 0400 	mov.w	r4, #0
 8002164:	f04f 0500 	mov.w	r5, #0
 8002168:	00dd      	lsls	r5, r3, #3
 800216a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800216e:	00d4      	lsls	r4, r2, #3
 8002170:	4622      	mov	r2, r4
 8002172:	462b      	mov	r3, r5
 8002174:	1814      	adds	r4, r2, r0
 8002176:	653c      	str	r4, [r7, #80]	; 0x50
 8002178:	414b      	adcs	r3, r1
 800217a:	657b      	str	r3, [r7, #84]	; 0x54
 800217c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	461a      	mov	r2, r3
 8002182:	f04f 0300 	mov.w	r3, #0
 8002186:	1891      	adds	r1, r2, r2
 8002188:	61b9      	str	r1, [r7, #24]
 800218a:	415b      	adcs	r3, r3
 800218c:	61fb      	str	r3, [r7, #28]
 800218e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002192:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002196:	f7fe f883 	bl	80002a0 <__aeabi_uldivmod>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4b6c      	ldr	r3, [pc, #432]	; (8002350 <UART_SetConfig+0x38c>)
 80021a0:	fba3 1302 	umull	r1, r3, r3, r2
 80021a4:	095b      	lsrs	r3, r3, #5
 80021a6:	2164      	movs	r1, #100	; 0x64
 80021a8:	fb01 f303 	mul.w	r3, r1, r3
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	3332      	adds	r3, #50	; 0x32
 80021b2:	4a67      	ldr	r2, [pc, #412]	; (8002350 <UART_SetConfig+0x38c>)
 80021b4:	fba2 2303 	umull	r2, r3, r2, r3
 80021b8:	095b      	lsrs	r3, r3, #5
 80021ba:	f003 0207 	and.w	r2, r3, #7
 80021be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4432      	add	r2, r6
 80021c4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80021c6:	e0b9      	b.n	800233c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021ca:	461c      	mov	r4, r3
 80021cc:	f04f 0500 	mov.w	r5, #0
 80021d0:	4622      	mov	r2, r4
 80021d2:	462b      	mov	r3, r5
 80021d4:	1891      	adds	r1, r2, r2
 80021d6:	6139      	str	r1, [r7, #16]
 80021d8:	415b      	adcs	r3, r3
 80021da:	617b      	str	r3, [r7, #20]
 80021dc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80021e0:	1912      	adds	r2, r2, r4
 80021e2:	eb45 0303 	adc.w	r3, r5, r3
 80021e6:	f04f 0000 	mov.w	r0, #0
 80021ea:	f04f 0100 	mov.w	r1, #0
 80021ee:	00d9      	lsls	r1, r3, #3
 80021f0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80021f4:	00d0      	lsls	r0, r2, #3
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	eb12 0804 	adds.w	r8, r2, r4
 80021fe:	eb43 0905 	adc.w	r9, r3, r5
 8002202:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	4618      	mov	r0, r3
 8002208:	f04f 0100 	mov.w	r1, #0
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	f04f 0300 	mov.w	r3, #0
 8002214:	008b      	lsls	r3, r1, #2
 8002216:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800221a:	0082      	lsls	r2, r0, #2
 800221c:	4640      	mov	r0, r8
 800221e:	4649      	mov	r1, r9
 8002220:	f7fe f83e 	bl	80002a0 <__aeabi_uldivmod>
 8002224:	4602      	mov	r2, r0
 8002226:	460b      	mov	r3, r1
 8002228:	4b49      	ldr	r3, [pc, #292]	; (8002350 <UART_SetConfig+0x38c>)
 800222a:	fba3 2302 	umull	r2, r3, r3, r2
 800222e:	095b      	lsrs	r3, r3, #5
 8002230:	011e      	lsls	r6, r3, #4
 8002232:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002234:	4618      	mov	r0, r3
 8002236:	f04f 0100 	mov.w	r1, #0
 800223a:	4602      	mov	r2, r0
 800223c:	460b      	mov	r3, r1
 800223e:	1894      	adds	r4, r2, r2
 8002240:	60bc      	str	r4, [r7, #8]
 8002242:	415b      	adcs	r3, r3
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800224a:	1812      	adds	r2, r2, r0
 800224c:	eb41 0303 	adc.w	r3, r1, r3
 8002250:	f04f 0400 	mov.w	r4, #0
 8002254:	f04f 0500 	mov.w	r5, #0
 8002258:	00dd      	lsls	r5, r3, #3
 800225a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800225e:	00d4      	lsls	r4, r2, #3
 8002260:	4622      	mov	r2, r4
 8002262:	462b      	mov	r3, r5
 8002264:	1814      	adds	r4, r2, r0
 8002266:	64bc      	str	r4, [r7, #72]	; 0x48
 8002268:	414b      	adcs	r3, r1
 800226a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800226c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	4618      	mov	r0, r3
 8002272:	f04f 0100 	mov.w	r1, #0
 8002276:	f04f 0200 	mov.w	r2, #0
 800227a:	f04f 0300 	mov.w	r3, #0
 800227e:	008b      	lsls	r3, r1, #2
 8002280:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002284:	0082      	lsls	r2, r0, #2
 8002286:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800228a:	f7fe f809 	bl	80002a0 <__aeabi_uldivmod>
 800228e:	4602      	mov	r2, r0
 8002290:	460b      	mov	r3, r1
 8002292:	4b2f      	ldr	r3, [pc, #188]	; (8002350 <UART_SetConfig+0x38c>)
 8002294:	fba3 1302 	umull	r1, r3, r3, r2
 8002298:	095b      	lsrs	r3, r3, #5
 800229a:	2164      	movs	r1, #100	; 0x64
 800229c:	fb01 f303 	mul.w	r3, r1, r3
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	011b      	lsls	r3, r3, #4
 80022a4:	3332      	adds	r3, #50	; 0x32
 80022a6:	4a2a      	ldr	r2, [pc, #168]	; (8002350 <UART_SetConfig+0x38c>)
 80022a8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ac:	095b      	lsrs	r3, r3, #5
 80022ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022b2:	441e      	add	r6, r3
 80022b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022b6:	4618      	mov	r0, r3
 80022b8:	f04f 0100 	mov.w	r1, #0
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	1894      	adds	r4, r2, r2
 80022c2:	603c      	str	r4, [r7, #0]
 80022c4:	415b      	adcs	r3, r3
 80022c6:	607b      	str	r3, [r7, #4]
 80022c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80022cc:	1812      	adds	r2, r2, r0
 80022ce:	eb41 0303 	adc.w	r3, r1, r3
 80022d2:	f04f 0400 	mov.w	r4, #0
 80022d6:	f04f 0500 	mov.w	r5, #0
 80022da:	00dd      	lsls	r5, r3, #3
 80022dc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80022e0:	00d4      	lsls	r4, r2, #3
 80022e2:	4622      	mov	r2, r4
 80022e4:	462b      	mov	r3, r5
 80022e6:	eb12 0a00 	adds.w	sl, r2, r0
 80022ea:	eb43 0b01 	adc.w	fp, r3, r1
 80022ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f04f 0100 	mov.w	r1, #0
 80022f8:	f04f 0200 	mov.w	r2, #0
 80022fc:	f04f 0300 	mov.w	r3, #0
 8002300:	008b      	lsls	r3, r1, #2
 8002302:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002306:	0082      	lsls	r2, r0, #2
 8002308:	4650      	mov	r0, sl
 800230a:	4659      	mov	r1, fp
 800230c:	f7fd ffc8 	bl	80002a0 <__aeabi_uldivmod>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	4b0e      	ldr	r3, [pc, #56]	; (8002350 <UART_SetConfig+0x38c>)
 8002316:	fba3 1302 	umull	r1, r3, r3, r2
 800231a:	095b      	lsrs	r3, r3, #5
 800231c:	2164      	movs	r1, #100	; 0x64
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	011b      	lsls	r3, r3, #4
 8002326:	3332      	adds	r3, #50	; 0x32
 8002328:	4a09      	ldr	r2, [pc, #36]	; (8002350 <UART_SetConfig+0x38c>)
 800232a:	fba2 2303 	umull	r2, r3, r2, r3
 800232e:	095b      	lsrs	r3, r3, #5
 8002330:	f003 020f 	and.w	r2, r3, #15
 8002334:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4432      	add	r2, r6
 800233a:	609a      	str	r2, [r3, #8]
}
 800233c:	bf00      	nop
 800233e:	377c      	adds	r7, #124	; 0x7c
 8002340:	46bd      	mov	sp, r7
 8002342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002346:	bf00      	nop
 8002348:	40011000 	.word	0x40011000
 800234c:	40011400 	.word	0x40011400
 8002350:	51eb851f 	.word	0x51eb851f

08002354 <PWMInit>:
#include "stm32f4xx_nucleo_144.h"
#define Tiempo_Menor 1

static delay_t delayPWM;

void PWMInit(void){
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
	estPWM = inicioPWM;
 8002358:	4b0e      	ldr	r3, [pc, #56]	; (8002394 <PWMInit+0x40>)
 800235a:	2200      	movs	r2, #0
 800235c:	701a      	strb	r2, [r3, #0]
	cuenta_PWM=0;
 800235e:	4b0e      	ldr	r3, [pc, #56]	; (8002398 <PWMInit+0x44>)
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
	BSP_LED_Init(LED1);
 8002364:	2000      	movs	r0, #0
 8002366:	f7fe facb 	bl	8000900 <BSP_LED_Init>
delayInit(&delayPWM, Tiempo_Menor);
 800236a:	2101      	movs	r1, #1
 800236c:	480b      	ldr	r0, [pc, #44]	; (800239c <PWMInit+0x48>)
 800236e:	f000 f97b 	bl	8002668 <delayInit>
BSP_LED_On(LED1);
 8002372:	2000      	movs	r0, #0
 8002374:	f7fe fb14 	bl	80009a0 <BSP_LED_On>
HAL_Delay(1000);
 8002378:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800237c:	f7fe fd0e 	bl	8000d9c <HAL_Delay>
BSP_LED_Off(LED1);
 8002380:	2000      	movs	r0, #0
 8002382:	f7fe fb27 	bl	80009d4 <BSP_LED_Off>
HAL_Delay(1000);
 8002386:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800238a:	f7fe fd07 	bl	8000d9c <HAL_Delay>
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000104 	.word	0x20000104
 8002398:	200005c0 	.word	0x200005c0
 800239c:	20000108 	.word	0x20000108

080023a0 <DUTY>:

void DUTY(void){
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
int duty_PWM=125;
 80023a6:	237d      	movs	r3, #125	; 0x7d
 80023a8:	607b      	str	r3, [r7, #4]


  switch(estPWM){
 80023aa:	4ba3      	ldr	r3, [pc, #652]	; (8002638 <DUTY+0x298>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b05      	cmp	r3, #5
 80023b0:	f200 8136 	bhi.w	8002620 <DUTY+0x280>
 80023b4:	a201      	add	r2, pc, #4	; (adr r2, 80023bc <DUTY+0x1c>)
 80023b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ba:	bf00      	nop
 80023bc:	080023d5 	.word	0x080023d5
 80023c0:	08002439 	.word	0x08002439
 80023c4:	08002499 	.word	0x08002499
 80023c8:	080024f9 	.word	0x080024f9
 80023cc:	08002551 	.word	0x08002551
 80023d0:	080025b1 	.word	0x080025b1

		case inicioPWM:

			if(delayRead(&delayPWM)){
 80023d4:	4899      	ldr	r0, [pc, #612]	; (800263c <DUTY+0x29c>)
 80023d6:	f000 f961 	bl	800269c <delayRead>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f000 8114 	beq.w	800260a <DUTY+0x26a>
				duty_PWM_interno=duty_PWM;
 80023e2:	4a97      	ldr	r2, [pc, #604]	; (8002640 <DUTY+0x2a0>)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6013      	str	r3, [r2, #0]
				cuenta_PWM=0;
 80023e8:	4b96      	ldr	r3, [pc, #600]	; (8002644 <DUTY+0x2a4>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]

				if(duty_PWM_interno == 0){
 80023ee:	4b94      	ldr	r3, [pc, #592]	; (8002640 <DUTY+0x2a0>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d103      	bne.n	80023fe <DUTY+0x5e>
						xPWM = 0;
 80023f6:	4b94      	ldr	r3, [pc, #592]	; (8002648 <DUTY+0x2a8>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	701a      	strb	r2, [r3, #0]
 80023fc:	e007      	b.n	800240e <DUTY+0x6e>
						}
						else{
						cuenta_PWM=cuenta_PWM+1;
 80023fe:	4b91      	ldr	r3, [pc, #580]	; (8002644 <DUTY+0x2a4>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	3301      	adds	r3, #1
 8002404:	4a8f      	ldr	r2, [pc, #572]	; (8002644 <DUTY+0x2a4>)
 8002406:	6013      	str	r3, [r2, #0]
						xPWM=1;}
 8002408:	4b8f      	ldr	r3, [pc, #572]	; (8002648 <DUTY+0x2a8>)
 800240a:	2201      	movs	r2, #1
 800240c:	701a      	strb	r2, [r3, #0]

			if(xPWM==0){
 800240e:	4b8e      	ldr	r3, [pc, #568]	; (8002648 <DUTY+0x2a8>)
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	f083 0301 	eor.w	r3, r3, #1
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2b00      	cmp	r3, #0
 800241a:	d006      	beq.n	800242a <DUTY+0x8a>
					estPWM=inicioPWM;
 800241c:	4b86      	ldr	r3, [pc, #536]	; (8002638 <DUTY+0x298>)
 800241e:	2200      	movs	r2, #0
 8002420:	701a      	strb	r2, [r3, #0]
					BSP_LED_Off(LED1);
 8002422:	2000      	movs	r0, #0
 8002424:	f7fe fad6 	bl	80009d4 <BSP_LED_Off>
				else {
					estPWM=pasa_uno;
					 BSP_LED_On(LED1);
					 }
					}
		    break;
 8002428:	e0ef      	b.n	800260a <DUTY+0x26a>
					estPWM=pasa_uno;
 800242a:	4b83      	ldr	r3, [pc, #524]	; (8002638 <DUTY+0x298>)
 800242c:	2201      	movs	r2, #1
 800242e:	701a      	strb	r2, [r3, #0]
					 BSP_LED_On(LED1);
 8002430:	2000      	movs	r0, #0
 8002432:	f7fe fab5 	bl	80009a0 <BSP_LED_On>
		    break;
 8002436:	e0e8      	b.n	800260a <DUTY+0x26a>

		case pasa_uno:

			if(delayRead(&delayPWM)){
 8002438:	4880      	ldr	r0, [pc, #512]	; (800263c <DUTY+0x29c>)
 800243a:	f000 f92f 	bl	800269c <delayRead>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	f000 80e4 	beq.w	800260e <DUTY+0x26e>

			if(cuenta_PWM < duty_PWM_interno)
 8002446:	4b7f      	ldr	r3, [pc, #508]	; (8002644 <DUTY+0x2a4>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	4b7d      	ldr	r3, [pc, #500]	; (8002640 <DUTY+0x2a0>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	429a      	cmp	r2, r3
 8002450:	da08      	bge.n	8002464 <DUTY+0xc4>
			{
				cuenta_PWM=cuenta_PWM+1;
 8002452:	4b7c      	ldr	r3, [pc, #496]	; (8002644 <DUTY+0x2a4>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	3301      	adds	r3, #1
 8002458:	4a7a      	ldr	r2, [pc, #488]	; (8002644 <DUTY+0x2a4>)
 800245a:	6013      	str	r3, [r2, #0]
				xPWM =1;
 800245c:	4b7a      	ldr	r3, [pc, #488]	; (8002648 <DUTY+0x2a8>)
 800245e:	2201      	movs	r2, #1
 8002460:	701a      	strb	r2, [r3, #0]
 8002462:	e007      	b.n	8002474 <DUTY+0xd4>
			}
				else{
				cuenta_PWM=cuenta_PWM+1;
 8002464:	4b77      	ldr	r3, [pc, #476]	; (8002644 <DUTY+0x2a4>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	3301      	adds	r3, #1
 800246a:	4a76      	ldr	r2, [pc, #472]	; (8002644 <DUTY+0x2a4>)
 800246c:	6013      	str	r3, [r2, #0]
				xPWM=0;
 800246e:	4b76      	ldr	r3, [pc, #472]	; (8002648 <DUTY+0x2a8>)
 8002470:	2200      	movs	r2, #0
 8002472:	701a      	strb	r2, [r3, #0]
				}


			if(xPWM==1){
 8002474:	4b74      	ldr	r3, [pc, #464]	; (8002648 <DUTY+0x2a8>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d006      	beq.n	800248a <DUTY+0xea>
					estPWM=sigue_uno;
 800247c:	4b6e      	ldr	r3, [pc, #440]	; (8002638 <DUTY+0x298>)
 800247e:	2202      	movs	r2, #2
 8002480:	701a      	strb	r2, [r3, #0]
					BSP_LED_On(LED1);
 8002482:	2000      	movs	r0, #0
 8002484:	f7fe fa8c 	bl	80009a0 <BSP_LED_On>
					estPWM=pasa_cero;
					BSP_LED_Off(LED1);

					 }
					}
		    break;
 8002488:	e0c1      	b.n	800260e <DUTY+0x26e>
					estPWM=pasa_cero;
 800248a:	4b6b      	ldr	r3, [pc, #428]	; (8002638 <DUTY+0x298>)
 800248c:	2203      	movs	r2, #3
 800248e:	701a      	strb	r2, [r3, #0]
					BSP_LED_Off(LED1);
 8002490:	2000      	movs	r0, #0
 8002492:	f7fe fa9f 	bl	80009d4 <BSP_LED_Off>
		    break;
 8002496:	e0ba      	b.n	800260e <DUTY+0x26e>

		case sigue_uno:

			if(delayRead(&delayPWM)){
 8002498:	4868      	ldr	r0, [pc, #416]	; (800263c <DUTY+0x29c>)
 800249a:	f000 f8ff 	bl	800269c <delayRead>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	f000 80b6 	beq.w	8002612 <DUTY+0x272>

			if(cuenta_PWM < duty_PWM_interno){
 80024a6:	4b67      	ldr	r3, [pc, #412]	; (8002644 <DUTY+0x2a4>)
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	4b65      	ldr	r3, [pc, #404]	; (8002640 <DUTY+0x2a0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	da08      	bge.n	80024c4 <DUTY+0x124>
				cuenta_PWM=cuenta_PWM+1;
 80024b2:	4b64      	ldr	r3, [pc, #400]	; (8002644 <DUTY+0x2a4>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	3301      	adds	r3, #1
 80024b8:	4a62      	ldr	r2, [pc, #392]	; (8002644 <DUTY+0x2a4>)
 80024ba:	6013      	str	r3, [r2, #0]
				xPWM=1;
 80024bc:	4b62      	ldr	r3, [pc, #392]	; (8002648 <DUTY+0x2a8>)
 80024be:	2201      	movs	r2, #1
 80024c0:	701a      	strb	r2, [r3, #0]
 80024c2:	e007      	b.n	80024d4 <DUTY+0x134>
			    }
				else{
				cuenta_PWM=cuenta_PWM+1;
 80024c4:	4b5f      	ldr	r3, [pc, #380]	; (8002644 <DUTY+0x2a4>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	3301      	adds	r3, #1
 80024ca:	4a5e      	ldr	r2, [pc, #376]	; (8002644 <DUTY+0x2a4>)
 80024cc:	6013      	str	r3, [r2, #0]
				xPWM=0;
 80024ce:	4b5e      	ldr	r3, [pc, #376]	; (8002648 <DUTY+0x2a8>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	701a      	strb	r2, [r3, #0]
				}

			if(xPWM==1){
 80024d4:	4b5c      	ldr	r3, [pc, #368]	; (8002648 <DUTY+0x2a8>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d006      	beq.n	80024ea <DUTY+0x14a>
					estPWM=sigue_uno;
 80024dc:	4b56      	ldr	r3, [pc, #344]	; (8002638 <DUTY+0x298>)
 80024de:	2202      	movs	r2, #2
 80024e0:	701a      	strb	r2, [r3, #0]
					BSP_LED_On(LED1);
 80024e2:	2000      	movs	r0, #0
 80024e4:	f7fe fa5c 	bl	80009a0 <BSP_LED_On>
				else {
					estPWM=pasa_cero;
					BSP_LED_Off(LED1);
					}
					}
		    break;
 80024e8:	e093      	b.n	8002612 <DUTY+0x272>
					estPWM=pasa_cero;
 80024ea:	4b53      	ldr	r3, [pc, #332]	; (8002638 <DUTY+0x298>)
 80024ec:	2203      	movs	r2, #3
 80024ee:	701a      	strb	r2, [r3, #0]
					BSP_LED_Off(LED1);
 80024f0:	2000      	movs	r0, #0
 80024f2:	f7fe fa6f 	bl	80009d4 <BSP_LED_Off>
		    break;
 80024f6:	e08c      	b.n	8002612 <DUTY+0x272>

		case pasa_cero:
			if(delayRead(&delayPWM)){
 80024f8:	4850      	ldr	r0, [pc, #320]	; (800263c <DUTY+0x29c>)
 80024fa:	f000 f8cf 	bl	800269c <delayRead>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 8088 	beq.w	8002616 <DUTY+0x276>

				if(cuenta_PWM < 255){
 8002506:	4b4f      	ldr	r3, [pc, #316]	; (8002644 <DUTY+0x2a4>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2bfe      	cmp	r3, #254	; 0xfe
 800250c:	dc08      	bgt.n	8002520 <DUTY+0x180>
						cuenta_PWM=cuenta_PWM+1;
 800250e:	4b4d      	ldr	r3, [pc, #308]	; (8002644 <DUTY+0x2a4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	3301      	adds	r3, #1
 8002514:	4a4b      	ldr	r2, [pc, #300]	; (8002644 <DUTY+0x2a4>)
 8002516:	6013      	str	r3, [r2, #0]
						xPWM=0;
 8002518:	4b4b      	ldr	r3, [pc, #300]	; (8002648 <DUTY+0x2a8>)
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]
 800251e:	e002      	b.n	8002526 <DUTY+0x186>
				}
						else{
						xPWM=1;
 8002520:	4b49      	ldr	r3, [pc, #292]	; (8002648 <DUTY+0x2a8>)
 8002522:	2201      	movs	r2, #1
 8002524:	701a      	strb	r2, [r3, #0]
								}

			if(xPWM==0){
 8002526:	4b48      	ldr	r3, [pc, #288]	; (8002648 <DUTY+0x2a8>)
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	f083 0301 	eor.w	r3, r3, #1
 800252e:	b2db      	uxtb	r3, r3
 8002530:	2b00      	cmp	r3, #0
 8002532:	d006      	beq.n	8002542 <DUTY+0x1a2>
					estPWM=sigue_cero;
 8002534:	4b40      	ldr	r3, [pc, #256]	; (8002638 <DUTY+0x298>)
 8002536:	2204      	movs	r2, #4
 8002538:	701a      	strb	r2, [r3, #0]
					BSP_LED_Off(LED1);
 800253a:	2000      	movs	r0, #0
 800253c:	f7fe fa4a 	bl	80009d4 <BSP_LED_Off>
				else {
					estPWM=terminaPWM;
					BSP_LED_Off(LED1);
					 }
					}
		    break;
 8002540:	e069      	b.n	8002616 <DUTY+0x276>
					estPWM=terminaPWM;
 8002542:	4b3d      	ldr	r3, [pc, #244]	; (8002638 <DUTY+0x298>)
 8002544:	2205      	movs	r2, #5
 8002546:	701a      	strb	r2, [r3, #0]
					BSP_LED_Off(LED1);
 8002548:	2000      	movs	r0, #0
 800254a:	f7fe fa43 	bl	80009d4 <BSP_LED_Off>
		    break;
 800254e:	e062      	b.n	8002616 <DUTY+0x276>


		case sigue_cero:
			if(delayRead(&delayPWM)){
 8002550:	483a      	ldr	r0, [pc, #232]	; (800263c <DUTY+0x29c>)
 8002552:	f000 f8a3 	bl	800269c <delayRead>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d05e      	beq.n	800261a <DUTY+0x27a>
				if(cuenta_PWM < 255){
 800255c:	4b39      	ldr	r3, [pc, #228]	; (8002644 <DUTY+0x2a4>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2bfe      	cmp	r3, #254	; 0xfe
 8002562:	dc08      	bgt.n	8002576 <DUTY+0x1d6>
						cuenta_PWM=cuenta_PWM+1;
 8002564:	4b37      	ldr	r3, [pc, #220]	; (8002644 <DUTY+0x2a4>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	3301      	adds	r3, #1
 800256a:	4a36      	ldr	r2, [pc, #216]	; (8002644 <DUTY+0x2a4>)
 800256c:	6013      	str	r3, [r2, #0]
						xPWM=0;
 800256e:	4b36      	ldr	r3, [pc, #216]	; (8002648 <DUTY+0x2a8>)
 8002570:	2200      	movs	r2, #0
 8002572:	701a      	strb	r2, [r3, #0]
 8002574:	e007      	b.n	8002586 <DUTY+0x1e6>
				}
						else{
							cuenta_PWM=cuenta_PWM+1;
 8002576:	4b33      	ldr	r3, [pc, #204]	; (8002644 <DUTY+0x2a4>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	3301      	adds	r3, #1
 800257c:	4a31      	ldr	r2, [pc, #196]	; (8002644 <DUTY+0x2a4>)
 800257e:	6013      	str	r3, [r2, #0]
						xPWM=1;
 8002580:	4b31      	ldr	r3, [pc, #196]	; (8002648 <DUTY+0x2a8>)
 8002582:	2201      	movs	r2, #1
 8002584:	701a      	strb	r2, [r3, #0]
							}
			if(xPWM==0){
 8002586:	4b30      	ldr	r3, [pc, #192]	; (8002648 <DUTY+0x2a8>)
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	f083 0301 	eor.w	r3, r3, #1
 800258e:	b2db      	uxtb	r3, r3
 8002590:	2b00      	cmp	r3, #0
 8002592:	d006      	beq.n	80025a2 <DUTY+0x202>
					estPWM=sigue_cero;
 8002594:	4b28      	ldr	r3, [pc, #160]	; (8002638 <DUTY+0x298>)
 8002596:	2204      	movs	r2, #4
 8002598:	701a      	strb	r2, [r3, #0]
					BSP_LED_Off(LED1);
 800259a:	2000      	movs	r0, #0
 800259c:	f7fe fa1a 	bl	80009d4 <BSP_LED_Off>
				else {
					estPWM=terminaPWM;
					BSP_LED_Off(LED1);
					 }
					}
		    break;
 80025a0:	e03b      	b.n	800261a <DUTY+0x27a>
					estPWM=terminaPWM;
 80025a2:	4b25      	ldr	r3, [pc, #148]	; (8002638 <DUTY+0x298>)
 80025a4:	2205      	movs	r2, #5
 80025a6:	701a      	strb	r2, [r3, #0]
					BSP_LED_Off(LED1);
 80025a8:	2000      	movs	r0, #0
 80025aa:	f7fe fa13 	bl	80009d4 <BSP_LED_Off>
		    break;
 80025ae:	e034      	b.n	800261a <DUTY+0x27a>


		case terminaPWM:
			if(delayRead(&delayPWM)){
 80025b0:	4822      	ldr	r0, [pc, #136]	; (800263c <DUTY+0x29c>)
 80025b2:	f000 f873 	bl	800269c <delayRead>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d030      	beq.n	800261e <DUTY+0x27e>
				if(duty_PWM == duty_PWM_interno)
 80025bc:	4b20      	ldr	r3, [pc, #128]	; (8002640 <DUTY+0x2a0>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d106      	bne.n	80025d4 <DUTY+0x234>
				{
					cuenta_PWM=1;
 80025c6:	4b1f      	ldr	r3, [pc, #124]	; (8002644 <DUTY+0x2a4>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	601a      	str	r2, [r3, #0]
					xPWM=1;}
 80025cc:	4b1e      	ldr	r3, [pc, #120]	; (8002648 <DUTY+0x2a8>)
 80025ce:	2201      	movs	r2, #1
 80025d0:	701a      	strb	r2, [r3, #0]
 80025d2:	e005      	b.n	80025e0 <DUTY+0x240>
					else{
					xPWM=0;
 80025d4:	4b1c      	ldr	r3, [pc, #112]	; (8002648 <DUTY+0x2a8>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	701a      	strb	r2, [r3, #0]
					cuenta_PWM=0;
 80025da:	4b1a      	ldr	r3, [pc, #104]	; (8002644 <DUTY+0x2a4>)
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
						}

			if(xPWM==0){
 80025e0:	4b19      	ldr	r3, [pc, #100]	; (8002648 <DUTY+0x2a8>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	f083 0301 	eor.w	r3, r3, #1
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d006      	beq.n	80025fc <DUTY+0x25c>
					estPWM=inicioPWM;
 80025ee:	4b12      	ldr	r3, [pc, #72]	; (8002638 <DUTY+0x298>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	701a      	strb	r2, [r3, #0]
					BSP_LED_Off(LED1);
 80025f4:	2000      	movs	r0, #0
 80025f6:	f7fe f9ed 	bl	80009d4 <BSP_LED_Off>
				else {
					estPWM=pasa_uno;
					BSP_LED_On(LED1);
					 }
					}
		    break;
 80025fa:	e010      	b.n	800261e <DUTY+0x27e>
					estPWM=pasa_uno;
 80025fc:	4b0e      	ldr	r3, [pc, #56]	; (8002638 <DUTY+0x298>)
 80025fe:	2201      	movs	r2, #1
 8002600:	701a      	strb	r2, [r3, #0]
					BSP_LED_On(LED1);
 8002602:	2000      	movs	r0, #0
 8002604:	f7fe f9cc 	bl	80009a0 <BSP_LED_On>
		    break;
 8002608:	e009      	b.n	800261e <DUTY+0x27e>
		    break;
 800260a:	bf00      	nop
 800260c:	e008      	b.n	8002620 <DUTY+0x280>
		    break;
 800260e:	bf00      	nop
 8002610:	e006      	b.n	8002620 <DUTY+0x280>
		    break;
 8002612:	bf00      	nop
 8002614:	e004      	b.n	8002620 <DUTY+0x280>
		    break;
 8002616:	bf00      	nop
 8002618:	e002      	b.n	8002620 <DUTY+0x280>
		    break;
 800261a:	bf00      	nop
 800261c:	e000      	b.n	8002620 <DUTY+0x280>
		    break;
 800261e:	bf00      	nop

		}

  if(cuenta_PWM>255)
 8002620:	4b08      	ldr	r3, [pc, #32]	; (8002644 <DUTY+0x2a4>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2bff      	cmp	r3, #255	; 0xff
 8002626:	dd02      	ble.n	800262e <DUTY+0x28e>
  {
	  cuenta_PWM=255;
 8002628:	4b06      	ldr	r3, [pc, #24]	; (8002644 <DUTY+0x2a4>)
 800262a:	22ff      	movs	r2, #255	; 0xff
 800262c:	601a      	str	r2, [r3, #0]

  }


}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20000104 	.word	0x20000104
 800263c:	20000108 	.word	0x20000108
 8002640:	200005b8 	.word	0x200005b8
 8002644:	200005c0 	.word	0x200005c0
 8002648:	200005bc 	.word	0x200005bc

0800264c <debounceInit>:
static delay_t delayLed3;
char buffer1[1024];
//////////////////////////////


void debounceInit(void){
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
debounceState = button_up;
 8002650:	4b04      	ldr	r3, [pc, #16]	; (8002664 <debounceInit+0x18>)
 8002652:	2200      	movs	r2, #0
 8002654:	701a      	strb	r2, [r3, #0]

	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8002656:	2100      	movs	r1, #0
 8002658:	2000      	movs	r0, #0
 800265a:	f7fe f9d5 	bl	8000a08 <BSP_PB_Init>

	}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000114 	.word	0x20000114

08002668 <delayInit>:




void delayInit( delay_t * delay, tick_t duration )
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]

if( delay == 0 || duration < 0 || duration > MAX_DELAY)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d004      	beq.n	8002682 <delayInit+0x1a>
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	f242 7210 	movw	r2, #10000	; 0x2710
 800267e:	4293      	cmp	r3, r2
 8002680:	d900      	bls.n	8002684 <delayInit+0x1c>
while(1);
 8002682:	e7fe      	b.n	8002682 <delayInit+0x1a>


delay->duration  = duration;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	605a      	str	r2, [r3, #4]
delay->running=0;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	721a      	strb	r2, [r3, #8]
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <delayRead>:

bool_t delayRead(delay_t * delay)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
bool_t timeArrived = false;
 80026a4:	2300      	movs	r3, #0
 80026a6:	73fb      	strb	r3, [r7, #15]

if(delay == 0)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d100      	bne.n	80026b0 <delayRead+0x14>
	while(1);
 80026ae:	e7fe      	b.n	80026ae <delayRead+0x12>


if (!delay->running)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	7a1b      	ldrb	r3, [r3, #8]
 80026b4:	f083 0301 	eor.w	r3, r3, #1
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d008      	beq.n	80026d0 <delayRead+0x34>
{
delay->startTime = HAL_GetTick();
 80026be:	f7fe fb61 	bl	8000d84 <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	601a      	str	r2, [r3, #0]
delay->running=1;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	721a      	strb	r2, [r3, #8]
 80026ce:	e00e      	b.n	80026ee <delayRead+0x52>
}else
{
if((tick_t)(HAL_GetTick()-delay->startTime)>=delay->duration)
 80026d0:	f7fe fb58 	bl	8000d84 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	1ad2      	subs	r2, r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d304      	bcc.n	80026ee <delayRead+0x52>
{
timeArrived=true;
 80026e4:	2301      	movs	r3, #1
 80026e6:	73fb      	strb	r3, [r7, #15]
delay->running=0;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	721a      	strb	r2, [r3, #8]
}
}

return timeArrived;
 80026ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3710      	adds	r7, #16
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
     */
 // HAL_Init();

  /* Configure the system clock to 180 MHz */
//  SystemClock_Config();
	in=0;
 80026fc:	4b0b      	ldr	r3, [pc, #44]	; (800272c <main+0x34>)
 80026fe:	2200      	movs	r2, #0
 8002700:	701a      	strb	r2, [r3, #0]
	in1=0;
 8002702:	4b0b      	ldr	r3, [pc, #44]	; (8002730 <main+0x38>)
 8002704:	2200      	movs	r2, #0
 8002706:	701a      	strb	r2, [r3, #0]
	debounceInit();
 8002708:	f7ff ffa0 	bl	800264c <debounceInit>
	uartInit();
 800270c:	f7fd ff44 	bl	8000598 <uartInit>
  UartHandle.Init.Parity     = UART_PARITY_ODD;
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;*/

	PWMInit();
 8002710:	f7ff fe20 	bl	8002354 <PWMInit>
  /* Output a message on Hyperterminal using printf function */
  printf("\n\r UART Printf Example: retarget the C library printf function to the UART\n\r");
 8002714:	4807      	ldr	r0, [pc, #28]	; (8002734 <main+0x3c>)
 8002716:	f000 f881 	bl	800281c <iprintf>
  printf("** Test finished successfully. ** \n\r");
 800271a:	4807      	ldr	r0, [pc, #28]	; (8002738 <main+0x40>)
 800271c:	f000 f87e 	bl	800281c <iprintf>
  pstring=0x61;
 8002720:	4b06      	ldr	r3, [pc, #24]	; (800273c <main+0x44>)
 8002722:	2261      	movs	r2, #97	; 0x61
 8002724:	701a      	strb	r2, [r3, #0]
  {

	  // uartSendString(pstring);
	  // HAL_Delay(500);
	  //debounceUpdate();
	  DUTY();
 8002726:	f7ff fe3b 	bl	80023a0 <DUTY>
 800272a:	e7fc      	b.n	8002726 <main+0x2e>
 800272c:	200005c4 	.word	0x200005c4
 8002730:	200005c5 	.word	0x200005c5
 8002734:	08003b40 	.word	0x08003b40
 8002738:	08003b90 	.word	0x08003b90
 800273c:	200005ac 	.word	0x200005ac

08002740 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);
 8002748:	1d39      	adds	r1, r7, #4
 800274a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800274e:	2201      	movs	r2, #1
 8002750:	4803      	ldr	r0, [pc, #12]	; (8002760 <__io_putchar+0x20>)
 8002752:	f7ff fb36 	bl	8001dc2 <HAL_UART_Transmit>

  return ch;
 8002756:	687b      	ldr	r3, [r7, #4]
}
 8002758:	4618      	mov	r0, r3
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	20000164 	.word	0x20000164

08002764 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002764:	f8df d034 	ldr.w	sp, [pc, #52]	; 800279c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002768:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800276a:	e003      	b.n	8002774 <LoopCopyDataInit>

0800276c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800276c:	4b0c      	ldr	r3, [pc, #48]	; (80027a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800276e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002770:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002772:	3104      	adds	r1, #4

08002774 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002774:	480b      	ldr	r0, [pc, #44]	; (80027a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002776:	4b0c      	ldr	r3, [pc, #48]	; (80027a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002778:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800277a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800277c:	d3f6      	bcc.n	800276c <CopyDataInit>
  ldr  r2, =_sbss
 800277e:	4a0b      	ldr	r2, [pc, #44]	; (80027ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002780:	e002      	b.n	8002788 <LoopFillZerobss>

08002782 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002782:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002784:	f842 3b04 	str.w	r3, [r2], #4

08002788 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002788:	4b09      	ldr	r3, [pc, #36]	; (80027b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800278a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800278c:	d3f9      	bcc.n	8002782 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800278e:	f7fe f991 	bl	8000ab4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002792:	f000 f817 	bl	80027c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002796:	f7ff ffaf 	bl	80026f8 <main>
  bx  lr    
 800279a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800279c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80027a0:	08003c80 	.word	0x08003c80
  ldr  r0, =_sdata
 80027a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80027a8:	200000e4 	.word	0x200000e4
  ldr  r2, =_sbss
 80027ac:	200000e4 	.word	0x200000e4
  ldr  r3, = _ebss
 80027b0:	200009d8 	.word	0x200009d8

080027b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027b4:	e7fe      	b.n	80027b4 <ADC_IRQHandler>
	...

080027b8 <__errno>:
 80027b8:	4b01      	ldr	r3, [pc, #4]	; (80027c0 <__errno+0x8>)
 80027ba:	6818      	ldr	r0, [r3, #0]
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	20000080 	.word	0x20000080

080027c4 <__libc_init_array>:
 80027c4:	b570      	push	{r4, r5, r6, lr}
 80027c6:	4d0d      	ldr	r5, [pc, #52]	; (80027fc <__libc_init_array+0x38>)
 80027c8:	4c0d      	ldr	r4, [pc, #52]	; (8002800 <__libc_init_array+0x3c>)
 80027ca:	1b64      	subs	r4, r4, r5
 80027cc:	10a4      	asrs	r4, r4, #2
 80027ce:	2600      	movs	r6, #0
 80027d0:	42a6      	cmp	r6, r4
 80027d2:	d109      	bne.n	80027e8 <__libc_init_array+0x24>
 80027d4:	4d0b      	ldr	r5, [pc, #44]	; (8002804 <__libc_init_array+0x40>)
 80027d6:	4c0c      	ldr	r4, [pc, #48]	; (8002808 <__libc_init_array+0x44>)
 80027d8:	f001 f948 	bl	8003a6c <_init>
 80027dc:	1b64      	subs	r4, r4, r5
 80027de:	10a4      	asrs	r4, r4, #2
 80027e0:	2600      	movs	r6, #0
 80027e2:	42a6      	cmp	r6, r4
 80027e4:	d105      	bne.n	80027f2 <__libc_init_array+0x2e>
 80027e6:	bd70      	pop	{r4, r5, r6, pc}
 80027e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80027ec:	4798      	blx	r3
 80027ee:	3601      	adds	r6, #1
 80027f0:	e7ee      	b.n	80027d0 <__libc_init_array+0xc>
 80027f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80027f6:	4798      	blx	r3
 80027f8:	3601      	adds	r6, #1
 80027fa:	e7f2      	b.n	80027e2 <__libc_init_array+0x1e>
 80027fc:	08003c78 	.word	0x08003c78
 8002800:	08003c78 	.word	0x08003c78
 8002804:	08003c78 	.word	0x08003c78
 8002808:	08003c7c 	.word	0x08003c7c

0800280c <memset>:
 800280c:	4402      	add	r2, r0
 800280e:	4603      	mov	r3, r0
 8002810:	4293      	cmp	r3, r2
 8002812:	d100      	bne.n	8002816 <memset+0xa>
 8002814:	4770      	bx	lr
 8002816:	f803 1b01 	strb.w	r1, [r3], #1
 800281a:	e7f9      	b.n	8002810 <memset+0x4>

0800281c <iprintf>:
 800281c:	b40f      	push	{r0, r1, r2, r3}
 800281e:	4b0a      	ldr	r3, [pc, #40]	; (8002848 <iprintf+0x2c>)
 8002820:	b513      	push	{r0, r1, r4, lr}
 8002822:	681c      	ldr	r4, [r3, #0]
 8002824:	b124      	cbz	r4, 8002830 <iprintf+0x14>
 8002826:	69a3      	ldr	r3, [r4, #24]
 8002828:	b913      	cbnz	r3, 8002830 <iprintf+0x14>
 800282a:	4620      	mov	r0, r4
 800282c:	f000 f886 	bl	800293c <__sinit>
 8002830:	ab05      	add	r3, sp, #20
 8002832:	9a04      	ldr	r2, [sp, #16]
 8002834:	68a1      	ldr	r1, [r4, #8]
 8002836:	9301      	str	r3, [sp, #4]
 8002838:	4620      	mov	r0, r4
 800283a:	f000 faff 	bl	8002e3c <_vfiprintf_r>
 800283e:	b002      	add	sp, #8
 8002840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002844:	b004      	add	sp, #16
 8002846:	4770      	bx	lr
 8002848:	20000080 	.word	0x20000080

0800284c <siprintf>:
 800284c:	b40e      	push	{r1, r2, r3}
 800284e:	b500      	push	{lr}
 8002850:	b09c      	sub	sp, #112	; 0x70
 8002852:	ab1d      	add	r3, sp, #116	; 0x74
 8002854:	9002      	str	r0, [sp, #8]
 8002856:	9006      	str	r0, [sp, #24]
 8002858:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800285c:	4809      	ldr	r0, [pc, #36]	; (8002884 <siprintf+0x38>)
 800285e:	9107      	str	r1, [sp, #28]
 8002860:	9104      	str	r1, [sp, #16]
 8002862:	4909      	ldr	r1, [pc, #36]	; (8002888 <siprintf+0x3c>)
 8002864:	f853 2b04 	ldr.w	r2, [r3], #4
 8002868:	9105      	str	r1, [sp, #20]
 800286a:	6800      	ldr	r0, [r0, #0]
 800286c:	9301      	str	r3, [sp, #4]
 800286e:	a902      	add	r1, sp, #8
 8002870:	f000 f9ba 	bl	8002be8 <_svfiprintf_r>
 8002874:	9b02      	ldr	r3, [sp, #8]
 8002876:	2200      	movs	r2, #0
 8002878:	701a      	strb	r2, [r3, #0]
 800287a:	b01c      	add	sp, #112	; 0x70
 800287c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002880:	b003      	add	sp, #12
 8002882:	4770      	bx	lr
 8002884:	20000080 	.word	0x20000080
 8002888:	ffff0208 	.word	0xffff0208

0800288c <std>:
 800288c:	2300      	movs	r3, #0
 800288e:	b510      	push	{r4, lr}
 8002890:	4604      	mov	r4, r0
 8002892:	e9c0 3300 	strd	r3, r3, [r0]
 8002896:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800289a:	6083      	str	r3, [r0, #8]
 800289c:	8181      	strh	r1, [r0, #12]
 800289e:	6643      	str	r3, [r0, #100]	; 0x64
 80028a0:	81c2      	strh	r2, [r0, #14]
 80028a2:	6183      	str	r3, [r0, #24]
 80028a4:	4619      	mov	r1, r3
 80028a6:	2208      	movs	r2, #8
 80028a8:	305c      	adds	r0, #92	; 0x5c
 80028aa:	f7ff ffaf 	bl	800280c <memset>
 80028ae:	4b05      	ldr	r3, [pc, #20]	; (80028c4 <std+0x38>)
 80028b0:	6263      	str	r3, [r4, #36]	; 0x24
 80028b2:	4b05      	ldr	r3, [pc, #20]	; (80028c8 <std+0x3c>)
 80028b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80028b6:	4b05      	ldr	r3, [pc, #20]	; (80028cc <std+0x40>)
 80028b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028ba:	4b05      	ldr	r3, [pc, #20]	; (80028d0 <std+0x44>)
 80028bc:	6224      	str	r4, [r4, #32]
 80028be:	6323      	str	r3, [r4, #48]	; 0x30
 80028c0:	bd10      	pop	{r4, pc}
 80028c2:	bf00      	nop
 80028c4:	080033e5 	.word	0x080033e5
 80028c8:	08003407 	.word	0x08003407
 80028cc:	0800343f 	.word	0x0800343f
 80028d0:	08003463 	.word	0x08003463

080028d4 <_cleanup_r>:
 80028d4:	4901      	ldr	r1, [pc, #4]	; (80028dc <_cleanup_r+0x8>)
 80028d6:	f000 b8af 	b.w	8002a38 <_fwalk_reent>
 80028da:	bf00      	nop
 80028dc:	0800373d 	.word	0x0800373d

080028e0 <__sfmoreglue>:
 80028e0:	b570      	push	{r4, r5, r6, lr}
 80028e2:	1e4a      	subs	r2, r1, #1
 80028e4:	2568      	movs	r5, #104	; 0x68
 80028e6:	4355      	muls	r5, r2
 80028e8:	460e      	mov	r6, r1
 80028ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80028ee:	f000 f8c5 	bl	8002a7c <_malloc_r>
 80028f2:	4604      	mov	r4, r0
 80028f4:	b140      	cbz	r0, 8002908 <__sfmoreglue+0x28>
 80028f6:	2100      	movs	r1, #0
 80028f8:	e9c0 1600 	strd	r1, r6, [r0]
 80028fc:	300c      	adds	r0, #12
 80028fe:	60a0      	str	r0, [r4, #8]
 8002900:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002904:	f7ff ff82 	bl	800280c <memset>
 8002908:	4620      	mov	r0, r4
 800290a:	bd70      	pop	{r4, r5, r6, pc}

0800290c <__sfp_lock_acquire>:
 800290c:	4801      	ldr	r0, [pc, #4]	; (8002914 <__sfp_lock_acquire+0x8>)
 800290e:	f000 b8b3 	b.w	8002a78 <__retarget_lock_acquire_recursive>
 8002912:	bf00      	nop
 8002914:	200009d0 	.word	0x200009d0

08002918 <__sfp_lock_release>:
 8002918:	4801      	ldr	r0, [pc, #4]	; (8002920 <__sfp_lock_release+0x8>)
 800291a:	f000 b8ae 	b.w	8002a7a <__retarget_lock_release_recursive>
 800291e:	bf00      	nop
 8002920:	200009d0 	.word	0x200009d0

08002924 <__sinit_lock_acquire>:
 8002924:	4801      	ldr	r0, [pc, #4]	; (800292c <__sinit_lock_acquire+0x8>)
 8002926:	f000 b8a7 	b.w	8002a78 <__retarget_lock_acquire_recursive>
 800292a:	bf00      	nop
 800292c:	200009cb 	.word	0x200009cb

08002930 <__sinit_lock_release>:
 8002930:	4801      	ldr	r0, [pc, #4]	; (8002938 <__sinit_lock_release+0x8>)
 8002932:	f000 b8a2 	b.w	8002a7a <__retarget_lock_release_recursive>
 8002936:	bf00      	nop
 8002938:	200009cb 	.word	0x200009cb

0800293c <__sinit>:
 800293c:	b510      	push	{r4, lr}
 800293e:	4604      	mov	r4, r0
 8002940:	f7ff fff0 	bl	8002924 <__sinit_lock_acquire>
 8002944:	69a3      	ldr	r3, [r4, #24]
 8002946:	b11b      	cbz	r3, 8002950 <__sinit+0x14>
 8002948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800294c:	f7ff bff0 	b.w	8002930 <__sinit_lock_release>
 8002950:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002954:	6523      	str	r3, [r4, #80]	; 0x50
 8002956:	4b13      	ldr	r3, [pc, #76]	; (80029a4 <__sinit+0x68>)
 8002958:	4a13      	ldr	r2, [pc, #76]	; (80029a8 <__sinit+0x6c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	62a2      	str	r2, [r4, #40]	; 0x28
 800295e:	42a3      	cmp	r3, r4
 8002960:	bf04      	itt	eq
 8002962:	2301      	moveq	r3, #1
 8002964:	61a3      	streq	r3, [r4, #24]
 8002966:	4620      	mov	r0, r4
 8002968:	f000 f820 	bl	80029ac <__sfp>
 800296c:	6060      	str	r0, [r4, #4]
 800296e:	4620      	mov	r0, r4
 8002970:	f000 f81c 	bl	80029ac <__sfp>
 8002974:	60a0      	str	r0, [r4, #8]
 8002976:	4620      	mov	r0, r4
 8002978:	f000 f818 	bl	80029ac <__sfp>
 800297c:	2200      	movs	r2, #0
 800297e:	60e0      	str	r0, [r4, #12]
 8002980:	2104      	movs	r1, #4
 8002982:	6860      	ldr	r0, [r4, #4]
 8002984:	f7ff ff82 	bl	800288c <std>
 8002988:	68a0      	ldr	r0, [r4, #8]
 800298a:	2201      	movs	r2, #1
 800298c:	2109      	movs	r1, #9
 800298e:	f7ff ff7d 	bl	800288c <std>
 8002992:	68e0      	ldr	r0, [r4, #12]
 8002994:	2202      	movs	r2, #2
 8002996:	2112      	movs	r1, #18
 8002998:	f7ff ff78 	bl	800288c <std>
 800299c:	2301      	movs	r3, #1
 800299e:	61a3      	str	r3, [r4, #24]
 80029a0:	e7d2      	b.n	8002948 <__sinit+0xc>
 80029a2:	bf00      	nop
 80029a4:	08003bd8 	.word	0x08003bd8
 80029a8:	080028d5 	.word	0x080028d5

080029ac <__sfp>:
 80029ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ae:	4607      	mov	r7, r0
 80029b0:	f7ff ffac 	bl	800290c <__sfp_lock_acquire>
 80029b4:	4b1e      	ldr	r3, [pc, #120]	; (8002a30 <__sfp+0x84>)
 80029b6:	681e      	ldr	r6, [r3, #0]
 80029b8:	69b3      	ldr	r3, [r6, #24]
 80029ba:	b913      	cbnz	r3, 80029c2 <__sfp+0x16>
 80029bc:	4630      	mov	r0, r6
 80029be:	f7ff ffbd 	bl	800293c <__sinit>
 80029c2:	3648      	adds	r6, #72	; 0x48
 80029c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80029c8:	3b01      	subs	r3, #1
 80029ca:	d503      	bpl.n	80029d4 <__sfp+0x28>
 80029cc:	6833      	ldr	r3, [r6, #0]
 80029ce:	b30b      	cbz	r3, 8002a14 <__sfp+0x68>
 80029d0:	6836      	ldr	r6, [r6, #0]
 80029d2:	e7f7      	b.n	80029c4 <__sfp+0x18>
 80029d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80029d8:	b9d5      	cbnz	r5, 8002a10 <__sfp+0x64>
 80029da:	4b16      	ldr	r3, [pc, #88]	; (8002a34 <__sfp+0x88>)
 80029dc:	60e3      	str	r3, [r4, #12]
 80029de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80029e2:	6665      	str	r5, [r4, #100]	; 0x64
 80029e4:	f000 f847 	bl	8002a76 <__retarget_lock_init_recursive>
 80029e8:	f7ff ff96 	bl	8002918 <__sfp_lock_release>
 80029ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80029f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80029f4:	6025      	str	r5, [r4, #0]
 80029f6:	61a5      	str	r5, [r4, #24]
 80029f8:	2208      	movs	r2, #8
 80029fa:	4629      	mov	r1, r5
 80029fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002a00:	f7ff ff04 	bl	800280c <memset>
 8002a04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002a08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002a0c:	4620      	mov	r0, r4
 8002a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a10:	3468      	adds	r4, #104	; 0x68
 8002a12:	e7d9      	b.n	80029c8 <__sfp+0x1c>
 8002a14:	2104      	movs	r1, #4
 8002a16:	4638      	mov	r0, r7
 8002a18:	f7ff ff62 	bl	80028e0 <__sfmoreglue>
 8002a1c:	4604      	mov	r4, r0
 8002a1e:	6030      	str	r0, [r6, #0]
 8002a20:	2800      	cmp	r0, #0
 8002a22:	d1d5      	bne.n	80029d0 <__sfp+0x24>
 8002a24:	f7ff ff78 	bl	8002918 <__sfp_lock_release>
 8002a28:	230c      	movs	r3, #12
 8002a2a:	603b      	str	r3, [r7, #0]
 8002a2c:	e7ee      	b.n	8002a0c <__sfp+0x60>
 8002a2e:	bf00      	nop
 8002a30:	08003bd8 	.word	0x08003bd8
 8002a34:	ffff0001 	.word	0xffff0001

08002a38 <_fwalk_reent>:
 8002a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a3c:	4606      	mov	r6, r0
 8002a3e:	4688      	mov	r8, r1
 8002a40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002a44:	2700      	movs	r7, #0
 8002a46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a4a:	f1b9 0901 	subs.w	r9, r9, #1
 8002a4e:	d505      	bpl.n	8002a5c <_fwalk_reent+0x24>
 8002a50:	6824      	ldr	r4, [r4, #0]
 8002a52:	2c00      	cmp	r4, #0
 8002a54:	d1f7      	bne.n	8002a46 <_fwalk_reent+0xe>
 8002a56:	4638      	mov	r0, r7
 8002a58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a5c:	89ab      	ldrh	r3, [r5, #12]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d907      	bls.n	8002a72 <_fwalk_reent+0x3a>
 8002a62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002a66:	3301      	adds	r3, #1
 8002a68:	d003      	beq.n	8002a72 <_fwalk_reent+0x3a>
 8002a6a:	4629      	mov	r1, r5
 8002a6c:	4630      	mov	r0, r6
 8002a6e:	47c0      	blx	r8
 8002a70:	4307      	orrs	r7, r0
 8002a72:	3568      	adds	r5, #104	; 0x68
 8002a74:	e7e9      	b.n	8002a4a <_fwalk_reent+0x12>

08002a76 <__retarget_lock_init_recursive>:
 8002a76:	4770      	bx	lr

08002a78 <__retarget_lock_acquire_recursive>:
 8002a78:	4770      	bx	lr

08002a7a <__retarget_lock_release_recursive>:
 8002a7a:	4770      	bx	lr

08002a7c <_malloc_r>:
 8002a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a7e:	1ccd      	adds	r5, r1, #3
 8002a80:	f025 0503 	bic.w	r5, r5, #3
 8002a84:	3508      	adds	r5, #8
 8002a86:	2d0c      	cmp	r5, #12
 8002a88:	bf38      	it	cc
 8002a8a:	250c      	movcc	r5, #12
 8002a8c:	2d00      	cmp	r5, #0
 8002a8e:	4606      	mov	r6, r0
 8002a90:	db01      	blt.n	8002a96 <_malloc_r+0x1a>
 8002a92:	42a9      	cmp	r1, r5
 8002a94:	d903      	bls.n	8002a9e <_malloc_r+0x22>
 8002a96:	230c      	movs	r3, #12
 8002a98:	6033      	str	r3, [r6, #0]
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a9e:	f000 ff27 	bl	80038f0 <__malloc_lock>
 8002aa2:	4921      	ldr	r1, [pc, #132]	; (8002b28 <_malloc_r+0xac>)
 8002aa4:	680a      	ldr	r2, [r1, #0]
 8002aa6:	4614      	mov	r4, r2
 8002aa8:	b99c      	cbnz	r4, 8002ad2 <_malloc_r+0x56>
 8002aaa:	4f20      	ldr	r7, [pc, #128]	; (8002b2c <_malloc_r+0xb0>)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	b923      	cbnz	r3, 8002aba <_malloc_r+0x3e>
 8002ab0:	4621      	mov	r1, r4
 8002ab2:	4630      	mov	r0, r6
 8002ab4:	f000 fc86 	bl	80033c4 <_sbrk_r>
 8002ab8:	6038      	str	r0, [r7, #0]
 8002aba:	4629      	mov	r1, r5
 8002abc:	4630      	mov	r0, r6
 8002abe:	f000 fc81 	bl	80033c4 <_sbrk_r>
 8002ac2:	1c43      	adds	r3, r0, #1
 8002ac4:	d123      	bne.n	8002b0e <_malloc_r+0x92>
 8002ac6:	230c      	movs	r3, #12
 8002ac8:	6033      	str	r3, [r6, #0]
 8002aca:	4630      	mov	r0, r6
 8002acc:	f000 ff16 	bl	80038fc <__malloc_unlock>
 8002ad0:	e7e3      	b.n	8002a9a <_malloc_r+0x1e>
 8002ad2:	6823      	ldr	r3, [r4, #0]
 8002ad4:	1b5b      	subs	r3, r3, r5
 8002ad6:	d417      	bmi.n	8002b08 <_malloc_r+0x8c>
 8002ad8:	2b0b      	cmp	r3, #11
 8002ada:	d903      	bls.n	8002ae4 <_malloc_r+0x68>
 8002adc:	6023      	str	r3, [r4, #0]
 8002ade:	441c      	add	r4, r3
 8002ae0:	6025      	str	r5, [r4, #0]
 8002ae2:	e004      	b.n	8002aee <_malloc_r+0x72>
 8002ae4:	6863      	ldr	r3, [r4, #4]
 8002ae6:	42a2      	cmp	r2, r4
 8002ae8:	bf0c      	ite	eq
 8002aea:	600b      	streq	r3, [r1, #0]
 8002aec:	6053      	strne	r3, [r2, #4]
 8002aee:	4630      	mov	r0, r6
 8002af0:	f000 ff04 	bl	80038fc <__malloc_unlock>
 8002af4:	f104 000b 	add.w	r0, r4, #11
 8002af8:	1d23      	adds	r3, r4, #4
 8002afa:	f020 0007 	bic.w	r0, r0, #7
 8002afe:	1ac2      	subs	r2, r0, r3
 8002b00:	d0cc      	beq.n	8002a9c <_malloc_r+0x20>
 8002b02:	1a1b      	subs	r3, r3, r0
 8002b04:	50a3      	str	r3, [r4, r2]
 8002b06:	e7c9      	b.n	8002a9c <_malloc_r+0x20>
 8002b08:	4622      	mov	r2, r4
 8002b0a:	6864      	ldr	r4, [r4, #4]
 8002b0c:	e7cc      	b.n	8002aa8 <_malloc_r+0x2c>
 8002b0e:	1cc4      	adds	r4, r0, #3
 8002b10:	f024 0403 	bic.w	r4, r4, #3
 8002b14:	42a0      	cmp	r0, r4
 8002b16:	d0e3      	beq.n	8002ae0 <_malloc_r+0x64>
 8002b18:	1a21      	subs	r1, r4, r0
 8002b1a:	4630      	mov	r0, r6
 8002b1c:	f000 fc52 	bl	80033c4 <_sbrk_r>
 8002b20:	3001      	adds	r0, #1
 8002b22:	d1dd      	bne.n	8002ae0 <_malloc_r+0x64>
 8002b24:	e7cf      	b.n	8002ac6 <_malloc_r+0x4a>
 8002b26:	bf00      	nop
 8002b28:	20000118 	.word	0x20000118
 8002b2c:	2000011c 	.word	0x2000011c

08002b30 <__ssputs_r>:
 8002b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b34:	688e      	ldr	r6, [r1, #8]
 8002b36:	429e      	cmp	r6, r3
 8002b38:	4682      	mov	sl, r0
 8002b3a:	460c      	mov	r4, r1
 8002b3c:	4690      	mov	r8, r2
 8002b3e:	461f      	mov	r7, r3
 8002b40:	d838      	bhi.n	8002bb4 <__ssputs_r+0x84>
 8002b42:	898a      	ldrh	r2, [r1, #12]
 8002b44:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002b48:	d032      	beq.n	8002bb0 <__ssputs_r+0x80>
 8002b4a:	6825      	ldr	r5, [r4, #0]
 8002b4c:	6909      	ldr	r1, [r1, #16]
 8002b4e:	eba5 0901 	sub.w	r9, r5, r1
 8002b52:	6965      	ldr	r5, [r4, #20]
 8002b54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	444b      	add	r3, r9
 8002b60:	106d      	asrs	r5, r5, #1
 8002b62:	429d      	cmp	r5, r3
 8002b64:	bf38      	it	cc
 8002b66:	461d      	movcc	r5, r3
 8002b68:	0553      	lsls	r3, r2, #21
 8002b6a:	d531      	bpl.n	8002bd0 <__ssputs_r+0xa0>
 8002b6c:	4629      	mov	r1, r5
 8002b6e:	f7ff ff85 	bl	8002a7c <_malloc_r>
 8002b72:	4606      	mov	r6, r0
 8002b74:	b950      	cbnz	r0, 8002b8c <__ssputs_r+0x5c>
 8002b76:	230c      	movs	r3, #12
 8002b78:	f8ca 3000 	str.w	r3, [sl]
 8002b7c:	89a3      	ldrh	r3, [r4, #12]
 8002b7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b82:	81a3      	strh	r3, [r4, #12]
 8002b84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b8c:	6921      	ldr	r1, [r4, #16]
 8002b8e:	464a      	mov	r2, r9
 8002b90:	f000 fe86 	bl	80038a0 <memcpy>
 8002b94:	89a3      	ldrh	r3, [r4, #12]
 8002b96:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002b9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b9e:	81a3      	strh	r3, [r4, #12]
 8002ba0:	6126      	str	r6, [r4, #16]
 8002ba2:	6165      	str	r5, [r4, #20]
 8002ba4:	444e      	add	r6, r9
 8002ba6:	eba5 0509 	sub.w	r5, r5, r9
 8002baa:	6026      	str	r6, [r4, #0]
 8002bac:	60a5      	str	r5, [r4, #8]
 8002bae:	463e      	mov	r6, r7
 8002bb0:	42be      	cmp	r6, r7
 8002bb2:	d900      	bls.n	8002bb6 <__ssputs_r+0x86>
 8002bb4:	463e      	mov	r6, r7
 8002bb6:	4632      	mov	r2, r6
 8002bb8:	6820      	ldr	r0, [r4, #0]
 8002bba:	4641      	mov	r1, r8
 8002bbc:	f000 fe7e 	bl	80038bc <memmove>
 8002bc0:	68a3      	ldr	r3, [r4, #8]
 8002bc2:	6822      	ldr	r2, [r4, #0]
 8002bc4:	1b9b      	subs	r3, r3, r6
 8002bc6:	4432      	add	r2, r6
 8002bc8:	60a3      	str	r3, [r4, #8]
 8002bca:	6022      	str	r2, [r4, #0]
 8002bcc:	2000      	movs	r0, #0
 8002bce:	e7db      	b.n	8002b88 <__ssputs_r+0x58>
 8002bd0:	462a      	mov	r2, r5
 8002bd2:	f000 fee9 	bl	80039a8 <_realloc_r>
 8002bd6:	4606      	mov	r6, r0
 8002bd8:	2800      	cmp	r0, #0
 8002bda:	d1e1      	bne.n	8002ba0 <__ssputs_r+0x70>
 8002bdc:	6921      	ldr	r1, [r4, #16]
 8002bde:	4650      	mov	r0, sl
 8002be0:	f000 fe92 	bl	8003908 <_free_r>
 8002be4:	e7c7      	b.n	8002b76 <__ssputs_r+0x46>
	...

08002be8 <_svfiprintf_r>:
 8002be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bec:	4698      	mov	r8, r3
 8002bee:	898b      	ldrh	r3, [r1, #12]
 8002bf0:	061b      	lsls	r3, r3, #24
 8002bf2:	b09d      	sub	sp, #116	; 0x74
 8002bf4:	4607      	mov	r7, r0
 8002bf6:	460d      	mov	r5, r1
 8002bf8:	4614      	mov	r4, r2
 8002bfa:	d50e      	bpl.n	8002c1a <_svfiprintf_r+0x32>
 8002bfc:	690b      	ldr	r3, [r1, #16]
 8002bfe:	b963      	cbnz	r3, 8002c1a <_svfiprintf_r+0x32>
 8002c00:	2140      	movs	r1, #64	; 0x40
 8002c02:	f7ff ff3b 	bl	8002a7c <_malloc_r>
 8002c06:	6028      	str	r0, [r5, #0]
 8002c08:	6128      	str	r0, [r5, #16]
 8002c0a:	b920      	cbnz	r0, 8002c16 <_svfiprintf_r+0x2e>
 8002c0c:	230c      	movs	r3, #12
 8002c0e:	603b      	str	r3, [r7, #0]
 8002c10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c14:	e0d1      	b.n	8002dba <_svfiprintf_r+0x1d2>
 8002c16:	2340      	movs	r3, #64	; 0x40
 8002c18:	616b      	str	r3, [r5, #20]
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	9309      	str	r3, [sp, #36]	; 0x24
 8002c1e:	2320      	movs	r3, #32
 8002c20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c24:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c28:	2330      	movs	r3, #48	; 0x30
 8002c2a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002dd4 <_svfiprintf_r+0x1ec>
 8002c2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c32:	f04f 0901 	mov.w	r9, #1
 8002c36:	4623      	mov	r3, r4
 8002c38:	469a      	mov	sl, r3
 8002c3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c3e:	b10a      	cbz	r2, 8002c44 <_svfiprintf_r+0x5c>
 8002c40:	2a25      	cmp	r2, #37	; 0x25
 8002c42:	d1f9      	bne.n	8002c38 <_svfiprintf_r+0x50>
 8002c44:	ebba 0b04 	subs.w	fp, sl, r4
 8002c48:	d00b      	beq.n	8002c62 <_svfiprintf_r+0x7a>
 8002c4a:	465b      	mov	r3, fp
 8002c4c:	4622      	mov	r2, r4
 8002c4e:	4629      	mov	r1, r5
 8002c50:	4638      	mov	r0, r7
 8002c52:	f7ff ff6d 	bl	8002b30 <__ssputs_r>
 8002c56:	3001      	adds	r0, #1
 8002c58:	f000 80aa 	beq.w	8002db0 <_svfiprintf_r+0x1c8>
 8002c5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002c5e:	445a      	add	r2, fp
 8002c60:	9209      	str	r2, [sp, #36]	; 0x24
 8002c62:	f89a 3000 	ldrb.w	r3, [sl]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f000 80a2 	beq.w	8002db0 <_svfiprintf_r+0x1c8>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c76:	f10a 0a01 	add.w	sl, sl, #1
 8002c7a:	9304      	str	r3, [sp, #16]
 8002c7c:	9307      	str	r3, [sp, #28]
 8002c7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c82:	931a      	str	r3, [sp, #104]	; 0x68
 8002c84:	4654      	mov	r4, sl
 8002c86:	2205      	movs	r2, #5
 8002c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c8c:	4851      	ldr	r0, [pc, #324]	; (8002dd4 <_svfiprintf_r+0x1ec>)
 8002c8e:	f7fd fab7 	bl	8000200 <memchr>
 8002c92:	9a04      	ldr	r2, [sp, #16]
 8002c94:	b9d8      	cbnz	r0, 8002cce <_svfiprintf_r+0xe6>
 8002c96:	06d0      	lsls	r0, r2, #27
 8002c98:	bf44      	itt	mi
 8002c9a:	2320      	movmi	r3, #32
 8002c9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ca0:	0711      	lsls	r1, r2, #28
 8002ca2:	bf44      	itt	mi
 8002ca4:	232b      	movmi	r3, #43	; 0x2b
 8002ca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002caa:	f89a 3000 	ldrb.w	r3, [sl]
 8002cae:	2b2a      	cmp	r3, #42	; 0x2a
 8002cb0:	d015      	beq.n	8002cde <_svfiprintf_r+0xf6>
 8002cb2:	9a07      	ldr	r2, [sp, #28]
 8002cb4:	4654      	mov	r4, sl
 8002cb6:	2000      	movs	r0, #0
 8002cb8:	f04f 0c0a 	mov.w	ip, #10
 8002cbc:	4621      	mov	r1, r4
 8002cbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002cc2:	3b30      	subs	r3, #48	; 0x30
 8002cc4:	2b09      	cmp	r3, #9
 8002cc6:	d94e      	bls.n	8002d66 <_svfiprintf_r+0x17e>
 8002cc8:	b1b0      	cbz	r0, 8002cf8 <_svfiprintf_r+0x110>
 8002cca:	9207      	str	r2, [sp, #28]
 8002ccc:	e014      	b.n	8002cf8 <_svfiprintf_r+0x110>
 8002cce:	eba0 0308 	sub.w	r3, r0, r8
 8002cd2:	fa09 f303 	lsl.w	r3, r9, r3
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	9304      	str	r3, [sp, #16]
 8002cda:	46a2      	mov	sl, r4
 8002cdc:	e7d2      	b.n	8002c84 <_svfiprintf_r+0x9c>
 8002cde:	9b03      	ldr	r3, [sp, #12]
 8002ce0:	1d19      	adds	r1, r3, #4
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	9103      	str	r1, [sp, #12]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	bfbb      	ittet	lt
 8002cea:	425b      	neglt	r3, r3
 8002cec:	f042 0202 	orrlt.w	r2, r2, #2
 8002cf0:	9307      	strge	r3, [sp, #28]
 8002cf2:	9307      	strlt	r3, [sp, #28]
 8002cf4:	bfb8      	it	lt
 8002cf6:	9204      	strlt	r2, [sp, #16]
 8002cf8:	7823      	ldrb	r3, [r4, #0]
 8002cfa:	2b2e      	cmp	r3, #46	; 0x2e
 8002cfc:	d10c      	bne.n	8002d18 <_svfiprintf_r+0x130>
 8002cfe:	7863      	ldrb	r3, [r4, #1]
 8002d00:	2b2a      	cmp	r3, #42	; 0x2a
 8002d02:	d135      	bne.n	8002d70 <_svfiprintf_r+0x188>
 8002d04:	9b03      	ldr	r3, [sp, #12]
 8002d06:	1d1a      	adds	r2, r3, #4
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	9203      	str	r2, [sp, #12]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	bfb8      	it	lt
 8002d10:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002d14:	3402      	adds	r4, #2
 8002d16:	9305      	str	r3, [sp, #20]
 8002d18:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002de4 <_svfiprintf_r+0x1fc>
 8002d1c:	7821      	ldrb	r1, [r4, #0]
 8002d1e:	2203      	movs	r2, #3
 8002d20:	4650      	mov	r0, sl
 8002d22:	f7fd fa6d 	bl	8000200 <memchr>
 8002d26:	b140      	cbz	r0, 8002d3a <_svfiprintf_r+0x152>
 8002d28:	2340      	movs	r3, #64	; 0x40
 8002d2a:	eba0 000a 	sub.w	r0, r0, sl
 8002d2e:	fa03 f000 	lsl.w	r0, r3, r0
 8002d32:	9b04      	ldr	r3, [sp, #16]
 8002d34:	4303      	orrs	r3, r0
 8002d36:	3401      	adds	r4, #1
 8002d38:	9304      	str	r3, [sp, #16]
 8002d3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d3e:	4826      	ldr	r0, [pc, #152]	; (8002dd8 <_svfiprintf_r+0x1f0>)
 8002d40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d44:	2206      	movs	r2, #6
 8002d46:	f7fd fa5b 	bl	8000200 <memchr>
 8002d4a:	2800      	cmp	r0, #0
 8002d4c:	d038      	beq.n	8002dc0 <_svfiprintf_r+0x1d8>
 8002d4e:	4b23      	ldr	r3, [pc, #140]	; (8002ddc <_svfiprintf_r+0x1f4>)
 8002d50:	bb1b      	cbnz	r3, 8002d9a <_svfiprintf_r+0x1b2>
 8002d52:	9b03      	ldr	r3, [sp, #12]
 8002d54:	3307      	adds	r3, #7
 8002d56:	f023 0307 	bic.w	r3, r3, #7
 8002d5a:	3308      	adds	r3, #8
 8002d5c:	9303      	str	r3, [sp, #12]
 8002d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d60:	4433      	add	r3, r6
 8002d62:	9309      	str	r3, [sp, #36]	; 0x24
 8002d64:	e767      	b.n	8002c36 <_svfiprintf_r+0x4e>
 8002d66:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d6a:	460c      	mov	r4, r1
 8002d6c:	2001      	movs	r0, #1
 8002d6e:	e7a5      	b.n	8002cbc <_svfiprintf_r+0xd4>
 8002d70:	2300      	movs	r3, #0
 8002d72:	3401      	adds	r4, #1
 8002d74:	9305      	str	r3, [sp, #20]
 8002d76:	4619      	mov	r1, r3
 8002d78:	f04f 0c0a 	mov.w	ip, #10
 8002d7c:	4620      	mov	r0, r4
 8002d7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d82:	3a30      	subs	r2, #48	; 0x30
 8002d84:	2a09      	cmp	r2, #9
 8002d86:	d903      	bls.n	8002d90 <_svfiprintf_r+0x1a8>
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d0c5      	beq.n	8002d18 <_svfiprintf_r+0x130>
 8002d8c:	9105      	str	r1, [sp, #20]
 8002d8e:	e7c3      	b.n	8002d18 <_svfiprintf_r+0x130>
 8002d90:	fb0c 2101 	mla	r1, ip, r1, r2
 8002d94:	4604      	mov	r4, r0
 8002d96:	2301      	movs	r3, #1
 8002d98:	e7f0      	b.n	8002d7c <_svfiprintf_r+0x194>
 8002d9a:	ab03      	add	r3, sp, #12
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	462a      	mov	r2, r5
 8002da0:	4b0f      	ldr	r3, [pc, #60]	; (8002de0 <_svfiprintf_r+0x1f8>)
 8002da2:	a904      	add	r1, sp, #16
 8002da4:	4638      	mov	r0, r7
 8002da6:	f3af 8000 	nop.w
 8002daa:	1c42      	adds	r2, r0, #1
 8002dac:	4606      	mov	r6, r0
 8002dae:	d1d6      	bne.n	8002d5e <_svfiprintf_r+0x176>
 8002db0:	89ab      	ldrh	r3, [r5, #12]
 8002db2:	065b      	lsls	r3, r3, #25
 8002db4:	f53f af2c 	bmi.w	8002c10 <_svfiprintf_r+0x28>
 8002db8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002dba:	b01d      	add	sp, #116	; 0x74
 8002dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dc0:	ab03      	add	r3, sp, #12
 8002dc2:	9300      	str	r3, [sp, #0]
 8002dc4:	462a      	mov	r2, r5
 8002dc6:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <_svfiprintf_r+0x1f8>)
 8002dc8:	a904      	add	r1, sp, #16
 8002dca:	4638      	mov	r0, r7
 8002dcc:	f000 f9d4 	bl	8003178 <_printf_i>
 8002dd0:	e7eb      	b.n	8002daa <_svfiprintf_r+0x1c2>
 8002dd2:	bf00      	nop
 8002dd4:	08003c3c 	.word	0x08003c3c
 8002dd8:	08003c46 	.word	0x08003c46
 8002ddc:	00000000 	.word	0x00000000
 8002de0:	08002b31 	.word	0x08002b31
 8002de4:	08003c42 	.word	0x08003c42

08002de8 <__sfputc_r>:
 8002de8:	6893      	ldr	r3, [r2, #8]
 8002dea:	3b01      	subs	r3, #1
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	b410      	push	{r4}
 8002df0:	6093      	str	r3, [r2, #8]
 8002df2:	da08      	bge.n	8002e06 <__sfputc_r+0x1e>
 8002df4:	6994      	ldr	r4, [r2, #24]
 8002df6:	42a3      	cmp	r3, r4
 8002df8:	db01      	blt.n	8002dfe <__sfputc_r+0x16>
 8002dfa:	290a      	cmp	r1, #10
 8002dfc:	d103      	bne.n	8002e06 <__sfputc_r+0x1e>
 8002dfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e02:	f000 bb33 	b.w	800346c <__swbuf_r>
 8002e06:	6813      	ldr	r3, [r2, #0]
 8002e08:	1c58      	adds	r0, r3, #1
 8002e0a:	6010      	str	r0, [r2, #0]
 8002e0c:	7019      	strb	r1, [r3, #0]
 8002e0e:	4608      	mov	r0, r1
 8002e10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <__sfputs_r>:
 8002e16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e18:	4606      	mov	r6, r0
 8002e1a:	460f      	mov	r7, r1
 8002e1c:	4614      	mov	r4, r2
 8002e1e:	18d5      	adds	r5, r2, r3
 8002e20:	42ac      	cmp	r4, r5
 8002e22:	d101      	bne.n	8002e28 <__sfputs_r+0x12>
 8002e24:	2000      	movs	r0, #0
 8002e26:	e007      	b.n	8002e38 <__sfputs_r+0x22>
 8002e28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e2c:	463a      	mov	r2, r7
 8002e2e:	4630      	mov	r0, r6
 8002e30:	f7ff ffda 	bl	8002de8 <__sfputc_r>
 8002e34:	1c43      	adds	r3, r0, #1
 8002e36:	d1f3      	bne.n	8002e20 <__sfputs_r+0xa>
 8002e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002e3c <_vfiprintf_r>:
 8002e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e40:	460d      	mov	r5, r1
 8002e42:	b09d      	sub	sp, #116	; 0x74
 8002e44:	4614      	mov	r4, r2
 8002e46:	4698      	mov	r8, r3
 8002e48:	4606      	mov	r6, r0
 8002e4a:	b118      	cbz	r0, 8002e54 <_vfiprintf_r+0x18>
 8002e4c:	6983      	ldr	r3, [r0, #24]
 8002e4e:	b90b      	cbnz	r3, 8002e54 <_vfiprintf_r+0x18>
 8002e50:	f7ff fd74 	bl	800293c <__sinit>
 8002e54:	4b89      	ldr	r3, [pc, #548]	; (800307c <_vfiprintf_r+0x240>)
 8002e56:	429d      	cmp	r5, r3
 8002e58:	d11b      	bne.n	8002e92 <_vfiprintf_r+0x56>
 8002e5a:	6875      	ldr	r5, [r6, #4]
 8002e5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e5e:	07d9      	lsls	r1, r3, #31
 8002e60:	d405      	bmi.n	8002e6e <_vfiprintf_r+0x32>
 8002e62:	89ab      	ldrh	r3, [r5, #12]
 8002e64:	059a      	lsls	r2, r3, #22
 8002e66:	d402      	bmi.n	8002e6e <_vfiprintf_r+0x32>
 8002e68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e6a:	f7ff fe05 	bl	8002a78 <__retarget_lock_acquire_recursive>
 8002e6e:	89ab      	ldrh	r3, [r5, #12]
 8002e70:	071b      	lsls	r3, r3, #28
 8002e72:	d501      	bpl.n	8002e78 <_vfiprintf_r+0x3c>
 8002e74:	692b      	ldr	r3, [r5, #16]
 8002e76:	b9eb      	cbnz	r3, 8002eb4 <_vfiprintf_r+0x78>
 8002e78:	4629      	mov	r1, r5
 8002e7a:	4630      	mov	r0, r6
 8002e7c:	f000 fb5a 	bl	8003534 <__swsetup_r>
 8002e80:	b1c0      	cbz	r0, 8002eb4 <_vfiprintf_r+0x78>
 8002e82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e84:	07dc      	lsls	r4, r3, #31
 8002e86:	d50e      	bpl.n	8002ea6 <_vfiprintf_r+0x6a>
 8002e88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e8c:	b01d      	add	sp, #116	; 0x74
 8002e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e92:	4b7b      	ldr	r3, [pc, #492]	; (8003080 <_vfiprintf_r+0x244>)
 8002e94:	429d      	cmp	r5, r3
 8002e96:	d101      	bne.n	8002e9c <_vfiprintf_r+0x60>
 8002e98:	68b5      	ldr	r5, [r6, #8]
 8002e9a:	e7df      	b.n	8002e5c <_vfiprintf_r+0x20>
 8002e9c:	4b79      	ldr	r3, [pc, #484]	; (8003084 <_vfiprintf_r+0x248>)
 8002e9e:	429d      	cmp	r5, r3
 8002ea0:	bf08      	it	eq
 8002ea2:	68f5      	ldreq	r5, [r6, #12]
 8002ea4:	e7da      	b.n	8002e5c <_vfiprintf_r+0x20>
 8002ea6:	89ab      	ldrh	r3, [r5, #12]
 8002ea8:	0598      	lsls	r0, r3, #22
 8002eaa:	d4ed      	bmi.n	8002e88 <_vfiprintf_r+0x4c>
 8002eac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002eae:	f7ff fde4 	bl	8002a7a <__retarget_lock_release_recursive>
 8002eb2:	e7e9      	b.n	8002e88 <_vfiprintf_r+0x4c>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8002eb8:	2320      	movs	r3, #32
 8002eba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ebe:	f8cd 800c 	str.w	r8, [sp, #12]
 8002ec2:	2330      	movs	r3, #48	; 0x30
 8002ec4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003088 <_vfiprintf_r+0x24c>
 8002ec8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ecc:	f04f 0901 	mov.w	r9, #1
 8002ed0:	4623      	mov	r3, r4
 8002ed2:	469a      	mov	sl, r3
 8002ed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002ed8:	b10a      	cbz	r2, 8002ede <_vfiprintf_r+0xa2>
 8002eda:	2a25      	cmp	r2, #37	; 0x25
 8002edc:	d1f9      	bne.n	8002ed2 <_vfiprintf_r+0x96>
 8002ede:	ebba 0b04 	subs.w	fp, sl, r4
 8002ee2:	d00b      	beq.n	8002efc <_vfiprintf_r+0xc0>
 8002ee4:	465b      	mov	r3, fp
 8002ee6:	4622      	mov	r2, r4
 8002ee8:	4629      	mov	r1, r5
 8002eea:	4630      	mov	r0, r6
 8002eec:	f7ff ff93 	bl	8002e16 <__sfputs_r>
 8002ef0:	3001      	adds	r0, #1
 8002ef2:	f000 80aa 	beq.w	800304a <_vfiprintf_r+0x20e>
 8002ef6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002ef8:	445a      	add	r2, fp
 8002efa:	9209      	str	r2, [sp, #36]	; 0x24
 8002efc:	f89a 3000 	ldrb.w	r3, [sl]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f000 80a2 	beq.w	800304a <_vfiprintf_r+0x20e>
 8002f06:	2300      	movs	r3, #0
 8002f08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f10:	f10a 0a01 	add.w	sl, sl, #1
 8002f14:	9304      	str	r3, [sp, #16]
 8002f16:	9307      	str	r3, [sp, #28]
 8002f18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f1c:	931a      	str	r3, [sp, #104]	; 0x68
 8002f1e:	4654      	mov	r4, sl
 8002f20:	2205      	movs	r2, #5
 8002f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f26:	4858      	ldr	r0, [pc, #352]	; (8003088 <_vfiprintf_r+0x24c>)
 8002f28:	f7fd f96a 	bl	8000200 <memchr>
 8002f2c:	9a04      	ldr	r2, [sp, #16]
 8002f2e:	b9d8      	cbnz	r0, 8002f68 <_vfiprintf_r+0x12c>
 8002f30:	06d1      	lsls	r1, r2, #27
 8002f32:	bf44      	itt	mi
 8002f34:	2320      	movmi	r3, #32
 8002f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f3a:	0713      	lsls	r3, r2, #28
 8002f3c:	bf44      	itt	mi
 8002f3e:	232b      	movmi	r3, #43	; 0x2b
 8002f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f44:	f89a 3000 	ldrb.w	r3, [sl]
 8002f48:	2b2a      	cmp	r3, #42	; 0x2a
 8002f4a:	d015      	beq.n	8002f78 <_vfiprintf_r+0x13c>
 8002f4c:	9a07      	ldr	r2, [sp, #28]
 8002f4e:	4654      	mov	r4, sl
 8002f50:	2000      	movs	r0, #0
 8002f52:	f04f 0c0a 	mov.w	ip, #10
 8002f56:	4621      	mov	r1, r4
 8002f58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f5c:	3b30      	subs	r3, #48	; 0x30
 8002f5e:	2b09      	cmp	r3, #9
 8002f60:	d94e      	bls.n	8003000 <_vfiprintf_r+0x1c4>
 8002f62:	b1b0      	cbz	r0, 8002f92 <_vfiprintf_r+0x156>
 8002f64:	9207      	str	r2, [sp, #28]
 8002f66:	e014      	b.n	8002f92 <_vfiprintf_r+0x156>
 8002f68:	eba0 0308 	sub.w	r3, r0, r8
 8002f6c:	fa09 f303 	lsl.w	r3, r9, r3
 8002f70:	4313      	orrs	r3, r2
 8002f72:	9304      	str	r3, [sp, #16]
 8002f74:	46a2      	mov	sl, r4
 8002f76:	e7d2      	b.n	8002f1e <_vfiprintf_r+0xe2>
 8002f78:	9b03      	ldr	r3, [sp, #12]
 8002f7a:	1d19      	adds	r1, r3, #4
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	9103      	str	r1, [sp, #12]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	bfbb      	ittet	lt
 8002f84:	425b      	neglt	r3, r3
 8002f86:	f042 0202 	orrlt.w	r2, r2, #2
 8002f8a:	9307      	strge	r3, [sp, #28]
 8002f8c:	9307      	strlt	r3, [sp, #28]
 8002f8e:	bfb8      	it	lt
 8002f90:	9204      	strlt	r2, [sp, #16]
 8002f92:	7823      	ldrb	r3, [r4, #0]
 8002f94:	2b2e      	cmp	r3, #46	; 0x2e
 8002f96:	d10c      	bne.n	8002fb2 <_vfiprintf_r+0x176>
 8002f98:	7863      	ldrb	r3, [r4, #1]
 8002f9a:	2b2a      	cmp	r3, #42	; 0x2a
 8002f9c:	d135      	bne.n	800300a <_vfiprintf_r+0x1ce>
 8002f9e:	9b03      	ldr	r3, [sp, #12]
 8002fa0:	1d1a      	adds	r2, r3, #4
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	9203      	str	r2, [sp, #12]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	bfb8      	it	lt
 8002faa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002fae:	3402      	adds	r4, #2
 8002fb0:	9305      	str	r3, [sp, #20]
 8002fb2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003098 <_vfiprintf_r+0x25c>
 8002fb6:	7821      	ldrb	r1, [r4, #0]
 8002fb8:	2203      	movs	r2, #3
 8002fba:	4650      	mov	r0, sl
 8002fbc:	f7fd f920 	bl	8000200 <memchr>
 8002fc0:	b140      	cbz	r0, 8002fd4 <_vfiprintf_r+0x198>
 8002fc2:	2340      	movs	r3, #64	; 0x40
 8002fc4:	eba0 000a 	sub.w	r0, r0, sl
 8002fc8:	fa03 f000 	lsl.w	r0, r3, r0
 8002fcc:	9b04      	ldr	r3, [sp, #16]
 8002fce:	4303      	orrs	r3, r0
 8002fd0:	3401      	adds	r4, #1
 8002fd2:	9304      	str	r3, [sp, #16]
 8002fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fd8:	482c      	ldr	r0, [pc, #176]	; (800308c <_vfiprintf_r+0x250>)
 8002fda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002fde:	2206      	movs	r2, #6
 8002fe0:	f7fd f90e 	bl	8000200 <memchr>
 8002fe4:	2800      	cmp	r0, #0
 8002fe6:	d03f      	beq.n	8003068 <_vfiprintf_r+0x22c>
 8002fe8:	4b29      	ldr	r3, [pc, #164]	; (8003090 <_vfiprintf_r+0x254>)
 8002fea:	bb1b      	cbnz	r3, 8003034 <_vfiprintf_r+0x1f8>
 8002fec:	9b03      	ldr	r3, [sp, #12]
 8002fee:	3307      	adds	r3, #7
 8002ff0:	f023 0307 	bic.w	r3, r3, #7
 8002ff4:	3308      	adds	r3, #8
 8002ff6:	9303      	str	r3, [sp, #12]
 8002ff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ffa:	443b      	add	r3, r7
 8002ffc:	9309      	str	r3, [sp, #36]	; 0x24
 8002ffe:	e767      	b.n	8002ed0 <_vfiprintf_r+0x94>
 8003000:	fb0c 3202 	mla	r2, ip, r2, r3
 8003004:	460c      	mov	r4, r1
 8003006:	2001      	movs	r0, #1
 8003008:	e7a5      	b.n	8002f56 <_vfiprintf_r+0x11a>
 800300a:	2300      	movs	r3, #0
 800300c:	3401      	adds	r4, #1
 800300e:	9305      	str	r3, [sp, #20]
 8003010:	4619      	mov	r1, r3
 8003012:	f04f 0c0a 	mov.w	ip, #10
 8003016:	4620      	mov	r0, r4
 8003018:	f810 2b01 	ldrb.w	r2, [r0], #1
 800301c:	3a30      	subs	r2, #48	; 0x30
 800301e:	2a09      	cmp	r2, #9
 8003020:	d903      	bls.n	800302a <_vfiprintf_r+0x1ee>
 8003022:	2b00      	cmp	r3, #0
 8003024:	d0c5      	beq.n	8002fb2 <_vfiprintf_r+0x176>
 8003026:	9105      	str	r1, [sp, #20]
 8003028:	e7c3      	b.n	8002fb2 <_vfiprintf_r+0x176>
 800302a:	fb0c 2101 	mla	r1, ip, r1, r2
 800302e:	4604      	mov	r4, r0
 8003030:	2301      	movs	r3, #1
 8003032:	e7f0      	b.n	8003016 <_vfiprintf_r+0x1da>
 8003034:	ab03      	add	r3, sp, #12
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	462a      	mov	r2, r5
 800303a:	4b16      	ldr	r3, [pc, #88]	; (8003094 <_vfiprintf_r+0x258>)
 800303c:	a904      	add	r1, sp, #16
 800303e:	4630      	mov	r0, r6
 8003040:	f3af 8000 	nop.w
 8003044:	4607      	mov	r7, r0
 8003046:	1c78      	adds	r0, r7, #1
 8003048:	d1d6      	bne.n	8002ff8 <_vfiprintf_r+0x1bc>
 800304a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800304c:	07d9      	lsls	r1, r3, #31
 800304e:	d405      	bmi.n	800305c <_vfiprintf_r+0x220>
 8003050:	89ab      	ldrh	r3, [r5, #12]
 8003052:	059a      	lsls	r2, r3, #22
 8003054:	d402      	bmi.n	800305c <_vfiprintf_r+0x220>
 8003056:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003058:	f7ff fd0f 	bl	8002a7a <__retarget_lock_release_recursive>
 800305c:	89ab      	ldrh	r3, [r5, #12]
 800305e:	065b      	lsls	r3, r3, #25
 8003060:	f53f af12 	bmi.w	8002e88 <_vfiprintf_r+0x4c>
 8003064:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003066:	e711      	b.n	8002e8c <_vfiprintf_r+0x50>
 8003068:	ab03      	add	r3, sp, #12
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	462a      	mov	r2, r5
 800306e:	4b09      	ldr	r3, [pc, #36]	; (8003094 <_vfiprintf_r+0x258>)
 8003070:	a904      	add	r1, sp, #16
 8003072:	4630      	mov	r0, r6
 8003074:	f000 f880 	bl	8003178 <_printf_i>
 8003078:	e7e4      	b.n	8003044 <_vfiprintf_r+0x208>
 800307a:	bf00      	nop
 800307c:	08003bfc 	.word	0x08003bfc
 8003080:	08003c1c 	.word	0x08003c1c
 8003084:	08003bdc 	.word	0x08003bdc
 8003088:	08003c3c 	.word	0x08003c3c
 800308c:	08003c46 	.word	0x08003c46
 8003090:	00000000 	.word	0x00000000
 8003094:	08002e17 	.word	0x08002e17
 8003098:	08003c42 	.word	0x08003c42

0800309c <_printf_common>:
 800309c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030a0:	4616      	mov	r6, r2
 80030a2:	4699      	mov	r9, r3
 80030a4:	688a      	ldr	r2, [r1, #8]
 80030a6:	690b      	ldr	r3, [r1, #16]
 80030a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80030ac:	4293      	cmp	r3, r2
 80030ae:	bfb8      	it	lt
 80030b0:	4613      	movlt	r3, r2
 80030b2:	6033      	str	r3, [r6, #0]
 80030b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80030b8:	4607      	mov	r7, r0
 80030ba:	460c      	mov	r4, r1
 80030bc:	b10a      	cbz	r2, 80030c2 <_printf_common+0x26>
 80030be:	3301      	adds	r3, #1
 80030c0:	6033      	str	r3, [r6, #0]
 80030c2:	6823      	ldr	r3, [r4, #0]
 80030c4:	0699      	lsls	r1, r3, #26
 80030c6:	bf42      	ittt	mi
 80030c8:	6833      	ldrmi	r3, [r6, #0]
 80030ca:	3302      	addmi	r3, #2
 80030cc:	6033      	strmi	r3, [r6, #0]
 80030ce:	6825      	ldr	r5, [r4, #0]
 80030d0:	f015 0506 	ands.w	r5, r5, #6
 80030d4:	d106      	bne.n	80030e4 <_printf_common+0x48>
 80030d6:	f104 0a19 	add.w	sl, r4, #25
 80030da:	68e3      	ldr	r3, [r4, #12]
 80030dc:	6832      	ldr	r2, [r6, #0]
 80030de:	1a9b      	subs	r3, r3, r2
 80030e0:	42ab      	cmp	r3, r5
 80030e2:	dc26      	bgt.n	8003132 <_printf_common+0x96>
 80030e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80030e8:	1e13      	subs	r3, r2, #0
 80030ea:	6822      	ldr	r2, [r4, #0]
 80030ec:	bf18      	it	ne
 80030ee:	2301      	movne	r3, #1
 80030f0:	0692      	lsls	r2, r2, #26
 80030f2:	d42b      	bmi.n	800314c <_printf_common+0xb0>
 80030f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030f8:	4649      	mov	r1, r9
 80030fa:	4638      	mov	r0, r7
 80030fc:	47c0      	blx	r8
 80030fe:	3001      	adds	r0, #1
 8003100:	d01e      	beq.n	8003140 <_printf_common+0xa4>
 8003102:	6823      	ldr	r3, [r4, #0]
 8003104:	68e5      	ldr	r5, [r4, #12]
 8003106:	6832      	ldr	r2, [r6, #0]
 8003108:	f003 0306 	and.w	r3, r3, #6
 800310c:	2b04      	cmp	r3, #4
 800310e:	bf08      	it	eq
 8003110:	1aad      	subeq	r5, r5, r2
 8003112:	68a3      	ldr	r3, [r4, #8]
 8003114:	6922      	ldr	r2, [r4, #16]
 8003116:	bf0c      	ite	eq
 8003118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800311c:	2500      	movne	r5, #0
 800311e:	4293      	cmp	r3, r2
 8003120:	bfc4      	itt	gt
 8003122:	1a9b      	subgt	r3, r3, r2
 8003124:	18ed      	addgt	r5, r5, r3
 8003126:	2600      	movs	r6, #0
 8003128:	341a      	adds	r4, #26
 800312a:	42b5      	cmp	r5, r6
 800312c:	d11a      	bne.n	8003164 <_printf_common+0xc8>
 800312e:	2000      	movs	r0, #0
 8003130:	e008      	b.n	8003144 <_printf_common+0xa8>
 8003132:	2301      	movs	r3, #1
 8003134:	4652      	mov	r2, sl
 8003136:	4649      	mov	r1, r9
 8003138:	4638      	mov	r0, r7
 800313a:	47c0      	blx	r8
 800313c:	3001      	adds	r0, #1
 800313e:	d103      	bne.n	8003148 <_printf_common+0xac>
 8003140:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003148:	3501      	adds	r5, #1
 800314a:	e7c6      	b.n	80030da <_printf_common+0x3e>
 800314c:	18e1      	adds	r1, r4, r3
 800314e:	1c5a      	adds	r2, r3, #1
 8003150:	2030      	movs	r0, #48	; 0x30
 8003152:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003156:	4422      	add	r2, r4
 8003158:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800315c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003160:	3302      	adds	r3, #2
 8003162:	e7c7      	b.n	80030f4 <_printf_common+0x58>
 8003164:	2301      	movs	r3, #1
 8003166:	4622      	mov	r2, r4
 8003168:	4649      	mov	r1, r9
 800316a:	4638      	mov	r0, r7
 800316c:	47c0      	blx	r8
 800316e:	3001      	adds	r0, #1
 8003170:	d0e6      	beq.n	8003140 <_printf_common+0xa4>
 8003172:	3601      	adds	r6, #1
 8003174:	e7d9      	b.n	800312a <_printf_common+0x8e>
	...

08003178 <_printf_i>:
 8003178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800317c:	460c      	mov	r4, r1
 800317e:	4691      	mov	r9, r2
 8003180:	7e27      	ldrb	r7, [r4, #24]
 8003182:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003184:	2f78      	cmp	r7, #120	; 0x78
 8003186:	4680      	mov	r8, r0
 8003188:	469a      	mov	sl, r3
 800318a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800318e:	d807      	bhi.n	80031a0 <_printf_i+0x28>
 8003190:	2f62      	cmp	r7, #98	; 0x62
 8003192:	d80a      	bhi.n	80031aa <_printf_i+0x32>
 8003194:	2f00      	cmp	r7, #0
 8003196:	f000 80d8 	beq.w	800334a <_printf_i+0x1d2>
 800319a:	2f58      	cmp	r7, #88	; 0x58
 800319c:	f000 80a3 	beq.w	80032e6 <_printf_i+0x16e>
 80031a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80031a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80031a8:	e03a      	b.n	8003220 <_printf_i+0xa8>
 80031aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80031ae:	2b15      	cmp	r3, #21
 80031b0:	d8f6      	bhi.n	80031a0 <_printf_i+0x28>
 80031b2:	a001      	add	r0, pc, #4	; (adr r0, 80031b8 <_printf_i+0x40>)
 80031b4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80031b8:	08003211 	.word	0x08003211
 80031bc:	08003225 	.word	0x08003225
 80031c0:	080031a1 	.word	0x080031a1
 80031c4:	080031a1 	.word	0x080031a1
 80031c8:	080031a1 	.word	0x080031a1
 80031cc:	080031a1 	.word	0x080031a1
 80031d0:	08003225 	.word	0x08003225
 80031d4:	080031a1 	.word	0x080031a1
 80031d8:	080031a1 	.word	0x080031a1
 80031dc:	080031a1 	.word	0x080031a1
 80031e0:	080031a1 	.word	0x080031a1
 80031e4:	08003331 	.word	0x08003331
 80031e8:	08003255 	.word	0x08003255
 80031ec:	08003313 	.word	0x08003313
 80031f0:	080031a1 	.word	0x080031a1
 80031f4:	080031a1 	.word	0x080031a1
 80031f8:	08003353 	.word	0x08003353
 80031fc:	080031a1 	.word	0x080031a1
 8003200:	08003255 	.word	0x08003255
 8003204:	080031a1 	.word	0x080031a1
 8003208:	080031a1 	.word	0x080031a1
 800320c:	0800331b 	.word	0x0800331b
 8003210:	680b      	ldr	r3, [r1, #0]
 8003212:	1d1a      	adds	r2, r3, #4
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	600a      	str	r2, [r1, #0]
 8003218:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800321c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003220:	2301      	movs	r3, #1
 8003222:	e0a3      	b.n	800336c <_printf_i+0x1f4>
 8003224:	6825      	ldr	r5, [r4, #0]
 8003226:	6808      	ldr	r0, [r1, #0]
 8003228:	062e      	lsls	r6, r5, #24
 800322a:	f100 0304 	add.w	r3, r0, #4
 800322e:	d50a      	bpl.n	8003246 <_printf_i+0xce>
 8003230:	6805      	ldr	r5, [r0, #0]
 8003232:	600b      	str	r3, [r1, #0]
 8003234:	2d00      	cmp	r5, #0
 8003236:	da03      	bge.n	8003240 <_printf_i+0xc8>
 8003238:	232d      	movs	r3, #45	; 0x2d
 800323a:	426d      	negs	r5, r5
 800323c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003240:	485e      	ldr	r0, [pc, #376]	; (80033bc <_printf_i+0x244>)
 8003242:	230a      	movs	r3, #10
 8003244:	e019      	b.n	800327a <_printf_i+0x102>
 8003246:	f015 0f40 	tst.w	r5, #64	; 0x40
 800324a:	6805      	ldr	r5, [r0, #0]
 800324c:	600b      	str	r3, [r1, #0]
 800324e:	bf18      	it	ne
 8003250:	b22d      	sxthne	r5, r5
 8003252:	e7ef      	b.n	8003234 <_printf_i+0xbc>
 8003254:	680b      	ldr	r3, [r1, #0]
 8003256:	6825      	ldr	r5, [r4, #0]
 8003258:	1d18      	adds	r0, r3, #4
 800325a:	6008      	str	r0, [r1, #0]
 800325c:	0628      	lsls	r0, r5, #24
 800325e:	d501      	bpl.n	8003264 <_printf_i+0xec>
 8003260:	681d      	ldr	r5, [r3, #0]
 8003262:	e002      	b.n	800326a <_printf_i+0xf2>
 8003264:	0669      	lsls	r1, r5, #25
 8003266:	d5fb      	bpl.n	8003260 <_printf_i+0xe8>
 8003268:	881d      	ldrh	r5, [r3, #0]
 800326a:	4854      	ldr	r0, [pc, #336]	; (80033bc <_printf_i+0x244>)
 800326c:	2f6f      	cmp	r7, #111	; 0x6f
 800326e:	bf0c      	ite	eq
 8003270:	2308      	moveq	r3, #8
 8003272:	230a      	movne	r3, #10
 8003274:	2100      	movs	r1, #0
 8003276:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800327a:	6866      	ldr	r6, [r4, #4]
 800327c:	60a6      	str	r6, [r4, #8]
 800327e:	2e00      	cmp	r6, #0
 8003280:	bfa2      	ittt	ge
 8003282:	6821      	ldrge	r1, [r4, #0]
 8003284:	f021 0104 	bicge.w	r1, r1, #4
 8003288:	6021      	strge	r1, [r4, #0]
 800328a:	b90d      	cbnz	r5, 8003290 <_printf_i+0x118>
 800328c:	2e00      	cmp	r6, #0
 800328e:	d04d      	beq.n	800332c <_printf_i+0x1b4>
 8003290:	4616      	mov	r6, r2
 8003292:	fbb5 f1f3 	udiv	r1, r5, r3
 8003296:	fb03 5711 	mls	r7, r3, r1, r5
 800329a:	5dc7      	ldrb	r7, [r0, r7]
 800329c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80032a0:	462f      	mov	r7, r5
 80032a2:	42bb      	cmp	r3, r7
 80032a4:	460d      	mov	r5, r1
 80032a6:	d9f4      	bls.n	8003292 <_printf_i+0x11a>
 80032a8:	2b08      	cmp	r3, #8
 80032aa:	d10b      	bne.n	80032c4 <_printf_i+0x14c>
 80032ac:	6823      	ldr	r3, [r4, #0]
 80032ae:	07df      	lsls	r7, r3, #31
 80032b0:	d508      	bpl.n	80032c4 <_printf_i+0x14c>
 80032b2:	6923      	ldr	r3, [r4, #16]
 80032b4:	6861      	ldr	r1, [r4, #4]
 80032b6:	4299      	cmp	r1, r3
 80032b8:	bfde      	ittt	le
 80032ba:	2330      	movle	r3, #48	; 0x30
 80032bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80032c0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80032c4:	1b92      	subs	r2, r2, r6
 80032c6:	6122      	str	r2, [r4, #16]
 80032c8:	f8cd a000 	str.w	sl, [sp]
 80032cc:	464b      	mov	r3, r9
 80032ce:	aa03      	add	r2, sp, #12
 80032d0:	4621      	mov	r1, r4
 80032d2:	4640      	mov	r0, r8
 80032d4:	f7ff fee2 	bl	800309c <_printf_common>
 80032d8:	3001      	adds	r0, #1
 80032da:	d14c      	bne.n	8003376 <_printf_i+0x1fe>
 80032dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032e0:	b004      	add	sp, #16
 80032e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032e6:	4835      	ldr	r0, [pc, #212]	; (80033bc <_printf_i+0x244>)
 80032e8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80032ec:	6823      	ldr	r3, [r4, #0]
 80032ee:	680e      	ldr	r6, [r1, #0]
 80032f0:	061f      	lsls	r7, r3, #24
 80032f2:	f856 5b04 	ldr.w	r5, [r6], #4
 80032f6:	600e      	str	r6, [r1, #0]
 80032f8:	d514      	bpl.n	8003324 <_printf_i+0x1ac>
 80032fa:	07d9      	lsls	r1, r3, #31
 80032fc:	bf44      	itt	mi
 80032fe:	f043 0320 	orrmi.w	r3, r3, #32
 8003302:	6023      	strmi	r3, [r4, #0]
 8003304:	b91d      	cbnz	r5, 800330e <_printf_i+0x196>
 8003306:	6823      	ldr	r3, [r4, #0]
 8003308:	f023 0320 	bic.w	r3, r3, #32
 800330c:	6023      	str	r3, [r4, #0]
 800330e:	2310      	movs	r3, #16
 8003310:	e7b0      	b.n	8003274 <_printf_i+0xfc>
 8003312:	6823      	ldr	r3, [r4, #0]
 8003314:	f043 0320 	orr.w	r3, r3, #32
 8003318:	6023      	str	r3, [r4, #0]
 800331a:	2378      	movs	r3, #120	; 0x78
 800331c:	4828      	ldr	r0, [pc, #160]	; (80033c0 <_printf_i+0x248>)
 800331e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003322:	e7e3      	b.n	80032ec <_printf_i+0x174>
 8003324:	065e      	lsls	r6, r3, #25
 8003326:	bf48      	it	mi
 8003328:	b2ad      	uxthmi	r5, r5
 800332a:	e7e6      	b.n	80032fa <_printf_i+0x182>
 800332c:	4616      	mov	r6, r2
 800332e:	e7bb      	b.n	80032a8 <_printf_i+0x130>
 8003330:	680b      	ldr	r3, [r1, #0]
 8003332:	6826      	ldr	r6, [r4, #0]
 8003334:	6960      	ldr	r0, [r4, #20]
 8003336:	1d1d      	adds	r5, r3, #4
 8003338:	600d      	str	r5, [r1, #0]
 800333a:	0635      	lsls	r5, r6, #24
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	d501      	bpl.n	8003344 <_printf_i+0x1cc>
 8003340:	6018      	str	r0, [r3, #0]
 8003342:	e002      	b.n	800334a <_printf_i+0x1d2>
 8003344:	0671      	lsls	r1, r6, #25
 8003346:	d5fb      	bpl.n	8003340 <_printf_i+0x1c8>
 8003348:	8018      	strh	r0, [r3, #0]
 800334a:	2300      	movs	r3, #0
 800334c:	6123      	str	r3, [r4, #16]
 800334e:	4616      	mov	r6, r2
 8003350:	e7ba      	b.n	80032c8 <_printf_i+0x150>
 8003352:	680b      	ldr	r3, [r1, #0]
 8003354:	1d1a      	adds	r2, r3, #4
 8003356:	600a      	str	r2, [r1, #0]
 8003358:	681e      	ldr	r6, [r3, #0]
 800335a:	6862      	ldr	r2, [r4, #4]
 800335c:	2100      	movs	r1, #0
 800335e:	4630      	mov	r0, r6
 8003360:	f7fc ff4e 	bl	8000200 <memchr>
 8003364:	b108      	cbz	r0, 800336a <_printf_i+0x1f2>
 8003366:	1b80      	subs	r0, r0, r6
 8003368:	6060      	str	r0, [r4, #4]
 800336a:	6863      	ldr	r3, [r4, #4]
 800336c:	6123      	str	r3, [r4, #16]
 800336e:	2300      	movs	r3, #0
 8003370:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003374:	e7a8      	b.n	80032c8 <_printf_i+0x150>
 8003376:	6923      	ldr	r3, [r4, #16]
 8003378:	4632      	mov	r2, r6
 800337a:	4649      	mov	r1, r9
 800337c:	4640      	mov	r0, r8
 800337e:	47d0      	blx	sl
 8003380:	3001      	adds	r0, #1
 8003382:	d0ab      	beq.n	80032dc <_printf_i+0x164>
 8003384:	6823      	ldr	r3, [r4, #0]
 8003386:	079b      	lsls	r3, r3, #30
 8003388:	d413      	bmi.n	80033b2 <_printf_i+0x23a>
 800338a:	68e0      	ldr	r0, [r4, #12]
 800338c:	9b03      	ldr	r3, [sp, #12]
 800338e:	4298      	cmp	r0, r3
 8003390:	bfb8      	it	lt
 8003392:	4618      	movlt	r0, r3
 8003394:	e7a4      	b.n	80032e0 <_printf_i+0x168>
 8003396:	2301      	movs	r3, #1
 8003398:	4632      	mov	r2, r6
 800339a:	4649      	mov	r1, r9
 800339c:	4640      	mov	r0, r8
 800339e:	47d0      	blx	sl
 80033a0:	3001      	adds	r0, #1
 80033a2:	d09b      	beq.n	80032dc <_printf_i+0x164>
 80033a4:	3501      	adds	r5, #1
 80033a6:	68e3      	ldr	r3, [r4, #12]
 80033a8:	9903      	ldr	r1, [sp, #12]
 80033aa:	1a5b      	subs	r3, r3, r1
 80033ac:	42ab      	cmp	r3, r5
 80033ae:	dcf2      	bgt.n	8003396 <_printf_i+0x21e>
 80033b0:	e7eb      	b.n	800338a <_printf_i+0x212>
 80033b2:	2500      	movs	r5, #0
 80033b4:	f104 0619 	add.w	r6, r4, #25
 80033b8:	e7f5      	b.n	80033a6 <_printf_i+0x22e>
 80033ba:	bf00      	nop
 80033bc:	08003c4d 	.word	0x08003c4d
 80033c0:	08003c5e 	.word	0x08003c5e

080033c4 <_sbrk_r>:
 80033c4:	b538      	push	{r3, r4, r5, lr}
 80033c6:	4d06      	ldr	r5, [pc, #24]	; (80033e0 <_sbrk_r+0x1c>)
 80033c8:	2300      	movs	r3, #0
 80033ca:	4604      	mov	r4, r0
 80033cc:	4608      	mov	r0, r1
 80033ce:	602b      	str	r3, [r5, #0]
 80033d0:	f7fd fc42 	bl	8000c58 <_sbrk>
 80033d4:	1c43      	adds	r3, r0, #1
 80033d6:	d102      	bne.n	80033de <_sbrk_r+0x1a>
 80033d8:	682b      	ldr	r3, [r5, #0]
 80033da:	b103      	cbz	r3, 80033de <_sbrk_r+0x1a>
 80033dc:	6023      	str	r3, [r4, #0]
 80033de:	bd38      	pop	{r3, r4, r5, pc}
 80033e0:	200009d4 	.word	0x200009d4

080033e4 <__sread>:
 80033e4:	b510      	push	{r4, lr}
 80033e6:	460c      	mov	r4, r1
 80033e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033ec:	f000 fb02 	bl	80039f4 <_read_r>
 80033f0:	2800      	cmp	r0, #0
 80033f2:	bfab      	itete	ge
 80033f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80033f6:	89a3      	ldrhlt	r3, [r4, #12]
 80033f8:	181b      	addge	r3, r3, r0
 80033fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80033fe:	bfac      	ite	ge
 8003400:	6563      	strge	r3, [r4, #84]	; 0x54
 8003402:	81a3      	strhlt	r3, [r4, #12]
 8003404:	bd10      	pop	{r4, pc}

08003406 <__swrite>:
 8003406:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800340a:	461f      	mov	r7, r3
 800340c:	898b      	ldrh	r3, [r1, #12]
 800340e:	05db      	lsls	r3, r3, #23
 8003410:	4605      	mov	r5, r0
 8003412:	460c      	mov	r4, r1
 8003414:	4616      	mov	r6, r2
 8003416:	d505      	bpl.n	8003424 <__swrite+0x1e>
 8003418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800341c:	2302      	movs	r3, #2
 800341e:	2200      	movs	r2, #0
 8003420:	f000 f9c8 	bl	80037b4 <_lseek_r>
 8003424:	89a3      	ldrh	r3, [r4, #12]
 8003426:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800342a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800342e:	81a3      	strh	r3, [r4, #12]
 8003430:	4632      	mov	r2, r6
 8003432:	463b      	mov	r3, r7
 8003434:	4628      	mov	r0, r5
 8003436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800343a:	f000 b869 	b.w	8003510 <_write_r>

0800343e <__sseek>:
 800343e:	b510      	push	{r4, lr}
 8003440:	460c      	mov	r4, r1
 8003442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003446:	f000 f9b5 	bl	80037b4 <_lseek_r>
 800344a:	1c43      	adds	r3, r0, #1
 800344c:	89a3      	ldrh	r3, [r4, #12]
 800344e:	bf15      	itete	ne
 8003450:	6560      	strne	r0, [r4, #84]	; 0x54
 8003452:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003456:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800345a:	81a3      	strheq	r3, [r4, #12]
 800345c:	bf18      	it	ne
 800345e:	81a3      	strhne	r3, [r4, #12]
 8003460:	bd10      	pop	{r4, pc}

08003462 <__sclose>:
 8003462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003466:	f000 b8d3 	b.w	8003610 <_close_r>
	...

0800346c <__swbuf_r>:
 800346c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346e:	460e      	mov	r6, r1
 8003470:	4614      	mov	r4, r2
 8003472:	4605      	mov	r5, r0
 8003474:	b118      	cbz	r0, 800347e <__swbuf_r+0x12>
 8003476:	6983      	ldr	r3, [r0, #24]
 8003478:	b90b      	cbnz	r3, 800347e <__swbuf_r+0x12>
 800347a:	f7ff fa5f 	bl	800293c <__sinit>
 800347e:	4b21      	ldr	r3, [pc, #132]	; (8003504 <__swbuf_r+0x98>)
 8003480:	429c      	cmp	r4, r3
 8003482:	d12b      	bne.n	80034dc <__swbuf_r+0x70>
 8003484:	686c      	ldr	r4, [r5, #4]
 8003486:	69a3      	ldr	r3, [r4, #24]
 8003488:	60a3      	str	r3, [r4, #8]
 800348a:	89a3      	ldrh	r3, [r4, #12]
 800348c:	071a      	lsls	r2, r3, #28
 800348e:	d52f      	bpl.n	80034f0 <__swbuf_r+0x84>
 8003490:	6923      	ldr	r3, [r4, #16]
 8003492:	b36b      	cbz	r3, 80034f0 <__swbuf_r+0x84>
 8003494:	6923      	ldr	r3, [r4, #16]
 8003496:	6820      	ldr	r0, [r4, #0]
 8003498:	1ac0      	subs	r0, r0, r3
 800349a:	6963      	ldr	r3, [r4, #20]
 800349c:	b2f6      	uxtb	r6, r6
 800349e:	4283      	cmp	r3, r0
 80034a0:	4637      	mov	r7, r6
 80034a2:	dc04      	bgt.n	80034ae <__swbuf_r+0x42>
 80034a4:	4621      	mov	r1, r4
 80034a6:	4628      	mov	r0, r5
 80034a8:	f000 f948 	bl	800373c <_fflush_r>
 80034ac:	bb30      	cbnz	r0, 80034fc <__swbuf_r+0x90>
 80034ae:	68a3      	ldr	r3, [r4, #8]
 80034b0:	3b01      	subs	r3, #1
 80034b2:	60a3      	str	r3, [r4, #8]
 80034b4:	6823      	ldr	r3, [r4, #0]
 80034b6:	1c5a      	adds	r2, r3, #1
 80034b8:	6022      	str	r2, [r4, #0]
 80034ba:	701e      	strb	r6, [r3, #0]
 80034bc:	6963      	ldr	r3, [r4, #20]
 80034be:	3001      	adds	r0, #1
 80034c0:	4283      	cmp	r3, r0
 80034c2:	d004      	beq.n	80034ce <__swbuf_r+0x62>
 80034c4:	89a3      	ldrh	r3, [r4, #12]
 80034c6:	07db      	lsls	r3, r3, #31
 80034c8:	d506      	bpl.n	80034d8 <__swbuf_r+0x6c>
 80034ca:	2e0a      	cmp	r6, #10
 80034cc:	d104      	bne.n	80034d8 <__swbuf_r+0x6c>
 80034ce:	4621      	mov	r1, r4
 80034d0:	4628      	mov	r0, r5
 80034d2:	f000 f933 	bl	800373c <_fflush_r>
 80034d6:	b988      	cbnz	r0, 80034fc <__swbuf_r+0x90>
 80034d8:	4638      	mov	r0, r7
 80034da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034dc:	4b0a      	ldr	r3, [pc, #40]	; (8003508 <__swbuf_r+0x9c>)
 80034de:	429c      	cmp	r4, r3
 80034e0:	d101      	bne.n	80034e6 <__swbuf_r+0x7a>
 80034e2:	68ac      	ldr	r4, [r5, #8]
 80034e4:	e7cf      	b.n	8003486 <__swbuf_r+0x1a>
 80034e6:	4b09      	ldr	r3, [pc, #36]	; (800350c <__swbuf_r+0xa0>)
 80034e8:	429c      	cmp	r4, r3
 80034ea:	bf08      	it	eq
 80034ec:	68ec      	ldreq	r4, [r5, #12]
 80034ee:	e7ca      	b.n	8003486 <__swbuf_r+0x1a>
 80034f0:	4621      	mov	r1, r4
 80034f2:	4628      	mov	r0, r5
 80034f4:	f000 f81e 	bl	8003534 <__swsetup_r>
 80034f8:	2800      	cmp	r0, #0
 80034fa:	d0cb      	beq.n	8003494 <__swbuf_r+0x28>
 80034fc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003500:	e7ea      	b.n	80034d8 <__swbuf_r+0x6c>
 8003502:	bf00      	nop
 8003504:	08003bfc 	.word	0x08003bfc
 8003508:	08003c1c 	.word	0x08003c1c
 800350c:	08003bdc 	.word	0x08003bdc

08003510 <_write_r>:
 8003510:	b538      	push	{r3, r4, r5, lr}
 8003512:	4d07      	ldr	r5, [pc, #28]	; (8003530 <_write_r+0x20>)
 8003514:	4604      	mov	r4, r0
 8003516:	4608      	mov	r0, r1
 8003518:	4611      	mov	r1, r2
 800351a:	2200      	movs	r2, #0
 800351c:	602a      	str	r2, [r5, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	f7fd fb49 	bl	8000bb6 <_write>
 8003524:	1c43      	adds	r3, r0, #1
 8003526:	d102      	bne.n	800352e <_write_r+0x1e>
 8003528:	682b      	ldr	r3, [r5, #0]
 800352a:	b103      	cbz	r3, 800352e <_write_r+0x1e>
 800352c:	6023      	str	r3, [r4, #0]
 800352e:	bd38      	pop	{r3, r4, r5, pc}
 8003530:	200009d4 	.word	0x200009d4

08003534 <__swsetup_r>:
 8003534:	4b32      	ldr	r3, [pc, #200]	; (8003600 <__swsetup_r+0xcc>)
 8003536:	b570      	push	{r4, r5, r6, lr}
 8003538:	681d      	ldr	r5, [r3, #0]
 800353a:	4606      	mov	r6, r0
 800353c:	460c      	mov	r4, r1
 800353e:	b125      	cbz	r5, 800354a <__swsetup_r+0x16>
 8003540:	69ab      	ldr	r3, [r5, #24]
 8003542:	b913      	cbnz	r3, 800354a <__swsetup_r+0x16>
 8003544:	4628      	mov	r0, r5
 8003546:	f7ff f9f9 	bl	800293c <__sinit>
 800354a:	4b2e      	ldr	r3, [pc, #184]	; (8003604 <__swsetup_r+0xd0>)
 800354c:	429c      	cmp	r4, r3
 800354e:	d10f      	bne.n	8003570 <__swsetup_r+0x3c>
 8003550:	686c      	ldr	r4, [r5, #4]
 8003552:	89a3      	ldrh	r3, [r4, #12]
 8003554:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003558:	0719      	lsls	r1, r3, #28
 800355a:	d42c      	bmi.n	80035b6 <__swsetup_r+0x82>
 800355c:	06dd      	lsls	r5, r3, #27
 800355e:	d411      	bmi.n	8003584 <__swsetup_r+0x50>
 8003560:	2309      	movs	r3, #9
 8003562:	6033      	str	r3, [r6, #0]
 8003564:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003568:	81a3      	strh	r3, [r4, #12]
 800356a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800356e:	e03e      	b.n	80035ee <__swsetup_r+0xba>
 8003570:	4b25      	ldr	r3, [pc, #148]	; (8003608 <__swsetup_r+0xd4>)
 8003572:	429c      	cmp	r4, r3
 8003574:	d101      	bne.n	800357a <__swsetup_r+0x46>
 8003576:	68ac      	ldr	r4, [r5, #8]
 8003578:	e7eb      	b.n	8003552 <__swsetup_r+0x1e>
 800357a:	4b24      	ldr	r3, [pc, #144]	; (800360c <__swsetup_r+0xd8>)
 800357c:	429c      	cmp	r4, r3
 800357e:	bf08      	it	eq
 8003580:	68ec      	ldreq	r4, [r5, #12]
 8003582:	e7e6      	b.n	8003552 <__swsetup_r+0x1e>
 8003584:	0758      	lsls	r0, r3, #29
 8003586:	d512      	bpl.n	80035ae <__swsetup_r+0x7a>
 8003588:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800358a:	b141      	cbz	r1, 800359e <__swsetup_r+0x6a>
 800358c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003590:	4299      	cmp	r1, r3
 8003592:	d002      	beq.n	800359a <__swsetup_r+0x66>
 8003594:	4630      	mov	r0, r6
 8003596:	f000 f9b7 	bl	8003908 <_free_r>
 800359a:	2300      	movs	r3, #0
 800359c:	6363      	str	r3, [r4, #52]	; 0x34
 800359e:	89a3      	ldrh	r3, [r4, #12]
 80035a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80035a4:	81a3      	strh	r3, [r4, #12]
 80035a6:	2300      	movs	r3, #0
 80035a8:	6063      	str	r3, [r4, #4]
 80035aa:	6923      	ldr	r3, [r4, #16]
 80035ac:	6023      	str	r3, [r4, #0]
 80035ae:	89a3      	ldrh	r3, [r4, #12]
 80035b0:	f043 0308 	orr.w	r3, r3, #8
 80035b4:	81a3      	strh	r3, [r4, #12]
 80035b6:	6923      	ldr	r3, [r4, #16]
 80035b8:	b94b      	cbnz	r3, 80035ce <__swsetup_r+0x9a>
 80035ba:	89a3      	ldrh	r3, [r4, #12]
 80035bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80035c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035c4:	d003      	beq.n	80035ce <__swsetup_r+0x9a>
 80035c6:	4621      	mov	r1, r4
 80035c8:	4630      	mov	r0, r6
 80035ca:	f000 f929 	bl	8003820 <__smakebuf_r>
 80035ce:	89a0      	ldrh	r0, [r4, #12]
 80035d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80035d4:	f010 0301 	ands.w	r3, r0, #1
 80035d8:	d00a      	beq.n	80035f0 <__swsetup_r+0xbc>
 80035da:	2300      	movs	r3, #0
 80035dc:	60a3      	str	r3, [r4, #8]
 80035de:	6963      	ldr	r3, [r4, #20]
 80035e0:	425b      	negs	r3, r3
 80035e2:	61a3      	str	r3, [r4, #24]
 80035e4:	6923      	ldr	r3, [r4, #16]
 80035e6:	b943      	cbnz	r3, 80035fa <__swsetup_r+0xc6>
 80035e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80035ec:	d1ba      	bne.n	8003564 <__swsetup_r+0x30>
 80035ee:	bd70      	pop	{r4, r5, r6, pc}
 80035f0:	0781      	lsls	r1, r0, #30
 80035f2:	bf58      	it	pl
 80035f4:	6963      	ldrpl	r3, [r4, #20]
 80035f6:	60a3      	str	r3, [r4, #8]
 80035f8:	e7f4      	b.n	80035e4 <__swsetup_r+0xb0>
 80035fa:	2000      	movs	r0, #0
 80035fc:	e7f7      	b.n	80035ee <__swsetup_r+0xba>
 80035fe:	bf00      	nop
 8003600:	20000080 	.word	0x20000080
 8003604:	08003bfc 	.word	0x08003bfc
 8003608:	08003c1c 	.word	0x08003c1c
 800360c:	08003bdc 	.word	0x08003bdc

08003610 <_close_r>:
 8003610:	b538      	push	{r3, r4, r5, lr}
 8003612:	4d06      	ldr	r5, [pc, #24]	; (800362c <_close_r+0x1c>)
 8003614:	2300      	movs	r3, #0
 8003616:	4604      	mov	r4, r0
 8003618:	4608      	mov	r0, r1
 800361a:	602b      	str	r3, [r5, #0]
 800361c:	f7fd fae7 	bl	8000bee <_close>
 8003620:	1c43      	adds	r3, r0, #1
 8003622:	d102      	bne.n	800362a <_close_r+0x1a>
 8003624:	682b      	ldr	r3, [r5, #0]
 8003626:	b103      	cbz	r3, 800362a <_close_r+0x1a>
 8003628:	6023      	str	r3, [r4, #0]
 800362a:	bd38      	pop	{r3, r4, r5, pc}
 800362c:	200009d4 	.word	0x200009d4

08003630 <__sflush_r>:
 8003630:	898a      	ldrh	r2, [r1, #12]
 8003632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003636:	4605      	mov	r5, r0
 8003638:	0710      	lsls	r0, r2, #28
 800363a:	460c      	mov	r4, r1
 800363c:	d458      	bmi.n	80036f0 <__sflush_r+0xc0>
 800363e:	684b      	ldr	r3, [r1, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	dc05      	bgt.n	8003650 <__sflush_r+0x20>
 8003644:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003646:	2b00      	cmp	r3, #0
 8003648:	dc02      	bgt.n	8003650 <__sflush_r+0x20>
 800364a:	2000      	movs	r0, #0
 800364c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003650:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003652:	2e00      	cmp	r6, #0
 8003654:	d0f9      	beq.n	800364a <__sflush_r+0x1a>
 8003656:	2300      	movs	r3, #0
 8003658:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800365c:	682f      	ldr	r7, [r5, #0]
 800365e:	602b      	str	r3, [r5, #0]
 8003660:	d032      	beq.n	80036c8 <__sflush_r+0x98>
 8003662:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003664:	89a3      	ldrh	r3, [r4, #12]
 8003666:	075a      	lsls	r2, r3, #29
 8003668:	d505      	bpl.n	8003676 <__sflush_r+0x46>
 800366a:	6863      	ldr	r3, [r4, #4]
 800366c:	1ac0      	subs	r0, r0, r3
 800366e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003670:	b10b      	cbz	r3, 8003676 <__sflush_r+0x46>
 8003672:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003674:	1ac0      	subs	r0, r0, r3
 8003676:	2300      	movs	r3, #0
 8003678:	4602      	mov	r2, r0
 800367a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800367c:	6a21      	ldr	r1, [r4, #32]
 800367e:	4628      	mov	r0, r5
 8003680:	47b0      	blx	r6
 8003682:	1c43      	adds	r3, r0, #1
 8003684:	89a3      	ldrh	r3, [r4, #12]
 8003686:	d106      	bne.n	8003696 <__sflush_r+0x66>
 8003688:	6829      	ldr	r1, [r5, #0]
 800368a:	291d      	cmp	r1, #29
 800368c:	d82c      	bhi.n	80036e8 <__sflush_r+0xb8>
 800368e:	4a2a      	ldr	r2, [pc, #168]	; (8003738 <__sflush_r+0x108>)
 8003690:	40ca      	lsrs	r2, r1
 8003692:	07d6      	lsls	r6, r2, #31
 8003694:	d528      	bpl.n	80036e8 <__sflush_r+0xb8>
 8003696:	2200      	movs	r2, #0
 8003698:	6062      	str	r2, [r4, #4]
 800369a:	04d9      	lsls	r1, r3, #19
 800369c:	6922      	ldr	r2, [r4, #16]
 800369e:	6022      	str	r2, [r4, #0]
 80036a0:	d504      	bpl.n	80036ac <__sflush_r+0x7c>
 80036a2:	1c42      	adds	r2, r0, #1
 80036a4:	d101      	bne.n	80036aa <__sflush_r+0x7a>
 80036a6:	682b      	ldr	r3, [r5, #0]
 80036a8:	b903      	cbnz	r3, 80036ac <__sflush_r+0x7c>
 80036aa:	6560      	str	r0, [r4, #84]	; 0x54
 80036ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80036ae:	602f      	str	r7, [r5, #0]
 80036b0:	2900      	cmp	r1, #0
 80036b2:	d0ca      	beq.n	800364a <__sflush_r+0x1a>
 80036b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80036b8:	4299      	cmp	r1, r3
 80036ba:	d002      	beq.n	80036c2 <__sflush_r+0x92>
 80036bc:	4628      	mov	r0, r5
 80036be:	f000 f923 	bl	8003908 <_free_r>
 80036c2:	2000      	movs	r0, #0
 80036c4:	6360      	str	r0, [r4, #52]	; 0x34
 80036c6:	e7c1      	b.n	800364c <__sflush_r+0x1c>
 80036c8:	6a21      	ldr	r1, [r4, #32]
 80036ca:	2301      	movs	r3, #1
 80036cc:	4628      	mov	r0, r5
 80036ce:	47b0      	blx	r6
 80036d0:	1c41      	adds	r1, r0, #1
 80036d2:	d1c7      	bne.n	8003664 <__sflush_r+0x34>
 80036d4:	682b      	ldr	r3, [r5, #0]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0c4      	beq.n	8003664 <__sflush_r+0x34>
 80036da:	2b1d      	cmp	r3, #29
 80036dc:	d001      	beq.n	80036e2 <__sflush_r+0xb2>
 80036de:	2b16      	cmp	r3, #22
 80036e0:	d101      	bne.n	80036e6 <__sflush_r+0xb6>
 80036e2:	602f      	str	r7, [r5, #0]
 80036e4:	e7b1      	b.n	800364a <__sflush_r+0x1a>
 80036e6:	89a3      	ldrh	r3, [r4, #12]
 80036e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036ec:	81a3      	strh	r3, [r4, #12]
 80036ee:	e7ad      	b.n	800364c <__sflush_r+0x1c>
 80036f0:	690f      	ldr	r7, [r1, #16]
 80036f2:	2f00      	cmp	r7, #0
 80036f4:	d0a9      	beq.n	800364a <__sflush_r+0x1a>
 80036f6:	0793      	lsls	r3, r2, #30
 80036f8:	680e      	ldr	r6, [r1, #0]
 80036fa:	bf08      	it	eq
 80036fc:	694b      	ldreq	r3, [r1, #20]
 80036fe:	600f      	str	r7, [r1, #0]
 8003700:	bf18      	it	ne
 8003702:	2300      	movne	r3, #0
 8003704:	eba6 0807 	sub.w	r8, r6, r7
 8003708:	608b      	str	r3, [r1, #8]
 800370a:	f1b8 0f00 	cmp.w	r8, #0
 800370e:	dd9c      	ble.n	800364a <__sflush_r+0x1a>
 8003710:	6a21      	ldr	r1, [r4, #32]
 8003712:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003714:	4643      	mov	r3, r8
 8003716:	463a      	mov	r2, r7
 8003718:	4628      	mov	r0, r5
 800371a:	47b0      	blx	r6
 800371c:	2800      	cmp	r0, #0
 800371e:	dc06      	bgt.n	800372e <__sflush_r+0xfe>
 8003720:	89a3      	ldrh	r3, [r4, #12]
 8003722:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003726:	81a3      	strh	r3, [r4, #12]
 8003728:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800372c:	e78e      	b.n	800364c <__sflush_r+0x1c>
 800372e:	4407      	add	r7, r0
 8003730:	eba8 0800 	sub.w	r8, r8, r0
 8003734:	e7e9      	b.n	800370a <__sflush_r+0xda>
 8003736:	bf00      	nop
 8003738:	20400001 	.word	0x20400001

0800373c <_fflush_r>:
 800373c:	b538      	push	{r3, r4, r5, lr}
 800373e:	690b      	ldr	r3, [r1, #16]
 8003740:	4605      	mov	r5, r0
 8003742:	460c      	mov	r4, r1
 8003744:	b913      	cbnz	r3, 800374c <_fflush_r+0x10>
 8003746:	2500      	movs	r5, #0
 8003748:	4628      	mov	r0, r5
 800374a:	bd38      	pop	{r3, r4, r5, pc}
 800374c:	b118      	cbz	r0, 8003756 <_fflush_r+0x1a>
 800374e:	6983      	ldr	r3, [r0, #24]
 8003750:	b90b      	cbnz	r3, 8003756 <_fflush_r+0x1a>
 8003752:	f7ff f8f3 	bl	800293c <__sinit>
 8003756:	4b14      	ldr	r3, [pc, #80]	; (80037a8 <_fflush_r+0x6c>)
 8003758:	429c      	cmp	r4, r3
 800375a:	d11b      	bne.n	8003794 <_fflush_r+0x58>
 800375c:	686c      	ldr	r4, [r5, #4]
 800375e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d0ef      	beq.n	8003746 <_fflush_r+0xa>
 8003766:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003768:	07d0      	lsls	r0, r2, #31
 800376a:	d404      	bmi.n	8003776 <_fflush_r+0x3a>
 800376c:	0599      	lsls	r1, r3, #22
 800376e:	d402      	bmi.n	8003776 <_fflush_r+0x3a>
 8003770:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003772:	f7ff f981 	bl	8002a78 <__retarget_lock_acquire_recursive>
 8003776:	4628      	mov	r0, r5
 8003778:	4621      	mov	r1, r4
 800377a:	f7ff ff59 	bl	8003630 <__sflush_r>
 800377e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003780:	07da      	lsls	r2, r3, #31
 8003782:	4605      	mov	r5, r0
 8003784:	d4e0      	bmi.n	8003748 <_fflush_r+0xc>
 8003786:	89a3      	ldrh	r3, [r4, #12]
 8003788:	059b      	lsls	r3, r3, #22
 800378a:	d4dd      	bmi.n	8003748 <_fflush_r+0xc>
 800378c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800378e:	f7ff f974 	bl	8002a7a <__retarget_lock_release_recursive>
 8003792:	e7d9      	b.n	8003748 <_fflush_r+0xc>
 8003794:	4b05      	ldr	r3, [pc, #20]	; (80037ac <_fflush_r+0x70>)
 8003796:	429c      	cmp	r4, r3
 8003798:	d101      	bne.n	800379e <_fflush_r+0x62>
 800379a:	68ac      	ldr	r4, [r5, #8]
 800379c:	e7df      	b.n	800375e <_fflush_r+0x22>
 800379e:	4b04      	ldr	r3, [pc, #16]	; (80037b0 <_fflush_r+0x74>)
 80037a0:	429c      	cmp	r4, r3
 80037a2:	bf08      	it	eq
 80037a4:	68ec      	ldreq	r4, [r5, #12]
 80037a6:	e7da      	b.n	800375e <_fflush_r+0x22>
 80037a8:	08003bfc 	.word	0x08003bfc
 80037ac:	08003c1c 	.word	0x08003c1c
 80037b0:	08003bdc 	.word	0x08003bdc

080037b4 <_lseek_r>:
 80037b4:	b538      	push	{r3, r4, r5, lr}
 80037b6:	4d07      	ldr	r5, [pc, #28]	; (80037d4 <_lseek_r+0x20>)
 80037b8:	4604      	mov	r4, r0
 80037ba:	4608      	mov	r0, r1
 80037bc:	4611      	mov	r1, r2
 80037be:	2200      	movs	r2, #0
 80037c0:	602a      	str	r2, [r5, #0]
 80037c2:	461a      	mov	r2, r3
 80037c4:	f7fd fa3a 	bl	8000c3c <_lseek>
 80037c8:	1c43      	adds	r3, r0, #1
 80037ca:	d102      	bne.n	80037d2 <_lseek_r+0x1e>
 80037cc:	682b      	ldr	r3, [r5, #0]
 80037ce:	b103      	cbz	r3, 80037d2 <_lseek_r+0x1e>
 80037d0:	6023      	str	r3, [r4, #0]
 80037d2:	bd38      	pop	{r3, r4, r5, pc}
 80037d4:	200009d4 	.word	0x200009d4

080037d8 <__swhatbuf_r>:
 80037d8:	b570      	push	{r4, r5, r6, lr}
 80037da:	460e      	mov	r6, r1
 80037dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037e0:	2900      	cmp	r1, #0
 80037e2:	b096      	sub	sp, #88	; 0x58
 80037e4:	4614      	mov	r4, r2
 80037e6:	461d      	mov	r5, r3
 80037e8:	da07      	bge.n	80037fa <__swhatbuf_r+0x22>
 80037ea:	2300      	movs	r3, #0
 80037ec:	602b      	str	r3, [r5, #0]
 80037ee:	89b3      	ldrh	r3, [r6, #12]
 80037f0:	061a      	lsls	r2, r3, #24
 80037f2:	d410      	bmi.n	8003816 <__swhatbuf_r+0x3e>
 80037f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037f8:	e00e      	b.n	8003818 <__swhatbuf_r+0x40>
 80037fa:	466a      	mov	r2, sp
 80037fc:	f000 f90c 	bl	8003a18 <_fstat_r>
 8003800:	2800      	cmp	r0, #0
 8003802:	dbf2      	blt.n	80037ea <__swhatbuf_r+0x12>
 8003804:	9a01      	ldr	r2, [sp, #4]
 8003806:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800380a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800380e:	425a      	negs	r2, r3
 8003810:	415a      	adcs	r2, r3
 8003812:	602a      	str	r2, [r5, #0]
 8003814:	e7ee      	b.n	80037f4 <__swhatbuf_r+0x1c>
 8003816:	2340      	movs	r3, #64	; 0x40
 8003818:	2000      	movs	r0, #0
 800381a:	6023      	str	r3, [r4, #0]
 800381c:	b016      	add	sp, #88	; 0x58
 800381e:	bd70      	pop	{r4, r5, r6, pc}

08003820 <__smakebuf_r>:
 8003820:	898b      	ldrh	r3, [r1, #12]
 8003822:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003824:	079d      	lsls	r5, r3, #30
 8003826:	4606      	mov	r6, r0
 8003828:	460c      	mov	r4, r1
 800382a:	d507      	bpl.n	800383c <__smakebuf_r+0x1c>
 800382c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003830:	6023      	str	r3, [r4, #0]
 8003832:	6123      	str	r3, [r4, #16]
 8003834:	2301      	movs	r3, #1
 8003836:	6163      	str	r3, [r4, #20]
 8003838:	b002      	add	sp, #8
 800383a:	bd70      	pop	{r4, r5, r6, pc}
 800383c:	ab01      	add	r3, sp, #4
 800383e:	466a      	mov	r2, sp
 8003840:	f7ff ffca 	bl	80037d8 <__swhatbuf_r>
 8003844:	9900      	ldr	r1, [sp, #0]
 8003846:	4605      	mov	r5, r0
 8003848:	4630      	mov	r0, r6
 800384a:	f7ff f917 	bl	8002a7c <_malloc_r>
 800384e:	b948      	cbnz	r0, 8003864 <__smakebuf_r+0x44>
 8003850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003854:	059a      	lsls	r2, r3, #22
 8003856:	d4ef      	bmi.n	8003838 <__smakebuf_r+0x18>
 8003858:	f023 0303 	bic.w	r3, r3, #3
 800385c:	f043 0302 	orr.w	r3, r3, #2
 8003860:	81a3      	strh	r3, [r4, #12]
 8003862:	e7e3      	b.n	800382c <__smakebuf_r+0xc>
 8003864:	4b0d      	ldr	r3, [pc, #52]	; (800389c <__smakebuf_r+0x7c>)
 8003866:	62b3      	str	r3, [r6, #40]	; 0x28
 8003868:	89a3      	ldrh	r3, [r4, #12]
 800386a:	6020      	str	r0, [r4, #0]
 800386c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003870:	81a3      	strh	r3, [r4, #12]
 8003872:	9b00      	ldr	r3, [sp, #0]
 8003874:	6163      	str	r3, [r4, #20]
 8003876:	9b01      	ldr	r3, [sp, #4]
 8003878:	6120      	str	r0, [r4, #16]
 800387a:	b15b      	cbz	r3, 8003894 <__smakebuf_r+0x74>
 800387c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003880:	4630      	mov	r0, r6
 8003882:	f000 f8db 	bl	8003a3c <_isatty_r>
 8003886:	b128      	cbz	r0, 8003894 <__smakebuf_r+0x74>
 8003888:	89a3      	ldrh	r3, [r4, #12]
 800388a:	f023 0303 	bic.w	r3, r3, #3
 800388e:	f043 0301 	orr.w	r3, r3, #1
 8003892:	81a3      	strh	r3, [r4, #12]
 8003894:	89a0      	ldrh	r0, [r4, #12]
 8003896:	4305      	orrs	r5, r0
 8003898:	81a5      	strh	r5, [r4, #12]
 800389a:	e7cd      	b.n	8003838 <__smakebuf_r+0x18>
 800389c:	080028d5 	.word	0x080028d5

080038a0 <memcpy>:
 80038a0:	440a      	add	r2, r1
 80038a2:	4291      	cmp	r1, r2
 80038a4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80038a8:	d100      	bne.n	80038ac <memcpy+0xc>
 80038aa:	4770      	bx	lr
 80038ac:	b510      	push	{r4, lr}
 80038ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80038b6:	4291      	cmp	r1, r2
 80038b8:	d1f9      	bne.n	80038ae <memcpy+0xe>
 80038ba:	bd10      	pop	{r4, pc}

080038bc <memmove>:
 80038bc:	4288      	cmp	r0, r1
 80038be:	b510      	push	{r4, lr}
 80038c0:	eb01 0402 	add.w	r4, r1, r2
 80038c4:	d902      	bls.n	80038cc <memmove+0x10>
 80038c6:	4284      	cmp	r4, r0
 80038c8:	4623      	mov	r3, r4
 80038ca:	d807      	bhi.n	80038dc <memmove+0x20>
 80038cc:	1e43      	subs	r3, r0, #1
 80038ce:	42a1      	cmp	r1, r4
 80038d0:	d008      	beq.n	80038e4 <memmove+0x28>
 80038d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80038da:	e7f8      	b.n	80038ce <memmove+0x12>
 80038dc:	4402      	add	r2, r0
 80038de:	4601      	mov	r1, r0
 80038e0:	428a      	cmp	r2, r1
 80038e2:	d100      	bne.n	80038e6 <memmove+0x2a>
 80038e4:	bd10      	pop	{r4, pc}
 80038e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80038ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80038ee:	e7f7      	b.n	80038e0 <memmove+0x24>

080038f0 <__malloc_lock>:
 80038f0:	4801      	ldr	r0, [pc, #4]	; (80038f8 <__malloc_lock+0x8>)
 80038f2:	f7ff b8c1 	b.w	8002a78 <__retarget_lock_acquire_recursive>
 80038f6:	bf00      	nop
 80038f8:	200009cc 	.word	0x200009cc

080038fc <__malloc_unlock>:
 80038fc:	4801      	ldr	r0, [pc, #4]	; (8003904 <__malloc_unlock+0x8>)
 80038fe:	f7ff b8bc 	b.w	8002a7a <__retarget_lock_release_recursive>
 8003902:	bf00      	nop
 8003904:	200009cc 	.word	0x200009cc

08003908 <_free_r>:
 8003908:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800390a:	2900      	cmp	r1, #0
 800390c:	d048      	beq.n	80039a0 <_free_r+0x98>
 800390e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003912:	9001      	str	r0, [sp, #4]
 8003914:	2b00      	cmp	r3, #0
 8003916:	f1a1 0404 	sub.w	r4, r1, #4
 800391a:	bfb8      	it	lt
 800391c:	18e4      	addlt	r4, r4, r3
 800391e:	f7ff ffe7 	bl	80038f0 <__malloc_lock>
 8003922:	4a20      	ldr	r2, [pc, #128]	; (80039a4 <_free_r+0x9c>)
 8003924:	9801      	ldr	r0, [sp, #4]
 8003926:	6813      	ldr	r3, [r2, #0]
 8003928:	4615      	mov	r5, r2
 800392a:	b933      	cbnz	r3, 800393a <_free_r+0x32>
 800392c:	6063      	str	r3, [r4, #4]
 800392e:	6014      	str	r4, [r2, #0]
 8003930:	b003      	add	sp, #12
 8003932:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003936:	f7ff bfe1 	b.w	80038fc <__malloc_unlock>
 800393a:	42a3      	cmp	r3, r4
 800393c:	d90b      	bls.n	8003956 <_free_r+0x4e>
 800393e:	6821      	ldr	r1, [r4, #0]
 8003940:	1862      	adds	r2, r4, r1
 8003942:	4293      	cmp	r3, r2
 8003944:	bf04      	itt	eq
 8003946:	681a      	ldreq	r2, [r3, #0]
 8003948:	685b      	ldreq	r3, [r3, #4]
 800394a:	6063      	str	r3, [r4, #4]
 800394c:	bf04      	itt	eq
 800394e:	1852      	addeq	r2, r2, r1
 8003950:	6022      	streq	r2, [r4, #0]
 8003952:	602c      	str	r4, [r5, #0]
 8003954:	e7ec      	b.n	8003930 <_free_r+0x28>
 8003956:	461a      	mov	r2, r3
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	b10b      	cbz	r3, 8003960 <_free_r+0x58>
 800395c:	42a3      	cmp	r3, r4
 800395e:	d9fa      	bls.n	8003956 <_free_r+0x4e>
 8003960:	6811      	ldr	r1, [r2, #0]
 8003962:	1855      	adds	r5, r2, r1
 8003964:	42a5      	cmp	r5, r4
 8003966:	d10b      	bne.n	8003980 <_free_r+0x78>
 8003968:	6824      	ldr	r4, [r4, #0]
 800396a:	4421      	add	r1, r4
 800396c:	1854      	adds	r4, r2, r1
 800396e:	42a3      	cmp	r3, r4
 8003970:	6011      	str	r1, [r2, #0]
 8003972:	d1dd      	bne.n	8003930 <_free_r+0x28>
 8003974:	681c      	ldr	r4, [r3, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	6053      	str	r3, [r2, #4]
 800397a:	4421      	add	r1, r4
 800397c:	6011      	str	r1, [r2, #0]
 800397e:	e7d7      	b.n	8003930 <_free_r+0x28>
 8003980:	d902      	bls.n	8003988 <_free_r+0x80>
 8003982:	230c      	movs	r3, #12
 8003984:	6003      	str	r3, [r0, #0]
 8003986:	e7d3      	b.n	8003930 <_free_r+0x28>
 8003988:	6825      	ldr	r5, [r4, #0]
 800398a:	1961      	adds	r1, r4, r5
 800398c:	428b      	cmp	r3, r1
 800398e:	bf04      	itt	eq
 8003990:	6819      	ldreq	r1, [r3, #0]
 8003992:	685b      	ldreq	r3, [r3, #4]
 8003994:	6063      	str	r3, [r4, #4]
 8003996:	bf04      	itt	eq
 8003998:	1949      	addeq	r1, r1, r5
 800399a:	6021      	streq	r1, [r4, #0]
 800399c:	6054      	str	r4, [r2, #4]
 800399e:	e7c7      	b.n	8003930 <_free_r+0x28>
 80039a0:	b003      	add	sp, #12
 80039a2:	bd30      	pop	{r4, r5, pc}
 80039a4:	20000118 	.word	0x20000118

080039a8 <_realloc_r>:
 80039a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039aa:	4607      	mov	r7, r0
 80039ac:	4614      	mov	r4, r2
 80039ae:	460e      	mov	r6, r1
 80039b0:	b921      	cbnz	r1, 80039bc <_realloc_r+0x14>
 80039b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80039b6:	4611      	mov	r1, r2
 80039b8:	f7ff b860 	b.w	8002a7c <_malloc_r>
 80039bc:	b922      	cbnz	r2, 80039c8 <_realloc_r+0x20>
 80039be:	f7ff ffa3 	bl	8003908 <_free_r>
 80039c2:	4625      	mov	r5, r4
 80039c4:	4628      	mov	r0, r5
 80039c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039c8:	f000 f848 	bl	8003a5c <_malloc_usable_size_r>
 80039cc:	42a0      	cmp	r0, r4
 80039ce:	d20f      	bcs.n	80039f0 <_realloc_r+0x48>
 80039d0:	4621      	mov	r1, r4
 80039d2:	4638      	mov	r0, r7
 80039d4:	f7ff f852 	bl	8002a7c <_malloc_r>
 80039d8:	4605      	mov	r5, r0
 80039da:	2800      	cmp	r0, #0
 80039dc:	d0f2      	beq.n	80039c4 <_realloc_r+0x1c>
 80039de:	4631      	mov	r1, r6
 80039e0:	4622      	mov	r2, r4
 80039e2:	f7ff ff5d 	bl	80038a0 <memcpy>
 80039e6:	4631      	mov	r1, r6
 80039e8:	4638      	mov	r0, r7
 80039ea:	f7ff ff8d 	bl	8003908 <_free_r>
 80039ee:	e7e9      	b.n	80039c4 <_realloc_r+0x1c>
 80039f0:	4635      	mov	r5, r6
 80039f2:	e7e7      	b.n	80039c4 <_realloc_r+0x1c>

080039f4 <_read_r>:
 80039f4:	b538      	push	{r3, r4, r5, lr}
 80039f6:	4d07      	ldr	r5, [pc, #28]	; (8003a14 <_read_r+0x20>)
 80039f8:	4604      	mov	r4, r0
 80039fa:	4608      	mov	r0, r1
 80039fc:	4611      	mov	r1, r2
 80039fe:	2200      	movs	r2, #0
 8003a00:	602a      	str	r2, [r5, #0]
 8003a02:	461a      	mov	r2, r3
 8003a04:	f7fd f8ba 	bl	8000b7c <_read>
 8003a08:	1c43      	adds	r3, r0, #1
 8003a0a:	d102      	bne.n	8003a12 <_read_r+0x1e>
 8003a0c:	682b      	ldr	r3, [r5, #0]
 8003a0e:	b103      	cbz	r3, 8003a12 <_read_r+0x1e>
 8003a10:	6023      	str	r3, [r4, #0]
 8003a12:	bd38      	pop	{r3, r4, r5, pc}
 8003a14:	200009d4 	.word	0x200009d4

08003a18 <_fstat_r>:
 8003a18:	b538      	push	{r3, r4, r5, lr}
 8003a1a:	4d07      	ldr	r5, [pc, #28]	; (8003a38 <_fstat_r+0x20>)
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	4604      	mov	r4, r0
 8003a20:	4608      	mov	r0, r1
 8003a22:	4611      	mov	r1, r2
 8003a24:	602b      	str	r3, [r5, #0]
 8003a26:	f7fd f8ee 	bl	8000c06 <_fstat>
 8003a2a:	1c43      	adds	r3, r0, #1
 8003a2c:	d102      	bne.n	8003a34 <_fstat_r+0x1c>
 8003a2e:	682b      	ldr	r3, [r5, #0]
 8003a30:	b103      	cbz	r3, 8003a34 <_fstat_r+0x1c>
 8003a32:	6023      	str	r3, [r4, #0]
 8003a34:	bd38      	pop	{r3, r4, r5, pc}
 8003a36:	bf00      	nop
 8003a38:	200009d4 	.word	0x200009d4

08003a3c <_isatty_r>:
 8003a3c:	b538      	push	{r3, r4, r5, lr}
 8003a3e:	4d06      	ldr	r5, [pc, #24]	; (8003a58 <_isatty_r+0x1c>)
 8003a40:	2300      	movs	r3, #0
 8003a42:	4604      	mov	r4, r0
 8003a44:	4608      	mov	r0, r1
 8003a46:	602b      	str	r3, [r5, #0]
 8003a48:	f7fd f8ed 	bl	8000c26 <_isatty>
 8003a4c:	1c43      	adds	r3, r0, #1
 8003a4e:	d102      	bne.n	8003a56 <_isatty_r+0x1a>
 8003a50:	682b      	ldr	r3, [r5, #0]
 8003a52:	b103      	cbz	r3, 8003a56 <_isatty_r+0x1a>
 8003a54:	6023      	str	r3, [r4, #0]
 8003a56:	bd38      	pop	{r3, r4, r5, pc}
 8003a58:	200009d4 	.word	0x200009d4

08003a5c <_malloc_usable_size_r>:
 8003a5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a60:	1f18      	subs	r0, r3, #4
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	bfbc      	itt	lt
 8003a66:	580b      	ldrlt	r3, [r1, r0]
 8003a68:	18c0      	addlt	r0, r0, r3
 8003a6a:	4770      	bx	lr

08003a6c <_init>:
 8003a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a6e:	bf00      	nop
 8003a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a72:	bc08      	pop	{r3}
 8003a74:	469e      	mov	lr, r3
 8003a76:	4770      	bx	lr

08003a78 <_fini>:
 8003a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a7a:	bf00      	nop
 8003a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a7e:	bc08      	pop	{r3}
 8003a80:	469e      	mov	lr, r3
 8003a82:	4770      	bx	lr
