// Seed: 2087936856
module module_0 (
    output tri id_0,
    input supply0 id_1
);
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    output logic id_2
    , id_4
);
  wor id_5;
  assign id_5 = id_5;
  assign id_1 = -1;
  logic [1 : ""] id_6 = id_4;
  bit id_7;
  assign id_5 = -1;
  always @(*) begin : LABEL_0
    id_2 = -1;
  end
  module_0 modCall_1 (
      id_1,
      id_0
  );
  always @(posedge id_5) begin : LABEL_1
    id_7 <= 1;
  end
endmodule
module module_2 (
    output tri0  id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  wire  id_3,
    output wire  id_4
);
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
