axi_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/8864/src/axi_pkg.sv,incdir="../../../bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
reg_to_axi.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/8864/src/reg_to_axi.sv,incdir="../../../bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
reg_to_axi_sv.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/8864/src/reg_to_axi_sv.sv,incdir="../../../bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
reg_to_axi_v.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8864/src/reg_to_axi_v.v,incdir="../../../bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_reg_to_axi_v_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_reg_to_axi_v_0_0/sim/design_1_reg_to_axi_v_0_0.v,incdir="../../../bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_vip_0_0_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv,incdir="../../../bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_vip_0_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv,incdir="../../../bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/8864/src"incdir="../../../../reg_to_axi_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
