C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe  -osyn  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_comp.srs"  -top  top  -hdllog  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_compiler.srr"  -encrypt  -mp  1  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver   -I "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog"  -I "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\"  -I C:\lscc\diamond\3.12\synpbase\lib   -v2001  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\dm"  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\compiler_directives.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\colorbar_gen.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\oddrx4.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\io_controller_tx.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\byte_packetizer.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\crc16_2lane_bb.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\parallel2byte_bb.v -lib work -fv2001 C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\packetheader_bb.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe -osyn "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_comp.srs" -top top -hdllog "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_compiler.srr" -encrypt -mp 1 -verification_mode 0 -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -I "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog" -I "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\" -I ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib -v2001 -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -encrypt -pro -dmgen "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\dm" -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work -fv2001 ..\..\..\..\..\source\verilog\compiler_directives.v -lib work -fv2001 ..\..\..\..\..\source\verilog\colorbar_gen.v -lib work -fv2001 ..\..\..\..\..\source\verilog\top.v -lib work -fv2001 ..\..\..\..\..\source\verilog\xo3l\oddrx4.v -lib work -fv2001 ..\..\..\..\..\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v -lib work -fv2001 ..\..\..\..\..\source\verilog\lp_hs_dly_ctrl.v -lib work -fv2001 ..\..\..\..\..\source\verilog\io_controller_tx.v -lib work -fv2001 ..\..\..\..\..\source\verilog\dphy_tx_inst.v -lib work -fv2001 ..\..\..\..\..\source\verilog\dcs_rom.v -lib work -fv2001 ..\..\..\..\..\source\verilog\dcs_encoder.v -lib work -fv2001 ..\..\..\..\..\source\verilog\byte_packetizer.v -lib work -fv2001 ..\..\..\..\..\source\verilog\crc16_2lane_bb.v -lib work -fv2001 ..\..\..\..\..\source\verilog\parallel2byte_bb.v -lib work -fv2001 ..\..\..\..\..\source\verilog\packetheader_bb.v -jobname "compiler"
rc:0 success:1 runtime:5
file:..\synwork\xo3l_verilog_xo3l_verilog_comp.srs|io:o|time:1644629950|size:41127|exec:0|csum:
file:..\synlog\xo3l_verilog_xo3l_verilog_compiler.srr|io:o|time:1644629950|size:32502|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v|io:i|time:1603988454|size:53334|exec:0|csum:BEFB982BE483587B26B156E884C15512
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603988454|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\compiler_directives.v|io:i|time:1644629925|size:3257|exec:0|csum:E19D841F026A2DBBEE208DAE979930EF
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\colorbar_gen.v|io:i|time:1644625571|size:4620|exec:0|csum:2B944A2AD731D17178E4F3CD206B3DE3
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\top.v|io:i|time:1644629944|size:15775|exec:0|csum:4C9D07103635F5B84C18E9D69C2F8187
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\xo3l\oddrx4.v|io:i|time:1418948052|size:5998|exec:0|csum:619EDA1D4A51CAA1672A5DC175C8B036
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v|io:i|time:1419533930|size:5018|exec:0|csum:6C007323FC20E46288715D8564E4FEBF
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\lp_hs_dly_ctrl.v|io:i|time:1418948102|size:7973|exec:0|csum:7DB7758E28BBD610DB1AAEF56071675D
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\io_controller_tx.v|io:i|time:1419209014|size:4532|exec:0|csum:5C11E3807A2E2936B7D7E2DCDBF6DE4E
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\dphy_tx_inst.v|io:i|time:1419209032|size:10819|exec:0|csum:E29A67805572761953D3006328C84C2D
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\dcs_rom.v|io:i|time:1373983610|size:10172|exec:0|csum:41292C7CCDE80E5E1D06F31BF2C90FA5
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\dcs_encoder.v|io:i|time:1373983602|size:5574|exec:0|csum:B1B04A0B42993C585A907BFAB473B526
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\byte_packetizer.v|io:i|time:1418948140|size:7032|exec:0|csum:B574A0ED6B60EE1EE76D80B4B8263222
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\crc16_2lane_bb.v|io:i|time:1374595460|size:2386|exec:0|csum:30094E2F3796D18889788CBA4E2BE0AD
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\parallel2byte_bb.v|io:i|time:1419580044|size:3092|exec:0|csum:F05B9E7C3D49E55165D2E7153ED56056
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\packetheader_bb.v|io:i|time:1374525792|size:2750|exec:0|csum:73054C456B31C395996CE7AD09407400
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe|io:i|time:1603988322|size:5736448|exec:1|csum:F3379711CDC83CA310869A1D9BD9BABE
