git clone --depth 1 --no-tags https://github.com/rmartind/cse241_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139785933
git clone --depth 1 --no-tags https://github.com/nganinho/VGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140386351
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140264518
git clone --depth 1 --no-tags https://github.com/shbfeng/srio_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139578495
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/Digital-Scoreboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135097196
git clone --depth 1 --no-tags https://github.com/kentang-mit/MIPS32_SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135401551
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/Simplebot-using-Nexys4-DDR-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135218024
git clone --depth 1 --no-tags https://github.com/140591x/bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136476161
git clone --depth 1 --no-tags https://github.com/matthewSkipworth/Processor-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135770566
git clone --depth 1 --no-tags https://github.com/kennyluuluu/Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137875913
git clone --depth 1 --no-tags https://github.com/is682431/Single_Cycle_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137906843
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138118929
git clone --depth 1 --no-tags https://github.com/tocanemis/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138556551
git clone --depth 1 --no-tags https://github.com/jaypeegear/XilinxFirmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138941399
git clone --depth 1 --no-tags https://github.com/julieeen/swipe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141136680
git clone --depth 1 --no-tags https://github.com/Oanish/SecurityAlarmSys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141308743
git clone --depth 1 --no-tags https://github.com/oyfml/My_Verilog_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142814854
git clone --depth 1 --no-tags https://github.com/samuelyen36/computer-organization-hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142905176
git clone --depth 1 --no-tags https://github.com/ChungKuoYen/verilog_CPU_103062316.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136608405
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-PonteElevadica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136865133
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-VendaDeIngressos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136968666
git clone --depth 1 --no-tags https://github.com/nightseas/spi_slave_mm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137301388
git clone --depth 1 --no-tags https://github.com/kollaganesh683/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142466462
git clone --depth 1 --no-tags https://github.com/techtocore/Verilog-Snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141363592
git clone --depth 1 --no-tags https://github.com/aks681/EE2016-Project-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141924456
git clone --depth 1 --no-tags https://github.com/francescovaiana/Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142690660
git clone --depth 1 --no-tags https://github.com/hadisfr/127-bit-ones-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142690673
git clone --depth 1 --no-tags https://github.com/luk3Sky/CO221-Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143172397
git clone --depth 1 --no-tags https://github.com/ireshjayawardana/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140815477
git clone --depth 1 --no-tags https://github.com/kskague/mips-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140212746
git clone --depth 1 --no-tags https://github.com/sk3110/cpu_4colors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140060759
git clone --depth 1 --no-tags https://github.com/tomarus/v-midi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138425871
git clone --depth 1 --no-tags https://github.com/reynoldsp709/Lc3b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138415370
git clone --depth 1 --no-tags https://github.com/AleLoschi/WORK_SYNTHESIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138022015
git clone --depth 1 --no-tags https://github.com/victai/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137995389
git clone --depth 1 --no-tags https://github.com/ceheckel/DigitalLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138801389
git clone --depth 1 --no-tags https://github.com/tran-d/FPGA-Whack-A-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135641367
git clone --depth 1 --no-tags https://github.com/soltanloo/PipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135701568
git clone --depth 1 --no-tags https://github.com/puidenz/CO_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137027813
git clone --depth 1 --no-tags https://github.com/kmahsi/CA_P5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136469347
git clone --depth 1 --no-tags https://github.com/alexlalves/crforth-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137930923
git clone --depth 1 --no-tags https://github.com/enginsubasi/esverlib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139767240
git clone --depth 1 --no-tags https://github.com/amanditagroth/sistemas_digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139773679
git clone --depth 1 --no-tags https://github.com/justin871030/Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139423745
git clone --depth 1 --no-tags https://github.com/ArghadipDas/sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135429159
git clone --depth 1 --no-tags https://github.com/NCTUyoung/ICLab_lab11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135527360
git clone --depth 1 --no-tags https://github.com/david1125222/DSD_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136450338
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-CISmartLift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137087160
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8GPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136219817
git clone --depth 1 --no-tags https://github.com/robertyr/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136267103
git clone --depth 1 --no-tags https://github.com/marudehiguma/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135880494
git clone --depth 1 --no-tags https://github.com/fpga-accel/poc-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137154807
git clone --depth 1 --no-tags https://github.com/sstringillo/Digital-Systems-Lab-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138970343
git clone --depth 1 --no-tags https://github.com/AitorMML/Mancisidor_P3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139756170
git clone --depth 1 --no-tags https://github.com/abeyene/SimpleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139900780
git clone --depth 1 --no-tags https://github.com/AlbertGuan/DE10_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142236214
git clone --depth 1 --no-tags https://github.com/heysun0728/DigitalSystem2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141689047
git clone --depth 1 --no-tags https://github.com/irenelee914/maze-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137551270
git clone --depth 1 --no-tags https://github.com/kdewald/itba-e3-verilog-snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138443719
git clone --depth 1 --no-tags https://github.com/tanasecatalina/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138012475
git clone --depth 1 --no-tags https://github.com/EnriqueGalan92/Scheduler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139021331
git clone --depth 1 --no-tags https://github.com/pragasv/Image-downsampling---Altera-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139110990
git clone --depth 1 --no-tags https://github.com/Cl0udi/Edge-Detection-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139349533
git clone --depth 1 --no-tags https://github.com/q40603/computer-organization-single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139169990
git clone --depth 1 --no-tags https://github.com/FEI125/C3D_NNA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142808324
git clone --depth 1 --no-tags https://github.com/sankalpshah21/FPGA-based-Audio-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143325791
git clone --depth 1 --no-tags https://github.com/sjacobust/Examen2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139641099
git clone --depth 1 --no-tags https://github.com/nolderosw/henriquePSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139601342
git clone --depth 1 --no-tags https://github.com/finch185277/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140235990
git clone --depth 1 --no-tags https://github.com/HarikrishnaRanpariya/Ping-Pong-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140768822
git clone --depth 1 --no-tags https://github.com/TharushiDeSilva/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140806425
git clone --depth 1 --no-tags https://github.com/DavisLiao/Kryon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142990562
git clone --depth 1 --no-tags https://github.com/Silicon-wzh/Summer_curriculum_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140933926
git clone --depth 1 --no-tags https://github.com/clin99/batchflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141606485
git clone --depth 1 --no-tags https://github.com/BrunoDamacena/laoc2-pratica4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136645380
git clone --depth 1 --no-tags https://github.com/Dafenghh/MultipleCycleCPU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138239718
git clone --depth 1 --no-tags https://github.com/wuzht/Verilog-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138253903
git clone --depth 1 --no-tags https://github.com/ayutiwas/FPGA-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138317749
git clone --depth 1 --no-tags https://github.com/jpeezzy/mathV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137815981
git clone --depth 1 --no-tags https://github.com/HelloWorldSungin/Pipeline_superscaler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137813471
git clone --depth 1 --no-tags https://github.com/ittiphatch/SHA-256_FPGA_ECA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137651258
git clone --depth 1 --no-tags https://github.com/kahofan/oscilloscope-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139115620
git clone --depth 1 --no-tags https://github.com/Elemecca/signature-analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139268299
git clone --depth 1 --no-tags https://github.com/haykp/AXI_Stream_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135045281
git clone --depth 1 --no-tags https://github.com/RHTome/digital-freq-meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135008983
git clone --depth 1 --no-tags https://github.com/andrew-waugh/V2Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135954027
git clone --depth 1 --no-tags https://github.com/darshni11/FYP-repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136095350
git clone --depth 1 --no-tags https://github.com/vijithaisuru/ADS_Supiri_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136908658
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2--Reconfigurable-System-for-DC-Motor-Controlling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136961408
git clone --depth 1 --no-tags https://github.com/coliveira4/EEM16-LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135478288
git clone --depth 1 --no-tags https://github.com/ppsseo18/CSED311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136206672
git clone --depth 1 --no-tags https://github.com/Caopenny/Verilog-Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135706294
git clone --depth 1 --no-tags https://github.com/BlazeCode2/ABRUTECH_processor_manual.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141783066
git clone --depth 1 --no-tags https://github.com/lingchensanwen/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141784345
git clone --depth 1 --no-tags https://github.com/SeiyaNozaki/DragonFW_OLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139519406
git clone --depth 1 --no-tags https://github.com/is682431/Roldan_Examen2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139643291
git clone --depth 1 --no-tags https://github.com/joiemoie/BU-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139901843
git clone --depth 1 --no-tags https://github.com/barkove/FPGA-Encryptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142868779
