Classic Timing Analyzer report for chuanshu
Mon May 10 19:35:46 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                          ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.410 ns                                       ; rxf                                           ; usbdownload:inst5|reg_fstate.set_rd_low ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.924 ns                                      ; inst4[3]                                      ; dout[3]                                 ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.718 ns                                      ; din[1]                                        ; inst4[1]                                ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|fstate.latch_data_from_host ; usbdownload:inst5|en_out                ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                               ;                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                              ; To                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|fstate.latch_data_from_host     ; usbdownload:inst5|en_out                          ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|fstate.latch_data_from_host     ; usbdownload:inst5|rd                              ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|fstate.latch_data_from_host     ; usbdownload:inst5|reg_fstate.wait_rxf_low         ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|fstate.wait_rxf_low             ; usbdownload:inst5|reg_fstate.wait_rxf_low         ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|fstate.wait_rxf_low             ; usbdownload:inst5|rd                              ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|fstate.wait_rxf_low             ; usbdownload:inst5|reg_fstate.set_rd_low           ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|fstate.set_rd_low               ; usbdownload:inst5|reg_fstate.latch_data_from_host ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|reg_fstate.wait_rxf_low         ; usbdownload:inst5|fstate.wait_rxf_low             ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|reg_fstate.latch_data_from_host ; usbdownload:inst5|fstate.latch_data_from_host     ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|reg_fstate.set_rd_low           ; usbdownload:inst5|fstate.set_rd_low               ; clk        ; clk      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbdownload:inst5|rd                              ; usbdownload:inst5|rd                              ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+--------+-------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                        ; To Clock ;
+-------+--------------+------------+--------+-------------------------------------------+----------+
; N/A   ; None         ; 5.410 ns   ; rxf    ; usbdownload:inst5|reg_fstate.wait_rxf_low ; clk      ;
; N/A   ; None         ; 5.410 ns   ; rxf    ; usbdownload:inst5|reg_fstate.set_rd_low   ; clk      ;
; N/A   ; None         ; 3.699 ns   ; din[4] ; inst4[4]                                  ; clk      ;
; N/A   ; None         ; 3.547 ns   ; din[5] ; inst4[5]                                  ; clk      ;
; N/A   ; None         ; 2.619 ns   ; din[7] ; inst4[7]                                  ; clk      ;
; N/A   ; None         ; 2.436 ns   ; din[6] ; inst4[6]                                  ; clk      ;
; N/A   ; None         ; 2.328 ns   ; din[2] ; inst4[2]                                  ; clk      ;
; N/A   ; None         ; 2.273 ns   ; din[3] ; inst4[3]                                  ; clk      ;
; N/A   ; None         ; 1.992 ns   ; din[0] ; inst4[0]                                  ; clk      ;
; N/A   ; None         ; 1.984 ns   ; din[1] ; inst4[1]                                  ; clk      ;
+-------+--------------+------------+--------+-------------------------------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+----------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To      ; From Clock ;
+-------+--------------+------------+----------------------+---------+------------+
; N/A   ; None         ; 11.924 ns  ; inst4[3]             ; dout[3] ; clk        ;
; N/A   ; None         ; 11.602 ns  ; inst4[1]             ; dout[1] ; clk        ;
; N/A   ; None         ; 11.559 ns  ; inst4[6]             ; dout[6] ; clk        ;
; N/A   ; None         ; 11.242 ns  ; inst4[2]             ; dout[2] ; clk        ;
; N/A   ; None         ; 11.132 ns  ; inst4[7]             ; dout[7] ; clk        ;
; N/A   ; None         ; 11.010 ns  ; inst4[0]             ; dout[0] ; clk        ;
; N/A   ; None         ; 9.423 ns   ; inst4[4]             ; dout[4] ; clk        ;
; N/A   ; None         ; 9.422 ns   ; inst4[5]             ; dout[5] ; clk        ;
; N/A   ; None         ; 7.181 ns   ; usbdownload:inst5|rd ; rd      ; clk        ;
+-------+--------------+------------+----------------------+---------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+--------+-------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                        ; To Clock ;
+---------------+-------------+-----------+--------+-------------------------------------------+----------+
; N/A           ; None        ; -1.718 ns ; din[1] ; inst4[1]                                  ; clk      ;
; N/A           ; None        ; -1.726 ns ; din[0] ; inst4[0]                                  ; clk      ;
; N/A           ; None        ; -2.007 ns ; din[3] ; inst4[3]                                  ; clk      ;
; N/A           ; None        ; -2.062 ns ; din[2] ; inst4[2]                                  ; clk      ;
; N/A           ; None        ; -2.170 ns ; din[6] ; inst4[6]                                  ; clk      ;
; N/A           ; None        ; -2.353 ns ; din[7] ; inst4[7]                                  ; clk      ;
; N/A           ; None        ; -3.281 ns ; din[5] ; inst4[5]                                  ; clk      ;
; N/A           ; None        ; -3.433 ns ; din[4] ; inst4[4]                                  ; clk      ;
; N/A           ; None        ; -5.144 ns ; rxf    ; usbdownload:inst5|reg_fstate.wait_rxf_low ; clk      ;
; N/A           ; None        ; -5.144 ns ; rxf    ; usbdownload:inst5|reg_fstate.set_rd_low   ; clk      ;
+---------------+-------------+-----------+--------+-------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 10 19:35:46 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off chuanshu -c chuanshu --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "usbdownload:inst5|en_out" as buffer
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "usbdownload:inst5|fstate.latch_data_from_host" and destination register "usbdownload:inst5|en_out"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.754 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 3; REG Node = 'usbdownload:inst5|fstate.latch_data_from_host'
            Info: 2: + IC(0.440 ns) + CELL(0.206 ns) = 0.646 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'usbdownload:inst5|en_out~feeder'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.754 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 1; REG Node = 'usbdownload:inst5|en_out'
            Info: Total cell delay = 0.314 ns ( 41.64 % )
            Info: Total interconnect delay = 0.440 ns ( 58.36 % )
        Info: - Smallest clock skew is -0.454 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.298 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.522 ns) + CELL(0.666 ns) = 2.298 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 1; REG Node = 'usbdownload:inst5|en_out'
                Info: Total cell delay = 1.776 ns ( 77.28 % )
                Info: Total interconnect delay = 0.522 ns ( 22.72 % )
            Info: - Longest clock path from clock "clk" to source register is 2.752 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 3; REG Node = 'usbdownload:inst5|fstate.latch_data_from_host'
                Info: Total cell delay = 1.776 ns ( 64.53 % )
                Info: Total interconnect delay = 0.976 ns ( 35.47 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "usbdownload:inst5|reg_fstate.wait_rxf_low" (data pin = "rxf", clock pin = "clk") is 5.410 ns
    Info: + Longest pin to register delay is 8.202 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 2; PIN Node = 'rxf'
        Info: 2: + IC(6.780 ns) + CELL(0.370 ns) = 8.094 ns; Loc. = LCCOMB_X27_Y7_N12; Fanout = 1; COMB Node = 'usbdownload:inst5|Selector1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.202 ns; Loc. = LCFF_X27_Y7_N13; Fanout = 1; REG Node = 'usbdownload:inst5|reg_fstate.wait_rxf_low'
        Info: Total cell delay = 1.422 ns ( 17.34 % )
        Info: Total interconnect delay = 6.780 ns ( 82.66 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.752 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X27_Y7_N13; Fanout = 1; REG Node = 'usbdownload:inst5|reg_fstate.wait_rxf_low'
        Info: Total cell delay = 1.776 ns ( 64.53 % )
        Info: Total interconnect delay = 0.976 ns ( 35.47 % )
Info: tco from clock "clk" to destination pin "dout[3]" through register "inst4[3]" is 11.924 ns
    Info: + Longest clock path from clock "clk" to source register is 4.873 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.602 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 1; REG Node = 'usbdownload:inst5|en_out'
        Info: 3: + IC(0.757 ns) + CELL(0.000 ns) = 3.359 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'usbdownload:inst5|en_out~clkctrl'
        Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 4.873 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 1; REG Node = 'inst4[3]'
        Info: Total cell delay = 2.746 ns ( 56.35 % )
        Info: Total interconnect delay = 2.127 ns ( 43.65 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 1; REG Node = 'inst4[3]'
        Info: 2: + IC(3.511 ns) + CELL(3.236 ns) = 6.747 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'dout[3]'
        Info: Total cell delay = 3.236 ns ( 47.96 % )
        Info: Total interconnect delay = 3.511 ns ( 52.04 % )
Info: th for register "inst4[1]" (data pin = "din[1]", clock pin = "clk") is -1.718 ns
    Info: + Longest clock path from clock "clk" to destination register is 4.873 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.602 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 1; REG Node = 'usbdownload:inst5|en_out'
        Info: 3: + IC(0.757 ns) + CELL(0.000 ns) = 3.359 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'usbdownload:inst5|en_out~clkctrl'
        Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 4.873 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 1; REG Node = 'inst4[1]'
        Info: Total cell delay = 2.746 ns ( 56.35 % )
        Info: Total interconnect delay = 2.127 ns ( 43.65 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.897 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'din[1]'
        Info: 2: + IC(5.638 ns) + CELL(0.206 ns) = 6.789 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'inst4[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.897 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 1; REG Node = 'inst4[1]'
        Info: Total cell delay = 1.259 ns ( 18.25 % )
        Info: Total interconnect delay = 5.638 ns ( 81.75 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Mon May 10 19:35:46 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


