// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
output  [32:0] ap_return_0;
output  [32:0] ap_return_1;
output  [32:0] ap_return_2;
output  [32:0] ap_return_3;
output  [32:0] ap_return_4;
output  [32:0] ap_return_5;
output  [32:0] ap_return_6;
output  [32:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [11:0] invert_sqr_table_address0;
reg    invert_sqr_table_ce0;
wire   [7:0] invert_sqr_table_q0;
wire  signed [14:0] sext_ln81_fu_415_p1;
reg  signed [14:0] sext_ln81_reg_5117;
wire    ap_block_pp0_stage0_11001;
reg  signed [14:0] sext_ln81_reg_5117_pp0_iter1_reg;
wire  signed [14:0] sext_ln81_1_fu_419_p1;
reg  signed [14:0] sext_ln81_1_reg_5122;
reg  signed [14:0] sext_ln81_1_reg_5122_pp0_iter1_reg;
wire  signed [14:0] sext_ln81_3_fu_587_p1;
reg  signed [14:0] sext_ln81_3_reg_5127;
reg  signed [14:0] sext_ln81_3_reg_5127_pp0_iter1_reg;
wire  signed [14:0] sext_ln81_5_fu_755_p1;
reg  signed [14:0] sext_ln81_5_reg_5132;
reg  signed [14:0] sext_ln81_5_reg_5132_pp0_iter1_reg;
wire  signed [14:0] sext_ln81_7_fu_923_p1;
reg  signed [14:0] sext_ln81_7_reg_5137;
reg  signed [14:0] sext_ln81_7_reg_5137_pp0_iter1_reg;
wire   [14:0] add_ln81_3_fu_927_p2;
reg   [14:0] add_ln81_3_reg_5142;
reg   [0:0] tmp_20_reg_5147;
reg   [0:0] tmp_21_reg_5153;
wire   [13:0] select_ln81_19_fu_1041_p3;
reg   [13:0] select_ln81_19_reg_5159;
wire   [13:0] select_ln81_23_fu_1141_p3;
reg   [13:0] select_ln81_23_reg_5164;
wire   [13:0] select_ln81_27_fu_1241_p3;
reg   [13:0] select_ln81_27_reg_5169;
wire  signed [14:0] sext_ln81_9_fu_1286_p1;
reg  signed [14:0] sext_ln81_9_reg_5174;
wire  signed [14:0] sext_ln81_11_fu_1353_p1;
reg  signed [14:0] sext_ln81_11_reg_5179;
wire  signed [14:0] sext_ln81_13_fu_1420_p1;
reg  signed [14:0] sext_ln81_13_reg_5184;
reg   [0:0] tmp_38_reg_5189;
wire  signed [11:0] add_ln83_fu_1555_p2;
reg  signed [11:0] add_ln83_reg_5195;
reg   [0:0] tmp_41_reg_5200;
wire  signed [13:0] select_ln87_1_fu_1667_p3;
reg  signed [13:0] select_ln87_1_reg_5206;
reg  signed [13:0] select_ln87_1_reg_5206_pp0_iter3_reg;
reg  signed [13:0] select_ln87_1_reg_5206_pp0_iter4_reg;
reg  signed [13:0] select_ln87_1_reg_5206_pp0_iter5_reg;
reg  signed [13:0] select_ln87_1_reg_5206_pp0_iter6_reg;
wire  signed [13:0] select_ln87_3_fu_1726_p3;
reg  signed [13:0] select_ln87_3_reg_5212;
reg  signed [13:0] select_ln87_3_reg_5212_pp0_iter3_reg;
reg  signed [13:0] select_ln87_3_reg_5212_pp0_iter4_reg;
reg  signed [13:0] select_ln87_3_reg_5212_pp0_iter5_reg;
reg  signed [13:0] select_ln87_3_reg_5212_pp0_iter6_reg;
wire  signed [13:0] select_ln87_5_fu_1785_p3;
reg  signed [13:0] select_ln87_5_reg_5218;
reg  signed [13:0] select_ln87_5_reg_5218_pp0_iter3_reg;
reg  signed [13:0] select_ln87_5_reg_5218_pp0_iter4_reg;
reg  signed [13:0] select_ln87_5_reg_5218_pp0_iter5_reg;
reg  signed [13:0] select_ln87_5_reg_5218_pp0_iter6_reg;
wire  signed [13:0] select_ln87_7_fu_1844_p3;
reg  signed [13:0] select_ln87_7_reg_5224;
reg  signed [13:0] select_ln87_7_reg_5224_pp0_iter3_reg;
reg  signed [13:0] select_ln87_7_reg_5224_pp0_iter4_reg;
reg  signed [13:0] select_ln87_7_reg_5224_pp0_iter5_reg;
reg  signed [13:0] select_ln87_7_reg_5224_pp0_iter6_reg;
wire  signed [13:0] select_ln87_9_fu_1903_p3;
reg  signed [13:0] select_ln87_9_reg_5230;
reg  signed [13:0] select_ln87_9_reg_5230_pp0_iter3_reg;
reg  signed [13:0] select_ln87_9_reg_5230_pp0_iter4_reg;
reg  signed [13:0] select_ln87_9_reg_5230_pp0_iter5_reg;
reg  signed [13:0] select_ln87_9_reg_5230_pp0_iter6_reg;
wire  signed [13:0] select_ln87_11_fu_1962_p3;
reg  signed [13:0] select_ln87_11_reg_5236;
reg  signed [13:0] select_ln87_11_reg_5236_pp0_iter3_reg;
reg  signed [13:0] select_ln87_11_reg_5236_pp0_iter4_reg;
reg  signed [13:0] select_ln87_11_reg_5236_pp0_iter5_reg;
reg  signed [13:0] select_ln87_11_reg_5236_pp0_iter6_reg;
wire  signed [13:0] select_ln87_13_fu_2021_p3;
reg  signed [13:0] select_ln87_13_reg_5242;
reg  signed [13:0] select_ln87_13_reg_5242_pp0_iter3_reg;
reg  signed [13:0] select_ln87_13_reg_5242_pp0_iter4_reg;
reg  signed [13:0] select_ln87_13_reg_5242_pp0_iter5_reg;
reg  signed [13:0] select_ln87_13_reg_5242_pp0_iter6_reg;
wire  signed [13:0] select_ln87_15_fu_2080_p3;
reg  signed [13:0] select_ln87_15_reg_5248;
reg  signed [13:0] select_ln87_15_reg_5248_pp0_iter3_reg;
reg  signed [13:0] select_ln87_15_reg_5248_pp0_iter4_reg;
reg  signed [13:0] select_ln87_15_reg_5248_pp0_iter5_reg;
reg  signed [13:0] select_ln87_15_reg_5248_pp0_iter6_reg;
wire  signed [13:0] diff_8_fu_2333_p3;
reg  signed [13:0] diff_8_reg_5254;
wire  signed [13:0] diff_fu_2586_p3;
reg  signed [13:0] diff_reg_5260;
wire  signed [13:0] diff_2_fu_2839_p3;
reg  signed [13:0] diff_2_reg_5266;
wire  signed [13:0] diff_3_fu_3092_p3;
reg  signed [13:0] diff_3_reg_5272;
wire  signed [13:0] diff_4_fu_3345_p3;
reg  signed [13:0] diff_4_reg_5278;
wire   [13:0] sum_cache2_7_fu_3562_p2;
reg   [13:0] sum_cache2_7_reg_5284;
reg   [0:0] tmp_98_reg_5289;
reg   [0:0] tmp_99_reg_5295;
wire  signed [13:0] diff_5_fu_3834_p3;
reg  signed [13:0] diff_5_reg_5301;
wire  signed [13:0] diff_6_fu_4087_p3;
reg  signed [13:0] diff_6_reg_5307;
wire  signed [13:0] diff_7_fu_4340_p3;
reg  signed [13:0] diff_7_reg_5313;
wire   [13:0] sum_cache2_14_fu_4573_p3;
reg   [13:0] sum_cache2_14_reg_5319;
reg   [0:0] tmp_136_reg_5326;
wire   [1:0] trunc_ln91_fu_4589_p1;
reg   [1:0] trunc_ln91_reg_5332;
wire   [21:0] mul_ln102_fu_4777_p2;
reg  signed [21:0] mul_ln102_reg_5342;
wire   [21:0] mul_ln102_2_fu_4786_p2;
reg  signed [21:0] mul_ln102_2_reg_5347;
wire   [21:0] mul_ln102_4_fu_4795_p2;
reg  signed [21:0] mul_ln102_4_reg_5352;
wire   [21:0] mul_ln102_6_fu_4804_p2;
reg  signed [21:0] mul_ln102_6_reg_5357;
wire   [21:0] mul_ln102_8_fu_4813_p2;
reg  signed [21:0] mul_ln102_8_reg_5362;
wire   [21:0] mul_ln102_10_fu_4822_p2;
reg  signed [21:0] mul_ln102_10_reg_5367;
wire   [21:0] mul_ln102_12_fu_4831_p2;
reg  signed [21:0] mul_ln102_12_reg_5372;
wire   [21:0] mul_ln102_14_fu_4840_p2;
reg   [21:0] mul_ln102_14_reg_5377;
wire   [63:0] zext_ln98_fu_4765_p1;
wire    ap_block_pp0_stage0;
wire   [1:0] tmp4_fu_235_p4;
wire   [0:0] tmp_1_fu_227_p3;
wire   [0:0] icmp_ln81_fu_245_p2;
wire   [0:0] tmp_fu_215_p3;
wire   [0:0] or_ln81_fu_251_p2;
wire   [0:0] xor_ln81_fu_257_p2;
wire   [0:0] icmp_ln81_1_fu_275_p2;
wire   [0:0] xor_ln81_1_fu_269_p2;
wire   [0:0] or_ln81_1_fu_281_p2;
wire   [0:0] and_ln81_fu_263_p2;
wire   [0:0] and_ln81_1_fu_287_p2;
wire   [0:0] or_ln81_2_fu_301_p2;
wire   [13:0] select_ln81_fu_293_p3;
wire   [13:0] trunc_ln81_fu_223_p1;
wire   [1:0] tmp_s_fu_335_p4;
wire   [0:0] tmp_3_fu_327_p3;
wire   [0:0] icmp_ln81_2_fu_345_p2;
wire   [0:0] tmp_2_fu_315_p3;
wire   [0:0] or_ln81_3_fu_351_p2;
wire   [0:0] xor_ln81_2_fu_357_p2;
wire   [0:0] icmp_ln81_3_fu_375_p2;
wire   [0:0] xor_ln81_3_fu_369_p2;
wire   [0:0] or_ln81_4_fu_381_p2;
wire   [0:0] and_ln81_2_fu_363_p2;
wire   [0:0] and_ln81_3_fu_387_p2;
wire   [0:0] or_ln81_5_fu_401_p2;
wire   [13:0] select_ln81_2_fu_393_p3;
wire   [13:0] trunc_ln81_1_fu_323_p1;
wire   [13:0] sum_cache_fu_307_p3;
wire   [13:0] select_ln81_3_fu_407_p3;
wire   [14:0] add_ln81_fu_423_p2;
wire   [0:0] tmp_4_fu_429_p3;
wire   [0:0] tmp_5_fu_441_p3;
wire   [0:0] xor_ln81_4_fu_449_p2;
wire   [0:0] and_ln81_4_fu_455_p2;
wire   [0:0] xor_ln81_5_fu_461_p2;
wire   [13:0] select_ln81_4_fu_467_p3;
wire   [13:0] sum_cache_1_fu_437_p1;
wire   [1:0] tmp_9_fu_503_p4;
wire   [0:0] tmp_8_fu_495_p3;
wire   [0:0] icmp_ln81_4_fu_513_p2;
wire   [0:0] tmp_6_fu_483_p3;
wire   [0:0] or_ln81_6_fu_519_p2;
wire   [0:0] xor_ln81_6_fu_525_p2;
wire   [0:0] icmp_ln81_5_fu_543_p2;
wire   [0:0] xor_ln81_7_fu_537_p2;
wire   [0:0] or_ln81_7_fu_549_p2;
wire   [0:0] and_ln81_5_fu_531_p2;
wire   [0:0] and_ln81_6_fu_555_p2;
wire   [0:0] or_ln81_8_fu_569_p2;
wire   [13:0] select_ln81_6_fu_561_p3;
wire   [13:0] trunc_ln81_3_fu_491_p1;
wire   [13:0] sum_cache_2_fu_475_p3;
wire   [13:0] select_ln81_7_fu_575_p3;
wire  signed [14:0] sext_ln81_2_fu_583_p1;
wire   [14:0] add_ln81_1_fu_591_p2;
wire   [0:0] tmp_10_fu_597_p3;
wire   [0:0] tmp_11_fu_609_p3;
wire   [0:0] xor_ln81_8_fu_617_p2;
wire   [0:0] and_ln81_7_fu_623_p2;
wire   [0:0] xor_ln81_9_fu_629_p2;
wire   [13:0] select_ln81_8_fu_635_p3;
wire   [13:0] sum_cache_3_fu_605_p1;
wire   [1:0] tmp_14_fu_671_p4;
wire   [0:0] tmp_13_fu_663_p3;
wire   [0:0] icmp_ln81_6_fu_681_p2;
wire   [0:0] tmp_12_fu_651_p3;
wire   [0:0] or_ln81_9_fu_687_p2;
wire   [0:0] xor_ln81_10_fu_693_p2;
wire   [0:0] icmp_ln81_7_fu_711_p2;
wire   [0:0] xor_ln81_11_fu_705_p2;
wire   [0:0] or_ln81_10_fu_717_p2;
wire   [0:0] and_ln81_8_fu_699_p2;
wire   [0:0] and_ln81_9_fu_723_p2;
wire   [0:0] or_ln81_11_fu_737_p2;
wire   [13:0] select_ln81_10_fu_729_p3;
wire   [13:0] trunc_ln81_5_fu_659_p1;
wire   [13:0] sum_cache_4_fu_643_p3;
wire   [13:0] select_ln81_11_fu_743_p3;
wire  signed [14:0] sext_ln81_4_fu_751_p1;
wire   [14:0] add_ln81_2_fu_759_p2;
wire   [0:0] tmp_15_fu_765_p3;
wire   [0:0] tmp_16_fu_777_p3;
wire   [0:0] xor_ln81_12_fu_785_p2;
wire   [0:0] and_ln81_10_fu_791_p2;
wire   [0:0] xor_ln81_13_fu_797_p2;
wire   [13:0] select_ln81_12_fu_803_p3;
wire   [13:0] sum_cache_5_fu_773_p1;
wire   [1:0] tmp_19_fu_839_p4;
wire   [0:0] tmp_18_fu_831_p3;
wire   [0:0] icmp_ln81_8_fu_849_p2;
wire   [0:0] tmp_17_fu_819_p3;
wire   [0:0] or_ln81_12_fu_855_p2;
wire   [0:0] xor_ln81_14_fu_861_p2;
wire   [0:0] icmp_ln81_9_fu_879_p2;
wire   [0:0] xor_ln81_15_fu_873_p2;
wire   [0:0] or_ln81_13_fu_885_p2;
wire   [0:0] and_ln81_11_fu_867_p2;
wire   [0:0] and_ln81_12_fu_891_p2;
wire   [0:0] or_ln81_14_fu_905_p2;
wire   [13:0] select_ln81_14_fu_897_p3;
wire   [13:0] trunc_ln81_7_fu_827_p1;
wire   [13:0] sum_cache_6_fu_811_p3;
wire   [13:0] select_ln81_15_fu_911_p3;
wire  signed [14:0] sext_ln81_6_fu_919_p1;
wire   [1:0] tmp_24_fu_969_p4;
wire   [0:0] tmp_23_fu_961_p3;
wire   [0:0] icmp_ln81_10_fu_979_p2;
wire   [0:0] tmp_22_fu_949_p3;
wire   [0:0] or_ln81_15_fu_985_p2;
wire   [0:0] xor_ln81_18_fu_991_p2;
wire   [0:0] icmp_ln81_11_fu_1009_p2;
wire   [0:0] xor_ln81_19_fu_1003_p2;
wire   [0:0] or_ln81_16_fu_1015_p2;
wire   [0:0] and_ln81_14_fu_997_p2;
wire   [0:0] and_ln81_15_fu_1021_p2;
wire   [0:0] or_ln81_17_fu_1035_p2;
wire   [13:0] select_ln81_18_fu_1027_p3;
wire   [13:0] trunc_ln81_9_fu_957_p1;
wire   [1:0] tmp_29_fu_1069_p4;
wire   [0:0] tmp_28_fu_1061_p3;
wire   [0:0] icmp_ln81_12_fu_1079_p2;
wire   [0:0] tmp_27_fu_1049_p3;
wire   [0:0] or_ln81_18_fu_1085_p2;
wire   [0:0] xor_ln81_22_fu_1091_p2;
wire   [0:0] icmp_ln81_13_fu_1109_p2;
wire   [0:0] xor_ln81_23_fu_1103_p2;
wire   [0:0] or_ln81_19_fu_1115_p2;
wire   [0:0] and_ln81_17_fu_1097_p2;
wire   [0:0] and_ln81_18_fu_1121_p2;
wire   [0:0] or_ln81_20_fu_1135_p2;
wire   [13:0] select_ln81_22_fu_1127_p3;
wire   [13:0] trunc_ln81_11_fu_1057_p1;
wire   [1:0] tmp_35_fu_1169_p4;
wire   [0:0] tmp_33_fu_1161_p3;
wire   [0:0] icmp_ln81_14_fu_1179_p2;
wire   [0:0] tmp_32_fu_1149_p3;
wire   [0:0] or_ln81_21_fu_1185_p2;
wire   [0:0] xor_ln81_26_fu_1191_p2;
wire   [0:0] icmp_ln81_15_fu_1209_p2;
wire   [0:0] xor_ln81_27_fu_1203_p2;
wire   [0:0] or_ln81_22_fu_1215_p2;
wire   [0:0] and_ln81_20_fu_1197_p2;
wire   [0:0] and_ln81_21_fu_1221_p2;
wire   [0:0] or_ln81_23_fu_1235_p2;
wire   [13:0] select_ln81_26_fu_1227_p3;
wire   [13:0] trunc_ln81_13_fu_1157_p1;
wire   [0:0] xor_ln81_16_fu_1252_p2;
wire   [0:0] and_ln81_13_fu_1257_p2;
wire   [0:0] xor_ln81_17_fu_1262_p2;
wire   [13:0] select_ln81_16_fu_1266_p3;
wire   [13:0] sum_cache_7_fu_1249_p1;
wire   [13:0] sum_cache_8_fu_1274_p3;
wire  signed [14:0] sext_ln81_8_fu_1282_p1;
wire   [14:0] add_ln81_4_fu_1289_p2;
wire   [0:0] tmp_25_fu_1295_p3;
wire   [0:0] tmp_26_fu_1307_p3;
wire   [0:0] xor_ln81_20_fu_1315_p2;
wire   [0:0] and_ln81_16_fu_1321_p2;
wire   [0:0] xor_ln81_21_fu_1327_p2;
wire   [13:0] select_ln81_20_fu_1333_p3;
wire   [13:0] sum_cache_9_fu_1303_p1;
wire   [13:0] sum_cache_10_fu_1341_p3;
wire  signed [14:0] sext_ln81_10_fu_1349_p1;
wire   [14:0] add_ln81_5_fu_1356_p2;
wire   [0:0] tmp_30_fu_1362_p3;
wire   [0:0] tmp_31_fu_1374_p3;
wire   [0:0] xor_ln81_24_fu_1382_p2;
wire   [0:0] and_ln81_19_fu_1388_p2;
wire   [0:0] xor_ln81_25_fu_1394_p2;
wire   [13:0] select_ln81_24_fu_1400_p3;
wire   [13:0] sum_cache_11_fu_1370_p1;
wire   [13:0] sum_cache_12_fu_1408_p3;
wire  signed [14:0] sext_ln81_12_fu_1416_p1;
wire   [14:0] add_ln81_6_fu_1423_p2;
wire   [0:0] tmp_36_fu_1429_p3;
wire   [0:0] tmp_37_fu_1441_p3;
wire   [0:0] xor_ln81_28_fu_1449_p2;
wire   [0:0] and_ln81_22_fu_1455_p2;
wire   [0:0] xor_ln81_29_fu_1461_p2;
wire   [13:0] select_ln81_28_fu_1467_p3;
wire   [13:0] sum_cache_13_fu_1437_p1;
wire   [13:0] sum_cache_14_fu_1475_p3;
wire   [10:0] trunc_ln1_fu_1491_p4;
wire   [1:0] trunc_ln83_fu_1521_p1;
wire   [8:0] tmp_7_fu_1525_p3;
wire   [0:0] tmp_39_fu_1505_p3;
wire   [0:0] icmp_ln83_fu_1533_p2;
wire   [0:0] or_ln83_fu_1539_p2;
wire   [0:0] tmp_40_fu_1513_p3;
wire   [0:0] and_ln83_fu_1545_p2;
wire  signed [11:0] sext_ln83_fu_1501_p1;
wire   [11:0] zext_ln83_fu_1551_p1;
wire   [0:0] xor_ln83_fu_1572_p2;
wire   [0:0] or_ln83_2_fu_1577_p2;
wire   [0:0] xor_ln83_1_fu_1582_p2;
wire   [0:0] xor_ln83_2_fu_1587_p2;
wire   [0:0] or_ln83_1_fu_1593_p2;
wire   [0:0] and_ln83_1_fu_1598_p2;
wire  signed [13:0] sext_ln83_1_fu_1569_p1;
wire   [13:0] mean_fu_1604_p3;
wire  signed [14:0] sext_ln87_fu_1612_p1;
wire   [14:0] sub_ln87_fu_1616_p2;
wire   [0:0] tmp_42_fu_1621_p3;
wire   [0:0] tmp_43_fu_1633_p3;
wire   [0:0] xor_ln87_fu_1641_p2;
wire   [0:0] and_ln87_fu_1647_p2;
wire   [0:0] xor_ln87_1_fu_1653_p2;
wire   [13:0] select_ln87_fu_1659_p3;
wire   [13:0] trunc_ln87_fu_1629_p1;
wire   [14:0] sub_ln87_1_fu_1675_p2;
wire   [0:0] tmp_52_fu_1680_p3;
wire   [0:0] tmp_53_fu_1692_p3;
wire   [0:0] xor_ln87_2_fu_1700_p2;
wire   [0:0] and_ln87_1_fu_1706_p2;
wire   [0:0] xor_ln87_3_fu_1712_p2;
wire   [13:0] select_ln87_2_fu_1718_p3;
wire   [13:0] trunc_ln87_1_fu_1688_p1;
wire   [14:0] sub_ln87_2_fu_1734_p2;
wire   [0:0] tmp_64_fu_1739_p3;
wire   [0:0] tmp_65_fu_1751_p3;
wire   [0:0] xor_ln87_4_fu_1759_p2;
wire   [0:0] and_ln87_2_fu_1765_p2;
wire   [0:0] xor_ln87_5_fu_1771_p2;
wire   [13:0] select_ln87_4_fu_1777_p3;
wire   [13:0] trunc_ln87_2_fu_1747_p1;
wire   [14:0] sub_ln87_3_fu_1793_p2;
wire   [0:0] tmp_76_fu_1798_p3;
wire   [0:0] tmp_77_fu_1810_p3;
wire   [0:0] xor_ln87_6_fu_1818_p2;
wire   [0:0] and_ln87_3_fu_1824_p2;
wire   [0:0] xor_ln87_7_fu_1830_p2;
wire   [13:0] select_ln87_6_fu_1836_p3;
wire   [13:0] trunc_ln87_3_fu_1806_p1;
wire   [14:0] sub_ln87_4_fu_1852_p2;
wire   [0:0] tmp_88_fu_1857_p3;
wire   [0:0] tmp_89_fu_1869_p3;
wire   [0:0] xor_ln87_8_fu_1877_p2;
wire   [0:0] and_ln87_4_fu_1883_p2;
wire   [0:0] xor_ln87_9_fu_1889_p2;
wire   [13:0] select_ln87_8_fu_1895_p3;
wire   [13:0] trunc_ln87_4_fu_1865_p1;
wire   [14:0] sub_ln87_5_fu_1911_p2;
wire   [0:0] tmp_100_fu_1916_p3;
wire   [0:0] tmp_101_fu_1928_p3;
wire   [0:0] xor_ln87_10_fu_1936_p2;
wire   [0:0] and_ln87_5_fu_1942_p2;
wire   [0:0] xor_ln87_11_fu_1948_p2;
wire   [13:0] select_ln87_10_fu_1954_p3;
wire   [13:0] trunc_ln87_5_fu_1924_p1;
wire   [14:0] sub_ln87_6_fu_1970_p2;
wire   [0:0] tmp_112_fu_1975_p3;
wire   [0:0] tmp_113_fu_1987_p3;
wire   [0:0] xor_ln87_12_fu_1995_p2;
wire   [0:0] and_ln87_6_fu_2001_p2;
wire   [0:0] xor_ln87_13_fu_2007_p2;
wire   [13:0] select_ln87_12_fu_2013_p3;
wire   [13:0] trunc_ln87_6_fu_1983_p1;
wire   [14:0] sub_ln87_7_fu_2029_p2;
wire   [0:0] tmp_124_fu_2034_p3;
wire   [0:0] tmp_125_fu_2046_p3;
wire   [0:0] xor_ln87_14_fu_2054_p2;
wire   [0:0] and_ln87_7_fu_2060_p2;
wire   [0:0] xor_ln87_15_fu_2066_p2;
wire   [13:0] select_ln87_14_fu_2072_p3;
wire   [13:0] trunc_ln87_7_fu_2042_p1;
wire  signed [13:0] mul_ln88_fu_2091_p0;
wire  signed [27:0] sext_ln88_fu_2088_p1;
wire  signed [13:0] mul_ln88_fu_2091_p1;
wire   [27:0] mul_ln88_fu_2091_p2;
wire   [8:0] trunc_ln88_fu_2131_p1;
wire   [0:0] tmp_45_fu_2115_p3;
wire   [0:0] icmp_ln88_fu_2135_p2;
wire   [0:0] or_ln88_fu_2149_p2;
wire   [0:0] tmp_46_fu_2123_p3;
wire   [0:0] and_ln88_fu_2155_p2;
wire   [13:0] trunc_ln3_fu_2105_p4;
wire   [13:0] zext_ln88_fu_2161_p1;
wire   [13:0] add_ln88_fu_2165_p2;
wire   [0:0] tmp_48_fu_2171_p3;
wire   [0:0] tmp_47_fu_2141_p3;
wire   [0:0] xor_ln88_fu_2179_p2;
wire   [2:0] tmp_49_fu_2191_p4;
wire   [3:0] tmp_50_fu_2207_p4;
wire   [0:0] and_ln88_1_fu_2185_p2;
wire   [0:0] icmp_ln88_2_fu_2217_p2;
wire   [0:0] icmp_ln88_3_fu_2223_p2;
wire   [0:0] tmp_51_fu_2237_p3;
wire   [0:0] icmp_ln88_1_fu_2201_p2;
wire   [0:0] xor_ln88_32_fu_2245_p2;
wire   [0:0] and_ln88_2_fu_2251_p2;
wire   [0:0] select_ln88_fu_2229_p3;
wire   [0:0] xor_ln88_1_fu_2271_p2;
wire   [0:0] tmp_44_fu_2097_p3;
wire   [0:0] or_ln88_1_fu_2277_p2;
wire   [0:0] xor_ln88_2_fu_2283_p2;
wire   [0:0] select_ln88_1_fu_2257_p3;
wire   [0:0] and_ln88_3_fu_2265_p2;
wire   [0:0] and_ln88_5_fu_2295_p2;
wire   [0:0] or_ln88_24_fu_2301_p2;
wire   [0:0] xor_ln88_3_fu_2307_p2;
wire   [0:0] and_ln88_4_fu_2289_p2;
wire   [0:0] and_ln88_6_fu_2313_p2;
wire   [0:0] or_ln88_2_fu_2327_p2;
wire   [13:0] select_ln88_2_fu_2319_p3;
wire  signed [13:0] mul_ln88_1_fu_2344_p0;
wire  signed [27:0] sext_ln88_1_fu_2341_p1;
wire  signed [13:0] mul_ln88_1_fu_2344_p1;
wire   [27:0] mul_ln88_1_fu_2344_p2;
wire   [8:0] trunc_ln88_8_fu_2384_p1;
wire   [0:0] tmp_55_fu_2368_p3;
wire   [0:0] icmp_ln88_4_fu_2388_p2;
wire   [0:0] or_ln88_3_fu_2402_p2;
wire   [0:0] tmp_56_fu_2376_p3;
wire   [0:0] and_ln88_7_fu_2408_p2;
wire   [13:0] trunc_ln88_1_fu_2358_p4;
wire   [13:0] zext_ln88_1_fu_2414_p1;
wire   [13:0] add_ln88_1_fu_2418_p2;
wire   [0:0] tmp_58_fu_2424_p3;
wire   [0:0] tmp_57_fu_2394_p3;
wire   [0:0] xor_ln88_4_fu_2432_p2;
wire   [2:0] tmp_59_fu_2444_p4;
wire   [3:0] tmp_60_fu_2460_p4;
wire   [0:0] and_ln88_8_fu_2438_p2;
wire   [0:0] icmp_ln88_6_fu_2470_p2;
wire   [0:0] icmp_ln88_7_fu_2476_p2;
wire   [0:0] tmp_61_fu_2490_p3;
wire   [0:0] icmp_ln88_5_fu_2454_p2;
wire   [0:0] xor_ln88_33_fu_2498_p2;
wire   [0:0] and_ln88_9_fu_2504_p2;
wire   [0:0] select_ln88_4_fu_2482_p3;
wire   [0:0] xor_ln88_5_fu_2524_p2;
wire   [0:0] tmp_54_fu_2350_p3;
wire   [0:0] or_ln88_4_fu_2530_p2;
wire   [0:0] xor_ln88_6_fu_2536_p2;
wire   [0:0] select_ln88_5_fu_2510_p3;
wire   [0:0] and_ln88_10_fu_2518_p2;
wire   [0:0] and_ln88_12_fu_2548_p2;
wire   [0:0] or_ln88_25_fu_2554_p2;
wire   [0:0] xor_ln88_7_fu_2560_p2;
wire   [0:0] and_ln88_11_fu_2542_p2;
wire   [0:0] and_ln88_13_fu_2566_p2;
wire   [0:0] or_ln88_5_fu_2580_p2;
wire   [13:0] select_ln88_6_fu_2572_p3;
wire  signed [13:0] mul_ln88_2_fu_2597_p0;
wire  signed [27:0] sext_ln88_2_fu_2594_p1;
wire  signed [13:0] mul_ln88_2_fu_2597_p1;
wire   [27:0] mul_ln88_2_fu_2597_p2;
wire   [8:0] trunc_ln88_9_fu_2637_p1;
wire   [0:0] tmp_67_fu_2621_p3;
wire   [0:0] icmp_ln88_8_fu_2641_p2;
wire   [0:0] or_ln88_6_fu_2655_p2;
wire   [0:0] tmp_68_fu_2629_p3;
wire   [0:0] and_ln88_14_fu_2661_p2;
wire   [13:0] trunc_ln88_2_fu_2611_p4;
wire   [13:0] zext_ln88_2_fu_2667_p1;
wire   [13:0] add_ln88_2_fu_2671_p2;
wire   [0:0] tmp_70_fu_2677_p3;
wire   [0:0] tmp_69_fu_2647_p3;
wire   [0:0] xor_ln88_8_fu_2685_p2;
wire   [2:0] tmp_71_fu_2697_p4;
wire   [3:0] tmp_72_fu_2713_p4;
wire   [0:0] and_ln88_15_fu_2691_p2;
wire   [0:0] icmp_ln88_10_fu_2723_p2;
wire   [0:0] icmp_ln88_11_fu_2729_p2;
wire   [0:0] tmp_73_fu_2743_p3;
wire   [0:0] icmp_ln88_9_fu_2707_p2;
wire   [0:0] xor_ln88_34_fu_2751_p2;
wire   [0:0] and_ln88_16_fu_2757_p2;
wire   [0:0] select_ln88_8_fu_2735_p3;
wire   [0:0] xor_ln88_9_fu_2777_p2;
wire   [0:0] tmp_66_fu_2603_p3;
wire   [0:0] or_ln88_7_fu_2783_p2;
wire   [0:0] xor_ln88_10_fu_2789_p2;
wire   [0:0] select_ln88_9_fu_2763_p3;
wire   [0:0] and_ln88_17_fu_2771_p2;
wire   [0:0] and_ln88_19_fu_2801_p2;
wire   [0:0] or_ln88_26_fu_2807_p2;
wire   [0:0] xor_ln88_11_fu_2813_p2;
wire   [0:0] and_ln88_18_fu_2795_p2;
wire   [0:0] and_ln88_20_fu_2819_p2;
wire   [0:0] or_ln88_8_fu_2833_p2;
wire   [13:0] select_ln88_10_fu_2825_p3;
wire  signed [13:0] mul_ln88_3_fu_2850_p0;
wire  signed [27:0] sext_ln88_3_fu_2847_p1;
wire  signed [13:0] mul_ln88_3_fu_2850_p1;
wire   [27:0] mul_ln88_3_fu_2850_p2;
wire   [8:0] trunc_ln88_10_fu_2890_p1;
wire   [0:0] tmp_79_fu_2874_p3;
wire   [0:0] icmp_ln88_12_fu_2894_p2;
wire   [0:0] or_ln88_9_fu_2908_p2;
wire   [0:0] tmp_80_fu_2882_p3;
wire   [0:0] and_ln88_21_fu_2914_p2;
wire   [13:0] trunc_ln88_3_fu_2864_p4;
wire   [13:0] zext_ln88_3_fu_2920_p1;
wire   [13:0] add_ln88_3_fu_2924_p2;
wire   [0:0] tmp_82_fu_2930_p3;
wire   [0:0] tmp_81_fu_2900_p3;
wire   [0:0] xor_ln88_12_fu_2938_p2;
wire   [2:0] tmp_83_fu_2950_p4;
wire   [3:0] tmp_84_fu_2966_p4;
wire   [0:0] and_ln88_22_fu_2944_p2;
wire   [0:0] icmp_ln88_14_fu_2976_p2;
wire   [0:0] icmp_ln88_15_fu_2982_p2;
wire   [0:0] tmp_85_fu_2996_p3;
wire   [0:0] icmp_ln88_13_fu_2960_p2;
wire   [0:0] xor_ln88_35_fu_3004_p2;
wire   [0:0] and_ln88_23_fu_3010_p2;
wire   [0:0] select_ln88_12_fu_2988_p3;
wire   [0:0] xor_ln88_13_fu_3030_p2;
wire   [0:0] tmp_78_fu_2856_p3;
wire   [0:0] or_ln88_10_fu_3036_p2;
wire   [0:0] xor_ln88_14_fu_3042_p2;
wire   [0:0] select_ln88_13_fu_3016_p3;
wire   [0:0] and_ln88_24_fu_3024_p2;
wire   [0:0] and_ln88_26_fu_3054_p2;
wire   [0:0] or_ln88_27_fu_3060_p2;
wire   [0:0] xor_ln88_15_fu_3066_p2;
wire   [0:0] and_ln88_25_fu_3048_p2;
wire   [0:0] and_ln88_27_fu_3072_p2;
wire   [0:0] or_ln88_11_fu_3086_p2;
wire   [13:0] select_ln88_14_fu_3078_p3;
wire  signed [13:0] mul_ln88_4_fu_3103_p0;
wire  signed [27:0] sext_ln88_4_fu_3100_p1;
wire  signed [13:0] mul_ln88_4_fu_3103_p1;
wire   [27:0] mul_ln88_4_fu_3103_p2;
wire   [8:0] trunc_ln88_11_fu_3143_p1;
wire   [0:0] tmp_91_fu_3127_p3;
wire   [0:0] icmp_ln88_16_fu_3147_p2;
wire   [0:0] or_ln88_12_fu_3161_p2;
wire   [0:0] tmp_92_fu_3135_p3;
wire   [0:0] and_ln88_28_fu_3167_p2;
wire   [13:0] trunc_ln88_4_fu_3117_p4;
wire   [13:0] zext_ln88_4_fu_3173_p1;
wire   [13:0] add_ln88_4_fu_3177_p2;
wire   [0:0] tmp_94_fu_3183_p3;
wire   [0:0] tmp_93_fu_3153_p3;
wire   [0:0] xor_ln88_16_fu_3191_p2;
wire   [2:0] tmp_95_fu_3203_p4;
wire   [3:0] tmp_96_fu_3219_p4;
wire   [0:0] and_ln88_29_fu_3197_p2;
wire   [0:0] icmp_ln88_18_fu_3229_p2;
wire   [0:0] icmp_ln88_19_fu_3235_p2;
wire   [0:0] tmp_97_fu_3249_p3;
wire   [0:0] icmp_ln88_17_fu_3213_p2;
wire   [0:0] xor_ln88_36_fu_3257_p2;
wire   [0:0] and_ln88_30_fu_3263_p2;
wire   [0:0] select_ln88_16_fu_3241_p3;
wire   [0:0] xor_ln88_17_fu_3283_p2;
wire   [0:0] tmp_90_fu_3109_p3;
wire   [0:0] or_ln88_13_fu_3289_p2;
wire   [0:0] xor_ln88_18_fu_3295_p2;
wire   [0:0] select_ln88_17_fu_3269_p3;
wire   [0:0] and_ln88_31_fu_3277_p2;
wire   [0:0] and_ln88_33_fu_3307_p2;
wire   [0:0] or_ln88_28_fu_3313_p2;
wire   [0:0] xor_ln88_19_fu_3319_p2;
wire   [0:0] and_ln88_32_fu_3301_p2;
wire   [0:0] and_ln88_34_fu_3325_p2;
wire   [0:0] or_ln88_14_fu_3339_p2;
wire   [13:0] select_ln88_18_fu_3331_p3;
wire  signed [14:0] sext_ln89_1_fu_3356_p1;
wire  signed [14:0] sext_ln89_fu_3353_p1;
wire   [14:0] add_ln89_fu_3363_p2;
wire   [13:0] sum_cache2_1_fu_3359_p2;
wire   [0:0] tmp_62_fu_3369_p3;
wire   [0:0] tmp_63_fu_3377_p3;
wire   [0:0] xor_ln89_fu_3385_p2;
wire   [0:0] and_ln89_fu_3391_p2;
wire   [0:0] xor_ln89_1_fu_3397_p2;
wire   [13:0] select_ln89_fu_3403_p3;
wire  signed [13:0] sum_cache2_2_fu_3411_p3;
wire  signed [14:0] sext_ln89_3_fu_3423_p1;
wire  signed [14:0] sext_ln89_2_fu_3419_p1;
wire   [14:0] add_ln89_1_fu_3431_p2;
wire   [13:0] sum_cache2_3_fu_3426_p2;
wire   [0:0] tmp_74_fu_3437_p3;
wire   [0:0] tmp_75_fu_3445_p3;
wire   [0:0] xor_ln89_2_fu_3453_p2;
wire   [0:0] and_ln89_1_fu_3459_p2;
wire   [0:0] xor_ln89_3_fu_3465_p2;
wire   [13:0] select_ln89_2_fu_3471_p3;
wire  signed [13:0] sum_cache2_4_fu_3479_p3;
wire  signed [14:0] sext_ln89_5_fu_3491_p1;
wire  signed [14:0] sext_ln89_4_fu_3487_p1;
wire   [14:0] add_ln89_2_fu_3499_p2;
wire   [13:0] sum_cache2_5_fu_3494_p2;
wire   [0:0] tmp_86_fu_3505_p3;
wire   [0:0] tmp_87_fu_3513_p3;
wire   [0:0] xor_ln89_4_fu_3521_p2;
wire   [0:0] and_ln89_2_fu_3527_p2;
wire   [0:0] xor_ln89_5_fu_3533_p2;
wire   [13:0] select_ln89_4_fu_3539_p3;
wire  signed [13:0] sum_cache2_6_fu_3547_p3;
wire  signed [14:0] sext_ln89_7_fu_3559_p1;
wire  signed [14:0] sext_ln89_6_fu_3555_p1;
wire   [14:0] add_ln89_3_fu_3567_p2;
wire  signed [13:0] mul_ln88_5_fu_3592_p0;
wire  signed [27:0] sext_ln88_5_fu_3589_p1;
wire  signed [13:0] mul_ln88_5_fu_3592_p1;
wire   [27:0] mul_ln88_5_fu_3592_p2;
wire   [8:0] trunc_ln88_12_fu_3632_p1;
wire   [0:0] tmp_103_fu_3616_p3;
wire   [0:0] icmp_ln88_20_fu_3636_p2;
wire   [0:0] or_ln88_15_fu_3650_p2;
wire   [0:0] tmp_104_fu_3624_p3;
wire   [0:0] and_ln88_35_fu_3656_p2;
wire   [13:0] trunc_ln88_5_fu_3606_p4;
wire   [13:0] zext_ln88_5_fu_3662_p1;
wire   [13:0] add_ln88_5_fu_3666_p2;
wire   [0:0] tmp_106_fu_3672_p3;
wire   [0:0] tmp_105_fu_3642_p3;
wire   [0:0] xor_ln88_20_fu_3680_p2;
wire   [2:0] tmp_107_fu_3692_p4;
wire   [3:0] tmp_108_fu_3708_p4;
wire   [0:0] and_ln88_36_fu_3686_p2;
wire   [0:0] icmp_ln88_22_fu_3718_p2;
wire   [0:0] icmp_ln88_23_fu_3724_p2;
wire   [0:0] tmp_109_fu_3738_p3;
wire   [0:0] icmp_ln88_21_fu_3702_p2;
wire   [0:0] xor_ln88_37_fu_3746_p2;
wire   [0:0] and_ln88_37_fu_3752_p2;
wire   [0:0] select_ln88_20_fu_3730_p3;
wire   [0:0] xor_ln88_21_fu_3772_p2;
wire   [0:0] tmp_102_fu_3598_p3;
wire   [0:0] or_ln88_16_fu_3778_p2;
wire   [0:0] xor_ln88_22_fu_3784_p2;
wire   [0:0] select_ln88_21_fu_3758_p3;
wire   [0:0] and_ln88_38_fu_3766_p2;
wire   [0:0] and_ln88_40_fu_3796_p2;
wire   [0:0] or_ln88_29_fu_3802_p2;
wire   [0:0] xor_ln88_23_fu_3808_p2;
wire   [0:0] and_ln88_39_fu_3790_p2;
wire   [0:0] and_ln88_41_fu_3814_p2;
wire   [0:0] or_ln88_17_fu_3828_p2;
wire   [13:0] select_ln88_22_fu_3820_p3;
wire  signed [13:0] mul_ln88_6_fu_3845_p0;
wire  signed [27:0] sext_ln88_6_fu_3842_p1;
wire  signed [13:0] mul_ln88_6_fu_3845_p1;
wire   [27:0] mul_ln88_6_fu_3845_p2;
wire   [8:0] trunc_ln88_13_fu_3885_p1;
wire   [0:0] tmp_115_fu_3869_p3;
wire   [0:0] icmp_ln88_24_fu_3889_p2;
wire   [0:0] or_ln88_18_fu_3903_p2;
wire   [0:0] tmp_116_fu_3877_p3;
wire   [0:0] and_ln88_42_fu_3909_p2;
wire   [13:0] trunc_ln88_6_fu_3859_p4;
wire   [13:0] zext_ln88_6_fu_3915_p1;
wire   [13:0] add_ln88_6_fu_3919_p2;
wire   [0:0] tmp_118_fu_3925_p3;
wire   [0:0] tmp_117_fu_3895_p3;
wire   [0:0] xor_ln88_24_fu_3933_p2;
wire   [2:0] tmp_119_fu_3945_p4;
wire   [3:0] tmp_120_fu_3961_p4;
wire   [0:0] and_ln88_43_fu_3939_p2;
wire   [0:0] icmp_ln88_26_fu_3971_p2;
wire   [0:0] icmp_ln88_27_fu_3977_p2;
wire   [0:0] tmp_121_fu_3991_p3;
wire   [0:0] icmp_ln88_25_fu_3955_p2;
wire   [0:0] xor_ln88_38_fu_3999_p2;
wire   [0:0] and_ln88_44_fu_4005_p2;
wire   [0:0] select_ln88_24_fu_3983_p3;
wire   [0:0] xor_ln88_25_fu_4025_p2;
wire   [0:0] tmp_114_fu_3851_p3;
wire   [0:0] or_ln88_19_fu_4031_p2;
wire   [0:0] xor_ln88_26_fu_4037_p2;
wire   [0:0] select_ln88_25_fu_4011_p3;
wire   [0:0] and_ln88_45_fu_4019_p2;
wire   [0:0] and_ln88_47_fu_4049_p2;
wire   [0:0] or_ln88_30_fu_4055_p2;
wire   [0:0] xor_ln88_27_fu_4061_p2;
wire   [0:0] and_ln88_46_fu_4043_p2;
wire   [0:0] and_ln88_48_fu_4067_p2;
wire   [0:0] or_ln88_20_fu_4081_p2;
wire   [13:0] select_ln88_26_fu_4073_p3;
wire  signed [13:0] mul_ln88_7_fu_4098_p0;
wire  signed [27:0] sext_ln88_7_fu_4095_p1;
wire  signed [13:0] mul_ln88_7_fu_4098_p1;
wire   [27:0] mul_ln88_7_fu_4098_p2;
wire   [8:0] trunc_ln88_14_fu_4138_p1;
wire   [0:0] tmp_127_fu_4122_p3;
wire   [0:0] icmp_ln88_28_fu_4142_p2;
wire   [0:0] or_ln88_21_fu_4156_p2;
wire   [0:0] tmp_128_fu_4130_p3;
wire   [0:0] and_ln88_49_fu_4162_p2;
wire   [13:0] trunc_ln88_7_fu_4112_p4;
wire   [13:0] zext_ln88_7_fu_4168_p1;
wire   [13:0] add_ln88_7_fu_4172_p2;
wire   [0:0] tmp_130_fu_4178_p3;
wire   [0:0] tmp_129_fu_4148_p3;
wire   [0:0] xor_ln88_28_fu_4186_p2;
wire   [2:0] tmp_131_fu_4198_p4;
wire   [3:0] tmp_132_fu_4214_p4;
wire   [0:0] and_ln88_50_fu_4192_p2;
wire   [0:0] icmp_ln88_30_fu_4224_p2;
wire   [0:0] icmp_ln88_31_fu_4230_p2;
wire   [0:0] tmp_133_fu_4244_p3;
wire   [0:0] icmp_ln88_29_fu_4208_p2;
wire   [0:0] xor_ln88_39_fu_4252_p2;
wire   [0:0] and_ln88_51_fu_4258_p2;
wire   [0:0] select_ln88_28_fu_4236_p3;
wire   [0:0] xor_ln88_29_fu_4278_p2;
wire   [0:0] tmp_126_fu_4104_p3;
wire   [0:0] or_ln88_22_fu_4284_p2;
wire   [0:0] xor_ln88_30_fu_4290_p2;
wire   [0:0] select_ln88_29_fu_4264_p3;
wire   [0:0] and_ln88_52_fu_4272_p2;
wire   [0:0] and_ln88_54_fu_4302_p2;
wire   [0:0] or_ln88_31_fu_4308_p2;
wire   [0:0] xor_ln88_31_fu_4314_p2;
wire   [0:0] and_ln88_53_fu_4296_p2;
wire   [0:0] and_ln88_55_fu_4320_p2;
wire   [0:0] or_ln88_23_fu_4334_p2;
wire   [13:0] select_ln88_30_fu_4326_p3;
wire   [0:0] xor_ln89_6_fu_4348_p2;
wire   [0:0] and_ln89_3_fu_4353_p2;
wire   [0:0] xor_ln89_7_fu_4358_p2;
wire   [13:0] select_ln89_6_fu_4362_p3;
wire  signed [13:0] sum_cache2_8_fu_4370_p3;
wire  signed [14:0] sext_ln89_9_fu_4381_p1;
wire  signed [14:0] sext_ln89_8_fu_4377_p1;
wire   [14:0] add_ln89_4_fu_4389_p2;
wire   [13:0] sum_cache2_9_fu_4384_p2;
wire   [0:0] tmp_110_fu_4395_p3;
wire   [0:0] tmp_111_fu_4403_p3;
wire   [0:0] xor_ln89_8_fu_4411_p2;
wire   [0:0] and_ln89_4_fu_4417_p2;
wire   [0:0] xor_ln89_9_fu_4423_p2;
wire   [13:0] select_ln89_8_fu_4429_p3;
wire  signed [13:0] sum_cache2_10_fu_4437_p3;
wire  signed [14:0] sext_ln89_11_fu_4449_p1;
wire  signed [14:0] sext_ln89_10_fu_4445_p1;
wire   [14:0] add_ln89_5_fu_4457_p2;
wire   [13:0] sum_cache2_11_fu_4452_p2;
wire   [0:0] tmp_122_fu_4463_p3;
wire   [0:0] tmp_123_fu_4471_p3;
wire   [0:0] xor_ln89_10_fu_4479_p2;
wire   [0:0] and_ln89_5_fu_4485_p2;
wire   [0:0] xor_ln89_11_fu_4491_p2;
wire   [13:0] select_ln89_10_fu_4497_p3;
wire  signed [13:0] sum_cache2_12_fu_4505_p3;
wire  signed [14:0] sext_ln89_13_fu_4517_p1;
wire  signed [14:0] sext_ln89_12_fu_4513_p1;
wire   [14:0] add_ln89_6_fu_4525_p2;
wire   [13:0] sum_cache2_13_fu_4520_p2;
wire   [0:0] tmp_134_fu_4531_p3;
wire   [0:0] tmp_135_fu_4539_p3;
wire   [0:0] xor_ln89_12_fu_4547_p2;
wire   [0:0] and_ln89_6_fu_4553_p2;
wire   [0:0] xor_ln89_13_fu_4559_p2;
wire   [13:0] select_ln89_12_fu_4565_p3;
wire   [10:0] trunc_ln4_fu_4593_p4;
wire   [8:0] tmp_34_fu_4620_p3;
wire   [0:0] tmp_137_fu_4606_p3;
wire   [0:0] icmp_ln91_fu_4627_p2;
wire   [0:0] or_ln91_fu_4633_p2;
wire   [0:0] tmp_138_fu_4613_p3;
wire   [0:0] and_ln91_fu_4639_p2;
wire  signed [11:0] sext_ln91_fu_4602_p1;
wire   [11:0] zext_ln91_fu_4645_p1;
wire  signed [11:0] add_ln91_fu_4649_p2;
wire   [0:0] tmp_139_fu_4659_p3;
wire   [0:0] xor_ln91_fu_4667_p2;
wire   [0:0] or_ln91_2_fu_4672_p2;
wire   [0:0] xor_ln91_1_fu_4678_p2;
wire   [0:0] xor_ln91_2_fu_4683_p2;
wire   [0:0] or_ln91_1_fu_4689_p2;
wire   [0:0] and_ln91_1_fu_4695_p2;
wire  signed [13:0] sext_ln91_1_fu_4655_p1;
wire   [13:0] var_fu_4701_p3;
wire   [12:0] trunc_ln93_fu_4709_p1;
wire   [0:0] tmp_140_fu_4721_p3;
wire   [14:0] tmp_37_cast_fu_4713_p3;
wire   [14:0] index_fu_4729_p3;
wire   [2:0] tmp_141_fu_4741_p4;
wire   [0:0] icmp_ln96_fu_4751_p2;
wire   [11:0] trunc_ln93_1_fu_4737_p1;
wire   [11:0] index_1_fu_4757_p3;
wire   [7:0] mul_ln102_fu_4777_p1;
wire   [21:0] zext_ln102_fu_4773_p1;
wire   [7:0] mul_ln102_2_fu_4786_p1;
wire   [7:0] mul_ln102_4_fu_4795_p1;
wire   [7:0] mul_ln102_6_fu_4804_p1;
wire   [7:0] mul_ln102_8_fu_4813_p1;
wire   [7:0] mul_ln102_10_fu_4822_p1;
wire   [7:0] mul_ln102_12_fu_4831_p1;
wire   [7:0] mul_ln102_14_fu_4840_p1;
wire  signed [32:0] grp_fu_5054_p3;
wire   [29:0] trunc_ln6_fu_4849_p4;
wire  signed [32:0] trunc_ln102_1_fu_4865_p1;
wire   [32:0] grp_fu_5063_p3;
wire   [29:0] trunc_ln102_1_fu_4865_p4;
wire  signed [32:0] trunc_ln102_2_fu_4881_p1;
wire   [32:0] grp_fu_5072_p3;
wire   [29:0] trunc_ln102_2_fu_4881_p4;
wire  signed [32:0] trunc_ln102_3_fu_4897_p1;
wire   [32:0] grp_fu_5081_p3;
wire   [29:0] trunc_ln102_3_fu_4897_p4;
wire  signed [32:0] trunc_ln102_4_fu_4913_p1;
wire   [32:0] grp_fu_5090_p3;
wire   [29:0] trunc_ln102_4_fu_4913_p4;
wire  signed [31:0] trunc_ln102_5_fu_4929_p1;
wire   [31:0] grp_fu_5099_p3;
wire   [28:0] trunc_ln102_5_fu_4929_p4;
wire  signed [32:0] trunc_ln102_6_fu_4945_p1;
wire   [32:0] grp_fu_5108_p3;
wire   [29:0] trunc_ln102_6_fu_4945_p4;
wire   [31:0] shl_ln1_fu_4958_p3;
wire   [25:0] shl_ln102_1_fu_4969_p3;
wire  signed [32:0] sext_ln102_22_fu_4965_p1;
wire  signed [32:0] sext_ln102_23_fu_4976_p1;
wire   [32:0] sub_ln102_fu_4980_p2;
wire   [32:0] add_ln102_7_fu_4986_p2;
wire   [29:0] trunc_ln102_7_fu_4992_p4;
wire  signed [32:0] sext_ln102_3_fu_4858_p1;
wire  signed [32:0] sext_ln102_7_fu_4874_p1;
wire  signed [32:0] sext_ln102_11_fu_4890_p1;
wire  signed [32:0] sext_ln102_15_fu_4906_p1;
wire  signed [32:0] sext_ln102_17_fu_4922_p1;
wire  signed [32:0] sext_ln102_19_fu_4938_p1;
wire  signed [32:0] sext_ln102_21_fu_4954_p1;
wire  signed [32:0] sext_ln102_24_fu_5002_p1;
wire   [10:0] grp_fu_5054_p1;
wire  signed [17:0] grp_fu_5054_p2;
wire   [10:0] grp_fu_5063_p1;
wire   [18:0] grp_fu_5063_p2;
wire   [10:0] grp_fu_5072_p1;
wire   [16:0] grp_fu_5072_p2;
wire   [10:0] grp_fu_5081_p1;
wire   [20:0] grp_fu_5081_p2;
wire   [10:0] grp_fu_5090_p1;
wire   [19:0] grp_fu_5090_p2;
wire   [9:0] grp_fu_5099_p1;
wire   [16:0] grp_fu_5099_p2;
wire   [10:0] grp_fu_5108_p1;
wire   [18:0] grp_fu_5108_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
invert_sqr_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_sqr_table_address0),
    .ce0(invert_sqr_table_ce0),
    .q0(invert_sqr_table_q0)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U1(
    .din0(mul_ln88_fu_2091_p0),
    .din1(mul_ln88_fu_2091_p1),
    .dout(mul_ln88_fu_2091_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U2(
    .din0(mul_ln88_1_fu_2344_p0),
    .din1(mul_ln88_1_fu_2344_p1),
    .dout(mul_ln88_1_fu_2344_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U3(
    .din0(mul_ln88_2_fu_2597_p0),
    .din1(mul_ln88_2_fu_2597_p1),
    .dout(mul_ln88_2_fu_2597_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U4(
    .din0(mul_ln88_3_fu_2850_p0),
    .din1(mul_ln88_3_fu_2850_p1),
    .dout(mul_ln88_3_fu_2850_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U5(
    .din0(mul_ln88_4_fu_3103_p0),
    .din1(mul_ln88_4_fu_3103_p1),
    .dout(mul_ln88_4_fu_3103_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U6(
    .din0(mul_ln88_5_fu_3592_p0),
    .din1(mul_ln88_5_fu_3592_p1),
    .dout(mul_ln88_5_fu_3592_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U7(
    .din0(mul_ln88_6_fu_3845_p0),
    .din1(mul_ln88_6_fu_3845_p1),
    .dout(mul_ln88_6_fu_3845_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U8(
    .din0(mul_ln88_7_fu_4098_p0),
    .din1(mul_ln88_7_fu_4098_p1),
    .dout(mul_ln88_7_fu_4098_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U9(
    .din0(select_ln87_1_reg_5206_pp0_iter6_reg),
    .din1(mul_ln102_fu_4777_p1),
    .dout(mul_ln102_fu_4777_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U10(
    .din0(select_ln87_3_reg_5212_pp0_iter6_reg),
    .din1(mul_ln102_2_fu_4786_p1),
    .dout(mul_ln102_2_fu_4786_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U11(
    .din0(select_ln87_5_reg_5218_pp0_iter6_reg),
    .din1(mul_ln102_4_fu_4795_p1),
    .dout(mul_ln102_4_fu_4795_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U12(
    .din0(select_ln87_7_reg_5224_pp0_iter6_reg),
    .din1(mul_ln102_6_fu_4804_p1),
    .dout(mul_ln102_6_fu_4804_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U13(
    .din0(select_ln87_9_reg_5230_pp0_iter6_reg),
    .din1(mul_ln102_8_fu_4813_p1),
    .dout(mul_ln102_8_fu_4813_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U14(
    .din0(select_ln87_11_reg_5236_pp0_iter6_reg),
    .din1(mul_ln102_10_fu_4822_p1),
    .dout(mul_ln102_10_fu_4822_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U15(
    .din0(select_ln87_13_reg_5242_pp0_iter6_reg),
    .din1(mul_ln102_12_fu_4831_p1),
    .dout(mul_ln102_12_fu_4831_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U16(
    .din0(select_ln87_15_reg_5248_pp0_iter6_reg),
    .din1(mul_ln102_14_fu_4840_p1),
    .dout(mul_ln102_14_fu_4840_p2)
);

myproject_mac_muladd_22s_11ns_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
mac_muladd_22s_11ns_18s_33_1_1_U17(
    .din0(mul_ln102_reg_5342),
    .din1(grp_fu_5054_p1),
    .din2(grp_fu_5054_p2),
    .dout(grp_fu_5054_p3)
);

myproject_mac_muladd_22s_11ns_19ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 33 ))
mac_muladd_22s_11ns_19ns_33_1_1_U18(
    .din0(mul_ln102_2_reg_5347),
    .din1(grp_fu_5063_p1),
    .din2(grp_fu_5063_p2),
    .dout(grp_fu_5063_p3)
);

myproject_mac_muladd_22s_11ns_17ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 33 ))
mac_muladd_22s_11ns_17ns_33_1_1_U19(
    .din0(mul_ln102_4_reg_5352),
    .din1(grp_fu_5072_p1),
    .din2(grp_fu_5072_p2),
    .dout(grp_fu_5072_p3)
);

myproject_mac_muladd_22s_11ns_21ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 33 ))
mac_muladd_22s_11ns_21ns_33_1_1_U20(
    .din0(mul_ln102_6_reg_5357),
    .din1(grp_fu_5081_p1),
    .din2(grp_fu_5081_p2),
    .dout(grp_fu_5081_p3)
);

myproject_mac_muladd_22s_11ns_20ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 33 ))
mac_muladd_22s_11ns_20ns_33_1_1_U21(
    .din0(mul_ln102_8_reg_5362),
    .din1(grp_fu_5090_p1),
    .din2(grp_fu_5090_p2),
    .dout(grp_fu_5090_p3)
);

myproject_mac_muladd_22s_10ns_17ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 32 ))
mac_muladd_22s_10ns_17ns_32_1_1_U22(
    .din0(mul_ln102_10_reg_5367),
    .din1(grp_fu_5099_p1),
    .din2(grp_fu_5099_p2),
    .dout(grp_fu_5099_p3)
);

myproject_mac_muladd_22s_11ns_19ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 33 ))
mac_muladd_22s_11ns_19ns_33_1_1_U23(
    .din0(mul_ln102_12_reg_5372),
    .din1(grp_fu_5108_p1),
    .din2(grp_fu_5108_p2),
    .dout(grp_fu_5108_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln81_3_reg_5142 <= add_ln81_3_fu_927_p2;
        add_ln83_reg_5195 <= add_ln83_fu_1555_p2;
        select_ln81_19_reg_5159 <= select_ln81_19_fu_1041_p3;
        select_ln81_23_reg_5164 <= select_ln81_23_fu_1141_p3;
        select_ln81_27_reg_5169 <= select_ln81_27_fu_1241_p3;
        sext_ln81_11_reg_5179 <= sext_ln81_11_fu_1353_p1;
        sext_ln81_13_reg_5184 <= sext_ln81_13_fu_1420_p1;
        sext_ln81_1_reg_5122 <= sext_ln81_1_fu_419_p1;
        sext_ln81_1_reg_5122_pp0_iter1_reg <= sext_ln81_1_reg_5122;
        sext_ln81_3_reg_5127 <= sext_ln81_3_fu_587_p1;
        sext_ln81_3_reg_5127_pp0_iter1_reg <= sext_ln81_3_reg_5127;
        sext_ln81_5_reg_5132 <= sext_ln81_5_fu_755_p1;
        sext_ln81_5_reg_5132_pp0_iter1_reg <= sext_ln81_5_reg_5132;
        sext_ln81_7_reg_5137 <= sext_ln81_7_fu_923_p1;
        sext_ln81_7_reg_5137_pp0_iter1_reg <= sext_ln81_7_reg_5137;
        sext_ln81_9_reg_5174 <= sext_ln81_9_fu_1286_p1;
        sext_ln81_reg_5117 <= sext_ln81_fu_415_p1;
        sext_ln81_reg_5117_pp0_iter1_reg <= sext_ln81_reg_5117;
        tmp_20_reg_5147 <= add_ln81_3_fu_927_p2[32'd14];
        tmp_21_reg_5153 <= add_ln81_3_fu_927_p2[32'd13];
        tmp_38_reg_5189 <= sum_cache_14_fu_1475_p3[32'd13];
        tmp_41_reg_5200 <= add_ln83_fu_1555_p2[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        diff_2_reg_5266 <= diff_2_fu_2839_p3;
        diff_3_reg_5272 <= diff_3_fu_3092_p3;
        diff_4_reg_5278 <= diff_4_fu_3345_p3;
        diff_5_reg_5301 <= diff_5_fu_3834_p3;
        diff_6_reg_5307 <= diff_6_fu_4087_p3;
        diff_7_reg_5313 <= diff_7_fu_4340_p3;
        diff_8_reg_5254 <= diff_8_fu_2333_p3;
        diff_reg_5260 <= diff_fu_2586_p3;
        mul_ln102_10_reg_5367 <= mul_ln102_10_fu_4822_p2;
        mul_ln102_12_reg_5372 <= mul_ln102_12_fu_4831_p2;
        mul_ln102_14_reg_5377 <= mul_ln102_14_fu_4840_p2;
        mul_ln102_2_reg_5347 <= mul_ln102_2_fu_4786_p2;
        mul_ln102_4_reg_5352 <= mul_ln102_4_fu_4795_p2;
        mul_ln102_6_reg_5357 <= mul_ln102_6_fu_4804_p2;
        mul_ln102_8_reg_5362 <= mul_ln102_8_fu_4813_p2;
        mul_ln102_reg_5342 <= mul_ln102_fu_4777_p2;
        select_ln87_11_reg_5236 <= select_ln87_11_fu_1962_p3;
        select_ln87_11_reg_5236_pp0_iter3_reg <= select_ln87_11_reg_5236;
        select_ln87_11_reg_5236_pp0_iter4_reg <= select_ln87_11_reg_5236_pp0_iter3_reg;
        select_ln87_11_reg_5236_pp0_iter5_reg <= select_ln87_11_reg_5236_pp0_iter4_reg;
        select_ln87_11_reg_5236_pp0_iter6_reg <= select_ln87_11_reg_5236_pp0_iter5_reg;
        select_ln87_13_reg_5242 <= select_ln87_13_fu_2021_p3;
        select_ln87_13_reg_5242_pp0_iter3_reg <= select_ln87_13_reg_5242;
        select_ln87_13_reg_5242_pp0_iter4_reg <= select_ln87_13_reg_5242_pp0_iter3_reg;
        select_ln87_13_reg_5242_pp0_iter5_reg <= select_ln87_13_reg_5242_pp0_iter4_reg;
        select_ln87_13_reg_5242_pp0_iter6_reg <= select_ln87_13_reg_5242_pp0_iter5_reg;
        select_ln87_15_reg_5248 <= select_ln87_15_fu_2080_p3;
        select_ln87_15_reg_5248_pp0_iter3_reg <= select_ln87_15_reg_5248;
        select_ln87_15_reg_5248_pp0_iter4_reg <= select_ln87_15_reg_5248_pp0_iter3_reg;
        select_ln87_15_reg_5248_pp0_iter5_reg <= select_ln87_15_reg_5248_pp0_iter4_reg;
        select_ln87_15_reg_5248_pp0_iter6_reg <= select_ln87_15_reg_5248_pp0_iter5_reg;
        select_ln87_1_reg_5206 <= select_ln87_1_fu_1667_p3;
        select_ln87_1_reg_5206_pp0_iter3_reg <= select_ln87_1_reg_5206;
        select_ln87_1_reg_5206_pp0_iter4_reg <= select_ln87_1_reg_5206_pp0_iter3_reg;
        select_ln87_1_reg_5206_pp0_iter5_reg <= select_ln87_1_reg_5206_pp0_iter4_reg;
        select_ln87_1_reg_5206_pp0_iter6_reg <= select_ln87_1_reg_5206_pp0_iter5_reg;
        select_ln87_3_reg_5212 <= select_ln87_3_fu_1726_p3;
        select_ln87_3_reg_5212_pp0_iter3_reg <= select_ln87_3_reg_5212;
        select_ln87_3_reg_5212_pp0_iter4_reg <= select_ln87_3_reg_5212_pp0_iter3_reg;
        select_ln87_3_reg_5212_pp0_iter5_reg <= select_ln87_3_reg_5212_pp0_iter4_reg;
        select_ln87_3_reg_5212_pp0_iter6_reg <= select_ln87_3_reg_5212_pp0_iter5_reg;
        select_ln87_5_reg_5218 <= select_ln87_5_fu_1785_p3;
        select_ln87_5_reg_5218_pp0_iter3_reg <= select_ln87_5_reg_5218;
        select_ln87_5_reg_5218_pp0_iter4_reg <= select_ln87_5_reg_5218_pp0_iter3_reg;
        select_ln87_5_reg_5218_pp0_iter5_reg <= select_ln87_5_reg_5218_pp0_iter4_reg;
        select_ln87_5_reg_5218_pp0_iter6_reg <= select_ln87_5_reg_5218_pp0_iter5_reg;
        select_ln87_7_reg_5224 <= select_ln87_7_fu_1844_p3;
        select_ln87_7_reg_5224_pp0_iter3_reg <= select_ln87_7_reg_5224;
        select_ln87_7_reg_5224_pp0_iter4_reg <= select_ln87_7_reg_5224_pp0_iter3_reg;
        select_ln87_7_reg_5224_pp0_iter5_reg <= select_ln87_7_reg_5224_pp0_iter4_reg;
        select_ln87_7_reg_5224_pp0_iter6_reg <= select_ln87_7_reg_5224_pp0_iter5_reg;
        select_ln87_9_reg_5230 <= select_ln87_9_fu_1903_p3;
        select_ln87_9_reg_5230_pp0_iter3_reg <= select_ln87_9_reg_5230;
        select_ln87_9_reg_5230_pp0_iter4_reg <= select_ln87_9_reg_5230_pp0_iter3_reg;
        select_ln87_9_reg_5230_pp0_iter5_reg <= select_ln87_9_reg_5230_pp0_iter4_reg;
        select_ln87_9_reg_5230_pp0_iter6_reg <= select_ln87_9_reg_5230_pp0_iter5_reg;
        sum_cache2_14_reg_5319 <= sum_cache2_14_fu_4573_p3;
        sum_cache2_7_reg_5284 <= sum_cache2_7_fu_3562_p2;
        tmp_136_reg_5326 <= sum_cache2_14_fu_4573_p3[32'd13];
        tmp_98_reg_5289 <= add_ln89_3_fu_3567_p2[32'd14];
        tmp_99_reg_5295 <= sum_cache2_7_fu_3562_p2[32'd13];
        trunc_ln91_reg_5332 <= trunc_ln91_fu_4589_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_ce))) begin
        invert_sqr_table_ce0 = 1'b1;
    end else begin
        invert_sqr_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_7_fu_4986_p2 = (sub_ln102_fu_4980_p2 + 33'd278528);

assign add_ln81_1_fu_591_p2 = ($signed(sext_ln81_2_fu_583_p1) + $signed(sext_ln81_3_fu_587_p1));

assign add_ln81_2_fu_759_p2 = ($signed(sext_ln81_4_fu_751_p1) + $signed(sext_ln81_5_fu_755_p1));

assign add_ln81_3_fu_927_p2 = ($signed(sext_ln81_6_fu_919_p1) + $signed(sext_ln81_7_fu_923_p1));

assign add_ln81_4_fu_1289_p2 = ($signed(sext_ln81_8_fu_1282_p1) + $signed(sext_ln81_9_fu_1286_p1));

assign add_ln81_5_fu_1356_p2 = ($signed(sext_ln81_10_fu_1349_p1) + $signed(sext_ln81_11_fu_1353_p1));

assign add_ln81_6_fu_1423_p2 = ($signed(sext_ln81_12_fu_1416_p1) + $signed(sext_ln81_13_fu_1420_p1));

assign add_ln81_fu_423_p2 = ($signed(sext_ln81_1_fu_419_p1) + $signed(sext_ln81_fu_415_p1));

assign add_ln83_fu_1555_p2 = ($signed(sext_ln83_fu_1501_p1) + $signed(zext_ln83_fu_1551_p1));

assign add_ln88_1_fu_2418_p2 = (trunc_ln88_1_fu_2358_p4 + zext_ln88_1_fu_2414_p1);

assign add_ln88_2_fu_2671_p2 = (trunc_ln88_2_fu_2611_p4 + zext_ln88_2_fu_2667_p1);

assign add_ln88_3_fu_2924_p2 = (trunc_ln88_3_fu_2864_p4 + zext_ln88_3_fu_2920_p1);

assign add_ln88_4_fu_3177_p2 = (trunc_ln88_4_fu_3117_p4 + zext_ln88_4_fu_3173_p1);

assign add_ln88_5_fu_3666_p2 = (trunc_ln88_5_fu_3606_p4 + zext_ln88_5_fu_3662_p1);

assign add_ln88_6_fu_3919_p2 = (trunc_ln88_6_fu_3859_p4 + zext_ln88_6_fu_3915_p1);

assign add_ln88_7_fu_4172_p2 = (trunc_ln88_7_fu_4112_p4 + zext_ln88_7_fu_4168_p1);

assign add_ln88_fu_2165_p2 = (trunc_ln3_fu_2105_p4 + zext_ln88_fu_2161_p1);

assign add_ln89_1_fu_3431_p2 = ($signed(sext_ln89_3_fu_3423_p1) + $signed(sext_ln89_2_fu_3419_p1));

assign add_ln89_2_fu_3499_p2 = ($signed(sext_ln89_5_fu_3491_p1) + $signed(sext_ln89_4_fu_3487_p1));

assign add_ln89_3_fu_3567_p2 = ($signed(sext_ln89_7_fu_3559_p1) + $signed(sext_ln89_6_fu_3555_p1));

assign add_ln89_4_fu_4389_p2 = ($signed(sext_ln89_9_fu_4381_p1) + $signed(sext_ln89_8_fu_4377_p1));

assign add_ln89_5_fu_4457_p2 = ($signed(sext_ln89_11_fu_4449_p1) + $signed(sext_ln89_10_fu_4445_p1));

assign add_ln89_6_fu_4525_p2 = ($signed(sext_ln89_13_fu_4517_p1) + $signed(sext_ln89_12_fu_4513_p1));

assign add_ln89_fu_3363_p2 = ($signed(sext_ln89_1_fu_3356_p1) + $signed(sext_ln89_fu_3353_p1));

assign add_ln91_fu_4649_p2 = ($signed(sext_ln91_fu_4602_p1) + $signed(zext_ln91_fu_4645_p1));

assign and_ln81_10_fu_791_p2 = (xor_ln81_12_fu_785_p2 & tmp_16_fu_777_p3);

assign and_ln81_11_fu_867_p2 = (xor_ln81_14_fu_861_p2 & or_ln81_12_fu_855_p2);

assign and_ln81_12_fu_891_p2 = (tmp_17_fu_819_p3 & or_ln81_13_fu_885_p2);

assign and_ln81_13_fu_1257_p2 = (xor_ln81_16_fu_1252_p2 & tmp_21_reg_5153);

assign and_ln81_14_fu_997_p2 = (xor_ln81_18_fu_991_p2 & or_ln81_15_fu_985_p2);

assign and_ln81_15_fu_1021_p2 = (tmp_22_fu_949_p3 & or_ln81_16_fu_1015_p2);

assign and_ln81_16_fu_1321_p2 = (xor_ln81_20_fu_1315_p2 & tmp_26_fu_1307_p3);

assign and_ln81_17_fu_1097_p2 = (xor_ln81_22_fu_1091_p2 & or_ln81_18_fu_1085_p2);

assign and_ln81_18_fu_1121_p2 = (tmp_27_fu_1049_p3 & or_ln81_19_fu_1115_p2);

assign and_ln81_19_fu_1388_p2 = (xor_ln81_24_fu_1382_p2 & tmp_31_fu_1374_p3);

assign and_ln81_1_fu_287_p2 = (tmp_fu_215_p3 & or_ln81_1_fu_281_p2);

assign and_ln81_20_fu_1197_p2 = (xor_ln81_26_fu_1191_p2 & or_ln81_21_fu_1185_p2);

assign and_ln81_21_fu_1221_p2 = (tmp_32_fu_1149_p3 & or_ln81_22_fu_1215_p2);

assign and_ln81_22_fu_1455_p2 = (xor_ln81_28_fu_1449_p2 & tmp_37_fu_1441_p3);

assign and_ln81_2_fu_363_p2 = (xor_ln81_2_fu_357_p2 & or_ln81_3_fu_351_p2);

assign and_ln81_3_fu_387_p2 = (tmp_2_fu_315_p3 & or_ln81_4_fu_381_p2);

assign and_ln81_4_fu_455_p2 = (xor_ln81_4_fu_449_p2 & tmp_5_fu_441_p3);

assign and_ln81_5_fu_531_p2 = (xor_ln81_6_fu_525_p2 & or_ln81_6_fu_519_p2);

assign and_ln81_6_fu_555_p2 = (tmp_6_fu_483_p3 & or_ln81_7_fu_549_p2);

assign and_ln81_7_fu_623_p2 = (xor_ln81_8_fu_617_p2 & tmp_11_fu_609_p3);

assign and_ln81_8_fu_699_p2 = (xor_ln81_10_fu_693_p2 & or_ln81_9_fu_687_p2);

assign and_ln81_9_fu_723_p2 = (tmp_12_fu_651_p3 & or_ln81_10_fu_717_p2);

assign and_ln81_fu_263_p2 = (xor_ln81_fu_257_p2 & or_ln81_fu_251_p2);

assign and_ln83_1_fu_1598_p2 = (xor_ln83_fu_1572_p2 & or_ln83_1_fu_1593_p2);

assign and_ln83_fu_1545_p2 = (tmp_40_fu_1513_p3 & or_ln83_fu_1539_p2);

assign and_ln87_1_fu_1706_p2 = (xor_ln87_2_fu_1700_p2 & tmp_53_fu_1692_p3);

assign and_ln87_2_fu_1765_p2 = (xor_ln87_4_fu_1759_p2 & tmp_65_fu_1751_p3);

assign and_ln87_3_fu_1824_p2 = (xor_ln87_6_fu_1818_p2 & tmp_77_fu_1810_p3);

assign and_ln87_4_fu_1883_p2 = (xor_ln87_8_fu_1877_p2 & tmp_89_fu_1869_p3);

assign and_ln87_5_fu_1942_p2 = (xor_ln87_10_fu_1936_p2 & tmp_101_fu_1928_p3);

assign and_ln87_6_fu_2001_p2 = (xor_ln87_12_fu_1995_p2 & tmp_113_fu_1987_p3);

assign and_ln87_7_fu_2060_p2 = (xor_ln87_14_fu_2054_p2 & tmp_125_fu_2046_p3);

assign and_ln87_fu_1647_p2 = (xor_ln87_fu_1641_p2 & tmp_43_fu_1633_p3);

assign and_ln88_10_fu_2518_p2 = (icmp_ln88_6_fu_2470_p2 & and_ln88_8_fu_2438_p2);

assign and_ln88_11_fu_2542_p2 = (xor_ln88_6_fu_2536_p2 & or_ln88_4_fu_2530_p2);

assign and_ln88_12_fu_2548_p2 = (tmp_58_fu_2424_p3 & select_ln88_5_fu_2510_p3);

assign and_ln88_13_fu_2566_p2 = (xor_ln88_7_fu_2560_p2 & tmp_54_fu_2350_p3);

assign and_ln88_14_fu_2661_p2 = (tmp_68_fu_2629_p3 & or_ln88_6_fu_2655_p2);

assign and_ln88_15_fu_2691_p2 = (xor_ln88_8_fu_2685_p2 & tmp_69_fu_2647_p3);

assign and_ln88_16_fu_2757_p2 = (xor_ln88_34_fu_2751_p2 & icmp_ln88_9_fu_2707_p2);

assign and_ln88_17_fu_2771_p2 = (icmp_ln88_10_fu_2723_p2 & and_ln88_15_fu_2691_p2);

assign and_ln88_18_fu_2795_p2 = (xor_ln88_10_fu_2789_p2 & or_ln88_7_fu_2783_p2);

assign and_ln88_19_fu_2801_p2 = (tmp_70_fu_2677_p3 & select_ln88_9_fu_2763_p3);

assign and_ln88_1_fu_2185_p2 = (xor_ln88_fu_2179_p2 & tmp_47_fu_2141_p3);

assign and_ln88_20_fu_2819_p2 = (xor_ln88_11_fu_2813_p2 & tmp_66_fu_2603_p3);

assign and_ln88_21_fu_2914_p2 = (tmp_80_fu_2882_p3 & or_ln88_9_fu_2908_p2);

assign and_ln88_22_fu_2944_p2 = (xor_ln88_12_fu_2938_p2 & tmp_81_fu_2900_p3);

assign and_ln88_23_fu_3010_p2 = (xor_ln88_35_fu_3004_p2 & icmp_ln88_13_fu_2960_p2);

assign and_ln88_24_fu_3024_p2 = (icmp_ln88_14_fu_2976_p2 & and_ln88_22_fu_2944_p2);

assign and_ln88_25_fu_3048_p2 = (xor_ln88_14_fu_3042_p2 & or_ln88_10_fu_3036_p2);

assign and_ln88_26_fu_3054_p2 = (tmp_82_fu_2930_p3 & select_ln88_13_fu_3016_p3);

assign and_ln88_27_fu_3072_p2 = (xor_ln88_15_fu_3066_p2 & tmp_78_fu_2856_p3);

assign and_ln88_28_fu_3167_p2 = (tmp_92_fu_3135_p3 & or_ln88_12_fu_3161_p2);

assign and_ln88_29_fu_3197_p2 = (xor_ln88_16_fu_3191_p2 & tmp_93_fu_3153_p3);

assign and_ln88_2_fu_2251_p2 = (xor_ln88_32_fu_2245_p2 & icmp_ln88_1_fu_2201_p2);

assign and_ln88_30_fu_3263_p2 = (xor_ln88_36_fu_3257_p2 & icmp_ln88_17_fu_3213_p2);

assign and_ln88_31_fu_3277_p2 = (icmp_ln88_18_fu_3229_p2 & and_ln88_29_fu_3197_p2);

assign and_ln88_32_fu_3301_p2 = (xor_ln88_18_fu_3295_p2 & or_ln88_13_fu_3289_p2);

assign and_ln88_33_fu_3307_p2 = (tmp_94_fu_3183_p3 & select_ln88_17_fu_3269_p3);

assign and_ln88_34_fu_3325_p2 = (xor_ln88_19_fu_3319_p2 & tmp_90_fu_3109_p3);

assign and_ln88_35_fu_3656_p2 = (tmp_104_fu_3624_p3 & or_ln88_15_fu_3650_p2);

assign and_ln88_36_fu_3686_p2 = (xor_ln88_20_fu_3680_p2 & tmp_105_fu_3642_p3);

assign and_ln88_37_fu_3752_p2 = (xor_ln88_37_fu_3746_p2 & icmp_ln88_21_fu_3702_p2);

assign and_ln88_38_fu_3766_p2 = (icmp_ln88_22_fu_3718_p2 & and_ln88_36_fu_3686_p2);

assign and_ln88_39_fu_3790_p2 = (xor_ln88_22_fu_3784_p2 & or_ln88_16_fu_3778_p2);

assign and_ln88_3_fu_2265_p2 = (icmp_ln88_2_fu_2217_p2 & and_ln88_1_fu_2185_p2);

assign and_ln88_40_fu_3796_p2 = (tmp_106_fu_3672_p3 & select_ln88_21_fu_3758_p3);

assign and_ln88_41_fu_3814_p2 = (xor_ln88_23_fu_3808_p2 & tmp_102_fu_3598_p3);

assign and_ln88_42_fu_3909_p2 = (tmp_116_fu_3877_p3 & or_ln88_18_fu_3903_p2);

assign and_ln88_43_fu_3939_p2 = (xor_ln88_24_fu_3933_p2 & tmp_117_fu_3895_p3);

assign and_ln88_44_fu_4005_p2 = (xor_ln88_38_fu_3999_p2 & icmp_ln88_25_fu_3955_p2);

assign and_ln88_45_fu_4019_p2 = (icmp_ln88_26_fu_3971_p2 & and_ln88_43_fu_3939_p2);

assign and_ln88_46_fu_4043_p2 = (xor_ln88_26_fu_4037_p2 & or_ln88_19_fu_4031_p2);

assign and_ln88_47_fu_4049_p2 = (tmp_118_fu_3925_p3 & select_ln88_25_fu_4011_p3);

assign and_ln88_48_fu_4067_p2 = (xor_ln88_27_fu_4061_p2 & tmp_114_fu_3851_p3);

assign and_ln88_49_fu_4162_p2 = (tmp_128_fu_4130_p3 & or_ln88_21_fu_4156_p2);

assign and_ln88_4_fu_2289_p2 = (xor_ln88_2_fu_2283_p2 & or_ln88_1_fu_2277_p2);

assign and_ln88_50_fu_4192_p2 = (xor_ln88_28_fu_4186_p2 & tmp_129_fu_4148_p3);

assign and_ln88_51_fu_4258_p2 = (xor_ln88_39_fu_4252_p2 & icmp_ln88_29_fu_4208_p2);

assign and_ln88_52_fu_4272_p2 = (icmp_ln88_30_fu_4224_p2 & and_ln88_50_fu_4192_p2);

assign and_ln88_53_fu_4296_p2 = (xor_ln88_30_fu_4290_p2 & or_ln88_22_fu_4284_p2);

assign and_ln88_54_fu_4302_p2 = (tmp_130_fu_4178_p3 & select_ln88_29_fu_4264_p3);

assign and_ln88_55_fu_4320_p2 = (xor_ln88_31_fu_4314_p2 & tmp_126_fu_4104_p3);

assign and_ln88_5_fu_2295_p2 = (tmp_48_fu_2171_p3 & select_ln88_1_fu_2257_p3);

assign and_ln88_6_fu_2313_p2 = (xor_ln88_3_fu_2307_p2 & tmp_44_fu_2097_p3);

assign and_ln88_7_fu_2408_p2 = (tmp_56_fu_2376_p3 & or_ln88_3_fu_2402_p2);

assign and_ln88_8_fu_2438_p2 = (xor_ln88_4_fu_2432_p2 & tmp_57_fu_2394_p3);

assign and_ln88_9_fu_2504_p2 = (xor_ln88_33_fu_2498_p2 & icmp_ln88_5_fu_2454_p2);

assign and_ln88_fu_2155_p2 = (tmp_46_fu_2123_p3 & or_ln88_fu_2149_p2);

assign and_ln89_1_fu_3459_p2 = (xor_ln89_2_fu_3453_p2 & tmp_75_fu_3445_p3);

assign and_ln89_2_fu_3527_p2 = (xor_ln89_4_fu_3521_p2 & tmp_87_fu_3513_p3);

assign and_ln89_3_fu_4353_p2 = (xor_ln89_6_fu_4348_p2 & tmp_99_reg_5295);

assign and_ln89_4_fu_4417_p2 = (xor_ln89_8_fu_4411_p2 & tmp_111_fu_4403_p3);

assign and_ln89_5_fu_4485_p2 = (xor_ln89_10_fu_4479_p2 & tmp_123_fu_4471_p3);

assign and_ln89_6_fu_4553_p2 = (xor_ln89_12_fu_4547_p2 & tmp_135_fu_4539_p3);

assign and_ln89_fu_3391_p2 = (xor_ln89_fu_3385_p2 & tmp_63_fu_3377_p3);

assign and_ln91_1_fu_4695_p2 = (xor_ln91_fu_4667_p2 & or_ln91_1_fu_4689_p2);

assign and_ln91_fu_4639_p2 = (tmp_138_fu_4613_p3 & or_ln91_fu_4633_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = sext_ln102_3_fu_4858_p1;

assign ap_return_1 = sext_ln102_7_fu_4874_p1;

assign ap_return_2 = sext_ln102_11_fu_4890_p1;

assign ap_return_3 = sext_ln102_15_fu_4906_p1;

assign ap_return_4 = sext_ln102_17_fu_4922_p1;

assign ap_return_5 = sext_ln102_19_fu_4938_p1;

assign ap_return_6 = sext_ln102_21_fu_4954_p1;

assign ap_return_7 = sext_ln102_24_fu_5002_p1;

assign diff_2_fu_2839_p3 = ((or_ln88_8_fu_2833_p2[0:0] == 1'b1) ? select_ln88_10_fu_2825_p3 : add_ln88_2_fu_2671_p2);

assign diff_3_fu_3092_p3 = ((or_ln88_11_fu_3086_p2[0:0] == 1'b1) ? select_ln88_14_fu_3078_p3 : add_ln88_3_fu_2924_p2);

assign diff_4_fu_3345_p3 = ((or_ln88_14_fu_3339_p2[0:0] == 1'b1) ? select_ln88_18_fu_3331_p3 : add_ln88_4_fu_3177_p2);

assign diff_5_fu_3834_p3 = ((or_ln88_17_fu_3828_p2[0:0] == 1'b1) ? select_ln88_22_fu_3820_p3 : add_ln88_5_fu_3666_p2);

assign diff_6_fu_4087_p3 = ((or_ln88_20_fu_4081_p2[0:0] == 1'b1) ? select_ln88_26_fu_4073_p3 : add_ln88_6_fu_3919_p2);

assign diff_7_fu_4340_p3 = ((or_ln88_23_fu_4334_p2[0:0] == 1'b1) ? select_ln88_30_fu_4326_p3 : add_ln88_7_fu_4172_p2);

assign diff_8_fu_2333_p3 = ((or_ln88_2_fu_2327_p2[0:0] == 1'b1) ? select_ln88_2_fu_2319_p3 : add_ln88_fu_2165_p2);

assign diff_fu_2586_p3 = ((or_ln88_5_fu_2580_p2[0:0] == 1'b1) ? select_ln88_6_fu_2572_p3 : add_ln88_1_fu_2418_p2);

assign grp_fu_5054_p1 = 33'd1204;

assign grp_fu_5054_p2 = 33'd8589844480;

assign grp_fu_5063_p1 = 33'd1064;

assign grp_fu_5063_p2 = 33'd344064;

assign grp_fu_5072_p1 = 33'd1124;

assign grp_fu_5072_p2 = 33'd114688;

assign grp_fu_5081_p1 = 33'd1253;

assign grp_fu_5081_p2 = 33'd1212416;

assign grp_fu_5090_p1 = 33'd1215;

assign grp_fu_5090_p2 = 33'd630784;

assign grp_fu_5099_p1 = 32'd923;

assign grp_fu_5099_p2 = 32'd98304;

assign grp_fu_5108_p1 = 33'd1121;

assign grp_fu_5108_p2 = 33'd368640;

assign icmp_ln81_10_fu_979_p2 = ((tmp_24_fu_969_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_11_fu_1009_p2 = ((tmp_24_fu_969_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_12_fu_1079_p2 = ((tmp_29_fu_1069_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_13_fu_1109_p2 = ((tmp_29_fu_1069_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_14_fu_1179_p2 = ((tmp_35_fu_1169_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_15_fu_1209_p2 = ((tmp_35_fu_1169_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_1_fu_275_p2 = ((tmp4_fu_235_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_2_fu_345_p2 = ((tmp_s_fu_335_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_3_fu_375_p2 = ((tmp_s_fu_335_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_4_fu_513_p2 = ((tmp_9_fu_503_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_5_fu_543_p2 = ((tmp_9_fu_503_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_6_fu_681_p2 = ((tmp_14_fu_671_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_7_fu_711_p2 = ((tmp_14_fu_671_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_8_fu_849_p2 = ((tmp_19_fu_839_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_9_fu_879_p2 = ((tmp_19_fu_839_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_245_p2 = ((tmp4_fu_235_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_1533_p2 = ((tmp_7_fu_1525_p3 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_10_fu_2723_p2 = ((tmp_72_fu_2713_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_11_fu_2729_p2 = ((tmp_72_fu_2713_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_12_fu_2894_p2 = ((trunc_ln88_10_fu_2890_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_13_fu_2960_p2 = ((tmp_83_fu_2950_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_14_fu_2976_p2 = ((tmp_84_fu_2966_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_15_fu_2982_p2 = ((tmp_84_fu_2966_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_16_fu_3147_p2 = ((trunc_ln88_11_fu_3143_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_17_fu_3213_p2 = ((tmp_95_fu_3203_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_18_fu_3229_p2 = ((tmp_96_fu_3219_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_19_fu_3235_p2 = ((tmp_96_fu_3219_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_1_fu_2201_p2 = ((tmp_49_fu_2191_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_20_fu_3636_p2 = ((trunc_ln88_12_fu_3632_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_21_fu_3702_p2 = ((tmp_107_fu_3692_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_22_fu_3718_p2 = ((tmp_108_fu_3708_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_23_fu_3724_p2 = ((tmp_108_fu_3708_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_24_fu_3889_p2 = ((trunc_ln88_13_fu_3885_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_25_fu_3955_p2 = ((tmp_119_fu_3945_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_26_fu_3971_p2 = ((tmp_120_fu_3961_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_27_fu_3977_p2 = ((tmp_120_fu_3961_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_28_fu_4142_p2 = ((trunc_ln88_14_fu_4138_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_29_fu_4208_p2 = ((tmp_131_fu_4198_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_2_fu_2217_p2 = ((tmp_50_fu_2207_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_30_fu_4224_p2 = ((tmp_132_fu_4214_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_31_fu_4230_p2 = ((tmp_132_fu_4214_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_3_fu_2223_p2 = ((tmp_50_fu_2207_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_4_fu_2388_p2 = ((trunc_ln88_8_fu_2384_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_5_fu_2454_p2 = ((tmp_59_fu_2444_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_6_fu_2470_p2 = ((tmp_60_fu_2460_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_7_fu_2476_p2 = ((tmp_60_fu_2460_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_8_fu_2641_p2 = ((trunc_ln88_9_fu_2637_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_9_fu_2707_p2 = ((tmp_71_fu_2697_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_2135_p2 = ((trunc_ln88_fu_2131_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_4627_p2 = ((tmp_34_fu_4620_p3 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_4751_p2 = ((tmp_141_fu_4741_p4 != 3'd0) ? 1'b1 : 1'b0);

assign index_1_fu_4757_p3 = ((icmp_ln96_fu_4751_p2[0:0] == 1'b1) ? 12'd4095 : trunc_ln93_1_fu_4737_p1);

assign index_fu_4729_p3 = ((tmp_140_fu_4721_p3[0:0] == 1'b1) ? 15'd0 : tmp_37_cast_fu_4713_p3);

assign invert_sqr_table_address0 = zext_ln98_fu_4765_p1;

assign mean_fu_1604_p3 = ((and_ln83_1_fu_1598_p2[0:0] == 1'b1) ? 14'd8191 : sext_ln83_1_fu_1569_p1);

assign mul_ln102_10_fu_4822_p1 = zext_ln102_fu_4773_p1;

assign mul_ln102_12_fu_4831_p1 = zext_ln102_fu_4773_p1;

assign mul_ln102_14_fu_4840_p1 = zext_ln102_fu_4773_p1;

assign mul_ln102_2_fu_4786_p1 = zext_ln102_fu_4773_p1;

assign mul_ln102_4_fu_4795_p1 = zext_ln102_fu_4773_p1;

assign mul_ln102_6_fu_4804_p1 = zext_ln102_fu_4773_p1;

assign mul_ln102_8_fu_4813_p1 = zext_ln102_fu_4773_p1;

assign mul_ln102_fu_4777_p1 = zext_ln102_fu_4773_p1;

assign mul_ln88_1_fu_2344_p0 = sext_ln88_1_fu_2341_p1;

assign mul_ln88_1_fu_2344_p1 = sext_ln88_1_fu_2341_p1;

assign mul_ln88_2_fu_2597_p0 = sext_ln88_2_fu_2594_p1;

assign mul_ln88_2_fu_2597_p1 = sext_ln88_2_fu_2594_p1;

assign mul_ln88_3_fu_2850_p0 = sext_ln88_3_fu_2847_p1;

assign mul_ln88_3_fu_2850_p1 = sext_ln88_3_fu_2847_p1;

assign mul_ln88_4_fu_3103_p0 = sext_ln88_4_fu_3100_p1;

assign mul_ln88_4_fu_3103_p1 = sext_ln88_4_fu_3100_p1;

assign mul_ln88_5_fu_3592_p0 = sext_ln88_5_fu_3589_p1;

assign mul_ln88_5_fu_3592_p1 = sext_ln88_5_fu_3589_p1;

assign mul_ln88_6_fu_3845_p0 = sext_ln88_6_fu_3842_p1;

assign mul_ln88_6_fu_3845_p1 = sext_ln88_6_fu_3842_p1;

assign mul_ln88_7_fu_4098_p0 = sext_ln88_7_fu_4095_p1;

assign mul_ln88_7_fu_4098_p1 = sext_ln88_7_fu_4095_p1;

assign mul_ln88_fu_2091_p0 = sext_ln88_fu_2088_p1;

assign mul_ln88_fu_2091_p1 = sext_ln88_fu_2088_p1;

assign or_ln81_10_fu_717_p2 = (xor_ln81_11_fu_705_p2 | icmp_ln81_7_fu_711_p2);

assign or_ln81_11_fu_737_p2 = (and_ln81_9_fu_723_p2 | and_ln81_8_fu_699_p2);

assign or_ln81_12_fu_855_p2 = (tmp_18_fu_831_p3 | icmp_ln81_8_fu_849_p2);

assign or_ln81_13_fu_885_p2 = (xor_ln81_15_fu_873_p2 | icmp_ln81_9_fu_879_p2);

assign or_ln81_14_fu_905_p2 = (and_ln81_12_fu_891_p2 | and_ln81_11_fu_867_p2);

assign or_ln81_15_fu_985_p2 = (tmp_23_fu_961_p3 | icmp_ln81_10_fu_979_p2);

assign or_ln81_16_fu_1015_p2 = (xor_ln81_19_fu_1003_p2 | icmp_ln81_11_fu_1009_p2);

assign or_ln81_17_fu_1035_p2 = (and_ln81_15_fu_1021_p2 | and_ln81_14_fu_997_p2);

assign or_ln81_18_fu_1085_p2 = (tmp_28_fu_1061_p3 | icmp_ln81_12_fu_1079_p2);

assign or_ln81_19_fu_1115_p2 = (xor_ln81_23_fu_1103_p2 | icmp_ln81_13_fu_1109_p2);

assign or_ln81_1_fu_281_p2 = (xor_ln81_1_fu_269_p2 | icmp_ln81_1_fu_275_p2);

assign or_ln81_20_fu_1135_p2 = (and_ln81_18_fu_1121_p2 | and_ln81_17_fu_1097_p2);

assign or_ln81_21_fu_1185_p2 = (tmp_33_fu_1161_p3 | icmp_ln81_14_fu_1179_p2);

assign or_ln81_22_fu_1215_p2 = (xor_ln81_27_fu_1203_p2 | icmp_ln81_15_fu_1209_p2);

assign or_ln81_23_fu_1235_p2 = (and_ln81_21_fu_1221_p2 | and_ln81_20_fu_1197_p2);

assign or_ln81_2_fu_301_p2 = (and_ln81_fu_263_p2 | and_ln81_1_fu_287_p2);

assign or_ln81_3_fu_351_p2 = (tmp_3_fu_327_p3 | icmp_ln81_2_fu_345_p2);

assign or_ln81_4_fu_381_p2 = (xor_ln81_3_fu_369_p2 | icmp_ln81_3_fu_375_p2);

assign or_ln81_5_fu_401_p2 = (and_ln81_3_fu_387_p2 | and_ln81_2_fu_363_p2);

assign or_ln81_6_fu_519_p2 = (tmp_8_fu_495_p3 | icmp_ln81_4_fu_513_p2);

assign or_ln81_7_fu_549_p2 = (xor_ln81_7_fu_537_p2 | icmp_ln81_5_fu_543_p2);

assign or_ln81_8_fu_569_p2 = (and_ln81_6_fu_555_p2 | and_ln81_5_fu_531_p2);

assign or_ln81_9_fu_687_p2 = (tmp_13_fu_663_p3 | icmp_ln81_6_fu_681_p2);

assign or_ln81_fu_251_p2 = (tmp_1_fu_227_p3 | icmp_ln81_fu_245_p2);

assign or_ln83_1_fu_1593_p2 = (xor_ln83_2_fu_1587_p2 | tmp_41_reg_5200);

assign or_ln83_2_fu_1577_p2 = (xor_ln83_fu_1572_p2 | tmp_41_reg_5200);

assign or_ln83_fu_1539_p2 = (tmp_39_fu_1505_p3 | icmp_ln83_fu_1533_p2);

assign or_ln88_10_fu_3036_p2 = (xor_ln88_13_fu_3030_p2 | tmp_82_fu_2930_p3);

assign or_ln88_11_fu_3086_p2 = (and_ln88_27_fu_3072_p2 | and_ln88_25_fu_3048_p2);

assign or_ln88_12_fu_3161_p2 = (tmp_91_fu_3127_p3 | icmp_ln88_16_fu_3147_p2);

assign or_ln88_13_fu_3289_p2 = (xor_ln88_17_fu_3283_p2 | tmp_94_fu_3183_p3);

assign or_ln88_14_fu_3339_p2 = (and_ln88_34_fu_3325_p2 | and_ln88_32_fu_3301_p2);

assign or_ln88_15_fu_3650_p2 = (tmp_103_fu_3616_p3 | icmp_ln88_20_fu_3636_p2);

assign or_ln88_16_fu_3778_p2 = (xor_ln88_21_fu_3772_p2 | tmp_106_fu_3672_p3);

assign or_ln88_17_fu_3828_p2 = (and_ln88_41_fu_3814_p2 | and_ln88_39_fu_3790_p2);

assign or_ln88_18_fu_3903_p2 = (tmp_115_fu_3869_p3 | icmp_ln88_24_fu_3889_p2);

assign or_ln88_19_fu_4031_p2 = (xor_ln88_25_fu_4025_p2 | tmp_118_fu_3925_p3);

assign or_ln88_1_fu_2277_p2 = (xor_ln88_1_fu_2271_p2 | tmp_48_fu_2171_p3);

assign or_ln88_20_fu_4081_p2 = (and_ln88_48_fu_4067_p2 | and_ln88_46_fu_4043_p2);

assign or_ln88_21_fu_4156_p2 = (tmp_127_fu_4122_p3 | icmp_ln88_28_fu_4142_p2);

assign or_ln88_22_fu_4284_p2 = (xor_ln88_29_fu_4278_p2 | tmp_130_fu_4178_p3);

assign or_ln88_23_fu_4334_p2 = (and_ln88_55_fu_4320_p2 | and_ln88_53_fu_4296_p2);

assign or_ln88_24_fu_2301_p2 = (and_ln88_5_fu_2295_p2 | and_ln88_3_fu_2265_p2);

assign or_ln88_25_fu_2554_p2 = (and_ln88_12_fu_2548_p2 | and_ln88_10_fu_2518_p2);

assign or_ln88_26_fu_2807_p2 = (and_ln88_19_fu_2801_p2 | and_ln88_17_fu_2771_p2);

assign or_ln88_27_fu_3060_p2 = (and_ln88_26_fu_3054_p2 | and_ln88_24_fu_3024_p2);

assign or_ln88_28_fu_3313_p2 = (and_ln88_33_fu_3307_p2 | and_ln88_31_fu_3277_p2);

assign or_ln88_29_fu_3802_p2 = (and_ln88_40_fu_3796_p2 | and_ln88_38_fu_3766_p2);

assign or_ln88_2_fu_2327_p2 = (and_ln88_6_fu_2313_p2 | and_ln88_4_fu_2289_p2);

assign or_ln88_30_fu_4055_p2 = (and_ln88_47_fu_4049_p2 | and_ln88_45_fu_4019_p2);

assign or_ln88_31_fu_4308_p2 = (and_ln88_54_fu_4302_p2 | and_ln88_52_fu_4272_p2);

assign or_ln88_3_fu_2402_p2 = (tmp_55_fu_2368_p3 | icmp_ln88_4_fu_2388_p2);

assign or_ln88_4_fu_2530_p2 = (xor_ln88_5_fu_2524_p2 | tmp_58_fu_2424_p3);

assign or_ln88_5_fu_2580_p2 = (and_ln88_13_fu_2566_p2 | and_ln88_11_fu_2542_p2);

assign or_ln88_6_fu_2655_p2 = (tmp_67_fu_2621_p3 | icmp_ln88_8_fu_2641_p2);

assign or_ln88_7_fu_2783_p2 = (xor_ln88_9_fu_2777_p2 | tmp_70_fu_2677_p3);

assign or_ln88_8_fu_2833_p2 = (and_ln88_20_fu_2819_p2 | and_ln88_18_fu_2795_p2);

assign or_ln88_9_fu_2908_p2 = (tmp_79_fu_2874_p3 | icmp_ln88_12_fu_2894_p2);

assign or_ln88_fu_2149_p2 = (tmp_45_fu_2115_p3 | icmp_ln88_fu_2135_p2);

assign or_ln91_1_fu_4689_p2 = (xor_ln91_2_fu_4683_p2 | tmp_139_fu_4659_p3);

assign or_ln91_2_fu_4672_p2 = (xor_ln91_fu_4667_p2 | tmp_139_fu_4659_p3);

assign or_ln91_fu_4633_p2 = (tmp_137_fu_4606_p3 | icmp_ln91_fu_4627_p2);

assign select_ln81_10_fu_729_p3 = ((and_ln81_8_fu_699_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_11_fu_743_p3 = ((or_ln81_11_fu_737_p2[0:0] == 1'b1) ? select_ln81_10_fu_729_p3 : trunc_ln81_5_fu_659_p1);

assign select_ln81_12_fu_803_p3 = ((and_ln81_10_fu_791_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_14_fu_897_p3 = ((and_ln81_11_fu_867_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_15_fu_911_p3 = ((or_ln81_14_fu_905_p2[0:0] == 1'b1) ? select_ln81_14_fu_897_p3 : trunc_ln81_7_fu_827_p1);

assign select_ln81_16_fu_1266_p3 = ((and_ln81_13_fu_1257_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_18_fu_1027_p3 = ((and_ln81_14_fu_997_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_19_fu_1041_p3 = ((or_ln81_17_fu_1035_p2[0:0] == 1'b1) ? select_ln81_18_fu_1027_p3 : trunc_ln81_9_fu_957_p1);

assign select_ln81_20_fu_1333_p3 = ((and_ln81_16_fu_1321_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_22_fu_1127_p3 = ((and_ln81_17_fu_1097_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_23_fu_1141_p3 = ((or_ln81_20_fu_1135_p2[0:0] == 1'b1) ? select_ln81_22_fu_1127_p3 : trunc_ln81_11_fu_1057_p1);

assign select_ln81_24_fu_1400_p3 = ((and_ln81_19_fu_1388_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_26_fu_1227_p3 = ((and_ln81_20_fu_1197_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_27_fu_1241_p3 = ((or_ln81_23_fu_1235_p2[0:0] == 1'b1) ? select_ln81_26_fu_1227_p3 : trunc_ln81_13_fu_1157_p1);

assign select_ln81_28_fu_1467_p3 = ((and_ln81_22_fu_1455_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_2_fu_393_p3 = ((and_ln81_2_fu_363_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_3_fu_407_p3 = ((or_ln81_5_fu_401_p2[0:0] == 1'b1) ? select_ln81_2_fu_393_p3 : trunc_ln81_1_fu_323_p1);

assign select_ln81_4_fu_467_p3 = ((and_ln81_4_fu_455_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_6_fu_561_p3 = ((and_ln81_5_fu_531_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_7_fu_575_p3 = ((or_ln81_8_fu_569_p2[0:0] == 1'b1) ? select_ln81_6_fu_561_p3 : trunc_ln81_3_fu_491_p1);

assign select_ln81_8_fu_635_p3 = ((and_ln81_7_fu_623_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_fu_293_p3 = ((and_ln81_fu_263_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_10_fu_1954_p3 = ((and_ln87_5_fu_1942_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_11_fu_1962_p3 = ((xor_ln87_11_fu_1948_p2[0:0] == 1'b1) ? select_ln87_10_fu_1954_p3 : trunc_ln87_5_fu_1924_p1);

assign select_ln87_12_fu_2013_p3 = ((and_ln87_6_fu_2001_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_13_fu_2021_p3 = ((xor_ln87_13_fu_2007_p2[0:0] == 1'b1) ? select_ln87_12_fu_2013_p3 : trunc_ln87_6_fu_1983_p1);

assign select_ln87_14_fu_2072_p3 = ((and_ln87_7_fu_2060_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_15_fu_2080_p3 = ((xor_ln87_15_fu_2066_p2[0:0] == 1'b1) ? select_ln87_14_fu_2072_p3 : trunc_ln87_7_fu_2042_p1);

assign select_ln87_1_fu_1667_p3 = ((xor_ln87_1_fu_1653_p2[0:0] == 1'b1) ? select_ln87_fu_1659_p3 : trunc_ln87_fu_1629_p1);

assign select_ln87_2_fu_1718_p3 = ((and_ln87_1_fu_1706_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_3_fu_1726_p3 = ((xor_ln87_3_fu_1712_p2[0:0] == 1'b1) ? select_ln87_2_fu_1718_p3 : trunc_ln87_1_fu_1688_p1);

assign select_ln87_4_fu_1777_p3 = ((and_ln87_2_fu_1765_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_5_fu_1785_p3 = ((xor_ln87_5_fu_1771_p2[0:0] == 1'b1) ? select_ln87_4_fu_1777_p3 : trunc_ln87_2_fu_1747_p1);

assign select_ln87_6_fu_1836_p3 = ((and_ln87_3_fu_1824_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_7_fu_1844_p3 = ((xor_ln87_7_fu_1830_p2[0:0] == 1'b1) ? select_ln87_6_fu_1836_p3 : trunc_ln87_3_fu_1806_p1);

assign select_ln87_8_fu_1895_p3 = ((and_ln87_4_fu_1883_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_9_fu_1903_p3 = ((xor_ln87_9_fu_1889_p2[0:0] == 1'b1) ? select_ln87_8_fu_1895_p3 : trunc_ln87_4_fu_1865_p1);

assign select_ln87_fu_1659_p3 = ((and_ln87_fu_1647_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_10_fu_2825_p3 = ((and_ln88_18_fu_2795_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_12_fu_2988_p3 = ((and_ln88_22_fu_2944_p2[0:0] == 1'b1) ? icmp_ln88_14_fu_2976_p2 : icmp_ln88_15_fu_2982_p2);

assign select_ln88_13_fu_3016_p3 = ((and_ln88_22_fu_2944_p2[0:0] == 1'b1) ? and_ln88_23_fu_3010_p2 : icmp_ln88_14_fu_2976_p2);

assign select_ln88_14_fu_3078_p3 = ((and_ln88_25_fu_3048_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_16_fu_3241_p3 = ((and_ln88_29_fu_3197_p2[0:0] == 1'b1) ? icmp_ln88_18_fu_3229_p2 : icmp_ln88_19_fu_3235_p2);

assign select_ln88_17_fu_3269_p3 = ((and_ln88_29_fu_3197_p2[0:0] == 1'b1) ? and_ln88_30_fu_3263_p2 : icmp_ln88_18_fu_3229_p2);

assign select_ln88_18_fu_3331_p3 = ((and_ln88_32_fu_3301_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_1_fu_2257_p3 = ((and_ln88_1_fu_2185_p2[0:0] == 1'b1) ? and_ln88_2_fu_2251_p2 : icmp_ln88_2_fu_2217_p2);

assign select_ln88_20_fu_3730_p3 = ((and_ln88_36_fu_3686_p2[0:0] == 1'b1) ? icmp_ln88_22_fu_3718_p2 : icmp_ln88_23_fu_3724_p2);

assign select_ln88_21_fu_3758_p3 = ((and_ln88_36_fu_3686_p2[0:0] == 1'b1) ? and_ln88_37_fu_3752_p2 : icmp_ln88_22_fu_3718_p2);

assign select_ln88_22_fu_3820_p3 = ((and_ln88_39_fu_3790_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_24_fu_3983_p3 = ((and_ln88_43_fu_3939_p2[0:0] == 1'b1) ? icmp_ln88_26_fu_3971_p2 : icmp_ln88_27_fu_3977_p2);

assign select_ln88_25_fu_4011_p3 = ((and_ln88_43_fu_3939_p2[0:0] == 1'b1) ? and_ln88_44_fu_4005_p2 : icmp_ln88_26_fu_3971_p2);

assign select_ln88_26_fu_4073_p3 = ((and_ln88_46_fu_4043_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_28_fu_4236_p3 = ((and_ln88_50_fu_4192_p2[0:0] == 1'b1) ? icmp_ln88_30_fu_4224_p2 : icmp_ln88_31_fu_4230_p2);

assign select_ln88_29_fu_4264_p3 = ((and_ln88_50_fu_4192_p2[0:0] == 1'b1) ? and_ln88_51_fu_4258_p2 : icmp_ln88_30_fu_4224_p2);

assign select_ln88_2_fu_2319_p3 = ((and_ln88_4_fu_2289_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_30_fu_4326_p3 = ((and_ln88_53_fu_4296_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_4_fu_2482_p3 = ((and_ln88_8_fu_2438_p2[0:0] == 1'b1) ? icmp_ln88_6_fu_2470_p2 : icmp_ln88_7_fu_2476_p2);

assign select_ln88_5_fu_2510_p3 = ((and_ln88_8_fu_2438_p2[0:0] == 1'b1) ? and_ln88_9_fu_2504_p2 : icmp_ln88_6_fu_2470_p2);

assign select_ln88_6_fu_2572_p3 = ((and_ln88_11_fu_2542_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_8_fu_2735_p3 = ((and_ln88_15_fu_2691_p2[0:0] == 1'b1) ? icmp_ln88_10_fu_2723_p2 : icmp_ln88_11_fu_2729_p2);

assign select_ln88_9_fu_2763_p3 = ((and_ln88_15_fu_2691_p2[0:0] == 1'b1) ? and_ln88_16_fu_2757_p2 : icmp_ln88_10_fu_2723_p2);

assign select_ln88_fu_2229_p3 = ((and_ln88_1_fu_2185_p2[0:0] == 1'b1) ? icmp_ln88_2_fu_2217_p2 : icmp_ln88_3_fu_2223_p2);

assign select_ln89_10_fu_4497_p3 = ((and_ln89_5_fu_4485_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_12_fu_4565_p3 = ((and_ln89_6_fu_4553_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_2_fu_3471_p3 = ((and_ln89_1_fu_3459_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_4_fu_3539_p3 = ((and_ln89_2_fu_3527_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_6_fu_4362_p3 = ((and_ln89_3_fu_4353_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_8_fu_4429_p3 = ((and_ln89_4_fu_4417_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_fu_3403_p3 = ((and_ln89_fu_3391_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign sext_ln102_11_fu_4890_p1 = $signed(trunc_ln102_2_fu_4881_p4);

assign sext_ln102_15_fu_4906_p1 = $signed(trunc_ln102_3_fu_4897_p4);

assign sext_ln102_17_fu_4922_p1 = $signed(trunc_ln102_4_fu_4913_p4);

assign sext_ln102_19_fu_4938_p1 = $signed(trunc_ln102_5_fu_4929_p4);

assign sext_ln102_21_fu_4954_p1 = $signed(trunc_ln102_6_fu_4945_p4);

assign sext_ln102_22_fu_4965_p1 = $signed(shl_ln1_fu_4958_p3);

assign sext_ln102_23_fu_4976_p1 = $signed(shl_ln102_1_fu_4969_p3);

assign sext_ln102_24_fu_5002_p1 = $signed(trunc_ln102_7_fu_4992_p4);

assign sext_ln102_3_fu_4858_p1 = $signed(trunc_ln6_fu_4849_p4);

assign sext_ln102_7_fu_4874_p1 = $signed(trunc_ln102_1_fu_4865_p4);

assign sext_ln81_10_fu_1349_p1 = $signed(sum_cache_10_fu_1341_p3);

assign sext_ln81_11_fu_1353_p1 = $signed(select_ln81_23_reg_5164);

assign sext_ln81_12_fu_1416_p1 = $signed(sum_cache_12_fu_1408_p3);

assign sext_ln81_13_fu_1420_p1 = $signed(select_ln81_27_reg_5169);

assign sext_ln81_1_fu_419_p1 = $signed(select_ln81_3_fu_407_p3);

assign sext_ln81_2_fu_583_p1 = $signed(sum_cache_2_fu_475_p3);

assign sext_ln81_3_fu_587_p1 = $signed(select_ln81_7_fu_575_p3);

assign sext_ln81_4_fu_751_p1 = $signed(sum_cache_4_fu_643_p3);

assign sext_ln81_5_fu_755_p1 = $signed(select_ln81_11_fu_743_p3);

assign sext_ln81_6_fu_919_p1 = $signed(sum_cache_6_fu_811_p3);

assign sext_ln81_7_fu_923_p1 = $signed(select_ln81_15_fu_911_p3);

assign sext_ln81_8_fu_1282_p1 = $signed(sum_cache_8_fu_1274_p3);

assign sext_ln81_9_fu_1286_p1 = $signed(select_ln81_19_reg_5159);

assign sext_ln81_fu_415_p1 = $signed(sum_cache_fu_307_p3);

assign sext_ln83_1_fu_1569_p1 = add_ln83_reg_5195;

assign sext_ln83_fu_1501_p1 = $signed(trunc_ln1_fu_1491_p4);

assign sext_ln87_fu_1612_p1 = $signed(mean_fu_1604_p3);

assign sext_ln88_1_fu_2341_p1 = select_ln87_3_reg_5212;

assign sext_ln88_2_fu_2594_p1 = select_ln87_5_reg_5218;

assign sext_ln88_3_fu_2847_p1 = select_ln87_7_reg_5224;

assign sext_ln88_4_fu_3100_p1 = select_ln87_9_reg_5230;

assign sext_ln88_5_fu_3589_p1 = select_ln87_11_reg_5236_pp0_iter3_reg;

assign sext_ln88_6_fu_3842_p1 = select_ln87_13_reg_5242_pp0_iter3_reg;

assign sext_ln88_7_fu_4095_p1 = select_ln87_15_reg_5248_pp0_iter3_reg;

assign sext_ln88_fu_2088_p1 = select_ln87_1_reg_5206;

assign sext_ln89_10_fu_4445_p1 = sum_cache2_10_fu_4437_p3;

assign sext_ln89_11_fu_4449_p1 = diff_6_reg_5307;

assign sext_ln89_12_fu_4513_p1 = sum_cache2_12_fu_4505_p3;

assign sext_ln89_13_fu_4517_p1 = diff_7_reg_5313;

assign sext_ln89_1_fu_3356_p1 = diff_reg_5260;

assign sext_ln89_2_fu_3419_p1 = sum_cache2_2_fu_3411_p3;

assign sext_ln89_3_fu_3423_p1 = diff_2_reg_5266;

assign sext_ln89_4_fu_3487_p1 = sum_cache2_4_fu_3479_p3;

assign sext_ln89_5_fu_3491_p1 = diff_3_reg_5272;

assign sext_ln89_6_fu_3555_p1 = sum_cache2_6_fu_3547_p3;

assign sext_ln89_7_fu_3559_p1 = diff_4_reg_5278;

assign sext_ln89_8_fu_4377_p1 = sum_cache2_8_fu_4370_p3;

assign sext_ln89_9_fu_4381_p1 = diff_5_reg_5301;

assign sext_ln89_fu_3353_p1 = diff_8_reg_5254;

assign sext_ln91_1_fu_4655_p1 = add_ln91_fu_4649_p2;

assign sext_ln91_fu_4602_p1 = $signed(trunc_ln4_fu_4593_p4);

assign shl_ln102_1_fu_4969_p3 = {{mul_ln102_14_reg_5377}, {4'd0}};

assign shl_ln1_fu_4958_p3 = {{mul_ln102_14_reg_5377}, {10'd0}};

assign sub_ln102_fu_4980_p2 = ($signed(sext_ln102_22_fu_4965_p1) - $signed(sext_ln102_23_fu_4976_p1));

assign sub_ln87_1_fu_1675_p2 = ($signed(sext_ln81_1_reg_5122_pp0_iter1_reg) - $signed(sext_ln87_fu_1612_p1));

assign sub_ln87_2_fu_1734_p2 = ($signed(sext_ln81_3_reg_5127_pp0_iter1_reg) - $signed(sext_ln87_fu_1612_p1));

assign sub_ln87_3_fu_1793_p2 = ($signed(sext_ln81_5_reg_5132_pp0_iter1_reg) - $signed(sext_ln87_fu_1612_p1));

assign sub_ln87_4_fu_1852_p2 = ($signed(sext_ln81_7_reg_5137_pp0_iter1_reg) - $signed(sext_ln87_fu_1612_p1));

assign sub_ln87_5_fu_1911_p2 = ($signed(sext_ln81_9_reg_5174) - $signed(sext_ln87_fu_1612_p1));

assign sub_ln87_6_fu_1970_p2 = ($signed(sext_ln81_11_reg_5179) - $signed(sext_ln87_fu_1612_p1));

assign sub_ln87_7_fu_2029_p2 = ($signed(sext_ln81_13_reg_5184) - $signed(sext_ln87_fu_1612_p1));

assign sub_ln87_fu_1616_p2 = ($signed(sext_ln81_reg_5117_pp0_iter1_reg) - $signed(sext_ln87_fu_1612_p1));

assign sum_cache2_10_fu_4437_p3 = ((xor_ln89_9_fu_4423_p2[0:0] == 1'b1) ? select_ln89_8_fu_4429_p3 : sum_cache2_9_fu_4384_p2);

assign sum_cache2_11_fu_4452_p2 = ($signed(diff_6_reg_5307) + $signed(sum_cache2_10_fu_4437_p3));

assign sum_cache2_12_fu_4505_p3 = ((xor_ln89_11_fu_4491_p2[0:0] == 1'b1) ? select_ln89_10_fu_4497_p3 : sum_cache2_11_fu_4452_p2);

assign sum_cache2_13_fu_4520_p2 = ($signed(diff_7_reg_5313) + $signed(sum_cache2_12_fu_4505_p3));

assign sum_cache2_14_fu_4573_p3 = ((xor_ln89_13_fu_4559_p2[0:0] == 1'b1) ? select_ln89_12_fu_4565_p3 : sum_cache2_13_fu_4520_p2);

assign sum_cache2_1_fu_3359_p2 = ($signed(diff_reg_5260) + $signed(diff_8_reg_5254));

assign sum_cache2_2_fu_3411_p3 = ((xor_ln89_1_fu_3397_p2[0:0] == 1'b1) ? select_ln89_fu_3403_p3 : sum_cache2_1_fu_3359_p2);

assign sum_cache2_3_fu_3426_p2 = ($signed(diff_2_reg_5266) + $signed(sum_cache2_2_fu_3411_p3));

assign sum_cache2_4_fu_3479_p3 = ((xor_ln89_3_fu_3465_p2[0:0] == 1'b1) ? select_ln89_2_fu_3471_p3 : sum_cache2_3_fu_3426_p2);

assign sum_cache2_5_fu_3494_p2 = ($signed(diff_3_reg_5272) + $signed(sum_cache2_4_fu_3479_p3));

assign sum_cache2_6_fu_3547_p3 = ((xor_ln89_5_fu_3533_p2[0:0] == 1'b1) ? select_ln89_4_fu_3539_p3 : sum_cache2_5_fu_3494_p2);

assign sum_cache2_7_fu_3562_p2 = ($signed(diff_4_reg_5278) + $signed(sum_cache2_6_fu_3547_p3));

assign sum_cache2_8_fu_4370_p3 = ((xor_ln89_7_fu_4358_p2[0:0] == 1'b1) ? select_ln89_6_fu_4362_p3 : sum_cache2_7_reg_5284);

assign sum_cache2_9_fu_4384_p2 = ($signed(diff_5_reg_5301) + $signed(sum_cache2_8_fu_4370_p3));

assign sum_cache_10_fu_1341_p3 = ((xor_ln81_21_fu_1327_p2[0:0] == 1'b1) ? select_ln81_20_fu_1333_p3 : sum_cache_9_fu_1303_p1);

assign sum_cache_11_fu_1370_p1 = add_ln81_5_fu_1356_p2[13:0];

assign sum_cache_12_fu_1408_p3 = ((xor_ln81_25_fu_1394_p2[0:0] == 1'b1) ? select_ln81_24_fu_1400_p3 : sum_cache_11_fu_1370_p1);

assign sum_cache_13_fu_1437_p1 = add_ln81_6_fu_1423_p2[13:0];

assign sum_cache_14_fu_1475_p3 = ((xor_ln81_29_fu_1461_p2[0:0] == 1'b1) ? select_ln81_28_fu_1467_p3 : sum_cache_13_fu_1437_p1);

assign sum_cache_1_fu_437_p1 = add_ln81_fu_423_p2[13:0];

assign sum_cache_2_fu_475_p3 = ((xor_ln81_5_fu_461_p2[0:0] == 1'b1) ? select_ln81_4_fu_467_p3 : sum_cache_1_fu_437_p1);

assign sum_cache_3_fu_605_p1 = add_ln81_1_fu_591_p2[13:0];

assign sum_cache_4_fu_643_p3 = ((xor_ln81_9_fu_629_p2[0:0] == 1'b1) ? select_ln81_8_fu_635_p3 : sum_cache_3_fu_605_p1);

assign sum_cache_5_fu_773_p1 = add_ln81_2_fu_759_p2[13:0];

assign sum_cache_6_fu_811_p3 = ((xor_ln81_13_fu_797_p2[0:0] == 1'b1) ? select_ln81_12_fu_803_p3 : sum_cache_5_fu_773_p1);

assign sum_cache_7_fu_1249_p1 = add_ln81_3_reg_5142[13:0];

assign sum_cache_8_fu_1274_p3 = ((xor_ln81_17_fu_1262_p2[0:0] == 1'b1) ? select_ln81_16_fu_1266_p3 : sum_cache_7_fu_1249_p1);

assign sum_cache_9_fu_1303_p1 = add_ln81_4_fu_1289_p2[13:0];

assign sum_cache_fu_307_p3 = ((or_ln81_2_fu_301_p2[0:0] == 1'b1) ? select_ln81_fu_293_p3 : trunc_ln81_fu_223_p1);

assign tmp4_fu_235_p4 = {{data_0_val[15:14]}};

assign tmp_100_fu_1916_p3 = sub_ln87_5_fu_1911_p2[32'd14];

assign tmp_101_fu_1928_p3 = sub_ln87_5_fu_1911_p2[32'd13];

assign tmp_102_fu_3598_p3 = mul_ln88_5_fu_3592_p2[32'd27];

assign tmp_103_fu_3616_p3 = mul_ln88_5_fu_3592_p2[32'd10];

assign tmp_104_fu_3624_p3 = mul_ln88_5_fu_3592_p2[32'd9];

assign tmp_105_fu_3642_p3 = mul_ln88_5_fu_3592_p2[32'd23];

assign tmp_106_fu_3672_p3 = add_ln88_5_fu_3666_p2[32'd13];

assign tmp_107_fu_3692_p4 = {{mul_ln88_5_fu_3592_p2[27:25]}};

assign tmp_108_fu_3708_p4 = {{mul_ln88_5_fu_3592_p2[27:24]}};

assign tmp_109_fu_3738_p3 = mul_ln88_5_fu_3592_p2[32'd24];

assign tmp_10_fu_597_p3 = add_ln81_1_fu_591_p2[32'd14];

assign tmp_110_fu_4395_p3 = add_ln89_4_fu_4389_p2[32'd14];

assign tmp_111_fu_4403_p3 = sum_cache2_9_fu_4384_p2[32'd13];

assign tmp_112_fu_1975_p3 = sub_ln87_6_fu_1970_p2[32'd14];

assign tmp_113_fu_1987_p3 = sub_ln87_6_fu_1970_p2[32'd13];

assign tmp_114_fu_3851_p3 = mul_ln88_6_fu_3845_p2[32'd27];

assign tmp_115_fu_3869_p3 = mul_ln88_6_fu_3845_p2[32'd10];

assign tmp_116_fu_3877_p3 = mul_ln88_6_fu_3845_p2[32'd9];

assign tmp_117_fu_3895_p3 = mul_ln88_6_fu_3845_p2[32'd23];

assign tmp_118_fu_3925_p3 = add_ln88_6_fu_3919_p2[32'd13];

assign tmp_119_fu_3945_p4 = {{mul_ln88_6_fu_3845_p2[27:25]}};

assign tmp_11_fu_609_p3 = add_ln81_1_fu_591_p2[32'd13];

assign tmp_120_fu_3961_p4 = {{mul_ln88_6_fu_3845_p2[27:24]}};

assign tmp_121_fu_3991_p3 = mul_ln88_6_fu_3845_p2[32'd24];

assign tmp_122_fu_4463_p3 = add_ln89_5_fu_4457_p2[32'd14];

assign tmp_123_fu_4471_p3 = sum_cache2_11_fu_4452_p2[32'd13];

assign tmp_124_fu_2034_p3 = sub_ln87_7_fu_2029_p2[32'd14];

assign tmp_125_fu_2046_p3 = sub_ln87_7_fu_2029_p2[32'd13];

assign tmp_126_fu_4104_p3 = mul_ln88_7_fu_4098_p2[32'd27];

assign tmp_127_fu_4122_p3 = mul_ln88_7_fu_4098_p2[32'd10];

assign tmp_128_fu_4130_p3 = mul_ln88_7_fu_4098_p2[32'd9];

assign tmp_129_fu_4148_p3 = mul_ln88_7_fu_4098_p2[32'd23];

assign tmp_12_fu_651_p3 = data_3_val[32'd15];

assign tmp_130_fu_4178_p3 = add_ln88_7_fu_4172_p2[32'd13];

assign tmp_131_fu_4198_p4 = {{mul_ln88_7_fu_4098_p2[27:25]}};

assign tmp_132_fu_4214_p4 = {{mul_ln88_7_fu_4098_p2[27:24]}};

assign tmp_133_fu_4244_p3 = mul_ln88_7_fu_4098_p2[32'd24];

assign tmp_134_fu_4531_p3 = add_ln89_6_fu_4525_p2[32'd14];

assign tmp_135_fu_4539_p3 = sum_cache2_13_fu_4520_p2[32'd13];

assign tmp_137_fu_4606_p3 = sum_cache2_14_reg_5319[32'd3];

assign tmp_138_fu_4613_p3 = sum_cache2_14_reg_5319[32'd2];

assign tmp_139_fu_4659_p3 = add_ln91_fu_4649_p2[32'd11];

assign tmp_13_fu_663_p3 = data_3_val[32'd13];

assign tmp_140_fu_4721_p3 = var_fu_4701_p3[32'd13];

assign tmp_141_fu_4741_p4 = {{index_fu_4729_p3[14:12]}};

assign tmp_14_fu_671_p4 = {{data_3_val[15:14]}};

assign tmp_15_fu_765_p3 = add_ln81_2_fu_759_p2[32'd14];

assign tmp_16_fu_777_p3 = add_ln81_2_fu_759_p2[32'd13];

assign tmp_17_fu_819_p3 = data_4_val[32'd15];

assign tmp_18_fu_831_p3 = data_4_val[32'd13];

assign tmp_19_fu_839_p4 = {{data_4_val[15:14]}};

assign tmp_1_fu_227_p3 = data_0_val[32'd13];

assign tmp_22_fu_949_p3 = data_5_val[32'd15];

assign tmp_23_fu_961_p3 = data_5_val[32'd13];

assign tmp_24_fu_969_p4 = {{data_5_val[15:14]}};

assign tmp_25_fu_1295_p3 = add_ln81_4_fu_1289_p2[32'd14];

assign tmp_26_fu_1307_p3 = add_ln81_4_fu_1289_p2[32'd13];

assign tmp_27_fu_1049_p3 = data_6_val[32'd15];

assign tmp_28_fu_1061_p3 = data_6_val[32'd13];

assign tmp_29_fu_1069_p4 = {{data_6_val[15:14]}};

assign tmp_2_fu_315_p3 = data_1_val[32'd15];

assign tmp_30_fu_1362_p3 = add_ln81_5_fu_1356_p2[32'd14];

assign tmp_31_fu_1374_p3 = add_ln81_5_fu_1356_p2[32'd13];

assign tmp_32_fu_1149_p3 = data_7_val[32'd15];

assign tmp_33_fu_1161_p3 = data_7_val[32'd13];

assign tmp_34_fu_4620_p3 = {{trunc_ln91_reg_5332}, {7'd0}};

assign tmp_35_fu_1169_p4 = {{data_7_val[15:14]}};

assign tmp_36_fu_1429_p3 = add_ln81_6_fu_1423_p2[32'd14];

assign tmp_37_cast_fu_4713_p3 = {{trunc_ln93_fu_4709_p1}, {2'd0}};

assign tmp_37_fu_1441_p3 = add_ln81_6_fu_1423_p2[32'd13];

assign tmp_39_fu_1505_p3 = sum_cache_14_fu_1475_p3[32'd3];

assign tmp_3_fu_327_p3 = data_1_val[32'd13];

assign tmp_40_fu_1513_p3 = sum_cache_14_fu_1475_p3[32'd2];

assign tmp_42_fu_1621_p3 = sub_ln87_fu_1616_p2[32'd14];

assign tmp_43_fu_1633_p3 = sub_ln87_fu_1616_p2[32'd13];

assign tmp_44_fu_2097_p3 = mul_ln88_fu_2091_p2[32'd27];

assign tmp_45_fu_2115_p3 = mul_ln88_fu_2091_p2[32'd10];

assign tmp_46_fu_2123_p3 = mul_ln88_fu_2091_p2[32'd9];

assign tmp_47_fu_2141_p3 = mul_ln88_fu_2091_p2[32'd23];

assign tmp_48_fu_2171_p3 = add_ln88_fu_2165_p2[32'd13];

assign tmp_49_fu_2191_p4 = {{mul_ln88_fu_2091_p2[27:25]}};

assign tmp_4_fu_429_p3 = add_ln81_fu_423_p2[32'd14];

assign tmp_50_fu_2207_p4 = {{mul_ln88_fu_2091_p2[27:24]}};

assign tmp_51_fu_2237_p3 = mul_ln88_fu_2091_p2[32'd24];

assign tmp_52_fu_1680_p3 = sub_ln87_1_fu_1675_p2[32'd14];

assign tmp_53_fu_1692_p3 = sub_ln87_1_fu_1675_p2[32'd13];

assign tmp_54_fu_2350_p3 = mul_ln88_1_fu_2344_p2[32'd27];

assign tmp_55_fu_2368_p3 = mul_ln88_1_fu_2344_p2[32'd10];

assign tmp_56_fu_2376_p3 = mul_ln88_1_fu_2344_p2[32'd9];

assign tmp_57_fu_2394_p3 = mul_ln88_1_fu_2344_p2[32'd23];

assign tmp_58_fu_2424_p3 = add_ln88_1_fu_2418_p2[32'd13];

assign tmp_59_fu_2444_p4 = {{mul_ln88_1_fu_2344_p2[27:25]}};

assign tmp_5_fu_441_p3 = add_ln81_fu_423_p2[32'd13];

assign tmp_60_fu_2460_p4 = {{mul_ln88_1_fu_2344_p2[27:24]}};

assign tmp_61_fu_2490_p3 = mul_ln88_1_fu_2344_p2[32'd24];

assign tmp_62_fu_3369_p3 = add_ln89_fu_3363_p2[32'd14];

assign tmp_63_fu_3377_p3 = sum_cache2_1_fu_3359_p2[32'd13];

assign tmp_64_fu_1739_p3 = sub_ln87_2_fu_1734_p2[32'd14];

assign tmp_65_fu_1751_p3 = sub_ln87_2_fu_1734_p2[32'd13];

assign tmp_66_fu_2603_p3 = mul_ln88_2_fu_2597_p2[32'd27];

assign tmp_67_fu_2621_p3 = mul_ln88_2_fu_2597_p2[32'd10];

assign tmp_68_fu_2629_p3 = mul_ln88_2_fu_2597_p2[32'd9];

assign tmp_69_fu_2647_p3 = mul_ln88_2_fu_2597_p2[32'd23];

assign tmp_6_fu_483_p3 = data_2_val[32'd15];

assign tmp_70_fu_2677_p3 = add_ln88_2_fu_2671_p2[32'd13];

assign tmp_71_fu_2697_p4 = {{mul_ln88_2_fu_2597_p2[27:25]}};

assign tmp_72_fu_2713_p4 = {{mul_ln88_2_fu_2597_p2[27:24]}};

assign tmp_73_fu_2743_p3 = mul_ln88_2_fu_2597_p2[32'd24];

assign tmp_74_fu_3437_p3 = add_ln89_1_fu_3431_p2[32'd14];

assign tmp_75_fu_3445_p3 = sum_cache2_3_fu_3426_p2[32'd13];

assign tmp_76_fu_1798_p3 = sub_ln87_3_fu_1793_p2[32'd14];

assign tmp_77_fu_1810_p3 = sub_ln87_3_fu_1793_p2[32'd13];

assign tmp_78_fu_2856_p3 = mul_ln88_3_fu_2850_p2[32'd27];

assign tmp_79_fu_2874_p3 = mul_ln88_3_fu_2850_p2[32'd10];

assign tmp_7_fu_1525_p3 = {{trunc_ln83_fu_1521_p1}, {7'd0}};

assign tmp_80_fu_2882_p3 = mul_ln88_3_fu_2850_p2[32'd9];

assign tmp_81_fu_2900_p3 = mul_ln88_3_fu_2850_p2[32'd23];

assign tmp_82_fu_2930_p3 = add_ln88_3_fu_2924_p2[32'd13];

assign tmp_83_fu_2950_p4 = {{mul_ln88_3_fu_2850_p2[27:25]}};

assign tmp_84_fu_2966_p4 = {{mul_ln88_3_fu_2850_p2[27:24]}};

assign tmp_85_fu_2996_p3 = mul_ln88_3_fu_2850_p2[32'd24];

assign tmp_86_fu_3505_p3 = add_ln89_2_fu_3499_p2[32'd14];

assign tmp_87_fu_3513_p3 = sum_cache2_5_fu_3494_p2[32'd13];

assign tmp_88_fu_1857_p3 = sub_ln87_4_fu_1852_p2[32'd14];

assign tmp_89_fu_1869_p3 = sub_ln87_4_fu_1852_p2[32'd13];

assign tmp_8_fu_495_p3 = data_2_val[32'd13];

assign tmp_90_fu_3109_p3 = mul_ln88_4_fu_3103_p2[32'd27];

assign tmp_91_fu_3127_p3 = mul_ln88_4_fu_3103_p2[32'd10];

assign tmp_92_fu_3135_p3 = mul_ln88_4_fu_3103_p2[32'd9];

assign tmp_93_fu_3153_p3 = mul_ln88_4_fu_3103_p2[32'd23];

assign tmp_94_fu_3183_p3 = add_ln88_4_fu_3177_p2[32'd13];

assign tmp_95_fu_3203_p4 = {{mul_ln88_4_fu_3103_p2[27:25]}};

assign tmp_96_fu_3219_p4 = {{mul_ln88_4_fu_3103_p2[27:24]}};

assign tmp_97_fu_3249_p3 = mul_ln88_4_fu_3103_p2[32'd24];

assign tmp_9_fu_503_p4 = {{data_2_val[15:14]}};

assign tmp_fu_215_p3 = data_0_val[32'd15];

assign tmp_s_fu_335_p4 = {{data_1_val[15:14]}};

assign trunc_ln102_1_fu_4865_p1 = grp_fu_5063_p3;

assign trunc_ln102_1_fu_4865_p4 = {{trunc_ln102_1_fu_4865_p1[32:3]}};

assign trunc_ln102_2_fu_4881_p1 = grp_fu_5072_p3;

assign trunc_ln102_2_fu_4881_p4 = {{trunc_ln102_2_fu_4881_p1[32:3]}};

assign trunc_ln102_3_fu_4897_p1 = grp_fu_5081_p3;

assign trunc_ln102_3_fu_4897_p4 = {{trunc_ln102_3_fu_4897_p1[32:3]}};

assign trunc_ln102_4_fu_4913_p1 = grp_fu_5090_p3;

assign trunc_ln102_4_fu_4913_p4 = {{trunc_ln102_4_fu_4913_p1[32:3]}};

assign trunc_ln102_5_fu_4929_p1 = grp_fu_5099_p3;

assign trunc_ln102_5_fu_4929_p4 = {{trunc_ln102_5_fu_4929_p1[31:3]}};

assign trunc_ln102_6_fu_4945_p1 = grp_fu_5108_p3;

assign trunc_ln102_6_fu_4945_p4 = {{trunc_ln102_6_fu_4945_p1[32:3]}};

assign trunc_ln102_7_fu_4992_p4 = {{add_ln102_7_fu_4986_p2[32:3]}};

assign trunc_ln1_fu_1491_p4 = {{sum_cache_14_fu_1475_p3[13:3]}};

assign trunc_ln3_fu_2105_p4 = {{mul_ln88_fu_2091_p2[23:10]}};

assign trunc_ln4_fu_4593_p4 = {{sum_cache2_14_reg_5319[13:3]}};

assign trunc_ln6_fu_4849_p4 = {{grp_fu_5054_p3[32:3]}};

assign trunc_ln81_11_fu_1057_p1 = data_6_val[13:0];

assign trunc_ln81_13_fu_1157_p1 = data_7_val[13:0];

assign trunc_ln81_1_fu_323_p1 = data_1_val[13:0];

assign trunc_ln81_3_fu_491_p1 = data_2_val[13:0];

assign trunc_ln81_5_fu_659_p1 = data_3_val[13:0];

assign trunc_ln81_7_fu_827_p1 = data_4_val[13:0];

assign trunc_ln81_9_fu_957_p1 = data_5_val[13:0];

assign trunc_ln81_fu_223_p1 = data_0_val[13:0];

assign trunc_ln83_fu_1521_p1 = sum_cache_14_fu_1475_p3[1:0];

assign trunc_ln87_1_fu_1688_p1 = sub_ln87_1_fu_1675_p2[13:0];

assign trunc_ln87_2_fu_1747_p1 = sub_ln87_2_fu_1734_p2[13:0];

assign trunc_ln87_3_fu_1806_p1 = sub_ln87_3_fu_1793_p2[13:0];

assign trunc_ln87_4_fu_1865_p1 = sub_ln87_4_fu_1852_p2[13:0];

assign trunc_ln87_5_fu_1924_p1 = sub_ln87_5_fu_1911_p2[13:0];

assign trunc_ln87_6_fu_1983_p1 = sub_ln87_6_fu_1970_p2[13:0];

assign trunc_ln87_7_fu_2042_p1 = sub_ln87_7_fu_2029_p2[13:0];

assign trunc_ln87_fu_1629_p1 = sub_ln87_fu_1616_p2[13:0];

assign trunc_ln88_10_fu_2890_p1 = mul_ln88_3_fu_2850_p2[8:0];

assign trunc_ln88_11_fu_3143_p1 = mul_ln88_4_fu_3103_p2[8:0];

assign trunc_ln88_12_fu_3632_p1 = mul_ln88_5_fu_3592_p2[8:0];

assign trunc_ln88_13_fu_3885_p1 = mul_ln88_6_fu_3845_p2[8:0];

assign trunc_ln88_14_fu_4138_p1 = mul_ln88_7_fu_4098_p2[8:0];

assign trunc_ln88_1_fu_2358_p4 = {{mul_ln88_1_fu_2344_p2[23:10]}};

assign trunc_ln88_2_fu_2611_p4 = {{mul_ln88_2_fu_2597_p2[23:10]}};

assign trunc_ln88_3_fu_2864_p4 = {{mul_ln88_3_fu_2850_p2[23:10]}};

assign trunc_ln88_4_fu_3117_p4 = {{mul_ln88_4_fu_3103_p2[23:10]}};

assign trunc_ln88_5_fu_3606_p4 = {{mul_ln88_5_fu_3592_p2[23:10]}};

assign trunc_ln88_6_fu_3859_p4 = {{mul_ln88_6_fu_3845_p2[23:10]}};

assign trunc_ln88_7_fu_4112_p4 = {{mul_ln88_7_fu_4098_p2[23:10]}};

assign trunc_ln88_8_fu_2384_p1 = mul_ln88_1_fu_2344_p2[8:0];

assign trunc_ln88_9_fu_2637_p1 = mul_ln88_2_fu_2597_p2[8:0];

assign trunc_ln88_fu_2131_p1 = mul_ln88_fu_2091_p2[8:0];

assign trunc_ln91_fu_4589_p1 = sum_cache2_14_fu_4573_p3[1:0];

assign trunc_ln93_1_fu_4737_p1 = index_fu_4729_p3[11:0];

assign trunc_ln93_fu_4709_p1 = var_fu_4701_p3[12:0];

assign var_fu_4701_p3 = ((and_ln91_1_fu_4695_p2[0:0] == 1'b1) ? 14'd8191 : sext_ln91_1_fu_4655_p1);

assign xor_ln81_10_fu_693_p2 = (tmp_12_fu_651_p3 ^ 1'd1);

assign xor_ln81_11_fu_705_p2 = (tmp_13_fu_663_p3 ^ 1'd1);

assign xor_ln81_12_fu_785_p2 = (tmp_15_fu_765_p3 ^ 1'd1);

assign xor_ln81_13_fu_797_p2 = (tmp_16_fu_777_p3 ^ tmp_15_fu_765_p3);

assign xor_ln81_14_fu_861_p2 = (tmp_17_fu_819_p3 ^ 1'd1);

assign xor_ln81_15_fu_873_p2 = (tmp_18_fu_831_p3 ^ 1'd1);

assign xor_ln81_16_fu_1252_p2 = (tmp_20_reg_5147 ^ 1'd1);

assign xor_ln81_17_fu_1262_p2 = (tmp_21_reg_5153 ^ tmp_20_reg_5147);

assign xor_ln81_18_fu_991_p2 = (tmp_22_fu_949_p3 ^ 1'd1);

assign xor_ln81_19_fu_1003_p2 = (tmp_23_fu_961_p3 ^ 1'd1);

assign xor_ln81_1_fu_269_p2 = (tmp_1_fu_227_p3 ^ 1'd1);

assign xor_ln81_20_fu_1315_p2 = (tmp_25_fu_1295_p3 ^ 1'd1);

assign xor_ln81_21_fu_1327_p2 = (tmp_26_fu_1307_p3 ^ tmp_25_fu_1295_p3);

assign xor_ln81_22_fu_1091_p2 = (tmp_27_fu_1049_p3 ^ 1'd1);

assign xor_ln81_23_fu_1103_p2 = (tmp_28_fu_1061_p3 ^ 1'd1);

assign xor_ln81_24_fu_1382_p2 = (tmp_30_fu_1362_p3 ^ 1'd1);

assign xor_ln81_25_fu_1394_p2 = (tmp_31_fu_1374_p3 ^ tmp_30_fu_1362_p3);

assign xor_ln81_26_fu_1191_p2 = (tmp_32_fu_1149_p3 ^ 1'd1);

assign xor_ln81_27_fu_1203_p2 = (tmp_33_fu_1161_p3 ^ 1'd1);

assign xor_ln81_28_fu_1449_p2 = (tmp_36_fu_1429_p3 ^ 1'd1);

assign xor_ln81_29_fu_1461_p2 = (tmp_37_fu_1441_p3 ^ tmp_36_fu_1429_p3);

assign xor_ln81_2_fu_357_p2 = (tmp_2_fu_315_p3 ^ 1'd1);

assign xor_ln81_3_fu_369_p2 = (tmp_3_fu_327_p3 ^ 1'd1);

assign xor_ln81_4_fu_449_p2 = (tmp_4_fu_429_p3 ^ 1'd1);

assign xor_ln81_5_fu_461_p2 = (tmp_5_fu_441_p3 ^ tmp_4_fu_429_p3);

assign xor_ln81_6_fu_525_p2 = (tmp_6_fu_483_p3 ^ 1'd1);

assign xor_ln81_7_fu_537_p2 = (tmp_8_fu_495_p3 ^ 1'd1);

assign xor_ln81_8_fu_617_p2 = (tmp_10_fu_597_p3 ^ 1'd1);

assign xor_ln81_9_fu_629_p2 = (tmp_11_fu_609_p3 ^ tmp_10_fu_597_p3);

assign xor_ln81_fu_257_p2 = (tmp_fu_215_p3 ^ 1'd1);

assign xor_ln83_1_fu_1582_p2 = (tmp_38_reg_5189 ^ or_ln83_2_fu_1577_p2);

assign xor_ln83_2_fu_1587_p2 = (xor_ln83_1_fu_1582_p2 ^ 1'd1);

assign xor_ln83_fu_1572_p2 = (tmp_38_reg_5189 ^ 1'd1);

assign xor_ln87_10_fu_1936_p2 = (tmp_100_fu_1916_p3 ^ 1'd1);

assign xor_ln87_11_fu_1948_p2 = (tmp_101_fu_1928_p3 ^ tmp_100_fu_1916_p3);

assign xor_ln87_12_fu_1995_p2 = (tmp_112_fu_1975_p3 ^ 1'd1);

assign xor_ln87_13_fu_2007_p2 = (tmp_113_fu_1987_p3 ^ tmp_112_fu_1975_p3);

assign xor_ln87_14_fu_2054_p2 = (tmp_124_fu_2034_p3 ^ 1'd1);

assign xor_ln87_15_fu_2066_p2 = (tmp_125_fu_2046_p3 ^ tmp_124_fu_2034_p3);

assign xor_ln87_1_fu_1653_p2 = (tmp_43_fu_1633_p3 ^ tmp_42_fu_1621_p3);

assign xor_ln87_2_fu_1700_p2 = (tmp_52_fu_1680_p3 ^ 1'd1);

assign xor_ln87_3_fu_1712_p2 = (tmp_53_fu_1692_p3 ^ tmp_52_fu_1680_p3);

assign xor_ln87_4_fu_1759_p2 = (tmp_64_fu_1739_p3 ^ 1'd1);

assign xor_ln87_5_fu_1771_p2 = (tmp_65_fu_1751_p3 ^ tmp_64_fu_1739_p3);

assign xor_ln87_6_fu_1818_p2 = (tmp_76_fu_1798_p3 ^ 1'd1);

assign xor_ln87_7_fu_1830_p2 = (tmp_77_fu_1810_p3 ^ tmp_76_fu_1798_p3);

assign xor_ln87_8_fu_1877_p2 = (tmp_88_fu_1857_p3 ^ 1'd1);

assign xor_ln87_9_fu_1889_p2 = (tmp_89_fu_1869_p3 ^ tmp_88_fu_1857_p3);

assign xor_ln87_fu_1641_p2 = (tmp_42_fu_1621_p3 ^ 1'd1);

assign xor_ln88_10_fu_2789_p2 = (tmp_66_fu_2603_p3 ^ 1'd1);

assign xor_ln88_11_fu_2813_p2 = (or_ln88_26_fu_2807_p2 ^ 1'd1);

assign xor_ln88_12_fu_2938_p2 = (tmp_82_fu_2930_p3 ^ 1'd1);

assign xor_ln88_13_fu_3030_p2 = (select_ln88_12_fu_2988_p3 ^ 1'd1);

assign xor_ln88_14_fu_3042_p2 = (tmp_78_fu_2856_p3 ^ 1'd1);

assign xor_ln88_15_fu_3066_p2 = (or_ln88_27_fu_3060_p2 ^ 1'd1);

assign xor_ln88_16_fu_3191_p2 = (tmp_94_fu_3183_p3 ^ 1'd1);

assign xor_ln88_17_fu_3283_p2 = (select_ln88_16_fu_3241_p3 ^ 1'd1);

assign xor_ln88_18_fu_3295_p2 = (tmp_90_fu_3109_p3 ^ 1'd1);

assign xor_ln88_19_fu_3319_p2 = (or_ln88_28_fu_3313_p2 ^ 1'd1);

assign xor_ln88_1_fu_2271_p2 = (select_ln88_fu_2229_p3 ^ 1'd1);

assign xor_ln88_20_fu_3680_p2 = (tmp_106_fu_3672_p3 ^ 1'd1);

assign xor_ln88_21_fu_3772_p2 = (select_ln88_20_fu_3730_p3 ^ 1'd1);

assign xor_ln88_22_fu_3784_p2 = (tmp_102_fu_3598_p3 ^ 1'd1);

assign xor_ln88_23_fu_3808_p2 = (or_ln88_29_fu_3802_p2 ^ 1'd1);

assign xor_ln88_24_fu_3933_p2 = (tmp_118_fu_3925_p3 ^ 1'd1);

assign xor_ln88_25_fu_4025_p2 = (select_ln88_24_fu_3983_p3 ^ 1'd1);

assign xor_ln88_26_fu_4037_p2 = (tmp_114_fu_3851_p3 ^ 1'd1);

assign xor_ln88_27_fu_4061_p2 = (or_ln88_30_fu_4055_p2 ^ 1'd1);

assign xor_ln88_28_fu_4186_p2 = (tmp_130_fu_4178_p3 ^ 1'd1);

assign xor_ln88_29_fu_4278_p2 = (select_ln88_28_fu_4236_p3 ^ 1'd1);

assign xor_ln88_2_fu_2283_p2 = (tmp_44_fu_2097_p3 ^ 1'd1);

assign xor_ln88_30_fu_4290_p2 = (tmp_126_fu_4104_p3 ^ 1'd1);

assign xor_ln88_31_fu_4314_p2 = (or_ln88_31_fu_4308_p2 ^ 1'd1);

assign xor_ln88_32_fu_2245_p2 = (tmp_51_fu_2237_p3 ^ 1'd1);

assign xor_ln88_33_fu_2498_p2 = (tmp_61_fu_2490_p3 ^ 1'd1);

assign xor_ln88_34_fu_2751_p2 = (tmp_73_fu_2743_p3 ^ 1'd1);

assign xor_ln88_35_fu_3004_p2 = (tmp_85_fu_2996_p3 ^ 1'd1);

assign xor_ln88_36_fu_3257_p2 = (tmp_97_fu_3249_p3 ^ 1'd1);

assign xor_ln88_37_fu_3746_p2 = (tmp_109_fu_3738_p3 ^ 1'd1);

assign xor_ln88_38_fu_3999_p2 = (tmp_121_fu_3991_p3 ^ 1'd1);

assign xor_ln88_39_fu_4252_p2 = (tmp_133_fu_4244_p3 ^ 1'd1);

assign xor_ln88_3_fu_2307_p2 = (or_ln88_24_fu_2301_p2 ^ 1'd1);

assign xor_ln88_4_fu_2432_p2 = (tmp_58_fu_2424_p3 ^ 1'd1);

assign xor_ln88_5_fu_2524_p2 = (select_ln88_4_fu_2482_p3 ^ 1'd1);

assign xor_ln88_6_fu_2536_p2 = (tmp_54_fu_2350_p3 ^ 1'd1);

assign xor_ln88_7_fu_2560_p2 = (or_ln88_25_fu_2554_p2 ^ 1'd1);

assign xor_ln88_8_fu_2685_p2 = (tmp_70_fu_2677_p3 ^ 1'd1);

assign xor_ln88_9_fu_2777_p2 = (select_ln88_8_fu_2735_p3 ^ 1'd1);

assign xor_ln88_fu_2179_p2 = (tmp_48_fu_2171_p3 ^ 1'd1);

assign xor_ln89_10_fu_4479_p2 = (tmp_122_fu_4463_p3 ^ 1'd1);

assign xor_ln89_11_fu_4491_p2 = (tmp_123_fu_4471_p3 ^ tmp_122_fu_4463_p3);

assign xor_ln89_12_fu_4547_p2 = (tmp_134_fu_4531_p3 ^ 1'd1);

assign xor_ln89_13_fu_4559_p2 = (tmp_135_fu_4539_p3 ^ tmp_134_fu_4531_p3);

assign xor_ln89_1_fu_3397_p2 = (tmp_63_fu_3377_p3 ^ tmp_62_fu_3369_p3);

assign xor_ln89_2_fu_3453_p2 = (tmp_74_fu_3437_p3 ^ 1'd1);

assign xor_ln89_3_fu_3465_p2 = (tmp_75_fu_3445_p3 ^ tmp_74_fu_3437_p3);

assign xor_ln89_4_fu_3521_p2 = (tmp_86_fu_3505_p3 ^ 1'd1);

assign xor_ln89_5_fu_3533_p2 = (tmp_87_fu_3513_p3 ^ tmp_86_fu_3505_p3);

assign xor_ln89_6_fu_4348_p2 = (tmp_98_reg_5289 ^ 1'd1);

assign xor_ln89_7_fu_4358_p2 = (tmp_99_reg_5295 ^ tmp_98_reg_5289);

assign xor_ln89_8_fu_4411_p2 = (tmp_110_fu_4395_p3 ^ 1'd1);

assign xor_ln89_9_fu_4423_p2 = (tmp_111_fu_4403_p3 ^ tmp_110_fu_4395_p3);

assign xor_ln89_fu_3385_p2 = (tmp_62_fu_3369_p3 ^ 1'd1);

assign xor_ln91_1_fu_4678_p2 = (tmp_136_reg_5326 ^ or_ln91_2_fu_4672_p2);

assign xor_ln91_2_fu_4683_p2 = (xor_ln91_1_fu_4678_p2 ^ 1'd1);

assign xor_ln91_fu_4667_p2 = (tmp_136_reg_5326 ^ 1'd1);

assign zext_ln102_fu_4773_p1 = invert_sqr_table_q0;

assign zext_ln83_fu_1551_p1 = and_ln83_fu_1545_p2;

assign zext_ln88_1_fu_2414_p1 = and_ln88_7_fu_2408_p2;

assign zext_ln88_2_fu_2667_p1 = and_ln88_14_fu_2661_p2;

assign zext_ln88_3_fu_2920_p1 = and_ln88_21_fu_2914_p2;

assign zext_ln88_4_fu_3173_p1 = and_ln88_28_fu_3167_p2;

assign zext_ln88_5_fu_3662_p1 = and_ln88_35_fu_3656_p2;

assign zext_ln88_6_fu_3915_p1 = and_ln88_42_fu_3909_p2;

assign zext_ln88_7_fu_4168_p1 = and_ln88_49_fu_4162_p2;

assign zext_ln88_fu_2161_p1 = and_ln88_fu_2155_p2;

assign zext_ln91_fu_4645_p1 = and_ln91_fu_4639_p2;

assign zext_ln98_fu_4765_p1 = index_1_fu_4757_p3;

endmodule //myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
