INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework3/IC74138/IC74138.srcs/sources_1/new/IC74138.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IC74138
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework3/IC74138/IC74138.srcs/sim_1/new/tb_IC74138.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_IC74138
