
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 24 y = 24
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 96 y = 96
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 60 y = 60
Auto-sizing FPGA, try x = 66 y = 66
Auto-sizing FPGA, try x = 69 y = 69
Auto-sizing FPGA, try x = 70 y = 70
Auto-sizing FPGA, try x = 71 y = 71
Auto-sizing FPGA, try x = 71 y = 71
FPGA auto-sized to, x = 72 y = 72

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      285	blocks of type .io
Architecture 288	blocks of type .io
Netlist      287	blocks of type .clb
Architecture 5184	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 72 x 72 array of clbs.

Netlist num_nets:  412
Netlist num_blocks:  572
Netlist inputs pins:  125
Netlist output pins:  160

3 73 0
71 73 0
72 39 0
66 1 0
73 40 0
73 31 0
66 2 0
73 62 0
73 24 0
41 73 0
10 3 0
56 1 0
55 2 0
26 4 0
0 45 0
44 2 0
29 6 0
29 7 0
72 4 0
31 4 0
44 1 0
1 27 0
29 3 0
0 29 0
2 7 0
1 7 0
57 1 0
64 1 0
71 2 0
63 1 0
0 16 0
60 1 0
66 3 0
61 3 0
63 4 0
59 3 0
58 3 0
56 2 0
59 1 0
39 1 0
46 1 0
2 3 0
56 3 0
54 1 0
69 2 0
53 1 0
68 1 0
62 2 0
66 4 0
65 2 0
58 1 0
52 2 0
50 1 0
49 1 0
61 0 0
60 3 0
65 3 0
64 73 0
58 73 0
29 0 0
1 0 0
61 2 0
67 1 0
39 72 0
36 1 0
33 6 0
27 6 0
51 0 0
23 0 0
57 2 0
13 0 0
48 73 0
42 73 0
40 73 0
73 32 0
61 1 0
36 2 0
72 26 0
0 71 0
72 25 0
30 0 0
66 0 0
29 2 0
27 2 0
23 6 0
26 1 0
22 4 0
72 73 0
62 1 0
73 49 0
0 22 0
21 4 0
26 6 0
49 0 0
22 1 0
0 36 0
28 3 0
63 0 0
28 1 0
21 2 0
10 4 0
35 2 0
4 6 0
22 6 0
8 3 0
65 0 0
9 3 0
24 5 0
14 0 0
0 44 0
20 3 0
34 2 0
35 3 0
64 3 0
28 4 0
0 27 0
7 5 0
3 4 0
32 7 0
48 0 0
0 4 0
58 2 0
2 0 0
3 6 0
7 1 0
2 4 0
11 5 0
15 0 0
54 2 0
32 5 0
41 1 0
37 3 0
36 0 0
36 4 0
5 4 0
55 1 0
33 4 0
68 2 0
41 0 0
0 42 0
39 73 0
18 2 0
8 1 0
25 5 0
21 1 0
11 3 0
0 2 0
33 5 0
25 4 0
28 6 0
16 0 0
0 5 0
8 5 0
37 1 0
8 2 0
3 1 0
62 0 0
72 2 0
44 0 0
5 2 0
0 6 0
20 1 0
6 1 0
13 1 0
65 6 0
31 5 0
33 3 0
64 0 0
0 19 0
65 1 0
62 3 0
35 1 0
71 1 0
16 2 0
7 3 0
24 3 0
24 0 0
72 13 0
32 73 0
13 3 0
33 7 0
71 0 0
34 3 0
73 52 0
59 2 0
73 2 0
3 0 0
11 2 0
73 3 0
9 6 0
29 1 0
38 1 0
72 5 0
6 4 0
42 0 0
8 4 0
5 1 0
21 5 0
63 3 0
23 5 0
58 72 0
4 2 0
6 0 0
31 6 0
1 9 0
5 0 0
7 0 0
66 5 0
12 0 0
32 3 0
20 2 0
69 1 0
10 1 0
23 1 0
64 5 0
27 0 0
17 1 0
6 2 0
0 8 0
73 7 0
12 2 0
18 1 0
73 14 0
67 3 0
1 4 0
12 3 0
4 1 0
44 73 0
72 3 0
0 3 0
6 5 0
9 1 0
4 0 0
64 4 0
7 4 0
22 5 0
18 3 0
9 5 0
72 0 0
28 0 0
12 1 0
4 5 0
40 1 0
13 2 0
1 2 0
14 1 0
35 5 0
2 5 0
1 1 0
11 0 0
45 2 0
7 2 0
57 3 0
23 4 0
73 1 0
10 2 0
11 1 0
29 4 0
32 4 0
43 2 0
2 1 0
34 5 0
10 0 0
8 0 0
9 0 0
46 73 0
9 4 0
73 12 0
19 0 0
1 5 0
22 0 0
32 1 0
35 4 0
22 3 0
11 4 0
27 5 0
0 37 0
17 2 0
25 2 0
47 0 0
60 2 0
0 7 0
39 0 0
20 0 0
18 0 0
30 6 0
68 3 0
0 1 0
0 15 0
20 5 0
17 0 0
3 3 0
1 19 0
21 0 0
64 2 0
19 2 0
67 4 0
29 5 0
3 2 0
16 1 0
19 3 0
26 3 0
26 5 0
27 1 0
55 0 0
21 3 0
25 3 0
72 8 0
73 5 0
22 2 0
16 3 0
9 2 0
45 0 0
58 4 0
73 4 0
4 3 0
2 2 0
6 3 0
39 2 0
5 5 0
0 10 0
73 8 0
32 2 0
12 4 0
68 0 0
24 4 0
10 5 0
0 38 0
30 4 0
67 2 0
17 3 0
0 11 0
24 2 0
34 1 0
63 2 0
35 0 0
70 0 0
30 3 0
73 39 0
31 2 0
34 4 0
33 1 0
37 0 0
2 6 0
33 0 0
51 1 0
26 0 0
5 3 0
32 0 0
73 16 0
69 0 0
43 0 0
58 0 0
42 1 0
40 72 0
37 2 0
30 2 0
38 0 0
72 1 0
71 3 0
73 64 0
30 5 0
73 44 0
50 0 0
36 3 0
27 3 0
43 1 0
28 5 0
2 73 0
34 6 0
73 26 0
65 4 0
38 2 0
33 2 0
73 57 0
21 73 0
73 27 0
24 6 0
32 6 0
70 1 0
23 2 0
14 2 0
3 5 0
15 2 0
1 3 0
15 1 0
52 1 0
46 0 0
27 4 0
45 1 0
0 28 0
65 5 0
31 3 0
67 0 0
73 9 0
25 0 0
31 0 0
73 13 0
0 50 0
34 0 0
0 62 0
73 28 0
31 1 0
19 4 0
67 73 0
56 0 0
23 3 0
19 5 0
1 6 0
26 2 0
62 73 0
20 4 0
1 8 0
4 4 0
28 2 0
73 6 0
19 1 0
30 1 0
0 23 0
18 4 0
73 37 0
52 0 0
47 1 0
24 1 0
25 1 0
73 41 0
73 71 0
0 32 0
0 53 0
73 70 0
50 73 0
22 73 0
73 68 0
29 73 0
73 11 0
73 38 0
0 40 0
0 41 0
0 70 0
70 73 0
73 46 0
73 69 0
73 66 0
59 0 0
73 25 0
59 73 0
55 73 0
0 20 0
12 73 0
73 45 0
56 73 0
54 73 0
73 60 0
53 0 0
0 63 0
0 18 0
0 61 0
73 15 0
52 73 0
49 73 0
60 73 0
73 19 0
61 73 0
73 58 0
45 73 0
36 73 0
38 73 0
27 73 0
69 73 0
60 0 0
37 73 0
0 65 0
73 65 0
0 48 0
19 73 0
73 53 0
35 73 0
0 60 0
7 73 0
73 42 0
53 73 0
34 73 0
57 0 0
0 68 0
30 73 0
73 17 0
0 17 0
0 59 0
15 73 0
73 51 0
73 61 0
0 34 0
63 73 0
0 67 0
73 30 0
0 58 0
0 31 0
0 56 0
9 73 0
40 0 0
0 9 0
73 47 0
23 73 0
51 73 0
20 73 0
73 63 0
0 21 0
0 24 0
10 73 0
66 73 0
14 73 0
0 51 0
73 23 0
0 30 0
0 54 0
0 66 0
6 73 0
73 67 0
0 47 0
0 52 0
0 12 0
24 73 0
68 73 0
0 55 0
57 73 0
0 35 0
4 73 0
73 35 0
8 73 0
73 56 0
0 43 0
73 59 0
0 64 0
73 18 0
73 33 0
17 73 0
26 73 0
0 33 0
5 73 0
73 48 0
73 54 0
0 39 0
73 50 0
0 13 0
73 55 0
73 22 0
13 73 0
73 21 0
73 20 0
0 57 0
54 0 0
43 73 0
73 43 0
28 73 0
0 14 0
25 73 0
65 73 0
11 73 0
33 73 0
0 25 0
31 73 0
18 73 0
73 10 0
73 29 0
47 73 0
73 36 0
16 73 0
0 49 0
0 46 0
0 69 0
0 26 0
73 34 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.60003e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.58931e-08.
T_crit: 1.58931e-08.
T_crit: 1.58931e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.58931e-08.
T_crit: 1.58931e-08.
T_crit: 1.58969e-08.
T_crit: 1.58969e-08.
T_crit: 1.58969e-08.
T_crit: 1.58969e-08.
T_crit: 1.58969e-08.
T_crit: 1.60955e-08.
T_crit: 1.63085e-08.
T_crit: 1.64094e-08.
T_crit: 1.71514e-08.
T_crit: 1.69421e-08.
T_crit: 1.70385e-08.
T_crit: 1.70385e-08.
T_crit: 1.72453e-08.
T_crit: 1.72465e-08.
T_crit: 1.74558e-08.
T_crit: 1.74558e-08.
T_crit: 1.74558e-08.
T_crit: 1.76519e-08.
T_crit: 1.93492e-08.
T_crit: 1.8798e-08.
T_crit: 1.81657e-08.
T_crit: 1.8517e-08.
T_crit: 1.8517e-08.
T_crit: 1.86217e-08.
T_crit: 1.83819e-08.
T_crit: 1.90155e-08.
T_crit: 1.88907e-08.
T_crit: 1.86839e-08.
T_crit: 1.84034e-08.
T_crit: 1.86089e-08.
T_crit: 1.85055e-08.
T_crit: 1.7778e-08.
T_crit: 1.79012e-08.
T_crit: 1.7778e-08.
T_crit: 1.7778e-08.
T_crit: 1.7778e-08.
T_crit: 1.7778e-08.
T_crit: 1.90394e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.60003e-08.
T_crit: 1.59965e-08.
T_crit: 1.58931e-08.
T_crit: 1.59965e-08.
T_crit: 1.5999e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
T_crit: 1.59965e-08.
Successfully routed after 22 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.5895e-08.
T_crit: 1.57923e-08.
T_crit: 1.59727e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.60287e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.64528e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
T_crit: 1.5931e-08.
Routing failed.
low, high, current 12 16 14
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.58899e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.5733e-08.
T_crit: 1.5733e-08.
T_crit: 1.5733e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
T_crit: 1.57709e-08.
Successfully routed after 49 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 41792948
Best routing used a channel width factor of 14.


Average number of bends per net: 6.82524  Maximum # of bends: 106


The number of routed nets (nonglobal): 412
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 22478   Average net length: 54.5583
	Maximum net length: 363

Wirelength results in terms of physical segments:
	Total wiring segments used: 11405   Av. wire segments per net: 27.6820
	Maximum segments used by a net: 193


X - Directed channels:

j	max occ	av_occ		capacity
0	14	11.5972  	14
1	14	11.2778  	14
2	14	10.7361  	14
3	14	9.83333  	14
4	14	10.8472  	14
5	14	9.80556  	14
6	14	9.41667  	14
7	14	9.88889  	14
8	14	7.38889  	14
9	13	5.73611  	14
10	10	3.91667  	14
11	3	0.708333 	14
12	5	1.94444  	14
13	3	1.44444  	14
14	3	0.597222 	14
15	2	0.0694444	14
16	2	0.347222 	14
17	2	1.06944  	14
18	4	1.22222  	14
19	1	0.791667 	14
20	2	0.986111 	14
21	2	0.180556 	14
22	2	0.0833333	14
23	2	0.902778 	14
24	3	0.0972222	14
25	3	1.34722  	14
26	4	1.18056  	14
27	2	0.0416667	14
28	2	0.875000 	14
29	2	0.166667 	14
30	1	0.0972222	14
31	2	1.56944  	14
32	2	0.166667 	14
33	3	1.72222  	14
34	2	0.222222 	14
35	0	0.00000  	14
36	2	0.263889 	14
37	1	0.361111 	14
38	1	0.0416667	14
39	1	0.319444 	14
40	2	0.0833333	14
41	1	0.0138889	14
42	4	1.76389  	14
43	1	0.0833333	14
44	3	0.472222 	14
45	1	0.0138889	14
46	3	0.444444 	14
47	1	0.486111 	14
48	3	0.0694444	14
49	2	0.930556 	14
50	1	0.0416667	14
51	1	0.125000 	14
52	2	1.01389  	14
53	1	0.0694444	14
54	4	1.84722  	14
55	3	1.00000  	14
56	3	0.0833333	14
57	2	0.194444 	14
58	2	0.180556 	14
59	1	0.0138889	14
60	2	0.0277778	14
61	2	0.833333 	14
62	3	0.986111 	14
63	2	0.0694444	14
64	1	0.0694444	14
65	1	0.611111 	14
66	3	1.06944  	14
67	1	0.444444 	14
68	3	0.0972222	14
69	5	1.70833  	14
70	3	0.791667 	14
71	3	1.43056  	14
72	5	2.70833  	14

Y - Directed channels:

i	max occ	av_occ		capacity
0	10	5.86111  	14
1	13	5.48611  	14
2	13	3.98611  	14
3	13	3.20833  	14
4	11	1.86111  	14
5	11	3.97222  	14
6	13	1.22222  	14
7	12	2.38889  	14
8	12	2.66667  	14
9	12	4.44444  	14
10	11	1.50000  	14
11	11	2.98611  	14
12	9	2.01389  	14
13	9	1.68056  	14
14	8	0.680556 	14
15	11	2.15278  	14
16	9	1.75000  	14
17	10	1.91667  	14
18	10	0.861111 	14
19	10	1.86111  	14
20	12	2.56944  	14
21	13	1.69444  	14
22	13	2.66667  	14
23	14	1.88889  	14
24	13	2.23611  	14
25	14	2.70833  	14
26	11	2.26389  	14
27	14	3.50000  	14
28	13	2.52778  	14
29	12	3.80556  	14
30	13	2.43056  	14
31	12	1.18056  	14
32	14	3.80556  	14
33	13	1.98611  	14
34	11	2.81944  	14
35	10	3.68056  	14
36	13	2.87500  	14
37	9	2.12500  	14
38	8	1.68056  	14
39	7	1.41667  	14
40	8	0.625000 	14
41	7	0.416667 	14
42	6	0.277778 	14
43	7	1.38889  	14
44	3	0.152778 	14
45	8	0.944444 	14
46	9	2.81944  	14
47	5	1.31944  	14
48	3	1.05556  	14
49	5	1.18056  	14
50	3	0.111111 	14
51	4	1.23611  	14
52	6	1.38889  	14
53	10	2.95833  	14
54	8	0.486111 	14
55	7	3.72222  	14
56	6	2.38889  	14
57	10	2.34722  	14
58	9	1.44444  	14
59	8	2.06944  	14
60	10	3.01389  	14
61	8	1.70833  	14
62	10	4.34722  	14
63	10	1.37500  	14
64	11	1.48611  	14
65	12	3.47222  	14
66	9	3.16667  	14
67	10	3.43056  	14
68	8	2.95833  	14
69	9	3.22222  	14
70	7	3.11111  	14
71	13	4.05556  	14
72	12	7.11111  	14

Total Tracks in X-direction: 1022  in Y-direction: 1022

Logic Area (in minimum width transistor areas):
Total Logic Area: 1.5552e+08  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 9.49851e+06  Per logic tile: 1832.27

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.153

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.153

Critical Path: 1.57709e-08 (s)

Time elapsed (PLACE&ROUTE): 140824.462000 ms


Time elapsed (Fernando): 140824.484000 ms

