$date
	Wed Sep 17 15:24:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module binary_decoder_2to4_tb $end
$var wire 4 ! test_out [3:0] $end
$var reg 2 " binary_in [1:0] $end
$var reg 1 # en $end
$scope module uut $end
$var wire 2 $ binary_in [1:0] $end
$var wire 1 # en $end
$var reg 4 % one_hot_out [3:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b1 %
b0 $
1#
b0 "
b1 !
$end
#10
b10 !
b10 %
b1 "
b1 $
b1 &
#20
b100 !
b100 %
b10 "
b10 $
b10 &
#30
b1000 !
b1000 %
b11 "
b11 $
b11 &
#40
b0 !
b0 %
0#
b0 "
b0 $
b100 &
#50
b1 "
b1 $
b1 '
#60
b10 "
b10 $
b10 '
#70
b11 "
b11 $
b11 '
#80
b100 '
