{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 01:41:30 2011 " "Info: Processing started: Tue May 10 01:41:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8259a -c 8259a " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8259a -c 8259a" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr.v" { { "Info" "ISGN_ENTITY_NAME" "1 irr " "Info: Found entity 1: irr" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 irr_a " "Info: Found entity 1: irr_a" {  } { { "irr_a.bdf" "" { Schematic "D:/download/接口/8259a/irr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr.v" { { "Info" "ISGN_ENTITY_NAME" "1 isr " "Info: Found entity 1: isr" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isr_a " "Info: Found entity 1: isr_a" {  } { { "isr_a.bdf" "" { Schematic "D:/download/接口/8259a/isr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr.v" { { "Info" "ISGN_ENTITY_NAME" "1 imr " "Info: Found entity 1: imr" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 imr_a " "Info: Found entity 1: imr_a" {  } { { "imr_a.bdf" "" { Schematic "D:/download/接口/8259a/imr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr " "Info: Found entity 1: pr" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_dual.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file core_dual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 core_dual " "Info: Found entity 1: core_dual" {  } { { "core_dual.bdf" "" { Schematic "D:/download/接口/8259a/core_dual.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259a_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259a_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259a_down " "Info: Found entity 1: 8259a_down" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select2.v" { { "Info" "ISGN_ENTITY_NAME" "1 select2 " "Info: Found entity 1: select2" {  } { { "select2.v" "" { Text "D:/download/接口/8259a/select2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout " "Info: Found entity 1: segout" {  } { { "segout.v" "" { Text "D:/download/接口/8259a/segout.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.v" "" { Text "D:/download/接口/8259a/seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8259a_down " "Info: Elaborating entity \"8259a_down\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segout segout:inst22 " "Info: Elaborating entity \"segout\" for hierarchy \"segout:inst22\"" {  } { { "8259a_down.bdf" "inst22" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 912 264 424 1008 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout.v(21) " "Warning (10272): Verilog HDL Case Statement warning at segout.v(21): case item overlaps with a previous case item" {  } { { "segout.v" "" { Text "D:/download/接口/8259a/segout.v" 21 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout.v(22) " "Warning (10272): Verilog HDL Case Statement warning at segout.v(22): case item overlaps with a previous case item" {  } { { "segout.v" "" { Text "D:/download/接口/8259a/segout.v" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout.v(23) " "Warning (10272): Verilog HDL Case Statement warning at segout.v(23): case item overlaps with a previous case item" {  } { { "segout.v" "" { Text "D:/download/接口/8259a/segout.v" 23 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_dual core_dual:inst4 " "Info: Elaborating entity \"core_dual\" for hierarchy \"core_dual:inst4\"" {  } { { "8259a_down.bdf" "inst4" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 256 112 328 512 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core_dual:inst4\|core:inst " "Info: Elaborating entity \"core\" for hierarchy \"core_dual:inst4\|core:inst\"" {  } { { "core_dual.bdf" "inst" { Schematic "D:/download/接口/8259a/core_dual.bdf" { { 72 216 424 456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o3 core.v(16) " "Warning (10036): Verilog HDL or VHDL warning at core.v(16): object \"o3\" assigned a value but never read" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write1 core.v(39) " "Warning (10240): Verilog HDL Always Construct warning at core.v(39): inferring latch(es) for variable \"write1\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write2 core.v(39) " "Warning (10240): Verilog HDL Always Construct warning at core.v(39): inferring latch(es) for variable \"write2\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(41) " "Warning (10230): Verilog HDL assignment warning at core.v(41): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(43) " "Warning (10230): Verilog HDL assignment warning at core.v(43): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(45) " "Warning (10230): Verilog HDL assignment warning at core.v(45): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(49) " "Warning (10230): Verilog HDL assignment warning at core.v(49): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(60) " "Warning (10230): Verilog HDL assignment warning at core.v(60): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(62) " "Warning (10230): Verilog HDL assignment warning at core.v(62): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(64) " "Warning (10230): Verilog HDL assignment warning at core.v(64): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(66) " "Warning (10230): Verilog HDL assignment warning at core.v(66): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(68) " "Warning (10230): Verilog HDL assignment warning at core.v(68): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(70) " "Warning (10230): Verilog HDL assignment warning at core.v(70): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(72) " "Warning (10230): Verilog HDL assignment warning at core.v(72): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(90) " "Warning (10235): Verilog HDL Always Construct warning at core.v(90): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(90) " "Warning (10235): Verilog HDL Always Construct warning at core.v(90): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(92) " "Warning (10235): Verilog HDL Always Construct warning at core.v(92): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(94) " "Warning (10235): Verilog HDL Always Construct warning at core.v(94): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(96) " "Warning (10235): Verilog HDL Always Construct warning at core.v(96): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(96) " "Warning (10270): Verilog HDL Case Statement warning at core.v(96): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(96) " "Info (10264): Verilog HDL Case Statement information at core.v(96): all case item expressions in this case statement are onehot" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(108) " "Warning (10235): Verilog HDL Always Construct warning at core.v(108): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(108) " "Warning (10235): Verilog HDL Always Construct warning at core.v(108): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(110) " "Warning (10235): Verilog HDL Always Construct warning at core.v(110): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(112) " "Warning (10235): Verilog HDL Always Construct warning at core.v(112): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(125) " "Warning (10235): Verilog HDL Always Construct warning at core.v(125): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(125) " "Warning (10270): Verilog HDL Case Statement warning at core.v(125): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(125) " "Info (10264): Verilog HDL Case Statement information at core.v(125): all case item expressions in this case statement are onehot" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pri core.v(138) " "Warning (10235): Verilog HDL Always Construct warning at core.v(138): variable \"pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pri core.v(88) " "Warning (10240): Verilog HDL Always Construct warning at core.v(88): inferring latch(es) for variable \"pri\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(146) " "Warning (10235): Verilog HDL Always Construct warning at core.v(146): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(146) " "Warning (10235): Verilog HDL Always Construct warning at core.v(146): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(148) " "Warning (10235): Verilog HDL Always Construct warning at core.v(148): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(150) " "Warning (10235): Verilog HDL Always Construct warning at core.v(150): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(152) " "Warning (10235): Verilog HDL Always Construct warning at core.v(152): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(167) " "Warning (10235): Verilog HDL Always Construct warning at core.v(167): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(169) " "Warning (10235): Verilog HDL Always Construct warning at core.v(169): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(171) " "Warning (10235): Verilog HDL Always Construct warning at core.v(171): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(173) " "Warning (10235): Verilog HDL Always Construct warning at core.v(173): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(187) " "Warning (10235): Verilog HDL Always Construct warning at core.v(187): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core.v(228) " "Warning (10230): Verilog HDL assignment warning at core.v(228): truncated value with size 32 to match size of target (2)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[0\] core.v(237) " "Info (10041): Inferred latch for \"ocw3\[0\]\" at core.v(237)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[1\] core.v(237) " "Info (10041): Inferred latch for \"ocw3\[1\]\" at core.v(237)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[5\] core.v(237) " "Info (10041): Inferred latch for \"ocw3\[5\]\" at core.v(237)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[6\] core.v(237) " "Info (10041): Inferred latch for \"ocw3\[6\]\" at core.v(237)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[0\] core.v(236) " "Info (10041): Inferred latch for \"ocw2\[0\]\" at core.v(236)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[1\] core.v(236) " "Info (10041): Inferred latch for \"ocw2\[1\]\" at core.v(236)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[2\] core.v(236) " "Info (10041): Inferred latch for \"ocw2\[2\]\" at core.v(236)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[5\] core.v(236) " "Info (10041): Inferred latch for \"ocw2\[5\]\" at core.v(236)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[6\] core.v(236) " "Info (10041): Inferred latch for \"ocw2\[6\]\" at core.v(236)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[7\] core.v(236) " "Info (10041): Inferred latch for \"ocw2\[7\]\" at core.v(236)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[0\] core.v(235) " "Info (10041): Inferred latch for \"ocw1\[0\]\" at core.v(235)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[1\] core.v(235) " "Info (10041): Inferred latch for \"ocw1\[1\]\" at core.v(235)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[2\] core.v(235) " "Info (10041): Inferred latch for \"ocw1\[2\]\" at core.v(235)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[3\] core.v(235) " "Info (10041): Inferred latch for \"ocw1\[3\]\" at core.v(235)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[4\] core.v(235) " "Info (10041): Inferred latch for \"ocw1\[4\]\" at core.v(235)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[5\] core.v(235) " "Info (10041): Inferred latch for \"ocw1\[5\]\" at core.v(235)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[6\] core.v(235) " "Info (10041): Inferred latch for \"ocw1\[6\]\" at core.v(235)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[7\] core.v(235) " "Info (10041): Inferred latch for \"ocw1\[7\]\" at core.v(235)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw4\[1\] core.v(234) " "Info (10041): Inferred latch for \"icw4\[1\]\" at core.v(234)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[3\] core.v(232) " "Info (10041): Inferred latch for \"icw2\[3\]\" at core.v(232)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[4\] core.v(232) " "Info (10041): Inferred latch for \"icw2\[4\]\" at core.v(232)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[5\] core.v(232) " "Info (10041): Inferred latch for \"icw2\[5\]\" at core.v(232)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[6\] core.v(232) " "Info (10041): Inferred latch for \"icw2\[6\]\" at core.v(232)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[7\] core.v(232) " "Info (10041): Inferred latch for \"icw2\[7\]\" at core.v(232)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[0\] core.v(231) " "Info (10041): Inferred latch for \"icw1\[0\]\" at core.v(231)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[1\] core.v(231) " "Info (10041): Inferred latch for \"icw1\[1\]\" at core.v(231)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[3\] core.v(231) " "Info (10041): Inferred latch for \"icw1\[3\]\" at core.v(231)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[0\] core.v(88) " "Info (10041): Inferred latch for \"pri\[0\]\" at core.v(88)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[1\] core.v(88) " "Info (10041): Inferred latch for \"pri\[1\]\" at core.v(88)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[2\] core.v(88) " "Info (10041): Inferred latch for \"pri\[2\]\" at core.v(88)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write2 core.v(36) " "Info (10041): Inferred latch for \"write2\" at core.v(36)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write1 core.v(36) " "Info (10041): Inferred latch for \"write1\" at core.v(36)" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isr_a isr_a:inst5 " "Info: Elaborating entity \"isr_a\" for hierarchy \"isr_a:inst5\"" {  } { { "8259a_down.bdf" "inst5" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 8 632 784 104 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isr isr_a:inst5\|isr:inst " "Info: Elaborating entity \"isr\" for hierarchy \"isr_a:inst5\|isr:inst\"" {  } { { "isr_a.bdf" "inst" { Schematic "D:/download/接口/8259a/isr_a.bdf" { { 128 280 440 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(13) " "Warning (10230): Verilog HDL assignment warning at isr.v(13): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(15) " "Warning (10230): Verilog HDL assignment warning at isr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(16) " "Warning (10230): Verilog HDL assignment warning at isr.v(16): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(17) " "Warning (10230): Verilog HDL assignment warning at isr.v(17): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(18) " "Warning (10230): Verilog HDL assignment warning at isr.v(18): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(19) " "Warning (10230): Verilog HDL assignment warning at isr.v(19): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(20) " "Warning (10230): Verilog HDL assignment warning at isr.v(20): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(21) " "Warning (10230): Verilog HDL assignment warning at isr.v(21): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[7\] isr.v(21) " "Info (10041): Inferred latch for \"isrreg\[7\]\" at isr.v(21)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[6\] isr.v(20) " "Info (10041): Inferred latch for \"isrreg\[6\]\" at isr.v(20)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[5\] isr.v(19) " "Info (10041): Inferred latch for \"isrreg\[5\]\" at isr.v(19)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[4\] isr.v(18) " "Info (10041): Inferred latch for \"isrreg\[4\]\" at isr.v(18)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[3\] isr.v(17) " "Info (10041): Inferred latch for \"isrreg\[3\]\" at isr.v(17)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[2\] isr.v(16) " "Info (10041): Inferred latch for \"isrreg\[2\]\" at isr.v(16)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[1\] isr.v(15) " "Info (10041): Inferred latch for \"isrreg\[1\]\" at isr.v(15)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[0\] isr.v(13) " "Info (10041): Inferred latch for \"isrreg\[0\]\" at isr.v(13)" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr pr:inst " "Info: Elaborating entity \"pr\" for hierarchy \"pr:inst\"" {  } { { "8259a_down.bdf" "inst" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 24 192 368 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp pr.v(17) " "Warning (10036): Verilog HDL or VHDL warning at pr.v(17): object \"tmp\" assigned a value but never read" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_nmr pr.v(20) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(20): inferring latch(es) for variable \"hp_nmr\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position pr.v(20) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(20): inferring latch(es) for variable \"position\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_isr pr.v(388) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(388): inferring latch(es) for variable \"hp_isr\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(582) " "Warning (10230): Verilog HDL assignment warning at pr.v(582): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(583) " "Warning (10230): Verilog HDL assignment warning at pr.v(583): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(584) " "Warning (10230): Verilog HDL assignment warning at pr.v(584): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(585) " "Warning (10230): Verilog HDL assignment warning at pr.v(585): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(586) " "Warning (10230): Verilog HDL assignment warning at pr.v(586): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(587) " "Warning (10230): Verilog HDL assignment warning at pr.v(587): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(588) " "Warning (10230): Verilog HDL assignment warning at pr.v(588): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(589) " "Warning (10230): Verilog HDL assignment warning at pr.v(589): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 pr.v(590) " "Warning (10230): Verilog HDL assignment warning at pr.v(590): truncated value with size 8 to match size of target (3)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(591) " "Warning (10230): Verilog HDL assignment warning at pr.v(591): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[0\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[0\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[1\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[1\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[2\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[2\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[3\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[3\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[4\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[4\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[5\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[5\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[6\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[6\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[7\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[7\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00001000 pr.v(20) " "Info (10041): Inferred latch for \"position.00001000\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000111 pr.v(20) " "Info (10041): Inferred latch for \"position.00000111\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000110 pr.v(20) " "Info (10041): Inferred latch for \"position.00000110\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000101 pr.v(20) " "Info (10041): Inferred latch for \"position.00000101\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000100 pr.v(20) " "Info (10041): Inferred latch for \"position.00000100\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000011 pr.v(20) " "Info (10041): Inferred latch for \"position.00000011\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000010 pr.v(20) " "Info (10041): Inferred latch for \"position.00000010\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000001 pr.v(20) " "Info (10041): Inferred latch for \"position.00000001\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000000 pr.v(20) " "Info (10041): Inferred latch for \"position.00000000\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[0\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[0\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[1\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[1\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[2\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[2\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[3\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[3\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[4\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[4\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[5\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[5\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[6\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[6\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[7\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[7\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imr_a imr_a:inst9 " "Info: Elaborating entity \"imr_a\" for hierarchy \"imr_a:inst9\"" {  } { { "8259a_down.bdf" "inst9" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 120 656 784 216 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imr imr_a:inst9\|imr:inst " "Info: Elaborating entity \"imr\" for hierarchy \"imr_a:inst9\|imr:inst\"" {  } { { "imr_a.bdf" "inst" { Schematic "D:/download/接口/8259a/imr_a.bdf" { { 112 304 472 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[0\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[0\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[1\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[1\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[2\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[2\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[3\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[3\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[4\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[4\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[5\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[5\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[6\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[6\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[7\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[7\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irr_a irr_a:inst8 " "Info: Elaborating entity \"irr_a\" for hierarchy \"irr_a:inst8\"" {  } { { "8259a_down.bdf" "inst8" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 232 584 784 488 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irr irr_a:inst8\|irr:inst " "Info: Elaborating entity \"irr\" for hierarchy \"irr_a:inst8\|irr:inst\"" {  } { { "irr_a.bdf" "inst" { Schematic "D:/download/接口/8259a/irr_a.bdf" { { 72 232 408 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(15) " "Warning (10230): Verilog HDL assignment warning at irr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(18) " "Warning (10230): Verilog HDL assignment warning at irr.v(18): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(21) " "Warning (10230): Verilog HDL assignment warning at irr.v(21): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(24) " "Warning (10230): Verilog HDL assignment warning at irr.v(24): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(27) " "Warning (10230): Verilog HDL assignment warning at irr.v(27): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(30) " "Warning (10230): Verilog HDL assignment warning at irr.v(30): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(33) " "Warning (10230): Verilog HDL assignment warning at irr.v(33): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(36) " "Warning (10230): Verilog HDL assignment warning at irr.v(36): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[7\] irr.v(36) " "Info (10041): Inferred latch for \"senselatch\[7\]\" at irr.v(36)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[7\] irr.v(35) " "Info (10041): Inferred latch for \"irrreg\[7\]\" at irr.v(35)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[6\] irr.v(33) " "Info (10041): Inferred latch for \"senselatch\[6\]\" at irr.v(33)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[6\] irr.v(32) " "Info (10041): Inferred latch for \"irrreg\[6\]\" at irr.v(32)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[5\] irr.v(30) " "Info (10041): Inferred latch for \"senselatch\[5\]\" at irr.v(30)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[5\] irr.v(29) " "Info (10041): Inferred latch for \"irrreg\[5\]\" at irr.v(29)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[4\] irr.v(27) " "Info (10041): Inferred latch for \"senselatch\[4\]\" at irr.v(27)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[4\] irr.v(26) " "Info (10041): Inferred latch for \"irrreg\[4\]\" at irr.v(26)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[3\] irr.v(24) " "Info (10041): Inferred latch for \"senselatch\[3\]\" at irr.v(24)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[3\] irr.v(23) " "Info (10041): Inferred latch for \"irrreg\[3\]\" at irr.v(23)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[2\] irr.v(21) " "Info (10041): Inferred latch for \"senselatch\[2\]\" at irr.v(21)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[2\] irr.v(20) " "Info (10041): Inferred latch for \"irrreg\[2\]\" at irr.v(20)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[1\] irr.v(18) " "Info (10041): Inferred latch for \"senselatch\[1\]\" at irr.v(18)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[1\] irr.v(17) " "Info (10041): Inferred latch for \"irrreg\[1\]\" at irr.v(17)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[0\] irr.v(15) " "Info (10041): Inferred latch for \"senselatch\[0\]\" at irr.v(15)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[0\] irr.v(14) " "Info (10041): Inferred latch for \"irrreg\[0\]\" at irr.v(14)" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select2 select2:inst15 " "Info: Elaborating entity \"select2\" for hierarchy \"select2:inst15\"" {  } { { "8259a_down.bdf" "inst15" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 568 -96 40 664 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst23 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst23\"" {  } { { "8259a_down.bdf" "inst23" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 616 304 464 712 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[7\] " "Warning: Converting tri-state bus \"gdfx_temp0\[7\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[6\] " "Warning: Converting tri-state bus \"gdfx_temp0\[6\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[5\] " "Warning: Converting tri-state bus \"gdfx_temp0\[5\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[4\] " "Warning: Converting tri-state bus \"gdfx_temp0\[4\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[3\] " "Warning: Converting tri-state bus \"gdfx_temp0\[3\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[2\] " "Warning: Converting tri-state bus \"gdfx_temp0\[2\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[1\] " "Warning: Converting tri-state bus \"gdfx_temp0\[1\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[0\] " "Warning: Converting tri-state bus \"gdfx_temp0\[0\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0}  } {  } 0 0 "Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst\|hp_isr\[0\] " "Warning: LATCH primitive \"pr:inst\|hp_isr\[0\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst\|hp_isr\[1\] " "Warning: LATCH primitive \"pr:inst\|hp_isr\[1\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst\|hp_isr\[2\] " "Warning: LATCH primitive \"pr:inst\|hp_isr\[2\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst\|hp_isr\[3\] " "Warning: LATCH primitive \"pr:inst\|hp_isr\[3\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|8259a_down\|core_dual:inst4\|core:inst\|state 5 " "Info: State machine \"\|8259a_down\|core_dual:inst4\|core:inst\|state\" contains 5 states" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|8259a_down\|core_dual:inst4\|core:inst\|state " "Info: Selected Auto state machine encoding method for state machine \"\|8259a_down\|core_dual:inst4\|core:inst\|state\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|8259a_down\|core_dual:inst4\|core:inst\|state " "Info: Encoding result for state machine \"\|8259a_down\|core_dual:inst4\|core:inst\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "core_dual:inst4\|core:inst\|state.101 " "Info: Encoded state bit \"core_dual:inst4\|core:inst\|state.101\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "core_dual:inst4\|core:inst\|state.100 " "Info: Encoded state bit \"core_dual:inst4\|core:inst\|state.100\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "core_dual:inst4\|core:inst\|state.011 " "Info: Encoded state bit \"core_dual:inst4\|core:inst\|state.011\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "core_dual:inst4\|core:inst\|state.010 " "Info: Encoded state bit \"core_dual:inst4\|core:inst\|state.010\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "core_dual:inst4\|core:inst\|state.001 " "Info: Encoded state bit \"core_dual:inst4\|core:inst\|state.001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|core_dual:inst4\|core:inst\|state.001 00000 " "Info: State \"\|8259a_down\|core_dual:inst4\|core:inst\|state.001\" uses code string \"00000\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|core_dual:inst4\|core:inst\|state.010 00011 " "Info: State \"\|8259a_down\|core_dual:inst4\|core:inst\|state.010\" uses code string \"00011\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|core_dual:inst4\|core:inst\|state.011 00101 " "Info: State \"\|8259a_down\|core_dual:inst4\|core:inst\|state.011\" uses code string \"00101\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|core_dual:inst4\|core:inst\|state.100 01001 " "Info: State \"\|8259a_down\|core_dual:inst4\|core:inst\|state.100\" uses code string \"01001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|core_dual:inst4\|core:inst\|state.101 10001 " "Info: State \"\|8259a_down\|core_dual:inst4\|core:inst\|state.101\" uses code string \"10001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|position.00000111_3378 " "Warning: Latch pr:inst\|position.00000111_3378 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|position.00000101_3656 " "Warning: Latch pr:inst\|position.00000101_3656 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|position.00000011_3934 " "Warning: Latch pr:inst\|position.00000011_3934 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|position.00000001_4212 " "Warning: Latch pr:inst\|position.00000001_4212 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|ocw3\[1\] " "Warning: Latch core_dual:inst4\|core:inst\|ocw3\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA en " "Warning: Ports D and ENA on the latch are fed by the same signal en" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|ocw3\[0\] " "Warning: Latch core_dual:inst4\|core:inst\|ocw3\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA en " "Warning: Ports D and ENA on the latch are fed by the same signal en" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|position.00000110_3517 " "Warning: Latch pr:inst\|position.00000110_3517 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|position.00000010_4073 " "Warning: Latch pr:inst\|position.00000010_4073 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|position.00000100_3795 " "Warning: Latch pr:inst\|position.00000100_3795 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|hp_nmr\[0\] " "Warning: Latch pr:inst\|hp_nmr\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[2\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pr:inst\|nmr\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|hp_nmr\[1\] " "Warning: Latch pr:inst\|hp_nmr\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pr:inst\|nmr\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|hp_nmr\[2\] " "Warning: Latch pr:inst\|hp_nmr\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[3\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pr:inst\|nmr\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|hp_nmr\[3\] " "Warning: Latch pr:inst\|hp_nmr\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE pr:inst\|nmr\[7\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|pri\[2\] " "Warning: Latch core_dual:inst4\|core:inst\|pri\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA core_dual:inst4\|core:inst\|ocw2\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal core_dual:inst4\|core:inst\|ocw2\[2\]" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|pri\[1\] " "Warning: Latch core_dual:inst4\|core:inst\|pri\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA core_dual:inst4\|core:inst\|ocw2\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal core_dual:inst4\|core:inst\|ocw2\[1\]" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|pri\[0\] " "Warning: Latch core_dual:inst4\|core:inst\|pri\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA core_dual:inst4\|core:inst\|ocw2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal core_dual:inst4\|core:inst\|ocw2\[0\]" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|ocw3\[6\] " "Warning: Latch core_dual:inst4\|core:inst\|ocw3\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA en " "Warning: Ports D and ENA on the latch are fed by the same signal en" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|ocw3\[5\] " "Warning: Latch core_dual:inst4\|core:inst\|ocw3\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA en " "Warning: Ports D and ENA on the latch are fed by the same signal en" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|ocw2\[2\] " "Warning: Latch core_dual:inst4\|core:inst\|ocw2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA en " "Warning: Ports D and ENA on the latch are fed by the same signal en" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|ocw2\[1\] " "Warning: Latch core_dual:inst4\|core:inst\|ocw2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA en " "Warning: Ports D and ENA on the latch are fed by the same signal en" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|ocw2\[0\] " "Warning: Latch core_dual:inst4\|core:inst\|ocw2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA en " "Warning: Ports D and ENA on the latch are fed by the same signal en" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|ocw2\[5\] " "Warning: Latch core_dual:inst4\|core:inst\|ocw2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA en " "Warning: Ports D and ENA on the latch are fed by the same signal en" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|ocw2\[6\] " "Warning: Latch core_dual:inst4\|core:inst\|ocw2\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA en " "Warning: Ports D and ENA on the latch are fed by the same signal en" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst\|position.00000000_4351 " "Warning: Latch pr:inst\|position.00000000_4351 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|write2 " "Warning: Latch core_dual:inst4\|core:inst\|write2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 344 -120 48 360 "A0" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "core_dual:inst4\|core:inst\|ocw2\[7\] " "Warning: Latch core_dual:inst4\|core:inst\|ocw2\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA en " "Warning: Ports D and ENA on the latch are fed by the same signal en" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Hex4\[6\] VCC " "Warning (13410): Pin \"Hex4\[6\]\" stuck at VCC" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "Hex4\[2\] GND " "Warning (13410): Pin \"Hex4\[2\]\" stuck at GND" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "Hex4\[1\] GND " "Warning (13410): Pin \"Hex4\[1\]\" stuck at GND" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "core_dual:inst4\|core:inst\|state~132 " "Info: Register \"core_dual:inst4\|core:inst\|state~132\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "core_dual:inst4\|core:inst\|state~133 " "Info: Register \"core_dual:inst4\|core:inst\|state~133\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "core_dual:inst4\|core:inst\|state~134 " "Info: Register \"core_dual:inst4\|core:inst\|state~134\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259a " "Warning: Ignored assignments for entity \"8259a\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259a -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259a -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259a -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259a -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "467 " "Info: Implemented 467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "431 " "Info: Implemented 431 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Allocated 175 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 01:41:36 2011 " "Info: Processing ended: Tue May 10 01:41:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 01:41:37 2011 " "Info: Processing started: Tue May 10 01:41:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8259a -c 8259a " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 8259a -c 8259a" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "8259a EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"8259a\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "476 Top " "Info: Previous placement does not exist for 476 of 476 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "Warning: No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex0\[6\] " "Info: Pin Hex0\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex0[6] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 936 504 680 952 "Hex0\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex0\[5\] " "Info: Pin Hex0\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex0[5] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 936 504 680 952 "Hex0\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex0\[4\] " "Info: Pin Hex0\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex0[4] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 936 504 680 952 "Hex0\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex0\[3\] " "Info: Pin Hex0\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex0[3] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 936 504 680 952 "Hex0\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex0\[2\] " "Info: Pin Hex0\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex0[2] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 936 504 680 952 "Hex0\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex0\[1\] " "Info: Pin Hex0\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex0[1] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 936 504 680 952 "Hex0\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex0\[0\] " "Info: Pin Hex0\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex0[0] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 936 504 680 952 "Hex0\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex1\[6\] " "Info: Pin Hex1\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex1[6] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 784 800 976 800 "Hex1\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex1\[5\] " "Info: Pin Hex1\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex1[5] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 784 800 976 800 "Hex1\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex1\[4\] " "Info: Pin Hex1\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex1[4] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 784 800 976 800 "Hex1\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex1\[3\] " "Info: Pin Hex1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex1[3] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 784 800 976 800 "Hex1\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex1\[2\] " "Info: Pin Hex1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex1[2] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 784 800 976 800 "Hex1\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex1\[1\] " "Info: Pin Hex1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex1[1] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 784 800 976 800 "Hex1\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex1\[0\] " "Info: Pin Hex1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex1[0] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 784 800 976 800 "Hex1\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4\[6\] " "Info: Pin Hex4\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex4[6] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4\[5\] " "Info: Pin Hex4\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex4[5] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4\[4\] " "Info: Pin Hex4\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex4[4] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4\[3\] " "Info: Pin Hex4\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex4[3] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4\[2\] " "Info: Pin Hex4\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex4[2] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4\[1\] " "Info: Pin Hex4\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex4[1] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hex4\[0\] " "Info: Pin Hex4\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex4[0] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Info: Pin WR not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WR } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 296 -120 48 312 "WR" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CS " "Info: Pin CS not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { CS } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 280 -120 48 296 "CS" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Info: Pin RD not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { RD } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 312 -120 48 328 "RD" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0 " "Info: Pin A0 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A0 } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 344 -120 48 360 "A0" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\] " "Info: Pin in\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { in[1] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { en } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\] " "Info: Pin in\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { in[3] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\] " "Info: Pin in\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { in[4] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { RESET } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 360 -216 -48 376 "RESET" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INTA " "Info: Pin INTA not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { INTA } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 328 -120 48 344 "INTA" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\] " "Info: Pin in\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { in[0] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\] " "Info: Pin in\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { in[2] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\] " "Info: Pin in\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { in[5] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\] " "Info: Pin in\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { in[6] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\] " "Info: Pin in\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { in[7] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core_dual:inst4\|core:inst\|o1  " "Info: Automatically promoted node core_dual:inst4\|core:inst\|o1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imr_a:inst9\|imr:inst\|imrreg\[0\] " "Info: Destination node imr_a:inst9\|imr:inst\|imrreg\[0\]" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imr_a:inst9\|imr:inst\|imrreg\[1\] " "Info: Destination node imr_a:inst9\|imr:inst\|imrreg\[1\]" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imr_a:inst9\|imr:inst\|imrreg\[2\] " "Info: Destination node imr_a:inst9\|imr:inst\|imrreg\[2\]" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imr_a:inst9\|imr:inst\|imrreg\[3\] " "Info: Destination node imr_a:inst9\|imr:inst\|imrreg\[3\]" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imr_a:inst9\|imr:inst\|imrreg\[4\] " "Info: Destination node imr_a:inst9\|imr:inst\|imrreg\[4\]" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imr_a:inst9\|imr:inst\|imrreg\[5\] " "Info: Destination node imr_a:inst9\|imr:inst\|imrreg\[5\]" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imr_a:inst9\|imr:inst\|imrreg\[6\] " "Info: Destination node imr_a:inst9\|imr:inst\|imrreg\[6\]" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imr_a:inst9\|imr:inst\|imrreg\[7\] " "Info: Destination node imr_a:inst9\|imr:inst\|imrreg\[7\]" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst9|imr:inst|imrreg[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|o1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core_dual:inst4\|core:inst\|icw2~0  " "Info: Automatically promoted node core_dual:inst4\|core:inst\|icw2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw2~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw2~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core_dual:inst4\|core:inst\|ocw3~38  " "Info: Automatically promoted node core_dual:inst4\|core:inst\|ocw3~38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|ocw3~38 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|ocw3~38 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core_dual:inst4\|core:inst\|icw1~0  " "Info: Automatically promoted node core_dual:inst4\|core:inst\|icw1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw1~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw1~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core_dual:inst4\|core:inst\|pri\[2\]~684  " "Info: Automatically promoted node core_dual:inst4\|core:inst\|pri\[2\]~684 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core_dual:inst4\|core:inst\|write2  " "Info: Automatically promoted node core_dual:inst4\|core:inst\|write2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|o1 " "Info: Destination node core_dual:inst4\|core:inst\|o1" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|o1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|icw2~0 " "Info: Destination node core_dual:inst4\|core:inst\|icw2~0" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw2~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw2~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|Selector6~27 " "Info: Destination node core_dual:inst4\|core:inst\|Selector6~27" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 246 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|Selector6~27 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|Selector6~27 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|icw4~0 " "Info: Destination node core_dual:inst4\|core:inst\|icw4~0" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw4~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw4~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|Selector7~336 " "Info: Destination node core_dual:inst4\|core:inst\|Selector7~336" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 246 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|Selector7~336 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|Selector7~336 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|clk " "Info: Destination node core_dual:inst4\|core:inst\|clk" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|clk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|write2 " "Info: Destination node core_dual:inst4\|core:inst\|write2" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|write2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|write2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node RESET (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pr:inst\|position.00000111~423 " "Info: Destination node pr:inst\|position.00000111~423" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst|position.00000111~423 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst|position.00000111~423 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|always3~0 " "Info: Destination node core_dual:inst4\|core:inst\|always3~0" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|always3~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|always3~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|eoi\[5\]~711 " "Info: Destination node core_dual:inst4\|core:inst\|eoi\[5\]~711" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[5]~711 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[5]~711 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|eoi\[4\]~713 " "Info: Destination node core_dual:inst4\|core:inst\|eoi\[4\]~713" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[4]~713 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[4]~713 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|eoi\[7\]~714 " "Info: Destination node core_dual:inst4\|core:inst\|eoi\[7\]~714" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[7]~714 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[7]~714 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|eoi\[6\]~715 " "Info: Destination node core_dual:inst4\|core:inst\|eoi\[6\]~715" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[6]~715 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[6]~715 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|eoi\[0\]~716 " "Info: Destination node core_dual:inst4\|core:inst\|eoi\[0\]~716" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[0]~716 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[0]~716 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|eoi\[1\]~717 " "Info: Destination node core_dual:inst4\|core:inst\|eoi\[1\]~717" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[1]~717 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[1]~717 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|eoi\[3\]~718 " "Info: Destination node core_dual:inst4\|core:inst\|eoi\[3\]~718" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[3]~718 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[3]~718 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|eoi\[2\]~719 " "Info: Destination node core_dual:inst4\|core:inst\|eoi\[2\]~719" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[2]~719 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|eoi[2]~719 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { RESET } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 360 -216 -48 376 "RESET" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core_dual:inst4\|core:inst\|state.001  " "Info: Automatically promoted node core_dual:inst4\|core:inst\|state.001 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|always3~0 " "Info: Destination node core_dual:inst4\|core:inst\|always3~0" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|always3~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|always3~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|Selector6~27 " "Info: Destination node core_dual:inst4\|core:inst\|Selector6~27" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 246 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|Selector6~27 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|Selector6~27 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|icw1~0 " "Info: Destination node core_dual:inst4\|core:inst\|icw1~0" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw1~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|setzero\[0\]~32 " "Info: Destination node core_dual:inst4\|core:inst\|setzero\[0\]~32" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|setzero[0]~32 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|setzero[0]~32 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|setzero\[1\]~33 " "Info: Destination node core_dual:inst4\|core:inst\|setzero\[1\]~33" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|setzero[1]~33 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|setzero[1]~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|setzero\[2\]~34 " "Info: Destination node core_dual:inst4\|core:inst\|setzero\[2\]~34" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|setzero[2]~34 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|setzero[2]~34 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|setzero\[3\]~35 " "Info: Destination node core_dual:inst4\|core:inst\|setzero\[3\]~35" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|setzero[3]~35 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|setzero[3]~35 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|Selector7~335 " "Info: Destination node core_dual:inst4\|core:inst\|Selector7~335" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 246 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|Selector7~335 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|Selector7~335 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|Selector7~336 " "Info: Destination node core_dual:inst4\|core:inst\|Selector7~336" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 246 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|Selector7~336 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|Selector7~336 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_dual:inst4\|core:inst\|setzero\[4\]~36 " "Info: Destination node core_dual:inst4\|core:inst\|setzero\[4\]~36" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|setzero[4]~36 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|setzero[4]~36 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|state.001 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|state.001 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.30 14 21 0 " "Info: Number of I/O pins in group: 35 (unused VREF, 3.30 VCCIO, 14 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.300 ns register register " "Info: Estimated most critical path is register to register delay of 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|pri\[0\] 1 REG LAB_X46_Y25 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X46_Y25; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 0.565 ns pr:inst\|Mux4~85 2 COMB LAB_X46_Y25 1 " "Info: 2: + IC(0.415 ns) + CELL(0.150 ns) = 0.565 ns; Loc. = LAB_X46_Y25; Fanout = 1; COMB Node = 'pr:inst\|Mux4~85'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.130 ns pr:inst\|Mux4~81 3 COMB LAB_X46_Y25 1 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.130 ns; Loc. = LAB_X46_Y25; Fanout = 1; COMB Node = 'pr:inst\|Mux4~81'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pr:inst|Mux4~85 pr:inst|Mux4~81 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.275 ns) 2.171 ns pr:inst\|Mux4~82 4 COMB LAB_X46_Y24 1 " "Info: 4: + IC(0.766 ns) + CELL(0.275 ns) = 2.171 ns; Loc. = LAB_X46_Y24; Fanout = 1; COMB Node = 'pr:inst\|Mux4~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { pr:inst|Mux4~81 pr:inst|Mux4~82 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.736 ns pr:inst\|position.00000000~271 5 COMB LAB_X46_Y24 1 " "Info: 5: + IC(0.127 ns) + CELL(0.438 ns) = 2.736 ns; Loc. = LAB_X46_Y24; Fanout = 1; COMB Node = 'pr:inst\|position.00000000~271'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pr:inst|Mux4~82 pr:inst|position.00000000~271 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 3.300 ns pr:inst\|position.00000000_4351 6 REG LAB_X46_Y24 1 " "Info: 6: + IC(0.145 ns) + CELL(0.419 ns) = 3.300 ns; Loc. = LAB_X46_Y24; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.432 ns ( 43.39 % ) " "Info: Total cell delay = 1.432 ns ( 43.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.868 ns ( 56.61 % ) " "Info: Total interconnect delay = 1.868 ns ( 56.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X44_Y24 X54_Y36 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[6\] 0 " "Info: Pin \"Hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[5\] 0 " "Info: Pin \"Hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[4\] 0 " "Info: Pin \"Hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[3\] 0 " "Info: Pin \"Hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[2\] 0 " "Info: Pin \"Hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[1\] 0 " "Info: Pin \"Hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[0\] 0 " "Info: Pin \"Hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[6\] 0 " "Info: Pin \"Hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[5\] 0 " "Info: Pin \"Hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[4\] 0 " "Info: Pin \"Hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[3\] 0 " "Info: Pin \"Hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[2\] 0 " "Info: Pin \"Hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[1\] 0 " "Info: Pin \"Hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[0\] 0 " "Info: Pin \"Hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[6\] 0 " "Info: Pin \"Hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[5\] 0 " "Info: Pin \"Hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[4\] 0 " "Info: Pin \"Hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[3\] 0 " "Info: Pin \"Hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[2\] 0 " "Info: Pin \"Hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[1\] 0 " "Info: Pin \"Hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[0\] 0 " "Info: Pin \"Hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex4\[6\] VCC " "Info: Pin Hex4\[6\] has VCC driving its datain port" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex4[6] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex4\[2\] GND " "Info: Pin Hex4\[2\] has GND driving its datain port" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex4[2] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex4\[1\] GND " "Info: Pin Hex4\[1\] has GND driving its datain port" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Hex4[1] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/download/接口/8259a/8259a.fit.smsg " "Info: Generated suppressed messages file D:/download/接口/8259a/8259a.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Allocated 235 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 01:41:47 2011 " "Info: Processing ended: Tue May 10 01:41:47 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 01:41:48 2011 " "Info: Processing started: Tue May 10 01:41:48 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 8259a -c 8259a " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 8259a -c 8259a" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Allocated 225 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 01:41:56 2011 " "Info: Processing ended: Tue May 10 01:41:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 01:41:57 2011 " "Info: Processing started: Tue May 10 01:41:57 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8259a -c 8259a --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8259a -c 8259a --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw3\[1\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw3\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|write1 " "Warning: Node \"core_dual:inst4\|core:inst\|write1\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|write2 " "Warning: Node \"core_dual:inst4\|core:inst\|write2\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|icw1\[0\] " "Warning: Node \"core_dual:inst4\|core:inst\|icw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 231 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|icw1\[1\] " "Warning: Node \"core_dual:inst4\|core:inst\|icw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 231 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst\|position.00000111_3378 " "Warning: Node \"pr:inst\|position.00000111_3378\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst\|position.00000101_3656 " "Warning: Node \"pr:inst\|position.00000101_3656\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst\|position.00000001_4212 " "Warning: Node \"pr:inst\|position.00000001_4212\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst\|position.00000011_3934 " "Warning: Node \"pr:inst\|position.00000011_3934\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|pri\[2\] " "Warning: Node \"core_dual:inst4\|core:inst\|pri\[2\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|pri\[1\] " "Warning: Node \"core_dual:inst4\|core:inst\|pri\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|pri\[0\] " "Warning: Node \"core_dual:inst4\|core:inst\|pri\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst9\|imr:inst\|imrreg\[0\] " "Warning: Node \"imr_a:inst9\|imr:inst\|imrreg\[0\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|irrreg\[0\] " "Warning: Node \"irr_a:inst8\|irr:inst\|irrreg\[0\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst9\|imr:inst\|imrreg\[1\] " "Warning: Node \"imr_a:inst9\|imr:inst\|imrreg\[1\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|irrreg\[1\] " "Warning: Node \"irr_a:inst8\|irr:inst\|irrreg\[1\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst9\|imr:inst\|imrreg\[3\] " "Warning: Node \"imr_a:inst9\|imr:inst\|imrreg\[3\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|irrreg\[3\] " "Warning: Node \"irr_a:inst8\|irr:inst\|irrreg\[3\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|irrreg\[2\] " "Warning: Node \"irr_a:inst8\|irr:inst\|irrreg\[2\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst9\|imr:inst\|imrreg\[2\] " "Warning: Node \"imr_a:inst9\|imr:inst\|imrreg\[2\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst9\|imr:inst\|imrreg\[4\] " "Warning: Node \"imr_a:inst9\|imr:inst\|imrreg\[4\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|irrreg\[4\] " "Warning: Node \"irr_a:inst8\|irr:inst\|irrreg\[4\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw2\[2\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw2\[2\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|irrreg\[7\] " "Warning: Node \"irr_a:inst8\|irr:inst\|irrreg\[7\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst9\|imr:inst\|imrreg\[7\] " "Warning: Node \"imr_a:inst9\|imr:inst\|imrreg\[7\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|irrreg\[5\] " "Warning: Node \"irr_a:inst8\|irr:inst\|irrreg\[5\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst9\|imr:inst\|imrreg\[5\] " "Warning: Node \"imr_a:inst9\|imr:inst\|imrreg\[5\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|irrreg\[6\] " "Warning: Node \"irr_a:inst8\|irr:inst\|irrreg\[6\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst9\|imr:inst\|imrreg\[6\] " "Warning: Node \"imr_a:inst9\|imr:inst\|imrreg\[6\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|icw4\[1\] " "Warning: Node \"core_dual:inst4\|core:inst\|icw4\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw2\[6\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw2\[6\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw2\[7\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw2\[1\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw2\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw2\[0\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw2\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst5\|isr:inst\|isrreg\[0\] " "Warning: Node \"isr_a:inst5\|isr:inst\|isrreg\[0\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw1\[0\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|senselatch\[0\] " "Warning: Node \"irr_a:inst8\|irr:inst\|senselatch\[0\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|icw1\[3\] " "Warning: Node \"core_dual:inst4\|core:inst\|icw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 231 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst5\|isr:inst\|isrreg\[1\] " "Warning: Node \"isr_a:inst5\|isr:inst\|isrreg\[1\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|senselatch\[1\] " "Warning: Node \"irr_a:inst8\|irr:inst\|senselatch\[1\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst5\|isr:inst\|isrreg\[3\] " "Warning: Node \"isr_a:inst5\|isr:inst\|isrreg\[3\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|senselatch\[3\] " "Warning: Node \"irr_a:inst8\|irr:inst\|senselatch\[3\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|senselatch\[2\] " "Warning: Node \"irr_a:inst8\|irr:inst\|senselatch\[2\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst5\|isr:inst\|isrreg\[2\] " "Warning: Node \"isr_a:inst5\|isr:inst\|isrreg\[2\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw1\[2\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw1\[2\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst5\|isr:inst\|isrreg\[4\] " "Warning: Node \"isr_a:inst5\|isr:inst\|isrreg\[4\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw1\[4\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw1\[4\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|senselatch\[4\] " "Warning: Node \"irr_a:inst8\|irr:inst\|senselatch\[4\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|senselatch\[7\] " "Warning: Node \"irr_a:inst8\|irr:inst\|senselatch\[7\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst5\|isr:inst\|isrreg\[7\] " "Warning: Node \"isr_a:inst5\|isr:inst\|isrreg\[7\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|senselatch\[5\] " "Warning: Node \"irr_a:inst8\|irr:inst\|senselatch\[5\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst5\|isr:inst\|isrreg\[5\] " "Warning: Node \"isr_a:inst5\|isr:inst\|isrreg\[5\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw3\[0\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw3\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw1\[1\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw1\[3\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst8\|irr:inst\|senselatch\[6\] " "Warning: Node \"irr_a:inst8\|irr:inst\|senselatch\[6\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst5\|isr:inst\|isrreg\[6\] " "Warning: Node \"isr_a:inst5\|isr:inst\|isrreg\[6\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw1\[6\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw1\[6\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst\|position.00000010_4073 " "Warning: Node \"pr:inst\|position.00000010_4073\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst\|position.00000110_3517 " "Warning: Node \"pr:inst\|position.00000110_3517\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst\|position.00000100_3795 " "Warning: Node \"pr:inst\|position.00000100_3795\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw2\[5\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw1\[7\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw1\[7\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw1\[5\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw1\[5\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst\|position.00000000_4351 " "Warning: Node \"pr:inst\|position.00000000_4351\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw3\[6\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw3\[6\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|ocw3\[5\] " "Warning: Node \"core_dual:inst4\|core:inst\|ocw3\[5\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 237 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|icw2\[3\] " "Warning: Node \"core_dual:inst4\|core:inst\|icw2\[3\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 232 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|icw2\[4\] " "Warning: Node \"core_dual:inst4\|core:inst\|icw2\[4\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 232 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|icw2\[5\] " "Warning: Node \"core_dual:inst4\|core:inst\|icw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 232 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|icw2\[6\] " "Warning: Node \"core_dual:inst4\|core:inst\|icw2\[6\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 232 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core_dual:inst4\|core:inst\|icw2\[7\] " "Warning: Node \"core_dual:inst4\|core:inst\|icw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 232 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "RD " "Info: Assuming node \"RD\" is an undefined clock" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 312 -120 48 328 "RD" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "WR " "Info: Assuming node \"WR\" is an undefined clock" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 296 -120 48 312 "WR" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CS " "Info: Assuming node \"CS\" is an undefined clock" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 280 -120 48 296 "CS" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A0 " "Info: Assuming node \"A0\" is an undefined clock" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 344 -120 48 360 "A0" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "A0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "INTA " "Info: Assuming node \"INTA\" is an undefined clock" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 328 -120 48 344 "INTA" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "INTA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in\[4\] " "Info: Assuming node \"in\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "en " "Info: Assuming node \"en\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in\[3\] " "Info: Assuming node \"in\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RESET " "Info: Assuming node \"RESET\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 360 -216 -48 376 "RESET" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "98 " "Warning: Found 98 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|ocw2\[5\] " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|ocw2\[5\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|ocw2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pr:inst\|position.00000100_3795 " "Info: Detected ripple clock \"pr:inst\|position.00000100_3795\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|position.00000100_3795" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pr:inst\|position.00000110_3517 " "Info: Detected ripple clock \"pr:inst\|position.00000110_3517\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|position.00000110_3517" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pr:inst\|position.00000010_4073 " "Info: Detected ripple clock \"pr:inst\|position.00000010_4073\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|position.00000010_4073" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst5\|isr:inst\|isrreg\[6\] " "Info: Detected ripple clock \"isr_a:inst5\|isr:inst\|isrreg\[6\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 20 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst5\|isr:inst\|isrreg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst5\|isr:inst\|isrreg\[5\] " "Info: Detected ripple clock \"isr_a:inst5\|isr:inst\|isrreg\[5\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 19 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst5\|isr:inst\|isrreg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst5\|isr:inst\|isrreg\[7\] " "Info: Detected ripple clock \"isr_a:inst5\|isr:inst\|isrreg\[7\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst5\|isr:inst\|isrreg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst5\|isr:inst\|isrreg\[4\] " "Info: Detected ripple clock \"isr_a:inst5\|isr:inst\|isrreg\[4\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst5\|isr:inst\|isrreg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst5\|isr:inst\|isrreg\[2\] " "Info: Detected ripple clock \"isr_a:inst5\|isr:inst\|isrreg\[2\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 16 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst5\|isr:inst\|isrreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst5\|isr:inst\|isrreg\[3\] " "Info: Detected ripple clock \"isr_a:inst5\|isr:inst\|isrreg\[3\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst5\|isr:inst\|isrreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst5\|isr:inst\|isrreg\[1\] " "Info: Detected ripple clock \"isr_a:inst5\|isr:inst\|isrreg\[1\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 15 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst5\|isr:inst\|isrreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst5\|isr:inst\|isrreg\[0\] " "Info: Detected ripple clock \"isr_a:inst5\|isr:inst\|isrreg\[0\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259a/isr.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst5\|isr:inst\|isrreg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|ocw2\[0\] " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|ocw2\[0\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|ocw2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|ocw2\[1\] " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|ocw2\[1\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|ocw2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|ocw2\[7\] " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|ocw2\[7\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|ocw2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|ocw2\[6\] " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|ocw2\[6\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|ocw2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|icw4\[1\] " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|icw4\[1\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|icw4\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst9\|imr:inst\|imrreg\[6\] " "Info: Detected ripple clock \"imr_a:inst9\|imr:inst\|imrreg\[6\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst9\|imr:inst\|imrreg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst8\|irr:inst\|irrreg\[6\] " "Info: Detected ripple clock \"irr_a:inst8\|irr:inst\|irrreg\[6\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 32 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst8\|irr:inst\|irrreg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst9\|imr:inst\|imrreg\[5\] " "Info: Detected ripple clock \"imr_a:inst9\|imr:inst\|imrreg\[5\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst9\|imr:inst\|imrreg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst8\|irr:inst\|irrreg\[5\] " "Info: Detected ripple clock \"irr_a:inst8\|irr:inst\|irrreg\[5\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst8\|irr:inst\|irrreg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst9\|imr:inst\|imrreg\[7\] " "Info: Detected ripple clock \"imr_a:inst9\|imr:inst\|imrreg\[7\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst9\|imr:inst\|imrreg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst8\|irr:inst\|irrreg\[7\] " "Info: Detected ripple clock \"irr_a:inst8\|irr:inst\|irrreg\[7\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 35 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst8\|irr:inst\|irrreg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|ocw2\[2\] " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|ocw2\[2\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|ocw2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst8\|irr:inst\|irrreg\[4\] " "Info: Detected ripple clock \"irr_a:inst8\|irr:inst\|irrreg\[4\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 26 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst8\|irr:inst\|irrreg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst9\|imr:inst\|imrreg\[4\] " "Info: Detected ripple clock \"imr_a:inst9\|imr:inst\|imrreg\[4\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst9\|imr:inst\|imrreg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst9\|imr:inst\|imrreg\[2\] " "Info: Detected ripple clock \"imr_a:inst9\|imr:inst\|imrreg\[2\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst9\|imr:inst\|imrreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst8\|irr:inst\|irrreg\[2\] " "Info: Detected ripple clock \"irr_a:inst8\|irr:inst\|irrreg\[2\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 20 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst8\|irr:inst\|irrreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst8\|irr:inst\|irrreg\[3\] " "Info: Detected ripple clock \"irr_a:inst8\|irr:inst\|irrreg\[3\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst8\|irr:inst\|irrreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst9\|imr:inst\|imrreg\[3\] " "Info: Detected ripple clock \"imr_a:inst9\|imr:inst\|imrreg\[3\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst9\|imr:inst\|imrreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst8\|irr:inst\|irrreg\[1\] " "Info: Detected ripple clock \"irr_a:inst8\|irr:inst\|irrreg\[1\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst8\|irr:inst\|irrreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst9\|imr:inst\|imrreg\[1\] " "Info: Detected ripple clock \"imr_a:inst9\|imr:inst\|imrreg\[1\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst9\|imr:inst\|imrreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst8\|irr:inst\|irrreg\[0\] " "Info: Detected ripple clock \"irr_a:inst8\|irr:inst\|irrreg\[0\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 14 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst8\|irr:inst\|irrreg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst9\|imr:inst\|imrreg\[0\] " "Info: Detected ripple clock \"imr_a:inst9\|imr:inst\|imrreg\[0\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst9\|imr:inst\|imrreg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pr:inst\|position.00000011_3934 " "Info: Detected ripple clock \"pr:inst\|position.00000011_3934\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|position.00000011_3934" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pr:inst\|position.00000001_4212 " "Info: Detected ripple clock \"pr:inst\|position.00000001_4212\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|position.00000001_4212" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pr:inst\|position.00000101_3656 " "Info: Detected ripple clock \"pr:inst\|position.00000101_3656\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|position.00000101_3656" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pr:inst\|position.00000111_3378 " "Info: Detected ripple clock \"pr:inst\|position.00000111_3378\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|position.00000111_3378" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|write2 " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|write2\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|write2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|write1 " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|write1\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|write1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|icw2~0 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|icw2~0\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|icw2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|WideOr0~745 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|WideOr0~745\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|WideOr0~745" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[1\]~703 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[1\]~703\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[1\]~703" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[1\]~702 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[1\]~702\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[1\]~702" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[2\]~707 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[2\]~707\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[2\]~707" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[2\]~706 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[2\]~706\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[2\]~706" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[2\]~690 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[2\]~690\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[2\]~690" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[2\]~688 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[2\]~688\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[2\]~688" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[2\]~687 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[2\]~687\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[2\]~687" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|pri\[2\]~682 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|pri\[2\]~682\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|pri\[2\]~682" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|WideOr0~746 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|WideOr0~746\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|WideOr0~746" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[1\]~705 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[1\]~705\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[1\]~705" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[3\]~708 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[3\]~708\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[3\]~708" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[0\]~704 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[0\]~704\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[0\]~704" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[2\]~709 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[2\]~709\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[2\]~709" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[1\]~710 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[1\]~710\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[1\]~710" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[1\]~693 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[1\]~693\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[1\]~693" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[6\]~699 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[6\]~699\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[6\]~699" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[6\]~698 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[6\]~698\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[6\]~698" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[2\]~691 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[2\]~691\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[2\]~691" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[2\]~686 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[2\]~686\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[2\]~686" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[2\]~689 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[2\]~689\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[2\]~689" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|WideOr1~12 " "Info: Detected gated clock \"pr:inst\|WideOr1~12\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|WideOr1~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|Equal2~83 " "Info: Detected gated clock \"pr:inst\|Equal2~83\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|Equal2~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|Equal2~82 " "Info: Detected gated clock \"pr:inst\|Equal2~82\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|Equal2~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|WideOr2~19 " "Info: Detected gated clock \"pr:inst\|WideOr2~19\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|WideOr2~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|icw4~0 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|icw4~0\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|icw4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|flag1 " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|flag1\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|flag1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|flag2 " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|flag2\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|flag2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[7\]~700 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[7\]~700\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[7\]~700" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|WideOr2~544 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|WideOr2~544\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|WideOr2~544" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[5\]~695 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[5\]~695\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[5\]~695" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[6\]~701 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[6\]~701\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[6\]~701" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[0\]~696 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[0\]~696\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[0\]~696" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[4\]~692 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[4\]~692\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[4\]~692" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|eoi\[4\]~694 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|eoi\[4\]~694\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|eoi\[4\]~694" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|o2~34 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|o2~34\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|o2~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|freeze " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|freeze\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|freeze" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|o1 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|o1\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|o1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|pri\[2\]~684 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|pri\[2\]~684\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|pri\[2\]~684" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|pri\[2\]~680 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|pri\[2\]~680\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|pri\[2\]~680" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|position.00000101~322 " "Info: Detected gated clock \"pr:inst\|position.00000101~322\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|position.00000101~322" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|nmr\[5\] " "Info: Detected gated clock \"pr:inst\|nmr\[5\]\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|nmr\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|Equal0~93 " "Info: Detected gated clock \"pr:inst\|Equal0~93\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|Equal0~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|nmr\[2\] " "Info: Detected gated clock \"pr:inst\|nmr\[2\]\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|nmr\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|nmr\[3\] " "Info: Detected gated clock \"pr:inst\|nmr\[3\]\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|nmr\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|Equal0~94 " "Info: Detected gated clock \"pr:inst\|Equal0~94\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|Equal0~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|position.00000111~423 " "Info: Detected gated clock \"pr:inst\|position.00000111~423\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|position.00000111~423" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst\|WideOr3~13 " "Info: Detected gated clock \"pr:inst\|WideOr3~13\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst\|WideOr3~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|icw1~0 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|icw1~0\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|icw1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|state.010 " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|state.010\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|state.010" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|state.001 " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|state.001\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|state.001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|state.100 " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|state.100\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|state.100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|always0~50 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|always0~50\" as buffer" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|always0~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|clk " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|clk\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core_dual:inst4\|core:inst\|state.101 " "Info: Detected ripple clock \"core_dual:inst4\|core:inst\|state.101\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|state.101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|Selector7~334 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|Selector7~334\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 246 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|Selector7~334" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core_dual:inst4\|core:inst\|ocw3~38 " "Info: Detected gated clock \"core_dual:inst4\|core:inst\|ocw3~38\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "core_dual:inst4\|core:inst\|ocw3~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RD register core_dual:inst4\|core:inst\|pri\[0\] register pr:inst\|position.00000000_4351 54.31 MHz 18.414 ns Internal " "Info: Clock \"RD\" has Internal fmax of 54.31 MHz between source register \"core_dual:inst4\|core:inst\|pri\[0\]\" and destination register \"pr:inst\|position.00000000_4351\" (period= 18.414 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.408 ns + Longest register register " "Info: + Longest register to register delay is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|pri\[0\] 1 REG LCCOMB_X46_Y25_N26 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns pr:inst\|Mux4~85 2 COMB LCCOMB_X46_Y25_N28 1 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst\|Mux4~85'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 0.874 ns pr:inst\|Mux4~81 3 COMB LCCOMB_X46_Y25_N16 1 " "Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst\|Mux4~81'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { pr:inst|Mux4~85 pr:inst|Mux4~81 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.275 ns) 1.601 ns pr:inst\|Mux4~82 4 COMB LCCOMB_X46_Y24_N30 1 " "Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst\|Mux4~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { pr:inst|Mux4~81 pr:inst|Mux4~82 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.995 ns pr:inst\|position.00000000~271 5 COMB LCCOMB_X46_Y24_N2 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst\|position.00000000~271'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { pr:inst|Mux4~82 pr:inst|position.00000000~271 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.408 ns pr:inst\|position.00000000_4351 6 REG LCCOMB_X46_Y24_N18 1 " "Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 36.34 % ) " "Info: Total cell delay = 0.875 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 63.66 % ) " "Info: Total interconnect delay = 1.533 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.892 ns - Smallest " "Info: - Smallest clock skew is -14.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD destination 7.938 ns + Shortest register " "Info: + Shortest clock path from clock \"RD\" to destination register is 7.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RD 1 CLK PIN_D16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D16; Fanout = 4; CLK Node = 'RD'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 312 -120 48 328 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.150 ns) 2.399 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { RD core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.283 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.283 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.393 ns) 3.953 ns core_dual:inst4\|core:inst\|o1 4 COMB LCCOMB_X42_Y22_N18 9 " "Info: 4: + IC(0.277 ns) + CELL(0.393 ns) = 3.953 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.275 ns) 5.208 ns imr_a:inst9\|imr:inst\|imrreg\[0\] 5 REG LCCOMB_X44_Y24_N18 10 " "Info: 5: + IC(0.980 ns) + CELL(0.275 ns) = 5.208 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 10; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.611 ns pr:inst\|Equal0~94 6 COMB LCCOMB_X44_Y24_N24 8 " "Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 5.611 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 8; COMB Node = 'pr:inst\|Equal0~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.408 ns) 6.721 ns pr:inst\|Equal0~95 7 COMB LCCOMB_X46_Y24_N8 21 " "Info: 7: + IC(0.702 ns) + CELL(0.408 ns) = 6.721 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { pr:inst|Equal0~94 pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 7.262 ns pr:inst\|position.00000111~423 8 COMB LCCOMB_X46_Y24_N0 8 " "Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 7.262 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.393 ns) 7.938 ns pr:inst\|position.00000000_4351 9 REG LCCOMB_X46_Y24_N18 1 " "Info: 9: + IC(0.283 ns) + CELL(0.393 ns) = 7.938 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.034 ns ( 38.22 % ) " "Info: Total cell delay = 3.034 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.904 ns ( 61.78 % ) " "Info: Total interconnect delay = 4.904 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.938 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.938 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD source 22.830 ns - Longest register " "Info: - Longest clock path from clock \"RD\" to source register is 22.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RD 1 CLK PIN_D16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D16; Fanout = 4; CLK Node = 'RD'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 312 -120 48 328 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.150 ns) 2.399 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { RD core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.283 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.283 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.242 ns) 4.010 ns core_dual:inst4\|core:inst\|clk 4 COMB LCCOMB_X41_Y22_N4 5 " "Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.010 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.787 ns) 5.215 ns core_dual:inst4\|core:inst\|state.101 5 REG LCFF_X42_Y22_N27 4 " "Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.215 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|state.101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 5.688 ns core_dual:inst4\|core:inst\|o1 6 COMB LCCOMB_X42_Y22_N18 9 " "Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.150 ns) 7.313 ns imr_a:inst9\|imr:inst\|imrreg\[3\] 7 REG LCCOMB_X45_Y24_N0 9 " "Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.313 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 8.309 ns pr:inst\|nmr\[3\] 8 COMB LCCOMB_X44_Y25_N16 17 " "Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.309 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.371 ns) 9.399 ns pr:inst\|Equal0~95 9 COMB LCCOMB_X46_Y24_N8 21 " "Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.399 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pr:inst|nmr[3] pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 9.940 ns pr:inst\|position.00000111~423 10 COMB LCCOMB_X46_Y24_N0 8 " "Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 9.940 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 10.823 ns pr:inst\|position.00000011_3934 11 REG LCCOMB_X46_Y25_N24 3 " "Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 10.823 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 12.019 ns pr:inst\|WideOr2~19 12 COMB LCCOMB_X47_Y24_N16 5 " "Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.019 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 12.921 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 13 COMB LCCOMB_X47_Y21_N12 2 " "Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 12.921 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 14.119 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 14 COMB LCCOMB_X46_Y23_N0 5 " "Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.119 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 16.072 ns core_dual:inst4\|core:inst\|WideOr2~544 15 COMB LCCOMB_X46_Y23_N12 2 " "Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.072 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 17.028 ns core_dual:inst4\|core:inst\|WideOr0~745 16 COMB LCCOMB_X47_Y23_N12 1 " "Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.028 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 17.418 ns core_dual:inst4\|core:inst\|WideOr0~746 17 COMB LCCOMB_X47_Y23_N2 1 " "Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.418 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 18.527 ns core_dual:inst4\|core:inst\|pri\[2\]~683 18 COMB LCCOMB_X45_Y23_N20 1 " "Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 18.527 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 19.022 ns core_dual:inst4\|core:inst\|pri\[2\]~684 19 COMB LCCOMB_X45_Y23_N16 1 " "Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.022 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 21.064 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 20 COMB CLKCTRL_G9 3 " "Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.064 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.420 ns) 22.830 ns core_dual:inst4\|core:inst\|pri\[0\] 21 REG LCCOMB_X46_Y25_N26 47 " "Info: 21: + IC(1.346 ns) + CELL(0.420 ns) = 22.830 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.774 ns ( 29.67 % ) " "Info: Total cell delay = 6.774 ns ( 29.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.056 ns ( 70.33 % ) " "Info: Total interconnect delay = 16.056 ns ( 70.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.830 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.830 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.938 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.938 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.830 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.830 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.114 ns + " "Info: + Micro setup delay of destination is 1.114 ns" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.938 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.938 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.830 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.830 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WR register core_dual:inst4\|core:inst\|pri\[0\] register pr:inst\|position.00000000_4351 54.31 MHz 18.414 ns Internal " "Info: Clock \"WR\" has Internal fmax of 54.31 MHz between source register \"core_dual:inst4\|core:inst\|pri\[0\]\" and destination register \"pr:inst\|position.00000000_4351\" (period= 18.414 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.408 ns + Longest register register " "Info: + Longest register to register delay is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|pri\[0\] 1 REG LCCOMB_X46_Y25_N26 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns pr:inst\|Mux4~85 2 COMB LCCOMB_X46_Y25_N28 1 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst\|Mux4~85'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 0.874 ns pr:inst\|Mux4~81 3 COMB LCCOMB_X46_Y25_N16 1 " "Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst\|Mux4~81'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { pr:inst|Mux4~85 pr:inst|Mux4~81 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.275 ns) 1.601 ns pr:inst\|Mux4~82 4 COMB LCCOMB_X46_Y24_N30 1 " "Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst\|Mux4~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { pr:inst|Mux4~81 pr:inst|Mux4~82 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.995 ns pr:inst\|position.00000000~271 5 COMB LCCOMB_X46_Y24_N2 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst\|position.00000000~271'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { pr:inst|Mux4~82 pr:inst|position.00000000~271 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.408 ns pr:inst\|position.00000000_4351 6 REG LCCOMB_X46_Y24_N18 1 " "Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 36.34 % ) " "Info: Total cell delay = 0.875 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 63.66 % ) " "Info: Total interconnect delay = 1.533 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.892 ns - Smallest " "Info: - Smallest clock skew is -14.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 8.332 ns + Shortest register " "Info: + Shortest clock path from clock \"WR\" to destination register is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns WR 1 CLK PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 296 -120 48 312 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.275 ns) 2.793 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.539 ns) + CELL(0.275 ns) = 2.793 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { WR core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.677 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.677 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.393 ns) 4.347 ns core_dual:inst4\|core:inst\|o1 4 COMB LCCOMB_X42_Y22_N18 9 " "Info: 4: + IC(0.277 ns) + CELL(0.393 ns) = 4.347 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.275 ns) 5.602 ns imr_a:inst9\|imr:inst\|imrreg\[0\] 5 REG LCCOMB_X44_Y24_N18 10 " "Info: 5: + IC(0.980 ns) + CELL(0.275 ns) = 5.602 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 10; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.005 ns pr:inst\|Equal0~94 6 COMB LCCOMB_X44_Y24_N24 8 " "Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 6.005 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 8; COMB Node = 'pr:inst\|Equal0~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.408 ns) 7.115 ns pr:inst\|Equal0~95 7 COMB LCCOMB_X46_Y24_N8 21 " "Info: 7: + IC(0.702 ns) + CELL(0.408 ns) = 7.115 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { pr:inst|Equal0~94 pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 7.656 ns pr:inst\|position.00000111~423 8 COMB LCCOMB_X46_Y24_N0 8 " "Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 7.656 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.393 ns) 8.332 ns pr:inst\|position.00000000_4351 9 REG LCCOMB_X46_Y24_N18 1 " "Info: 9: + IC(0.283 ns) + CELL(0.393 ns) = 8.332 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.298 ns ( 39.58 % ) " "Info: Total cell delay = 3.298 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.034 ns ( 60.42 % ) " "Info: Total interconnect delay = 5.034 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 23.224 ns - Longest register " "Info: - Longest clock path from clock \"WR\" to source register is 23.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns WR 1 CLK PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 296 -120 48 312 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.275 ns) 2.793 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.539 ns) + CELL(0.275 ns) = 2.793 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { WR core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.677 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.677 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.242 ns) 4.404 ns core_dual:inst4\|core:inst\|clk 4 COMB LCCOMB_X41_Y22_N4 5 " "Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.404 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.787 ns) 5.609 ns core_dual:inst4\|core:inst\|state.101 5 REG LCFF_X42_Y22_N27 4 " "Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.609 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|state.101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 6.082 ns core_dual:inst4\|core:inst\|o1 6 COMB LCCOMB_X42_Y22_N18 9 " "Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.082 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.150 ns) 7.707 ns imr_a:inst9\|imr:inst\|imrreg\[3\] 7 REG LCCOMB_X45_Y24_N0 9 " "Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.707 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 8.703 ns pr:inst\|nmr\[3\] 8 COMB LCCOMB_X44_Y25_N16 17 " "Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.703 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.371 ns) 9.793 ns pr:inst\|Equal0~95 9 COMB LCCOMB_X46_Y24_N8 21 " "Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.793 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pr:inst|nmr[3] pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 10.334 ns pr:inst\|position.00000111~423 10 COMB LCCOMB_X46_Y24_N0 8 " "Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.334 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 11.217 ns pr:inst\|position.00000011_3934 11 REG LCCOMB_X46_Y25_N24 3 " "Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.217 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 12.413 ns pr:inst\|WideOr2~19 12 COMB LCCOMB_X47_Y24_N16 5 " "Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.413 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 13.315 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 13 COMB LCCOMB_X47_Y21_N12 2 " "Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.315 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 14.513 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 14 COMB LCCOMB_X46_Y23_N0 5 " "Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.513 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 16.466 ns core_dual:inst4\|core:inst\|WideOr2~544 15 COMB LCCOMB_X46_Y23_N12 2 " "Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.466 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 17.422 ns core_dual:inst4\|core:inst\|WideOr0~745 16 COMB LCCOMB_X47_Y23_N12 1 " "Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.422 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 17.812 ns core_dual:inst4\|core:inst\|WideOr0~746 17 COMB LCCOMB_X47_Y23_N2 1 " "Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.812 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 18.921 ns core_dual:inst4\|core:inst\|pri\[2\]~683 18 COMB LCCOMB_X45_Y23_N20 1 " "Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 18.921 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 19.416 ns core_dual:inst4\|core:inst\|pri\[2\]~684 19 COMB LCCOMB_X45_Y23_N16 1 " "Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.416 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 21.458 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 20 COMB CLKCTRL_G9 3 " "Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.458 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.420 ns) 23.224 ns core_dual:inst4\|core:inst\|pri\[0\] 21 REG LCCOMB_X46_Y25_N26 47 " "Info: 21: + IC(1.346 ns) + CELL(0.420 ns) = 23.224 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.038 ns ( 30.30 % ) " "Info: Total cell delay = 7.038 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.186 ns ( 69.70 % ) " "Info: Total interconnect delay = 16.186 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.224 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.224 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.224 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.224 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.114 ns + " "Info: + Micro setup delay of destination is 1.114 ns" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.224 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.224 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CS register core_dual:inst4\|core:inst\|pri\[0\] register pr:inst\|position.00000000_4351 54.31 MHz 18.414 ns Internal " "Info: Clock \"CS\" has Internal fmax of 54.31 MHz between source register \"core_dual:inst4\|core:inst\|pri\[0\]\" and destination register \"pr:inst\|position.00000000_4351\" (period= 18.414 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.408 ns + Longest register register " "Info: + Longest register to register delay is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|pri\[0\] 1 REG LCCOMB_X46_Y25_N26 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns pr:inst\|Mux4~85 2 COMB LCCOMB_X46_Y25_N28 1 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst\|Mux4~85'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 0.874 ns pr:inst\|Mux4~81 3 COMB LCCOMB_X46_Y25_N16 1 " "Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst\|Mux4~81'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { pr:inst|Mux4~85 pr:inst|Mux4~81 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.275 ns) 1.601 ns pr:inst\|Mux4~82 4 COMB LCCOMB_X46_Y24_N30 1 " "Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst\|Mux4~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { pr:inst|Mux4~81 pr:inst|Mux4~82 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.995 ns pr:inst\|position.00000000~271 5 COMB LCCOMB_X46_Y24_N2 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst\|position.00000000~271'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { pr:inst|Mux4~82 pr:inst|position.00000000~271 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.408 ns pr:inst\|position.00000000_4351 6 REG LCCOMB_X46_Y24_N18 1 " "Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 36.34 % ) " "Info: Total cell delay = 0.875 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 63.66 % ) " "Info: Total interconnect delay = 1.533 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.892 ns - Smallest " "Info: - Smallest clock skew is -14.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 8.496 ns + Shortest register " "Info: + Shortest clock path from clock \"CS\" to destination register is 8.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CS 1 CLK PIN_D13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 280 -120 48 296 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.371 ns) 2.957 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.607 ns) + CELL(0.371 ns) = 2.957 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { CS core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.841 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.841 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.393 ns) 4.511 ns core_dual:inst4\|core:inst\|o1 4 COMB LCCOMB_X42_Y22_N18 9 " "Info: 4: + IC(0.277 ns) + CELL(0.393 ns) = 4.511 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.275 ns) 5.766 ns imr_a:inst9\|imr:inst\|imrreg\[0\] 5 REG LCCOMB_X44_Y24_N18 10 " "Info: 5: + IC(0.980 ns) + CELL(0.275 ns) = 5.766 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 10; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.169 ns pr:inst\|Equal0~94 6 COMB LCCOMB_X44_Y24_N24 8 " "Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 6.169 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 8; COMB Node = 'pr:inst\|Equal0~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.408 ns) 7.279 ns pr:inst\|Equal0~95 7 COMB LCCOMB_X46_Y24_N8 21 " "Info: 7: + IC(0.702 ns) + CELL(0.408 ns) = 7.279 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { pr:inst|Equal0~94 pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 7.820 ns pr:inst\|position.00000111~423 8 COMB LCCOMB_X46_Y24_N0 8 " "Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 7.820 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.393 ns) 8.496 ns pr:inst\|position.00000000_4351 9 REG LCCOMB_X46_Y24_N18 1 " "Info: 9: + IC(0.283 ns) + CELL(0.393 ns) = 8.496 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.394 ns ( 39.95 % ) " "Info: Total cell delay = 3.394 ns ( 39.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.102 ns ( 60.05 % ) " "Info: Total interconnect delay = 5.102 ns ( 60.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.496 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.496 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 23.388 ns - Longest register " "Info: - Longest clock path from clock \"CS\" to source register is 23.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CS 1 CLK PIN_D13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 280 -120 48 296 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.371 ns) 2.957 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.607 ns) + CELL(0.371 ns) = 2.957 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { CS core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.841 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.841 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.242 ns) 4.568 ns core_dual:inst4\|core:inst\|clk 4 COMB LCCOMB_X41_Y22_N4 5 " "Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.568 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.787 ns) 5.773 ns core_dual:inst4\|core:inst\|state.101 5 REG LCFF_X42_Y22_N27 4 " "Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.773 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|state.101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 6.246 ns core_dual:inst4\|core:inst\|o1 6 COMB LCCOMB_X42_Y22_N18 9 " "Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.246 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.150 ns) 7.871 ns imr_a:inst9\|imr:inst\|imrreg\[3\] 7 REG LCCOMB_X45_Y24_N0 9 " "Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.871 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 8.867 ns pr:inst\|nmr\[3\] 8 COMB LCCOMB_X44_Y25_N16 17 " "Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.867 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.371 ns) 9.957 ns pr:inst\|Equal0~95 9 COMB LCCOMB_X46_Y24_N8 21 " "Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.957 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pr:inst|nmr[3] pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 10.498 ns pr:inst\|position.00000111~423 10 COMB LCCOMB_X46_Y24_N0 8 " "Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.498 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 11.381 ns pr:inst\|position.00000011_3934 11 REG LCCOMB_X46_Y25_N24 3 " "Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.381 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 12.577 ns pr:inst\|WideOr2~19 12 COMB LCCOMB_X47_Y24_N16 5 " "Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.577 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 13.479 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 13 COMB LCCOMB_X47_Y21_N12 2 " "Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.479 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 14.677 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 14 COMB LCCOMB_X46_Y23_N0 5 " "Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.677 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 16.630 ns core_dual:inst4\|core:inst\|WideOr2~544 15 COMB LCCOMB_X46_Y23_N12 2 " "Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.630 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 17.586 ns core_dual:inst4\|core:inst\|WideOr0~745 16 COMB LCCOMB_X47_Y23_N12 1 " "Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.586 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 17.976 ns core_dual:inst4\|core:inst\|WideOr0~746 17 COMB LCCOMB_X47_Y23_N2 1 " "Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.976 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 19.085 ns core_dual:inst4\|core:inst\|pri\[2\]~683 18 COMB LCCOMB_X45_Y23_N20 1 " "Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.085 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 19.580 ns core_dual:inst4\|core:inst\|pri\[2\]~684 19 COMB LCCOMB_X45_Y23_N16 1 " "Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.580 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 21.622 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 20 COMB CLKCTRL_G9 3 " "Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.622 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.420 ns) 23.388 ns core_dual:inst4\|core:inst\|pri\[0\] 21 REG LCCOMB_X46_Y25_N26 47 " "Info: 21: + IC(1.346 ns) + CELL(0.420 ns) = 23.388 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.134 ns ( 30.50 % ) " "Info: Total cell delay = 7.134 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.254 ns ( 69.50 % ) " "Info: Total interconnect delay = 16.254 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.388 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.388 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.496 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.496 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.388 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.388 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.114 ns + " "Info: + Micro setup delay of destination is 1.114 ns" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.496 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.496 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.388 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.388 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A0 register core_dual:inst4\|core:inst\|pri\[0\] register pr:inst\|position.00000000_4351 54.31 MHz 18.414 ns Internal " "Info: Clock \"A0\" has Internal fmax of 54.31 MHz between source register \"core_dual:inst4\|core:inst\|pri\[0\]\" and destination register \"pr:inst\|position.00000000_4351\" (period= 18.414 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.408 ns + Longest register register " "Info: + Longest register to register delay is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|pri\[0\] 1 REG LCCOMB_X46_Y25_N26 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns pr:inst\|Mux4~85 2 COMB LCCOMB_X46_Y25_N28 1 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst\|Mux4~85'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 0.874 ns pr:inst\|Mux4~81 3 COMB LCCOMB_X46_Y25_N16 1 " "Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst\|Mux4~81'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { pr:inst|Mux4~85 pr:inst|Mux4~81 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.275 ns) 1.601 ns pr:inst\|Mux4~82 4 COMB LCCOMB_X46_Y24_N30 1 " "Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst\|Mux4~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { pr:inst|Mux4~81 pr:inst|Mux4~82 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.995 ns pr:inst\|position.00000000~271 5 COMB LCCOMB_X46_Y24_N2 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst\|position.00000000~271'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { pr:inst|Mux4~82 pr:inst|position.00000000~271 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.408 ns pr:inst\|position.00000000_4351 6 REG LCCOMB_X46_Y24_N18 1 " "Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 36.34 % ) " "Info: Total cell delay = 0.875 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 63.66 % ) " "Info: Total interconnect delay = 1.533 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.892 ns - Smallest " "Info: - Smallest clock skew is -14.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 destination 8.624 ns + Shortest register " "Info: + Shortest clock path from clock \"A0\" to destination register is 8.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A0 1 CLK PIN_D14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 344 -120 48 360 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.398 ns) 3.085 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { A0 core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.969 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.393 ns) 4.639 ns core_dual:inst4\|core:inst\|o1 4 COMB LCCOMB_X42_Y22_N18 9 " "Info: 4: + IC(0.277 ns) + CELL(0.393 ns) = 4.639 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.275 ns) 5.894 ns imr_a:inst9\|imr:inst\|imrreg\[0\] 5 REG LCCOMB_X44_Y24_N18 10 " "Info: 5: + IC(0.980 ns) + CELL(0.275 ns) = 5.894 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 10; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.297 ns pr:inst\|Equal0~94 6 COMB LCCOMB_X44_Y24_N24 8 " "Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 6.297 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 8; COMB Node = 'pr:inst\|Equal0~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.408 ns) 7.407 ns pr:inst\|Equal0~95 7 COMB LCCOMB_X46_Y24_N8 21 " "Info: 7: + IC(0.702 ns) + CELL(0.408 ns) = 7.407 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { pr:inst|Equal0~94 pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 7.948 ns pr:inst\|position.00000111~423 8 COMB LCCOMB_X46_Y24_N0 8 " "Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 7.948 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.393 ns) 8.624 ns pr:inst\|position.00000000_4351 9 REG LCCOMB_X46_Y24_N18 1 " "Info: 9: + IC(0.283 ns) + CELL(0.393 ns) = 8.624 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.272 ns ( 37.94 % ) " "Info: Total cell delay = 3.272 ns ( 37.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.352 ns ( 62.06 % ) " "Info: Total interconnect delay = 5.352 ns ( 62.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.624 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.624 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 source 23.516 ns - Longest register " "Info: - Longest clock path from clock \"A0\" to source register is 23.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A0 1 CLK PIN_D14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 344 -120 48 360 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.398 ns) 3.085 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { A0 core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.969 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.242 ns) 4.696 ns core_dual:inst4\|core:inst\|clk 4 COMB LCCOMB_X41_Y22_N4 5 " "Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.696 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.787 ns) 5.901 ns core_dual:inst4\|core:inst\|state.101 5 REG LCFF_X42_Y22_N27 4 " "Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.901 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|state.101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 6.374 ns core_dual:inst4\|core:inst\|o1 6 COMB LCCOMB_X42_Y22_N18 9 " "Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.374 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.150 ns) 7.999 ns imr_a:inst9\|imr:inst\|imrreg\[3\] 7 REG LCCOMB_X45_Y24_N0 9 " "Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.999 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 8.995 ns pr:inst\|nmr\[3\] 8 COMB LCCOMB_X44_Y25_N16 17 " "Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.371 ns) 10.085 ns pr:inst\|Equal0~95 9 COMB LCCOMB_X46_Y24_N8 21 " "Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 10.085 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pr:inst|nmr[3] pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 10.626 ns pr:inst\|position.00000111~423 10 COMB LCCOMB_X46_Y24_N0 8 " "Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.626 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 11.509 ns pr:inst\|position.00000011_3934 11 REG LCCOMB_X46_Y25_N24 3 " "Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.509 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 12.705 ns pr:inst\|WideOr2~19 12 COMB LCCOMB_X47_Y24_N16 5 " "Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.705 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 13.607 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 13 COMB LCCOMB_X47_Y21_N12 2 " "Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.607 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 14.805 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 14 COMB LCCOMB_X46_Y23_N0 5 " "Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.805 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 16.758 ns core_dual:inst4\|core:inst\|WideOr2~544 15 COMB LCCOMB_X46_Y23_N12 2 " "Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.758 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 17.714 ns core_dual:inst4\|core:inst\|WideOr0~745 16 COMB LCCOMB_X47_Y23_N12 1 " "Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.714 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 18.104 ns core_dual:inst4\|core:inst\|WideOr0~746 17 COMB LCCOMB_X47_Y23_N2 1 " "Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 18.104 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 19.213 ns core_dual:inst4\|core:inst\|pri\[2\]~683 18 COMB LCCOMB_X45_Y23_N20 1 " "Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.213 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 19.708 ns core_dual:inst4\|core:inst\|pri\[2\]~684 19 COMB LCCOMB_X45_Y23_N16 1 " "Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.708 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 21.750 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 20 COMB CLKCTRL_G9 3 " "Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.750 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.420 ns) 23.516 ns core_dual:inst4\|core:inst\|pri\[0\] 21 REG LCCOMB_X46_Y25_N26 47 " "Info: 21: + IC(1.346 ns) + CELL(0.420 ns) = 23.516 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.012 ns ( 29.82 % ) " "Info: Total cell delay = 7.012 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.504 ns ( 70.18 % ) " "Info: Total interconnect delay = 16.504 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.516 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.516 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.624 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.624 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.516 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.516 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.114 ns + " "Info: + Micro setup delay of destination is 1.114 ns" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.624 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[0] pr:inst|Equal0~94 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.624 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[0] {} pr:inst|Equal0~94 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.277ns 0.980ns 0.253ns 0.702ns 0.266ns 0.283ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.393ns 0.275ns 0.150ns 0.408ns 0.275ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.516 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.516 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "INTA register core_dual:inst4\|core:inst\|pri\[0\] register pr:inst\|position.00000000_4351 60.72 MHz 16.47 ns Internal " "Info: Clock \"INTA\" has Internal fmax of 60.72 MHz between source register \"core_dual:inst4\|core:inst\|pri\[0\]\" and destination register \"pr:inst\|position.00000000_4351\" (period= 16.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.408 ns + Longest register register " "Info: + Longest register to register delay is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|pri\[0\] 1 REG LCCOMB_X46_Y25_N26 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns pr:inst\|Mux4~85 2 COMB LCCOMB_X46_Y25_N28 1 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst\|Mux4~85'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 0.874 ns pr:inst\|Mux4~81 3 COMB LCCOMB_X46_Y25_N16 1 " "Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst\|Mux4~81'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { pr:inst|Mux4~85 pr:inst|Mux4~81 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.275 ns) 1.601 ns pr:inst\|Mux4~82 4 COMB LCCOMB_X46_Y24_N30 1 " "Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst\|Mux4~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { pr:inst|Mux4~81 pr:inst|Mux4~82 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.995 ns pr:inst\|position.00000000~271 5 COMB LCCOMB_X46_Y24_N2 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst\|position.00000000~271'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { pr:inst|Mux4~82 pr:inst|position.00000000~271 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.408 ns pr:inst\|position.00000000_4351 6 REG LCCOMB_X46_Y24_N18 1 " "Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 36.34 % ) " "Info: Total cell delay = 0.875 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 63.66 % ) " "Info: Total interconnect delay = 1.533 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.948 ns - Smallest " "Info: - Smallest clock skew is -12.948 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA destination 7.993 ns + Shortest register " "Info: + Shortest clock path from clock \"INTA\" to destination register is 7.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns INTA 1 CLK PIN_R3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 2; CLK Node = 'INTA'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 328 -120 48 344 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.276 ns) + CELL(0.787 ns) 3.905 ns core_dual:inst4\|core:inst\|flag1 2 REG LCFF_X44_Y23_N9 4 " "Info: 2: + IC(2.276 ns) + CELL(0.787 ns) = 3.905 ns; Loc. = LCFF_X44_Y23_N9; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|flag1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { INTA core_dual:inst4|core:inst|flag1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.245 ns) 4.467 ns core_dual:inst4\|core:inst\|freeze 3 COMB LCCOMB_X44_Y23_N10 8 " "Info: 3: + IC(0.317 ns) + CELL(0.245 ns) = 4.467 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|freeze'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { core_dual:inst4|core:inst|flag1 core_dual:inst4|core:inst|freeze } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.275 ns) 5.514 ns irr_a:inst8\|irr:inst\|irrreg\[4\] 4 REG LCCOMB_X43_Y25_N16 7 " "Info: 4: + IC(0.772 ns) + CELL(0.275 ns) = 5.514 ns; Loc. = LCCOMB_X43_Y25_N16; Fanout = 7; REG Node = 'irr_a:inst8\|irr:inst\|irrreg\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[4] } "NODE_NAME" } } { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.150 ns) 6.345 ns pr:inst\|Equal0~93 5 COMB LCCOMB_X46_Y24_N22 8 " "Info: 5: + IC(0.681 ns) + CELL(0.150 ns) = 6.345 ns; Loc. = LCCOMB_X46_Y24_N22; Fanout = 8; COMB Node = 'pr:inst\|Equal0~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { irr_a:inst8|irr:inst|irrreg[4] pr:inst|Equal0~93 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.150 ns) 6.776 ns pr:inst\|Equal0~95 6 COMB LCCOMB_X46_Y24_N8 21 " "Info: 6: + IC(0.281 ns) + CELL(0.150 ns) = 6.776 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { pr:inst|Equal0~93 pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 7.317 ns pr:inst\|position.00000111~423 7 COMB LCCOMB_X46_Y24_N0 8 " "Info: 7: + IC(0.266 ns) + CELL(0.275 ns) = 7.317 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.393 ns) 7.993 ns pr:inst\|position.00000000_4351 8 REG LCCOMB_X46_Y24_N18 1 " "Info: 8: + IC(0.283 ns) + CELL(0.393 ns) = 7.993 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.117 ns ( 39.00 % ) " "Info: Total cell delay = 3.117 ns ( 39.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.876 ns ( 61.00 % ) " "Info: Total interconnect delay = 4.876 ns ( 61.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { INTA core_dual:inst4|core:inst|flag1 core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[4] pr:inst|Equal0~93 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag1 {} core_dual:inst4|core:inst|freeze {} irr_a:inst8|irr:inst|irrreg[4] {} pr:inst|Equal0~93 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 2.276ns 0.317ns 0.772ns 0.681ns 0.281ns 0.266ns 0.283ns } { 0.000ns 0.842ns 0.787ns 0.245ns 0.275ns 0.150ns 0.150ns 0.275ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA source 20.941 ns - Longest register " "Info: - Longest clock path from clock \"INTA\" to source register is 20.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns INTA 1 CLK PIN_R3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 2; CLK Node = 'INTA'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 328 -120 48 344 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.276 ns) + CELL(0.787 ns) 3.905 ns core_dual:inst4\|core:inst\|flag2 2 REG LCFF_X44_Y23_N15 5 " "Info: 2: + IC(2.276 ns) + CELL(0.787 ns) = 3.905 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|flag2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { INTA core_dual:inst4|core:inst|flag2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.420 ns) 4.647 ns core_dual:inst4\|core:inst\|freeze 3 COMB LCCOMB_X44_Y23_N10 8 " "Info: 3: + IC(0.322 ns) + CELL(0.420 ns) = 4.647 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|freeze'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|freeze } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.150 ns) 5.562 ns irr_a:inst8\|irr:inst\|irrreg\[5\] 4 REG LCCOMB_X45_Y25_N22 6 " "Info: 4: + IC(0.765 ns) + CELL(0.150 ns) = 5.562 ns; Loc. = LCCOMB_X45_Y25_N22; Fanout = 6; REG Node = 'irr_a:inst8\|irr:inst\|irrreg\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[5] } "NODE_NAME" } } { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 5.992 ns pr:inst\|nmr\[5\] 5 COMB LCCOMB_X45_Y25_N16 22 " "Info: 5: + IC(0.280 ns) + CELL(0.150 ns) = 5.992 ns; Loc. = LCCOMB_X45_Y25_N16; Fanout = 22; COMB Node = 'pr:inst\|nmr\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { irr_a:inst8|irr:inst|irrreg[5] pr:inst|nmr[5] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.378 ns) 7.079 ns pr:inst\|Equal0~93 6 COMB LCCOMB_X46_Y24_N22 8 " "Info: 6: + IC(0.709 ns) + CELL(0.378 ns) = 7.079 ns; Loc. = LCCOMB_X46_Y24_N22; Fanout = 8; COMB Node = 'pr:inst\|Equal0~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { pr:inst|nmr[5] pr:inst|Equal0~93 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.150 ns) 7.510 ns pr:inst\|Equal0~95 7 COMB LCCOMB_X46_Y24_N8 21 " "Info: 7: + IC(0.281 ns) + CELL(0.150 ns) = 7.510 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { pr:inst|Equal0~93 pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 8.051 ns pr:inst\|position.00000111~423 8 COMB LCCOMB_X46_Y24_N0 8 " "Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 8.051 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 8.934 ns pr:inst\|position.00000011_3934 9 REG LCCOMB_X46_Y25_N24 3 " "Info: 9: + IC(0.490 ns) + CELL(0.393 ns) = 8.934 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 10.130 ns pr:inst\|WideOr2~19 10 COMB LCCOMB_X47_Y24_N16 5 " "Info: 10: + IC(0.758 ns) + CELL(0.438 ns) = 10.130 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 11.032 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 11 COMB LCCOMB_X47_Y21_N12 2 " "Info: 11: + IC(0.752 ns) + CELL(0.150 ns) = 11.032 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 12.230 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 12 COMB LCCOMB_X46_Y23_N0 5 " "Info: 12: + IC(0.760 ns) + CELL(0.438 ns) = 12.230 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 14.183 ns core_dual:inst4\|core:inst\|WideOr2~544 13 COMB LCCOMB_X46_Y23_N12 2 " "Info: 13: + IC(1.515 ns) + CELL(0.438 ns) = 14.183 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 15.139 ns core_dual:inst4\|core:inst\|WideOr0~745 14 COMB LCCOMB_X47_Y23_N12 1 " "Info: 14: + IC(0.681 ns) + CELL(0.275 ns) = 15.139 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 15.529 ns core_dual:inst4\|core:inst\|WideOr0~746 15 COMB LCCOMB_X47_Y23_N2 1 " "Info: 15: + IC(0.240 ns) + CELL(0.150 ns) = 15.529 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 16.638 ns core_dual:inst4\|core:inst\|pri\[2\]~683 16 COMB LCCOMB_X45_Y23_N20 1 " "Info: 16: + IC(0.672 ns) + CELL(0.437 ns) = 16.638 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 17.133 ns core_dual:inst4\|core:inst\|pri\[2\]~684 17 COMB LCCOMB_X45_Y23_N16 1 " "Info: 17: + IC(0.250 ns) + CELL(0.245 ns) = 17.133 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 19.175 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 18 COMB CLKCTRL_G9 3 " "Info: 18: + IC(2.042 ns) + CELL(0.000 ns) = 19.175 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.420 ns) 20.941 ns core_dual:inst4\|core:inst\|pri\[0\] 19 REG LCCOMB_X46_Y25_N26 47 " "Info: 19: + IC(1.346 ns) + CELL(0.420 ns) = 20.941 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.536 ns ( 31.21 % ) " "Info: Total cell delay = 6.536 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.405 ns ( 68.79 % ) " "Info: Total interconnect delay = 14.405 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.941 ns" { INTA core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[5] pr:inst|nmr[5] pr:inst|Equal0~93 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "20.941 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag2 {} core_dual:inst4|core:inst|freeze {} irr_a:inst8|irr:inst|irrreg[5] {} pr:inst|nmr[5] {} pr:inst|Equal0~93 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 2.276ns 0.322ns 0.765ns 0.280ns 0.709ns 0.281ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.842ns 0.787ns 0.420ns 0.150ns 0.150ns 0.378ns 0.150ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { INTA core_dual:inst4|core:inst|flag1 core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[4] pr:inst|Equal0~93 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag1 {} core_dual:inst4|core:inst|freeze {} irr_a:inst8|irr:inst|irrreg[4] {} pr:inst|Equal0~93 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 2.276ns 0.317ns 0.772ns 0.681ns 0.281ns 0.266ns 0.283ns } { 0.000ns 0.842ns 0.787ns 0.245ns 0.275ns 0.150ns 0.150ns 0.275ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.941 ns" { INTA core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[5] pr:inst|nmr[5] pr:inst|Equal0~93 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "20.941 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag2 {} core_dual:inst4|core:inst|freeze {} irr_a:inst8|irr:inst|irrreg[5] {} pr:inst|nmr[5] {} pr:inst|Equal0~93 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 2.276ns 0.322ns 0.765ns 0.280ns 0.709ns 0.281ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.842ns 0.787ns 0.420ns 0.150ns 0.150ns 0.378ns 0.150ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.114 ns + " "Info: + Micro setup delay of destination is 1.114 ns" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { INTA core_dual:inst4|core:inst|flag1 core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[4] pr:inst|Equal0~93 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag1 {} core_dual:inst4|core:inst|freeze {} irr_a:inst8|irr:inst|irrreg[4] {} pr:inst|Equal0~93 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 2.276ns 0.317ns 0.772ns 0.681ns 0.281ns 0.266ns 0.283ns } { 0.000ns 0.842ns 0.787ns 0.245ns 0.275ns 0.150ns 0.150ns 0.275ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.941 ns" { INTA core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[5] pr:inst|nmr[5] pr:inst|Equal0~93 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "20.941 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag2 {} core_dual:inst4|core:inst|freeze {} irr_a:inst8|irr:inst|irrreg[5] {} pr:inst|nmr[5] {} pr:inst|Equal0~93 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 2.276ns 0.322ns 0.765ns 0.280ns 0.709ns 0.281ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.842ns 0.787ns 0.420ns 0.150ns 0.150ns 0.378ns 0.150ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "in\[4\] register core_dual:inst4\|core:inst\|ocw2\[5\] register core_dual:inst4\|core:inst\|pri\[2\] 270.27 MHz 3.7 ns Internal " "Info: Clock \"in\[4\]\" has Internal fmax of 270.27 MHz between source register \"core_dual:inst4\|core:inst\|ocw2\[5\]\" and destination register \"core_dual:inst4\|core:inst\|pri\[2\]\" (period= 3.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.187 ns + Longest register register " "Info: + Longest register to register delay is 6.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|ocw2\[5\] 1 REG LCCOMB_X46_Y23_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 0.554 ns core_dual:inst4\|core:inst\|eoi\[2\]~688 2 COMB LCCOMB_X46_Y23_N18 1 " "Info: 2: + IC(0.279 ns) + CELL(0.275 ns) = 0.554 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.955 ns core_dual:inst4\|core:inst\|eoi\[2\]~689 3 COMB LCCOMB_X46_Y23_N26 4 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.955 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~689'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.420 ns) 1.653 ns core_dual:inst4\|core:inst\|eoi\[2\]~712 4 COMB LCCOMB_X46_Y23_N4 4 " "Info: 4: + IC(0.278 ns) + CELL(0.420 ns) = 1.653 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~712'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 2.346 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 5 COMB LCCOMB_X46_Y23_N0 5 " "Info: 5: + IC(0.273 ns) + CELL(0.420 ns) = 2.346 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 4.299 ns core_dual:inst4\|core:inst\|WideOr2~544 6 COMB LCCOMB_X46_Y23_N12 2 " "Info: 6: + IC(1.515 ns) + CELL(0.438 ns) = 4.299 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.271 ns) 5.268 ns core_dual:inst4\|core:inst\|pri\[2\]~687 7 COMB LCCOMB_X46_Y23_N6 1 " "Info: 7: + IC(0.698 ns) + CELL(0.271 ns) = 5.268 ns; Loc. = LCCOMB_X46_Y23_N6; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~687'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|pri[2]~687 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.663 ns core_dual:inst4\|core:inst\|pri\[2\]~688 8 COMB LCCOMB_X46_Y23_N24 1 " "Info: 8: + IC(0.245 ns) + CELL(0.150 ns) = 5.663 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { core_dual:inst4|core:inst|pri[2]~687 core_dual:inst4|core:inst|pri[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 6.187 ns core_dual:inst4\|core:inst\|pri\[2\] 9 REG LCCOMB_X46_Y23_N10 17 " "Info: 9: + IC(0.253 ns) + CELL(0.271 ns) = 6.187 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.395 ns ( 38.71 % ) " "Info: Total cell delay = 2.395 ns ( 38.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.792 ns ( 61.29 % ) " "Info: Total interconnect delay = 3.792 ns ( 61.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|pri[2]~687 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|pri[2]~687 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.698ns 0.245ns 0.253ns } { 0.000ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.271ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.345 ns - Smallest " "Info: - Smallest clock skew is 3.345 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in\[4\] destination 7.308 ns + Shortest register " "Info: + Shortest clock path from clock \"in\[4\]\" to destination register is 7.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns in\[4\] 1 CLK PIN_R2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.240 ns) + CELL(0.275 ns) 3.357 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.240 ns) + CELL(0.275 ns) = 3.357 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { in[4] core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.150 ns) 3.791 ns core_dual:inst4\|core:inst\|pri\[2\]~684 3 COMB LCCOMB_X45_Y23_N16 1 " "Info: 3: + IC(0.284 ns) + CELL(0.150 ns) = 3.791 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 5.833 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 4 COMB CLKCTRL_G9 3 " "Info: 4: + IC(2.042 ns) + CELL(0.000 ns) = 5.833 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 7.308 ns core_dual:inst4\|core:inst\|pri\[2\] 5 REG LCCOMB_X46_Y23_N10 17 " "Info: 5: + IC(1.325 ns) + CELL(0.150 ns) = 7.308 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 19.39 % ) " "Info: Total cell delay = 1.417 ns ( 19.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.891 ns ( 80.61 % ) " "Info: Total interconnect delay = 5.891 ns ( 80.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.308 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.308 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 2.240ns 0.284ns 2.042ns 1.325ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in\[4\] source 3.963 ns - Longest register " "Info: - Longest clock path from clock \"in\[4\]\" to source register is 3.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns in\[4\] 1 CLK PIN_R2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.240 ns) + CELL(0.275 ns) 3.357 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.240 ns) + CELL(0.275 ns) = 3.357 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { in[4] core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.150 ns) 3.963 ns core_dual:inst4\|core:inst\|ocw2\[5\] 3 REG LCCOMB_X46_Y23_N14 2 " "Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 3.963 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 31.97 % ) " "Info: Total cell delay = 1.267 ns ( 31.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.696 ns ( 68.03 % ) " "Info: Total interconnect delay = 2.696 ns ( 68.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.240ns 0.456ns } { 0.000ns 0.842ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.308 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.308 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 2.240ns 0.284ns 2.042ns 1.325ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.240ns 0.456ns } { 0.000ns 0.842ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.858 ns + " "Info: + Micro setup delay of destination is 0.858 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|pri[2]~687 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|pri[2]~687 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.698ns 0.245ns 0.253ns } { 0.000ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.271ns 0.150ns 0.271ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.308 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.308 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 2.240ns 0.284ns 2.042ns 1.325ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.240ns 0.456ns } { 0.000ns 0.842ns 0.275ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "en register core_dual:inst4\|core:inst\|ocw2\[5\] register core_dual:inst4\|core:inst\|pri\[2\] 270.27 MHz 3.7 ns Internal " "Info: Clock \"en\" has Internal fmax of 270.27 MHz between source register \"core_dual:inst4\|core:inst\|ocw2\[5\]\" and destination register \"core_dual:inst4\|core:inst\|pri\[2\]\" (period= 3.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.187 ns + Longest register register " "Info: + Longest register to register delay is 6.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|ocw2\[5\] 1 REG LCCOMB_X46_Y23_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 0.554 ns core_dual:inst4\|core:inst\|eoi\[2\]~688 2 COMB LCCOMB_X46_Y23_N18 1 " "Info: 2: + IC(0.279 ns) + CELL(0.275 ns) = 0.554 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.955 ns core_dual:inst4\|core:inst\|eoi\[2\]~689 3 COMB LCCOMB_X46_Y23_N26 4 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.955 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~689'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.420 ns) 1.653 ns core_dual:inst4\|core:inst\|eoi\[2\]~712 4 COMB LCCOMB_X46_Y23_N4 4 " "Info: 4: + IC(0.278 ns) + CELL(0.420 ns) = 1.653 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~712'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 2.346 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 5 COMB LCCOMB_X46_Y23_N0 5 " "Info: 5: + IC(0.273 ns) + CELL(0.420 ns) = 2.346 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 4.299 ns core_dual:inst4\|core:inst\|WideOr2~544 6 COMB LCCOMB_X46_Y23_N12 2 " "Info: 6: + IC(1.515 ns) + CELL(0.438 ns) = 4.299 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.271 ns) 5.268 ns core_dual:inst4\|core:inst\|pri\[2\]~687 7 COMB LCCOMB_X46_Y23_N6 1 " "Info: 7: + IC(0.698 ns) + CELL(0.271 ns) = 5.268 ns; Loc. = LCCOMB_X46_Y23_N6; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~687'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|pri[2]~687 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.663 ns core_dual:inst4\|core:inst\|pri\[2\]~688 8 COMB LCCOMB_X46_Y23_N24 1 " "Info: 8: + IC(0.245 ns) + CELL(0.150 ns) = 5.663 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { core_dual:inst4|core:inst|pri[2]~687 core_dual:inst4|core:inst|pri[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 6.187 ns core_dual:inst4\|core:inst\|pri\[2\] 9 REG LCCOMB_X46_Y23_N10 17 " "Info: 9: + IC(0.253 ns) + CELL(0.271 ns) = 6.187 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.395 ns ( 38.71 % ) " "Info: Total cell delay = 2.395 ns ( 38.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.792 ns ( 61.29 % ) " "Info: Total interconnect delay = 3.792 ns ( 61.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|pri[2]~687 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|pri[2]~687 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.698ns 0.245ns 0.253ns } { 0.000ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.271ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.345 ns - Smallest " "Info: - Smallest clock skew is 3.345 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 7.469 ns + Shortest register " "Info: + Shortest clock path from clock \"en\" to destination register is 7.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns en 1 CLK PIN_P3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 29; CLK Node = 'en'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.413 ns) 3.518 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.263 ns) + CELL(0.413 ns) = 3.518 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { en core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.150 ns) 3.952 ns core_dual:inst4\|core:inst\|pri\[2\]~684 3 COMB LCCOMB_X45_Y23_N16 1 " "Info: 3: + IC(0.284 ns) + CELL(0.150 ns) = 3.952 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 5.994 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 4 COMB CLKCTRL_G9 3 " "Info: 4: + IC(2.042 ns) + CELL(0.000 ns) = 5.994 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 7.469 ns core_dual:inst4\|core:inst\|pri\[2\] 5 REG LCCOMB_X46_Y23_N10 17 " "Info: 5: + IC(1.325 ns) + CELL(0.150 ns) = 7.469 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.555 ns ( 20.82 % ) " "Info: Total cell delay = 1.555 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.914 ns ( 79.18 % ) " "Info: Total interconnect delay = 5.914 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.469 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.469 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 2.263ns 0.284ns 2.042ns 1.325ns } { 0.000ns 0.842ns 0.413ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 4.124 ns - Longest register " "Info: - Longest clock path from clock \"en\" to source register is 4.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns en 1 CLK PIN_P3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 29; CLK Node = 'en'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.413 ns) 3.518 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.263 ns) + CELL(0.413 ns) = 3.518 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { en core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.150 ns) 4.124 ns core_dual:inst4\|core:inst\|ocw2\[5\] 3 REG LCCOMB_X46_Y23_N14 2 " "Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 4.124 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 34.07 % ) " "Info: Total cell delay = 1.405 ns ( 34.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.719 ns ( 65.93 % ) " "Info: Total interconnect delay = 2.719 ns ( 65.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.124 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.124 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.263ns 0.456ns } { 0.000ns 0.842ns 0.413ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.469 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.469 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 2.263ns 0.284ns 2.042ns 1.325ns } { 0.000ns 0.842ns 0.413ns 0.150ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.124 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.124 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.263ns 0.456ns } { 0.000ns 0.842ns 0.413ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.858 ns + " "Info: + Micro setup delay of destination is 0.858 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|pri[2]~687 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|pri[2]~687 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.698ns 0.245ns 0.253ns } { 0.000ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.271ns 0.150ns 0.271ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.469 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.469 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 2.263ns 0.284ns 2.042ns 1.325ns } { 0.000ns 0.842ns 0.413ns 0.150ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.124 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.124 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.263ns 0.456ns } { 0.000ns 0.842ns 0.413ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "in\[3\] register core_dual:inst4\|core:inst\|ocw2\[5\] register core_dual:inst4\|core:inst\|pri\[2\] 270.27 MHz 3.7 ns Internal " "Info: Clock \"in\[3\]\" has Internal fmax of 270.27 MHz between source register \"core_dual:inst4\|core:inst\|ocw2\[5\]\" and destination register \"core_dual:inst4\|core:inst\|pri\[2\]\" (period= 3.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.187 ns + Longest register register " "Info: + Longest register to register delay is 6.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|ocw2\[5\] 1 REG LCCOMB_X46_Y23_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 0.554 ns core_dual:inst4\|core:inst\|eoi\[2\]~688 2 COMB LCCOMB_X46_Y23_N18 1 " "Info: 2: + IC(0.279 ns) + CELL(0.275 ns) = 0.554 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.955 ns core_dual:inst4\|core:inst\|eoi\[2\]~689 3 COMB LCCOMB_X46_Y23_N26 4 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.955 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~689'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.420 ns) 1.653 ns core_dual:inst4\|core:inst\|eoi\[2\]~712 4 COMB LCCOMB_X46_Y23_N4 4 " "Info: 4: + IC(0.278 ns) + CELL(0.420 ns) = 1.653 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~712'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 2.346 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 5 COMB LCCOMB_X46_Y23_N0 5 " "Info: 5: + IC(0.273 ns) + CELL(0.420 ns) = 2.346 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 4.299 ns core_dual:inst4\|core:inst\|WideOr2~544 6 COMB LCCOMB_X46_Y23_N12 2 " "Info: 6: + IC(1.515 ns) + CELL(0.438 ns) = 4.299 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.271 ns) 5.268 ns core_dual:inst4\|core:inst\|pri\[2\]~687 7 COMB LCCOMB_X46_Y23_N6 1 " "Info: 7: + IC(0.698 ns) + CELL(0.271 ns) = 5.268 ns; Loc. = LCCOMB_X46_Y23_N6; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~687'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|pri[2]~687 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.663 ns core_dual:inst4\|core:inst\|pri\[2\]~688 8 COMB LCCOMB_X46_Y23_N24 1 " "Info: 8: + IC(0.245 ns) + CELL(0.150 ns) = 5.663 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { core_dual:inst4|core:inst|pri[2]~687 core_dual:inst4|core:inst|pri[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 6.187 ns core_dual:inst4\|core:inst\|pri\[2\] 9 REG LCCOMB_X46_Y23_N10 17 " "Info: 9: + IC(0.253 ns) + CELL(0.271 ns) = 6.187 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.395 ns ( 38.71 % ) " "Info: Total cell delay = 2.395 ns ( 38.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.792 ns ( 61.29 % ) " "Info: Total interconnect delay = 3.792 ns ( 61.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|pri[2]~687 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|pri[2]~687 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.698ns 0.245ns 0.253ns } { 0.000ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.271ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.345 ns - Smallest " "Info: - Smallest clock skew is 3.345 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in\[3\] destination 7.646 ns + Shortest register " "Info: + Shortest clock path from clock \"in\[3\]\" to destination register is 7.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns in\[3\] 1 CLK PIN_P4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 6; CLK Node = 'in\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(0.393 ns) 3.695 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.460 ns) + CELL(0.393 ns) = 3.695 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { in[3] core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.150 ns) 4.129 ns core_dual:inst4\|core:inst\|pri\[2\]~684 3 COMB LCCOMB_X45_Y23_N16 1 " "Info: 3: + IC(0.284 ns) + CELL(0.150 ns) = 4.129 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 6.171 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 4 COMB CLKCTRL_G9 3 " "Info: 4: + IC(2.042 ns) + CELL(0.000 ns) = 6.171 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 7.646 ns core_dual:inst4\|core:inst\|pri\[2\] 5 REG LCCOMB_X46_Y23_N10 17 " "Info: 5: + IC(1.325 ns) + CELL(0.150 ns) = 7.646 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 20.08 % ) " "Info: Total cell delay = 1.535 ns ( 20.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.111 ns ( 79.92 % ) " "Info: Total interconnect delay = 6.111 ns ( 79.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.646 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.646 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 2.460ns 0.284ns 2.042ns 1.325ns } { 0.000ns 0.842ns 0.393ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in\[3\] source 4.301 ns - Longest register " "Info: - Longest clock path from clock \"in\[3\]\" to source register is 4.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns in\[3\] 1 CLK PIN_P4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 6; CLK Node = 'in\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(0.393 ns) 3.695 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.460 ns) + CELL(0.393 ns) = 3.695 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { in[3] core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.150 ns) 4.301 ns core_dual:inst4\|core:inst\|ocw2\[5\] 3 REG LCCOMB_X46_Y23_N14 2 " "Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 4.301 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 32.20 % ) " "Info: Total cell delay = 1.385 ns ( 32.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.916 ns ( 67.80 % ) " "Info: Total interconnect delay = 2.916 ns ( 67.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.460ns 0.456ns } { 0.000ns 0.842ns 0.393ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.646 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.646 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 2.460ns 0.284ns 2.042ns 1.325ns } { 0.000ns 0.842ns 0.393ns 0.150ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.460ns 0.456ns } { 0.000ns 0.842ns 0.393ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.858 ns + " "Info: + Micro setup delay of destination is 0.858 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|pri[2]~687 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|pri[2]~687 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.698ns 0.245ns 0.253ns } { 0.000ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.271ns 0.150ns 0.271ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.646 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.646 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 2.460ns 0.284ns 2.042ns 1.325ns } { 0.000ns 0.842ns 0.393ns 0.150ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.460ns 0.456ns } { 0.000ns 0.842ns 0.393ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RESET register core_dual:inst4\|core:inst\|pri\[0\] register pr:inst\|position.00000000_4351 63.55 MHz 15.736 ns Internal " "Info: Clock \"RESET\" has Internal fmax of 63.55 MHz between source register \"core_dual:inst4\|core:inst\|pri\[0\]\" and destination register \"pr:inst\|position.00000000_4351\" (period= 15.736 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.408 ns + Longest register register " "Info: + Longest register to register delay is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|pri\[0\] 1 REG LCCOMB_X46_Y25_N26 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns pr:inst\|Mux4~85 2 COMB LCCOMB_X46_Y25_N28 1 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst\|Mux4~85'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 0.874 ns pr:inst\|Mux4~81 3 COMB LCCOMB_X46_Y25_N16 1 " "Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst\|Mux4~81'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { pr:inst|Mux4~85 pr:inst|Mux4~81 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.275 ns) 1.601 ns pr:inst\|Mux4~82 4 COMB LCCOMB_X46_Y24_N30 1 " "Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst\|Mux4~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { pr:inst|Mux4~81 pr:inst|Mux4~82 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.995 ns pr:inst\|position.00000000~271 5 COMB LCCOMB_X46_Y24_N2 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst\|position.00000000~271'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { pr:inst|Mux4~82 pr:inst|position.00000000~271 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.408 ns pr:inst\|position.00000000_4351 6 REG LCCOMB_X46_Y24_N18 1 " "Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 36.34 % ) " "Info: Total cell delay = 0.875 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 63.66 % ) " "Info: Total interconnect delay = 1.533 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.214 ns - Smallest " "Info: - Smallest clock skew is -12.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RESET destination 3.976 ns + Shortest register " "Info: + Shortest clock path from clock \"RESET\" to destination register is 3.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESET 1 CLK PIN_P2 38 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 38; CLK Node = 'RESET'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 360 -216 -48 376 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.420 ns) 3.300 ns pr:inst\|position.00000111~423 2 COMB LCCOMB_X46_Y24_N0 8 " "Info: 2: + IC(1.881 ns) + CELL(0.420 ns) = 3.300 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { RESET pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.393 ns) 3.976 ns pr:inst\|position.00000000_4351 3 REG LCCOMB_X46_Y24_N18 1 " "Info: 3: + IC(0.283 ns) + CELL(0.393 ns) = 3.976 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 45.57 % ) " "Info: Total cell delay = 1.812 ns ( 45.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.164 ns ( 54.43 % ) " "Info: Total interconnect delay = 2.164 ns ( 54.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.976 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.881ns 0.283ns } { 0.000ns 0.999ns 0.420ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RESET source 16.190 ns - Longest register " "Info: - Longest clock path from clock \"RESET\" to source register is 16.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESET 1 CLK PIN_P2 38 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 38; CLK Node = 'RESET'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 360 -216 -48 376 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.420 ns) 3.300 ns pr:inst\|position.00000111~423 2 COMB LCCOMB_X46_Y24_N0 8 " "Info: 2: + IC(1.881 ns) + CELL(0.420 ns) = 3.300 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { RESET pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 4.183 ns pr:inst\|position.00000011_3934 3 REG LCCOMB_X46_Y25_N24 3 " "Info: 3: + IC(0.490 ns) + CELL(0.393 ns) = 4.183 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 5.379 ns pr:inst\|WideOr2~19 4 COMB LCCOMB_X47_Y24_N16 5 " "Info: 4: + IC(0.758 ns) + CELL(0.438 ns) = 5.379 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 6.281 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 5 COMB LCCOMB_X47_Y21_N12 2 " "Info: 5: + IC(0.752 ns) + CELL(0.150 ns) = 6.281 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 7.479 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 6 COMB LCCOMB_X46_Y23_N0 5 " "Info: 6: + IC(0.760 ns) + CELL(0.438 ns) = 7.479 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 9.432 ns core_dual:inst4\|core:inst\|WideOr2~544 7 COMB LCCOMB_X46_Y23_N12 2 " "Info: 7: + IC(1.515 ns) + CELL(0.438 ns) = 9.432 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 10.388 ns core_dual:inst4\|core:inst\|WideOr0~745 8 COMB LCCOMB_X47_Y23_N12 1 " "Info: 8: + IC(0.681 ns) + CELL(0.275 ns) = 10.388 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 10.778 ns core_dual:inst4\|core:inst\|WideOr0~746 9 COMB LCCOMB_X47_Y23_N2 1 " "Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 10.778 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 11.887 ns core_dual:inst4\|core:inst\|pri\[2\]~683 10 COMB LCCOMB_X45_Y23_N20 1 " "Info: 10: + IC(0.672 ns) + CELL(0.437 ns) = 11.887 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 12.382 ns core_dual:inst4\|core:inst\|pri\[2\]~684 11 COMB LCCOMB_X45_Y23_N16 1 " "Info: 11: + IC(0.250 ns) + CELL(0.245 ns) = 12.382 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 14.424 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 12 COMB CLKCTRL_G9 3 " "Info: 12: + IC(2.042 ns) + CELL(0.000 ns) = 14.424 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.420 ns) 16.190 ns core_dual:inst4\|core:inst\|pri\[0\] 13 REG LCCOMB_X46_Y25_N26 47 " "Info: 13: + IC(1.346 ns) + CELL(0.420 ns) = 16.190 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.803 ns ( 29.67 % ) " "Info: Total cell delay = 4.803 ns ( 29.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.387 ns ( 70.33 % ) " "Info: Total interconnect delay = 11.387 ns ( 70.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.190 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.190 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.881ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.999ns 0.420ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.976 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.881ns 0.283ns } { 0.000ns 0.999ns 0.420ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.190 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.190 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.881ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.999ns 0.420ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.114 ns + " "Info: + Micro setup delay of destination is 1.114 ns" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { core_dual:inst4|core:inst|pri[0] pr:inst|Mux4~85 pr:inst|Mux4~81 pr:inst|Mux4~82 pr:inst|position.00000000~271 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { core_dual:inst4|core:inst|pri[0] {} pr:inst|Mux4~85 {} pr:inst|Mux4~81 {} pr:inst|Mux4~82 {} pr:inst|position.00000000~271 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.303ns 0.271ns 0.452ns 0.244ns 0.263ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.976 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000000_4351 {} } { 0.000ns 0.000ns 1.881ns 0.283ns } { 0.000ns 0.999ns 0.420ns 0.393ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.190 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.190 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.881ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.999ns 0.420ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "RD 108 " "Warning: Circuit may not operate. Detected 108 non-operational path(s) clocked by clock \"RD\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core_dual:inst4\|core:inst\|icw4\[1\] core_dual:inst4\|core:inst\|pri\[2\] RD 15.703 ns " "Info: Found hold time violation between source  pin or register \"core_dual:inst4\|core:inst\|icw4\[1\]\" and destination pin or register \"core_dual:inst4\|core:inst\|pri\[2\]\" for clock \"RD\" (Hold time is 15.703 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.744 ns + Largest " "Info: + Largest clock skew is 17.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD destination 22.539 ns + Longest register " "Info: + Longest clock path from clock \"RD\" to destination register is 22.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RD 1 CLK PIN_D16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D16; Fanout = 4; CLK Node = 'RD'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 312 -120 48 328 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.150 ns) 2.399 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { RD core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.283 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.283 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.242 ns) 4.010 ns core_dual:inst4\|core:inst\|clk 4 COMB LCCOMB_X41_Y22_N4 5 " "Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.010 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.787 ns) 5.215 ns core_dual:inst4\|core:inst\|state.101 5 REG LCFF_X42_Y22_N27 4 " "Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.215 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|state.101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 5.688 ns core_dual:inst4\|core:inst\|o1 6 COMB LCCOMB_X42_Y22_N18 9 " "Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.150 ns) 7.313 ns imr_a:inst9\|imr:inst\|imrreg\[3\] 7 REG LCCOMB_X45_Y24_N0 9 " "Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.313 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 8.309 ns pr:inst\|nmr\[3\] 8 COMB LCCOMB_X44_Y25_N16 17 " "Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.309 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.371 ns) 9.399 ns pr:inst\|Equal0~95 9 COMB LCCOMB_X46_Y24_N8 21 " "Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.399 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pr:inst|nmr[3] pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 9.940 ns pr:inst\|position.00000111~423 10 COMB LCCOMB_X46_Y24_N0 8 " "Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 9.940 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 10.823 ns pr:inst\|position.00000011_3934 11 REG LCCOMB_X46_Y25_N24 3 " "Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 10.823 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 12.019 ns pr:inst\|WideOr2~19 12 COMB LCCOMB_X47_Y24_N16 5 " "Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.019 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 12.921 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 13 COMB LCCOMB_X47_Y21_N12 2 " "Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 12.921 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 14.119 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 14 COMB LCCOMB_X46_Y23_N0 5 " "Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.119 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 16.072 ns core_dual:inst4\|core:inst\|WideOr2~544 15 COMB LCCOMB_X46_Y23_N12 2 " "Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.072 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 17.028 ns core_dual:inst4\|core:inst\|WideOr0~745 16 COMB LCCOMB_X47_Y23_N12 1 " "Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.028 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 17.418 ns core_dual:inst4\|core:inst\|WideOr0~746 17 COMB LCCOMB_X47_Y23_N2 1 " "Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.418 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 18.527 ns core_dual:inst4\|core:inst\|pri\[2\]~683 18 COMB LCCOMB_X45_Y23_N20 1 " "Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 18.527 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 19.022 ns core_dual:inst4\|core:inst\|pri\[2\]~684 19 COMB LCCOMB_X45_Y23_N16 1 " "Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.022 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 21.064 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 20 COMB CLKCTRL_G9 3 " "Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.064 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 22.539 ns core_dual:inst4\|core:inst\|pri\[2\] 21 REG LCCOMB_X46_Y23_N10 17 " "Info: 21: + IC(1.325 ns) + CELL(0.150 ns) = 22.539 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.504 ns ( 28.86 % ) " "Info: Total cell delay = 6.504 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.035 ns ( 71.14 % ) " "Info: Total interconnect delay = 16.035 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.539 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.539 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD source 4.795 ns - Shortest register " "Info: - Shortest clock path from clock \"RD\" to source register is 4.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RD 1 CLK PIN_D16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D16; Fanout = 4; CLK Node = 'RD'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 312 -120 48 328 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.150 ns) 2.399 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { RD core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.283 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.283 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.419 ns) 4.400 ns core_dual:inst4\|core:inst\|icw4~0 4 COMB LCCOMB_X45_Y23_N26 1 " "Info: 4: + IC(0.698 ns) + CELL(0.419 ns) = 4.400 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|icw4~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.795 ns core_dual:inst4\|core:inst\|icw4\[1\] 5 REG LCCOMB_X45_Y23_N0 5 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 4.795 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|icw4\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.709 ns ( 35.64 % ) " "Info: Total cell delay = 1.709 ns ( 35.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.086 ns ( 64.36 % ) " "Info: Total interconnect delay = 3.086 ns ( 64.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.419ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.539 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.539 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.041 ns - Shortest register register " "Info: - Shortest register to register delay is 2.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|icw4\[1\] 1 REG LCCOMB_X45_Y23_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|icw4\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.371 ns) 0.656 ns core_dual:inst4\|core:inst\|pri\[2\]~680 2 COMB LCCOMB_X45_Y23_N28 4 " "Info: 2: + IC(0.285 ns) + CELL(0.371 ns) = 0.656 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~680'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.420 ns) 1.517 ns core_dual:inst4\|core:inst\|pri\[2\]~688 3 COMB LCCOMB_X46_Y23_N24 1 " "Info: 3: + IC(0.441 ns) + CELL(0.420 ns) = 1.517 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 2.041 ns core_dual:inst4\|core:inst\|pri\[2\] 4 REG LCCOMB_X46_Y23_N10 17 " "Info: 4: + IC(0.253 ns) + CELL(0.271 ns) = 2.041 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 52.03 % ) " "Info: Total cell delay = 1.062 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 47.97 % ) " "Info: Total interconnect delay = 0.979 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] {} core_dual:inst4|core:inst|pri[2]~680 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.285ns 0.441ns 0.253ns } { 0.000ns 0.371ns 0.420ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.539 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.539 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { RD core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { RD {} RD~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.409ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.419ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] {} core_dual:inst4|core:inst|pri[2]~680 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.285ns 0.441ns 0.253ns } { 0.000ns 0.371ns 0.420ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "WR 108 " "Warning: Circuit may not operate. Detected 108 non-operational path(s) clocked by clock \"WR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core_dual:inst4\|core:inst\|icw4\[1\] core_dual:inst4\|core:inst\|pri\[2\] WR 15.703 ns " "Info: Found hold time violation between source  pin or register \"core_dual:inst4\|core:inst\|icw4\[1\]\" and destination pin or register \"core_dual:inst4\|core:inst\|pri\[2\]\" for clock \"WR\" (Hold time is 15.703 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.744 ns + Largest " "Info: + Largest clock skew is 17.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 22.933 ns + Longest register " "Info: + Longest clock path from clock \"WR\" to destination register is 22.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns WR 1 CLK PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 296 -120 48 312 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.275 ns) 2.793 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.539 ns) + CELL(0.275 ns) = 2.793 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { WR core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.677 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.677 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.242 ns) 4.404 ns core_dual:inst4\|core:inst\|clk 4 COMB LCCOMB_X41_Y22_N4 5 " "Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.404 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.787 ns) 5.609 ns core_dual:inst4\|core:inst\|state.101 5 REG LCFF_X42_Y22_N27 4 " "Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.609 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|state.101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 6.082 ns core_dual:inst4\|core:inst\|o1 6 COMB LCCOMB_X42_Y22_N18 9 " "Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.082 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.150 ns) 7.707 ns imr_a:inst9\|imr:inst\|imrreg\[3\] 7 REG LCCOMB_X45_Y24_N0 9 " "Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.707 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 8.703 ns pr:inst\|nmr\[3\] 8 COMB LCCOMB_X44_Y25_N16 17 " "Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.703 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.371 ns) 9.793 ns pr:inst\|Equal0~95 9 COMB LCCOMB_X46_Y24_N8 21 " "Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.793 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pr:inst|nmr[3] pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 10.334 ns pr:inst\|position.00000111~423 10 COMB LCCOMB_X46_Y24_N0 8 " "Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.334 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 11.217 ns pr:inst\|position.00000011_3934 11 REG LCCOMB_X46_Y25_N24 3 " "Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.217 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 12.413 ns pr:inst\|WideOr2~19 12 COMB LCCOMB_X47_Y24_N16 5 " "Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.413 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 13.315 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 13 COMB LCCOMB_X47_Y21_N12 2 " "Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.315 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 14.513 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 14 COMB LCCOMB_X46_Y23_N0 5 " "Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.513 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 16.466 ns core_dual:inst4\|core:inst\|WideOr2~544 15 COMB LCCOMB_X46_Y23_N12 2 " "Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.466 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 17.422 ns core_dual:inst4\|core:inst\|WideOr0~745 16 COMB LCCOMB_X47_Y23_N12 1 " "Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.422 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 17.812 ns core_dual:inst4\|core:inst\|WideOr0~746 17 COMB LCCOMB_X47_Y23_N2 1 " "Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.812 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 18.921 ns core_dual:inst4\|core:inst\|pri\[2\]~683 18 COMB LCCOMB_X45_Y23_N20 1 " "Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 18.921 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 19.416 ns core_dual:inst4\|core:inst\|pri\[2\]~684 19 COMB LCCOMB_X45_Y23_N16 1 " "Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.416 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 21.458 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 20 COMB CLKCTRL_G9 3 " "Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.458 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 22.933 ns core_dual:inst4\|core:inst\|pri\[2\] 21 REG LCCOMB_X46_Y23_N10 17 " "Info: 21: + IC(1.325 ns) + CELL(0.150 ns) = 22.933 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.768 ns ( 29.51 % ) " "Info: Total cell delay = 6.768 ns ( 29.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.165 ns ( 70.49 % ) " "Info: Total interconnect delay = 16.165 ns ( 70.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.933 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.933 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 5.189 ns - Shortest register " "Info: - Shortest clock path from clock \"WR\" to source register is 5.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns WR 1 CLK PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 296 -120 48 312 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.275 ns) 2.793 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.539 ns) + CELL(0.275 ns) = 2.793 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { WR core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.677 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.677 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.419 ns) 4.794 ns core_dual:inst4\|core:inst\|icw4~0 4 COMB LCCOMB_X45_Y23_N26 1 " "Info: 4: + IC(0.698 ns) + CELL(0.419 ns) = 4.794 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|icw4~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.189 ns core_dual:inst4\|core:inst\|icw4\[1\] 5 REG LCCOMB_X45_Y23_N0 5 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 5.189 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|icw4\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.973 ns ( 38.02 % ) " "Info: Total cell delay = 1.973 ns ( 38.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.216 ns ( 61.98 % ) " "Info: Total interconnect delay = 3.216 ns ( 61.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.419ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.933 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.933 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.041 ns - Shortest register register " "Info: - Shortest register to register delay is 2.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|icw4\[1\] 1 REG LCCOMB_X45_Y23_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|icw4\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.371 ns) 0.656 ns core_dual:inst4\|core:inst\|pri\[2\]~680 2 COMB LCCOMB_X45_Y23_N28 4 " "Info: 2: + IC(0.285 ns) + CELL(0.371 ns) = 0.656 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~680'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.420 ns) 1.517 ns core_dual:inst4\|core:inst\|pri\[2\]~688 3 COMB LCCOMB_X46_Y23_N24 1 " "Info: 3: + IC(0.441 ns) + CELL(0.420 ns) = 1.517 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 2.041 ns core_dual:inst4\|core:inst\|pri\[2\] 4 REG LCCOMB_X46_Y23_N10 17 " "Info: 4: + IC(0.253 ns) + CELL(0.271 ns) = 2.041 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 52.03 % ) " "Info: Total cell delay = 1.062 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 47.97 % ) " "Info: Total interconnect delay = 0.979 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] {} core_dual:inst4|core:inst|pri[2]~680 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.285ns 0.441ns 0.253ns } { 0.000ns 0.371ns 0.420ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.933 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.933 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { WR core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { WR {} WR~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.539ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.419ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] {} core_dual:inst4|core:inst|pri[2]~680 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.285ns 0.441ns 0.253ns } { 0.000ns 0.371ns 0.420ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CS 108 " "Warning: Circuit may not operate. Detected 108 non-operational path(s) clocked by clock \"CS\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core_dual:inst4\|core:inst\|icw4\[1\] core_dual:inst4\|core:inst\|pri\[2\] CS 15.703 ns " "Info: Found hold time violation between source  pin or register \"core_dual:inst4\|core:inst\|icw4\[1\]\" and destination pin or register \"core_dual:inst4\|core:inst\|pri\[2\]\" for clock \"CS\" (Hold time is 15.703 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.744 ns + Largest " "Info: + Largest clock skew is 17.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 23.097 ns + Longest register " "Info: + Longest clock path from clock \"CS\" to destination register is 23.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CS 1 CLK PIN_D13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 280 -120 48 296 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.371 ns) 2.957 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.607 ns) + CELL(0.371 ns) = 2.957 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { CS core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.841 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.841 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.242 ns) 4.568 ns core_dual:inst4\|core:inst\|clk 4 COMB LCCOMB_X41_Y22_N4 5 " "Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.568 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.787 ns) 5.773 ns core_dual:inst4\|core:inst\|state.101 5 REG LCFF_X42_Y22_N27 4 " "Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.773 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|state.101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 6.246 ns core_dual:inst4\|core:inst\|o1 6 COMB LCCOMB_X42_Y22_N18 9 " "Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.246 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.150 ns) 7.871 ns imr_a:inst9\|imr:inst\|imrreg\[3\] 7 REG LCCOMB_X45_Y24_N0 9 " "Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.871 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 8.867 ns pr:inst\|nmr\[3\] 8 COMB LCCOMB_X44_Y25_N16 17 " "Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.867 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.371 ns) 9.957 ns pr:inst\|Equal0~95 9 COMB LCCOMB_X46_Y24_N8 21 " "Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.957 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pr:inst|nmr[3] pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 10.498 ns pr:inst\|position.00000111~423 10 COMB LCCOMB_X46_Y24_N0 8 " "Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.498 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 11.381 ns pr:inst\|position.00000011_3934 11 REG LCCOMB_X46_Y25_N24 3 " "Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.381 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 12.577 ns pr:inst\|WideOr2~19 12 COMB LCCOMB_X47_Y24_N16 5 " "Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.577 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 13.479 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 13 COMB LCCOMB_X47_Y21_N12 2 " "Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.479 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 14.677 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 14 COMB LCCOMB_X46_Y23_N0 5 " "Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.677 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 16.630 ns core_dual:inst4\|core:inst\|WideOr2~544 15 COMB LCCOMB_X46_Y23_N12 2 " "Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.630 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 17.586 ns core_dual:inst4\|core:inst\|WideOr0~745 16 COMB LCCOMB_X47_Y23_N12 1 " "Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.586 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 17.976 ns core_dual:inst4\|core:inst\|WideOr0~746 17 COMB LCCOMB_X47_Y23_N2 1 " "Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.976 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 19.085 ns core_dual:inst4\|core:inst\|pri\[2\]~683 18 COMB LCCOMB_X45_Y23_N20 1 " "Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.085 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 19.580 ns core_dual:inst4\|core:inst\|pri\[2\]~684 19 COMB LCCOMB_X45_Y23_N16 1 " "Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.580 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 21.622 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 20 COMB CLKCTRL_G9 3 " "Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.622 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 23.097 ns core_dual:inst4\|core:inst\|pri\[2\] 21 REG LCCOMB_X46_Y23_N10 17 " "Info: 21: + IC(1.325 ns) + CELL(0.150 ns) = 23.097 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.864 ns ( 29.72 % ) " "Info: Total cell delay = 6.864 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.233 ns ( 70.28 % ) " "Info: Total interconnect delay = 16.233 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.097 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.097 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 5.353 ns - Shortest register " "Info: - Shortest clock path from clock \"CS\" to source register is 5.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CS 1 CLK PIN_D13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 280 -120 48 296 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.371 ns) 2.957 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.607 ns) + CELL(0.371 ns) = 2.957 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { CS core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.841 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.841 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.419 ns) 4.958 ns core_dual:inst4\|core:inst\|icw4~0 4 COMB LCCOMB_X45_Y23_N26 1 " "Info: 4: + IC(0.698 ns) + CELL(0.419 ns) = 4.958 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|icw4~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.353 ns core_dual:inst4\|core:inst\|icw4\[1\] 5 REG LCCOMB_X45_Y23_N0 5 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 5.353 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|icw4\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.069 ns ( 38.65 % ) " "Info: Total cell delay = 2.069 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.284 ns ( 61.35 % ) " "Info: Total interconnect delay = 3.284 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.419ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.097 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.097 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.041 ns - Shortest register register " "Info: - Shortest register to register delay is 2.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|icw4\[1\] 1 REG LCCOMB_X45_Y23_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|icw4\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.371 ns) 0.656 ns core_dual:inst4\|core:inst\|pri\[2\]~680 2 COMB LCCOMB_X45_Y23_N28 4 " "Info: 2: + IC(0.285 ns) + CELL(0.371 ns) = 0.656 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~680'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.420 ns) 1.517 ns core_dual:inst4\|core:inst\|pri\[2\]~688 3 COMB LCCOMB_X46_Y23_N24 1 " "Info: 3: + IC(0.441 ns) + CELL(0.420 ns) = 1.517 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 2.041 ns core_dual:inst4\|core:inst\|pri\[2\] 4 REG LCCOMB_X46_Y23_N10 17 " "Info: 4: + IC(0.253 ns) + CELL(0.271 ns) = 2.041 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 52.03 % ) " "Info: Total cell delay = 1.062 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 47.97 % ) " "Info: Total interconnect delay = 0.979 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] {} core_dual:inst4|core:inst|pri[2]~680 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.285ns 0.441ns 0.253ns } { 0.000ns 0.371ns 0.420ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.097 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.097 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { CS core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { CS {} CS~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.607ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.979ns 0.371ns 0.150ns 0.419ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] {} core_dual:inst4|core:inst|pri[2]~680 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.285ns 0.441ns 0.253ns } { 0.000ns 0.371ns 0.420ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "A0 108 " "Warning: Circuit may not operate. Detected 108 non-operational path(s) clocked by clock \"A0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core_dual:inst4\|core:inst\|icw4\[1\] core_dual:inst4\|core:inst\|pri\[2\] A0 15.703 ns " "Info: Found hold time violation between source  pin or register \"core_dual:inst4\|core:inst\|icw4\[1\]\" and destination pin or register \"core_dual:inst4\|core:inst\|pri\[2\]\" for clock \"A0\" (Hold time is 15.703 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.744 ns + Largest " "Info: + Largest clock skew is 17.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 destination 23.225 ns + Longest register " "Info: + Longest clock path from clock \"A0\" to destination register is 23.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A0 1 CLK PIN_D14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 344 -120 48 360 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.398 ns) 3.085 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { A0 core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.969 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.242 ns) 4.696 ns core_dual:inst4\|core:inst\|clk 4 COMB LCCOMB_X41_Y22_N4 5 " "Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.696 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.787 ns) 5.901 ns core_dual:inst4\|core:inst\|state.101 5 REG LCFF_X42_Y22_N27 4 " "Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.901 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|state.101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 6.374 ns core_dual:inst4\|core:inst\|o1 6 COMB LCCOMB_X42_Y22_N18 9 " "Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.374 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.150 ns) 7.999 ns imr_a:inst9\|imr:inst\|imrreg\[3\] 7 REG LCCOMB_X45_Y24_N0 9 " "Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.999 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 8.995 ns pr:inst\|nmr\[3\] 8 COMB LCCOMB_X44_Y25_N16 17 " "Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.371 ns) 10.085 ns pr:inst\|Equal0~95 9 COMB LCCOMB_X46_Y24_N8 21 " "Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 10.085 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pr:inst|nmr[3] pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 10.626 ns pr:inst\|position.00000111~423 10 COMB LCCOMB_X46_Y24_N0 8 " "Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.626 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 11.509 ns pr:inst\|position.00000011_3934 11 REG LCCOMB_X46_Y25_N24 3 " "Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.509 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 12.705 ns pr:inst\|WideOr2~19 12 COMB LCCOMB_X47_Y24_N16 5 " "Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.705 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 13.607 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 13 COMB LCCOMB_X47_Y21_N12 2 " "Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.607 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 14.805 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 14 COMB LCCOMB_X46_Y23_N0 5 " "Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.805 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 16.758 ns core_dual:inst4\|core:inst\|WideOr2~544 15 COMB LCCOMB_X46_Y23_N12 2 " "Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.758 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 17.714 ns core_dual:inst4\|core:inst\|WideOr0~745 16 COMB LCCOMB_X47_Y23_N12 1 " "Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.714 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 18.104 ns core_dual:inst4\|core:inst\|WideOr0~746 17 COMB LCCOMB_X47_Y23_N2 1 " "Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 18.104 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 19.213 ns core_dual:inst4\|core:inst\|pri\[2\]~683 18 COMB LCCOMB_X45_Y23_N20 1 " "Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.213 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 19.708 ns core_dual:inst4\|core:inst\|pri\[2\]~684 19 COMB LCCOMB_X45_Y23_N16 1 " "Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.708 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 21.750 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 20 COMB CLKCTRL_G9 3 " "Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.750 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 23.225 ns core_dual:inst4\|core:inst\|pri\[2\] 21 REG LCCOMB_X46_Y23_N10 17 " "Info: 21: + IC(1.325 ns) + CELL(0.150 ns) = 23.225 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.742 ns ( 29.03 % ) " "Info: Total cell delay = 6.742 ns ( 29.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.483 ns ( 70.97 % ) " "Info: Total interconnect delay = 16.483 ns ( 70.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.225 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.225 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 source 5.481 ns - Shortest register " "Info: - Shortest clock path from clock \"A0\" to source register is 5.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A0 1 CLK PIN_D14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 344 -120 48 360 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.398 ns) 3.085 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { A0 core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.969 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.419 ns) 5.086 ns core_dual:inst4\|core:inst\|icw4~0 4 COMB LCCOMB_X45_Y23_N26 1 " "Info: 4: + IC(0.698 ns) + CELL(0.419 ns) = 5.086 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|icw4~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.481 ns core_dual:inst4\|core:inst\|icw4\[1\] 5 REG LCCOMB_X45_Y23_N0 5 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 5.481 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|icw4\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 35.52 % ) " "Info: Total cell delay = 1.947 ns ( 35.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.534 ns ( 64.48 % ) " "Info: Total interconnect delay = 3.534 ns ( 64.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.481 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.419ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.225 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.225 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.481 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.041 ns - Shortest register register " "Info: - Shortest register to register delay is 2.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|icw4\[1\] 1 REG LCCOMB_X45_Y23_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|icw4\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.371 ns) 0.656 ns core_dual:inst4\|core:inst\|pri\[2\]~680 2 COMB LCCOMB_X45_Y23_N28 4 " "Info: 2: + IC(0.285 ns) + CELL(0.371 ns) = 0.656 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~680'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.420 ns) 1.517 ns core_dual:inst4\|core:inst\|pri\[2\]~688 3 COMB LCCOMB_X46_Y23_N24 1 " "Info: 3: + IC(0.441 ns) + CELL(0.420 ns) = 1.517 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 2.041 ns core_dual:inst4\|core:inst\|pri\[2\] 4 REG LCCOMB_X46_Y23_N10 17 " "Info: 4: + IC(0.253 ns) + CELL(0.271 ns) = 2.041 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 52.03 % ) " "Info: Total cell delay = 1.062 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 47.97 % ) " "Info: Total interconnect delay = 0.979 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] {} core_dual:inst4|core:inst|pri[2]~680 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.285ns 0.441ns 0.253ns } { 0.000ns 0.371ns 0.420ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.225 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.225 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.325ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|icw4~0 core_dual:inst4|core:inst|icw4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.481 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|icw4~0 {} core_dual:inst4|core:inst|icw4[1] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.698ns 0.245ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.419ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] core_dual:inst4|core:inst|pri[2]~680 core_dual:inst4|core:inst|pri[2]~688 core_dual:inst4|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.041 ns" { core_dual:inst4|core:inst|icw4[1] {} core_dual:inst4|core:inst|pri[2]~680 {} core_dual:inst4|core:inst|pri[2]~688 {} core_dual:inst4|core:inst|pri[2] {} } { 0.000ns 0.285ns 0.441ns 0.253ns } { 0.000ns 0.371ns 0.420ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "INTA 74 " "Warning: Circuit may not operate. Detected 74 non-operational path(s) clocked by clock \"INTA\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core_dual:inst4\|core:inst\|flag2 core_dual:inst4\|core:inst\|pri\[1\] INTA 12.844 ns " "Info: Found hold time violation between source  pin or register \"core_dual:inst4\|core:inst\|flag2\" and destination pin or register \"core_dual:inst4\|core:inst\|pri\[1\]\" for clock \"INTA\" (Hold time is 12.844 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.287 ns + Largest " "Info: + Largest clock skew is 17.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA destination 20.942 ns + Longest register " "Info: + Longest clock path from clock \"INTA\" to destination register is 20.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns INTA 1 CLK PIN_R3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 2; CLK Node = 'INTA'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 328 -120 48 344 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.276 ns) + CELL(0.787 ns) 3.905 ns core_dual:inst4\|core:inst\|flag2 2 REG LCFF_X44_Y23_N15 5 " "Info: 2: + IC(2.276 ns) + CELL(0.787 ns) = 3.905 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|flag2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { INTA core_dual:inst4|core:inst|flag2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.420 ns) 4.647 ns core_dual:inst4\|core:inst\|freeze 3 COMB LCCOMB_X44_Y23_N10 8 " "Info: 3: + IC(0.322 ns) + CELL(0.420 ns) = 4.647 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|freeze'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|freeze } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.150 ns) 5.562 ns irr_a:inst8\|irr:inst\|irrreg\[5\] 4 REG LCCOMB_X45_Y25_N22 6 " "Info: 4: + IC(0.765 ns) + CELL(0.150 ns) = 5.562 ns; Loc. = LCCOMB_X45_Y25_N22; Fanout = 6; REG Node = 'irr_a:inst8\|irr:inst\|irrreg\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[5] } "NODE_NAME" } } { "irr.v" "" { Text "D:/download/接口/8259a/irr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 5.992 ns pr:inst\|nmr\[5\] 5 COMB LCCOMB_X45_Y25_N16 22 " "Info: 5: + IC(0.280 ns) + CELL(0.150 ns) = 5.992 ns; Loc. = LCCOMB_X45_Y25_N16; Fanout = 22; COMB Node = 'pr:inst\|nmr\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { irr_a:inst8|irr:inst|irrreg[5] pr:inst|nmr[5] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.378 ns) 7.079 ns pr:inst\|Equal0~93 6 COMB LCCOMB_X46_Y24_N22 8 " "Info: 6: + IC(0.709 ns) + CELL(0.378 ns) = 7.079 ns; Loc. = LCCOMB_X46_Y24_N22; Fanout = 8; COMB Node = 'pr:inst\|Equal0~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { pr:inst|nmr[5] pr:inst|Equal0~93 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.150 ns) 7.510 ns pr:inst\|Equal0~95 7 COMB LCCOMB_X46_Y24_N8 21 " "Info: 7: + IC(0.281 ns) + CELL(0.150 ns) = 7.510 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { pr:inst|Equal0~93 pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 8.051 ns pr:inst\|position.00000111~423 8 COMB LCCOMB_X46_Y24_N0 8 " "Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 8.051 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 8.934 ns pr:inst\|position.00000011_3934 9 REG LCCOMB_X46_Y25_N24 3 " "Info: 9: + IC(0.490 ns) + CELL(0.393 ns) = 8.934 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 10.130 ns pr:inst\|WideOr2~19 10 COMB LCCOMB_X47_Y24_N16 5 " "Info: 10: + IC(0.758 ns) + CELL(0.438 ns) = 10.130 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 11.032 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 11 COMB LCCOMB_X47_Y21_N12 2 " "Info: 11: + IC(0.752 ns) + CELL(0.150 ns) = 11.032 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 12.230 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 12 COMB LCCOMB_X46_Y23_N0 5 " "Info: 12: + IC(0.760 ns) + CELL(0.438 ns) = 12.230 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 14.183 ns core_dual:inst4\|core:inst\|WideOr2~544 13 COMB LCCOMB_X46_Y23_N12 2 " "Info: 13: + IC(1.515 ns) + CELL(0.438 ns) = 14.183 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 15.139 ns core_dual:inst4\|core:inst\|WideOr0~745 14 COMB LCCOMB_X47_Y23_N12 1 " "Info: 14: + IC(0.681 ns) + CELL(0.275 ns) = 15.139 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 15.529 ns core_dual:inst4\|core:inst\|WideOr0~746 15 COMB LCCOMB_X47_Y23_N2 1 " "Info: 15: + IC(0.240 ns) + CELL(0.150 ns) = 15.529 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 16.638 ns core_dual:inst4\|core:inst\|pri\[2\]~683 16 COMB LCCOMB_X45_Y23_N20 1 " "Info: 16: + IC(0.672 ns) + CELL(0.437 ns) = 16.638 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 17.133 ns core_dual:inst4\|core:inst\|pri\[2\]~684 17 COMB LCCOMB_X45_Y23_N16 1 " "Info: 17: + IC(0.250 ns) + CELL(0.245 ns) = 17.133 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 19.175 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 18 COMB CLKCTRL_G9 3 " "Info: 18: + IC(2.042 ns) + CELL(0.000 ns) = 19.175 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.420 ns) 20.942 ns core_dual:inst4\|core:inst\|pri\[1\] 19 REG LCCOMB_X46_Y25_N4 43 " "Info: 19: + IC(1.347 ns) + CELL(0.420 ns) = 20.942 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.536 ns ( 31.21 % ) " "Info: Total cell delay = 6.536 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.406 ns ( 68.79 % ) " "Info: Total interconnect delay = 14.406 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.942 ns" { INTA core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[5] pr:inst|nmr[5] pr:inst|Equal0~93 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "20.942 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag2 {} core_dual:inst4|core:inst|freeze {} irr_a:inst8|irr:inst|irrreg[5] {} pr:inst|nmr[5] {} pr:inst|Equal0~93 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.276ns 0.322ns 0.765ns 0.280ns 0.709ns 0.281ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.787ns 0.420ns 0.150ns 0.150ns 0.378ns 0.150ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA source 3.655 ns - Shortest register " "Info: - Shortest clock path from clock \"INTA\" to source register is 3.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns INTA 1 CLK PIN_R3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 2; CLK Node = 'INTA'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 328 -120 48 344 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.276 ns) + CELL(0.537 ns) 3.655 ns core_dual:inst4\|core:inst\|flag2 2 REG LCFF_X44_Y23_N15 5 " "Info: 2: + IC(2.276 ns) + CELL(0.537 ns) = 3.655 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|flag2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { INTA core_dual:inst4|core:inst|flag2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 37.73 % ) " "Info: Total cell delay = 1.379 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.276 ns ( 62.27 % ) " "Info: Total interconnect delay = 2.276 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { INTA core_dual:inst4|core:inst|flag2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag2 {} } { 0.000ns 0.000ns 2.276ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.942 ns" { INTA core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[5] pr:inst|nmr[5] pr:inst|Equal0~93 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "20.942 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag2 {} core_dual:inst4|core:inst|freeze {} irr_a:inst8|irr:inst|irrreg[5] {} pr:inst|nmr[5] {} pr:inst|Equal0~93 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.276ns 0.322ns 0.765ns 0.280ns 0.709ns 0.281ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.787ns 0.420ns 0.150ns 0.150ns 0.378ns 0.150ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { INTA core_dual:inst4|core:inst|flag2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag2 {} } { 0.000ns 0.000ns 2.276ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.193 ns - Shortest register register " "Info: - Shortest register to register delay is 4.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|flag2 1 REG LCFF_X44_Y23_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|flag2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|flag2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.413 ns) 0.898 ns core_dual:inst4\|core:inst\|eoi\[2\]~686 2 COMB LCCOMB_X45_Y23_N4 3 " "Info: 2: + IC(0.485 ns) + CELL(0.413 ns) = 0.898 ns; Loc. = LCCOMB_X45_Y23_N4; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~686'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|eoi[2]~686 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.371 ns) 1.535 ns core_dual:inst4\|core:inst\|eoi\[4\]~692 3 COMB LCCOMB_X45_Y23_N8 2 " "Info: 3: + IC(0.266 ns) + CELL(0.371 ns) = 1.535 ns; Loc. = LCCOMB_X45_Y23_N8; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[4\]~692'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { core_dual:inst4|core:inst|eoi[2]~686 core_dual:inst4|core:inst|eoi[4]~692 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.271 ns) 2.470 ns core_dual:inst4\|core:inst\|eoi\[4\]~697 4 COMB LCCOMB_X47_Y23_N28 6 " "Info: 4: + IC(0.664 ns) + CELL(0.271 ns) = 2.470 ns; Loc. = LCCOMB_X47_Y23_N28; Fanout = 6; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[4\]~697'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { core_dual:inst4|core:inst|eoi[4]~692 core_dual:inst4|core:inst|eoi[4]~697 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.150 ns) 2.904 ns core_dual:inst4\|core:inst\|WideOr4~542 5 COMB LCCOMB_X47_Y23_N30 1 " "Info: 5: + IC(0.284 ns) + CELL(0.150 ns) = 2.904 ns; Loc. = LCCOMB_X47_Y23_N30; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr4~542'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core_dual:inst4|core:inst|eoi[4]~697 core_dual:inst4|core:inst|WideOr4~542 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 3.322 ns core_dual:inst4\|core:inst\|pri\[1\]~681 6 COMB LCCOMB_X47_Y23_N10 1 " "Info: 6: + IC(0.268 ns) + CELL(0.150 ns) = 3.322 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[1\]~681'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { core_dual:inst4|core:inst|WideOr4~542 core_dual:inst4|core:inst|pri[1]~681 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.150 ns) 4.193 ns core_dual:inst4\|core:inst\|pri\[1\] 7 REG LCCOMB_X46_Y25_N4 43 " "Info: 7: + IC(0.721 ns) + CELL(0.150 ns) = 4.193 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 35.89 % ) " "Info: Total cell delay = 1.505 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.688 ns ( 64.11 % ) " "Info: Total interconnect delay = 2.688 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.193 ns" { core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|eoi[2]~686 core_dual:inst4|core:inst|eoi[4]~692 core_dual:inst4|core:inst|eoi[4]~697 core_dual:inst4|core:inst|WideOr4~542 core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.193 ns" { core_dual:inst4|core:inst|flag2 {} core_dual:inst4|core:inst|eoi[2]~686 {} core_dual:inst4|core:inst|eoi[4]~692 {} core_dual:inst4|core:inst|eoi[4]~697 {} core_dual:inst4|core:inst|WideOr4~542 {} core_dual:inst4|core:inst|pri[1]~681 {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.485ns 0.266ns 0.664ns 0.284ns 0.268ns 0.721ns } { 0.000ns 0.413ns 0.371ns 0.271ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.942 ns" { INTA core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|freeze irr_a:inst8|irr:inst|irrreg[5] pr:inst|nmr[5] pr:inst|Equal0~93 pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "20.942 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag2 {} core_dual:inst4|core:inst|freeze {} irr_a:inst8|irr:inst|irrreg[5] {} pr:inst|nmr[5] {} pr:inst|Equal0~93 {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.276ns 0.322ns 0.765ns 0.280ns 0.709ns 0.281ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.787ns 0.420ns 0.150ns 0.150ns 0.378ns 0.150ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { INTA core_dual:inst4|core:inst|flag2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { INTA {} INTA~combout {} core_dual:inst4|core:inst|flag2 {} } { 0.000ns 0.000ns 2.276ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.193 ns" { core_dual:inst4|core:inst|flag2 core_dual:inst4|core:inst|eoi[2]~686 core_dual:inst4|core:inst|eoi[4]~692 core_dual:inst4|core:inst|eoi[4]~697 core_dual:inst4|core:inst|WideOr4~542 core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.193 ns" { core_dual:inst4|core:inst|flag2 {} core_dual:inst4|core:inst|eoi[2]~686 {} core_dual:inst4|core:inst|eoi[4]~692 {} core_dual:inst4|core:inst|eoi[4]~697 {} core_dual:inst4|core:inst|WideOr4~542 {} core_dual:inst4|core:inst|pri[1]~681 {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.485ns 0.266ns 0.664ns 0.284ns 0.268ns 0.721ns } { 0.000ns 0.413ns 0.371ns 0.271ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "in\[4\] 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"in\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core_dual:inst4\|core:inst\|ocw2\[1\] core_dual:inst4\|core:inst\|pri\[1\] in\[4\] 9.255 ns " "Info: Found hold time violation between source  pin or register \"core_dual:inst4\|core:inst\|ocw2\[1\]\" and destination pin or register \"core_dual:inst4\|core:inst\|pri\[1\]\" for clock \"in\[4\]\" (Hold time is 9.255 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.228 ns + Largest " "Info: + Largest clock skew is 11.228 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in\[4\] destination 15.021 ns + Longest register " "Info: + Longest clock path from clock \"in\[4\]\" to destination register is 15.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns in\[4\] 1 CLK PIN_R2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.240 ns) + CELL(0.275 ns) 3.357 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.240 ns) + CELL(0.275 ns) = 3.357 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { in[4] core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.150 ns) 3.963 ns core_dual:inst4\|core:inst\|ocw2\[5\] 3 REG LCCOMB_X46_Y23_N14 2 " "Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 3.963 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 4.517 ns core_dual:inst4\|core:inst\|eoi\[2\]~688 4 COMB LCCOMB_X46_Y23_N18 1 " "Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 4.517 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 4.918 ns core_dual:inst4\|core:inst\|eoi\[2\]~689 5 COMB LCCOMB_X46_Y23_N26 4 " "Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 4.918 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~689'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.420 ns) 5.616 ns core_dual:inst4\|core:inst\|eoi\[2\]~712 6 COMB LCCOMB_X46_Y23_N4 4 " "Info: 6: + IC(0.278 ns) + CELL(0.420 ns) = 5.616 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~712'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 6.309 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 7 COMB LCCOMB_X46_Y23_N0 5 " "Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 6.309 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 8.262 ns core_dual:inst4\|core:inst\|WideOr2~544 8 COMB LCCOMB_X46_Y23_N12 2 " "Info: 8: + IC(1.515 ns) + CELL(0.438 ns) = 8.262 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 9.218 ns core_dual:inst4\|core:inst\|WideOr0~745 9 COMB LCCOMB_X47_Y23_N12 1 " "Info: 9: + IC(0.681 ns) + CELL(0.275 ns) = 9.218 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 9.608 ns core_dual:inst4\|core:inst\|WideOr0~746 10 COMB LCCOMB_X47_Y23_N2 1 " "Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 9.608 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 10.717 ns core_dual:inst4\|core:inst\|pri\[2\]~683 11 COMB LCCOMB_X45_Y23_N20 1 " "Info: 11: + IC(0.672 ns) + CELL(0.437 ns) = 10.717 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 11.212 ns core_dual:inst4\|core:inst\|pri\[2\]~684 12 COMB LCCOMB_X45_Y23_N16 1 " "Info: 12: + IC(0.250 ns) + CELL(0.245 ns) = 11.212 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 13.254 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 13 COMB CLKCTRL_G9 3 " "Info: 13: + IC(2.042 ns) + CELL(0.000 ns) = 13.254 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.420 ns) 15.021 ns core_dual:inst4\|core:inst\|pri\[1\] 14 REG LCCOMB_X46_Y25_N4 43 " "Info: 14: + IC(1.347 ns) + CELL(0.420 ns) = 15.021 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.497 ns ( 29.94 % ) " "Info: Total cell delay = 4.497 ns ( 29.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.524 ns ( 70.06 % ) " "Info: Total interconnect delay = 10.524 ns ( 70.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.021 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.021 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.240ns 0.456ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in\[4\] source 3.793 ns - Shortest register " "Info: - Shortest clock path from clock \"in\[4\]\" to source register is 3.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns in\[4\] 1 CLK PIN_R2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.240 ns) + CELL(0.275 ns) 3.357 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.240 ns) + CELL(0.275 ns) = 3.357 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { in[4] core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.150 ns) 3.793 ns core_dual:inst4\|core:inst\|ocw2\[1\] 3 REG LCCOMB_X45_Y23_N24 5 " "Info: 3: + IC(0.286 ns) + CELL(0.150 ns) = 3.793 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 33.40 % ) " "Info: Total cell delay = 1.267 ns ( 33.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.526 ns ( 66.60 % ) " "Info: Total interconnect delay = 2.526 ns ( 66.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.793 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.793 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[1] {} } { 0.000ns 0.000ns 2.240ns 0.286ns } { 0.000ns 0.842ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.021 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.021 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.240ns 0.456ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.793 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.793 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[1] {} } { 0.000ns 0.000ns 2.240ns 0.286ns } { 0.000ns 0.842ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.973 ns - Shortest register register " "Info: - Shortest register to register delay is 1.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|ocw2\[1\] 1 REG LCCOMB_X45_Y23_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.420 ns) 1.102 ns core_dual:inst4\|core:inst\|pri\[1\]~681 2 COMB LCCOMB_X47_Y23_N10 1 " "Info: 2: + IC(0.682 ns) + CELL(0.420 ns) = 1.102 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[1\]~681'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { core_dual:inst4|core:inst|ocw2[1] core_dual:inst4|core:inst|pri[1]~681 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.150 ns) 1.973 ns core_dual:inst4\|core:inst\|pri\[1\] 3 REG LCCOMB_X46_Y25_N4 43 " "Info: 3: + IC(0.721 ns) + CELL(0.150 ns) = 1.973 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.570 ns ( 28.89 % ) " "Info: Total cell delay = 0.570 ns ( 28.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.403 ns ( 71.11 % ) " "Info: Total interconnect delay = 1.403 ns ( 71.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] {} core_dual:inst4|core:inst|pri[1]~681 {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.682ns 0.721ns } { 0.000ns 0.420ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.021 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.021 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.240ns 0.456ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.793 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.793 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[1] {} } { 0.000ns 0.000ns 2.240ns 0.286ns } { 0.000ns 0.842ns 0.275ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] {} core_dual:inst4|core:inst|pri[1]~681 {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.682ns 0.721ns } { 0.000ns 0.420ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "en 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"en\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core_dual:inst4\|core:inst\|ocw2\[1\] core_dual:inst4\|core:inst\|pri\[1\] en 9.255 ns " "Info: Found hold time violation between source  pin or register \"core_dual:inst4\|core:inst\|ocw2\[1\]\" and destination pin or register \"core_dual:inst4\|core:inst\|pri\[1\]\" for clock \"en\" (Hold time is 9.255 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.228 ns + Largest " "Info: + Largest clock skew is 11.228 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 15.182 ns + Longest register " "Info: + Longest clock path from clock \"en\" to destination register is 15.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns en 1 CLK PIN_P3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 29; CLK Node = 'en'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.413 ns) 3.518 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.263 ns) + CELL(0.413 ns) = 3.518 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { en core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.150 ns) 4.124 ns core_dual:inst4\|core:inst\|ocw2\[5\] 3 REG LCCOMB_X46_Y23_N14 2 " "Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 4.124 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 4.678 ns core_dual:inst4\|core:inst\|eoi\[2\]~688 4 COMB LCCOMB_X46_Y23_N18 1 " "Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 4.678 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 5.079 ns core_dual:inst4\|core:inst\|eoi\[2\]~689 5 COMB LCCOMB_X46_Y23_N26 4 " "Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 5.079 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~689'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.420 ns) 5.777 ns core_dual:inst4\|core:inst\|eoi\[2\]~712 6 COMB LCCOMB_X46_Y23_N4 4 " "Info: 6: + IC(0.278 ns) + CELL(0.420 ns) = 5.777 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~712'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 6.470 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 7 COMB LCCOMB_X46_Y23_N0 5 " "Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 6.470 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 8.423 ns core_dual:inst4\|core:inst\|WideOr2~544 8 COMB LCCOMB_X46_Y23_N12 2 " "Info: 8: + IC(1.515 ns) + CELL(0.438 ns) = 8.423 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 9.379 ns core_dual:inst4\|core:inst\|WideOr0~745 9 COMB LCCOMB_X47_Y23_N12 1 " "Info: 9: + IC(0.681 ns) + CELL(0.275 ns) = 9.379 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 9.769 ns core_dual:inst4\|core:inst\|WideOr0~746 10 COMB LCCOMB_X47_Y23_N2 1 " "Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 9.769 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 10.878 ns core_dual:inst4\|core:inst\|pri\[2\]~683 11 COMB LCCOMB_X45_Y23_N20 1 " "Info: 11: + IC(0.672 ns) + CELL(0.437 ns) = 10.878 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 11.373 ns core_dual:inst4\|core:inst\|pri\[2\]~684 12 COMB LCCOMB_X45_Y23_N16 1 " "Info: 12: + IC(0.250 ns) + CELL(0.245 ns) = 11.373 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 13.415 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 13 COMB CLKCTRL_G9 3 " "Info: 13: + IC(2.042 ns) + CELL(0.000 ns) = 13.415 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.420 ns) 15.182 ns core_dual:inst4\|core:inst\|pri\[1\] 14 REG LCCOMB_X46_Y25_N4 43 " "Info: 14: + IC(1.347 ns) + CELL(0.420 ns) = 15.182 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.635 ns ( 30.53 % ) " "Info: Total cell delay = 4.635 ns ( 30.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.547 ns ( 69.47 % ) " "Info: Total interconnect delay = 10.547 ns ( 69.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.182 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.182 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.263ns 0.456ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.413ns 0.150ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 3.954 ns - Shortest register " "Info: - Shortest clock path from clock \"en\" to source register is 3.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns en 1 CLK PIN_P3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 29; CLK Node = 'en'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.413 ns) 3.518 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.263 ns) + CELL(0.413 ns) = 3.518 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { en core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.150 ns) 3.954 ns core_dual:inst4\|core:inst\|ocw2\[1\] 3 REG LCCOMB_X45_Y23_N24 5 " "Info: 3: + IC(0.286 ns) + CELL(0.150 ns) = 3.954 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 35.53 % ) " "Info: Total cell delay = 1.405 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 64.47 % ) " "Info: Total interconnect delay = 2.549 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[1] {} } { 0.000ns 0.000ns 2.263ns 0.286ns } { 0.000ns 0.842ns 0.413ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.182 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.182 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.263ns 0.456ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.413ns 0.150ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[1] {} } { 0.000ns 0.000ns 2.263ns 0.286ns } { 0.000ns 0.842ns 0.413ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.973 ns - Shortest register register " "Info: - Shortest register to register delay is 1.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|ocw2\[1\] 1 REG LCCOMB_X45_Y23_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.420 ns) 1.102 ns core_dual:inst4\|core:inst\|pri\[1\]~681 2 COMB LCCOMB_X47_Y23_N10 1 " "Info: 2: + IC(0.682 ns) + CELL(0.420 ns) = 1.102 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[1\]~681'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { core_dual:inst4|core:inst|ocw2[1] core_dual:inst4|core:inst|pri[1]~681 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.150 ns) 1.973 ns core_dual:inst4\|core:inst\|pri\[1\] 3 REG LCCOMB_X46_Y25_N4 43 " "Info: 3: + IC(0.721 ns) + CELL(0.150 ns) = 1.973 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.570 ns ( 28.89 % ) " "Info: Total cell delay = 0.570 ns ( 28.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.403 ns ( 71.11 % ) " "Info: Total interconnect delay = 1.403 ns ( 71.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] {} core_dual:inst4|core:inst|pri[1]~681 {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.682ns 0.721ns } { 0.000ns 0.420ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.182 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.182 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.263ns 0.456ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.413ns 0.150ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { en core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.954 ns" { en {} en~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[1] {} } { 0.000ns 0.000ns 2.263ns 0.286ns } { 0.000ns 0.842ns 0.413ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] {} core_dual:inst4|core:inst|pri[1]~681 {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.682ns 0.721ns } { 0.000ns 0.420ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "in\[3\] 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"in\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core_dual:inst4\|core:inst\|ocw2\[1\] core_dual:inst4\|core:inst\|pri\[1\] in\[3\] 9.255 ns " "Info: Found hold time violation between source  pin or register \"core_dual:inst4\|core:inst\|ocw2\[1\]\" and destination pin or register \"core_dual:inst4\|core:inst\|pri\[1\]\" for clock \"in\[3\]\" (Hold time is 9.255 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.228 ns + Largest " "Info: + Largest clock skew is 11.228 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in\[3\] destination 15.359 ns + Longest register " "Info: + Longest clock path from clock \"in\[3\]\" to destination register is 15.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns in\[3\] 1 CLK PIN_P4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 6; CLK Node = 'in\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(0.393 ns) 3.695 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.460 ns) + CELL(0.393 ns) = 3.695 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { in[3] core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.150 ns) 4.301 ns core_dual:inst4\|core:inst\|ocw2\[5\] 3 REG LCCOMB_X46_Y23_N14 2 " "Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 4.301 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 4.855 ns core_dual:inst4\|core:inst\|eoi\[2\]~688 4 COMB LCCOMB_X46_Y23_N18 1 " "Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 4.855 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~688'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 5.256 ns core_dual:inst4\|core:inst\|eoi\[2\]~689 5 COMB LCCOMB_X46_Y23_N26 4 " "Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 5.256 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~689'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.420 ns) 5.954 ns core_dual:inst4\|core:inst\|eoi\[2\]~712 6 COMB LCCOMB_X46_Y23_N4 4 " "Info: 6: + IC(0.278 ns) + CELL(0.420 ns) = 5.954 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~712'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 6.647 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 7 COMB LCCOMB_X46_Y23_N0 5 " "Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 6.647 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 8.600 ns core_dual:inst4\|core:inst\|WideOr2~544 8 COMB LCCOMB_X46_Y23_N12 2 " "Info: 8: + IC(1.515 ns) + CELL(0.438 ns) = 8.600 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 9.556 ns core_dual:inst4\|core:inst\|WideOr0~745 9 COMB LCCOMB_X47_Y23_N12 1 " "Info: 9: + IC(0.681 ns) + CELL(0.275 ns) = 9.556 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 9.946 ns core_dual:inst4\|core:inst\|WideOr0~746 10 COMB LCCOMB_X47_Y23_N2 1 " "Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 9.946 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 11.055 ns core_dual:inst4\|core:inst\|pri\[2\]~683 11 COMB LCCOMB_X45_Y23_N20 1 " "Info: 11: + IC(0.672 ns) + CELL(0.437 ns) = 11.055 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 11.550 ns core_dual:inst4\|core:inst\|pri\[2\]~684 12 COMB LCCOMB_X45_Y23_N16 1 " "Info: 12: + IC(0.250 ns) + CELL(0.245 ns) = 11.550 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 13.592 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 13 COMB CLKCTRL_G9 3 " "Info: 13: + IC(2.042 ns) + CELL(0.000 ns) = 13.592 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.420 ns) 15.359 ns core_dual:inst4\|core:inst\|pri\[1\] 14 REG LCCOMB_X46_Y25_N4 43 " "Info: 14: + IC(1.347 ns) + CELL(0.420 ns) = 15.359 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.615 ns ( 30.05 % ) " "Info: Total cell delay = 4.615 ns ( 30.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.744 ns ( 69.95 % ) " "Info: Total interconnect delay = 10.744 ns ( 69.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.359 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.359 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.460ns 0.456ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.393ns 0.150ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in\[3\] source 4.131 ns - Shortest register " "Info: - Shortest clock path from clock \"in\[3\]\" to source register is 4.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns in\[3\] 1 CLK PIN_P4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 6; CLK Node = 'in\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(0.393 ns) 3.695 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.460 ns) + CELL(0.393 ns) = 3.695 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { in[3] core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.150 ns) 4.131 ns core_dual:inst4\|core:inst\|ocw2\[1\] 3 REG LCCOMB_X45_Y23_N24 5 " "Info: 3: + IC(0.286 ns) + CELL(0.150 ns) = 4.131 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 33.53 % ) " "Info: Total cell delay = 1.385 ns ( 33.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.746 ns ( 66.47 % ) " "Info: Total interconnect delay = 2.746 ns ( 66.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.131 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.131 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[1] {} } { 0.000ns 0.000ns 2.460ns 0.286ns } { 0.000ns 0.842ns 0.393ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.359 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.359 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.460ns 0.456ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.393ns 0.150ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.131 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.131 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[1] {} } { 0.000ns 0.000ns 2.460ns 0.286ns } { 0.000ns 0.842ns 0.393ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.973 ns - Shortest register register " "Info: - Shortest register to register delay is 1.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|ocw2\[1\] 1 REG LCCOMB_X45_Y23_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.420 ns) 1.102 ns core_dual:inst4\|core:inst\|pri\[1\]~681 2 COMB LCCOMB_X47_Y23_N10 1 " "Info: 2: + IC(0.682 ns) + CELL(0.420 ns) = 1.102 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[1\]~681'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { core_dual:inst4|core:inst|ocw2[1] core_dual:inst4|core:inst|pri[1]~681 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.150 ns) 1.973 ns core_dual:inst4\|core:inst\|pri\[1\] 3 REG LCCOMB_X46_Y25_N4 43 " "Info: 3: + IC(0.721 ns) + CELL(0.150 ns) = 1.973 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.570 ns ( 28.89 % ) " "Info: Total cell delay = 0.570 ns ( 28.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.403 ns ( 71.11 % ) " "Info: Total interconnect delay = 1.403 ns ( 71.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] {} core_dual:inst4|core:inst|pri[1]~681 {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.682ns 0.721ns } { 0.000ns 0.420ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.359 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] core_dual:inst4|core:inst|eoi[2]~688 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[2]~712 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.359 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} core_dual:inst4|core:inst|eoi[2]~688 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[2]~712 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 2.460ns 0.456ns 0.279ns 0.251ns 0.278ns 0.273ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.842ns 0.393ns 0.150ns 0.275ns 0.150ns 0.420ns 0.420ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.131 ns" { in[3] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.131 ns" { in[3] {} in[3]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[1] {} } { 0.000ns 0.000ns 2.460ns 0.286ns } { 0.000ns 0.842ns 0.393ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.973 ns" { core_dual:inst4|core:inst|ocw2[1] {} core_dual:inst4|core:inst|pri[1]~681 {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.682ns 0.721ns } { 0.000ns 0.420ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "RESET 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"RESET\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pr:inst\|position.00000100_3795 core_dual:inst4\|core:inst\|pri\[1\] RESET 8.318 ns " "Info: Found hold time violation between source  pin or register \"pr:inst\|position.00000100_3795\" and destination pin or register \"core_dual:inst4\|core:inst\|pri\[1\]\" for clock \"RESET\" (Hold time is 8.318 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.255 ns + Largest " "Info: + Largest clock skew is 12.255 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RESET destination 16.191 ns + Longest register " "Info: + Longest clock path from clock \"RESET\" to destination register is 16.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESET 1 CLK PIN_P2 38 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 38; CLK Node = 'RESET'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 360 -216 -48 376 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.420 ns) 3.300 ns pr:inst\|position.00000111~423 2 COMB LCCOMB_X46_Y24_N0 8 " "Info: 2: + IC(1.881 ns) + CELL(0.420 ns) = 3.300 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { RESET pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 4.183 ns pr:inst\|position.00000011_3934 3 REG LCCOMB_X46_Y25_N24 3 " "Info: 3: + IC(0.490 ns) + CELL(0.393 ns) = 4.183 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 5.379 ns pr:inst\|WideOr2~19 4 COMB LCCOMB_X47_Y24_N16 5 " "Info: 4: + IC(0.758 ns) + CELL(0.438 ns) = 5.379 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 6.281 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 5 COMB LCCOMB_X47_Y21_N12 2 " "Info: 5: + IC(0.752 ns) + CELL(0.150 ns) = 6.281 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 7.479 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 6 COMB LCCOMB_X46_Y23_N0 5 " "Info: 6: + IC(0.760 ns) + CELL(0.438 ns) = 7.479 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 9.432 ns core_dual:inst4\|core:inst\|WideOr2~544 7 COMB LCCOMB_X46_Y23_N12 2 " "Info: 7: + IC(1.515 ns) + CELL(0.438 ns) = 9.432 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 10.388 ns core_dual:inst4\|core:inst\|WideOr0~745 8 COMB LCCOMB_X47_Y23_N12 1 " "Info: 8: + IC(0.681 ns) + CELL(0.275 ns) = 10.388 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 10.778 ns core_dual:inst4\|core:inst\|WideOr0~746 9 COMB LCCOMB_X47_Y23_N2 1 " "Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 10.778 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 11.887 ns core_dual:inst4\|core:inst\|pri\[2\]~683 10 COMB LCCOMB_X45_Y23_N20 1 " "Info: 10: + IC(0.672 ns) + CELL(0.437 ns) = 11.887 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 12.382 ns core_dual:inst4\|core:inst\|pri\[2\]~684 11 COMB LCCOMB_X45_Y23_N16 1 " "Info: 11: + IC(0.250 ns) + CELL(0.245 ns) = 12.382 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 14.424 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 12 COMB CLKCTRL_G9 3 " "Info: 12: + IC(2.042 ns) + CELL(0.000 ns) = 14.424 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.420 ns) 16.191 ns core_dual:inst4\|core:inst\|pri\[1\] 13 REG LCCOMB_X46_Y25_N4 43 " "Info: 13: + IC(1.347 ns) + CELL(0.420 ns) = 16.191 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.803 ns ( 29.66 % ) " "Info: Total cell delay = 4.803 ns ( 29.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.388 ns ( 70.34 % ) " "Info: Total interconnect delay = 11.388 ns ( 70.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.191 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.191 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 1.881ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.999ns 0.420ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RESET source 3.936 ns - Shortest register " "Info: - Shortest clock path from clock \"RESET\" to source register is 3.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESET 1 CLK PIN_P2 38 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 38; CLK Node = 'RESET'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 360 -216 -48 376 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.420 ns) 3.300 ns pr:inst\|position.00000111~423 2 COMB LCCOMB_X46_Y24_N0 8 " "Info: 2: + IC(1.881 ns) + CELL(0.420 ns) = 3.300 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { RESET pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.150 ns) 3.936 ns pr:inst\|position.00000100_3795 3 REG LCCOMB_X46_Y25_N22 2 " "Info: 3: + IC(0.486 ns) + CELL(0.150 ns) = 3.936 ns; Loc. = LCCOMB_X46_Y25_N22; Fanout = 2; REG Node = 'pr:inst\|position.00000100_3795'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { pr:inst|position.00000111~423 pr:inst|position.00000100_3795 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.569 ns ( 39.86 % ) " "Info: Total cell delay = 1.569 ns ( 39.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.367 ns ( 60.14 % ) " "Info: Total interconnect delay = 2.367 ns ( 60.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.936 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000100_3795 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.936 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000100_3795 {} } { 0.000ns 0.000ns 1.881ns 0.486ns } { 0.000ns 0.999ns 0.420ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.191 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.191 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 1.881ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.999ns 0.420ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.936 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000100_3795 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.936 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000100_3795 {} } { 0.000ns 0.000ns 1.881ns 0.486ns } { 0.000ns 0.999ns 0.420ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.937 ns - Shortest register register " "Info: - Shortest register to register delay is 3.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pr:inst\|position.00000100_3795 1 REG LCCOMB_X46_Y25_N22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N22; Fanout = 2; REG Node = 'pr:inst\|position.00000100_3795'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst|position.00000100_3795 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.149 ns) 0.600 ns pr:inst\|WideOr1~12 2 COMB LCCOMB_X47_Y25_N12 5 " "Info: 2: + IC(0.451 ns) + CELL(0.149 ns) = 0.600 ns; Loc. = LCCOMB_X47_Y25_N12; Fanout = 5; COMB Node = 'pr:inst\|WideOr1~12'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { pr:inst|position.00000100_3795 pr:inst|WideOr1~12 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.150 ns) 1.491 ns core_dual:inst4\|core:inst\|eoi\[4\]~694 3 COMB LCCOMB_X47_Y23_N16 2 " "Info: 3: + IC(0.741 ns) + CELL(0.150 ns) = 1.491 ns; Loc. = LCCOMB_X47_Y23_N16; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[4\]~694'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { pr:inst|WideOr1~12 core_dual:inst4|core:inst|eoi[4]~694 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.437 ns) 2.214 ns core_dual:inst4\|core:inst\|eoi\[4\]~697 4 COMB LCCOMB_X47_Y23_N28 6 " "Info: 4: + IC(0.286 ns) + CELL(0.437 ns) = 2.214 ns; Loc. = LCCOMB_X47_Y23_N28; Fanout = 6; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[4\]~697'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { core_dual:inst4|core:inst|eoi[4]~694 core_dual:inst4|core:inst|eoi[4]~697 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.150 ns) 2.648 ns core_dual:inst4\|core:inst\|WideOr4~542 5 COMB LCCOMB_X47_Y23_N30 1 " "Info: 5: + IC(0.284 ns) + CELL(0.150 ns) = 2.648 ns; Loc. = LCCOMB_X47_Y23_N30; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr4~542'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core_dual:inst4|core:inst|eoi[4]~697 core_dual:inst4|core:inst|WideOr4~542 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 3.066 ns core_dual:inst4\|core:inst\|pri\[1\]~681 6 COMB LCCOMB_X47_Y23_N10 1 " "Info: 6: + IC(0.268 ns) + CELL(0.150 ns) = 3.066 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[1\]~681'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { core_dual:inst4|core:inst|WideOr4~542 core_dual:inst4|core:inst|pri[1]~681 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.150 ns) 3.937 ns core_dual:inst4\|core:inst\|pri\[1\] 7 REG LCCOMB_X46_Y25_N4 43 " "Info: 7: + IC(0.721 ns) + CELL(0.150 ns) = 3.937 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.186 ns ( 30.12 % ) " "Info: Total cell delay = 1.186 ns ( 30.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.751 ns ( 69.88 % ) " "Info: Total interconnect delay = 2.751 ns ( 69.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { pr:inst|position.00000100_3795 pr:inst|WideOr1~12 core_dual:inst4|core:inst|eoi[4]~694 core_dual:inst4|core:inst|eoi[4]~697 core_dual:inst4|core:inst|WideOr4~542 core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.937 ns" { pr:inst|position.00000100_3795 {} pr:inst|WideOr1~12 {} core_dual:inst4|core:inst|eoi[4]~694 {} core_dual:inst4|core:inst|eoi[4]~697 {} core_dual:inst4|core:inst|WideOr4~542 {} core_dual:inst4|core:inst|pri[1]~681 {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.451ns 0.741ns 0.286ns 0.284ns 0.268ns 0.721ns } { 0.000ns 0.149ns 0.150ns 0.437ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.191 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.191 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 1.881ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.999ns 0.420ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.936 ns" { RESET pr:inst|position.00000111~423 pr:inst|position.00000100_3795 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.936 ns" { RESET {} RESET~combout {} pr:inst|position.00000111~423 {} pr:inst|position.00000100_3795 {} } { 0.000ns 0.000ns 1.881ns 0.486ns } { 0.000ns 0.999ns 0.420ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { pr:inst|position.00000100_3795 pr:inst|WideOr1~12 core_dual:inst4|core:inst|eoi[4]~694 core_dual:inst4|core:inst|eoi[4]~697 core_dual:inst4|core:inst|WideOr4~542 core_dual:inst4|core:inst|pri[1]~681 core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.937 ns" { pr:inst|position.00000100_3795 {} pr:inst|WideOr1~12 {} core_dual:inst4|core:inst|eoi[4]~694 {} core_dual:inst4|core:inst|eoi[4]~697 {} core_dual:inst4|core:inst|WideOr4~542 {} core_dual:inst4|core:inst|pri[1]~681 {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.451ns 0.741ns 0.286ns 0.284ns 0.268ns 0.721ns } { 0.000ns 0.149ns 0.150ns 0.437ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "core_dual:inst4\|core:inst\|ocw2\[5\] en in\[4\] 6.475 ns register " "Info: tsu for register \"core_dual:inst4\|core:inst\|ocw2\[5\]\" (data pin = \"en\", clock pin = \"in\[4\]\") is 6.475 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.737 ns + Longest pin register " "Info: + Longest pin to register delay is 9.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns en 1 CLK PIN_P3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 29; CLK Node = 'en'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 608 -312 -144 624 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.564 ns) + CELL(0.398 ns) 7.804 ns select2:inst15\|out1\[5\]~97 2 COMB LCCOMB_X43_Y23_N14 4 " "Info: 2: + IC(6.564 ns) + CELL(0.398 ns) = 7.804 ns; Loc. = LCCOMB_X43_Y23_N14; Fanout = 4; COMB Node = 'select2:inst15\|out1\[5\]~97'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { en select2:inst15|out1[5]~97 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259a/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.438 ns) 9.737 ns core_dual:inst4\|core:inst\|ocw2\[5\] 3 REG LCCOMB_X46_Y23_N14 2 " "Info: 3: + IC(1.495 ns) + CELL(0.438 ns) = 9.737 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { select2:inst15|out1[5]~97 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 17.23 % ) " "Info: Total cell delay = 1.678 ns ( 17.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.059 ns ( 82.77 % ) " "Info: Total interconnect delay = 8.059 ns ( 82.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.737 ns" { en select2:inst15|out1[5]~97 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.737 ns" { en {} en~combout {} select2:inst15|out1[5]~97 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 6.564ns 1.495ns } { 0.000ns 0.842ns 0.398ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.701 ns + " "Info: + Micro setup delay of destination is 0.701 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in\[4\] destination 3.963 ns - Shortest register " "Info: - Shortest clock path from clock \"in\[4\]\" to destination register is 3.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns in\[4\] 1 CLK PIN_R2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.240 ns) + CELL(0.275 ns) 3.357 ns core_dual:inst4\|core:inst\|o2~34 2 COMB LCCOMB_X45_Y23_N18 8 " "Info: 2: + IC(2.240 ns) + CELL(0.275 ns) = 3.357 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4\|core:inst\|o2~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { in[4] core_dual:inst4|core:inst|o2~34 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.150 ns) 3.963 ns core_dual:inst4\|core:inst\|ocw2\[5\] 3 REG LCCOMB_X46_Y23_N14 2 " "Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 3.963 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 31.97 % ) " "Info: Total cell delay = 1.267 ns ( 31.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.696 ns ( 68.03 % ) " "Info: Total interconnect delay = 2.696 ns ( 68.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.240ns 0.456ns } { 0.000ns 0.842ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.737 ns" { en select2:inst15|out1[5]~97 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.737 ns" { en {} en~combout {} select2:inst15|out1[5]~97 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 6.564ns 1.495ns } { 0.000ns 0.842ns 0.398ns 0.438ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { in[4] core_dual:inst4|core:inst|o2~34 core_dual:inst4|core:inst|ocw2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|o2~34 {} core_dual:inst4|core:inst|ocw2[5] {} } { 0.000ns 0.000ns 2.240ns 0.456ns } { 0.000ns 0.842ns 0.275ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "A0 Hex4\[4\] core_dual:inst4\|core:inst\|pri\[1\] 38.263 ns register " "Info: tco from clock \"A0\" to destination pin \"Hex4\[4\]\" through register \"core_dual:inst4\|core:inst\|pri\[1\]\" is 38.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 source 23.517 ns + Longest register " "Info: + Longest clock path from clock \"A0\" to source register is 23.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A0 1 CLK PIN_D14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 344 -120 48 360 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.398 ns) 3.085 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { A0 core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.969 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.242 ns) 4.696 ns core_dual:inst4\|core:inst\|clk 4 COMB LCCOMB_X41_Y22_N4 5 " "Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.696 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.787 ns) 5.901 ns core_dual:inst4\|core:inst\|state.101 5 REG LCFF_X42_Y22_N27 4 " "Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.901 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|state.101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 6.374 ns core_dual:inst4\|core:inst\|o1 6 COMB LCCOMB_X42_Y22_N18 9 " "Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.374 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.150 ns) 7.999 ns imr_a:inst9\|imr:inst\|imrreg\[3\] 7 REG LCCOMB_X45_Y24_N0 9 " "Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.999 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 8.995 ns pr:inst\|nmr\[3\] 8 COMB LCCOMB_X44_Y25_N16 17 " "Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.371 ns) 10.085 ns pr:inst\|Equal0~95 9 COMB LCCOMB_X46_Y24_N8 21 " "Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 10.085 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pr:inst|nmr[3] pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 10.626 ns pr:inst\|position.00000111~423 10 COMB LCCOMB_X46_Y24_N0 8 " "Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.626 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 11.509 ns pr:inst\|position.00000011_3934 11 REG LCCOMB_X46_Y25_N24 3 " "Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.509 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 12.705 ns pr:inst\|WideOr2~19 12 COMB LCCOMB_X47_Y24_N16 5 " "Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.705 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 13.607 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 13 COMB LCCOMB_X47_Y21_N12 2 " "Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.607 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 14.805 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 14 COMB LCCOMB_X46_Y23_N0 5 " "Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.805 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 16.758 ns core_dual:inst4\|core:inst\|WideOr2~544 15 COMB LCCOMB_X46_Y23_N12 2 " "Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.758 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 17.714 ns core_dual:inst4\|core:inst\|WideOr0~745 16 COMB LCCOMB_X47_Y23_N12 1 " "Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.714 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 18.104 ns core_dual:inst4\|core:inst\|WideOr0~746 17 COMB LCCOMB_X47_Y23_N2 1 " "Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 18.104 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 19.213 ns core_dual:inst4\|core:inst\|pri\[2\]~683 18 COMB LCCOMB_X45_Y23_N20 1 " "Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.213 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 19.708 ns core_dual:inst4\|core:inst\|pri\[2\]~684 19 COMB LCCOMB_X45_Y23_N16 1 " "Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.708 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 21.750 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 20 COMB CLKCTRL_G9 3 " "Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.750 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.420 ns) 23.517 ns core_dual:inst4\|core:inst\|pri\[1\] 21 REG LCCOMB_X46_Y25_N4 43 " "Info: 21: + IC(1.347 ns) + CELL(0.420 ns) = 23.517 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.012 ns ( 29.82 % ) " "Info: Total cell delay = 7.012 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.505 ns ( 70.18 % ) " "Info: Total interconnect delay = 16.505 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.517 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.517 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.746 ns + Longest register pin " "Info: + Longest register to pin delay is 14.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core_dual:inst4\|core:inst\|pri\[1\] 1 REG LCCOMB_X46_Y25_N4 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.419 ns) 1.984 ns pr:inst\|Mux0~217 2 COMB LCCOMB_X43_Y24_N24 2 " "Info: 2: + IC(1.565 ns) + CELL(0.419 ns) = 1.984 ns; Loc. = LCCOMB_X43_Y24_N24; Fanout = 2; COMB Node = 'pr:inst\|Mux0~217'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.984 ns" { core_dual:inst4|core:inst|pri[1] pr:inst|Mux0~217 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.437 ns) 2.711 ns pr:inst\|Mux0~213 3 COMB LCCOMB_X43_Y24_N6 1 " "Info: 3: + IC(0.290 ns) + CELL(0.437 ns) = 2.711 ns; Loc. = LCCOMB_X43_Y24_N6; Fanout = 1; COMB Node = 'pr:inst\|Mux0~213'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { pr:inst|Mux0~217 pr:inst|Mux0~213 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.275 ns) 4.691 ns pr:inst\|Mux0~214 4 COMB LCCOMB_X44_Y24_N2 1 " "Info: 4: + IC(1.705 ns) + CELL(0.275 ns) = 4.691 ns; Loc. = LCCOMB_X44_Y24_N2; Fanout = 1; COMB Node = 'pr:inst\|Mux0~214'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { pr:inst|Mux0~213 pr:inst|Mux0~214 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.438 ns) 6.373 ns pr:inst\|hp_nmr\[0\] 5 COMB LCCOMB_X46_Y21_N22 1 " "Info: 5: + IC(1.244 ns) + CELL(0.438 ns) = 6.373 ns; Loc. = LCCOMB_X46_Y21_N22; Fanout = 1; COMB Node = 'pr:inst\|hp_nmr\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { pr:inst|Mux0~214 pr:inst|hp_nmr[0] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.275 ns) 7.586 ns pr:inst\|LessThan0~656 6 COMB LCCOMB_X45_Y22_N8 1 " "Info: 6: + IC(0.938 ns) + CELL(0.275 ns) = 7.586 ns; Loc. = LCCOMB_X45_Y22_N8; Fanout = 1; COMB Node = 'pr:inst\|LessThan0~656'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { pr:inst|hp_nmr[0] pr:inst|LessThan0~656 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.438 ns) 8.466 ns pr:inst\|LessThan0~657 7 COMB LCCOMB_X46_Y22_N10 1 " "Info: 7: + IC(0.442 ns) + CELL(0.438 ns) = 8.466 ns; Loc. = LCCOMB_X46_Y22_N10; Fanout = 1; COMB Node = 'pr:inst\|LessThan0~657'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { pr:inst|LessThan0~656 pr:inst|LessThan0~657 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.438 ns) 9.195 ns pr:inst\|LessThan0~659 8 COMB LCCOMB_X46_Y22_N20 1 " "Info: 8: + IC(0.291 ns) + CELL(0.438 ns) = 9.195 ns; Loc. = LCCOMB_X46_Y22_N20; Fanout = 1; COMB Node = 'pr:inst\|LessThan0~659'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pr:inst|LessThan0~657 pr:inst|LessThan0~659 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 9.728 ns pr:inst\|LessThan0~660 9 COMB LCCOMB_X46_Y22_N18 9 " "Info: 9: + IC(0.258 ns) + CELL(0.275 ns) = 9.728 ns; Loc. = LCCOMB_X46_Y22_N18; Fanout = 9; COMB Node = 'pr:inst\|LessThan0~660'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { pr:inst|LessThan0~659 pr:inst|LessThan0~660 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 10.188 ns pr:inst\|intr~37 10 COMB LCCOMB_X46_Y22_N4 4 " "Info: 10: + IC(0.310 ns) + CELL(0.150 ns) = 10.188 ns; Loc. = LCCOMB_X46_Y22_N4; Fanout = 4; COMB Node = 'pr:inst\|intr~37'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { pr:inst|LessThan0~660 pr:inst|intr~37 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.760 ns) + CELL(2.798 ns) 14.746 ns Hex4\[4\] 11 PIN PIN_B17 0 " "Info: 11: + IC(1.760 ns) + CELL(2.798 ns) = 14.746 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'Hex4\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.558 ns" { pr:inst|intr~37 Hex4[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 640 560 736 656 "Hex4\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.943 ns ( 40.30 % ) " "Info: Total cell delay = 5.943 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.803 ns ( 59.70 % ) " "Info: Total interconnect delay = 8.803 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.746 ns" { core_dual:inst4|core:inst|pri[1] pr:inst|Mux0~217 pr:inst|Mux0~213 pr:inst|Mux0~214 pr:inst|hp_nmr[0] pr:inst|LessThan0~656 pr:inst|LessThan0~657 pr:inst|LessThan0~659 pr:inst|LessThan0~660 pr:inst|intr~37 Hex4[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "14.746 ns" { core_dual:inst4|core:inst|pri[1] {} pr:inst|Mux0~217 {} pr:inst|Mux0~213 {} pr:inst|Mux0~214 {} pr:inst|hp_nmr[0] {} pr:inst|LessThan0~656 {} pr:inst|LessThan0~657 {} pr:inst|LessThan0~659 {} pr:inst|LessThan0~660 {} pr:inst|intr~37 {} Hex4[4] {} } { 0.000ns 1.565ns 0.290ns 1.705ns 1.244ns 0.938ns 0.442ns 0.291ns 0.258ns 0.310ns 1.760ns } { 0.000ns 0.419ns 0.437ns 0.275ns 0.438ns 0.275ns 0.438ns 0.438ns 0.275ns 0.150ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.517 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.517 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[1] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.347ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.746 ns" { core_dual:inst4|core:inst|pri[1] pr:inst|Mux0~217 pr:inst|Mux0~213 pr:inst|Mux0~214 pr:inst|hp_nmr[0] pr:inst|LessThan0~656 pr:inst|LessThan0~657 pr:inst|LessThan0~659 pr:inst|LessThan0~660 pr:inst|intr~37 Hex4[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "14.746 ns" { core_dual:inst4|core:inst|pri[1] {} pr:inst|Mux0~217 {} pr:inst|Mux0~213 {} pr:inst|Mux0~214 {} pr:inst|hp_nmr[0] {} pr:inst|LessThan0~656 {} pr:inst|LessThan0~657 {} pr:inst|LessThan0~659 {} pr:inst|LessThan0~660 {} pr:inst|intr~37 {} Hex4[4] {} } { 0.000ns 1.565ns 0.290ns 1.705ns 1.244ns 0.938ns 0.442ns 0.291ns 0.258ns 0.310ns 1.760ns } { 0.000ns 0.419ns 0.437ns 0.275ns 0.438ns 0.275ns 0.438ns 0.438ns 0.275ns 0.150ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A0 Hex0\[0\] 17.161 ns Longest " "Info: Longest tpd from source pin \"A0\" to destination pin \"Hex0\[0\]\" is 17.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A0 1 CLK PIN_D14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 344 -120 48 360 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.882 ns) + CELL(0.438 ns) 7.150 ns gdfx_temp0\[3\]~175 2 COMB LCCOMB_X41_Y24_N6 12 " "Info: 2: + IC(5.882 ns) + CELL(0.438 ns) = 7.150 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 12; COMB Node = 'gdfx_temp0\[3\]~175'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.320 ns" { A0 gdfx_temp0[3]~175 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.419 ns) 8.299 ns gdfx_temp0\[1\]~179 3 COMB LCCOMB_X44_Y24_N4 1 " "Info: 3: + IC(0.730 ns) + CELL(0.419 ns) = 8.299 ns; Loc. = LCCOMB_X44_Y24_N4; Fanout = 1; COMB Node = 'gdfx_temp0\[1\]~179'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { gdfx_temp0[3]~175 gdfx_temp0[1]~179 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 8.984 ns gdfx_temp0\[1\]~180 4 COMB LCCOMB_X44_Y24_N12 2 " "Info: 4: + IC(0.265 ns) + CELL(0.420 ns) = 8.984 ns; Loc. = LCCOMB_X44_Y24_N12; Fanout = 2; COMB Node = 'gdfx_temp0\[1\]~180'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { gdfx_temp0[1]~179 gdfx_temp0[1]~180 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.438 ns) 10.162 ns core_dual:inst4\|core:inst\|dataout\[1\]~535 5 COMB LCCOMB_X44_Y23_N24 7 " "Info: 5: + IC(0.740 ns) + CELL(0.438 ns) = 10.162 ns; Loc. = LCCOMB_X44_Y23_N24; Fanout = 7; COMB Node = 'core_dual:inst4\|core:inst\|dataout\[1\]~535'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { gdfx_temp0[1]~180 core_dual:inst4|core:inst|dataout[1]~535 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.419 ns) 11.869 ns segout:inst22\|WideOr6~23 6 COMB LCCOMB_X49_Y25_N22 1 " "Info: 6: + IC(1.288 ns) + CELL(0.419 ns) = 11.869 ns; Loc. = LCCOMB_X49_Y25_N22; Fanout = 1; COMB Node = 'segout:inst22\|WideOr6~23'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { core_dual:inst4|core:inst|dataout[1]~535 segout:inst22|WideOr6~23 } "NODE_NAME" } } { "segout.v" "" { Text "D:/download/接口/8259a/segout.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(2.798 ns) 17.161 ns Hex0\[0\] 7 PIN PIN_AE19 0 " "Info: 7: + IC(2.494 ns) + CELL(2.798 ns) = 17.161 ns; Loc. = PIN_AE19; Fanout = 0; PIN Node = 'Hex0\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { segout:inst22|WideOr6~23 Hex0[0] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 936 504 680 952 "Hex0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.762 ns ( 33.58 % ) " "Info: Total cell delay = 5.762 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.399 ns ( 66.42 % ) " "Info: Total interconnect delay = 11.399 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.161 ns" { A0 gdfx_temp0[3]~175 gdfx_temp0[1]~179 gdfx_temp0[1]~180 core_dual:inst4|core:inst|dataout[1]~535 segout:inst22|WideOr6~23 Hex0[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "17.161 ns" { A0 {} A0~combout {} gdfx_temp0[3]~175 {} gdfx_temp0[1]~179 {} gdfx_temp0[1]~180 {} core_dual:inst4|core:inst|dataout[1]~535 {} segout:inst22|WideOr6~23 {} Hex0[0] {} } { 0.000ns 0.000ns 5.882ns 0.730ns 0.265ns 0.740ns 1.288ns 2.494ns } { 0.000ns 0.830ns 0.438ns 0.419ns 0.420ns 0.438ns 0.419ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "core_dual:inst4\|core:inst\|pri\[0\] in\[4\] A0 16.316 ns register " "Info: th for register \"core_dual:inst4\|core:inst\|pri\[0\]\" (data pin = \"in\[4\]\", clock pin = \"A0\") is 16.316 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 destination 23.516 ns + Longest register " "Info: + Longest clock path from clock \"A0\" to destination register is 23.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A0 1 CLK PIN_D14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 344 -120 48 360 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.398 ns) 3.085 ns core_dual:inst4\|core:inst\|always0~50 2 COMB LCCOMB_X41_Y24_N12 1 " "Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|always0~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { A0 core_dual:inst4|core:inst|always0~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 3.969 ns core_dual:inst4\|core:inst\|write2 3 REG LCCOMB_X42_Y22_N0 7 " "Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4\|core:inst\|write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.242 ns) 4.696 ns core_dual:inst4\|core:inst\|clk 4 COMB LCCOMB_X41_Y22_N4 5 " "Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.696 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.787 ns) 5.901 ns core_dual:inst4\|core:inst\|state.101 5 REG LCFF_X42_Y22_N27 4 " "Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.901 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4\|core:inst\|state.101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 6.374 ns core_dual:inst4\|core:inst\|o1 6 COMB LCCOMB_X42_Y22_N18 9 " "Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.374 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4\|core:inst\|o1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.150 ns) 7.999 ns imr_a:inst9\|imr:inst\|imrreg\[3\] 7 REG LCCOMB_X45_Y24_N0 9 " "Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.999 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259a/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 8.995 ns pr:inst\|nmr\[3\] 8 COMB LCCOMB_X44_Y25_N16 17 " "Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.371 ns) 10.085 ns pr:inst\|Equal0~95 9 COMB LCCOMB_X46_Y24_N8 21 " "Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 10.085 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pr:inst|nmr[3] pr:inst|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 10.626 ns pr:inst\|position.00000111~423 10 COMB LCCOMB_X46_Y24_N0 8 " "Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.626 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { pr:inst|Equal0~95 pr:inst|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 11.509 ns pr:inst\|position.00000011_3934 11 REG LCCOMB_X46_Y25_N24 3 " "Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.509 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst\|position.00000011_3934'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { pr:inst|position.00000111~423 pr:inst|position.00000011_3934 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.438 ns) 12.705 ns pr:inst\|WideOr2~19 12 COMB LCCOMB_X47_Y24_N16 5 " "Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.705 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst\|WideOr2~19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { pr:inst|position.00000011_3934 pr:inst|WideOr2~19 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259a/pr.v" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 13.607 ns core_dual:inst4\|core:inst\|eoi\[2\]~706 13 COMB LCCOMB_X47_Y21_N12 2 " "Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.607 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~706'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 14.805 ns core_dual:inst4\|core:inst\|eoi\[2\]~709 14 COMB LCCOMB_X46_Y23_N0 5 " "Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.805 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~709'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.438 ns) 16.758 ns core_dual:inst4\|core:inst\|WideOr2~544 15 COMB LCCOMB_X46_Y23_N12 2 " "Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.758 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4\|core:inst\|WideOr2~544'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 17.714 ns core_dual:inst4\|core:inst\|WideOr0~745 16 COMB LCCOMB_X47_Y23_N12 1 " "Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.714 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~745'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 18.104 ns core_dual:inst4\|core:inst\|WideOr0~746 17 COMB LCCOMB_X47_Y23_N2 1 " "Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 18.104 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|WideOr0~746'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.437 ns) 19.213 ns core_dual:inst4\|core:inst\|pri\[2\]~683 18 COMB LCCOMB_X45_Y23_N20 1 " "Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.213 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.245 ns) 19.708 ns core_dual:inst4\|core:inst\|pri\[2\]~684 19 COMB LCCOMB_X45_Y23_N16 1 " "Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.708 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 21.750 ns core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl 20 COMB CLKCTRL_G9 3 " "Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.750 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4\|core:inst\|pri\[2\]~684clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.420 ns) 23.516 ns core_dual:inst4\|core:inst\|pri\[0\] 21 REG LCCOMB_X46_Y25_N26 47 " "Info: 21: + IC(1.346 ns) + CELL(0.420 ns) = 23.516 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.012 ns ( 29.82 % ) " "Info: Total cell delay = 7.012 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.504 ns ( 70.18 % ) " "Info: Total interconnect delay = 16.504 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.516 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.516 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns in\[4\] 1 CLK PIN_R2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259a/8259a_down.bdf" { { 592 -312 -144 608 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(0.275 ns) 3.362 ns core_dual:inst4\|core:inst\|eoi\[2\]~687 2 COMB LCCOMB_X45_Y23_N6 1 " "Info: 2: + IC(2.245 ns) + CELL(0.275 ns) = 3.362 ns; Loc. = LCCOMB_X45_Y23_N6; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~687'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { in[4] core_dual:inst4|core:inst|eoi[2]~687 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.275 ns) 4.088 ns core_dual:inst4\|core:inst\|eoi\[2\]~689 3 COMB LCCOMB_X46_Y23_N26 4 " "Info: 3: + IC(0.451 ns) + CELL(0.275 ns) = 4.088 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[2\]~689'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { core_dual:inst4|core:inst|eoi[2]~687 core_dual:inst4|core:inst|eoi[2]~689 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.419 ns) 4.782 ns core_dual:inst4\|core:inst\|eoi\[1\]~710 4 COMB LCCOMB_X46_Y23_N22 4 " "Info: 4: + IC(0.275 ns) + CELL(0.419 ns) = 4.782 ns; Loc. = LCCOMB_X46_Y23_N22; Fanout = 4; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[1\]~710'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[1]~710 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 5.192 ns core_dual:inst4\|core:inst\|eoi\[3\]~708 5 COMB LCCOMB_X46_Y23_N20 5 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 5.192 ns; Loc. = LCCOMB_X46_Y23_N20; Fanout = 5; COMB Node = 'core_dual:inst4\|core:inst\|eoi\[3\]~708'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { core_dual:inst4|core:inst|eoi[1]~710 core_dual:inst4|core:inst|eoi[3]~708 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.242 ns) 5.910 ns core_dual:inst4\|core:inst\|pri\[0\]~685 6 COMB LCCOMB_X47_Y23_N22 1 " "Info: 6: + IC(0.476 ns) + CELL(0.242 ns) = 5.910 ns; Loc. = LCCOMB_X47_Y23_N22; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[0\]~685'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { core_dual:inst4|core:inst|eoi[3]~708 core_dual:inst4|core:inst|pri[0]~685 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 6.301 ns core_dual:inst4\|core:inst\|pri\[0\]~686 7 COMB LCCOMB_X47_Y23_N0 1 " "Info: 7: + IC(0.241 ns) + CELL(0.150 ns) = 6.301 ns; Loc. = LCCOMB_X47_Y23_N0; Fanout = 1; COMB Node = 'core_dual:inst4\|core:inst\|pri\[0\]~686'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { core_dual:inst4|core:inst|pri[0]~685 core_dual:inst4|core:inst|pri[0]~686 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.150 ns) 7.200 ns core_dual:inst4\|core:inst\|pri\[0\] 8 REG LCCOMB_X46_Y25_N26 47 " "Info: 8: + IC(0.749 ns) + CELL(0.150 ns) = 7.200 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { core_dual:inst4|core:inst|pri[0]~686 core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259a/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.503 ns ( 34.76 % ) " "Info: Total cell delay = 2.503 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.697 ns ( 65.24 % ) " "Info: Total interconnect delay = 4.697 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { in[4] core_dual:inst4|core:inst|eoi[2]~687 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[1]~710 core_dual:inst4|core:inst|eoi[3]~708 core_dual:inst4|core:inst|pri[0]~685 core_dual:inst4|core:inst|pri[0]~686 core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|eoi[2]~687 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[1]~710 {} core_dual:inst4|core:inst|eoi[3]~708 {} core_dual:inst4|core:inst|pri[0]~685 {} core_dual:inst4|core:inst|pri[0]~686 {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 2.245ns 0.451ns 0.275ns 0.260ns 0.476ns 0.241ns 0.749ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.419ns 0.150ns 0.242ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.516 ns" { A0 core_dual:inst4|core:inst|always0~50 core_dual:inst4|core:inst|write2 core_dual:inst4|core:inst|clk core_dual:inst4|core:inst|state.101 core_dual:inst4|core:inst|o1 imr_a:inst9|imr:inst|imrreg[3] pr:inst|nmr[3] pr:inst|Equal0~95 pr:inst|position.00000111~423 pr:inst|position.00000011_3934 pr:inst|WideOr2~19 core_dual:inst4|core:inst|eoi[2]~706 core_dual:inst4|core:inst|eoi[2]~709 core_dual:inst4|core:inst|WideOr2~544 core_dual:inst4|core:inst|WideOr0~745 core_dual:inst4|core:inst|WideOr0~746 core_dual:inst4|core:inst|pri[2]~683 core_dual:inst4|core:inst|pri[2]~684 core_dual:inst4|core:inst|pri[2]~684clkctrl core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.516 ns" { A0 {} A0~combout {} core_dual:inst4|core:inst|always0~50 {} core_dual:inst4|core:inst|write2 {} core_dual:inst4|core:inst|clk {} core_dual:inst4|core:inst|state.101 {} core_dual:inst4|core:inst|o1 {} imr_a:inst9|imr:inst|imrreg[3] {} pr:inst|nmr[3] {} pr:inst|Equal0~95 {} pr:inst|position.00000111~423 {} pr:inst|position.00000011_3934 {} pr:inst|WideOr2~19 {} core_dual:inst4|core:inst|eoi[2]~706 {} core_dual:inst4|core:inst|eoi[2]~709 {} core_dual:inst4|core:inst|WideOr2~544 {} core_dual:inst4|core:inst|WideOr0~745 {} core_dual:inst4|core:inst|WideOr0~746 {} core_dual:inst4|core:inst|pri[2]~683 {} core_dual:inst4|core:inst|pri[2]~684 {} core_dual:inst4|core:inst|pri[2]~684clkctrl {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.857ns 0.734ns 0.485ns 0.418ns 0.323ns 1.475ns 0.721ns 0.719ns 0.266ns 0.490ns 0.758ns 0.752ns 0.760ns 1.515ns 0.681ns 0.240ns 0.672ns 0.250ns 2.042ns 1.346ns } { 0.000ns 0.830ns 0.398ns 0.150ns 0.242ns 0.787ns 0.150ns 0.150ns 0.275ns 0.371ns 0.275ns 0.393ns 0.438ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.437ns 0.245ns 0.000ns 0.420ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { in[4] core_dual:inst4|core:inst|eoi[2]~687 core_dual:inst4|core:inst|eoi[2]~689 core_dual:inst4|core:inst|eoi[1]~710 core_dual:inst4|core:inst|eoi[3]~708 core_dual:inst4|core:inst|pri[0]~685 core_dual:inst4|core:inst|pri[0]~686 core_dual:inst4|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { in[4] {} in[4]~combout {} core_dual:inst4|core:inst|eoi[2]~687 {} core_dual:inst4|core:inst|eoi[2]~689 {} core_dual:inst4|core:inst|eoi[1]~710 {} core_dual:inst4|core:inst|eoi[3]~708 {} core_dual:inst4|core:inst|pri[0]~685 {} core_dual:inst4|core:inst|pri[0]~686 {} core_dual:inst4|core:inst|pri[0] {} } { 0.000ns 0.000ns 2.245ns 0.451ns 0.275ns 0.260ns 0.476ns 0.241ns 0.749ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.419ns 0.150ns 0.242ns 0.150ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 84 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 01:41:59 2011 " "Info: Processing ended: Tue May 10 01:41:59 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 237 s " "Info: Quartus II Full Compilation was successful. 0 errors, 237 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
