;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT #270, <1
	SUB -207, <-120
	SLT @12, @10
	CMP -207, <-126
	JMP -1, @-20
	JMP 20, <12
	JMP 20, <12
	SUB @124, 106
	SUB <121, -6
	SLT @12, @10
	SUB -6, @17
	SUB -207, <-126
	SUB @-127, 300
	SUB -207, <-126
	CMP @-127, 300
	MOV -4, <-20
	DJN -1, @-20
	MOV 101, <-36
	SUB <61, <170
	CMP -6, @17
	CMP -207, <-126
	SLT 0, -1
	SUB @121, 103
	CMP -207, <-126
	SLT 0, -1
	ADD 250, <1
	SUB @121, 103
	SUB @121, 103
	JMP 160, 1
	CMP -6, @17
	SUB @121, 103
	DAT <216, #300
	ADD -1, <-20
	CMP -6, @17
	MOV 101, <-36
	CMP -207, <-126
	SLT 0, -1
	JMP 0, @-1
	MOV -1, <-20
	DJN -1, @-20
	SLT 160, 1
	CMP 0, @0
	MOV @-127, 100
	MOV -1, <-20
	SLT #216, 300
	ADD 240, 61
	SLT 0, -1
	MOV #270, <0
