

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Wed Jun 16 13:43:00 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- KNNVOTE1  |   20|   20|         2|          -|          -|    10|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 1.57ns
:0  br label %1


 <State 2>: 2.39ns
ST_2: agg_result_V_s [1/1] 0.00ns
:0  %agg_result_V_s = phi i4 [ undef, %0 ], [ %agg_result_V_0_agg_result_V_s, %._crit_edge ]

ST_2: i_val_V [1/1] 0.00ns
:1  %i_val_V = phi i4 [ 0, %0 ], [ %i_V, %._crit_edge ]

ST_2: min [1/1] 0.00ns
:2  %min = phi i32 [ 2147483647, %0 ], [ %min_2_min, %._crit_edge ]

ST_2: exitcond [1/1] 1.88ns
:3  %exitcond = icmp eq i4 %i_val_V, -6

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_V [1/1] 0.80ns
:5  %i_V = add i4 %i_val_V, 1

ST_2: stg_11 [1/1] 0.00ns
:6  br i1 %exitcond, label %2, label %._crit_edge

ST_2: tmp [1/1] 0.00ns
._crit_edge:1  %tmp = zext i4 %i_val_V to i64

ST_2: knn_set_0_V_addr [1/1] 0.00ns
._crit_edge:2  %knn_set_0_V_addr = getelementptr [10 x i6]* %knn_set_0_V, i64 0, i64 %tmp

ST_2: knn_set_0_V_load [2/2] 2.39ns
._crit_edge:3  %knn_set_0_V_load = load i6* %knn_set_0_V_addr, align 1

ST_2: stg_15 [1/1] 0.00ns
:0  ret i4 %agg_result_V_s


 <State 3>: 6.28ns
ST_3: stg_16 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind

ST_3: knn_set_0_V_load [1/2] 2.39ns
._crit_edge:3  %knn_set_0_V_load = load i6* %knn_set_0_V_addr, align 1

ST_3: tmp_6 [1/1] 0.00ns
._crit_edge:4  %tmp_6 = zext i6 %knn_set_0_V_load to i32

ST_3: tmp_8 [1/1] 2.52ns
._crit_edge:5  %tmp_8 = icmp slt i32 %tmp_6, %min

ST_3: agg_result_V_0_agg_result_V_s [1/1] 1.37ns
._crit_edge:6  %agg_result_V_0_agg_result_V_s = select i1 %tmp_8, i4 %i_val_V, i4 %agg_result_V_s

ST_3: min_2_min [1/1] 1.37ns
._crit_edge:7  %min_2_min = select i1 %tmp_8, i32 %tmp_6, i32 %min

ST_3: stg_22 [1/1] 0.00ns
._crit_edge:8  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ knn_set_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4                         (br               ) [ 0111]
agg_result_V_s                (phi              ) [ 0011]
i_val_V                       (phi              ) [ 0011]
min                           (phi              ) [ 0011]
exitcond                      (icmp             ) [ 0011]
empty                         (speclooptripcount) [ 0000]
i_V                           (add              ) [ 0111]
stg_11                        (br               ) [ 0000]
tmp                           (zext             ) [ 0000]
knn_set_0_V_addr              (getelementptr    ) [ 0001]
stg_15                        (ret              ) [ 0000]
stg_16                        (specloopname     ) [ 0000]
knn_set_0_V_load              (load             ) [ 0000]
tmp_6                         (zext             ) [ 0000]
tmp_8                         (icmp             ) [ 0000]
agg_result_V_0_agg_result_V_s (select           ) [ 0111]
min_2_min                     (select           ) [ 0111]
stg_22                        (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="knn_set_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="knn_set_0_V_addr_gep_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="6" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="0" index="2" bw="4" slack="0"/>
<pin id="26" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_0_V_addr/2 "/>
</bind>
</comp>

<comp id="29" class="1004" name="grp_access_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="4" slack="0"/>
<pin id="31" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="32" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_0_V_load/2 "/>
</bind>
</comp>

<comp id="34" class="1005" name="agg_result_V_s_reg_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="4" slack="1"/>
<pin id="36" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_s (phireg) "/>
</bind>
</comp>

<comp id="38" class="1004" name="agg_result_V_s_phi_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="1"/>
<pin id="40" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="41" dir="0" index="2" bw="4" slack="1"/>
<pin id="42" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_s/2 "/>
</bind>
</comp>

<comp id="46" class="1005" name="i_val_V_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="1"/>
<pin id="48" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_val_V (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_val_V_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_val_V/2 "/>
</bind>
</comp>

<comp id="58" class="1005" name="min_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="min_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="32" slack="1"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="exitcond_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_6_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_8_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="agg_result_V_0_agg_result_V_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="1"/>
<pin id="100" dir="0" index="2" bw="4" slack="1"/>
<pin id="101" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_s/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="min_2_min_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="6" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="1"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_V_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="121" class="1005" name="knn_set_0_V_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_0_V_addr "/>
</bind>
</comp>

<comp id="126" class="1005" name="agg_result_V_0_agg_result_V_s_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_0_agg_result_V_s "/>
</bind>
</comp>

<comp id="131" class="1005" name="min_2_min_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_2_min "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="16" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="22" pin="3"/><net_sink comp="29" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="44"><net_src comp="34" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="38" pin="4"/><net_sink comp="34" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="50" pin="4"/><net_sink comp="46" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="62" pin="4"/><net_sink comp="58" pin=0"/></net>

<net id="74"><net_src comp="50" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="50" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="50" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="22" pin=2"/></net>

<net id="90"><net_src comp="29" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="58" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="46" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="34" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="110"><net_src comp="91" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="87" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="58" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="119"><net_src comp="76" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="124"><net_src comp="22" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="29" pin=0"/></net>

<net id="129"><net_src comp="97" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="134"><net_src comp="105" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec_knn_vote : knn_set_0_V | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_V : 1
		stg_11 : 2
		tmp : 1
		knn_set_0_V_addr : 2
		knn_set_0_V_load : 3
		stg_15 : 1
	State 3
		tmp_6 : 1
		tmp_8 : 2
		agg_result_V_0_agg_result_V_s : 3
		min_2_min : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|  select  | agg_result_V_0_agg_result_V_s_fu_97 |    0    |    4    |
|          |           min_2_min_fu_105          |    0    |    32   |
|----------|-------------------------------------|---------|---------|
|   icmp   |            exitcond_fu_70           |    0    |    2    |
|          |             tmp_8_fu_91             |    0    |    11   |
|----------|-------------------------------------|---------|---------|
|    add   |              i_V_fu_76              |    0    |    4    |
|----------|-------------------------------------|---------|---------|
|   zext   |              tmp_fu_82              |    0    |    0    |
|          |             tmp_6_fu_87             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    53   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|agg_result_V_0_agg_result_V_s_reg_126|    4   |
|        agg_result_V_s_reg_34        |    4   |
|             i_V_reg_116             |    4   |
|            i_val_V_reg_46           |    4   |
|       knn_set_0_V_addr_reg_121      |    4   |
|          min_2_min_reg_131          |   32   |
|              min_reg_58             |   32   |
+-------------------------------------+--------+
|                Total                |   84   |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_29   |  p0  |   2  |   4  |    8   ||    4    |
| agg_result_V_s_reg_34 |  p0  |   2  |   4  |    8   ||    4    |
|     i_val_V_reg_46    |  p0  |   2  |   4  |    8   ||    4    |
|       min_reg_58      |  p0  |   2  |  32  |   64   ||    32   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   88   ||  6.284  ||    44   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   53   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   44   |
|  Register |    -   |   84   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   84   |   97   |
+-----------+--------+--------+--------+
