// Seed: 1501977992
module module_0 (
    input  tri1  id_0,
    input  tri1  id_1,
    output wand  id_2,
    input  uwire id_3
);
  module_2 modCall_1 (
      id_3,
      id_0
  );
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    output tri1 id_3,
    input wor id_4,
    input supply1 id_5
);
  wire id_7;
  parameter id_8 = -1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_3,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_9 = id_9;
endmodule
module module_2 (
    input tri id_0,
    input tri id_1
);
  logic id_3, id_4;
endmodule
