// Seed: 648629243
module module_0;
  wire id_1 = id_1;
  tri  id_2;
  wire id_3;
  wire id_4, id_5;
  assign module_1.id_8 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input logic id_2,
    output wire id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    output supply0 id_8
);
  always @(1) force id_8 = id_2;
  wire id_10;
  module_0 modCall_1 ();
  assign id_8 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = ~id_3[1];
  xor primCall (id_1, id_2, id_3, id_5);
  module_0 modCall_1 ();
endmodule
