

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_56_1'
================================================================
* Date:           Sun Sep 15 03:41:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.570 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42|  0.420 us|  0.420 us|   42|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |       40|       40|        22|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|  17|      -|      -|    -|
|Expression       |        -|   -|      0|    111|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|      6|    -|
|Memory           |       19|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    606|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       19|  18|    606|    185|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       19|  20|      1|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_10s_16s_24_1_1_U1  |mul_10s_16s_24_1_1  |        0|   1|  0|   6|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   6|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_16s_24ns_24_4_1_U3   |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_16s_24ns_24_4_1_U5   |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_16s_24ns_24_4_1_U7   |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_16s_24ns_24_4_1_U9   |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_16s_24ns_24_4_1_U16  |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_16s_24ns_24_4_1_U17  |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_16s_24ns_24_4_1_U18  |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U8   |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U11  |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U12  |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U13  |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U15  |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_16s_24ns_24_4_1_U14  |mac_muladd_12s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U2    |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U4    |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U6    |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U10   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer1_bias_U        |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W        |        1|  0|   0|    0|    20|   10|     1|          200|
    |layer1_weights_0_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    20|   10|     1|          200|
    |layer1_weights_10_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    20|   11|     1|          220|
    |layer1_weights_11_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    20|   11|     1|          220|
    |layer1_weights_12_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    20|   11|     1|          220|
    |layer1_weights_13_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    20|   12|     1|          240|
    |layer1_weights_14_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    20|   11|     1|          220|
    |layer1_weights_15_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    20|   10|     1|          200|
    |layer1_weights_16_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    20|   10|     1|          200|
    |layer1_weights_17_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    20|   10|     1|          200|
    |layer1_weights_1_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    20|    9|     1|          180|
    |layer1_weights_2_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    20|   10|     1|          200|
    |layer1_weights_3_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    20|    9|     1|          180|
    |layer1_weights_4_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    20|   10|     1|          200|
    |layer1_weights_5_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    20|    9|     1|          180|
    |layer1_weights_6_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    20|   10|     1|          200|
    |layer1_weights_7_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    20|   11|     1|          220|
    |layer1_weights_8_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    20|   10|     1|          200|
    |layer1_weights_9_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    20|    9|     1|          180|
    +---------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                                            |       19|  0|   0|    0|   380|  193|    19|         3860|
    +---------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_588_p2    |         +|   0|  0|  13|           5|           1|
    |add_ln58_fu_1002_p2   |         +|   0|  0|  22|          15|          15|
    |sum_3_fu_996_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln14_fu_1008_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln56_fu_582_p2   |      icmp|   0|  0|  13|           5|           5|
    |layer1_output_d0      |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 111|          59|          55|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    5|         10|
    |i_fu_130                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln58_reg_1561                  |  15|   0|   15|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_130                           |   5|   0|    5|          0|
    |layer1_weights_0_load_reg_1291     |  10|   0|   10|          0|
    |sext_ln61_10_cast_reg_1200         |  24|   0|   24|          0|
    |sext_ln61_11_cast_reg_1195         |  24|   0|   24|          0|
    |sext_ln61_12_cast_reg_1190         |  24|   0|   24|          0|
    |sext_ln61_13_cast_reg_1185         |  24|   0|   24|          0|
    |sext_ln61_14_cast_reg_1180         |  24|   0|   24|          0|
    |sext_ln61_15_cast_reg_1175         |  24|   0|   24|          0|
    |sext_ln61_16_cast_reg_1170         |  24|   0|   24|          0|
    |sext_ln61_17_cast_reg_1165         |  24|   0|   24|          0|
    |sext_ln61_1_cast_reg_1245          |  24|   0|   24|          0|
    |sext_ln61_2_cast_reg_1240          |  24|   0|   24|          0|
    |sext_ln61_3_cast_reg_1235          |  24|   0|   24|          0|
    |sext_ln61_4_cast_reg_1230          |  24|   0|   24|          0|
    |sext_ln61_5_cast_reg_1225          |  24|   0|   24|          0|
    |sext_ln61_6_cast_reg_1220          |  24|   0|   24|          0|
    |sext_ln61_7_cast_reg_1215          |  24|   0|   24|          0|
    |sext_ln61_8_cast_reg_1210          |  24|   0|   24|          0|
    |sext_ln61_9_cast_reg_1205          |  24|   0|   24|          0|
    |sext_ln61_cast_reg_1250            |  24|   0|   24|          0|
    |sum_3_reg_1556                     |  16|   0|   16|          0|
    |tmp_3_reg_1306                     |  16|   0|   16|          0|
    |zext_ln56_reg_1259                 |   5|   0|   64|         59|
    |zext_ln56_reg_1259                 |  64|  32|   64|         59|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 606|  32|  665|        118|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|sext_ln61               |   in|   16|     ap_none|                                sext_ln61|        scalar|
|sext_ln61_1             |   in|   16|     ap_none|                              sext_ln61_1|        scalar|
|sext_ln61_2             |   in|   16|     ap_none|                              sext_ln61_2|        scalar|
|sext_ln61_3             |   in|   16|     ap_none|                              sext_ln61_3|        scalar|
|sext_ln61_4             |   in|   16|     ap_none|                              sext_ln61_4|        scalar|
|sext_ln61_5             |   in|   16|     ap_none|                              sext_ln61_5|        scalar|
|sext_ln61_6             |   in|   16|     ap_none|                              sext_ln61_6|        scalar|
|sext_ln61_7             |   in|   16|     ap_none|                              sext_ln61_7|        scalar|
|sext_ln61_8             |   in|   16|     ap_none|                              sext_ln61_8|        scalar|
|sext_ln61_9             |   in|   16|     ap_none|                              sext_ln61_9|        scalar|
|sext_ln61_10            |   in|   16|     ap_none|                             sext_ln61_10|        scalar|
|sext_ln61_11            |   in|   16|     ap_none|                             sext_ln61_11|        scalar|
|sext_ln61_12            |   in|   16|     ap_none|                             sext_ln61_12|        scalar|
|sext_ln61_13            |   in|   16|     ap_none|                             sext_ln61_13|        scalar|
|sext_ln61_14            |   in|   16|     ap_none|                             sext_ln61_14|        scalar|
|sext_ln61_15            |   in|   16|     ap_none|                             sext_ln61_15|        scalar|
|sext_ln61_16            |   in|   16|     ap_none|                             sext_ln61_16|        scalar|
|sext_ln61_17            |   in|   16|     ap_none|                             sext_ln61_17|        scalar|
|layer1_output_address0  |  out|    5|   ap_memory|                            layer1_output|         array|
|layer1_output_ce0       |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_we0       |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_d0        |  out|   15|   ap_memory|                            layer1_output|         array|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

