# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Module_11.ip_user_files/bd/SERIAL_ADDER/ip/SERIAL_ADDER_rst_clk_100MHz_100M_0/sim/SERIAL_ADDER_rst_clk_100MHz_100M_0.vhd" \
<<<<<<< HEAD
"../../../../../../AppData/Roaming/Xilinx/Vivado/test_SERIAL_ADDER.vhd" \
=======
"../../../../../../../Xilinx/Vivado/test_SERIAL_ADDER.vhd" \
>>>>>>> 8c676840f2d6ed352e8a720fb7e570aabcf8c2b5

# Do not sort compile order
nosort
