<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4815" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4815{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4815{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4815{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4815{left:190px;bottom:943px;letter-spacing:-0.17px;}
#t5_4815{left:528px;bottom:943px;letter-spacing:-0.12px;}
#t6_4815{left:528px;bottom:926px;letter-spacing:-0.11px;}
#t7_4815{left:528px;bottom:904px;letter-spacing:-0.12px;}
#t8_4815{left:528px;bottom:888px;letter-spacing:-0.12px;}
#t9_4815{left:528px;bottom:871px;letter-spacing:-0.1px;}
#ta_4815{left:190px;bottom:846px;letter-spacing:-0.17px;}
#tb_4815{left:528px;bottom:846px;letter-spacing:-0.12px;}
#tc_4815{left:528px;bottom:830px;letter-spacing:-0.11px;}
#td_4815{left:528px;bottom:808px;letter-spacing:-0.12px;}
#te_4815{left:528px;bottom:791px;letter-spacing:-0.12px;}
#tf_4815{left:528px;bottom:774px;letter-spacing:-0.11px;}
#tg_4815{left:190px;bottom:750px;letter-spacing:-0.17px;}
#th_4815{left:528px;bottom:750px;letter-spacing:-0.12px;}
#ti_4815{left:528px;bottom:729px;letter-spacing:-0.12px;}
#tj_4815{left:528px;bottom:712px;letter-spacing:-0.11px;}
#tk_4815{left:190px;bottom:687px;letter-spacing:-0.21px;}
#tl_4815{left:528px;bottom:687px;letter-spacing:-0.11px;}
#tm_4815{left:528px;bottom:666px;letter-spacing:-0.12px;}
#tn_4815{left:528px;bottom:649px;letter-spacing:-0.11px;}
#to_4815{left:528px;bottom:632px;letter-spacing:-0.12px;}
#tp_4815{left:528px;bottom:616px;letter-spacing:-0.11px;}
#tq_4815{left:190px;bottom:591px;letter-spacing:-0.14px;}
#tr_4815{left:528px;bottom:591px;letter-spacing:-0.12px;}
#ts_4815{left:190px;bottom:567px;letter-spacing:-0.2px;}
#tt_4815{left:528px;bottom:567px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tu_4815{left:528px;bottom:545px;letter-spacing:-0.12px;}
#tv_4815{left:528px;bottom:529px;letter-spacing:-0.11px;}
#tw_4815{left:528px;bottom:507px;letter-spacing:-0.11px;}
#tx_4815{left:528px;bottom:490px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_4815{left:190px;bottom:466px;letter-spacing:-0.19px;}
#tz_4815{left:528px;bottom:466px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_4815{left:528px;bottom:444px;letter-spacing:-0.11px;}
#t11_4815{left:528px;bottom:428px;letter-spacing:-0.11px;}
#t12_4815{left:528px;bottom:406px;letter-spacing:-0.11px;}
#t13_4815{left:528px;bottom:389px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_4815{left:190px;bottom:365px;letter-spacing:-0.14px;}
#t15_4815{left:528px;bottom:365px;letter-spacing:-0.12px;}
#t16_4815{left:190px;bottom:341px;letter-spacing:-0.21px;}
#t17_4815{left:528px;bottom:341px;letter-spacing:-0.11px;}
#t18_4815{left:528px;bottom:319px;letter-spacing:-0.11px;}
#t19_4815{left:528px;bottom:302px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t1a_4815{left:528px;bottom:286px;letter-spacing:-0.1px;}
#t1b_4815{left:528px;bottom:264px;letter-spacing:-0.11px;}
#t1c_4815{left:528px;bottom:247px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_4815{left:190px;bottom:223px;letter-spacing:-0.21px;}
#t1e_4815{left:528px;bottom:223px;letter-spacing:-0.12px;}
#t1f_4815{left:528px;bottom:202px;letter-spacing:-0.11px;}
#t1g_4815{left:528px;bottom:185px;letter-spacing:-0.11px;}
#t1h_4815{left:528px;bottom:163px;letter-spacing:-0.11px;}
#t1i_4815{left:528px;bottom:147px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_4815{left:91px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1k_4815{left:177px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1l_4815{left:125px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1m_4815{left:91px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1n_4815{left:215px;bottom:1031px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1o_4815{left:101px;bottom:1008px;letter-spacing:-0.12px;}
#t1p_4815{left:102px;bottom:991px;letter-spacing:-0.14px;}
#t1q_4815{left:225px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1r_4815{left:456px;bottom:991px;letter-spacing:-0.15px;}
#t1s_4815{left:642px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1t_4815{left:88px;bottom:967px;letter-spacing:-0.17px;}
#t1u_4815{left:144px;bottom:967px;letter-spacing:-0.16px;}

.s1_4815{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4815{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4815{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4815{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4815{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4815" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4815Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4815" style="-webkit-user-select: none;"><object width="935" height="1210" data="4815/4815.svg" type="image/svg+xml" id="pdf4815" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4815" class="t s1_4815">Vol. 4 </span><span id="t2_4815" class="t s1_4815">2-293 </span>
<span id="t3_4815" class="t s2_4815">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4815" class="t s3_4815">10 </span><span id="t5_4815" class="t s3_4815">Package/Platform-Level Power Limiting PL1 Status </span>
<span id="t6_4815" class="t s3_4815">(R0) </span>
<span id="t7_4815" class="t s3_4815">When set, frequency is reduced below the operating </span>
<span id="t8_4815" class="t s3_4815">system request due to package/platform-level power </span>
<span id="t9_4815" class="t s3_4815">limiting PL1. </span>
<span id="ta_4815" class="t s3_4815">11 </span><span id="tb_4815" class="t s3_4815">Package/Platform-Level PL2 Power Limiting Status </span>
<span id="tc_4815" class="t s3_4815">(R0) </span>
<span id="td_4815" class="t s3_4815">When set, frequency is reduced below the operating </span>
<span id="te_4815" class="t s3_4815">system request due to package/platform-level power </span>
<span id="tf_4815" class="t s3_4815">limiting PL2/PL3. </span>
<span id="tg_4815" class="t s3_4815">12 </span><span id="th_4815" class="t s3_4815">Max Turbo Limit Status (R0) </span>
<span id="ti_4815" class="t s3_4815">When set, frequency is reduced below the operating </span>
<span id="tj_4815" class="t s3_4815">system request due to multi-core turbo limits. </span>
<span id="tk_4815" class="t s3_4815">13 </span><span id="tl_4815" class="t s3_4815">Turbo Transition Attenuation Status (R0) </span>
<span id="tm_4815" class="t s3_4815">When set, frequency is reduced below the operating </span>
<span id="tn_4815" class="t s3_4815">system request due to Turbo transition attenuation. </span>
<span id="to_4815" class="t s3_4815">This prevents performance degradation due to </span>
<span id="tp_4815" class="t s3_4815">frequent operating ratio changes. </span>
<span id="tq_4815" class="t s3_4815">15:14 </span><span id="tr_4815" class="t s3_4815">Reserved </span>
<span id="ts_4815" class="t s3_4815">16 </span><span id="tt_4815" class="t s3_4815">PROCHOT Log </span>
<span id="tu_4815" class="t s3_4815">When set, indicates that the PROCHOT Status bit has </span>
<span id="tv_4815" class="t s3_4815">asserted since the log bit was last cleared. </span>
<span id="tw_4815" class="t s3_4815">This log bit will remain set until cleared by software </span>
<span id="tx_4815" class="t s3_4815">writing 0. </span>
<span id="ty_4815" class="t s3_4815">17 </span><span id="tz_4815" class="t s3_4815">Thermal Log </span>
<span id="t10_4815" class="t s3_4815">When set, indicates that the Thermal Status bit has </span>
<span id="t11_4815" class="t s3_4815">asserted since the log bit was last cleared. </span>
<span id="t12_4815" class="t s3_4815">This log bit will remain set until cleared by software </span>
<span id="t13_4815" class="t s3_4815">writing 0. </span>
<span id="t14_4815" class="t s3_4815">19:18 </span><span id="t15_4815" class="t s3_4815">Reserved. </span>
<span id="t16_4815" class="t s3_4815">20 </span><span id="t17_4815" class="t s3_4815">Residency State Regulation Log </span>
<span id="t18_4815" class="t s3_4815">When set, indicates that the Residency State </span>
<span id="t19_4815" class="t s3_4815">Regulation Status bit has asserted since the log bit was </span>
<span id="t1a_4815" class="t s3_4815">last cleared. </span>
<span id="t1b_4815" class="t s3_4815">This log bit will remain set until cleared by software </span>
<span id="t1c_4815" class="t s3_4815">writing 0. </span>
<span id="t1d_4815" class="t s3_4815">21 </span><span id="t1e_4815" class="t s3_4815">Running Average Thermal Limit Log </span>
<span id="t1f_4815" class="t s3_4815">When set, indicates that the RATL Status bit has </span>
<span id="t1g_4815" class="t s3_4815">asserted since the log bit was last cleared. </span>
<span id="t1h_4815" class="t s3_4815">This log bit will remain set until cleared by software </span>
<span id="t1i_4815" class="t s3_4815">writing 0. </span>
<span id="t1j_4815" class="t s4_4815">Table 2-39. </span><span id="t1k_4815" class="t s4_4815">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t1l_4815" class="t s4_4815">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t1m_4815" class="t s4_4815">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t1n_4815" class="t s4_4815">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t1o_4815" class="t s5_4815">Register </span>
<span id="t1p_4815" class="t s5_4815">Address </span><span id="t1q_4815" class="t s5_4815">Register Name / Bit Fields </span><span id="t1r_4815" class="t s5_4815">Scope </span><span id="t1s_4815" class="t s5_4815">Bit Description </span>
<span id="t1t_4815" class="t s5_4815">Hex </span><span id="t1u_4815" class="t s5_4815">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
