Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:31:12 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postsynth_timing_max.rpt
| Design            : memset
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.628ns  (required time - arrival time)
  Source:                 tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.919ns (57.259%)  route 0.686ns (42.741%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 2.645 - 1.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.466     1.776    clk_IBUF_BUFG
                                                                      r  tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 f  tmp_reg[3]/Q
                         net (fo=1, unplaced)         0.416     2.415    tmp[3]
                                                                      f  exitcond_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.538 r  exitcond_i_15/O
                         net (fo=1, unplaced)         0.000     2.538    exitcond_i_15_n_1
                                                                      r  exitcond_reg_i_8/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.805 r  exitcond_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.805    exitcond_reg_i_8_n_1
                                                                      r  exitcond_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.858 r  exitcond_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.858    exitcond_reg_i_4_n_1
                                                                      r  exitcond_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     2.983 r  exitcond_reg_i_2/CO[2]
                         net (fo=1, unplaced)         0.270     3.253    exitcond_reg_i_2_n_2
                                                                      r  exitcond_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.128     3.381 r  exitcond_i_1/O
                         net (fo=1, unplaced)         0.000     3.381    exitcond_i_1_n_1
                         FDRE                                         r  exitcond_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     1.677 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     2.119    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.442     2.645    clk_IBUF_BUFG
                                                                      r  exitcond_reg/C
                         clock pessimism              0.108     2.753    
                         clock uncertainty           -0.035     2.717    
                         FDRE (Setup_fdre_C_D)        0.036     2.753    exitcond_reg
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                 -0.628    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.346ns (31.341%)  route 0.758ns (68.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 2.645 - 1.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.466     1.776    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.462     2.461    cur_state[2]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.584 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.296     2.880    FSM_sequential_cur_state[3]_i_1_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     1.677 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     2.119    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.442     2.645    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[0]/C
                         clock pessimism              0.108     2.753    
                         clock uncertainty           -0.035     2.717    
                         FDRE (Setup_fdre_C_CE)      -0.199     2.518    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.346ns (31.341%)  route 0.758ns (68.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 2.645 - 1.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.466     1.776    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.462     2.461    cur_state[2]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.584 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.296     2.880    FSM_sequential_cur_state[3]_i_1_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     1.677 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     2.119    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.442     2.645    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism              0.108     2.753    
                         clock uncertainty           -0.035     2.717    
                         FDRE (Setup_fdre_C_CE)      -0.199     2.518    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.346ns (31.341%)  route 0.758ns (68.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 2.645 - 1.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.466     1.776    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.462     2.461    cur_state[2]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.584 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.296     2.880    FSM_sequential_cur_state[3]_i_1_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     1.677 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     2.119    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.442     2.645    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
                         clock pessimism              0.108     2.753    
                         clock uncertainty           -0.035     2.717    
                         FDRE (Setup_fdre_C_CE)      -0.199     2.518    FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.346ns (31.341%)  route 0.758ns (68.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 2.645 - 1.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.466     1.776    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.462     2.461    cur_state[2]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.584 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.296     2.880    FSM_sequential_cur_state[3]_i_1_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     1.677 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     2.119    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.442     2.645    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[3]/C
                         clock pessimism              0.108     2.753    
                         clock uncertainty           -0.035     2.717    
                         FDRE (Setup_fdre_C_CE)      -0.199     2.518    FSM_sequential_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.346ns (37.365%)  route 0.580ns (62.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 2.645 - 1.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.466     1.776    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.237     2.236    cur_state[2]
                                                                      r  return_val[31]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.123     2.359 r  return_val[31]_i_1/O
                         net (fo=32, unplaced)        0.343     2.702    return_val[31]_i_1_n_1
                         FDRE                                         r  return_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     1.677 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     2.119    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.442     2.645    clk_IBUF_BUFG
                                                                      r  return_val_reg[0]/C
                         clock pessimism              0.108     2.753    
                         clock uncertainty           -0.035     2.717    
                         FDRE (Setup_fdre_C_CE)      -0.199     2.518    return_val_reg[0]
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.346ns (37.365%)  route 0.580ns (62.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 2.645 - 1.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.466     1.776    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.237     2.236    cur_state[2]
                                                                      r  return_val[31]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.123     2.359 r  return_val[31]_i_1/O
                         net (fo=32, unplaced)        0.343     2.702    return_val[31]_i_1_n_1
                         FDRE                                         r  return_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     1.677 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     2.119    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.442     2.645    clk_IBUF_BUFG
                                                                      r  return_val_reg[10]/C
                         clock pessimism              0.108     2.753    
                         clock uncertainty           -0.035     2.717    
                         FDRE (Setup_fdre_C_CE)      -0.199     2.518    return_val_reg[10]
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.346ns (37.365%)  route 0.580ns (62.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 2.645 - 1.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.466     1.776    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.237     2.236    cur_state[2]
                                                                      r  return_val[31]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.123     2.359 r  return_val[31]_i_1/O
                         net (fo=32, unplaced)        0.343     2.702    return_val[31]_i_1_n_1
                         FDRE                                         r  return_val_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     1.677 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     2.119    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.442     2.645    clk_IBUF_BUFG
                                                                      r  return_val_reg[11]/C
                         clock pessimism              0.108     2.753    
                         clock uncertainty           -0.035     2.717    
                         FDRE (Setup_fdre_C_CE)      -0.199     2.518    return_val_reg[11]
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.346ns (37.365%)  route 0.580ns (62.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 2.645 - 1.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.466     1.776    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.237     2.236    cur_state[2]
                                                                      r  return_val[31]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.123     2.359 r  return_val[31]_i_1/O
                         net (fo=32, unplaced)        0.343     2.702    return_val[31]_i_1_n_1
                         FDRE                                         r  return_val_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     1.677 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     2.119    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.442     2.645    clk_IBUF_BUFG
                                                                      r  return_val_reg[12]/C
                         clock pessimism              0.108     2.753    
                         clock uncertainty           -0.035     2.717    
                         FDRE (Setup_fdre_C_CE)      -0.199     2.518    return_val_reg[12]
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.346ns (37.365%)  route 0.580ns (62.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 2.645 - 1.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.466     1.776    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.237     2.236    cur_state[2]
                                                                      r  return_val[31]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.123     2.359 r  return_val[31]_i_1/O
                         net (fo=32, unplaced)        0.343     2.702    return_val[31]_i_1_n_1
                         FDRE                                         r  return_val_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     1.677 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     2.119    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.442     2.645    clk_IBUF_BUFG
                                                                      r  return_val_reg[13]/C
                         clock pessimism              0.108     2.753    
                         clock uncertainty           -0.035     2.717    
                         FDRE (Setup_fdre_C_CE)      -0.199     2.518    return_val_reg[13]
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                 -0.184    




