|exercise40
SW[0] => Mux2.IN15
SW[0] => Mux1.IN15
SW[0] => Mux0.IN14
SW[0] => Mux0.IN15
SW[0] => Mux1.IN13
SW[0] => Mux1.IN14
SW[0] => Mux2.IN14
SW[1] => state[0].ACLR
SW[1] => state[1].ACLR
SW[1] => state[2].ACLR
SW[1] => state[3].ACLR
SW[2] => state[0].CLK
SW[2] => state[1].CLK
SW[2] => state[2].CLK
SW[2] => state[3].CLK
LEDG[6] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= state[2].DB_MAX_OUTPUT_PORT_TYPE


