# //  Questa Sim
# //  Version 10.3c_2 linux Sep 24 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do top/scripts/model/build_rand_hdlc_top.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:30 on Apr 29,2016
# vcom -reportprogress 300 -work utility ../code/tools_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package tools_pkg
# -- Compiling package body tools_pkg
# -- Loading package tools_pkg
# End time: 15:49:30 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:30 on Apr 29,2016
# vcom -reportprogress 300 -work memlib ../code/spmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Spmem_ent
# -- Compiling architecture spmem_beh of Spmem_ent
# End time: 15:49:31 on Apr 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:31 on Apr 29,2016
# vcom -reportprogress 300 -work memlib ../code/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tools_pkg
# -- Compiling package mem_pkg
# End time: 15:49:32 on Apr 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:32 on Apr 29,2016
# vcom -reportprogress 300 -work hdlc ../code/libs/PCK_CRC16_D8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package PCK_CRC16_D8
# -- Compiling package body PCK_CRC16_D8
# -- Loading package PCK_CRC16_D8
# End time: 15:49:32 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:32 on Apr 29,2016
# vcom -reportprogress 300 -work hdlc ../code/libs/hdlc_components_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package hdlc_components_pkg
# End time: 15:49:33 on Apr 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:33 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/top/core/RxFCS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package PCK_CRC16_D8
# -- Compiling entity RxFCS_ent
# -- Compiling architecture RxFCS_rtl of RxFCS_ent
# End time: 15:49:34 on Apr 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:34 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/top/core/RxBuff.vhd -explicit 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tools_pkg
# -- Loading package mem_pkg
# -- Compiling entity RxBuff_ent
# -- Compiling architecture RxBuff_rtl of RxBuff_ent
# End time: 15:49:34 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:34 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/rx/core/Zero_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ZeroDetect_ent
# -- Compiling architecture ZeroDetect_beh of ZeroDetect_ent
# End time: 15:49:35 on Apr 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:35 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/rx/core/flag_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FlagDetect_ent
# -- Compiling architecture FlagDetect_beh of FlagDetect_ent
# End time: 15:49:35 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:35 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/rx/core/Rxcont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rxcont_ent
# -- Compiling architecture rxcont_beh of rxcont_ent
# End time: 15:49:35 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:36 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/rx/core/RxChannel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package hdlc_components_pkg
# -- Compiling entity RxChannel_ent
# -- Compiling architecture RxChannel_beh of RxChannel_ent
# End time: 15:49:36 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:36 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/top/core/RxSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RxSynch_ent
# -- Compiling architecture RxSynch_rtl of RxSynch_ent
# End time: 15:49:36 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:37 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/top/core/TxFCS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package PCK_CRC16_D8
# -- Compiling entity Txfcs_ent
# -- Compiling architecture Txfcs_beh of Txfcs_ent
# End time: 15:49:37 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:37 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/top/core/TxBuff.vhd -explicit 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tools_pkg
# -- Loading package mem_pkg
# -- Compiling entity TxBuff_ent
# -- Compiling architecture TxBuff_beh of TxBuff_ent
# End time: 15:49:37 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:38 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/tx/core/flag_ins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flag_ins_ent
# -- Compiling architecture flag_ins_beh of flag_ins_ent
# End time: 15:49:38 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:38 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/tx/core/zero_ins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ZeroIns_ent
# -- Compiling architecture zero_ins_beh of ZeroIns_ent
# End time: 15:49:39 on Apr 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:39 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/tx/core/TXcont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TxCont_ent
# -- Compiling architecture TxCont_beh of TxCont_ent
# End time: 15:49:39 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:39 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/tx/core/TxChannel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package hdlc_components_pkg
# -- Compiling entity TxChannel_ent
# -- Compiling architecture Txchannel_str of TxChannel_ent
# End time: 15:49:40 on Apr 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:40 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/top/core/TxSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity txSynch_ent
# -- Compiling architecture TxSynch_rtl of txSynch_ent
# End time: 15:49:40 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:40 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/top/core/WB_IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity WB_IF_ent
# -- Compiling architecture WB_IF_rtl of WB_IF_ent
# End time: 15:49:41 on Apr 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:41 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/top/core/hdlc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package hdlc_components_pkg
# -- Compiling entity hdlc_ent
# -- Compiling architecture hdlc_str of hdlc_ent
# End time: 15:49:41 on Apr 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:49:41 on Apr 29,2016
# vcom -reportprogress 300 -work work ../code/top/tb/hdlc_rand_tb.v -explicit 
# -- Loading package STANDARD
# ** Error: ../code/top/tb/hdlc_rand_tb.v(1): near "module": syntax error
# End time: 15:49:42 on Apr 29,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vcom failed.
# Error in macro ./top/scripts/model/build_rand_hdlc_top.do line 68
# /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vcom failed.
#     while executing
# "vcom -work work  ../code/top/tb/hdlc_rand_tb.v -explicit"
