

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Wed Nov 12 23:20:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v10
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       26|      147|  0.260 us|  1.470 us|   27|  148|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                      |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                       |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_U0  |Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc  |       26|      147|  0.260 us|  1.470 us|   26|  147|       no|
        +------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        3|     9|    1172|    1750|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     9|    1172|    1750|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_U0  |Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc  |        3|   9|  1172|  1750|    0|
    +------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                                   |        3|   9|  1172|  1750|    0|
    +------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|input_r_TDATA    |   in|   16|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
|ap_clk           |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
+-----------------+-----+-----+--------------+--------------+--------------+

