<profile>

<section name = "Vitis HLS Report for 'crc24a'" level="0">
<item name = "Date">Mon Jul 10 10:38:25 2023
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">vitis_ap</item>
<item name = "Solution">sol_crc (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.444 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16, 16, 0.160 us, 0.160 us, 17, 17, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_crc24a_Pipeline_loop2_fu_207">crc24a_Pipeline_loop2, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 20, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 38, 768, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 87, -</column>
<column name="Register">-, -, 49, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_crc24a_Pipeline_loop2_fu_207">crc24a_Pipeline_loop2, 0, 0, 38, 768, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_10_fu_378_p2">xor, 0, 0, 2, 1, 1</column>
<column name="ret_V_11_fu_383_p2">xor, 0, 0, 2, 1, 1</column>
<column name="ret_V_12_fu_388_p2">xor, 0, 0, 2, 1, 1</column>
<column name="ret_V_6_fu_358_p2">xor, 0, 0, 2, 1, 1</column>
<column name="ret_V_7_fu_363_p2">xor, 0, 0, 2, 1, 1</column>
<column name="ret_V_8_fu_368_p2">xor, 0, 0, 2, 1, 1</column>
<column name="ret_V_9_fu_373_p2">xor, 0, 0, 2, 1, 1</column>
<column name="ret_V_fu_353_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_r_TDATA_int_regslice">26, 5, 8, 40</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="crc_V_10_loc_fu_100">1, 0, 1, 0</column>
<column name="crc_V_11_loc_fu_104">1, 0, 1, 0</column>
<column name="crc_V_14_loc_fu_116">1, 0, 1, 0</column>
<column name="crc_V_15_loc_fu_120">1, 0, 1, 0</column>
<column name="crc_V_17_loc_fu_128">1, 0, 1, 0</column>
<column name="crc_V_18_loc_fu_132">1, 0, 1, 0</column>
<column name="crc_V_1_loc_fu_64">1, 0, 1, 0</column>
<column name="crc_V_21_loc_fu_144">1, 0, 1, 0</column>
<column name="crc_V_22_loc_fu_148">1, 0, 1, 0</column>
<column name="crc_V_28_loc_fu_172">1, 0, 1, 0</column>
<column name="crc_V_2_loc_fu_68">1, 0, 1, 0</column>
<column name="crc_V_31_loc_fu_184">1, 0, 1, 0</column>
<column name="crc_V_3_loc_fu_72">1, 0, 1, 0</column>
<column name="crc_V_4_loc_fu_76">1, 0, 1, 0</column>
<column name="crc_V_5_loc_fu_80">1, 0, 1, 0</column>
<column name="crc_V_6_loc_fu_84">1, 0, 1, 0</column>
<column name="crc_V_86_loc_fu_88">1, 0, 1, 0</column>
<column name="crc_V_87_loc_fu_108">1, 0, 1, 0</column>
<column name="crc_V_88_loc_fu_112">1, 0, 1, 0</column>
<column name="crc_V_89_loc_fu_124">1, 0, 1, 0</column>
<column name="crc_V_8_loc_fu_92">1, 0, 1, 0</column>
<column name="crc_V_90_loc_fu_136">1, 0, 1, 0</column>
<column name="crc_V_91_loc_fu_140">1, 0, 1, 0</column>
<column name="crc_V_91_reg_752">1, 0, 1, 0</column>
<column name="crc_V_92_loc_fu_152">1, 0, 1, 0</column>
<column name="crc_V_92_reg_758">1, 0, 1, 0</column>
<column name="crc_V_93_loc_fu_156">1, 0, 1, 0</column>
<column name="crc_V_93_reg_764">1, 0, 1, 0</column>
<column name="crc_V_94_loc_fu_160">1, 0, 1, 0</column>
<column name="crc_V_94_reg_770">1, 0, 1, 0</column>
<column name="crc_V_95_loc_fu_164">1, 0, 1, 0</column>
<column name="crc_V_95_reg_776">1, 0, 1, 0</column>
<column name="crc_V_96_loc_fu_168">1, 0, 1, 0</column>
<column name="crc_V_96_reg_782">1, 0, 1, 0</column>
<column name="crc_V_97_loc_fu_176">1, 0, 1, 0</column>
<column name="crc_V_97_reg_788">1, 0, 1, 0</column>
<column name="crc_V_98_loc_fu_180">1, 0, 1, 0</column>
<column name="crc_V_9_loc_fu_96">1, 0, 1, 0</column>
<column name="crc_V_loc_fu_60">1, 0, 1, 0</column>
<column name="crc_V_reg_746">1, 0, 1, 0</column>
<column name="grp_crc24a_Pipeline_loop2_fu_207_ap_start_reg">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_741">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, crc24a, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, crc24a, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, crc24a, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, crc24a, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, crc24a, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, crc24a, return value</column>
<column name="input_r_TDATA">in, 8, axis, input_r_V_data_V, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_r_V_last_V, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r_V_last_V, pointer</column>
<column name="input_r_TLAST">in, 1, axis, input_r_V_last_V, pointer</column>
<column name="input_r_TKEEP">in, 1, axis, input_r_V_keep_V, pointer</column>
<column name="input_r_TSTRB">in, 1, axis, input_r_V_strb_V, pointer</column>
<column name="output_r_TDATA">out, 8, axis, output_r, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_r, pointer</column>
</table>
</item>
</section>
</profile>
