
---------- Begin Simulation Statistics ----------
final_tick                               163769347500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253648                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687152                       # Number of bytes of host memory used
host_op_rate                                   468145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   394.25                       # Real time elapsed on the host
host_tick_rate                              415398391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184564364                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163769                       # Number of seconds simulated
sim_ticks                                163769347500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.951060                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10609847                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10615042                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1510                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10610814                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             350                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              192                       # Number of indirect misses.
system.cpu.branchPred.lookups                10619894                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2880                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          146                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184564364                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.275387                       # CPI: cycles per instruction
system.cpu.discardedOps                          4144                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44863546                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2094652                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169457                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110321075                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.305307                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        327538695                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97748508     52.96%     52.96% # Class of committed instruction
system.cpu.op_class_0::IntMult                     79      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                2089319      1.13%     54.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84726440     45.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184564364                       # Class of committed instruction
system.cpu.tickCycles                       217217620                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       329252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        660067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       331304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       662704                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             70                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                270                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       328486                       # Transaction distribution
system.membus.trans_dist::CleanEvict              222                       # Transaction distribution
system.membus.trans_dist::ReadExReq            330522                       # Transaction distribution
system.membus.trans_dist::ReadExResp           330522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           270                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       990292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 990292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    675100672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               675100672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            330819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  330819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              330819                       # Request fanout histogram
system.membus.respLayer1.occupancy        21674533500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21683549750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       658996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          635                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           330541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          330541                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           667                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       992135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                994104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1333248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    677112832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              678446080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          328778                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336369664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           660178                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000288                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016962                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 659988     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    190      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             660178                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5629672000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5457100488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11005500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  117                       # number of demand (read+write) hits
system.l2.demand_hits::total                      596                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 479                       # number of overall hits
system.l2.overall_hits::.cpu.data                 117                       # number of overall hits
system.l2.overall_hits::total                     596                       # number of overall hits
system.l2.demand_misses::.cpu.inst                188                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             330616                       # number of demand (read+write) misses
system.l2.demand_misses::total                 330804                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               188                       # number of overall misses
system.l2.overall_misses::.cpu.data            330616                       # number of overall misses
system.l2.overall_misses::total                330804                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35561500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  56259618000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      56295179500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35561500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  56259618000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     56295179500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              667                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           330733                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               331400                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             667                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          330733                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              331400                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.281859                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998202                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.281859                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998202                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 189156.914894                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 170166.047620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 170176.840365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 189156.914894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 170166.047620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 170176.840365                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              328486                       # number of writebacks
system.l2.writebacks::total                    328486                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        330604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            330792                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       330604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           330792                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33681500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  52951429500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52985111000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33681500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  52951429500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52985111000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.281859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998165                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.281859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998165                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 179156.914894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 160165.725460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 160176.518779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 179156.914894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 160165.725460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 160176.518779                       # average overall mshr miss latency
system.l2.replacements                         328778                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       330510                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           330510                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       330510                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       330510                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          567                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              567                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          567                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          567                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          330522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              330522                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  56239554000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   56239554000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        330541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            330541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 170153.738632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 170153.738632                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       330522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         330522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  52934334000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52934334000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 160153.738632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 160153.738632                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35561500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35561500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.281859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.281859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 189156.914894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 189156.914894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33681500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33681500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.281859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.281859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 179156.914894                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 179156.914894                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            98                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                98                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           94                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              94                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20064000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20064000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.489583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.489583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 213446.808511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 213446.808511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           82                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           82                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17095500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17095500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.427083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.427083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 208481.707317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 208481.707317                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2011.708770                       # Cycle average of tags in use
system.l2.tags.total_refs                      662572                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    330826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.002781                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    152000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.191522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.068297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2008.448951                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982280                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1843                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5631498                       # Number of tag accesses
system.l2.tags.data_accesses                  5631498                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         192512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      338538496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          338731008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       192512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        192512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336369664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336369664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          330604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              330792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       328486                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             328486                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1175507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2067166421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2068341928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1175507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1175507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2053923211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2053923211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2053923211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1175507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2067166421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4122265139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5255776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5289664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000032500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124748750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       164274                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       164274                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5990498                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5091540                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      330792                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     328486                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5292672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            330464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            330656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            330496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            330960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            330944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            330768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            330848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            330624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            330832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            331072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           330880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           330944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           330992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           330800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           330912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           330480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328352                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      16.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      38.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 332849112500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26463360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            432086712500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     62888.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                81638.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                        27                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       540                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4961873                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4885844                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5292672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  330708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  330708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  330708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  330710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  330710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  330710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  330711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  330711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  330711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  330713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 330713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 330714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 330714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 330715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 330717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 330717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     75                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 164166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 164169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 164172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 164178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 164183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 164189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 164200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 164205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 164210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 164215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 164220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 164230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 164231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 164236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 164243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 164249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 164249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 164250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 164249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 164245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 164242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 164238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 164236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 164232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 164228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 164223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 164219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 164209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 164208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 164203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 164197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     44                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       700700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    963.463234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.927945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.938409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41390      5.91%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           11      0.00%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12      0.00%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      0.00%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      0.00%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.00%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.00%      5.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41363      5.90%     11.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       617880     88.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       700700                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       164274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.218464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.006705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.660247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       164271    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        164274                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       164274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      31.993773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.991717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.320542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17            22      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19            14      0.01%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            33      0.02%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             9      0.01%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             2      0.00%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.00%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             7      0.00%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            23      0.01%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33        164150     99.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        164274                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              338731008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336367680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               338731008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336369664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2068.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2053.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2068.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2053.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   16.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  163769081000                       # Total gap between requests
system.mem_ctrls.avgGap                     248406.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       192512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    338538496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336367680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1175506.912244368577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2067166421.359772443771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2053911095.908836126328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5289664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5255776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    272519500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 431814193000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4391782314750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     90598.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     81633.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    835610.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2501841720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1329760410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18898951680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13720331520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12927723120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36710739420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31973122560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       118062470430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        720.907009                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  81285132750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5468580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  77015634750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2501156280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1329396090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18890726400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13714657380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12927723120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36699667170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31982446560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       118045773000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        720.805052                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  81308352000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5468580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  76992415500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    163769347500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31857824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31857824                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31857824                       # number of overall hits
system.cpu.icache.overall_hits::total        31857824                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          667                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            667                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          667                       # number of overall misses
system.cpu.icache.overall_misses::total           667                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47250500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47250500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47250500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47250500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31858491                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31858491                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31858491                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31858491                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70840.329835                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70840.329835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70840.329835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70840.329835                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          635                       # number of writebacks
system.cpu.icache.writebacks::total               635                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          667                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          667                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          667                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46583500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46583500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46583500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46583500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69840.329835                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69840.329835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69840.329835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69840.329835                       # average overall mshr miss latency
system.cpu.icache.replacements                    635                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31857824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31857824                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          667                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           667                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47250500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47250500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31858491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31858491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70840.329835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70840.329835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          667                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          667                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46583500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46583500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69840.329835                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69840.329835                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.998883                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31858491                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               667                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          47763.854573                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            162500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.998883                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63717649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63717649                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     86115405                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         86115405                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     86115472                       # number of overall hits
system.cpu.dcache.overall_hits::total        86115472                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       661222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         661222                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       661236                       # number of overall misses
system.cpu.dcache.overall_misses::total        661236                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 119246110000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 119246110000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 119246110000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 119246110000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86776627                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86776627                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86776708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86776708                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007620                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007620                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 180342.018263                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 180342.018263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 180338.199977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 180338.199977                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       330510                       # number of writebacks
system.cpu.dcache.writebacks::total            330510                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       330494                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       330494                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       330494                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       330494                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       330728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       330728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       330733                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       330733                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  56758677000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56758677000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  56759441500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56759441500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 171617.392540                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 171617.392540                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 171617.109572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 171617.109572                       # average overall mshr miss latency
system.cpu.dcache.replacements                 330669                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2050439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2050439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27423500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27423500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2050666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2050666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 120808.370044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 120808.370044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22860500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22860500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 122248.663102                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 122248.663102                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     84064966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84064966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       660995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       660995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 119218686500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 119218686500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84725961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84725961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007802                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007802                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 180362.463407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 180362.463407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       330454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       330454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       330541                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       330541                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  56735816500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  56735816500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 171645.322365                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 171645.322365                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           67                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            67                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.172840                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.172840                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       764500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       764500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.061728                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.061728                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       152900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       152900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.991766                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            86446273                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            330733                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.377827                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            404500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.991766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         173884285                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        173884285                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163769347500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
