Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: pong_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : pong_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/kv/EE 324/pong/sev.v" into library work
Parsing module <sev_seg>.
Analyzing Verilog file "/home/kv/EE 324/pong/clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "/home/kv/EE 324/pong/pong_top.v" into library work
Parsing module <pong_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pong_top>.

Elaborating module <clkdiv>.

Elaborating module <sev_seg>.
WARNING:HDLCompiler:189 - "/home/kv/EE 324/pong/pong_top.v" Line 55: Size mismatch in connection of port <s>. Formal port size is 8-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:1127 - "/home/kv/EE 324/pong/pong_top.v" Line 59: Assignment to startBounce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/kv/EE 324/pong/pong_top.v" Line 103: Assignment to win ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pong_top>.
    Related source file is "/home/kv/EE 324/pong/pong_top.v".
    Found 4-bit register for signal <p1score>.
    Found 4-bit register for signal <p2score>.
    Found 8-bit register for signal <led>.
    Found 1-bit register for signal <dir>.
    Found 5-bit register for signal <counter>.
    Found 4-bit register for signal <next>.
    Found 4-bit adder for signal <p2score[3]_GND_1_o_add_20_OUT> created at line 140.
    Found 4-bit adder for signal <p1score[3]_GND_1_o_add_23_OUT> created at line 145.
    Found 5-bit adder for signal <counter[4]_GND_1_o_add_44_OUT> created at line 190.
    Found 4-bit 7-to-1 multiplexer for signal <_n0258> created at line 107.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <pong_top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "/home/kv/EE 324/pong/clkdiv.v".
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count[24]_GND_2_o_add_1_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <sev_seg>.
    Related source file is "/home/kv/EE 324/pong/sev.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x7-bit Read Only RAM for signal <temp>
    Summary:
	inferred   1 RAM(s).
	inferred   4 Multiplexer(s).
Unit <sev_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 25-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 1
 25-bit register                                       : 1
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 9
 4-bit 7-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <pong_top>.
The following registers are absorbed into counter <p1score>: 1 register on signal <p1score>.
The following registers are absorbed into counter <p2score>: 1 register on signal <p2score>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <pong_top> synthesized (advanced).

Synthesizing (advanced) Unit <sev_seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_temp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <seg>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <temp>          |          |
    -----------------------------------------------------------------------
Unit <sev_seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 4
 25-bit up counter                                     : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 7-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <U1/count_24> of sequential type is unconnected in block <pong_top>.

Optimizing unit <pong_top> ...
WARNING:Xst:1710 - FF/Latch <next_3> (without init value) has a constant value of 0 in block <pong_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_3> (without init value) has a constant value of 0 in block <pong_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_4> (without init value) has a constant value of 0 in block <pong_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong_top, actual ratio is 1.
FlipFlop next_1 has been replicated 1 time(s)
FlipFlop next_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pong_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 145
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 23
#      LUT2                        : 5
#      LUT3                        : 7
#      LUT4                        : 10
#      LUT5                        : 16
#      LUT6                        : 26
#      MUXCY                       : 23
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 50
#      FD                          : 10
#      FDC                         : 24
#      FDE                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 4
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              50  out of  18224     0%  
 Number of Slice LUTs:                   89  out of   9112     0%  
    Number used as Logic:                89  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     91
   Number with an unused Flip Flop:      41  out of     91    45%  
   Number with an unused LUT:             2  out of     91     2%  
   Number of fully used LUT-FF pairs:    48  out of     91    52%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U1/count_23                        | BUFG                   | 26    |
clk                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.731ns (Maximum Frequency: 268.010MHz)
   Minimum input arrival time before clock: 5.140ns
   Maximum output required time after clock: 6.304ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/count_23'
  Clock period: 3.731ns (frequency: 268.010MHz)
  Total number of paths / destination ports: 372 / 42
-------------------------------------------------------------------------
Delay:               3.731ns (Levels of Logic = 2)
  Source:            counter_2 (FF)
  Destination:       p2score_0 (FF)
  Source Clock:      U1/count_23 rising
  Destination Clock: U1/count_23 rising

  Data Path: counter_2 to p2score_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  counter_2 (counter_2)
     LUT4:I1->O           14   0.205   0.958  counter[4]_GND_1_o_equal_49_o<4>1 (counter[4]_GND_1_o_equal_49_o)
     LUT6:I5->O            4   0.205   0.683  _n0351_inv (_n0351_inv)
     FDE:CE                    0.322          p2score_0
    ----------------------------------------
    Total                      3.731ns (1.179ns logic, 2.552ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.191ns (frequency: 456.319MHz)
  Total number of paths / destination ports: 300 / 24
-------------------------------------------------------------------------
Delay:               2.191ns (Levels of Logic = 11)
  Source:            U1/count_14 (FF)
  Destination:       U1/count_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/count_14 to U1/count_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.933  U1/count_14 (U1/count_14)
     LUT1:I0->O            1   0.205   0.000  U1/Mcount_count_cy<14>_rt (U1/Mcount_count_cy<14>_rt)
     MUXCY:S->O            1   0.172   0.000  U1/Mcount_count_cy<14> (U1/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<15> (U1/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<16> (U1/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<17> (U1/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<18> (U1/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<19> (U1/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<20> (U1/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<21> (U1/Mcount_count_cy<21>)
     MUXCY:CI->O           0   0.019   0.000  U1/Mcount_count_cy<22> (U1/Mcount_count_cy<22>)
     XORCY:CI->O           1   0.180   0.000  U1/Mcount_count_xor<23> (Result<23>)
     FDC:D                     0.102          U1/count_23
    ----------------------------------------
    Total                      2.191ns (1.258ns logic, 0.933ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/count_23'
  Total number of paths / destination ports: 102 / 42
-------------------------------------------------------------------------
Offset:              5.140ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       dir (FF)
  Destination Clock: U1/count_23 rising

  Data Path: rst to dir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   1.222   1.692  rst_IBUF (rst_IBUF)
     LUT2:I0->O            9   0.203   0.934  Mmux_state31 (state<2>)
     LUT6:I4->O            1   0.203   0.580  state[3]_dir_Select_66_o1 (state[3]_dir_Select_66_o1)
     LUT6:I5->O            1   0.205   0.000  state[3]_dir_Select_66_o3 (state[3]_dir_Select_66_o)
     FD:D                      0.102          dir
    ----------------------------------------
    Total                      5.140ns (1.935ns logic, 3.205ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.239ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       U1/count_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to U1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   1.222   1.587  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          U1/count_0
    ----------------------------------------
    Total                      3.239ns (1.652ns logic, 1.587ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Offset:              6.304ns (Levels of Logic = 3)
  Source:            U1/count_14 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: U1/count_14 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.161  U1/count_14 (U1/count_14)
     LUT3:I0->O            7   0.205   1.138  U2/Mmux_seg<0>11 (U2/seg<0>)
     LUT6:I0->O            1   0.203   0.579  U2/Mram_temp21 (seg_2_OBUF)
     OBUF:I->O                 2.571          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      6.304ns (3.426ns logic, 2.878ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/count_23'
  Total number of paths / destination ports: 64 / 15
-------------------------------------------------------------------------
Offset:              5.989ns (Levels of Logic = 3)
  Source:            p2score_0 (FF)
  Destination:       seg<2> (PAD)
  Source Clock:      U1/count_23 rising

  Data Path: p2score_0 to seg<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.447   0.849  p2score_0 (p2score_0)
     LUT3:I1->O            7   0.203   1.138  U2/Mmux_seg<0>11 (U2/seg<0>)
     LUT6:I0->O            1   0.203   0.579  U2/Mram_temp21 (seg_2_OBUF)
     OBUF:I->O                 2.571          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      5.989ns (3.424ns logic, 2.565ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/count_23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/count_23    |    3.731|         |         |         |
clk            |    2.518|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.191|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 9.50 secs
 
--> 


Total memory usage is 390832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

