<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>GTX transceivers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-b5179b2b.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="gtx-transceivers"><a class="header" href="#gtx-transceivers">GTX transceivers</a></h1>
<p>TODO: document</p>
<h2 id="tile-gtx"><a class="header" href="#tile-gtx">Tile GTX</a></h2>
<p>Cells: 40</p>
<h3 id="bel-gtx0"><a class="header" href="#bel-gtx0">Bel GTX0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel GTX0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKTESTSIG0</td><td>input</td><td>TCELL2:IMUX.IMUX19.DELAY</td></tr>

<tr><td>CLKTESTSIG1</td><td>input</td><td>TCELL2:IMUX.IMUX18.DELAY</td></tr>

<tr><td>COMFINISH</td><td>output</td><td>TCELL8:OUT18.TMIN</td></tr>

<tr><td>COMINITDET</td><td>output</td><td>TCELL2:OUT20.TMIN</td></tr>

<tr><td>COMSASDET</td><td>output</td><td>TCELL2:OUT19.TMIN</td></tr>

<tr><td>COMWAKEDET</td><td>output</td><td>TCELL2:OUT23.TMIN</td></tr>

<tr><td>DADDR0</td><td>input</td><td>TCELL9:IMUX.IMUX32.DELAY</td></tr>

<tr><td>DADDR1</td><td>input</td><td>TCELL9:IMUX.IMUX33.DELAY</td></tr>

<tr><td>DADDR2</td><td>input</td><td>TCELL9:IMUX.IMUX34.DELAY</td></tr>

<tr><td>DADDR3</td><td>input</td><td>TCELL9:IMUX.IMUX35.DELAY</td></tr>

<tr><td>DADDR4</td><td>input</td><td>TCELL9:IMUX.IMUX36.DELAY</td></tr>

<tr><td>DADDR5</td><td>input</td><td>TCELL9:IMUX.IMUX37.DELAY</td></tr>

<tr><td>DADDR6</td><td>input</td><td>TCELL9:IMUX.IMUX38.DELAY</td></tr>

<tr><td>DADDR7</td><td>input</td><td>TCELL9:IMUX.IMUX39.DELAY</td></tr>

<tr><td>DCLK</td><td>input</td><td>TCELL9:IMUX.CLK0</td></tr>

<tr><td>DEN</td><td>input</td><td>TCELL8:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DFECLKDLYADJ0</td><td>input</td><td>TCELL4:IMUX.IMUX35.DELAY</td></tr>

<tr><td>DFECLKDLYADJ1</td><td>input</td><td>TCELL4:IMUX.IMUX19.DELAY</td></tr>

<tr><td>DFECLKDLYADJ2</td><td>input</td><td>TCELL4:IMUX.IMUX18.DELAY</td></tr>

<tr><td>DFECLKDLYADJ3</td><td>input</td><td>TCELL4:IMUX.IMUX33.DELAY</td></tr>

<tr><td>DFECLKDLYADJ4</td><td>input</td><td>TCELL4:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DFECLKDLYADJ5</td><td>input</td><td>TCELL4:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DFECLKDLYADJMON0</td><td>output</td><td>TCELL6:OUT5.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON1</td><td>output</td><td>TCELL6:OUT1.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON2</td><td>output</td><td>TCELL6:OUT2.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON3</td><td>output</td><td>TCELL6:OUT6.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON4</td><td>output</td><td>TCELL6:OUT7.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON5</td><td>output</td><td>TCELL6:OUT3.TMIN</td></tr>

<tr><td>DFEDLYOVRD</td><td>input</td><td>TCELL4:IMUX.IMUX29.DELAY</td></tr>

<tr><td>DFEEYEDACMON0</td><td>output</td><td>TCELL6:OUT13.TMIN</td></tr>

<tr><td>DFEEYEDACMON1</td><td>output</td><td>TCELL6:OUT14.TMIN</td></tr>

<tr><td>DFEEYEDACMON2</td><td>output</td><td>TCELL6:OUT10.TMIN</td></tr>

<tr><td>DFEEYEDACMON3</td><td>output</td><td>TCELL6:OUT11.TMIN</td></tr>

<tr><td>DFEEYEDACMON4</td><td>output</td><td>TCELL6:OUT15.TMIN</td></tr>

<tr><td>DFESENSCAL0</td><td>output</td><td>TCELL6:OUT19.TMIN</td></tr>

<tr><td>DFESENSCAL1</td><td>output</td><td>TCELL6:OUT18.TMIN</td></tr>

<tr><td>DFESENSCAL2</td><td>output</td><td>TCELL6:OUT22.TMIN</td></tr>

<tr><td>DFETAP10</td><td>input</td><td>TCELL4:IMUX.IMUX8.DELAY</td></tr>

<tr><td>DFETAP11</td><td>input</td><td>TCELL4:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DFETAP12</td><td>input</td><td>TCELL4:IMUX.IMUX14.DELAY</td></tr>

<tr><td>DFETAP13</td><td>input</td><td>TCELL4:IMUX.IMUX15.DELAY</td></tr>

<tr><td>DFETAP14</td><td>input</td><td>TCELL4:IMUX.IMUX38.DELAY</td></tr>

<tr><td>DFETAP1MONITOR0</td><td>output</td><td>TCELL8:OUT1.TMIN</td></tr>

<tr><td>DFETAP1MONITOR1</td><td>output</td><td>TCELL8:OUT2.TMIN</td></tr>

<tr><td>DFETAP1MONITOR2</td><td>output</td><td>TCELL8:OUT6.TMIN</td></tr>

<tr><td>DFETAP1MONITOR3</td><td>output</td><td>TCELL8:OUT7.TMIN</td></tr>

<tr><td>DFETAP1MONITOR4</td><td>output</td><td>TCELL8:OUT3.TMIN</td></tr>

<tr><td>DFETAP20</td><td>input</td><td>TCELL4:IMUX.IMUX24.DELAY</td></tr>

<tr><td>DFETAP21</td><td>input</td><td>TCELL4:IMUX.IMUX25.DELAY</td></tr>

<tr><td>DFETAP22</td><td>input</td><td>TCELL4:IMUX.IMUX30.DELAY</td></tr>

<tr><td>DFETAP23</td><td>input</td><td>TCELL4:IMUX.IMUX31.DELAY</td></tr>

<tr><td>DFETAP24</td><td>input</td><td>TCELL4:IMUX.IMUX39.DELAY</td></tr>

<tr><td>DFETAP2MONITOR0</td><td>output</td><td>TCELL7:OUT1.TMIN</td></tr>

<tr><td>DFETAP2MONITOR1</td><td>output</td><td>TCELL7:OUT2.TMIN</td></tr>

<tr><td>DFETAP2MONITOR2</td><td>output</td><td>TCELL7:OUT6.TMIN</td></tr>

<tr><td>DFETAP2MONITOR3</td><td>output</td><td>TCELL7:OUT7.TMIN</td></tr>

<tr><td>DFETAP2MONITOR4</td><td>output</td><td>TCELL7:OUT3.TMIN</td></tr>

<tr><td>DFETAP30</td><td>input</td><td>TCELL6:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DFETAP31</td><td>input</td><td>TCELL6:IMUX.IMUX9.DELAY</td></tr>

<tr><td>DFETAP32</td><td>input</td><td>TCELL6:IMUX.IMUX12.DELAY</td></tr>

<tr><td>DFETAP33</td><td>input</td><td>TCELL6:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DFETAP3MONITOR0</td><td>output</td><td>TCELL8:OUT12.TMIN</td></tr>

<tr><td>DFETAP3MONITOR1</td><td>output</td><td>TCELL8:OUT8.TMIN</td></tr>

<tr><td>DFETAP3MONITOR2</td><td>output</td><td>TCELL8:OUT9.TMIN</td></tr>

<tr><td>DFETAP3MONITOR3</td><td>output</td><td>TCELL8:OUT13.TMIN</td></tr>

<tr><td>DFETAP40</td><td>input</td><td>TCELL6:IMUX.IMUX26.DELAY</td></tr>

<tr><td>DFETAP41</td><td>input</td><td>TCELL6:IMUX.IMUX25.DELAY</td></tr>

<tr><td>DFETAP42</td><td>input</td><td>TCELL6:IMUX.IMUX28.DELAY</td></tr>

<tr><td>DFETAP43</td><td>input</td><td>TCELL6:IMUX.IMUX20.DELAY</td></tr>

<tr><td>DFETAP4MONITOR0</td><td>output</td><td>TCELL7:OUT12.TMIN</td></tr>

<tr><td>DFETAP4MONITOR1</td><td>output</td><td>TCELL7:OUT8.TMIN</td></tr>

<tr><td>DFETAP4MONITOR2</td><td>output</td><td>TCELL7:OUT9.TMIN</td></tr>

<tr><td>DFETAP4MONITOR3</td><td>output</td><td>TCELL7:OUT13.TMIN</td></tr>

<tr><td>DFETAPOVRD</td><td>input</td><td>TCELL4:IMUX.IMUX37.DELAY</td></tr>

<tr><td>DI0</td><td>input</td><td>TCELL9:IMUX.IMUX8.DELAY</td></tr>

<tr><td>DI1</td><td>input</td><td>TCELL9:IMUX.IMUX9.DELAY</td></tr>

<tr><td>DI10</td><td>input</td><td>TCELL9:IMUX.IMUX18.DELAY</td></tr>

<tr><td>DI11</td><td>input</td><td>TCELL9:IMUX.IMUX19.DELAY</td></tr>

<tr><td>DI12</td><td>input</td><td>TCELL9:IMUX.IMUX20.DELAY</td></tr>

<tr><td>DI13</td><td>input</td><td>TCELL9:IMUX.IMUX21.DELAY</td></tr>

<tr><td>DI14</td><td>input</td><td>TCELL9:IMUX.IMUX22.DELAY</td></tr>

<tr><td>DI15</td><td>input</td><td>TCELL9:IMUX.IMUX23.DELAY</td></tr>

<tr><td>DI2</td><td>input</td><td>TCELL9:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DI3</td><td>input</td><td>TCELL9:IMUX.IMUX11.DELAY</td></tr>

<tr><td>DI4</td><td>input</td><td>TCELL9:IMUX.IMUX12.DELAY</td></tr>

<tr><td>DI5</td><td>input</td><td>TCELL9:IMUX.IMUX13.DELAY</td></tr>

<tr><td>DI6</td><td>input</td><td>TCELL9:IMUX.IMUX14.DELAY</td></tr>

<tr><td>DI7</td><td>input</td><td>TCELL9:IMUX.IMUX15.DELAY</td></tr>

<tr><td>DI8</td><td>input</td><td>TCELL9:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DI9</td><td>input</td><td>TCELL9:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DRDY</td><td>output</td><td>TCELL8:OUT0.TMIN</td></tr>

<tr><td>DRPDO0</td><td>output</td><td>TCELL9:OUT3.TMIN</td></tr>

<tr><td>DRPDO1</td><td>output</td><td>TCELL9:OUT7.TMIN</td></tr>

<tr><td>DRPDO10</td><td>output</td><td>TCELL9:OUT10.TMIN</td></tr>

<tr><td>DRPDO11</td><td>output</td><td>TCELL9:OUT14.TMIN</td></tr>

<tr><td>DRPDO12</td><td>output</td><td>TCELL9:OUT13.TMIN</td></tr>

<tr><td>DRPDO13</td><td>output</td><td>TCELL9:OUT9.TMIN</td></tr>

<tr><td>DRPDO14</td><td>output</td><td>TCELL9:OUT8.TMIN</td></tr>

<tr><td>DRPDO15</td><td>output</td><td>TCELL9:OUT12.TMIN</td></tr>

<tr><td>DRPDO2</td><td>output</td><td>TCELL9:OUT6.TMIN</td></tr>

<tr><td>DRPDO3</td><td>output</td><td>TCELL9:OUT2.TMIN</td></tr>

<tr><td>DRPDO4</td><td>output</td><td>TCELL9:OUT1.TMIN</td></tr>

<tr><td>DRPDO5</td><td>output</td><td>TCELL9:OUT5.TMIN</td></tr>

<tr><td>DRPDO6</td><td>output</td><td>TCELL9:OUT4.TMIN</td></tr>

<tr><td>DRPDO7</td><td>output</td><td>TCELL9:OUT0.TMIN</td></tr>

<tr><td>DRPDO8</td><td>output</td><td>TCELL9:OUT15.TMIN</td></tr>

<tr><td>DRPDO9</td><td>output</td><td>TCELL9:OUT11.TMIN</td></tr>

<tr><td>DWE</td><td>input</td><td>TCELL8:IMUX.IMUX8.DELAY</td></tr>

<tr><td>GATERXELECIDLE</td><td>input</td><td>TCELL6:IMUX.IMUX32.DELAY</td></tr>

<tr><td>GREFCLKRX</td><td>input</td><td>TCELL3:IMUX.CLK0</td></tr>

<tr><td>GREFCLKTX</td><td>input</td><td>TCELL7:IMUX.CLK0</td></tr>

<tr><td>GTXRXRESET</td><td>input</td><td>TCELL1:IMUX.CTRL0</td></tr>

<tr><td>GTXTEST0</td><td>input</td><td>TCELL2:IMUX.IMUX39.DELAY</td></tr>

<tr><td>GTXTEST1</td><td>input</td><td>TCELL2:IMUX.IMUX38.DELAY</td></tr>

<tr><td>GTXTEST10</td><td>input</td><td>TCELL2:IMUX.IMUX29.DELAY</td></tr>

<tr><td>GTXTEST11</td><td>input</td><td>TCELL2:IMUX.IMUX28.DELAY</td></tr>

<tr><td>GTXTEST12</td><td>input</td><td>TCELL2:IMUX.IMUX27.DELAY</td></tr>

<tr><td>GTXTEST2</td><td>input</td><td>TCELL2:IMUX.IMUX37.DELAY</td></tr>

<tr><td>GTXTEST3</td><td>input</td><td>TCELL2:IMUX.IMUX36.DELAY</td></tr>

<tr><td>GTXTEST4</td><td>input</td><td>TCELL2:IMUX.IMUX35.DELAY</td></tr>

<tr><td>GTXTEST5</td><td>input</td><td>TCELL2:IMUX.IMUX34.DELAY</td></tr>

<tr><td>GTXTEST6</td><td>input</td><td>TCELL2:IMUX.IMUX33.DELAY</td></tr>

<tr><td>GTXTEST7</td><td>input</td><td>TCELL2:IMUX.IMUX32.DELAY</td></tr>

<tr><td>GTXTEST8</td><td>input</td><td>TCELL2:IMUX.IMUX31.DELAY</td></tr>

<tr><td>GTXTEST9</td><td>input</td><td>TCELL2:IMUX.IMUX30.DELAY</td></tr>

<tr><td>GTXTXRESET</td><td>input</td><td>TCELL6:IMUX.CTRL1</td></tr>

<tr><td>IGNORESIGDET</td><td>input</td><td>TCELL6:IMUX.IMUX37.DELAY</td></tr>

<tr><td>LOOPBACK0</td><td>input</td><td>TCELL3:IMUX.IMUX24.DELAY</td></tr>

<tr><td>LOOPBACK1</td><td>input</td><td>TCELL3:IMUX.IMUX11.DELAY</td></tr>

<tr><td>LOOPBACK2</td><td>input</td><td>TCELL3:IMUX.IMUX27.DELAY</td></tr>

<tr><td>MGTREFCLKFAB0</td><td>output</td><td>TCELL4:OUT0.TMIN</td></tr>

<tr><td>MGTREFCLKFAB1</td><td>output</td><td>TCELL4:OUT12.TMIN</td></tr>

<tr><td>PHYSTATUS</td><td>output</td><td>TCELL4:OUT8.TMIN</td></tr>

<tr><td>PLLRXRESET</td><td>input</td><td>TCELL3:IMUX.CTRL0</td></tr>

<tr><td>PLLTXRESET</td><td>input</td><td>TCELL5:IMUX.CTRL1</td></tr>

<tr><td>PRBSCNTRESET</td><td>input</td><td>TCELL0:IMUX.CTRL1</td></tr>

<tr><td>RXBUFRESET</td><td>input</td><td>TCELL2:IMUX.CTRL0</td></tr>

<tr><td>RXBUFSTATUS0</td><td>output</td><td>TCELL4:OUT6.TMIN</td></tr>

<tr><td>RXBUFSTATUS1</td><td>output</td><td>TCELL4:OUT7.TMIN</td></tr>

<tr><td>RXBUFSTATUS2</td><td>output</td><td>TCELL4:OUT3.TMIN</td></tr>

<tr><td>RXBUFWE</td><td>input</td><td>TCELL1:IMUX.IMUX24.DELAY</td></tr>

<tr><td>RXBYTEISALIGNED</td><td>output</td><td>TCELL2:OUT13.TMIN</td></tr>

<tr><td>RXBYTEREALIGN</td><td>output</td><td>TCELL2:OUT10.TMIN</td></tr>

<tr><td>RXCDRRESET</td><td>input</td><td>TCELL1:IMUX.CTRL1</td></tr>

<tr><td>RXCHANBONDSEQ</td><td>output</td><td>TCELL5:OUT14.TMIN</td></tr>

<tr><td>RXCHANISALIGNED</td><td>output</td><td>TCELL3:OUT13.TMIN</td></tr>

<tr><td>RXCHANREALIGN</td><td>output</td><td>TCELL2:OUT14.TMIN</td></tr>

<tr><td>RXCHARISCOMMA0</td><td>output</td><td>TCELL3:OUT14.TMIN</td></tr>

<tr><td>RXCHARISCOMMA1</td><td>output</td><td>TCELL3:OUT2.TMIN</td></tr>

<tr><td>RXCHARISCOMMA2</td><td>output</td><td>TCELL2:OUT8.TMIN</td></tr>

<tr><td>RXCHARISCOMMA3</td><td>output</td><td>TCELL2:OUT18.TMIN</td></tr>

<tr><td>RXCHARISK0</td><td>output</td><td>TCELL3:OUT16.TMIN</td></tr>

<tr><td>RXCHARISK1</td><td>output</td><td>TCELL2:OUT5.TMIN</td></tr>

<tr><td>RXCHARISK2</td><td>output</td><td>TCELL2:OUT15.TMIN</td></tr>

<tr><td>RXCHARISK3</td><td>output</td><td>TCELL2:OUT3.TMIN</td></tr>

<tr><td>RXCHBONDI0</td><td>input</td><td>TCELL3:IMUX.IMUX32.DELAY</td></tr>

<tr><td>RXCHBONDI1</td><td>input</td><td>TCELL3:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXCHBONDI2</td><td>input</td><td>TCELL3:IMUX.IMUX34.DELAY</td></tr>

<tr><td>RXCHBONDI3</td><td>input</td><td>TCELL3:IMUX.IMUX35.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL0</td><td>input</td><td>TCELL2:IMUX.IMUX10.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL1</td><td>input</td><td>TCELL2:IMUX.IMUX26.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL2</td><td>input</td><td>TCELL2:IMUX.IMUX11.DELAY</td></tr>

<tr><td>RXCHBONDMASTER</td><td>input</td><td>TCELL2:IMUX.IMUX24.DELAY</td></tr>

<tr><td>RXCHBONDO0</td><td>output</td><td>TCELL4:OUT17.TMIN</td></tr>

<tr><td>RXCHBONDO1</td><td>output</td><td>TCELL4:OUT10.TMIN</td></tr>

<tr><td>RXCHBONDO2</td><td>output</td><td>TCELL4:OUT11.TMIN</td></tr>

<tr><td>RXCHBONDO3</td><td>output</td><td>TCELL4:OUT15.TMIN</td></tr>

<tr><td>RXCHBONDSLAVE</td><td>input</td><td>TCELL2:IMUX.IMUX8.DELAY</td></tr>

<tr><td>RXCLKCORCNT0</td><td>output</td><td>TCELL5:OUT8.TMIN</td></tr>

<tr><td>RXCLKCORCNT1</td><td>output</td><td>TCELL5:OUT9.TMIN</td></tr>

<tr><td>RXCLKCORCNT2</td><td>output</td><td>TCELL5:OUT6.TMIN</td></tr>

<tr><td>RXCOMMADET</td><td>output</td><td>TCELL5:OUT12.TMIN</td></tr>

<tr><td>RXCOMMADETUSE</td><td>input</td><td>TCELL3:IMUX.IMUX36.DELAY</td></tr>

<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT4.TMIN</td></tr>

<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT7.TMIN</td></tr>

<tr><td>RXDATA10</td><td>output</td><td>TCELL1:OUT6.TMIN</td></tr>

<tr><td>RXDATA11</td><td>output</td><td>TCELL1:OUT2.TMIN</td></tr>

<tr><td>RXDATA12</td><td>output</td><td>TCELL2:OUT7.TMIN</td></tr>

<tr><td>RXDATA13</td><td>output</td><td>TCELL2:OUT6.TMIN</td></tr>

<tr><td>RXDATA14</td><td>output</td><td>TCELL2:OUT2.TMIN</td></tr>

<tr><td>RXDATA15</td><td>output</td><td>TCELL2:OUT1.TMIN</td></tr>

<tr><td>RXDATA16</td><td>output</td><td>TCELL0:OUT15.TMIN</td></tr>

<tr><td>RXDATA17</td><td>output</td><td>TCELL0:OUT3.TMIN</td></tr>

<tr><td>RXDATA18</td><td>output</td><td>TCELL0:OUT0.TMIN</td></tr>

<tr><td>RXDATA19</td><td>output</td><td>TCELL0:OUT22.TMIN</td></tr>

<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT6.TMIN</td></tr>

<tr><td>RXDATA20</td><td>output</td><td>TCELL0:OUT18.TMIN</td></tr>

<tr><td>RXDATA21</td><td>output</td><td>TCELL0:OUT17.TMIN</td></tr>

<tr><td>RXDATA22</td><td>output</td><td>TCELL0:OUT16.TMIN</td></tr>

<tr><td>RXDATA23</td><td>output</td><td>TCELL0:OUT20.TMIN</td></tr>

<tr><td>RXDATA24</td><td>output</td><td>TCELL1:OUT0.TMIN</td></tr>

<tr><td>RXDATA25</td><td>output</td><td>TCELL1:OUT22.TMIN</td></tr>

<tr><td>RXDATA26</td><td>output</td><td>TCELL1:OUT18.TMIN</td></tr>

<tr><td>RXDATA27</td><td>output</td><td>TCELL1:OUT9.TMIN</td></tr>

<tr><td>RXDATA28</td><td>output</td><td>TCELL1:OUT16.TMIN</td></tr>

<tr><td>RXDATA29</td><td>output</td><td>TCELL1:OUT11.TMIN</td></tr>

<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT2.TMIN</td></tr>

<tr><td>RXDATA30</td><td>output</td><td>TCELL1:OUT15.TMIN</td></tr>

<tr><td>RXDATA31</td><td>output</td><td>TCELL1:OUT3.TMIN</td></tr>

<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT1.TMIN</td></tr>

<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT5.TMIN</td></tr>

<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT1.TMIN</td></tr>

<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT5.TMIN</td></tr>

<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT4.TMIN</td></tr>

<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT7.TMIN</td></tr>

<tr><td>RXDATAVALID</td><td>output</td><td>TCELL2:OUT4.TMIN</td></tr>

<tr><td>RXDEC8B10BUSE</td><td>input</td><td>TCELL1:IMUX.IMUX39.DELAY</td></tr>

<tr><td>RXDISPERR0</td><td>output</td><td>TCELL3:OUT4.TMIN</td></tr>

<tr><td>RXDISPERR1</td><td>output</td><td>TCELL3:OUT8.TMIN</td></tr>

<tr><td>RXDISPERR2</td><td>output</td><td>TCELL3:OUT0.TMIN</td></tr>

<tr><td>RXDISPERR3</td><td>output</td><td>TCELL3:OUT22.TMIN</td></tr>

<tr><td>RXDLYALIGNDISABLE</td><td>input</td><td>TCELL5:IMUX.IMUX14.DELAY</td></tr>

<tr><td>RXDLYALIGNFORCEROTATEB</td><td>input</td><td>TCELL3:IMUX.IMUX25.DELAY</td></tr>

<tr><td>RXDLYALIGNMONENB</td><td>input</td><td>TCELL3:IMUX.IMUX28.DELAY</td></tr>

<tr><td>RXDLYALIGNMONITOR0</td><td>output</td><td>TCELL5:OUT21.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR1</td><td>output</td><td>TCELL5:OUT15.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR2</td><td>output</td><td>TCELL5:OUT7.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR3</td><td>output</td><td>TCELL5:OUT20.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR4</td><td>output</td><td>TCELL5:OUT23.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR5</td><td>output</td><td>TCELL5:OUT19.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR6</td><td>output</td><td>TCELL5:OUT18.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR7</td><td>output</td><td>TCELL5:OUT0.TMIN</td></tr>

<tr><td>RXDLYALIGNOVERRIDE</td><td>input</td><td>TCELL5:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXDLYALIGNRESET</td><td>input</td><td>TCELL5:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXDLYALIGNSWPPRECURB</td><td>input</td><td>TCELL3:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXDLYALIGNTESTMODEENB</td><td>input</td><td>TCELL3:IMUX.IMUX12.DELAY</td></tr>

<tr><td>RXDLYALIGNUPDSW</td><td>input</td><td>TCELL5:IMUX.IMUX10.DELAY</td></tr>

<tr><td>RXELECIDLE</td><td>output</td><td>TCELL5:OUT3.TMIN</td></tr>

<tr><td>RXENCHANSYNC</td><td>input</td><td>TCELL1:IMUX.IMUX38.DELAY</td></tr>

<tr><td>RXENMCOMMAALIGN</td><td>input</td><td>TCELL1:IMUX.IMUX36.DELAY</td></tr>

<tr><td>RXENPCOMMAALIGN</td><td>input</td><td>TCELL1:IMUX.IMUX37.DELAY</td></tr>

<tr><td>RXENPMAPHASEALIGN</td><td>input</td><td>TCELL1:IMUX.IMUX35.DELAY</td></tr>

<tr><td>RXENPRBSTST0</td><td>input</td><td>TCELL1:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXENPRBSTST1</td><td>input</td><td>TCELL1:IMUX.IMUX34.DELAY</td></tr>

<tr><td>RXENPRBSTST2</td><td>input</td><td>TCELL1:IMUX.IMUX18.DELAY</td></tr>

<tr><td>RXENSAMPLEALIGN</td><td>input</td><td>TCELL1:IMUX.IMUX32.DELAY</td></tr>

<tr><td>RXEQMIX0</td><td>input</td><td>TCELL1:IMUX.IMUX14.DELAY</td></tr>

<tr><td>RXEQMIX1</td><td>input</td><td>TCELL1:IMUX.IMUX15.DELAY</td></tr>

<tr><td>RXEQMIX2</td><td>input</td><td>TCELL1:IMUX.IMUX30.DELAY</td></tr>

<tr><td>RXEQMIX3</td><td>input</td><td>TCELL1:IMUX.IMUX22.DELAY</td></tr>

<tr><td>RXEQMIX4</td><td>input</td><td>TCELL1:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXEQMIX5</td><td>input</td><td>TCELL1:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXEQMIX6</td><td>input</td><td>TCELL1:IMUX.IMUX28.DELAY</td></tr>

<tr><td>RXEQMIX7</td><td>input</td><td>TCELL1:IMUX.IMUX20.DELAY</td></tr>

<tr><td>RXEQMIX8</td><td>input</td><td>TCELL1:IMUX.IMUX27.DELAY</td></tr>

<tr><td>RXEQMIX9</td><td>input</td><td>TCELL1:IMUX.IMUX19.DELAY</td></tr>

<tr><td>RXGEARBOXSLIP</td><td>input</td><td>TCELL1:IMUX.IMUX12.DELAY</td></tr>

<tr><td>RXHEADER0</td><td>output</td><td>TCELL5:OUT10.TMIN</td></tr>

<tr><td>RXHEADER1</td><td>output</td><td>TCELL5:OUT16.TMIN</td></tr>

<tr><td>RXHEADER2</td><td>output</td><td>TCELL5:OUT17.TMIN</td></tr>

<tr><td>RXHEADERVALID</td><td>output</td><td>TCELL5:OUT11.TMIN</td></tr>

<tr><td>RXLOSSOFSYNC0</td><td>output</td><td>TCELL2:OUT0.TMIN</td></tr>

<tr><td>RXLOSSOFSYNC1</td><td>output</td><td>TCELL2:OUT22.TMIN</td></tr>

<tr><td>RXNOTINTABLE0</td><td>output</td><td>TCELL3:OUT11.TMIN</td></tr>

<tr><td>RXNOTINTABLE1</td><td>output</td><td>TCELL3:OUT7.TMIN</td></tr>

<tr><td>RXNOTINTABLE2</td><td>output</td><td>TCELL3:OUT15.TMIN</td></tr>

<tr><td>RXNOTINTABLE3</td><td>output</td><td>TCELL3:OUT3.TMIN</td></tr>

<tr><td>RXOVERSAMPLEERR</td><td>output</td><td>TCELL4:OUT22.TMIN</td></tr>

<tr><td>RXPLLLKDET</td><td>output</td><td>TCELL4:OUT5.TMIN</td></tr>

<tr><td>RXPLLLKDETEN</td><td>input</td><td>TCELL2:IMUX.IMUX20.DELAY</td></tr>

<tr><td>RXPLLPOWERDOWN</td><td>input</td><td>TCELL2:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXPLLREFSELDY0</td><td>input</td><td>TCELL3:IMUX.IMUX37.DELAY</td></tr>

<tr><td>RXPLLREFSELDY1</td><td>input</td><td>TCELL3:IMUX.IMUX22.DELAY</td></tr>

<tr><td>RXPLLREFSELDY2</td><td>input</td><td>TCELL3:IMUX.IMUX39.DELAY</td></tr>

<tr><td>RXPMASETPHASE</td><td>input</td><td>TCELL1:IMUX.IMUX11.DELAY</td></tr>

<tr><td>RXPOLARITY</td><td>input</td><td>TCELL1:IMUX.IMUX26.DELAY</td></tr>

<tr><td>RXPOWERDOWN0</td><td>input</td><td>TCELL4:IMUX.IMUX13.DELAY</td></tr>

<tr><td>RXPOWERDOWN1</td><td>input</td><td>TCELL4:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXPRBSERR</td><td>output</td><td>TCELL5:OUT2.TMIN</td></tr>

<tr><td>RXRATE0</td><td>input</td><td>TCELL6:IMUX.IMUX42.DELAY</td></tr>

<tr><td>RXRATE1</td><td>input</td><td>TCELL6:IMUX.IMUX41.DELAY</td></tr>

<tr><td>RXRATEDONE</td><td>output</td><td>TCELL6:OUT20.TMIN</td></tr>

<tr><td>RXRECCLKPCS</td><td>output</td><td>TCELL5:OUT5.TMIN</td></tr>

<tr><td>RXRESET</td><td>input</td><td>TCELL2:IMUX.CTRL1</td></tr>

<tr><td>RXRESETDONE</td><td>output</td><td>TCELL5:OUT22.TMIN</td></tr>

<tr><td>RXRUNDISP0</td><td>output</td><td>TCELL3:OUT9.TMIN</td></tr>

<tr><td>RXRUNDISP1</td><td>output</td><td>TCELL3:OUT5.TMIN</td></tr>

<tr><td>RXRUNDISP2</td><td>output</td><td>TCELL3:OUT19.TMIN</td></tr>

<tr><td>RXRUNDISP3</td><td>output</td><td>TCELL3:OUT1.TMIN</td></tr>

<tr><td>RXSLIDE</td><td>input</td><td>TCELL1:IMUX.IMUX9.DELAY</td></tr>

<tr><td>RXSTARTOFSEQ</td><td>output</td><td>TCELL5:OUT1.TMIN</td></tr>

<tr><td>RXSTATUS0</td><td>output</td><td>TCELL4:OUT14.TMIN</td></tr>

<tr><td>RXSTATUS1</td><td>output</td><td>TCELL4:OUT16.TMIN</td></tr>

<tr><td>RXSTATUS2</td><td>output</td><td>TCELL4:OUT13.TMIN</td></tr>

<tr><td>RXUSRCLK</td><td>input</td><td>TCELL2:IMUX.CLK0</td></tr>

<tr><td>RXUSRCLK2</td><td>input</td><td>TCELL2:IMUX.CLK1</td></tr>

<tr><td>RXVALID</td><td>output</td><td>TCELL5:OUT4.TMIN</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>TCELL4:IMUX.CLK1</td></tr>

<tr><td>SCANENB</td><td>input</td><td>TCELL0:IMUX.IMUX37.DELAY</td></tr>

<tr><td>SCANIN0</td><td>input</td><td>TCELL8:IMUX.IMUX33.DELAY</td></tr>

<tr><td>SCANIN1</td><td>input</td><td>TCELL8:IMUX.IMUX25.DELAY</td></tr>

<tr><td>SCANIN2</td><td>input</td><td>TCELL0:IMUX.IMUX38.DELAY</td></tr>

<tr><td>SCANIN3</td><td>input</td><td>TCELL0:IMUX.IMUX22.DELAY</td></tr>

<tr><td>SCANIN4</td><td>input</td><td>TCELL8:IMUX.IMUX9.DELAY</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>TCELL0:IMUX.IMUX29.DELAY</td></tr>

<tr><td>SCANOUT0</td><td>output</td><td>TCELL4:OUT18.TMIN</td></tr>

<tr><td>SCANOUT1</td><td>output</td><td>TCELL4:OUT4.TMIN</td></tr>

<tr><td>SCANOUT2</td><td>output</td><td>TCELL0:OUT23.TMIN</td></tr>

<tr><td>SCANOUT3</td><td>output</td><td>TCELL0:OUT13.TMIN</td></tr>

<tr><td>SCANOUT4</td><td>output</td><td>TCELL0:OUT8.TMIN</td></tr>

<tr><td>TSTCLK0</td><td>input</td><td>TCELL3:IMUX.CLK1</td></tr>

<tr><td>TSTCLK1</td><td>input</td><td>TCELL5:IMUX.CLK1</td></tr>

<tr><td>TSTIN0</td><td>input</td><td>TCELL0:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TSTIN1</td><td>input</td><td>TCELL0:IMUX.IMUX14.DELAY</td></tr>

<tr><td>TSTIN10</td><td>input</td><td>TCELL0:IMUX.IMUX31.DELAY</td></tr>

<tr><td>TSTIN11</td><td>input</td><td>TCELL0:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TSTIN12</td><td>input</td><td>TCELL0:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TSTIN13</td><td>input</td><td>TCELL0:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TSTIN14</td><td>input</td><td>TCELL0:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TSTIN15</td><td>input</td><td>TCELL0:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TSTIN16</td><td>input</td><td>TCELL0:IMUX.IMUX40.DELAY</td></tr>

<tr><td>TSTIN17</td><td>input</td><td>TCELL0:IMUX.IMUX0.DELAY</td></tr>

<tr><td>TSTIN18</td><td>input</td><td>TCELL0:IMUX.IMUX1.DELAY</td></tr>

<tr><td>TSTIN19</td><td>input</td><td>TCELL0:IMUX.IMUX41.DELAY</td></tr>

<tr><td>TSTIN2</td><td>input</td><td>TCELL0:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TSTIN3</td><td>input</td><td>TCELL0:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TSTIN4</td><td>input</td><td>TCELL0:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TSTIN5</td><td>input</td><td>TCELL0:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TSTIN6</td><td>input</td><td>TCELL0:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TSTIN7</td><td>input</td><td>TCELL0:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TSTIN8</td><td>input</td><td>TCELL0:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TSTIN9</td><td>input</td><td>TCELL0:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TSTOUT0</td><td>output</td><td>TCELL1:OUT21.TMIN</td></tr>

<tr><td>TSTOUT1</td><td>output</td><td>TCELL1:OUT17.TMIN</td></tr>

<tr><td>TSTOUT2</td><td>output</td><td>TCELL1:OUT10.TMIN</td></tr>

<tr><td>TSTOUT3</td><td>output</td><td>TCELL1:OUT20.TMIN</td></tr>

<tr><td>TSTOUT4</td><td>output</td><td>TCELL1:OUT14.TMIN</td></tr>

<tr><td>TSTOUT5</td><td>output</td><td>TCELL1:OUT23.TMIN</td></tr>

<tr><td>TSTOUT6</td><td>output</td><td>TCELL1:OUT13.TMIN</td></tr>

<tr><td>TSTOUT7</td><td>output</td><td>TCELL1:OUT19.TMIN</td></tr>

<tr><td>TSTOUT8</td><td>output</td><td>TCELL1:OUT8.TMIN</td></tr>

<tr><td>TSTOUT9</td><td>output</td><td>TCELL1:OUT12.TMIN</td></tr>

<tr><td>TSTPWRDN0</td><td>input</td><td>TCELL0:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TSTPWRDN1</td><td>input</td><td>TCELL0:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TSTPWRDN2</td><td>input</td><td>TCELL0:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TSTPWRDN3</td><td>input</td><td>TCELL0:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TSTPWRDN4</td><td>input</td><td>TCELL0:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TSTPWRDNOVRD</td><td>input</td><td>TCELL0:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL0</td><td>input</td><td>TCELL3:IMUX.IMUX0.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL1</td><td>input</td><td>TCELL3:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL2</td><td>input</td><td>TCELL3:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXBUFSTATUS0</td><td>output</td><td>TCELL7:OUT5.TMIN</td></tr>

<tr><td>TXBUFSTATUS1</td><td>output</td><td>TCELL7:OUT17.TMIN</td></tr>

<tr><td>TXBYPASS8B10B0</td><td>input</td><td>TCELL5:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXBYPASS8B10B1</td><td>input</td><td>TCELL5:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXBYPASS8B10B2</td><td>input</td><td>TCELL5:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXBYPASS8B10B3</td><td>input</td><td>TCELL5:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXCHARDISPMODE0</td><td>input</td><td>TCELL5:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXCHARDISPMODE1</td><td>input</td><td>TCELL5:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXCHARDISPMODE2</td><td>input</td><td>TCELL5:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXCHARDISPMODE3</td><td>input</td><td>TCELL5:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXCHARDISPVAL0</td><td>input</td><td>TCELL5:IMUX.IMUX44.DELAY</td></tr>

<tr><td>TXCHARDISPVAL1</td><td>input</td><td>TCELL5:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXCHARDISPVAL2</td><td>input</td><td>TCELL5:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXCHARDISPVAL3</td><td>input</td><td>TCELL5:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXCHARISK0</td><td>input</td><td>TCELL5:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXCHARISK1</td><td>input</td><td>TCELL5:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXCHARISK2</td><td>input</td><td>TCELL5:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXCHARISK3</td><td>input</td><td>TCELL5:IMUX.IMUX23.DELAY</td></tr>

<tr><td>TXCOMINIT</td><td>input</td><td>TCELL7:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXCOMSAS</td><td>input</td><td>TCELL7:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXCOMWAKE</td><td>input</td><td>TCELL7:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TXDATA0</td><td>input</td><td>TCELL8:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXDATA1</td><td>input</td><td>TCELL8:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXDATA10</td><td>input</td><td>TCELL7:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDATA11</td><td>input</td><td>TCELL7:IMUX.IMUX40.DELAY</td></tr>

<tr><td>TXDATA12</td><td>input</td><td>TCELL6:IMUX.IMUX3.DELAY</td></tr>

<tr><td>TXDATA13</td><td>input</td><td>TCELL6:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDATA14</td><td>input</td><td>TCELL6:IMUX.IMUX5.DELAY</td></tr>

<tr><td>TXDATA15</td><td>input</td><td>TCELL6:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDATA16</td><td>input</td><td>TCELL8:IMUX.IMUX31.DELAY</td></tr>

<tr><td>TXDATA17</td><td>input</td><td>TCELL8:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDATA18</td><td>input</td><td>TCELL8:IMUX.IMUX29.DELAY</td></tr>

<tr><td>TXDATA19</td><td>input</td><td>TCELL8:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXDATA2</td><td>input</td><td>TCELL8:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXDATA20</td><td>input</td><td>TCELL7:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXDATA21</td><td>input</td><td>TCELL7:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXDATA22</td><td>input</td><td>TCELL7:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TXDATA23</td><td>input</td><td>TCELL7:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TXDATA24</td><td>input</td><td>TCELL8:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXDATA25</td><td>input</td><td>TCELL8:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXDATA26</td><td>input</td><td>TCELL8:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXDATA27</td><td>input</td><td>TCELL8:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXDATA28</td><td>input</td><td>TCELL7:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXDATA29</td><td>input</td><td>TCELL7:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXDATA3</td><td>input</td><td>TCELL8:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXDATA30</td><td>input</td><td>TCELL7:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TXDATA31</td><td>input</td><td>TCELL7:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXDATA4</td><td>input</td><td>TCELL8:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXDATA5</td><td>input</td><td>TCELL8:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXDATA6</td><td>input</td><td>TCELL7:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXDATA7</td><td>input</td><td>TCELL7:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXDATA8</td><td>input</td><td>TCELL7:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXDATA9</td><td>input</td><td>TCELL7:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXDEEMPH</td><td>input</td><td>TCELL3:IMUX.IMUX3.DELAY</td></tr>

<tr><td>TXDETECTRX</td><td>input</td><td>TCELL4:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXDIFFCTRL0</td><td>input</td><td>TCELL3:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXDIFFCTRL1</td><td>input</td><td>TCELL3:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXDIFFCTRL2</td><td>input</td><td>TCELL3:IMUX.IMUX5.DELAY</td></tr>

<tr><td>TXDIFFCTRL3</td><td>input</td><td>TCELL3:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDLYALIGNDISABLE</td><td>input</td><td>TCELL5:IMUX.IMUX46.DELAY</td></tr>

<tr><td>TXDLYALIGNFORCEROTATEB</td><td>input</td><td>TCELL7:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXDLYALIGNMONENB</td><td>input</td><td>TCELL7:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXDLYALIGNMONITOR0</td><td>output</td><td>TCELL7:OUT21.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR1</td><td>output</td><td>TCELL7:OUT16.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR2</td><td>output</td><td>TCELL7:OUT4.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR3</td><td>output</td><td>TCELL7:OUT20.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR4</td><td>output</td><td>TCELL7:OUT23.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR5</td><td>output</td><td>TCELL7:OUT19.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR6</td><td>output</td><td>TCELL7:OUT18.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR7</td><td>output</td><td>TCELL7:OUT0.TMIN</td></tr>

<tr><td>TXDLYALIGNOVERRIDE</td><td>input</td><td>TCELL5:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TXDLYALIGNRESET</td><td>input</td><td>TCELL5:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDLYALIGNTESTMODEENB</td><td>input</td><td>TCELL7:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDLYALIGNUPDSW</td><td>input</td><td>TCELL5:IMUX.IMUX2.DELAY</td></tr>

<tr><td>TXELECIDLE</td><td>input</td><td>TCELL4:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXENC8B10BUSE</td><td>input</td><td>TCELL7:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXENPMAPHASEALIGN</td><td>input</td><td>TCELL8:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXENPRBSTST0</td><td>input</td><td>TCELL6:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXENPRBSTST1</td><td>input</td><td>TCELL6:IMUX.IMUX23.DELAY</td></tr>

<tr><td>TXENPRBSTST2</td><td>input</td><td>TCELL6:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXGEARBOXREADY</td><td>output</td><td>TCELL6:OUT4.TMIN</td></tr>

<tr><td>TXHEADER0</td><td>input</td><td>TCELL5:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TXHEADER1</td><td>input</td><td>TCELL5:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TXHEADER2</td><td>input</td><td>TCELL5:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXINHIBIT</td><td>input</td><td>TCELL5:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXKERR0</td><td>output</td><td>TCELL7:OUT14.TMIN</td></tr>

<tr><td>TXKERR1</td><td>output</td><td>TCELL7:OUT10.TMIN</td></tr>

<tr><td>TXKERR2</td><td>output</td><td>TCELL7:OUT11.TMIN</td></tr>

<tr><td>TXKERR3</td><td>output</td><td>TCELL7:OUT15.TMIN</td></tr>

<tr><td>TXMARGIN0</td><td>input</td><td>TCELL4:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXMARGIN1</td><td>input</td><td>TCELL4:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXMARGIN2</td><td>input</td><td>TCELL5:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXOUTCLKPCS</td><td>output</td><td>TCELL6:OUT8.TMIN</td></tr>

<tr><td>TXPDOWNASYNCH</td><td>input</td><td>TCELL8:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXPLLLKDET</td><td>output</td><td>TCELL8:OUT5.TMIN</td></tr>

<tr><td>TXPLLLKDETEN</td><td>input</td><td>TCELL7:IMUX.IMUX12.DELAY</td></tr>

<tr><td>TXPLLPOWERDOWN</td><td>input</td><td>TCELL7:IMUX.IMUX29.DELAY</td></tr>

<tr><td>TXPLLREFSELDY0</td><td>input</td><td>TCELL7:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXPLLREFSELDY1</td><td>input</td><td>TCELL7:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXPLLREFSELDY2</td><td>input</td><td>TCELL7:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXPMASETPHASE</td><td>input</td><td>TCELL5:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXPOLARITY</td><td>input</td><td>TCELL5:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS0</td><td>input</td><td>TCELL8:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS1</td><td>input</td><td>TCELL8:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS2</td><td>input</td><td>TCELL8:IMUX.IMUX12.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS3</td><td>input</td><td>TCELL8:IMUX.IMUX20.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS4</td><td>input</td><td>TCELL8:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXPOWERDOWN0</td><td>input</td><td>TCELL4:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXPOWERDOWN1</td><td>input</td><td>TCELL4:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXPRBSFORCEERR</td><td>input</td><td>TCELL8:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXPREEMPHASIS0</td><td>input</td><td>TCELL3:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXPREEMPHASIS1</td><td>input</td><td>TCELL3:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXPREEMPHASIS2</td><td>input</td><td>TCELL3:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXPREEMPHASIS3</td><td>input</td><td>TCELL3:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXRATE0</td><td>input</td><td>TCELL6:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXRATE1</td><td>input</td><td>TCELL6:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TXRATEDONE</td><td>output</td><td>TCELL6:OUT23.TMIN</td></tr>

<tr><td>TXRESET</td><td>input</td><td>TCELL6:IMUX.CTRL0</td></tr>

<tr><td>TXRESETDONE</td><td>output</td><td>TCELL7:OUT22.TMIN</td></tr>

<tr><td>TXRUNDISP0</td><td>output</td><td>TCELL8:OUT14.TMIN</td></tr>

<tr><td>TXRUNDISP1</td><td>output</td><td>TCELL8:OUT10.TMIN</td></tr>

<tr><td>TXRUNDISP2</td><td>output</td><td>TCELL8:OUT11.TMIN</td></tr>

<tr><td>TXRUNDISP3</td><td>output</td><td>TCELL8:OUT15.TMIN</td></tr>

<tr><td>TXSEQUENCE0</td><td>input</td><td>TCELL6:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXSEQUENCE1</td><td>input</td><td>TCELL6:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXSEQUENCE2</td><td>input</td><td>TCELL6:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXSEQUENCE3</td><td>input</td><td>TCELL6:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TXSEQUENCE4</td><td>input</td><td>TCELL6:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TXSEQUENCE5</td><td>input</td><td>TCELL6:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXSEQUENCE6</td><td>input</td><td>TCELL6:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXSTARTSEQ</td><td>input</td><td>TCELL7:IMUX.IMUX14.DELAY</td></tr>

<tr><td>TXSWING</td><td>input</td><td>TCELL3:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXUSRCLK</td><td>input</td><td>TCELL6:IMUX.CLK0</td></tr>

<tr><td>TXUSRCLK2</td><td>input</td><td>TCELL6:IMUX.CLK1</td></tr>

<tr><td>USRCODEERR</td><td>input</td><td>TCELL2:IMUX.IMUX14.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gtx1"><a class="header" href="#bel-gtx1">Bel GTX1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel GTX1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKTESTSIG0</td><td>input</td><td>TCELL12:IMUX.IMUX19.DELAY</td></tr>

<tr><td>CLKTESTSIG1</td><td>input</td><td>TCELL12:IMUX.IMUX18.DELAY</td></tr>

<tr><td>COMFINISH</td><td>output</td><td>TCELL18:OUT18.TMIN</td></tr>

<tr><td>COMINITDET</td><td>output</td><td>TCELL12:OUT20.TMIN</td></tr>

<tr><td>COMSASDET</td><td>output</td><td>TCELL12:OUT19.TMIN</td></tr>

<tr><td>COMWAKEDET</td><td>output</td><td>TCELL12:OUT23.TMIN</td></tr>

<tr><td>DADDR0</td><td>input</td><td>TCELL19:IMUX.IMUX32.DELAY</td></tr>

<tr><td>DADDR1</td><td>input</td><td>TCELL19:IMUX.IMUX33.DELAY</td></tr>

<tr><td>DADDR2</td><td>input</td><td>TCELL19:IMUX.IMUX34.DELAY</td></tr>

<tr><td>DADDR3</td><td>input</td><td>TCELL19:IMUX.IMUX35.DELAY</td></tr>

<tr><td>DADDR4</td><td>input</td><td>TCELL19:IMUX.IMUX36.DELAY</td></tr>

<tr><td>DADDR5</td><td>input</td><td>TCELL19:IMUX.IMUX37.DELAY</td></tr>

<tr><td>DADDR6</td><td>input</td><td>TCELL19:IMUX.IMUX38.DELAY</td></tr>

<tr><td>DADDR7</td><td>input</td><td>TCELL19:IMUX.IMUX39.DELAY</td></tr>

<tr><td>DCLK</td><td>input</td><td>TCELL19:IMUX.CLK0</td></tr>

<tr><td>DEN</td><td>input</td><td>TCELL18:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DFECLKDLYADJ0</td><td>input</td><td>TCELL14:IMUX.IMUX35.DELAY</td></tr>

<tr><td>DFECLKDLYADJ1</td><td>input</td><td>TCELL14:IMUX.IMUX19.DELAY</td></tr>

<tr><td>DFECLKDLYADJ2</td><td>input</td><td>TCELL14:IMUX.IMUX18.DELAY</td></tr>

<tr><td>DFECLKDLYADJ3</td><td>input</td><td>TCELL14:IMUX.IMUX33.DELAY</td></tr>

<tr><td>DFECLKDLYADJ4</td><td>input</td><td>TCELL14:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DFECLKDLYADJ5</td><td>input</td><td>TCELL14:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DFECLKDLYADJMON0</td><td>output</td><td>TCELL16:OUT5.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON1</td><td>output</td><td>TCELL16:OUT1.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON2</td><td>output</td><td>TCELL16:OUT2.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON3</td><td>output</td><td>TCELL16:OUT6.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON4</td><td>output</td><td>TCELL16:OUT7.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON5</td><td>output</td><td>TCELL16:OUT3.TMIN</td></tr>

<tr><td>DFEDLYOVRD</td><td>input</td><td>TCELL14:IMUX.IMUX29.DELAY</td></tr>

<tr><td>DFEEYEDACMON0</td><td>output</td><td>TCELL16:OUT13.TMIN</td></tr>

<tr><td>DFEEYEDACMON1</td><td>output</td><td>TCELL16:OUT14.TMIN</td></tr>

<tr><td>DFEEYEDACMON2</td><td>output</td><td>TCELL16:OUT10.TMIN</td></tr>

<tr><td>DFEEYEDACMON3</td><td>output</td><td>TCELL16:OUT11.TMIN</td></tr>

<tr><td>DFEEYEDACMON4</td><td>output</td><td>TCELL16:OUT15.TMIN</td></tr>

<tr><td>DFESENSCAL0</td><td>output</td><td>TCELL16:OUT19.TMIN</td></tr>

<tr><td>DFESENSCAL1</td><td>output</td><td>TCELL16:OUT18.TMIN</td></tr>

<tr><td>DFESENSCAL2</td><td>output</td><td>TCELL16:OUT22.TMIN</td></tr>

<tr><td>DFETAP10</td><td>input</td><td>TCELL14:IMUX.IMUX8.DELAY</td></tr>

<tr><td>DFETAP11</td><td>input</td><td>TCELL14:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DFETAP12</td><td>input</td><td>TCELL14:IMUX.IMUX14.DELAY</td></tr>

<tr><td>DFETAP13</td><td>input</td><td>TCELL14:IMUX.IMUX15.DELAY</td></tr>

<tr><td>DFETAP14</td><td>input</td><td>TCELL14:IMUX.IMUX38.DELAY</td></tr>

<tr><td>DFETAP1MONITOR0</td><td>output</td><td>TCELL18:OUT1.TMIN</td></tr>

<tr><td>DFETAP1MONITOR1</td><td>output</td><td>TCELL18:OUT2.TMIN</td></tr>

<tr><td>DFETAP1MONITOR2</td><td>output</td><td>TCELL18:OUT6.TMIN</td></tr>

<tr><td>DFETAP1MONITOR3</td><td>output</td><td>TCELL18:OUT7.TMIN</td></tr>

<tr><td>DFETAP1MONITOR4</td><td>output</td><td>TCELL18:OUT3.TMIN</td></tr>

<tr><td>DFETAP20</td><td>input</td><td>TCELL14:IMUX.IMUX24.DELAY</td></tr>

<tr><td>DFETAP21</td><td>input</td><td>TCELL14:IMUX.IMUX25.DELAY</td></tr>

<tr><td>DFETAP22</td><td>input</td><td>TCELL14:IMUX.IMUX30.DELAY</td></tr>

<tr><td>DFETAP23</td><td>input</td><td>TCELL14:IMUX.IMUX31.DELAY</td></tr>

<tr><td>DFETAP24</td><td>input</td><td>TCELL14:IMUX.IMUX39.DELAY</td></tr>

<tr><td>DFETAP2MONITOR0</td><td>output</td><td>TCELL17:OUT1.TMIN</td></tr>

<tr><td>DFETAP2MONITOR1</td><td>output</td><td>TCELL17:OUT2.TMIN</td></tr>

<tr><td>DFETAP2MONITOR2</td><td>output</td><td>TCELL17:OUT6.TMIN</td></tr>

<tr><td>DFETAP2MONITOR3</td><td>output</td><td>TCELL17:OUT7.TMIN</td></tr>

<tr><td>DFETAP2MONITOR4</td><td>output</td><td>TCELL17:OUT3.TMIN</td></tr>

<tr><td>DFETAP30</td><td>input</td><td>TCELL16:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DFETAP31</td><td>input</td><td>TCELL16:IMUX.IMUX9.DELAY</td></tr>

<tr><td>DFETAP32</td><td>input</td><td>TCELL16:IMUX.IMUX12.DELAY</td></tr>

<tr><td>DFETAP33</td><td>input</td><td>TCELL16:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DFETAP3MONITOR0</td><td>output</td><td>TCELL18:OUT12.TMIN</td></tr>

<tr><td>DFETAP3MONITOR1</td><td>output</td><td>TCELL18:OUT8.TMIN</td></tr>

<tr><td>DFETAP3MONITOR2</td><td>output</td><td>TCELL18:OUT9.TMIN</td></tr>

<tr><td>DFETAP3MONITOR3</td><td>output</td><td>TCELL18:OUT13.TMIN</td></tr>

<tr><td>DFETAP40</td><td>input</td><td>TCELL16:IMUX.IMUX26.DELAY</td></tr>

<tr><td>DFETAP41</td><td>input</td><td>TCELL16:IMUX.IMUX25.DELAY</td></tr>

<tr><td>DFETAP42</td><td>input</td><td>TCELL16:IMUX.IMUX28.DELAY</td></tr>

<tr><td>DFETAP43</td><td>input</td><td>TCELL16:IMUX.IMUX20.DELAY</td></tr>

<tr><td>DFETAP4MONITOR0</td><td>output</td><td>TCELL17:OUT12.TMIN</td></tr>

<tr><td>DFETAP4MONITOR1</td><td>output</td><td>TCELL17:OUT8.TMIN</td></tr>

<tr><td>DFETAP4MONITOR2</td><td>output</td><td>TCELL17:OUT9.TMIN</td></tr>

<tr><td>DFETAP4MONITOR3</td><td>output</td><td>TCELL17:OUT13.TMIN</td></tr>

<tr><td>DFETAPOVRD</td><td>input</td><td>TCELL14:IMUX.IMUX37.DELAY</td></tr>

<tr><td>DI0</td><td>input</td><td>TCELL19:IMUX.IMUX8.DELAY</td></tr>

<tr><td>DI1</td><td>input</td><td>TCELL19:IMUX.IMUX9.DELAY</td></tr>

<tr><td>DI10</td><td>input</td><td>TCELL19:IMUX.IMUX18.DELAY</td></tr>

<tr><td>DI11</td><td>input</td><td>TCELL19:IMUX.IMUX19.DELAY</td></tr>

<tr><td>DI12</td><td>input</td><td>TCELL19:IMUX.IMUX20.DELAY</td></tr>

<tr><td>DI13</td><td>input</td><td>TCELL19:IMUX.IMUX21.DELAY</td></tr>

<tr><td>DI14</td><td>input</td><td>TCELL19:IMUX.IMUX22.DELAY</td></tr>

<tr><td>DI15</td><td>input</td><td>TCELL19:IMUX.IMUX23.DELAY</td></tr>

<tr><td>DI2</td><td>input</td><td>TCELL19:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DI3</td><td>input</td><td>TCELL19:IMUX.IMUX11.DELAY</td></tr>

<tr><td>DI4</td><td>input</td><td>TCELL19:IMUX.IMUX12.DELAY</td></tr>

<tr><td>DI5</td><td>input</td><td>TCELL19:IMUX.IMUX13.DELAY</td></tr>

<tr><td>DI6</td><td>input</td><td>TCELL19:IMUX.IMUX14.DELAY</td></tr>

<tr><td>DI7</td><td>input</td><td>TCELL19:IMUX.IMUX15.DELAY</td></tr>

<tr><td>DI8</td><td>input</td><td>TCELL19:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DI9</td><td>input</td><td>TCELL19:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DRDY</td><td>output</td><td>TCELL18:OUT0.TMIN</td></tr>

<tr><td>DRPDO0</td><td>output</td><td>TCELL19:OUT3.TMIN</td></tr>

<tr><td>DRPDO1</td><td>output</td><td>TCELL19:OUT7.TMIN</td></tr>

<tr><td>DRPDO10</td><td>output</td><td>TCELL19:OUT10.TMIN</td></tr>

<tr><td>DRPDO11</td><td>output</td><td>TCELL19:OUT14.TMIN</td></tr>

<tr><td>DRPDO12</td><td>output</td><td>TCELL19:OUT13.TMIN</td></tr>

<tr><td>DRPDO13</td><td>output</td><td>TCELL19:OUT9.TMIN</td></tr>

<tr><td>DRPDO14</td><td>output</td><td>TCELL19:OUT8.TMIN</td></tr>

<tr><td>DRPDO15</td><td>output</td><td>TCELL19:OUT12.TMIN</td></tr>

<tr><td>DRPDO2</td><td>output</td><td>TCELL19:OUT6.TMIN</td></tr>

<tr><td>DRPDO3</td><td>output</td><td>TCELL19:OUT2.TMIN</td></tr>

<tr><td>DRPDO4</td><td>output</td><td>TCELL19:OUT1.TMIN</td></tr>

<tr><td>DRPDO5</td><td>output</td><td>TCELL19:OUT5.TMIN</td></tr>

<tr><td>DRPDO6</td><td>output</td><td>TCELL19:OUT4.TMIN</td></tr>

<tr><td>DRPDO7</td><td>output</td><td>TCELL19:OUT0.TMIN</td></tr>

<tr><td>DRPDO8</td><td>output</td><td>TCELL19:OUT15.TMIN</td></tr>

<tr><td>DRPDO9</td><td>output</td><td>TCELL19:OUT11.TMIN</td></tr>

<tr><td>DWE</td><td>input</td><td>TCELL18:IMUX.IMUX8.DELAY</td></tr>

<tr><td>GATERXELECIDLE</td><td>input</td><td>TCELL16:IMUX.IMUX32.DELAY</td></tr>

<tr><td>GREFCLKRX</td><td>input</td><td>TCELL13:IMUX.CLK0</td></tr>

<tr><td>GREFCLKTX</td><td>input</td><td>TCELL17:IMUX.CLK0</td></tr>

<tr><td>GTXRXRESET</td><td>input</td><td>TCELL11:IMUX.CTRL0</td></tr>

<tr><td>GTXTEST0</td><td>input</td><td>TCELL12:IMUX.IMUX39.DELAY</td></tr>

<tr><td>GTXTEST1</td><td>input</td><td>TCELL12:IMUX.IMUX38.DELAY</td></tr>

<tr><td>GTXTEST10</td><td>input</td><td>TCELL12:IMUX.IMUX29.DELAY</td></tr>

<tr><td>GTXTEST11</td><td>input</td><td>TCELL12:IMUX.IMUX28.DELAY</td></tr>

<tr><td>GTXTEST12</td><td>input</td><td>TCELL12:IMUX.IMUX27.DELAY</td></tr>

<tr><td>GTXTEST2</td><td>input</td><td>TCELL12:IMUX.IMUX37.DELAY</td></tr>

<tr><td>GTXTEST3</td><td>input</td><td>TCELL12:IMUX.IMUX36.DELAY</td></tr>

<tr><td>GTXTEST4</td><td>input</td><td>TCELL12:IMUX.IMUX35.DELAY</td></tr>

<tr><td>GTXTEST5</td><td>input</td><td>TCELL12:IMUX.IMUX34.DELAY</td></tr>

<tr><td>GTXTEST6</td><td>input</td><td>TCELL12:IMUX.IMUX33.DELAY</td></tr>

<tr><td>GTXTEST7</td><td>input</td><td>TCELL12:IMUX.IMUX32.DELAY</td></tr>

<tr><td>GTXTEST8</td><td>input</td><td>TCELL12:IMUX.IMUX31.DELAY</td></tr>

<tr><td>GTXTEST9</td><td>input</td><td>TCELL12:IMUX.IMUX30.DELAY</td></tr>

<tr><td>GTXTXRESET</td><td>input</td><td>TCELL16:IMUX.CTRL1</td></tr>

<tr><td>IGNORESIGDET</td><td>input</td><td>TCELL16:IMUX.IMUX37.DELAY</td></tr>

<tr><td>LOOPBACK0</td><td>input</td><td>TCELL13:IMUX.IMUX24.DELAY</td></tr>

<tr><td>LOOPBACK1</td><td>input</td><td>TCELL13:IMUX.IMUX11.DELAY</td></tr>

<tr><td>LOOPBACK2</td><td>input</td><td>TCELL13:IMUX.IMUX27.DELAY</td></tr>

<tr><td>MGTREFCLKFAB0</td><td>output</td><td>TCELL14:OUT0.TMIN</td></tr>

<tr><td>MGTREFCLKFAB1</td><td>output</td><td>TCELL14:OUT12.TMIN</td></tr>

<tr><td>PHYSTATUS</td><td>output</td><td>TCELL14:OUT8.TMIN</td></tr>

<tr><td>PLLRXRESET</td><td>input</td><td>TCELL13:IMUX.CTRL0</td></tr>

<tr><td>PLLTXRESET</td><td>input</td><td>TCELL15:IMUX.CTRL1</td></tr>

<tr><td>PRBSCNTRESET</td><td>input</td><td>TCELL10:IMUX.CTRL1</td></tr>

<tr><td>RXBUFRESET</td><td>input</td><td>TCELL12:IMUX.CTRL0</td></tr>

<tr><td>RXBUFSTATUS0</td><td>output</td><td>TCELL14:OUT6.TMIN</td></tr>

<tr><td>RXBUFSTATUS1</td><td>output</td><td>TCELL14:OUT7.TMIN</td></tr>

<tr><td>RXBUFSTATUS2</td><td>output</td><td>TCELL14:OUT3.TMIN</td></tr>

<tr><td>RXBUFWE</td><td>input</td><td>TCELL11:IMUX.IMUX24.DELAY</td></tr>

<tr><td>RXBYTEISALIGNED</td><td>output</td><td>TCELL12:OUT13.TMIN</td></tr>

<tr><td>RXBYTEREALIGN</td><td>output</td><td>TCELL12:OUT10.TMIN</td></tr>

<tr><td>RXCDRRESET</td><td>input</td><td>TCELL11:IMUX.CTRL1</td></tr>

<tr><td>RXCHANBONDSEQ</td><td>output</td><td>TCELL15:OUT14.TMIN</td></tr>

<tr><td>RXCHANISALIGNED</td><td>output</td><td>TCELL13:OUT13.TMIN</td></tr>

<tr><td>RXCHANREALIGN</td><td>output</td><td>TCELL12:OUT14.TMIN</td></tr>

<tr><td>RXCHARISCOMMA0</td><td>output</td><td>TCELL13:OUT14.TMIN</td></tr>

<tr><td>RXCHARISCOMMA1</td><td>output</td><td>TCELL13:OUT2.TMIN</td></tr>

<tr><td>RXCHARISCOMMA2</td><td>output</td><td>TCELL12:OUT8.TMIN</td></tr>

<tr><td>RXCHARISCOMMA3</td><td>output</td><td>TCELL12:OUT18.TMIN</td></tr>

<tr><td>RXCHARISK0</td><td>output</td><td>TCELL13:OUT16.TMIN</td></tr>

<tr><td>RXCHARISK1</td><td>output</td><td>TCELL12:OUT5.TMIN</td></tr>

<tr><td>RXCHARISK2</td><td>output</td><td>TCELL12:OUT15.TMIN</td></tr>

<tr><td>RXCHARISK3</td><td>output</td><td>TCELL12:OUT3.TMIN</td></tr>

<tr><td>RXCHBONDI0</td><td>input</td><td>TCELL13:IMUX.IMUX32.DELAY</td></tr>

<tr><td>RXCHBONDI1</td><td>input</td><td>TCELL13:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXCHBONDI2</td><td>input</td><td>TCELL13:IMUX.IMUX34.DELAY</td></tr>

<tr><td>RXCHBONDI3</td><td>input</td><td>TCELL13:IMUX.IMUX35.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL0</td><td>input</td><td>TCELL12:IMUX.IMUX10.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL1</td><td>input</td><td>TCELL12:IMUX.IMUX26.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL2</td><td>input</td><td>TCELL12:IMUX.IMUX11.DELAY</td></tr>

<tr><td>RXCHBONDMASTER</td><td>input</td><td>TCELL12:IMUX.IMUX24.DELAY</td></tr>

<tr><td>RXCHBONDO0</td><td>output</td><td>TCELL14:OUT17.TMIN</td></tr>

<tr><td>RXCHBONDO1</td><td>output</td><td>TCELL14:OUT10.TMIN</td></tr>

<tr><td>RXCHBONDO2</td><td>output</td><td>TCELL14:OUT11.TMIN</td></tr>

<tr><td>RXCHBONDO3</td><td>output</td><td>TCELL14:OUT15.TMIN</td></tr>

<tr><td>RXCHBONDSLAVE</td><td>input</td><td>TCELL12:IMUX.IMUX8.DELAY</td></tr>

<tr><td>RXCLKCORCNT0</td><td>output</td><td>TCELL15:OUT8.TMIN</td></tr>

<tr><td>RXCLKCORCNT1</td><td>output</td><td>TCELL15:OUT9.TMIN</td></tr>

<tr><td>RXCLKCORCNT2</td><td>output</td><td>TCELL15:OUT6.TMIN</td></tr>

<tr><td>RXCOMMADET</td><td>output</td><td>TCELL15:OUT12.TMIN</td></tr>

<tr><td>RXCOMMADETUSE</td><td>input</td><td>TCELL13:IMUX.IMUX36.DELAY</td></tr>

<tr><td>RXDATA0</td><td>output</td><td>TCELL10:OUT4.TMIN</td></tr>

<tr><td>RXDATA1</td><td>output</td><td>TCELL10:OUT7.TMIN</td></tr>

<tr><td>RXDATA10</td><td>output</td><td>TCELL11:OUT6.TMIN</td></tr>

<tr><td>RXDATA11</td><td>output</td><td>TCELL11:OUT2.TMIN</td></tr>

<tr><td>RXDATA12</td><td>output</td><td>TCELL12:OUT7.TMIN</td></tr>

<tr><td>RXDATA13</td><td>output</td><td>TCELL12:OUT6.TMIN</td></tr>

<tr><td>RXDATA14</td><td>output</td><td>TCELL12:OUT2.TMIN</td></tr>

<tr><td>RXDATA15</td><td>output</td><td>TCELL12:OUT1.TMIN</td></tr>

<tr><td>RXDATA16</td><td>output</td><td>TCELL10:OUT15.TMIN</td></tr>

<tr><td>RXDATA17</td><td>output</td><td>TCELL10:OUT3.TMIN</td></tr>

<tr><td>RXDATA18</td><td>output</td><td>TCELL10:OUT0.TMIN</td></tr>

<tr><td>RXDATA19</td><td>output</td><td>TCELL10:OUT22.TMIN</td></tr>

<tr><td>RXDATA2</td><td>output</td><td>TCELL10:OUT6.TMIN</td></tr>

<tr><td>RXDATA20</td><td>output</td><td>TCELL10:OUT18.TMIN</td></tr>

<tr><td>RXDATA21</td><td>output</td><td>TCELL10:OUT17.TMIN</td></tr>

<tr><td>RXDATA22</td><td>output</td><td>TCELL10:OUT16.TMIN</td></tr>

<tr><td>RXDATA23</td><td>output</td><td>TCELL10:OUT20.TMIN</td></tr>

<tr><td>RXDATA24</td><td>output</td><td>TCELL11:OUT0.TMIN</td></tr>

<tr><td>RXDATA25</td><td>output</td><td>TCELL11:OUT22.TMIN</td></tr>

<tr><td>RXDATA26</td><td>output</td><td>TCELL11:OUT18.TMIN</td></tr>

<tr><td>RXDATA27</td><td>output</td><td>TCELL11:OUT9.TMIN</td></tr>

<tr><td>RXDATA28</td><td>output</td><td>TCELL11:OUT16.TMIN</td></tr>

<tr><td>RXDATA29</td><td>output</td><td>TCELL11:OUT11.TMIN</td></tr>

<tr><td>RXDATA3</td><td>output</td><td>TCELL10:OUT2.TMIN</td></tr>

<tr><td>RXDATA30</td><td>output</td><td>TCELL11:OUT15.TMIN</td></tr>

<tr><td>RXDATA31</td><td>output</td><td>TCELL11:OUT3.TMIN</td></tr>

<tr><td>RXDATA4</td><td>output</td><td>TCELL10:OUT1.TMIN</td></tr>

<tr><td>RXDATA5</td><td>output</td><td>TCELL10:OUT5.TMIN</td></tr>

<tr><td>RXDATA6</td><td>output</td><td>TCELL11:OUT1.TMIN</td></tr>

<tr><td>RXDATA7</td><td>output</td><td>TCELL11:OUT5.TMIN</td></tr>

<tr><td>RXDATA8</td><td>output</td><td>TCELL11:OUT4.TMIN</td></tr>

<tr><td>RXDATA9</td><td>output</td><td>TCELL11:OUT7.TMIN</td></tr>

<tr><td>RXDATAVALID</td><td>output</td><td>TCELL12:OUT4.TMIN</td></tr>

<tr><td>RXDEC8B10BUSE</td><td>input</td><td>TCELL11:IMUX.IMUX39.DELAY</td></tr>

<tr><td>RXDISPERR0</td><td>output</td><td>TCELL13:OUT4.TMIN</td></tr>

<tr><td>RXDISPERR1</td><td>output</td><td>TCELL13:OUT8.TMIN</td></tr>

<tr><td>RXDISPERR2</td><td>output</td><td>TCELL13:OUT0.TMIN</td></tr>

<tr><td>RXDISPERR3</td><td>output</td><td>TCELL13:OUT22.TMIN</td></tr>

<tr><td>RXDLYALIGNDISABLE</td><td>input</td><td>TCELL15:IMUX.IMUX14.DELAY</td></tr>

<tr><td>RXDLYALIGNFORCEROTATEB</td><td>input</td><td>TCELL13:IMUX.IMUX25.DELAY</td></tr>

<tr><td>RXDLYALIGNMONENB</td><td>input</td><td>TCELL13:IMUX.IMUX28.DELAY</td></tr>

<tr><td>RXDLYALIGNMONITOR0</td><td>output</td><td>TCELL15:OUT21.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR1</td><td>output</td><td>TCELL15:OUT15.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR2</td><td>output</td><td>TCELL15:OUT7.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR3</td><td>output</td><td>TCELL15:OUT20.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR4</td><td>output</td><td>TCELL15:OUT23.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR5</td><td>output</td><td>TCELL15:OUT19.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR6</td><td>output</td><td>TCELL15:OUT18.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR7</td><td>output</td><td>TCELL15:OUT0.TMIN</td></tr>

<tr><td>RXDLYALIGNOVERRIDE</td><td>input</td><td>TCELL15:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXDLYALIGNRESET</td><td>input</td><td>TCELL15:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXDLYALIGNSWPPRECURB</td><td>input</td><td>TCELL13:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXDLYALIGNTESTMODEENB</td><td>input</td><td>TCELL13:IMUX.IMUX12.DELAY</td></tr>

<tr><td>RXDLYALIGNUPDSW</td><td>input</td><td>TCELL15:IMUX.IMUX10.DELAY</td></tr>

<tr><td>RXELECIDLE</td><td>output</td><td>TCELL15:OUT3.TMIN</td></tr>

<tr><td>RXENCHANSYNC</td><td>input</td><td>TCELL11:IMUX.IMUX38.DELAY</td></tr>

<tr><td>RXENMCOMMAALIGN</td><td>input</td><td>TCELL11:IMUX.IMUX36.DELAY</td></tr>

<tr><td>RXENPCOMMAALIGN</td><td>input</td><td>TCELL11:IMUX.IMUX37.DELAY</td></tr>

<tr><td>RXENPMAPHASEALIGN</td><td>input</td><td>TCELL11:IMUX.IMUX35.DELAY</td></tr>

<tr><td>RXENPRBSTST0</td><td>input</td><td>TCELL11:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXENPRBSTST1</td><td>input</td><td>TCELL11:IMUX.IMUX34.DELAY</td></tr>

<tr><td>RXENPRBSTST2</td><td>input</td><td>TCELL11:IMUX.IMUX18.DELAY</td></tr>

<tr><td>RXENSAMPLEALIGN</td><td>input</td><td>TCELL11:IMUX.IMUX32.DELAY</td></tr>

<tr><td>RXEQMIX0</td><td>input</td><td>TCELL11:IMUX.IMUX14.DELAY</td></tr>

<tr><td>RXEQMIX1</td><td>input</td><td>TCELL11:IMUX.IMUX15.DELAY</td></tr>

<tr><td>RXEQMIX2</td><td>input</td><td>TCELL11:IMUX.IMUX30.DELAY</td></tr>

<tr><td>RXEQMIX3</td><td>input</td><td>TCELL11:IMUX.IMUX22.DELAY</td></tr>

<tr><td>RXEQMIX4</td><td>input</td><td>TCELL11:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXEQMIX5</td><td>input</td><td>TCELL11:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXEQMIX6</td><td>input</td><td>TCELL11:IMUX.IMUX28.DELAY</td></tr>

<tr><td>RXEQMIX7</td><td>input</td><td>TCELL11:IMUX.IMUX20.DELAY</td></tr>

<tr><td>RXEQMIX8</td><td>input</td><td>TCELL11:IMUX.IMUX27.DELAY</td></tr>

<tr><td>RXEQMIX9</td><td>input</td><td>TCELL11:IMUX.IMUX19.DELAY</td></tr>

<tr><td>RXGEARBOXSLIP</td><td>input</td><td>TCELL11:IMUX.IMUX12.DELAY</td></tr>

<tr><td>RXHEADER0</td><td>output</td><td>TCELL15:OUT10.TMIN</td></tr>

<tr><td>RXHEADER1</td><td>output</td><td>TCELL15:OUT16.TMIN</td></tr>

<tr><td>RXHEADER2</td><td>output</td><td>TCELL15:OUT17.TMIN</td></tr>

<tr><td>RXHEADERVALID</td><td>output</td><td>TCELL15:OUT11.TMIN</td></tr>

<tr><td>RXLOSSOFSYNC0</td><td>output</td><td>TCELL12:OUT0.TMIN</td></tr>

<tr><td>RXLOSSOFSYNC1</td><td>output</td><td>TCELL12:OUT22.TMIN</td></tr>

<tr><td>RXNOTINTABLE0</td><td>output</td><td>TCELL13:OUT11.TMIN</td></tr>

<tr><td>RXNOTINTABLE1</td><td>output</td><td>TCELL13:OUT7.TMIN</td></tr>

<tr><td>RXNOTINTABLE2</td><td>output</td><td>TCELL13:OUT15.TMIN</td></tr>

<tr><td>RXNOTINTABLE3</td><td>output</td><td>TCELL13:OUT3.TMIN</td></tr>

<tr><td>RXOVERSAMPLEERR</td><td>output</td><td>TCELL14:OUT22.TMIN</td></tr>

<tr><td>RXPLLLKDET</td><td>output</td><td>TCELL14:OUT5.TMIN</td></tr>

<tr><td>RXPLLLKDETEN</td><td>input</td><td>TCELL12:IMUX.IMUX20.DELAY</td></tr>

<tr><td>RXPLLPOWERDOWN</td><td>input</td><td>TCELL12:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXPLLREFSELDY0</td><td>input</td><td>TCELL13:IMUX.IMUX37.DELAY</td></tr>

<tr><td>RXPLLREFSELDY1</td><td>input</td><td>TCELL13:IMUX.IMUX22.DELAY</td></tr>

<tr><td>RXPLLREFSELDY2</td><td>input</td><td>TCELL13:IMUX.IMUX39.DELAY</td></tr>

<tr><td>RXPMASETPHASE</td><td>input</td><td>TCELL11:IMUX.IMUX11.DELAY</td></tr>

<tr><td>RXPOLARITY</td><td>input</td><td>TCELL11:IMUX.IMUX26.DELAY</td></tr>

<tr><td>RXPOWERDOWN0</td><td>input</td><td>TCELL14:IMUX.IMUX13.DELAY</td></tr>

<tr><td>RXPOWERDOWN1</td><td>input</td><td>TCELL14:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXPRBSERR</td><td>output</td><td>TCELL15:OUT2.TMIN</td></tr>

<tr><td>RXRATE0</td><td>input</td><td>TCELL16:IMUX.IMUX42.DELAY</td></tr>

<tr><td>RXRATE1</td><td>input</td><td>TCELL16:IMUX.IMUX41.DELAY</td></tr>

<tr><td>RXRATEDONE</td><td>output</td><td>TCELL16:OUT20.TMIN</td></tr>

<tr><td>RXRECCLKPCS</td><td>output</td><td>TCELL15:OUT5.TMIN</td></tr>

<tr><td>RXRESET</td><td>input</td><td>TCELL12:IMUX.CTRL1</td></tr>

<tr><td>RXRESETDONE</td><td>output</td><td>TCELL15:OUT22.TMIN</td></tr>

<tr><td>RXRUNDISP0</td><td>output</td><td>TCELL13:OUT9.TMIN</td></tr>

<tr><td>RXRUNDISP1</td><td>output</td><td>TCELL13:OUT5.TMIN</td></tr>

<tr><td>RXRUNDISP2</td><td>output</td><td>TCELL13:OUT19.TMIN</td></tr>

<tr><td>RXRUNDISP3</td><td>output</td><td>TCELL13:OUT1.TMIN</td></tr>

<tr><td>RXSLIDE</td><td>input</td><td>TCELL11:IMUX.IMUX9.DELAY</td></tr>

<tr><td>RXSTARTOFSEQ</td><td>output</td><td>TCELL15:OUT1.TMIN</td></tr>

<tr><td>RXSTATUS0</td><td>output</td><td>TCELL14:OUT14.TMIN</td></tr>

<tr><td>RXSTATUS1</td><td>output</td><td>TCELL14:OUT16.TMIN</td></tr>

<tr><td>RXSTATUS2</td><td>output</td><td>TCELL14:OUT13.TMIN</td></tr>

<tr><td>RXUSRCLK</td><td>input</td><td>TCELL12:IMUX.CLK0</td></tr>

<tr><td>RXUSRCLK2</td><td>input</td><td>TCELL12:IMUX.CLK1</td></tr>

<tr><td>RXVALID</td><td>output</td><td>TCELL15:OUT4.TMIN</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>TCELL14:IMUX.CLK1</td></tr>

<tr><td>SCANENB</td><td>input</td><td>TCELL10:IMUX.IMUX37.DELAY</td></tr>

<tr><td>SCANIN0</td><td>input</td><td>TCELL18:IMUX.IMUX33.DELAY</td></tr>

<tr><td>SCANIN1</td><td>input</td><td>TCELL18:IMUX.IMUX25.DELAY</td></tr>

<tr><td>SCANIN2</td><td>input</td><td>TCELL10:IMUX.IMUX38.DELAY</td></tr>

<tr><td>SCANIN3</td><td>input</td><td>TCELL10:IMUX.IMUX22.DELAY</td></tr>

<tr><td>SCANIN4</td><td>input</td><td>TCELL18:IMUX.IMUX9.DELAY</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>TCELL10:IMUX.IMUX29.DELAY</td></tr>

<tr><td>SCANOUT0</td><td>output</td><td>TCELL14:OUT18.TMIN</td></tr>

<tr><td>SCANOUT1</td><td>output</td><td>TCELL14:OUT4.TMIN</td></tr>

<tr><td>SCANOUT2</td><td>output</td><td>TCELL10:OUT23.TMIN</td></tr>

<tr><td>SCANOUT3</td><td>output</td><td>TCELL10:OUT13.TMIN</td></tr>

<tr><td>SCANOUT4</td><td>output</td><td>TCELL10:OUT8.TMIN</td></tr>

<tr><td>TSTCLK0</td><td>input</td><td>TCELL13:IMUX.CLK1</td></tr>

<tr><td>TSTCLK1</td><td>input</td><td>TCELL15:IMUX.CLK1</td></tr>

<tr><td>TSTIN0</td><td>input</td><td>TCELL10:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TSTIN1</td><td>input</td><td>TCELL10:IMUX.IMUX14.DELAY</td></tr>

<tr><td>TSTIN10</td><td>input</td><td>TCELL10:IMUX.IMUX31.DELAY</td></tr>

<tr><td>TSTIN11</td><td>input</td><td>TCELL10:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TSTIN12</td><td>input</td><td>TCELL10:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TSTIN13</td><td>input</td><td>TCELL10:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TSTIN14</td><td>input</td><td>TCELL10:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TSTIN15</td><td>input</td><td>TCELL10:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TSTIN16</td><td>input</td><td>TCELL10:IMUX.IMUX40.DELAY</td></tr>

<tr><td>TSTIN17</td><td>input</td><td>TCELL10:IMUX.IMUX0.DELAY</td></tr>

<tr><td>TSTIN18</td><td>input</td><td>TCELL10:IMUX.IMUX1.DELAY</td></tr>

<tr><td>TSTIN19</td><td>input</td><td>TCELL10:IMUX.IMUX41.DELAY</td></tr>

<tr><td>TSTIN2</td><td>input</td><td>TCELL10:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TSTIN3</td><td>input</td><td>TCELL10:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TSTIN4</td><td>input</td><td>TCELL10:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TSTIN5</td><td>input</td><td>TCELL10:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TSTIN6</td><td>input</td><td>TCELL10:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TSTIN7</td><td>input</td><td>TCELL10:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TSTIN8</td><td>input</td><td>TCELL10:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TSTIN9</td><td>input</td><td>TCELL10:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TSTOUT0</td><td>output</td><td>TCELL11:OUT21.TMIN</td></tr>

<tr><td>TSTOUT1</td><td>output</td><td>TCELL11:OUT17.TMIN</td></tr>

<tr><td>TSTOUT2</td><td>output</td><td>TCELL11:OUT10.TMIN</td></tr>

<tr><td>TSTOUT3</td><td>output</td><td>TCELL11:OUT20.TMIN</td></tr>

<tr><td>TSTOUT4</td><td>output</td><td>TCELL11:OUT14.TMIN</td></tr>

<tr><td>TSTOUT5</td><td>output</td><td>TCELL11:OUT23.TMIN</td></tr>

<tr><td>TSTOUT6</td><td>output</td><td>TCELL11:OUT13.TMIN</td></tr>

<tr><td>TSTOUT7</td><td>output</td><td>TCELL11:OUT19.TMIN</td></tr>

<tr><td>TSTOUT8</td><td>output</td><td>TCELL11:OUT8.TMIN</td></tr>

<tr><td>TSTOUT9</td><td>output</td><td>TCELL11:OUT12.TMIN</td></tr>

<tr><td>TSTPWRDN0</td><td>input</td><td>TCELL10:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TSTPWRDN1</td><td>input</td><td>TCELL10:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TSTPWRDN2</td><td>input</td><td>TCELL10:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TSTPWRDN3</td><td>input</td><td>TCELL10:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TSTPWRDN4</td><td>input</td><td>TCELL10:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TSTPWRDNOVRD</td><td>input</td><td>TCELL10:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL0</td><td>input</td><td>TCELL13:IMUX.IMUX0.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL1</td><td>input</td><td>TCELL13:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL2</td><td>input</td><td>TCELL13:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXBUFSTATUS0</td><td>output</td><td>TCELL17:OUT5.TMIN</td></tr>

<tr><td>TXBUFSTATUS1</td><td>output</td><td>TCELL17:OUT17.TMIN</td></tr>

<tr><td>TXBYPASS8B10B0</td><td>input</td><td>TCELL15:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXBYPASS8B10B1</td><td>input</td><td>TCELL15:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXBYPASS8B10B2</td><td>input</td><td>TCELL15:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXBYPASS8B10B3</td><td>input</td><td>TCELL15:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXCHARDISPMODE0</td><td>input</td><td>TCELL15:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXCHARDISPMODE1</td><td>input</td><td>TCELL15:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXCHARDISPMODE2</td><td>input</td><td>TCELL15:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXCHARDISPMODE3</td><td>input</td><td>TCELL15:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXCHARDISPVAL0</td><td>input</td><td>TCELL15:IMUX.IMUX44.DELAY</td></tr>

<tr><td>TXCHARDISPVAL1</td><td>input</td><td>TCELL15:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXCHARDISPVAL2</td><td>input</td><td>TCELL15:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXCHARDISPVAL3</td><td>input</td><td>TCELL15:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXCHARISK0</td><td>input</td><td>TCELL15:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXCHARISK1</td><td>input</td><td>TCELL15:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXCHARISK2</td><td>input</td><td>TCELL15:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXCHARISK3</td><td>input</td><td>TCELL15:IMUX.IMUX23.DELAY</td></tr>

<tr><td>TXCOMINIT</td><td>input</td><td>TCELL17:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXCOMSAS</td><td>input</td><td>TCELL17:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXCOMWAKE</td><td>input</td><td>TCELL17:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TXDATA0</td><td>input</td><td>TCELL18:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXDATA1</td><td>input</td><td>TCELL18:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXDATA10</td><td>input</td><td>TCELL17:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDATA11</td><td>input</td><td>TCELL17:IMUX.IMUX40.DELAY</td></tr>

<tr><td>TXDATA12</td><td>input</td><td>TCELL16:IMUX.IMUX3.DELAY</td></tr>

<tr><td>TXDATA13</td><td>input</td><td>TCELL16:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDATA14</td><td>input</td><td>TCELL16:IMUX.IMUX5.DELAY</td></tr>

<tr><td>TXDATA15</td><td>input</td><td>TCELL16:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDATA16</td><td>input</td><td>TCELL18:IMUX.IMUX31.DELAY</td></tr>

<tr><td>TXDATA17</td><td>input</td><td>TCELL18:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDATA18</td><td>input</td><td>TCELL18:IMUX.IMUX29.DELAY</td></tr>

<tr><td>TXDATA19</td><td>input</td><td>TCELL18:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXDATA2</td><td>input</td><td>TCELL18:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXDATA20</td><td>input</td><td>TCELL17:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXDATA21</td><td>input</td><td>TCELL17:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXDATA22</td><td>input</td><td>TCELL17:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TXDATA23</td><td>input</td><td>TCELL17:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TXDATA24</td><td>input</td><td>TCELL18:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXDATA25</td><td>input</td><td>TCELL18:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXDATA26</td><td>input</td><td>TCELL18:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXDATA27</td><td>input</td><td>TCELL18:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXDATA28</td><td>input</td><td>TCELL17:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXDATA29</td><td>input</td><td>TCELL17:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXDATA3</td><td>input</td><td>TCELL18:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXDATA30</td><td>input</td><td>TCELL17:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TXDATA31</td><td>input</td><td>TCELL17:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXDATA4</td><td>input</td><td>TCELL18:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXDATA5</td><td>input</td><td>TCELL18:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXDATA6</td><td>input</td><td>TCELL17:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXDATA7</td><td>input</td><td>TCELL17:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXDATA8</td><td>input</td><td>TCELL17:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXDATA9</td><td>input</td><td>TCELL17:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXDEEMPH</td><td>input</td><td>TCELL13:IMUX.IMUX3.DELAY</td></tr>

<tr><td>TXDETECTRX</td><td>input</td><td>TCELL14:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXDIFFCTRL0</td><td>input</td><td>TCELL13:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXDIFFCTRL1</td><td>input</td><td>TCELL13:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXDIFFCTRL2</td><td>input</td><td>TCELL13:IMUX.IMUX5.DELAY</td></tr>

<tr><td>TXDIFFCTRL3</td><td>input</td><td>TCELL13:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDLYALIGNDISABLE</td><td>input</td><td>TCELL15:IMUX.IMUX46.DELAY</td></tr>

<tr><td>TXDLYALIGNFORCEROTATEB</td><td>input</td><td>TCELL17:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXDLYALIGNMONENB</td><td>input</td><td>TCELL17:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXDLYALIGNMONITOR0</td><td>output</td><td>TCELL17:OUT21.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR1</td><td>output</td><td>TCELL17:OUT16.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR2</td><td>output</td><td>TCELL17:OUT4.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR3</td><td>output</td><td>TCELL17:OUT20.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR4</td><td>output</td><td>TCELL17:OUT23.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR5</td><td>output</td><td>TCELL17:OUT19.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR6</td><td>output</td><td>TCELL17:OUT18.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR7</td><td>output</td><td>TCELL17:OUT0.TMIN</td></tr>

<tr><td>TXDLYALIGNOVERRIDE</td><td>input</td><td>TCELL15:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TXDLYALIGNRESET</td><td>input</td><td>TCELL15:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDLYALIGNTESTMODEENB</td><td>input</td><td>TCELL17:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDLYALIGNUPDSW</td><td>input</td><td>TCELL15:IMUX.IMUX2.DELAY</td></tr>

<tr><td>TXELECIDLE</td><td>input</td><td>TCELL14:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXENC8B10BUSE</td><td>input</td><td>TCELL17:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXENPMAPHASEALIGN</td><td>input</td><td>TCELL18:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXENPRBSTST0</td><td>input</td><td>TCELL16:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXENPRBSTST1</td><td>input</td><td>TCELL16:IMUX.IMUX23.DELAY</td></tr>

<tr><td>TXENPRBSTST2</td><td>input</td><td>TCELL16:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXGEARBOXREADY</td><td>output</td><td>TCELL16:OUT4.TMIN</td></tr>

<tr><td>TXHEADER0</td><td>input</td><td>TCELL15:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TXHEADER1</td><td>input</td><td>TCELL15:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TXHEADER2</td><td>input</td><td>TCELL15:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXINHIBIT</td><td>input</td><td>TCELL15:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXKERR0</td><td>output</td><td>TCELL17:OUT14.TMIN</td></tr>

<tr><td>TXKERR1</td><td>output</td><td>TCELL17:OUT10.TMIN</td></tr>

<tr><td>TXKERR2</td><td>output</td><td>TCELL17:OUT11.TMIN</td></tr>

<tr><td>TXKERR3</td><td>output</td><td>TCELL17:OUT15.TMIN</td></tr>

<tr><td>TXMARGIN0</td><td>input</td><td>TCELL14:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXMARGIN1</td><td>input</td><td>TCELL14:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXMARGIN2</td><td>input</td><td>TCELL15:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXOUTCLKPCS</td><td>output</td><td>TCELL16:OUT8.TMIN</td></tr>

<tr><td>TXPDOWNASYNCH</td><td>input</td><td>TCELL18:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXPLLLKDET</td><td>output</td><td>TCELL18:OUT5.TMIN</td></tr>

<tr><td>TXPLLLKDETEN</td><td>input</td><td>TCELL17:IMUX.IMUX12.DELAY</td></tr>

<tr><td>TXPLLPOWERDOWN</td><td>input</td><td>TCELL17:IMUX.IMUX29.DELAY</td></tr>

<tr><td>TXPLLREFSELDY0</td><td>input</td><td>TCELL17:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXPLLREFSELDY1</td><td>input</td><td>TCELL17:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXPLLREFSELDY2</td><td>input</td><td>TCELL17:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXPMASETPHASE</td><td>input</td><td>TCELL15:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXPOLARITY</td><td>input</td><td>TCELL15:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS0</td><td>input</td><td>TCELL18:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS1</td><td>input</td><td>TCELL18:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS2</td><td>input</td><td>TCELL18:IMUX.IMUX12.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS3</td><td>input</td><td>TCELL18:IMUX.IMUX20.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS4</td><td>input</td><td>TCELL18:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXPOWERDOWN0</td><td>input</td><td>TCELL14:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXPOWERDOWN1</td><td>input</td><td>TCELL14:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXPRBSFORCEERR</td><td>input</td><td>TCELL18:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXPREEMPHASIS0</td><td>input</td><td>TCELL13:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXPREEMPHASIS1</td><td>input</td><td>TCELL13:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXPREEMPHASIS2</td><td>input</td><td>TCELL13:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXPREEMPHASIS3</td><td>input</td><td>TCELL13:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXRATE0</td><td>input</td><td>TCELL16:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXRATE1</td><td>input</td><td>TCELL16:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TXRATEDONE</td><td>output</td><td>TCELL16:OUT23.TMIN</td></tr>

<tr><td>TXRESET</td><td>input</td><td>TCELL16:IMUX.CTRL0</td></tr>

<tr><td>TXRESETDONE</td><td>output</td><td>TCELL17:OUT22.TMIN</td></tr>

<tr><td>TXRUNDISP0</td><td>output</td><td>TCELL18:OUT14.TMIN</td></tr>

<tr><td>TXRUNDISP1</td><td>output</td><td>TCELL18:OUT10.TMIN</td></tr>

<tr><td>TXRUNDISP2</td><td>output</td><td>TCELL18:OUT11.TMIN</td></tr>

<tr><td>TXRUNDISP3</td><td>output</td><td>TCELL18:OUT15.TMIN</td></tr>

<tr><td>TXSEQUENCE0</td><td>input</td><td>TCELL16:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXSEQUENCE1</td><td>input</td><td>TCELL16:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXSEQUENCE2</td><td>input</td><td>TCELL16:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXSEQUENCE3</td><td>input</td><td>TCELL16:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TXSEQUENCE4</td><td>input</td><td>TCELL16:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TXSEQUENCE5</td><td>input</td><td>TCELL16:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXSEQUENCE6</td><td>input</td><td>TCELL16:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXSTARTSEQ</td><td>input</td><td>TCELL17:IMUX.IMUX14.DELAY</td></tr>

<tr><td>TXSWING</td><td>input</td><td>TCELL13:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXUSRCLK</td><td>input</td><td>TCELL16:IMUX.CLK0</td></tr>

<tr><td>TXUSRCLK2</td><td>input</td><td>TCELL16:IMUX.CLK1</td></tr>

<tr><td>USRCODEERR</td><td>input</td><td>TCELL12:IMUX.IMUX14.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gtx2"><a class="header" href="#bel-gtx2">Bel GTX2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel GTX2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKTESTSIG0</td><td>input</td><td>TCELL22:IMUX.IMUX19.DELAY</td></tr>

<tr><td>CLKTESTSIG1</td><td>input</td><td>TCELL22:IMUX.IMUX18.DELAY</td></tr>

<tr><td>COMFINISH</td><td>output</td><td>TCELL28:OUT18.TMIN</td></tr>

<tr><td>COMINITDET</td><td>output</td><td>TCELL22:OUT20.TMIN</td></tr>

<tr><td>COMSASDET</td><td>output</td><td>TCELL22:OUT19.TMIN</td></tr>

<tr><td>COMWAKEDET</td><td>output</td><td>TCELL22:OUT23.TMIN</td></tr>

<tr><td>DADDR0</td><td>input</td><td>TCELL29:IMUX.IMUX32.DELAY</td></tr>

<tr><td>DADDR1</td><td>input</td><td>TCELL29:IMUX.IMUX33.DELAY</td></tr>

<tr><td>DADDR2</td><td>input</td><td>TCELL29:IMUX.IMUX34.DELAY</td></tr>

<tr><td>DADDR3</td><td>input</td><td>TCELL29:IMUX.IMUX35.DELAY</td></tr>

<tr><td>DADDR4</td><td>input</td><td>TCELL29:IMUX.IMUX36.DELAY</td></tr>

<tr><td>DADDR5</td><td>input</td><td>TCELL29:IMUX.IMUX37.DELAY</td></tr>

<tr><td>DADDR6</td><td>input</td><td>TCELL29:IMUX.IMUX38.DELAY</td></tr>

<tr><td>DADDR7</td><td>input</td><td>TCELL29:IMUX.IMUX39.DELAY</td></tr>

<tr><td>DCLK</td><td>input</td><td>TCELL29:IMUX.CLK0</td></tr>

<tr><td>DEN</td><td>input</td><td>TCELL28:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DFECLKDLYADJ0</td><td>input</td><td>TCELL24:IMUX.IMUX35.DELAY</td></tr>

<tr><td>DFECLKDLYADJ1</td><td>input</td><td>TCELL24:IMUX.IMUX19.DELAY</td></tr>

<tr><td>DFECLKDLYADJ2</td><td>input</td><td>TCELL24:IMUX.IMUX18.DELAY</td></tr>

<tr><td>DFECLKDLYADJ3</td><td>input</td><td>TCELL24:IMUX.IMUX33.DELAY</td></tr>

<tr><td>DFECLKDLYADJ4</td><td>input</td><td>TCELL24:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DFECLKDLYADJ5</td><td>input</td><td>TCELL24:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DFECLKDLYADJMON0</td><td>output</td><td>TCELL26:OUT5.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON1</td><td>output</td><td>TCELL26:OUT1.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON2</td><td>output</td><td>TCELL26:OUT2.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON3</td><td>output</td><td>TCELL26:OUT6.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON4</td><td>output</td><td>TCELL26:OUT7.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON5</td><td>output</td><td>TCELL26:OUT3.TMIN</td></tr>

<tr><td>DFEDLYOVRD</td><td>input</td><td>TCELL24:IMUX.IMUX29.DELAY</td></tr>

<tr><td>DFEEYEDACMON0</td><td>output</td><td>TCELL26:OUT13.TMIN</td></tr>

<tr><td>DFEEYEDACMON1</td><td>output</td><td>TCELL26:OUT14.TMIN</td></tr>

<tr><td>DFEEYEDACMON2</td><td>output</td><td>TCELL26:OUT10.TMIN</td></tr>

<tr><td>DFEEYEDACMON3</td><td>output</td><td>TCELL26:OUT11.TMIN</td></tr>

<tr><td>DFEEYEDACMON4</td><td>output</td><td>TCELL26:OUT15.TMIN</td></tr>

<tr><td>DFESENSCAL0</td><td>output</td><td>TCELL26:OUT19.TMIN</td></tr>

<tr><td>DFESENSCAL1</td><td>output</td><td>TCELL26:OUT18.TMIN</td></tr>

<tr><td>DFESENSCAL2</td><td>output</td><td>TCELL26:OUT22.TMIN</td></tr>

<tr><td>DFETAP10</td><td>input</td><td>TCELL24:IMUX.IMUX8.DELAY</td></tr>

<tr><td>DFETAP11</td><td>input</td><td>TCELL24:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DFETAP12</td><td>input</td><td>TCELL24:IMUX.IMUX14.DELAY</td></tr>

<tr><td>DFETAP13</td><td>input</td><td>TCELL24:IMUX.IMUX15.DELAY</td></tr>

<tr><td>DFETAP14</td><td>input</td><td>TCELL24:IMUX.IMUX38.DELAY</td></tr>

<tr><td>DFETAP1MONITOR0</td><td>output</td><td>TCELL28:OUT1.TMIN</td></tr>

<tr><td>DFETAP1MONITOR1</td><td>output</td><td>TCELL28:OUT2.TMIN</td></tr>

<tr><td>DFETAP1MONITOR2</td><td>output</td><td>TCELL28:OUT6.TMIN</td></tr>

<tr><td>DFETAP1MONITOR3</td><td>output</td><td>TCELL28:OUT7.TMIN</td></tr>

<tr><td>DFETAP1MONITOR4</td><td>output</td><td>TCELL28:OUT3.TMIN</td></tr>

<tr><td>DFETAP20</td><td>input</td><td>TCELL24:IMUX.IMUX24.DELAY</td></tr>

<tr><td>DFETAP21</td><td>input</td><td>TCELL24:IMUX.IMUX25.DELAY</td></tr>

<tr><td>DFETAP22</td><td>input</td><td>TCELL24:IMUX.IMUX30.DELAY</td></tr>

<tr><td>DFETAP23</td><td>input</td><td>TCELL24:IMUX.IMUX31.DELAY</td></tr>

<tr><td>DFETAP24</td><td>input</td><td>TCELL24:IMUX.IMUX39.DELAY</td></tr>

<tr><td>DFETAP2MONITOR0</td><td>output</td><td>TCELL27:OUT1.TMIN</td></tr>

<tr><td>DFETAP2MONITOR1</td><td>output</td><td>TCELL27:OUT2.TMIN</td></tr>

<tr><td>DFETAP2MONITOR2</td><td>output</td><td>TCELL27:OUT6.TMIN</td></tr>

<tr><td>DFETAP2MONITOR3</td><td>output</td><td>TCELL27:OUT7.TMIN</td></tr>

<tr><td>DFETAP2MONITOR4</td><td>output</td><td>TCELL27:OUT3.TMIN</td></tr>

<tr><td>DFETAP30</td><td>input</td><td>TCELL26:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DFETAP31</td><td>input</td><td>TCELL26:IMUX.IMUX9.DELAY</td></tr>

<tr><td>DFETAP32</td><td>input</td><td>TCELL26:IMUX.IMUX12.DELAY</td></tr>

<tr><td>DFETAP33</td><td>input</td><td>TCELL26:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DFETAP3MONITOR0</td><td>output</td><td>TCELL28:OUT12.TMIN</td></tr>

<tr><td>DFETAP3MONITOR1</td><td>output</td><td>TCELL28:OUT8.TMIN</td></tr>

<tr><td>DFETAP3MONITOR2</td><td>output</td><td>TCELL28:OUT9.TMIN</td></tr>

<tr><td>DFETAP3MONITOR3</td><td>output</td><td>TCELL28:OUT13.TMIN</td></tr>

<tr><td>DFETAP40</td><td>input</td><td>TCELL26:IMUX.IMUX26.DELAY</td></tr>

<tr><td>DFETAP41</td><td>input</td><td>TCELL26:IMUX.IMUX25.DELAY</td></tr>

<tr><td>DFETAP42</td><td>input</td><td>TCELL26:IMUX.IMUX28.DELAY</td></tr>

<tr><td>DFETAP43</td><td>input</td><td>TCELL26:IMUX.IMUX20.DELAY</td></tr>

<tr><td>DFETAP4MONITOR0</td><td>output</td><td>TCELL27:OUT12.TMIN</td></tr>

<tr><td>DFETAP4MONITOR1</td><td>output</td><td>TCELL27:OUT8.TMIN</td></tr>

<tr><td>DFETAP4MONITOR2</td><td>output</td><td>TCELL27:OUT9.TMIN</td></tr>

<tr><td>DFETAP4MONITOR3</td><td>output</td><td>TCELL27:OUT13.TMIN</td></tr>

<tr><td>DFETAPOVRD</td><td>input</td><td>TCELL24:IMUX.IMUX37.DELAY</td></tr>

<tr><td>DI0</td><td>input</td><td>TCELL29:IMUX.IMUX8.DELAY</td></tr>

<tr><td>DI1</td><td>input</td><td>TCELL29:IMUX.IMUX9.DELAY</td></tr>

<tr><td>DI10</td><td>input</td><td>TCELL29:IMUX.IMUX18.DELAY</td></tr>

<tr><td>DI11</td><td>input</td><td>TCELL29:IMUX.IMUX19.DELAY</td></tr>

<tr><td>DI12</td><td>input</td><td>TCELL29:IMUX.IMUX20.DELAY</td></tr>

<tr><td>DI13</td><td>input</td><td>TCELL29:IMUX.IMUX21.DELAY</td></tr>

<tr><td>DI14</td><td>input</td><td>TCELL29:IMUX.IMUX22.DELAY</td></tr>

<tr><td>DI15</td><td>input</td><td>TCELL29:IMUX.IMUX23.DELAY</td></tr>

<tr><td>DI2</td><td>input</td><td>TCELL29:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DI3</td><td>input</td><td>TCELL29:IMUX.IMUX11.DELAY</td></tr>

<tr><td>DI4</td><td>input</td><td>TCELL29:IMUX.IMUX12.DELAY</td></tr>

<tr><td>DI5</td><td>input</td><td>TCELL29:IMUX.IMUX13.DELAY</td></tr>

<tr><td>DI6</td><td>input</td><td>TCELL29:IMUX.IMUX14.DELAY</td></tr>

<tr><td>DI7</td><td>input</td><td>TCELL29:IMUX.IMUX15.DELAY</td></tr>

<tr><td>DI8</td><td>input</td><td>TCELL29:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DI9</td><td>input</td><td>TCELL29:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DRDY</td><td>output</td><td>TCELL28:OUT0.TMIN</td></tr>

<tr><td>DRPDO0</td><td>output</td><td>TCELL29:OUT3.TMIN</td></tr>

<tr><td>DRPDO1</td><td>output</td><td>TCELL29:OUT7.TMIN</td></tr>

<tr><td>DRPDO10</td><td>output</td><td>TCELL29:OUT10.TMIN</td></tr>

<tr><td>DRPDO11</td><td>output</td><td>TCELL29:OUT14.TMIN</td></tr>

<tr><td>DRPDO12</td><td>output</td><td>TCELL29:OUT13.TMIN</td></tr>

<tr><td>DRPDO13</td><td>output</td><td>TCELL29:OUT9.TMIN</td></tr>

<tr><td>DRPDO14</td><td>output</td><td>TCELL29:OUT8.TMIN</td></tr>

<tr><td>DRPDO15</td><td>output</td><td>TCELL29:OUT12.TMIN</td></tr>

<tr><td>DRPDO2</td><td>output</td><td>TCELL29:OUT6.TMIN</td></tr>

<tr><td>DRPDO3</td><td>output</td><td>TCELL29:OUT2.TMIN</td></tr>

<tr><td>DRPDO4</td><td>output</td><td>TCELL29:OUT1.TMIN</td></tr>

<tr><td>DRPDO5</td><td>output</td><td>TCELL29:OUT5.TMIN</td></tr>

<tr><td>DRPDO6</td><td>output</td><td>TCELL29:OUT4.TMIN</td></tr>

<tr><td>DRPDO7</td><td>output</td><td>TCELL29:OUT0.TMIN</td></tr>

<tr><td>DRPDO8</td><td>output</td><td>TCELL29:OUT15.TMIN</td></tr>

<tr><td>DRPDO9</td><td>output</td><td>TCELL29:OUT11.TMIN</td></tr>

<tr><td>DWE</td><td>input</td><td>TCELL28:IMUX.IMUX8.DELAY</td></tr>

<tr><td>GATERXELECIDLE</td><td>input</td><td>TCELL26:IMUX.IMUX32.DELAY</td></tr>

<tr><td>GREFCLKRX</td><td>input</td><td>TCELL23:IMUX.CLK0</td></tr>

<tr><td>GREFCLKTX</td><td>input</td><td>TCELL27:IMUX.CLK0</td></tr>

<tr><td>GTXRXRESET</td><td>input</td><td>TCELL21:IMUX.CTRL0</td></tr>

<tr><td>GTXTEST0</td><td>input</td><td>TCELL22:IMUX.IMUX39.DELAY</td></tr>

<tr><td>GTXTEST1</td><td>input</td><td>TCELL22:IMUX.IMUX38.DELAY</td></tr>

<tr><td>GTXTEST10</td><td>input</td><td>TCELL22:IMUX.IMUX29.DELAY</td></tr>

<tr><td>GTXTEST11</td><td>input</td><td>TCELL22:IMUX.IMUX28.DELAY</td></tr>

<tr><td>GTXTEST12</td><td>input</td><td>TCELL22:IMUX.IMUX27.DELAY</td></tr>

<tr><td>GTXTEST2</td><td>input</td><td>TCELL22:IMUX.IMUX37.DELAY</td></tr>

<tr><td>GTXTEST3</td><td>input</td><td>TCELL22:IMUX.IMUX36.DELAY</td></tr>

<tr><td>GTXTEST4</td><td>input</td><td>TCELL22:IMUX.IMUX35.DELAY</td></tr>

<tr><td>GTXTEST5</td><td>input</td><td>TCELL22:IMUX.IMUX34.DELAY</td></tr>

<tr><td>GTXTEST6</td><td>input</td><td>TCELL22:IMUX.IMUX33.DELAY</td></tr>

<tr><td>GTXTEST7</td><td>input</td><td>TCELL22:IMUX.IMUX32.DELAY</td></tr>

<tr><td>GTXTEST8</td><td>input</td><td>TCELL22:IMUX.IMUX31.DELAY</td></tr>

<tr><td>GTXTEST9</td><td>input</td><td>TCELL22:IMUX.IMUX30.DELAY</td></tr>

<tr><td>GTXTXRESET</td><td>input</td><td>TCELL26:IMUX.CTRL1</td></tr>

<tr><td>IGNORESIGDET</td><td>input</td><td>TCELL26:IMUX.IMUX37.DELAY</td></tr>

<tr><td>LOOPBACK0</td><td>input</td><td>TCELL23:IMUX.IMUX24.DELAY</td></tr>

<tr><td>LOOPBACK1</td><td>input</td><td>TCELL23:IMUX.IMUX11.DELAY</td></tr>

<tr><td>LOOPBACK2</td><td>input</td><td>TCELL23:IMUX.IMUX27.DELAY</td></tr>

<tr><td>MGTREFCLKFAB0</td><td>output</td><td>TCELL24:OUT0.TMIN</td></tr>

<tr><td>MGTREFCLKFAB1</td><td>output</td><td>TCELL24:OUT12.TMIN</td></tr>

<tr><td>PHYSTATUS</td><td>output</td><td>TCELL24:OUT8.TMIN</td></tr>

<tr><td>PLLRXRESET</td><td>input</td><td>TCELL23:IMUX.CTRL0</td></tr>

<tr><td>PLLTXRESET</td><td>input</td><td>TCELL25:IMUX.CTRL1</td></tr>

<tr><td>PRBSCNTRESET</td><td>input</td><td>TCELL20:IMUX.CTRL1</td></tr>

<tr><td>RXBUFRESET</td><td>input</td><td>TCELL22:IMUX.CTRL0</td></tr>

<tr><td>RXBUFSTATUS0</td><td>output</td><td>TCELL24:OUT6.TMIN</td></tr>

<tr><td>RXBUFSTATUS1</td><td>output</td><td>TCELL24:OUT7.TMIN</td></tr>

<tr><td>RXBUFSTATUS2</td><td>output</td><td>TCELL24:OUT3.TMIN</td></tr>

<tr><td>RXBUFWE</td><td>input</td><td>TCELL21:IMUX.IMUX24.DELAY</td></tr>

<tr><td>RXBYTEISALIGNED</td><td>output</td><td>TCELL22:OUT13.TMIN</td></tr>

<tr><td>RXBYTEREALIGN</td><td>output</td><td>TCELL22:OUT10.TMIN</td></tr>

<tr><td>RXCDRRESET</td><td>input</td><td>TCELL21:IMUX.CTRL1</td></tr>

<tr><td>RXCHANBONDSEQ</td><td>output</td><td>TCELL25:OUT14.TMIN</td></tr>

<tr><td>RXCHANISALIGNED</td><td>output</td><td>TCELL23:OUT13.TMIN</td></tr>

<tr><td>RXCHANREALIGN</td><td>output</td><td>TCELL22:OUT14.TMIN</td></tr>

<tr><td>RXCHARISCOMMA0</td><td>output</td><td>TCELL23:OUT14.TMIN</td></tr>

<tr><td>RXCHARISCOMMA1</td><td>output</td><td>TCELL23:OUT2.TMIN</td></tr>

<tr><td>RXCHARISCOMMA2</td><td>output</td><td>TCELL22:OUT8.TMIN</td></tr>

<tr><td>RXCHARISCOMMA3</td><td>output</td><td>TCELL22:OUT18.TMIN</td></tr>

<tr><td>RXCHARISK0</td><td>output</td><td>TCELL23:OUT16.TMIN</td></tr>

<tr><td>RXCHARISK1</td><td>output</td><td>TCELL22:OUT5.TMIN</td></tr>

<tr><td>RXCHARISK2</td><td>output</td><td>TCELL22:OUT15.TMIN</td></tr>

<tr><td>RXCHARISK3</td><td>output</td><td>TCELL22:OUT3.TMIN</td></tr>

<tr><td>RXCHBONDI0</td><td>input</td><td>TCELL23:IMUX.IMUX32.DELAY</td></tr>

<tr><td>RXCHBONDI1</td><td>input</td><td>TCELL23:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXCHBONDI2</td><td>input</td><td>TCELL23:IMUX.IMUX34.DELAY</td></tr>

<tr><td>RXCHBONDI3</td><td>input</td><td>TCELL23:IMUX.IMUX35.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL0</td><td>input</td><td>TCELL22:IMUX.IMUX10.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL1</td><td>input</td><td>TCELL22:IMUX.IMUX26.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL2</td><td>input</td><td>TCELL22:IMUX.IMUX11.DELAY</td></tr>

<tr><td>RXCHBONDMASTER</td><td>input</td><td>TCELL22:IMUX.IMUX24.DELAY</td></tr>

<tr><td>RXCHBONDO0</td><td>output</td><td>TCELL24:OUT17.TMIN</td></tr>

<tr><td>RXCHBONDO1</td><td>output</td><td>TCELL24:OUT10.TMIN</td></tr>

<tr><td>RXCHBONDO2</td><td>output</td><td>TCELL24:OUT11.TMIN</td></tr>

<tr><td>RXCHBONDO3</td><td>output</td><td>TCELL24:OUT15.TMIN</td></tr>

<tr><td>RXCHBONDSLAVE</td><td>input</td><td>TCELL22:IMUX.IMUX8.DELAY</td></tr>

<tr><td>RXCLKCORCNT0</td><td>output</td><td>TCELL25:OUT8.TMIN</td></tr>

<tr><td>RXCLKCORCNT1</td><td>output</td><td>TCELL25:OUT9.TMIN</td></tr>

<tr><td>RXCLKCORCNT2</td><td>output</td><td>TCELL25:OUT6.TMIN</td></tr>

<tr><td>RXCOMMADET</td><td>output</td><td>TCELL25:OUT12.TMIN</td></tr>

<tr><td>RXCOMMADETUSE</td><td>input</td><td>TCELL23:IMUX.IMUX36.DELAY</td></tr>

<tr><td>RXDATA0</td><td>output</td><td>TCELL20:OUT4.TMIN</td></tr>

<tr><td>RXDATA1</td><td>output</td><td>TCELL20:OUT7.TMIN</td></tr>

<tr><td>RXDATA10</td><td>output</td><td>TCELL21:OUT6.TMIN</td></tr>

<tr><td>RXDATA11</td><td>output</td><td>TCELL21:OUT2.TMIN</td></tr>

<tr><td>RXDATA12</td><td>output</td><td>TCELL22:OUT7.TMIN</td></tr>

<tr><td>RXDATA13</td><td>output</td><td>TCELL22:OUT6.TMIN</td></tr>

<tr><td>RXDATA14</td><td>output</td><td>TCELL22:OUT2.TMIN</td></tr>

<tr><td>RXDATA15</td><td>output</td><td>TCELL22:OUT1.TMIN</td></tr>

<tr><td>RXDATA16</td><td>output</td><td>TCELL20:OUT15.TMIN</td></tr>

<tr><td>RXDATA17</td><td>output</td><td>TCELL20:OUT3.TMIN</td></tr>

<tr><td>RXDATA18</td><td>output</td><td>TCELL20:OUT0.TMIN</td></tr>

<tr><td>RXDATA19</td><td>output</td><td>TCELL20:OUT22.TMIN</td></tr>

<tr><td>RXDATA2</td><td>output</td><td>TCELL20:OUT6.TMIN</td></tr>

<tr><td>RXDATA20</td><td>output</td><td>TCELL20:OUT18.TMIN</td></tr>

<tr><td>RXDATA21</td><td>output</td><td>TCELL20:OUT17.TMIN</td></tr>

<tr><td>RXDATA22</td><td>output</td><td>TCELL20:OUT16.TMIN</td></tr>

<tr><td>RXDATA23</td><td>output</td><td>TCELL20:OUT20.TMIN</td></tr>

<tr><td>RXDATA24</td><td>output</td><td>TCELL21:OUT0.TMIN</td></tr>

<tr><td>RXDATA25</td><td>output</td><td>TCELL21:OUT22.TMIN</td></tr>

<tr><td>RXDATA26</td><td>output</td><td>TCELL21:OUT18.TMIN</td></tr>

<tr><td>RXDATA27</td><td>output</td><td>TCELL21:OUT9.TMIN</td></tr>

<tr><td>RXDATA28</td><td>output</td><td>TCELL21:OUT16.TMIN</td></tr>

<tr><td>RXDATA29</td><td>output</td><td>TCELL21:OUT11.TMIN</td></tr>

<tr><td>RXDATA3</td><td>output</td><td>TCELL20:OUT2.TMIN</td></tr>

<tr><td>RXDATA30</td><td>output</td><td>TCELL21:OUT15.TMIN</td></tr>

<tr><td>RXDATA31</td><td>output</td><td>TCELL21:OUT3.TMIN</td></tr>

<tr><td>RXDATA4</td><td>output</td><td>TCELL20:OUT1.TMIN</td></tr>

<tr><td>RXDATA5</td><td>output</td><td>TCELL20:OUT5.TMIN</td></tr>

<tr><td>RXDATA6</td><td>output</td><td>TCELL21:OUT1.TMIN</td></tr>

<tr><td>RXDATA7</td><td>output</td><td>TCELL21:OUT5.TMIN</td></tr>

<tr><td>RXDATA8</td><td>output</td><td>TCELL21:OUT4.TMIN</td></tr>

<tr><td>RXDATA9</td><td>output</td><td>TCELL21:OUT7.TMIN</td></tr>

<tr><td>RXDATAVALID</td><td>output</td><td>TCELL22:OUT4.TMIN</td></tr>

<tr><td>RXDEC8B10BUSE</td><td>input</td><td>TCELL21:IMUX.IMUX39.DELAY</td></tr>

<tr><td>RXDISPERR0</td><td>output</td><td>TCELL23:OUT4.TMIN</td></tr>

<tr><td>RXDISPERR1</td><td>output</td><td>TCELL23:OUT8.TMIN</td></tr>

<tr><td>RXDISPERR2</td><td>output</td><td>TCELL23:OUT0.TMIN</td></tr>

<tr><td>RXDISPERR3</td><td>output</td><td>TCELL23:OUT22.TMIN</td></tr>

<tr><td>RXDLYALIGNDISABLE</td><td>input</td><td>TCELL25:IMUX.IMUX14.DELAY</td></tr>

<tr><td>RXDLYALIGNFORCEROTATEB</td><td>input</td><td>TCELL23:IMUX.IMUX25.DELAY</td></tr>

<tr><td>RXDLYALIGNMONENB</td><td>input</td><td>TCELL23:IMUX.IMUX28.DELAY</td></tr>

<tr><td>RXDLYALIGNMONITOR0</td><td>output</td><td>TCELL25:OUT21.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR1</td><td>output</td><td>TCELL25:OUT15.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR2</td><td>output</td><td>TCELL25:OUT7.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR3</td><td>output</td><td>TCELL25:OUT20.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR4</td><td>output</td><td>TCELL25:OUT23.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR5</td><td>output</td><td>TCELL25:OUT19.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR6</td><td>output</td><td>TCELL25:OUT18.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR7</td><td>output</td><td>TCELL25:OUT0.TMIN</td></tr>

<tr><td>RXDLYALIGNOVERRIDE</td><td>input</td><td>TCELL25:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXDLYALIGNRESET</td><td>input</td><td>TCELL25:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXDLYALIGNSWPPRECURB</td><td>input</td><td>TCELL23:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXDLYALIGNTESTMODEENB</td><td>input</td><td>TCELL23:IMUX.IMUX12.DELAY</td></tr>

<tr><td>RXDLYALIGNUPDSW</td><td>input</td><td>TCELL25:IMUX.IMUX10.DELAY</td></tr>

<tr><td>RXELECIDLE</td><td>output</td><td>TCELL25:OUT3.TMIN</td></tr>

<tr><td>RXENCHANSYNC</td><td>input</td><td>TCELL21:IMUX.IMUX38.DELAY</td></tr>

<tr><td>RXENMCOMMAALIGN</td><td>input</td><td>TCELL21:IMUX.IMUX36.DELAY</td></tr>

<tr><td>RXENPCOMMAALIGN</td><td>input</td><td>TCELL21:IMUX.IMUX37.DELAY</td></tr>

<tr><td>RXENPMAPHASEALIGN</td><td>input</td><td>TCELL21:IMUX.IMUX35.DELAY</td></tr>

<tr><td>RXENPRBSTST0</td><td>input</td><td>TCELL21:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXENPRBSTST1</td><td>input</td><td>TCELL21:IMUX.IMUX34.DELAY</td></tr>

<tr><td>RXENPRBSTST2</td><td>input</td><td>TCELL21:IMUX.IMUX18.DELAY</td></tr>

<tr><td>RXENSAMPLEALIGN</td><td>input</td><td>TCELL21:IMUX.IMUX32.DELAY</td></tr>

<tr><td>RXEQMIX0</td><td>input</td><td>TCELL21:IMUX.IMUX14.DELAY</td></tr>

<tr><td>RXEQMIX1</td><td>input</td><td>TCELL21:IMUX.IMUX15.DELAY</td></tr>

<tr><td>RXEQMIX2</td><td>input</td><td>TCELL21:IMUX.IMUX30.DELAY</td></tr>

<tr><td>RXEQMIX3</td><td>input</td><td>TCELL21:IMUX.IMUX22.DELAY</td></tr>

<tr><td>RXEQMIX4</td><td>input</td><td>TCELL21:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXEQMIX5</td><td>input</td><td>TCELL21:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXEQMIX6</td><td>input</td><td>TCELL21:IMUX.IMUX28.DELAY</td></tr>

<tr><td>RXEQMIX7</td><td>input</td><td>TCELL21:IMUX.IMUX20.DELAY</td></tr>

<tr><td>RXEQMIX8</td><td>input</td><td>TCELL21:IMUX.IMUX27.DELAY</td></tr>

<tr><td>RXEQMIX9</td><td>input</td><td>TCELL21:IMUX.IMUX19.DELAY</td></tr>

<tr><td>RXGEARBOXSLIP</td><td>input</td><td>TCELL21:IMUX.IMUX12.DELAY</td></tr>

<tr><td>RXHEADER0</td><td>output</td><td>TCELL25:OUT10.TMIN</td></tr>

<tr><td>RXHEADER1</td><td>output</td><td>TCELL25:OUT16.TMIN</td></tr>

<tr><td>RXHEADER2</td><td>output</td><td>TCELL25:OUT17.TMIN</td></tr>

<tr><td>RXHEADERVALID</td><td>output</td><td>TCELL25:OUT11.TMIN</td></tr>

<tr><td>RXLOSSOFSYNC0</td><td>output</td><td>TCELL22:OUT0.TMIN</td></tr>

<tr><td>RXLOSSOFSYNC1</td><td>output</td><td>TCELL22:OUT22.TMIN</td></tr>

<tr><td>RXNOTINTABLE0</td><td>output</td><td>TCELL23:OUT11.TMIN</td></tr>

<tr><td>RXNOTINTABLE1</td><td>output</td><td>TCELL23:OUT7.TMIN</td></tr>

<tr><td>RXNOTINTABLE2</td><td>output</td><td>TCELL23:OUT15.TMIN</td></tr>

<tr><td>RXNOTINTABLE3</td><td>output</td><td>TCELL23:OUT3.TMIN</td></tr>

<tr><td>RXOVERSAMPLEERR</td><td>output</td><td>TCELL24:OUT22.TMIN</td></tr>

<tr><td>RXPLLLKDET</td><td>output</td><td>TCELL24:OUT5.TMIN</td></tr>

<tr><td>RXPLLLKDETEN</td><td>input</td><td>TCELL22:IMUX.IMUX20.DELAY</td></tr>

<tr><td>RXPLLPOWERDOWN</td><td>input</td><td>TCELL22:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXPLLREFSELDY0</td><td>input</td><td>TCELL23:IMUX.IMUX37.DELAY</td></tr>

<tr><td>RXPLLREFSELDY1</td><td>input</td><td>TCELL23:IMUX.IMUX22.DELAY</td></tr>

<tr><td>RXPLLREFSELDY2</td><td>input</td><td>TCELL23:IMUX.IMUX39.DELAY</td></tr>

<tr><td>RXPMASETPHASE</td><td>input</td><td>TCELL21:IMUX.IMUX11.DELAY</td></tr>

<tr><td>RXPOLARITY</td><td>input</td><td>TCELL21:IMUX.IMUX26.DELAY</td></tr>

<tr><td>RXPOWERDOWN0</td><td>input</td><td>TCELL24:IMUX.IMUX13.DELAY</td></tr>

<tr><td>RXPOWERDOWN1</td><td>input</td><td>TCELL24:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXPRBSERR</td><td>output</td><td>TCELL25:OUT2.TMIN</td></tr>

<tr><td>RXRATE0</td><td>input</td><td>TCELL26:IMUX.IMUX42.DELAY</td></tr>

<tr><td>RXRATE1</td><td>input</td><td>TCELL26:IMUX.IMUX41.DELAY</td></tr>

<tr><td>RXRATEDONE</td><td>output</td><td>TCELL26:OUT20.TMIN</td></tr>

<tr><td>RXRECCLKPCS</td><td>output</td><td>TCELL25:OUT5.TMIN</td></tr>

<tr><td>RXRESET</td><td>input</td><td>TCELL22:IMUX.CTRL1</td></tr>

<tr><td>RXRESETDONE</td><td>output</td><td>TCELL25:OUT22.TMIN</td></tr>

<tr><td>RXRUNDISP0</td><td>output</td><td>TCELL23:OUT9.TMIN</td></tr>

<tr><td>RXRUNDISP1</td><td>output</td><td>TCELL23:OUT5.TMIN</td></tr>

<tr><td>RXRUNDISP2</td><td>output</td><td>TCELL23:OUT19.TMIN</td></tr>

<tr><td>RXRUNDISP3</td><td>output</td><td>TCELL23:OUT1.TMIN</td></tr>

<tr><td>RXSLIDE</td><td>input</td><td>TCELL21:IMUX.IMUX9.DELAY</td></tr>

<tr><td>RXSTARTOFSEQ</td><td>output</td><td>TCELL25:OUT1.TMIN</td></tr>

<tr><td>RXSTATUS0</td><td>output</td><td>TCELL24:OUT14.TMIN</td></tr>

<tr><td>RXSTATUS1</td><td>output</td><td>TCELL24:OUT16.TMIN</td></tr>

<tr><td>RXSTATUS2</td><td>output</td><td>TCELL24:OUT13.TMIN</td></tr>

<tr><td>RXUSRCLK</td><td>input</td><td>TCELL22:IMUX.CLK0</td></tr>

<tr><td>RXUSRCLK2</td><td>input</td><td>TCELL22:IMUX.CLK1</td></tr>

<tr><td>RXVALID</td><td>output</td><td>TCELL25:OUT4.TMIN</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>TCELL24:IMUX.CLK1</td></tr>

<tr><td>SCANENB</td><td>input</td><td>TCELL20:IMUX.IMUX37.DELAY</td></tr>

<tr><td>SCANIN0</td><td>input</td><td>TCELL28:IMUX.IMUX33.DELAY</td></tr>

<tr><td>SCANIN1</td><td>input</td><td>TCELL28:IMUX.IMUX25.DELAY</td></tr>

<tr><td>SCANIN2</td><td>input</td><td>TCELL20:IMUX.IMUX38.DELAY</td></tr>

<tr><td>SCANIN3</td><td>input</td><td>TCELL20:IMUX.IMUX22.DELAY</td></tr>

<tr><td>SCANIN4</td><td>input</td><td>TCELL28:IMUX.IMUX9.DELAY</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>TCELL20:IMUX.IMUX29.DELAY</td></tr>

<tr><td>SCANOUT0</td><td>output</td><td>TCELL24:OUT18.TMIN</td></tr>

<tr><td>SCANOUT1</td><td>output</td><td>TCELL24:OUT4.TMIN</td></tr>

<tr><td>SCANOUT2</td><td>output</td><td>TCELL20:OUT23.TMIN</td></tr>

<tr><td>SCANOUT3</td><td>output</td><td>TCELL20:OUT13.TMIN</td></tr>

<tr><td>SCANOUT4</td><td>output</td><td>TCELL20:OUT8.TMIN</td></tr>

<tr><td>TSTCLK0</td><td>input</td><td>TCELL23:IMUX.CLK1</td></tr>

<tr><td>TSTCLK1</td><td>input</td><td>TCELL25:IMUX.CLK1</td></tr>

<tr><td>TSTIN0</td><td>input</td><td>TCELL20:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TSTIN1</td><td>input</td><td>TCELL20:IMUX.IMUX14.DELAY</td></tr>

<tr><td>TSTIN10</td><td>input</td><td>TCELL20:IMUX.IMUX31.DELAY</td></tr>

<tr><td>TSTIN11</td><td>input</td><td>TCELL20:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TSTIN12</td><td>input</td><td>TCELL20:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TSTIN13</td><td>input</td><td>TCELL20:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TSTIN14</td><td>input</td><td>TCELL20:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TSTIN15</td><td>input</td><td>TCELL20:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TSTIN16</td><td>input</td><td>TCELL20:IMUX.IMUX40.DELAY</td></tr>

<tr><td>TSTIN17</td><td>input</td><td>TCELL20:IMUX.IMUX0.DELAY</td></tr>

<tr><td>TSTIN18</td><td>input</td><td>TCELL20:IMUX.IMUX1.DELAY</td></tr>

<tr><td>TSTIN19</td><td>input</td><td>TCELL20:IMUX.IMUX41.DELAY</td></tr>

<tr><td>TSTIN2</td><td>input</td><td>TCELL20:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TSTIN3</td><td>input</td><td>TCELL20:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TSTIN4</td><td>input</td><td>TCELL20:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TSTIN5</td><td>input</td><td>TCELL20:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TSTIN6</td><td>input</td><td>TCELL20:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TSTIN7</td><td>input</td><td>TCELL20:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TSTIN8</td><td>input</td><td>TCELL20:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TSTIN9</td><td>input</td><td>TCELL20:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TSTOUT0</td><td>output</td><td>TCELL21:OUT21.TMIN</td></tr>

<tr><td>TSTOUT1</td><td>output</td><td>TCELL21:OUT17.TMIN</td></tr>

<tr><td>TSTOUT2</td><td>output</td><td>TCELL21:OUT10.TMIN</td></tr>

<tr><td>TSTOUT3</td><td>output</td><td>TCELL21:OUT20.TMIN</td></tr>

<tr><td>TSTOUT4</td><td>output</td><td>TCELL21:OUT14.TMIN</td></tr>

<tr><td>TSTOUT5</td><td>output</td><td>TCELL21:OUT23.TMIN</td></tr>

<tr><td>TSTOUT6</td><td>output</td><td>TCELL21:OUT13.TMIN</td></tr>

<tr><td>TSTOUT7</td><td>output</td><td>TCELL21:OUT19.TMIN</td></tr>

<tr><td>TSTOUT8</td><td>output</td><td>TCELL21:OUT8.TMIN</td></tr>

<tr><td>TSTOUT9</td><td>output</td><td>TCELL21:OUT12.TMIN</td></tr>

<tr><td>TSTPWRDN0</td><td>input</td><td>TCELL20:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TSTPWRDN1</td><td>input</td><td>TCELL20:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TSTPWRDN2</td><td>input</td><td>TCELL20:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TSTPWRDN3</td><td>input</td><td>TCELL20:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TSTPWRDN4</td><td>input</td><td>TCELL20:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TSTPWRDNOVRD</td><td>input</td><td>TCELL20:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL0</td><td>input</td><td>TCELL23:IMUX.IMUX0.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL1</td><td>input</td><td>TCELL23:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL2</td><td>input</td><td>TCELL23:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXBUFSTATUS0</td><td>output</td><td>TCELL27:OUT5.TMIN</td></tr>

<tr><td>TXBUFSTATUS1</td><td>output</td><td>TCELL27:OUT17.TMIN</td></tr>

<tr><td>TXBYPASS8B10B0</td><td>input</td><td>TCELL25:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXBYPASS8B10B1</td><td>input</td><td>TCELL25:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXBYPASS8B10B2</td><td>input</td><td>TCELL25:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXBYPASS8B10B3</td><td>input</td><td>TCELL25:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXCHARDISPMODE0</td><td>input</td><td>TCELL25:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXCHARDISPMODE1</td><td>input</td><td>TCELL25:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXCHARDISPMODE2</td><td>input</td><td>TCELL25:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXCHARDISPMODE3</td><td>input</td><td>TCELL25:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXCHARDISPVAL0</td><td>input</td><td>TCELL25:IMUX.IMUX44.DELAY</td></tr>

<tr><td>TXCHARDISPVAL1</td><td>input</td><td>TCELL25:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXCHARDISPVAL2</td><td>input</td><td>TCELL25:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXCHARDISPVAL3</td><td>input</td><td>TCELL25:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXCHARISK0</td><td>input</td><td>TCELL25:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXCHARISK1</td><td>input</td><td>TCELL25:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXCHARISK2</td><td>input</td><td>TCELL25:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXCHARISK3</td><td>input</td><td>TCELL25:IMUX.IMUX23.DELAY</td></tr>

<tr><td>TXCOMINIT</td><td>input</td><td>TCELL27:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXCOMSAS</td><td>input</td><td>TCELL27:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXCOMWAKE</td><td>input</td><td>TCELL27:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TXDATA0</td><td>input</td><td>TCELL28:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXDATA1</td><td>input</td><td>TCELL28:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXDATA10</td><td>input</td><td>TCELL27:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDATA11</td><td>input</td><td>TCELL27:IMUX.IMUX40.DELAY</td></tr>

<tr><td>TXDATA12</td><td>input</td><td>TCELL26:IMUX.IMUX3.DELAY</td></tr>

<tr><td>TXDATA13</td><td>input</td><td>TCELL26:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDATA14</td><td>input</td><td>TCELL26:IMUX.IMUX5.DELAY</td></tr>

<tr><td>TXDATA15</td><td>input</td><td>TCELL26:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDATA16</td><td>input</td><td>TCELL28:IMUX.IMUX31.DELAY</td></tr>

<tr><td>TXDATA17</td><td>input</td><td>TCELL28:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDATA18</td><td>input</td><td>TCELL28:IMUX.IMUX29.DELAY</td></tr>

<tr><td>TXDATA19</td><td>input</td><td>TCELL28:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXDATA2</td><td>input</td><td>TCELL28:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXDATA20</td><td>input</td><td>TCELL27:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXDATA21</td><td>input</td><td>TCELL27:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXDATA22</td><td>input</td><td>TCELL27:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TXDATA23</td><td>input</td><td>TCELL27:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TXDATA24</td><td>input</td><td>TCELL28:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXDATA25</td><td>input</td><td>TCELL28:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXDATA26</td><td>input</td><td>TCELL28:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXDATA27</td><td>input</td><td>TCELL28:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXDATA28</td><td>input</td><td>TCELL27:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXDATA29</td><td>input</td><td>TCELL27:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXDATA3</td><td>input</td><td>TCELL28:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXDATA30</td><td>input</td><td>TCELL27:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TXDATA31</td><td>input</td><td>TCELL27:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXDATA4</td><td>input</td><td>TCELL28:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXDATA5</td><td>input</td><td>TCELL28:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXDATA6</td><td>input</td><td>TCELL27:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXDATA7</td><td>input</td><td>TCELL27:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXDATA8</td><td>input</td><td>TCELL27:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXDATA9</td><td>input</td><td>TCELL27:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXDEEMPH</td><td>input</td><td>TCELL23:IMUX.IMUX3.DELAY</td></tr>

<tr><td>TXDETECTRX</td><td>input</td><td>TCELL24:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXDIFFCTRL0</td><td>input</td><td>TCELL23:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXDIFFCTRL1</td><td>input</td><td>TCELL23:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXDIFFCTRL2</td><td>input</td><td>TCELL23:IMUX.IMUX5.DELAY</td></tr>

<tr><td>TXDIFFCTRL3</td><td>input</td><td>TCELL23:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDLYALIGNDISABLE</td><td>input</td><td>TCELL25:IMUX.IMUX46.DELAY</td></tr>

<tr><td>TXDLYALIGNFORCEROTATEB</td><td>input</td><td>TCELL27:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXDLYALIGNMONENB</td><td>input</td><td>TCELL27:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXDLYALIGNMONITOR0</td><td>output</td><td>TCELL27:OUT21.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR1</td><td>output</td><td>TCELL27:OUT16.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR2</td><td>output</td><td>TCELL27:OUT4.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR3</td><td>output</td><td>TCELL27:OUT20.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR4</td><td>output</td><td>TCELL27:OUT23.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR5</td><td>output</td><td>TCELL27:OUT19.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR6</td><td>output</td><td>TCELL27:OUT18.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR7</td><td>output</td><td>TCELL27:OUT0.TMIN</td></tr>

<tr><td>TXDLYALIGNOVERRIDE</td><td>input</td><td>TCELL25:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TXDLYALIGNRESET</td><td>input</td><td>TCELL25:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDLYALIGNTESTMODEENB</td><td>input</td><td>TCELL27:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDLYALIGNUPDSW</td><td>input</td><td>TCELL25:IMUX.IMUX2.DELAY</td></tr>

<tr><td>TXELECIDLE</td><td>input</td><td>TCELL24:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXENC8B10BUSE</td><td>input</td><td>TCELL27:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXENPMAPHASEALIGN</td><td>input</td><td>TCELL28:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXENPRBSTST0</td><td>input</td><td>TCELL26:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXENPRBSTST1</td><td>input</td><td>TCELL26:IMUX.IMUX23.DELAY</td></tr>

<tr><td>TXENPRBSTST2</td><td>input</td><td>TCELL26:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXGEARBOXREADY</td><td>output</td><td>TCELL26:OUT4.TMIN</td></tr>

<tr><td>TXHEADER0</td><td>input</td><td>TCELL25:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TXHEADER1</td><td>input</td><td>TCELL25:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TXHEADER2</td><td>input</td><td>TCELL25:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXINHIBIT</td><td>input</td><td>TCELL25:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXKERR0</td><td>output</td><td>TCELL27:OUT14.TMIN</td></tr>

<tr><td>TXKERR1</td><td>output</td><td>TCELL27:OUT10.TMIN</td></tr>

<tr><td>TXKERR2</td><td>output</td><td>TCELL27:OUT11.TMIN</td></tr>

<tr><td>TXKERR3</td><td>output</td><td>TCELL27:OUT15.TMIN</td></tr>

<tr><td>TXMARGIN0</td><td>input</td><td>TCELL24:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXMARGIN1</td><td>input</td><td>TCELL24:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXMARGIN2</td><td>input</td><td>TCELL25:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXOUTCLKPCS</td><td>output</td><td>TCELL26:OUT8.TMIN</td></tr>

<tr><td>TXPDOWNASYNCH</td><td>input</td><td>TCELL28:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXPLLLKDET</td><td>output</td><td>TCELL28:OUT5.TMIN</td></tr>

<tr><td>TXPLLLKDETEN</td><td>input</td><td>TCELL27:IMUX.IMUX12.DELAY</td></tr>

<tr><td>TXPLLPOWERDOWN</td><td>input</td><td>TCELL27:IMUX.IMUX29.DELAY</td></tr>

<tr><td>TXPLLREFSELDY0</td><td>input</td><td>TCELL27:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXPLLREFSELDY1</td><td>input</td><td>TCELL27:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXPLLREFSELDY2</td><td>input</td><td>TCELL27:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXPMASETPHASE</td><td>input</td><td>TCELL25:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXPOLARITY</td><td>input</td><td>TCELL25:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS0</td><td>input</td><td>TCELL28:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS1</td><td>input</td><td>TCELL28:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS2</td><td>input</td><td>TCELL28:IMUX.IMUX12.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS3</td><td>input</td><td>TCELL28:IMUX.IMUX20.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS4</td><td>input</td><td>TCELL28:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXPOWERDOWN0</td><td>input</td><td>TCELL24:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXPOWERDOWN1</td><td>input</td><td>TCELL24:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXPRBSFORCEERR</td><td>input</td><td>TCELL28:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXPREEMPHASIS0</td><td>input</td><td>TCELL23:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXPREEMPHASIS1</td><td>input</td><td>TCELL23:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXPREEMPHASIS2</td><td>input</td><td>TCELL23:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXPREEMPHASIS3</td><td>input</td><td>TCELL23:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXRATE0</td><td>input</td><td>TCELL26:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXRATE1</td><td>input</td><td>TCELL26:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TXRATEDONE</td><td>output</td><td>TCELL26:OUT23.TMIN</td></tr>

<tr><td>TXRESET</td><td>input</td><td>TCELL26:IMUX.CTRL0</td></tr>

<tr><td>TXRESETDONE</td><td>output</td><td>TCELL27:OUT22.TMIN</td></tr>

<tr><td>TXRUNDISP0</td><td>output</td><td>TCELL28:OUT14.TMIN</td></tr>

<tr><td>TXRUNDISP1</td><td>output</td><td>TCELL28:OUT10.TMIN</td></tr>

<tr><td>TXRUNDISP2</td><td>output</td><td>TCELL28:OUT11.TMIN</td></tr>

<tr><td>TXRUNDISP3</td><td>output</td><td>TCELL28:OUT15.TMIN</td></tr>

<tr><td>TXSEQUENCE0</td><td>input</td><td>TCELL26:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXSEQUENCE1</td><td>input</td><td>TCELL26:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXSEQUENCE2</td><td>input</td><td>TCELL26:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXSEQUENCE3</td><td>input</td><td>TCELL26:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TXSEQUENCE4</td><td>input</td><td>TCELL26:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TXSEQUENCE5</td><td>input</td><td>TCELL26:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXSEQUENCE6</td><td>input</td><td>TCELL26:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXSTARTSEQ</td><td>input</td><td>TCELL27:IMUX.IMUX14.DELAY</td></tr>

<tr><td>TXSWING</td><td>input</td><td>TCELL23:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXUSRCLK</td><td>input</td><td>TCELL26:IMUX.CLK0</td></tr>

<tr><td>TXUSRCLK2</td><td>input</td><td>TCELL26:IMUX.CLK1</td></tr>

<tr><td>USRCODEERR</td><td>input</td><td>TCELL22:IMUX.IMUX14.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gtx3"><a class="header" href="#bel-gtx3">Bel GTX3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel GTX3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKTESTSIG0</td><td>input</td><td>TCELL32:IMUX.IMUX19.DELAY</td></tr>

<tr><td>CLKTESTSIG1</td><td>input</td><td>TCELL32:IMUX.IMUX18.DELAY</td></tr>

<tr><td>COMFINISH</td><td>output</td><td>TCELL38:OUT18.TMIN</td></tr>

<tr><td>COMINITDET</td><td>output</td><td>TCELL32:OUT20.TMIN</td></tr>

<tr><td>COMSASDET</td><td>output</td><td>TCELL32:OUT19.TMIN</td></tr>

<tr><td>COMWAKEDET</td><td>output</td><td>TCELL32:OUT23.TMIN</td></tr>

<tr><td>DADDR0</td><td>input</td><td>TCELL39:IMUX.IMUX32.DELAY</td></tr>

<tr><td>DADDR1</td><td>input</td><td>TCELL39:IMUX.IMUX33.DELAY</td></tr>

<tr><td>DADDR2</td><td>input</td><td>TCELL39:IMUX.IMUX34.DELAY</td></tr>

<tr><td>DADDR3</td><td>input</td><td>TCELL39:IMUX.IMUX35.DELAY</td></tr>

<tr><td>DADDR4</td><td>input</td><td>TCELL39:IMUX.IMUX36.DELAY</td></tr>

<tr><td>DADDR5</td><td>input</td><td>TCELL39:IMUX.IMUX37.DELAY</td></tr>

<tr><td>DADDR6</td><td>input</td><td>TCELL39:IMUX.IMUX38.DELAY</td></tr>

<tr><td>DADDR7</td><td>input</td><td>TCELL39:IMUX.IMUX39.DELAY</td></tr>

<tr><td>DCLK</td><td>input</td><td>TCELL39:IMUX.CLK0</td></tr>

<tr><td>DEN</td><td>input</td><td>TCELL38:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DFECLKDLYADJ0</td><td>input</td><td>TCELL34:IMUX.IMUX35.DELAY</td></tr>

<tr><td>DFECLKDLYADJ1</td><td>input</td><td>TCELL34:IMUX.IMUX19.DELAY</td></tr>

<tr><td>DFECLKDLYADJ2</td><td>input</td><td>TCELL34:IMUX.IMUX18.DELAY</td></tr>

<tr><td>DFECLKDLYADJ3</td><td>input</td><td>TCELL34:IMUX.IMUX33.DELAY</td></tr>

<tr><td>DFECLKDLYADJ4</td><td>input</td><td>TCELL34:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DFECLKDLYADJ5</td><td>input</td><td>TCELL34:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DFECLKDLYADJMON0</td><td>output</td><td>TCELL36:OUT5.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON1</td><td>output</td><td>TCELL36:OUT1.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON2</td><td>output</td><td>TCELL36:OUT2.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON3</td><td>output</td><td>TCELL36:OUT6.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON4</td><td>output</td><td>TCELL36:OUT7.TMIN</td></tr>

<tr><td>DFECLKDLYADJMON5</td><td>output</td><td>TCELL36:OUT3.TMIN</td></tr>

<tr><td>DFEDLYOVRD</td><td>input</td><td>TCELL34:IMUX.IMUX29.DELAY</td></tr>

<tr><td>DFEEYEDACMON0</td><td>output</td><td>TCELL36:OUT13.TMIN</td></tr>

<tr><td>DFEEYEDACMON1</td><td>output</td><td>TCELL36:OUT14.TMIN</td></tr>

<tr><td>DFEEYEDACMON2</td><td>output</td><td>TCELL36:OUT10.TMIN</td></tr>

<tr><td>DFEEYEDACMON3</td><td>output</td><td>TCELL36:OUT11.TMIN</td></tr>

<tr><td>DFEEYEDACMON4</td><td>output</td><td>TCELL36:OUT15.TMIN</td></tr>

<tr><td>DFESENSCAL0</td><td>output</td><td>TCELL36:OUT19.TMIN</td></tr>

<tr><td>DFESENSCAL1</td><td>output</td><td>TCELL36:OUT18.TMIN</td></tr>

<tr><td>DFESENSCAL2</td><td>output</td><td>TCELL36:OUT22.TMIN</td></tr>

<tr><td>DFETAP10</td><td>input</td><td>TCELL34:IMUX.IMUX8.DELAY</td></tr>

<tr><td>DFETAP11</td><td>input</td><td>TCELL34:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DFETAP12</td><td>input</td><td>TCELL34:IMUX.IMUX14.DELAY</td></tr>

<tr><td>DFETAP13</td><td>input</td><td>TCELL34:IMUX.IMUX15.DELAY</td></tr>

<tr><td>DFETAP14</td><td>input</td><td>TCELL34:IMUX.IMUX38.DELAY</td></tr>

<tr><td>DFETAP1MONITOR0</td><td>output</td><td>TCELL38:OUT1.TMIN</td></tr>

<tr><td>DFETAP1MONITOR1</td><td>output</td><td>TCELL38:OUT2.TMIN</td></tr>

<tr><td>DFETAP1MONITOR2</td><td>output</td><td>TCELL38:OUT6.TMIN</td></tr>

<tr><td>DFETAP1MONITOR3</td><td>output</td><td>TCELL38:OUT7.TMIN</td></tr>

<tr><td>DFETAP1MONITOR4</td><td>output</td><td>TCELL38:OUT3.TMIN</td></tr>

<tr><td>DFETAP20</td><td>input</td><td>TCELL34:IMUX.IMUX24.DELAY</td></tr>

<tr><td>DFETAP21</td><td>input</td><td>TCELL34:IMUX.IMUX25.DELAY</td></tr>

<tr><td>DFETAP22</td><td>input</td><td>TCELL34:IMUX.IMUX30.DELAY</td></tr>

<tr><td>DFETAP23</td><td>input</td><td>TCELL34:IMUX.IMUX31.DELAY</td></tr>

<tr><td>DFETAP24</td><td>input</td><td>TCELL34:IMUX.IMUX39.DELAY</td></tr>

<tr><td>DFETAP2MONITOR0</td><td>output</td><td>TCELL37:OUT1.TMIN</td></tr>

<tr><td>DFETAP2MONITOR1</td><td>output</td><td>TCELL37:OUT2.TMIN</td></tr>

<tr><td>DFETAP2MONITOR2</td><td>output</td><td>TCELL37:OUT6.TMIN</td></tr>

<tr><td>DFETAP2MONITOR3</td><td>output</td><td>TCELL37:OUT7.TMIN</td></tr>

<tr><td>DFETAP2MONITOR4</td><td>output</td><td>TCELL37:OUT3.TMIN</td></tr>

<tr><td>DFETAP30</td><td>input</td><td>TCELL36:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DFETAP31</td><td>input</td><td>TCELL36:IMUX.IMUX9.DELAY</td></tr>

<tr><td>DFETAP32</td><td>input</td><td>TCELL36:IMUX.IMUX12.DELAY</td></tr>

<tr><td>DFETAP33</td><td>input</td><td>TCELL36:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DFETAP3MONITOR0</td><td>output</td><td>TCELL38:OUT12.TMIN</td></tr>

<tr><td>DFETAP3MONITOR1</td><td>output</td><td>TCELL38:OUT8.TMIN</td></tr>

<tr><td>DFETAP3MONITOR2</td><td>output</td><td>TCELL38:OUT9.TMIN</td></tr>

<tr><td>DFETAP3MONITOR3</td><td>output</td><td>TCELL38:OUT13.TMIN</td></tr>

<tr><td>DFETAP40</td><td>input</td><td>TCELL36:IMUX.IMUX26.DELAY</td></tr>

<tr><td>DFETAP41</td><td>input</td><td>TCELL36:IMUX.IMUX25.DELAY</td></tr>

<tr><td>DFETAP42</td><td>input</td><td>TCELL36:IMUX.IMUX28.DELAY</td></tr>

<tr><td>DFETAP43</td><td>input</td><td>TCELL36:IMUX.IMUX20.DELAY</td></tr>

<tr><td>DFETAP4MONITOR0</td><td>output</td><td>TCELL37:OUT12.TMIN</td></tr>

<tr><td>DFETAP4MONITOR1</td><td>output</td><td>TCELL37:OUT8.TMIN</td></tr>

<tr><td>DFETAP4MONITOR2</td><td>output</td><td>TCELL37:OUT9.TMIN</td></tr>

<tr><td>DFETAP4MONITOR3</td><td>output</td><td>TCELL37:OUT13.TMIN</td></tr>

<tr><td>DFETAPOVRD</td><td>input</td><td>TCELL34:IMUX.IMUX37.DELAY</td></tr>

<tr><td>DI0</td><td>input</td><td>TCELL39:IMUX.IMUX8.DELAY</td></tr>

<tr><td>DI1</td><td>input</td><td>TCELL39:IMUX.IMUX9.DELAY</td></tr>

<tr><td>DI10</td><td>input</td><td>TCELL39:IMUX.IMUX18.DELAY</td></tr>

<tr><td>DI11</td><td>input</td><td>TCELL39:IMUX.IMUX19.DELAY</td></tr>

<tr><td>DI12</td><td>input</td><td>TCELL39:IMUX.IMUX20.DELAY</td></tr>

<tr><td>DI13</td><td>input</td><td>TCELL39:IMUX.IMUX21.DELAY</td></tr>

<tr><td>DI14</td><td>input</td><td>TCELL39:IMUX.IMUX22.DELAY</td></tr>

<tr><td>DI15</td><td>input</td><td>TCELL39:IMUX.IMUX23.DELAY</td></tr>

<tr><td>DI2</td><td>input</td><td>TCELL39:IMUX.IMUX10.DELAY</td></tr>

<tr><td>DI3</td><td>input</td><td>TCELL39:IMUX.IMUX11.DELAY</td></tr>

<tr><td>DI4</td><td>input</td><td>TCELL39:IMUX.IMUX12.DELAY</td></tr>

<tr><td>DI5</td><td>input</td><td>TCELL39:IMUX.IMUX13.DELAY</td></tr>

<tr><td>DI6</td><td>input</td><td>TCELL39:IMUX.IMUX14.DELAY</td></tr>

<tr><td>DI7</td><td>input</td><td>TCELL39:IMUX.IMUX15.DELAY</td></tr>

<tr><td>DI8</td><td>input</td><td>TCELL39:IMUX.IMUX16.DELAY</td></tr>

<tr><td>DI9</td><td>input</td><td>TCELL39:IMUX.IMUX17.DELAY</td></tr>

<tr><td>DRDY</td><td>output</td><td>TCELL38:OUT0.TMIN</td></tr>

<tr><td>DRPDO0</td><td>output</td><td>TCELL39:OUT3.TMIN</td></tr>

<tr><td>DRPDO1</td><td>output</td><td>TCELL39:OUT7.TMIN</td></tr>

<tr><td>DRPDO10</td><td>output</td><td>TCELL39:OUT10.TMIN</td></tr>

<tr><td>DRPDO11</td><td>output</td><td>TCELL39:OUT14.TMIN</td></tr>

<tr><td>DRPDO12</td><td>output</td><td>TCELL39:OUT13.TMIN</td></tr>

<tr><td>DRPDO13</td><td>output</td><td>TCELL39:OUT9.TMIN</td></tr>

<tr><td>DRPDO14</td><td>output</td><td>TCELL39:OUT8.TMIN</td></tr>

<tr><td>DRPDO15</td><td>output</td><td>TCELL39:OUT12.TMIN</td></tr>

<tr><td>DRPDO2</td><td>output</td><td>TCELL39:OUT6.TMIN</td></tr>

<tr><td>DRPDO3</td><td>output</td><td>TCELL39:OUT2.TMIN</td></tr>

<tr><td>DRPDO4</td><td>output</td><td>TCELL39:OUT1.TMIN</td></tr>

<tr><td>DRPDO5</td><td>output</td><td>TCELL39:OUT5.TMIN</td></tr>

<tr><td>DRPDO6</td><td>output</td><td>TCELL39:OUT4.TMIN</td></tr>

<tr><td>DRPDO7</td><td>output</td><td>TCELL39:OUT0.TMIN</td></tr>

<tr><td>DRPDO8</td><td>output</td><td>TCELL39:OUT15.TMIN</td></tr>

<tr><td>DRPDO9</td><td>output</td><td>TCELL39:OUT11.TMIN</td></tr>

<tr><td>DWE</td><td>input</td><td>TCELL38:IMUX.IMUX8.DELAY</td></tr>

<tr><td>GATERXELECIDLE</td><td>input</td><td>TCELL36:IMUX.IMUX32.DELAY</td></tr>

<tr><td>GREFCLKRX</td><td>input</td><td>TCELL33:IMUX.CLK0</td></tr>

<tr><td>GREFCLKTX</td><td>input</td><td>TCELL37:IMUX.CLK0</td></tr>

<tr><td>GTXRXRESET</td><td>input</td><td>TCELL31:IMUX.CTRL0</td></tr>

<tr><td>GTXTEST0</td><td>input</td><td>TCELL32:IMUX.IMUX39.DELAY</td></tr>

<tr><td>GTXTEST1</td><td>input</td><td>TCELL32:IMUX.IMUX38.DELAY</td></tr>

<tr><td>GTXTEST10</td><td>input</td><td>TCELL32:IMUX.IMUX29.DELAY</td></tr>

<tr><td>GTXTEST11</td><td>input</td><td>TCELL32:IMUX.IMUX28.DELAY</td></tr>

<tr><td>GTXTEST12</td><td>input</td><td>TCELL32:IMUX.IMUX27.DELAY</td></tr>

<tr><td>GTXTEST2</td><td>input</td><td>TCELL32:IMUX.IMUX37.DELAY</td></tr>

<tr><td>GTXTEST3</td><td>input</td><td>TCELL32:IMUX.IMUX36.DELAY</td></tr>

<tr><td>GTXTEST4</td><td>input</td><td>TCELL32:IMUX.IMUX35.DELAY</td></tr>

<tr><td>GTXTEST5</td><td>input</td><td>TCELL32:IMUX.IMUX34.DELAY</td></tr>

<tr><td>GTXTEST6</td><td>input</td><td>TCELL32:IMUX.IMUX33.DELAY</td></tr>

<tr><td>GTXTEST7</td><td>input</td><td>TCELL32:IMUX.IMUX32.DELAY</td></tr>

<tr><td>GTXTEST8</td><td>input</td><td>TCELL32:IMUX.IMUX31.DELAY</td></tr>

<tr><td>GTXTEST9</td><td>input</td><td>TCELL32:IMUX.IMUX30.DELAY</td></tr>

<tr><td>GTXTXRESET</td><td>input</td><td>TCELL36:IMUX.CTRL1</td></tr>

<tr><td>IGNORESIGDET</td><td>input</td><td>TCELL36:IMUX.IMUX37.DELAY</td></tr>

<tr><td>LOOPBACK0</td><td>input</td><td>TCELL33:IMUX.IMUX24.DELAY</td></tr>

<tr><td>LOOPBACK1</td><td>input</td><td>TCELL33:IMUX.IMUX11.DELAY</td></tr>

<tr><td>LOOPBACK2</td><td>input</td><td>TCELL33:IMUX.IMUX27.DELAY</td></tr>

<tr><td>MGTREFCLKFAB0</td><td>output</td><td>TCELL34:OUT0.TMIN</td></tr>

<tr><td>MGTREFCLKFAB1</td><td>output</td><td>TCELL34:OUT12.TMIN</td></tr>

<tr><td>PHYSTATUS</td><td>output</td><td>TCELL34:OUT8.TMIN</td></tr>

<tr><td>PLLRXRESET</td><td>input</td><td>TCELL33:IMUX.CTRL0</td></tr>

<tr><td>PLLTXRESET</td><td>input</td><td>TCELL35:IMUX.CTRL1</td></tr>

<tr><td>PRBSCNTRESET</td><td>input</td><td>TCELL30:IMUX.CTRL1</td></tr>

<tr><td>RXBUFRESET</td><td>input</td><td>TCELL32:IMUX.CTRL0</td></tr>

<tr><td>RXBUFSTATUS0</td><td>output</td><td>TCELL34:OUT6.TMIN</td></tr>

<tr><td>RXBUFSTATUS1</td><td>output</td><td>TCELL34:OUT7.TMIN</td></tr>

<tr><td>RXBUFSTATUS2</td><td>output</td><td>TCELL34:OUT3.TMIN</td></tr>

<tr><td>RXBUFWE</td><td>input</td><td>TCELL31:IMUX.IMUX24.DELAY</td></tr>

<tr><td>RXBYTEISALIGNED</td><td>output</td><td>TCELL32:OUT13.TMIN</td></tr>

<tr><td>RXBYTEREALIGN</td><td>output</td><td>TCELL32:OUT10.TMIN</td></tr>

<tr><td>RXCDRRESET</td><td>input</td><td>TCELL31:IMUX.CTRL1</td></tr>

<tr><td>RXCHANBONDSEQ</td><td>output</td><td>TCELL35:OUT14.TMIN</td></tr>

<tr><td>RXCHANISALIGNED</td><td>output</td><td>TCELL33:OUT13.TMIN</td></tr>

<tr><td>RXCHANREALIGN</td><td>output</td><td>TCELL32:OUT14.TMIN</td></tr>

<tr><td>RXCHARISCOMMA0</td><td>output</td><td>TCELL33:OUT14.TMIN</td></tr>

<tr><td>RXCHARISCOMMA1</td><td>output</td><td>TCELL33:OUT2.TMIN</td></tr>

<tr><td>RXCHARISCOMMA2</td><td>output</td><td>TCELL32:OUT8.TMIN</td></tr>

<tr><td>RXCHARISCOMMA3</td><td>output</td><td>TCELL32:OUT18.TMIN</td></tr>

<tr><td>RXCHARISK0</td><td>output</td><td>TCELL33:OUT16.TMIN</td></tr>

<tr><td>RXCHARISK1</td><td>output</td><td>TCELL32:OUT5.TMIN</td></tr>

<tr><td>RXCHARISK2</td><td>output</td><td>TCELL32:OUT15.TMIN</td></tr>

<tr><td>RXCHARISK3</td><td>output</td><td>TCELL32:OUT3.TMIN</td></tr>

<tr><td>RXCHBONDI0</td><td>input</td><td>TCELL33:IMUX.IMUX32.DELAY</td></tr>

<tr><td>RXCHBONDI1</td><td>input</td><td>TCELL33:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXCHBONDI2</td><td>input</td><td>TCELL33:IMUX.IMUX34.DELAY</td></tr>

<tr><td>RXCHBONDI3</td><td>input</td><td>TCELL33:IMUX.IMUX35.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL0</td><td>input</td><td>TCELL32:IMUX.IMUX10.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL1</td><td>input</td><td>TCELL32:IMUX.IMUX26.DELAY</td></tr>

<tr><td>RXCHBONDLEVEL2</td><td>input</td><td>TCELL32:IMUX.IMUX11.DELAY</td></tr>

<tr><td>RXCHBONDMASTER</td><td>input</td><td>TCELL32:IMUX.IMUX24.DELAY</td></tr>

<tr><td>RXCHBONDO0</td><td>output</td><td>TCELL34:OUT17.TMIN</td></tr>

<tr><td>RXCHBONDO1</td><td>output</td><td>TCELL34:OUT10.TMIN</td></tr>

<tr><td>RXCHBONDO2</td><td>output</td><td>TCELL34:OUT11.TMIN</td></tr>

<tr><td>RXCHBONDO3</td><td>output</td><td>TCELL34:OUT15.TMIN</td></tr>

<tr><td>RXCHBONDSLAVE</td><td>input</td><td>TCELL32:IMUX.IMUX8.DELAY</td></tr>

<tr><td>RXCLKCORCNT0</td><td>output</td><td>TCELL35:OUT8.TMIN</td></tr>

<tr><td>RXCLKCORCNT1</td><td>output</td><td>TCELL35:OUT9.TMIN</td></tr>

<tr><td>RXCLKCORCNT2</td><td>output</td><td>TCELL35:OUT6.TMIN</td></tr>

<tr><td>RXCOMMADET</td><td>output</td><td>TCELL35:OUT12.TMIN</td></tr>

<tr><td>RXCOMMADETUSE</td><td>input</td><td>TCELL33:IMUX.IMUX36.DELAY</td></tr>

<tr><td>RXDATA0</td><td>output</td><td>TCELL30:OUT4.TMIN</td></tr>

<tr><td>RXDATA1</td><td>output</td><td>TCELL30:OUT7.TMIN</td></tr>

<tr><td>RXDATA10</td><td>output</td><td>TCELL31:OUT6.TMIN</td></tr>

<tr><td>RXDATA11</td><td>output</td><td>TCELL31:OUT2.TMIN</td></tr>

<tr><td>RXDATA12</td><td>output</td><td>TCELL32:OUT7.TMIN</td></tr>

<tr><td>RXDATA13</td><td>output</td><td>TCELL32:OUT6.TMIN</td></tr>

<tr><td>RXDATA14</td><td>output</td><td>TCELL32:OUT2.TMIN</td></tr>

<tr><td>RXDATA15</td><td>output</td><td>TCELL32:OUT1.TMIN</td></tr>

<tr><td>RXDATA16</td><td>output</td><td>TCELL30:OUT15.TMIN</td></tr>

<tr><td>RXDATA17</td><td>output</td><td>TCELL30:OUT3.TMIN</td></tr>

<tr><td>RXDATA18</td><td>output</td><td>TCELL30:OUT0.TMIN</td></tr>

<tr><td>RXDATA19</td><td>output</td><td>TCELL30:OUT22.TMIN</td></tr>

<tr><td>RXDATA2</td><td>output</td><td>TCELL30:OUT6.TMIN</td></tr>

<tr><td>RXDATA20</td><td>output</td><td>TCELL30:OUT18.TMIN</td></tr>

<tr><td>RXDATA21</td><td>output</td><td>TCELL30:OUT17.TMIN</td></tr>

<tr><td>RXDATA22</td><td>output</td><td>TCELL30:OUT16.TMIN</td></tr>

<tr><td>RXDATA23</td><td>output</td><td>TCELL30:OUT20.TMIN</td></tr>

<tr><td>RXDATA24</td><td>output</td><td>TCELL31:OUT0.TMIN</td></tr>

<tr><td>RXDATA25</td><td>output</td><td>TCELL31:OUT22.TMIN</td></tr>

<tr><td>RXDATA26</td><td>output</td><td>TCELL31:OUT18.TMIN</td></tr>

<tr><td>RXDATA27</td><td>output</td><td>TCELL31:OUT9.TMIN</td></tr>

<tr><td>RXDATA28</td><td>output</td><td>TCELL31:OUT16.TMIN</td></tr>

<tr><td>RXDATA29</td><td>output</td><td>TCELL31:OUT11.TMIN</td></tr>

<tr><td>RXDATA3</td><td>output</td><td>TCELL30:OUT2.TMIN</td></tr>

<tr><td>RXDATA30</td><td>output</td><td>TCELL31:OUT15.TMIN</td></tr>

<tr><td>RXDATA31</td><td>output</td><td>TCELL31:OUT3.TMIN</td></tr>

<tr><td>RXDATA4</td><td>output</td><td>TCELL30:OUT1.TMIN</td></tr>

<tr><td>RXDATA5</td><td>output</td><td>TCELL30:OUT5.TMIN</td></tr>

<tr><td>RXDATA6</td><td>output</td><td>TCELL31:OUT1.TMIN</td></tr>

<tr><td>RXDATA7</td><td>output</td><td>TCELL31:OUT5.TMIN</td></tr>

<tr><td>RXDATA8</td><td>output</td><td>TCELL31:OUT4.TMIN</td></tr>

<tr><td>RXDATA9</td><td>output</td><td>TCELL31:OUT7.TMIN</td></tr>

<tr><td>RXDATAVALID</td><td>output</td><td>TCELL32:OUT4.TMIN</td></tr>

<tr><td>RXDEC8B10BUSE</td><td>input</td><td>TCELL31:IMUX.IMUX39.DELAY</td></tr>

<tr><td>RXDISPERR0</td><td>output</td><td>TCELL33:OUT4.TMIN</td></tr>

<tr><td>RXDISPERR1</td><td>output</td><td>TCELL33:OUT8.TMIN</td></tr>

<tr><td>RXDISPERR2</td><td>output</td><td>TCELL33:OUT0.TMIN</td></tr>

<tr><td>RXDISPERR3</td><td>output</td><td>TCELL33:OUT22.TMIN</td></tr>

<tr><td>RXDLYALIGNDISABLE</td><td>input</td><td>TCELL35:IMUX.IMUX14.DELAY</td></tr>

<tr><td>RXDLYALIGNFORCEROTATEB</td><td>input</td><td>TCELL33:IMUX.IMUX25.DELAY</td></tr>

<tr><td>RXDLYALIGNMONENB</td><td>input</td><td>TCELL33:IMUX.IMUX28.DELAY</td></tr>

<tr><td>RXDLYALIGNMONITOR0</td><td>output</td><td>TCELL35:OUT21.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR1</td><td>output</td><td>TCELL35:OUT15.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR2</td><td>output</td><td>TCELL35:OUT7.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR3</td><td>output</td><td>TCELL35:OUT20.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR4</td><td>output</td><td>TCELL35:OUT23.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR5</td><td>output</td><td>TCELL35:OUT19.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR6</td><td>output</td><td>TCELL35:OUT18.TMIN</td></tr>

<tr><td>RXDLYALIGNMONITOR7</td><td>output</td><td>TCELL35:OUT0.TMIN</td></tr>

<tr><td>RXDLYALIGNOVERRIDE</td><td>input</td><td>TCELL35:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXDLYALIGNRESET</td><td>input</td><td>TCELL35:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXDLYALIGNSWPPRECURB</td><td>input</td><td>TCELL33:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXDLYALIGNTESTMODEENB</td><td>input</td><td>TCELL33:IMUX.IMUX12.DELAY</td></tr>

<tr><td>RXDLYALIGNUPDSW</td><td>input</td><td>TCELL35:IMUX.IMUX10.DELAY</td></tr>

<tr><td>RXELECIDLE</td><td>output</td><td>TCELL35:OUT3.TMIN</td></tr>

<tr><td>RXENCHANSYNC</td><td>input</td><td>TCELL31:IMUX.IMUX38.DELAY</td></tr>

<tr><td>RXENMCOMMAALIGN</td><td>input</td><td>TCELL31:IMUX.IMUX36.DELAY</td></tr>

<tr><td>RXENPCOMMAALIGN</td><td>input</td><td>TCELL31:IMUX.IMUX37.DELAY</td></tr>

<tr><td>RXENPMAPHASEALIGN</td><td>input</td><td>TCELL31:IMUX.IMUX35.DELAY</td></tr>

<tr><td>RXENPRBSTST0</td><td>input</td><td>TCELL31:IMUX.IMUX33.DELAY</td></tr>

<tr><td>RXENPRBSTST1</td><td>input</td><td>TCELL31:IMUX.IMUX34.DELAY</td></tr>

<tr><td>RXENPRBSTST2</td><td>input</td><td>TCELL31:IMUX.IMUX18.DELAY</td></tr>

<tr><td>RXENSAMPLEALIGN</td><td>input</td><td>TCELL31:IMUX.IMUX32.DELAY</td></tr>

<tr><td>RXEQMIX0</td><td>input</td><td>TCELL31:IMUX.IMUX14.DELAY</td></tr>

<tr><td>RXEQMIX1</td><td>input</td><td>TCELL31:IMUX.IMUX15.DELAY</td></tr>

<tr><td>RXEQMIX2</td><td>input</td><td>TCELL31:IMUX.IMUX30.DELAY</td></tr>

<tr><td>RXEQMIX3</td><td>input</td><td>TCELL31:IMUX.IMUX22.DELAY</td></tr>

<tr><td>RXEQMIX4</td><td>input</td><td>TCELL31:IMUX.IMUX29.DELAY</td></tr>

<tr><td>RXEQMIX5</td><td>input</td><td>TCELL31:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXEQMIX6</td><td>input</td><td>TCELL31:IMUX.IMUX28.DELAY</td></tr>

<tr><td>RXEQMIX7</td><td>input</td><td>TCELL31:IMUX.IMUX20.DELAY</td></tr>

<tr><td>RXEQMIX8</td><td>input</td><td>TCELL31:IMUX.IMUX27.DELAY</td></tr>

<tr><td>RXEQMIX9</td><td>input</td><td>TCELL31:IMUX.IMUX19.DELAY</td></tr>

<tr><td>RXGEARBOXSLIP</td><td>input</td><td>TCELL31:IMUX.IMUX12.DELAY</td></tr>

<tr><td>RXHEADER0</td><td>output</td><td>TCELL35:OUT10.TMIN</td></tr>

<tr><td>RXHEADER1</td><td>output</td><td>TCELL35:OUT16.TMIN</td></tr>

<tr><td>RXHEADER2</td><td>output</td><td>TCELL35:OUT17.TMIN</td></tr>

<tr><td>RXHEADERVALID</td><td>output</td><td>TCELL35:OUT11.TMIN</td></tr>

<tr><td>RXLOSSOFSYNC0</td><td>output</td><td>TCELL32:OUT0.TMIN</td></tr>

<tr><td>RXLOSSOFSYNC1</td><td>output</td><td>TCELL32:OUT22.TMIN</td></tr>

<tr><td>RXNOTINTABLE0</td><td>output</td><td>TCELL33:OUT11.TMIN</td></tr>

<tr><td>RXNOTINTABLE1</td><td>output</td><td>TCELL33:OUT7.TMIN</td></tr>

<tr><td>RXNOTINTABLE2</td><td>output</td><td>TCELL33:OUT15.TMIN</td></tr>

<tr><td>RXNOTINTABLE3</td><td>output</td><td>TCELL33:OUT3.TMIN</td></tr>

<tr><td>RXOVERSAMPLEERR</td><td>output</td><td>TCELL34:OUT22.TMIN</td></tr>

<tr><td>RXPLLLKDET</td><td>output</td><td>TCELL34:OUT5.TMIN</td></tr>

<tr><td>RXPLLLKDETEN</td><td>input</td><td>TCELL32:IMUX.IMUX20.DELAY</td></tr>

<tr><td>RXPLLPOWERDOWN</td><td>input</td><td>TCELL32:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXPLLREFSELDY0</td><td>input</td><td>TCELL33:IMUX.IMUX37.DELAY</td></tr>

<tr><td>RXPLLREFSELDY1</td><td>input</td><td>TCELL33:IMUX.IMUX22.DELAY</td></tr>

<tr><td>RXPLLREFSELDY2</td><td>input</td><td>TCELL33:IMUX.IMUX39.DELAY</td></tr>

<tr><td>RXPMASETPHASE</td><td>input</td><td>TCELL31:IMUX.IMUX11.DELAY</td></tr>

<tr><td>RXPOLARITY</td><td>input</td><td>TCELL31:IMUX.IMUX26.DELAY</td></tr>

<tr><td>RXPOWERDOWN0</td><td>input</td><td>TCELL34:IMUX.IMUX13.DELAY</td></tr>

<tr><td>RXPOWERDOWN1</td><td>input</td><td>TCELL34:IMUX.IMUX21.DELAY</td></tr>

<tr><td>RXPRBSERR</td><td>output</td><td>TCELL35:OUT2.TMIN</td></tr>

<tr><td>RXRATE0</td><td>input</td><td>TCELL36:IMUX.IMUX42.DELAY</td></tr>

<tr><td>RXRATE1</td><td>input</td><td>TCELL36:IMUX.IMUX41.DELAY</td></tr>

<tr><td>RXRATEDONE</td><td>output</td><td>TCELL36:OUT20.TMIN</td></tr>

<tr><td>RXRECCLKPCS</td><td>output</td><td>TCELL35:OUT5.TMIN</td></tr>

<tr><td>RXRESET</td><td>input</td><td>TCELL32:IMUX.CTRL1</td></tr>

<tr><td>RXRESETDONE</td><td>output</td><td>TCELL35:OUT22.TMIN</td></tr>

<tr><td>RXRUNDISP0</td><td>output</td><td>TCELL33:OUT9.TMIN</td></tr>

<tr><td>RXRUNDISP1</td><td>output</td><td>TCELL33:OUT5.TMIN</td></tr>

<tr><td>RXRUNDISP2</td><td>output</td><td>TCELL33:OUT19.TMIN</td></tr>

<tr><td>RXRUNDISP3</td><td>output</td><td>TCELL33:OUT1.TMIN</td></tr>

<tr><td>RXSLIDE</td><td>input</td><td>TCELL31:IMUX.IMUX9.DELAY</td></tr>

<tr><td>RXSTARTOFSEQ</td><td>output</td><td>TCELL35:OUT1.TMIN</td></tr>

<tr><td>RXSTATUS0</td><td>output</td><td>TCELL34:OUT14.TMIN</td></tr>

<tr><td>RXSTATUS1</td><td>output</td><td>TCELL34:OUT16.TMIN</td></tr>

<tr><td>RXSTATUS2</td><td>output</td><td>TCELL34:OUT13.TMIN</td></tr>

<tr><td>RXUSRCLK</td><td>input</td><td>TCELL32:IMUX.CLK0</td></tr>

<tr><td>RXUSRCLK2</td><td>input</td><td>TCELL32:IMUX.CLK1</td></tr>

<tr><td>RXVALID</td><td>output</td><td>TCELL35:OUT4.TMIN</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>TCELL34:IMUX.CLK1</td></tr>

<tr><td>SCANENB</td><td>input</td><td>TCELL30:IMUX.IMUX37.DELAY</td></tr>

<tr><td>SCANIN0</td><td>input</td><td>TCELL38:IMUX.IMUX33.DELAY</td></tr>

<tr><td>SCANIN1</td><td>input</td><td>TCELL38:IMUX.IMUX25.DELAY</td></tr>

<tr><td>SCANIN2</td><td>input</td><td>TCELL30:IMUX.IMUX38.DELAY</td></tr>

<tr><td>SCANIN3</td><td>input</td><td>TCELL30:IMUX.IMUX22.DELAY</td></tr>

<tr><td>SCANIN4</td><td>input</td><td>TCELL38:IMUX.IMUX9.DELAY</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>TCELL30:IMUX.IMUX29.DELAY</td></tr>

<tr><td>SCANOUT0</td><td>output</td><td>TCELL34:OUT18.TMIN</td></tr>

<tr><td>SCANOUT1</td><td>output</td><td>TCELL34:OUT4.TMIN</td></tr>

<tr><td>SCANOUT2</td><td>output</td><td>TCELL30:OUT23.TMIN</td></tr>

<tr><td>SCANOUT3</td><td>output</td><td>TCELL30:OUT13.TMIN</td></tr>

<tr><td>SCANOUT4</td><td>output</td><td>TCELL30:OUT8.TMIN</td></tr>

<tr><td>TSTCLK0</td><td>input</td><td>TCELL33:IMUX.CLK1</td></tr>

<tr><td>TSTCLK1</td><td>input</td><td>TCELL35:IMUX.CLK1</td></tr>

<tr><td>TSTIN0</td><td>input</td><td>TCELL30:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TSTIN1</td><td>input</td><td>TCELL30:IMUX.IMUX14.DELAY</td></tr>

<tr><td>TSTIN10</td><td>input</td><td>TCELL30:IMUX.IMUX31.DELAY</td></tr>

<tr><td>TSTIN11</td><td>input</td><td>TCELL30:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TSTIN12</td><td>input</td><td>TCELL30:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TSTIN13</td><td>input</td><td>TCELL30:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TSTIN14</td><td>input</td><td>TCELL30:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TSTIN15</td><td>input</td><td>TCELL30:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TSTIN16</td><td>input</td><td>TCELL30:IMUX.IMUX40.DELAY</td></tr>

<tr><td>TSTIN17</td><td>input</td><td>TCELL30:IMUX.IMUX0.DELAY</td></tr>

<tr><td>TSTIN18</td><td>input</td><td>TCELL30:IMUX.IMUX1.DELAY</td></tr>

<tr><td>TSTIN19</td><td>input</td><td>TCELL30:IMUX.IMUX41.DELAY</td></tr>

<tr><td>TSTIN2</td><td>input</td><td>TCELL30:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TSTIN3</td><td>input</td><td>TCELL30:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TSTIN4</td><td>input</td><td>TCELL30:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TSTIN5</td><td>input</td><td>TCELL30:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TSTIN6</td><td>input</td><td>TCELL30:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TSTIN7</td><td>input</td><td>TCELL30:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TSTIN8</td><td>input</td><td>TCELL30:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TSTIN9</td><td>input</td><td>TCELL30:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TSTOUT0</td><td>output</td><td>TCELL31:OUT21.TMIN</td></tr>

<tr><td>TSTOUT1</td><td>output</td><td>TCELL31:OUT17.TMIN</td></tr>

<tr><td>TSTOUT2</td><td>output</td><td>TCELL31:OUT10.TMIN</td></tr>

<tr><td>TSTOUT3</td><td>output</td><td>TCELL31:OUT20.TMIN</td></tr>

<tr><td>TSTOUT4</td><td>output</td><td>TCELL31:OUT14.TMIN</td></tr>

<tr><td>TSTOUT5</td><td>output</td><td>TCELL31:OUT23.TMIN</td></tr>

<tr><td>TSTOUT6</td><td>output</td><td>TCELL31:OUT13.TMIN</td></tr>

<tr><td>TSTOUT7</td><td>output</td><td>TCELL31:OUT19.TMIN</td></tr>

<tr><td>TSTOUT8</td><td>output</td><td>TCELL31:OUT8.TMIN</td></tr>

<tr><td>TSTOUT9</td><td>output</td><td>TCELL31:OUT12.TMIN</td></tr>

<tr><td>TSTPWRDN0</td><td>input</td><td>TCELL30:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TSTPWRDN1</td><td>input</td><td>TCELL30:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TSTPWRDN2</td><td>input</td><td>TCELL30:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TSTPWRDN3</td><td>input</td><td>TCELL30:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TSTPWRDN4</td><td>input</td><td>TCELL30:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TSTPWRDNOVRD</td><td>input</td><td>TCELL30:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL0</td><td>input</td><td>TCELL33:IMUX.IMUX0.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL1</td><td>input</td><td>TCELL33:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TXBUFDIFFCTRL2</td><td>input</td><td>TCELL33:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXBUFSTATUS0</td><td>output</td><td>TCELL37:OUT5.TMIN</td></tr>

<tr><td>TXBUFSTATUS1</td><td>output</td><td>TCELL37:OUT17.TMIN</td></tr>

<tr><td>TXBYPASS8B10B0</td><td>input</td><td>TCELL35:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXBYPASS8B10B1</td><td>input</td><td>TCELL35:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXBYPASS8B10B2</td><td>input</td><td>TCELL35:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXBYPASS8B10B3</td><td>input</td><td>TCELL35:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXCHARDISPMODE0</td><td>input</td><td>TCELL35:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXCHARDISPMODE1</td><td>input</td><td>TCELL35:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXCHARDISPMODE2</td><td>input</td><td>TCELL35:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXCHARDISPMODE3</td><td>input</td><td>TCELL35:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXCHARDISPVAL0</td><td>input</td><td>TCELL35:IMUX.IMUX44.DELAY</td></tr>

<tr><td>TXCHARDISPVAL1</td><td>input</td><td>TCELL35:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXCHARDISPVAL2</td><td>input</td><td>TCELL35:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXCHARDISPVAL3</td><td>input</td><td>TCELL35:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXCHARISK0</td><td>input</td><td>TCELL35:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXCHARISK1</td><td>input</td><td>TCELL35:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXCHARISK2</td><td>input</td><td>TCELL35:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXCHARISK3</td><td>input</td><td>TCELL35:IMUX.IMUX23.DELAY</td></tr>

<tr><td>TXCOMINIT</td><td>input</td><td>TCELL37:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXCOMSAS</td><td>input</td><td>TCELL37:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXCOMWAKE</td><td>input</td><td>TCELL37:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TXDATA0</td><td>input</td><td>TCELL38:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXDATA1</td><td>input</td><td>TCELL38:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXDATA10</td><td>input</td><td>TCELL37:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDATA11</td><td>input</td><td>TCELL37:IMUX.IMUX40.DELAY</td></tr>

<tr><td>TXDATA12</td><td>input</td><td>TCELL36:IMUX.IMUX3.DELAY</td></tr>

<tr><td>TXDATA13</td><td>input</td><td>TCELL36:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDATA14</td><td>input</td><td>TCELL36:IMUX.IMUX5.DELAY</td></tr>

<tr><td>TXDATA15</td><td>input</td><td>TCELL36:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDATA16</td><td>input</td><td>TCELL38:IMUX.IMUX31.DELAY</td></tr>

<tr><td>TXDATA17</td><td>input</td><td>TCELL38:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDATA18</td><td>input</td><td>TCELL38:IMUX.IMUX29.DELAY</td></tr>

<tr><td>TXDATA19</td><td>input</td><td>TCELL38:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXDATA2</td><td>input</td><td>TCELL38:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXDATA20</td><td>input</td><td>TCELL37:IMUX.IMUX27.DELAY</td></tr>

<tr><td>TXDATA21</td><td>input</td><td>TCELL37:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXDATA22</td><td>input</td><td>TCELL37:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TXDATA23</td><td>input</td><td>TCELL37:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TXDATA24</td><td>input</td><td>TCELL38:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXDATA25</td><td>input</td><td>TCELL38:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXDATA26</td><td>input</td><td>TCELL38:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXDATA27</td><td>input</td><td>TCELL38:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXDATA28</td><td>input</td><td>TCELL37:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXDATA29</td><td>input</td><td>TCELL37:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXDATA3</td><td>input</td><td>TCELL38:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXDATA30</td><td>input</td><td>TCELL37:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TXDATA31</td><td>input</td><td>TCELL37:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXDATA4</td><td>input</td><td>TCELL38:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXDATA5</td><td>input</td><td>TCELL38:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXDATA6</td><td>input</td><td>TCELL37:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXDATA7</td><td>input</td><td>TCELL37:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXDATA8</td><td>input</td><td>TCELL37:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXDATA9</td><td>input</td><td>TCELL37:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXDEEMPH</td><td>input</td><td>TCELL33:IMUX.IMUX3.DELAY</td></tr>

<tr><td>TXDETECTRX</td><td>input</td><td>TCELL34:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXDIFFCTRL0</td><td>input</td><td>TCELL33:IMUX.IMUX21.DELAY</td></tr>

<tr><td>TXDIFFCTRL1</td><td>input</td><td>TCELL33:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXDIFFCTRL2</td><td>input</td><td>TCELL33:IMUX.IMUX5.DELAY</td></tr>

<tr><td>TXDIFFCTRL3</td><td>input</td><td>TCELL33:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDLYALIGNDISABLE</td><td>input</td><td>TCELL35:IMUX.IMUX46.DELAY</td></tr>

<tr><td>TXDLYALIGNFORCEROTATEB</td><td>input</td><td>TCELL37:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXDLYALIGNMONENB</td><td>input</td><td>TCELL37:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXDLYALIGNMONITOR0</td><td>output</td><td>TCELL37:OUT21.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR1</td><td>output</td><td>TCELL37:OUT16.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR2</td><td>output</td><td>TCELL37:OUT4.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR3</td><td>output</td><td>TCELL37:OUT20.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR4</td><td>output</td><td>TCELL37:OUT23.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR5</td><td>output</td><td>TCELL37:OUT19.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR6</td><td>output</td><td>TCELL37:OUT18.TMIN</td></tr>

<tr><td>TXDLYALIGNMONITOR7</td><td>output</td><td>TCELL37:OUT0.TMIN</td></tr>

<tr><td>TXDLYALIGNOVERRIDE</td><td>input</td><td>TCELL35:IMUX.IMUX25.DELAY</td></tr>

<tr><td>TXDLYALIGNRESET</td><td>input</td><td>TCELL35:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXDLYALIGNTESTMODEENB</td><td>input</td><td>TCELL37:IMUX.IMUX30.DELAY</td></tr>

<tr><td>TXDLYALIGNUPDSW</td><td>input</td><td>TCELL35:IMUX.IMUX2.DELAY</td></tr>

<tr><td>TXELECIDLE</td><td>input</td><td>TCELL34:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXENC8B10BUSE</td><td>input</td><td>TCELL37:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXENPMAPHASEALIGN</td><td>input</td><td>TCELL38:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXENPRBSTST0</td><td>input</td><td>TCELL36:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXENPRBSTST1</td><td>input</td><td>TCELL36:IMUX.IMUX23.DELAY</td></tr>

<tr><td>TXENPRBSTST2</td><td>input</td><td>TCELL36:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXGEARBOXREADY</td><td>output</td><td>TCELL36:OUT4.TMIN</td></tr>

<tr><td>TXHEADER0</td><td>input</td><td>TCELL35:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TXHEADER1</td><td>input</td><td>TCELL35:IMUX.IMUX16.DELAY</td></tr>

<tr><td>TXHEADER2</td><td>input</td><td>TCELL35:IMUX.IMUX32.DELAY</td></tr>

<tr><td>TXINHIBIT</td><td>input</td><td>TCELL35:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXKERR0</td><td>output</td><td>TCELL37:OUT14.TMIN</td></tr>

<tr><td>TXKERR1</td><td>output</td><td>TCELL37:OUT10.TMIN</td></tr>

<tr><td>TXKERR2</td><td>output</td><td>TCELL37:OUT11.TMIN</td></tr>

<tr><td>TXKERR3</td><td>output</td><td>TCELL37:OUT15.TMIN</td></tr>

<tr><td>TXMARGIN0</td><td>input</td><td>TCELL34:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXMARGIN1</td><td>input</td><td>TCELL34:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXMARGIN2</td><td>input</td><td>TCELL35:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXOUTCLKPCS</td><td>output</td><td>TCELL36:OUT8.TMIN</td></tr>

<tr><td>TXPDOWNASYNCH</td><td>input</td><td>TCELL38:IMUX.IMUX15.DELAY</td></tr>

<tr><td>TXPLLLKDET</td><td>output</td><td>TCELL38:OUT5.TMIN</td></tr>

<tr><td>TXPLLLKDETEN</td><td>input</td><td>TCELL37:IMUX.IMUX12.DELAY</td></tr>

<tr><td>TXPLLPOWERDOWN</td><td>input</td><td>TCELL37:IMUX.IMUX29.DELAY</td></tr>

<tr><td>TXPLLREFSELDY0</td><td>input</td><td>TCELL37:IMUX.IMUX37.DELAY</td></tr>

<tr><td>TXPLLREFSELDY1</td><td>input</td><td>TCELL37:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXPLLREFSELDY2</td><td>input</td><td>TCELL37:IMUX.IMUX39.DELAY</td></tr>

<tr><td>TXPMASETPHASE</td><td>input</td><td>TCELL35:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXPOLARITY</td><td>input</td><td>TCELL35:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS0</td><td>input</td><td>TCELL38:IMUX.IMUX10.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS1</td><td>input</td><td>TCELL38:IMUX.IMUX18.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS2</td><td>input</td><td>TCELL38:IMUX.IMUX12.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS3</td><td>input</td><td>TCELL38:IMUX.IMUX20.DELAY</td></tr>

<tr><td>TXPOSTEMPHASIS4</td><td>input</td><td>TCELL38:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXPOWERDOWN0</td><td>input</td><td>TCELL34:IMUX.IMUX28.DELAY</td></tr>

<tr><td>TXPOWERDOWN1</td><td>input</td><td>TCELL34:IMUX.IMUX36.DELAY</td></tr>

<tr><td>TXPRBSFORCEERR</td><td>input</td><td>TCELL38:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXPREEMPHASIS0</td><td>input</td><td>TCELL33:IMUX.IMUX26.DELAY</td></tr>

<tr><td>TXPREEMPHASIS1</td><td>input</td><td>TCELL33:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXPREEMPHASIS2</td><td>input</td><td>TCELL33:IMUX.IMUX17.DELAY</td></tr>

<tr><td>TXPREEMPHASIS3</td><td>input</td><td>TCELL33:IMUX.IMUX9.DELAY</td></tr>

<tr><td>TXRATE0</td><td>input</td><td>TCELL36:IMUX.IMUX34.DELAY</td></tr>

<tr><td>TXRATE1</td><td>input</td><td>TCELL36:IMUX.IMUX33.DELAY</td></tr>

<tr><td>TXRATEDONE</td><td>output</td><td>TCELL36:OUT23.TMIN</td></tr>

<tr><td>TXRESET</td><td>input</td><td>TCELL36:IMUX.CTRL0</td></tr>

<tr><td>TXRESETDONE</td><td>output</td><td>TCELL37:OUT22.TMIN</td></tr>

<tr><td>TXRUNDISP0</td><td>output</td><td>TCELL38:OUT14.TMIN</td></tr>

<tr><td>TXRUNDISP1</td><td>output</td><td>TCELL38:OUT10.TMIN</td></tr>

<tr><td>TXRUNDISP2</td><td>output</td><td>TCELL38:OUT11.TMIN</td></tr>

<tr><td>TXRUNDISP3</td><td>output</td><td>TCELL38:OUT15.TMIN</td></tr>

<tr><td>TXSEQUENCE0</td><td>input</td><td>TCELL36:IMUX.IMUX11.DELAY</td></tr>

<tr><td>TXSEQUENCE1</td><td>input</td><td>TCELL36:IMUX.IMUX19.DELAY</td></tr>

<tr><td>TXSEQUENCE2</td><td>input</td><td>TCELL36:IMUX.IMUX35.DELAY</td></tr>

<tr><td>TXSEQUENCE3</td><td>input</td><td>TCELL36:IMUX.IMUX8.DELAY</td></tr>

<tr><td>TXSEQUENCE4</td><td>input</td><td>TCELL36:IMUX.IMUX24.DELAY</td></tr>

<tr><td>TXSEQUENCE5</td><td>input</td><td>TCELL36:IMUX.IMUX22.DELAY</td></tr>

<tr><td>TXSEQUENCE6</td><td>input</td><td>TCELL36:IMUX.IMUX38.DELAY</td></tr>

<tr><td>TXSTARTSEQ</td><td>input</td><td>TCELL37:IMUX.IMUX14.DELAY</td></tr>

<tr><td>TXSWING</td><td>input</td><td>TCELL33:IMUX.IMUX13.DELAY</td></tr>

<tr><td>TXUSRCLK</td><td>input</td><td>TCELL36:IMUX.CLK0</td></tr>

<tr><td>TXUSRCLK2</td><td>input</td><td>TCELL36:IMUX.CLK1</td></tr>

<tr><td>USRCODEERR</td><td>input</td><td>TCELL32:IMUX.IMUX14.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufds0"><a class="header" href="#bel-bufds0">Bel BUFDS0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel BUFDS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEB</td><td>input</td><td>TCELL19:IMUX.IMUX31.DELAY</td></tr>

<tr><td>CLKTESTSIG_INT</td><td>input</td><td>TCELL12:IMUX.IMUX17.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufds1"><a class="header" href="#bel-bufds1">Bel BUFDS1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel BUFDS1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEB</td><td>input</td><td>TCELL19:IMUX.IMUX30.DELAY</td></tr>

<tr><td>CLKTESTSIG_INT</td><td>input</td><td>TCELL12:IMUX.IMUX16.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ipad_clkp0"><a class="header" href="#bel-ipad_clkp0">Bel IPAD_CLKP0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_CLKP0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_clkn0"><a class="header" href="#bel-ipad_clkn0">Bel IPAD_CLKN0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_CLKN0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_clkp1"><a class="header" href="#bel-ipad_clkp1">Bel IPAD_CLKP1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_CLKP1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_clkn1"><a class="header" href="#bel-ipad_clkn1">Bel IPAD_CLKN1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_CLKN1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_rxp0"><a class="header" href="#bel-ipad_rxp0">Bel IPAD_RXP0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_RXP0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_rxn0"><a class="header" href="#bel-ipad_rxn0">Bel IPAD_RXN0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_RXN0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_rxp1"><a class="header" href="#bel-ipad_rxp1">Bel IPAD_RXP1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_RXP1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_rxn1"><a class="header" href="#bel-ipad_rxn1">Bel IPAD_RXN1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_RXN1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_rxp2"><a class="header" href="#bel-ipad_rxp2">Bel IPAD_RXP2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_RXP2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_rxn2"><a class="header" href="#bel-ipad_rxn2">Bel IPAD_RXN2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_RXN2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_rxp3"><a class="header" href="#bel-ipad_rxp3">Bel IPAD_RXP3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_RXP3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_rxn3"><a class="header" href="#bel-ipad_rxn3">Bel IPAD_RXN3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel IPAD_RXN3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txp0"><a class="header" href="#bel-opad_txp0">Bel OPAD_TXP0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel OPAD_TXP0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txn0"><a class="header" href="#bel-opad_txn0">Bel OPAD_TXN0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel OPAD_TXN0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txp1"><a class="header" href="#bel-opad_txp1">Bel OPAD_TXP1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel OPAD_TXP1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txn1"><a class="header" href="#bel-opad_txn1">Bel OPAD_TXN1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel OPAD_TXN1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txp2"><a class="header" href="#bel-opad_txp2">Bel OPAD_TXP2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel OPAD_TXP2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txn2"><a class="header" href="#bel-opad_txn2">Bel OPAD_TXN2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel OPAD_TXN2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txp3"><a class="header" href="#bel-opad_txp3">Bel OPAD_TXP3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel OPAD_TXP3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txn3"><a class="header" href="#bel-opad_txn3">Bel OPAD_TXN3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel OPAD_TXN3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-hclk_gtx"><a class="header" href="#bel-hclk_gtx">Bel HCLK_GTX</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel HCLK_GTX</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.CTRL1</td><td>GTX0.PRBSCNTRESET</td></tr>

<tr><td>CELL0.IMUX.IMUX0.DELAY</td><td>GTX0.TSTIN17</td></tr>

<tr><td>CELL0.IMUX.IMUX1.DELAY</td><td>GTX0.TSTIN18</td></tr>

<tr><td>CELL0.IMUX.IMUX8.DELAY</td><td>GTX0.TSTIN9</td></tr>

<tr><td>CELL0.IMUX.IMUX9.DELAY</td><td>GTX0.TSTIN7</td></tr>

<tr><td>CELL0.IMUX.IMUX10.DELAY</td><td>GTX0.TSTIN5</td></tr>

<tr><td>CELL0.IMUX.IMUX11.DELAY</td><td>GTX0.TSTIN3</td></tr>

<tr><td>CELL0.IMUX.IMUX13.DELAY</td><td>GTX0.TSTIN12</td></tr>

<tr><td>CELL0.IMUX.IMUX14.DELAY</td><td>GTX0.TSTIN1</td></tr>

<tr><td>CELL0.IMUX.IMUX16.DELAY</td><td>GTX0.TSTIN15</td></tr>

<tr><td>CELL0.IMUX.IMUX17.DELAY</td><td>GTX0.TSTPWRDNOVRD</td></tr>

<tr><td>CELL0.IMUX.IMUX18.DELAY</td><td>GTX0.TSTPWRDN1</td></tr>

<tr><td>CELL0.IMUX.IMUX19.DELAY</td><td>GTX0.TSTPWRDN3</td></tr>

<tr><td>CELL0.IMUX.IMUX21.DELAY</td><td>GTX0.TSTIN11</td></tr>

<tr><td>CELL0.IMUX.IMUX22.DELAY</td><td>GTX0.SCANIN3</td></tr>

<tr><td>CELL0.IMUX.IMUX24.DELAY</td><td>GTX0.TSTIN8</td></tr>

<tr><td>CELL0.IMUX.IMUX25.DELAY</td><td>GTX0.TSTIN6</td></tr>

<tr><td>CELL0.IMUX.IMUX26.DELAY</td><td>GTX0.TSTIN4</td></tr>

<tr><td>CELL0.IMUX.IMUX27.DELAY</td><td>GTX0.TSTIN2</td></tr>

<tr><td>CELL0.IMUX.IMUX28.DELAY</td><td>GTX0.TSTIN13</td></tr>

<tr><td>CELL0.IMUX.IMUX29.DELAY</td><td>GTX0.SCANMODEB</td></tr>

<tr><td>CELL0.IMUX.IMUX30.DELAY</td><td>GTX0.TSTIN0</td></tr>

<tr><td>CELL0.IMUX.IMUX31.DELAY</td><td>GTX0.TSTIN10</td></tr>

<tr><td>CELL0.IMUX.IMUX32.DELAY</td><td>GTX0.TSTIN14</td></tr>

<tr><td>CELL0.IMUX.IMUX33.DELAY</td><td>GTX0.TSTPWRDN0</td></tr>

<tr><td>CELL0.IMUX.IMUX34.DELAY</td><td>GTX0.TSTPWRDN2</td></tr>

<tr><td>CELL0.IMUX.IMUX35.DELAY</td><td>GTX0.TSTPWRDN4</td></tr>

<tr><td>CELL0.IMUX.IMUX37.DELAY</td><td>GTX0.SCANENB</td></tr>

<tr><td>CELL0.IMUX.IMUX38.DELAY</td><td>GTX0.SCANIN2</td></tr>

<tr><td>CELL0.IMUX.IMUX40.DELAY</td><td>GTX0.TSTIN16</td></tr>

<tr><td>CELL0.IMUX.IMUX41.DELAY</td><td>GTX0.TSTIN19</td></tr>

<tr><td>CELL0.OUT0.TMIN</td><td>GTX0.RXDATA18</td></tr>

<tr><td>CELL0.OUT1.TMIN</td><td>GTX0.RXDATA4</td></tr>

<tr><td>CELL0.OUT2.TMIN</td><td>GTX0.RXDATA3</td></tr>

<tr><td>CELL0.OUT3.TMIN</td><td>GTX0.RXDATA17</td></tr>

<tr><td>CELL0.OUT4.TMIN</td><td>GTX0.RXDATA0</td></tr>

<tr><td>CELL0.OUT5.TMIN</td><td>GTX0.RXDATA5</td></tr>

<tr><td>CELL0.OUT6.TMIN</td><td>GTX0.RXDATA2</td></tr>

<tr><td>CELL0.OUT7.TMIN</td><td>GTX0.RXDATA1</td></tr>

<tr><td>CELL0.OUT8.TMIN</td><td>GTX0.SCANOUT4</td></tr>

<tr><td>CELL0.OUT13.TMIN</td><td>GTX0.SCANOUT3</td></tr>

<tr><td>CELL0.OUT15.TMIN</td><td>GTX0.RXDATA16</td></tr>

<tr><td>CELL0.OUT16.TMIN</td><td>GTX0.RXDATA22</td></tr>

<tr><td>CELL0.OUT17.TMIN</td><td>GTX0.RXDATA21</td></tr>

<tr><td>CELL0.OUT18.TMIN</td><td>GTX0.RXDATA20</td></tr>

<tr><td>CELL0.OUT20.TMIN</td><td>GTX0.RXDATA23</td></tr>

<tr><td>CELL0.OUT22.TMIN</td><td>GTX0.RXDATA19</td></tr>

<tr><td>CELL0.OUT23.TMIN</td><td>GTX0.SCANOUT2</td></tr>

<tr><td>CELL1.IMUX.CTRL0</td><td>GTX0.GTXRXRESET</td></tr>

<tr><td>CELL1.IMUX.CTRL1</td><td>GTX0.RXCDRRESET</td></tr>

<tr><td>CELL1.IMUX.IMUX9.DELAY</td><td>GTX0.RXSLIDE</td></tr>

<tr><td>CELL1.IMUX.IMUX11.DELAY</td><td>GTX0.RXPMASETPHASE</td></tr>

<tr><td>CELL1.IMUX.IMUX12.DELAY</td><td>GTX0.RXGEARBOXSLIP</td></tr>

<tr><td>CELL1.IMUX.IMUX14.DELAY</td><td>GTX0.RXEQMIX0</td></tr>

<tr><td>CELL1.IMUX.IMUX15.DELAY</td><td>GTX0.RXEQMIX1</td></tr>

<tr><td>CELL1.IMUX.IMUX18.DELAY</td><td>GTX0.RXENPRBSTST2</td></tr>

<tr><td>CELL1.IMUX.IMUX19.DELAY</td><td>GTX0.RXEQMIX9</td></tr>

<tr><td>CELL1.IMUX.IMUX20.DELAY</td><td>GTX0.RXEQMIX7</td></tr>

<tr><td>CELL1.IMUX.IMUX21.DELAY</td><td>GTX0.RXEQMIX5</td></tr>

<tr><td>CELL1.IMUX.IMUX22.DELAY</td><td>GTX0.RXEQMIX3</td></tr>

<tr><td>CELL1.IMUX.IMUX24.DELAY</td><td>GTX0.RXBUFWE</td></tr>

<tr><td>CELL1.IMUX.IMUX26.DELAY</td><td>GTX0.RXPOLARITY</td></tr>

<tr><td>CELL1.IMUX.IMUX27.DELAY</td><td>GTX0.RXEQMIX8</td></tr>

<tr><td>CELL1.IMUX.IMUX28.DELAY</td><td>GTX0.RXEQMIX6</td></tr>

<tr><td>CELL1.IMUX.IMUX29.DELAY</td><td>GTX0.RXEQMIX4</td></tr>

<tr><td>CELL1.IMUX.IMUX30.DELAY</td><td>GTX0.RXEQMIX2</td></tr>

<tr><td>CELL1.IMUX.IMUX32.DELAY</td><td>GTX0.RXENSAMPLEALIGN</td></tr>

<tr><td>CELL1.IMUX.IMUX33.DELAY</td><td>GTX0.RXENPRBSTST0</td></tr>

<tr><td>CELL1.IMUX.IMUX34.DELAY</td><td>GTX0.RXENPRBSTST1</td></tr>

<tr><td>CELL1.IMUX.IMUX35.DELAY</td><td>GTX0.RXENPMAPHASEALIGN</td></tr>

<tr><td>CELL1.IMUX.IMUX36.DELAY</td><td>GTX0.RXENMCOMMAALIGN</td></tr>

<tr><td>CELL1.IMUX.IMUX37.DELAY</td><td>GTX0.RXENPCOMMAALIGN</td></tr>

<tr><td>CELL1.IMUX.IMUX38.DELAY</td><td>GTX0.RXENCHANSYNC</td></tr>

<tr><td>CELL1.IMUX.IMUX39.DELAY</td><td>GTX0.RXDEC8B10BUSE</td></tr>

<tr><td>CELL1.OUT0.TMIN</td><td>GTX0.RXDATA24</td></tr>

<tr><td>CELL1.OUT1.TMIN</td><td>GTX0.RXDATA6</td></tr>

<tr><td>CELL1.OUT2.TMIN</td><td>GTX0.RXDATA11</td></tr>

<tr><td>CELL1.OUT3.TMIN</td><td>GTX0.RXDATA31</td></tr>

<tr><td>CELL1.OUT4.TMIN</td><td>GTX0.RXDATA8</td></tr>

<tr><td>CELL1.OUT5.TMIN</td><td>GTX0.RXDATA7</td></tr>

<tr><td>CELL1.OUT6.TMIN</td><td>GTX0.RXDATA10</td></tr>

<tr><td>CELL1.OUT7.TMIN</td><td>GTX0.RXDATA9</td></tr>

<tr><td>CELL1.OUT8.TMIN</td><td>GTX0.TSTOUT8</td></tr>

<tr><td>CELL1.OUT9.TMIN</td><td>GTX0.RXDATA27</td></tr>

<tr><td>CELL1.OUT10.TMIN</td><td>GTX0.TSTOUT2</td></tr>

<tr><td>CELL1.OUT11.TMIN</td><td>GTX0.RXDATA29</td></tr>

<tr><td>CELL1.OUT12.TMIN</td><td>GTX0.TSTOUT9</td></tr>

<tr><td>CELL1.OUT13.TMIN</td><td>GTX0.TSTOUT6</td></tr>

<tr><td>CELL1.OUT14.TMIN</td><td>GTX0.TSTOUT4</td></tr>

<tr><td>CELL1.OUT15.TMIN</td><td>GTX0.RXDATA30</td></tr>

<tr><td>CELL1.OUT16.TMIN</td><td>GTX0.RXDATA28</td></tr>

<tr><td>CELL1.OUT17.TMIN</td><td>GTX0.TSTOUT1</td></tr>

<tr><td>CELL1.OUT18.TMIN</td><td>GTX0.RXDATA26</td></tr>

<tr><td>CELL1.OUT19.TMIN</td><td>GTX0.TSTOUT7</td></tr>

<tr><td>CELL1.OUT20.TMIN</td><td>GTX0.TSTOUT3</td></tr>

<tr><td>CELL1.OUT21.TMIN</td><td>GTX0.TSTOUT0</td></tr>

<tr><td>CELL1.OUT22.TMIN</td><td>GTX0.RXDATA25</td></tr>

<tr><td>CELL1.OUT23.TMIN</td><td>GTX0.TSTOUT5</td></tr>

<tr><td>CELL2.IMUX.CLK0</td><td>GTX0.RXUSRCLK</td></tr>

<tr><td>CELL2.IMUX.CLK1</td><td>GTX0.RXUSRCLK2</td></tr>

<tr><td>CELL2.IMUX.CTRL0</td><td>GTX0.RXBUFRESET</td></tr>

<tr><td>CELL2.IMUX.CTRL1</td><td>GTX0.RXRESET</td></tr>

<tr><td>CELL2.IMUX.IMUX8.DELAY</td><td>GTX0.RXCHBONDSLAVE</td></tr>

<tr><td>CELL2.IMUX.IMUX10.DELAY</td><td>GTX0.RXCHBONDLEVEL0</td></tr>

<tr><td>CELL2.IMUX.IMUX11.DELAY</td><td>GTX0.RXCHBONDLEVEL2</td></tr>

<tr><td>CELL2.IMUX.IMUX14.DELAY</td><td>GTX0.USRCODEERR</td></tr>

<tr><td>CELL2.IMUX.IMUX18.DELAY</td><td>GTX0.CLKTESTSIG1</td></tr>

<tr><td>CELL2.IMUX.IMUX19.DELAY</td><td>GTX0.CLKTESTSIG0</td></tr>

<tr><td>CELL2.IMUX.IMUX20.DELAY</td><td>GTX0.RXPLLLKDETEN</td></tr>

<tr><td>CELL2.IMUX.IMUX21.DELAY</td><td>GTX0.RXPLLPOWERDOWN</td></tr>

<tr><td>CELL2.IMUX.IMUX24.DELAY</td><td>GTX0.RXCHBONDMASTER</td></tr>

<tr><td>CELL2.IMUX.IMUX26.DELAY</td><td>GTX0.RXCHBONDLEVEL1</td></tr>

<tr><td>CELL2.IMUX.IMUX27.DELAY</td><td>GTX0.GTXTEST12</td></tr>

<tr><td>CELL2.IMUX.IMUX28.DELAY</td><td>GTX0.GTXTEST11</td></tr>

<tr><td>CELL2.IMUX.IMUX29.DELAY</td><td>GTX0.GTXTEST10</td></tr>

<tr><td>CELL2.IMUX.IMUX30.DELAY</td><td>GTX0.GTXTEST9</td></tr>

<tr><td>CELL2.IMUX.IMUX31.DELAY</td><td>GTX0.GTXTEST8</td></tr>

<tr><td>CELL2.IMUX.IMUX32.DELAY</td><td>GTX0.GTXTEST7</td></tr>

<tr><td>CELL2.IMUX.IMUX33.DELAY</td><td>GTX0.GTXTEST6</td></tr>

<tr><td>CELL2.IMUX.IMUX34.DELAY</td><td>GTX0.GTXTEST5</td></tr>

<tr><td>CELL2.IMUX.IMUX35.DELAY</td><td>GTX0.GTXTEST4</td></tr>

<tr><td>CELL2.IMUX.IMUX36.DELAY</td><td>GTX0.GTXTEST3</td></tr>

<tr><td>CELL2.IMUX.IMUX37.DELAY</td><td>GTX0.GTXTEST2</td></tr>

<tr><td>CELL2.IMUX.IMUX38.DELAY</td><td>GTX0.GTXTEST1</td></tr>

<tr><td>CELL2.IMUX.IMUX39.DELAY</td><td>GTX0.GTXTEST0</td></tr>

<tr><td>CELL2.OUT0.TMIN</td><td>GTX0.RXLOSSOFSYNC0</td></tr>

<tr><td>CELL2.OUT1.TMIN</td><td>GTX0.RXDATA15</td></tr>

<tr><td>CELL2.OUT2.TMIN</td><td>GTX0.RXDATA14</td></tr>

<tr><td>CELL2.OUT3.TMIN</td><td>GTX0.RXCHARISK3</td></tr>

<tr><td>CELL2.OUT4.TMIN</td><td>GTX0.RXDATAVALID</td></tr>

<tr><td>CELL2.OUT5.TMIN</td><td>GTX0.RXCHARISK1</td></tr>

<tr><td>CELL2.OUT6.TMIN</td><td>GTX0.RXDATA13</td></tr>

<tr><td>CELL2.OUT7.TMIN</td><td>GTX0.RXDATA12</td></tr>

<tr><td>CELL2.OUT8.TMIN</td><td>GTX0.RXCHARISCOMMA2</td></tr>

<tr><td>CELL2.OUT10.TMIN</td><td>GTX0.RXBYTEREALIGN</td></tr>

<tr><td>CELL2.OUT13.TMIN</td><td>GTX0.RXBYTEISALIGNED</td></tr>

<tr><td>CELL2.OUT14.TMIN</td><td>GTX0.RXCHANREALIGN</td></tr>

<tr><td>CELL2.OUT15.TMIN</td><td>GTX0.RXCHARISK2</td></tr>

<tr><td>CELL2.OUT18.TMIN</td><td>GTX0.RXCHARISCOMMA3</td></tr>

<tr><td>CELL2.OUT19.TMIN</td><td>GTX0.COMSASDET</td></tr>

<tr><td>CELL2.OUT20.TMIN</td><td>GTX0.COMINITDET</td></tr>

<tr><td>CELL2.OUT22.TMIN</td><td>GTX0.RXLOSSOFSYNC1</td></tr>

<tr><td>CELL2.OUT23.TMIN</td><td>GTX0.COMWAKEDET</td></tr>

<tr><td>CELL3.IMUX.CLK0</td><td>GTX0.GREFCLKRX</td></tr>

<tr><td>CELL3.IMUX.CLK1</td><td>GTX0.TSTCLK0</td></tr>

<tr><td>CELL3.IMUX.CTRL0</td><td>GTX0.PLLRXRESET</td></tr>

<tr><td>CELL3.IMUX.IMUX0.DELAY</td><td>GTX0.TXBUFDIFFCTRL0</td></tr>

<tr><td>CELL3.IMUX.IMUX3.DELAY</td><td>GTX0.TXDEEMPH</td></tr>

<tr><td>CELL3.IMUX.IMUX5.DELAY</td><td>GTX0.TXDIFFCTRL2</td></tr>

<tr><td>CELL3.IMUX.IMUX9.DELAY</td><td>GTX0.TXPREEMPHASIS3</td></tr>

<tr><td>CELL3.IMUX.IMUX11.DELAY</td><td>GTX0.LOOPBACK1</td></tr>

<tr><td>CELL3.IMUX.IMUX12.DELAY</td><td>GTX0.RXDLYALIGNTESTMODEENB</td></tr>

<tr><td>CELL3.IMUX.IMUX13.DELAY</td><td>GTX0.TXSWING</td></tr>

<tr><td>CELL3.IMUX.IMUX16.DELAY</td><td>GTX0.TXBUFDIFFCTRL1</td></tr>

<tr><td>CELL3.IMUX.IMUX17.DELAY</td><td>GTX0.TXPREEMPHASIS2</td></tr>

<tr><td>CELL3.IMUX.IMUX18.DELAY</td><td>GTX0.TXBUFDIFFCTRL2</td></tr>

<tr><td>CELL3.IMUX.IMUX19.DELAY</td><td>GTX0.TXPREEMPHASIS1</td></tr>

<tr><td>CELL3.IMUX.IMUX21.DELAY</td><td>GTX0.TXDIFFCTRL0</td></tr>

<tr><td>CELL3.IMUX.IMUX22.DELAY</td><td>GTX0.RXPLLREFSELDY1</td></tr>

<tr><td>CELL3.IMUX.IMUX24.DELAY</td><td>GTX0.LOOPBACK0</td></tr>

<tr><td>CELL3.IMUX.IMUX25.DELAY</td><td>GTX0.RXDLYALIGNFORCEROTATEB</td></tr>

<tr><td>CELL3.IMUX.IMUX26.DELAY</td><td>GTX0.TXPREEMPHASIS0</td></tr>

<tr><td>CELL3.IMUX.IMUX27.DELAY</td><td>GTX0.LOOPBACK2</td></tr>

<tr><td>CELL3.IMUX.IMUX28.DELAY</td><td>GTX0.RXDLYALIGNMONENB</td></tr>

<tr><td>CELL3.IMUX.IMUX29.DELAY</td><td>GTX0.RXDLYALIGNSWPPRECURB</td></tr>

<tr><td>CELL3.IMUX.IMUX30.DELAY</td><td>GTX0.TXDIFFCTRL3</td></tr>

<tr><td>CELL3.IMUX.IMUX32.DELAY</td><td>GTX0.RXCHBONDI0</td></tr>

<tr><td>CELL3.IMUX.IMUX33.DELAY</td><td>GTX0.RXCHBONDI1</td></tr>

<tr><td>CELL3.IMUX.IMUX34.DELAY</td><td>GTX0.RXCHBONDI2</td></tr>

<tr><td>CELL3.IMUX.IMUX35.DELAY</td><td>GTX0.RXCHBONDI3</td></tr>

<tr><td>CELL3.IMUX.IMUX36.DELAY</td><td>GTX0.RXCOMMADETUSE</td></tr>

<tr><td>CELL3.IMUX.IMUX37.DELAY</td><td>GTX0.RXPLLREFSELDY0</td></tr>

<tr><td>CELL3.IMUX.IMUX38.DELAY</td><td>GTX0.TXDIFFCTRL1</td></tr>

<tr><td>CELL3.IMUX.IMUX39.DELAY</td><td>GTX0.RXPLLREFSELDY2</td></tr>

<tr><td>CELL3.OUT0.TMIN</td><td>GTX0.RXDISPERR2</td></tr>

<tr><td>CELL3.OUT1.TMIN</td><td>GTX0.RXRUNDISP3</td></tr>

<tr><td>CELL3.OUT2.TMIN</td><td>GTX0.RXCHARISCOMMA1</td></tr>

<tr><td>CELL3.OUT3.TMIN</td><td>GTX0.RXNOTINTABLE3</td></tr>

<tr><td>CELL3.OUT4.TMIN</td><td>GTX0.RXDISPERR0</td></tr>

<tr><td>CELL3.OUT5.TMIN</td><td>GTX0.RXRUNDISP1</td></tr>

<tr><td>CELL3.OUT7.TMIN</td><td>GTX0.RXNOTINTABLE1</td></tr>

<tr><td>CELL3.OUT8.TMIN</td><td>GTX0.RXDISPERR1</td></tr>

<tr><td>CELL3.OUT9.TMIN</td><td>GTX0.RXRUNDISP0</td></tr>

<tr><td>CELL3.OUT11.TMIN</td><td>GTX0.RXNOTINTABLE0</td></tr>

<tr><td>CELL3.OUT13.TMIN</td><td>GTX0.RXCHANISALIGNED</td></tr>

<tr><td>CELL3.OUT14.TMIN</td><td>GTX0.RXCHARISCOMMA0</td></tr>

<tr><td>CELL3.OUT15.TMIN</td><td>GTX0.RXNOTINTABLE2</td></tr>

<tr><td>CELL3.OUT16.TMIN</td><td>GTX0.RXCHARISK0</td></tr>

<tr><td>CELL3.OUT19.TMIN</td><td>GTX0.RXRUNDISP2</td></tr>

<tr><td>CELL3.OUT22.TMIN</td><td>GTX0.RXDISPERR3</td></tr>

<tr><td>CELL4.IMUX.CLK1</td><td>GTX0.SCANCLK</td></tr>

<tr><td>CELL4.IMUX.IMUX8.DELAY</td><td>GTX0.DFETAP10</td></tr>

<tr><td>CELL4.IMUX.IMUX9.DELAY</td><td>GTX0.TXDETECTRX</td></tr>

<tr><td>CELL4.IMUX.IMUX10.DELAY</td><td>GTX0.DFETAP11</td></tr>

<tr><td>CELL4.IMUX.IMUX11.DELAY</td><td>GTX0.TXMARGIN0</td></tr>

<tr><td>CELL4.IMUX.IMUX13.DELAY</td><td>GTX0.RXPOWERDOWN0</td></tr>

<tr><td>CELL4.IMUX.IMUX14.DELAY</td><td>GTX0.DFETAP12</td></tr>

<tr><td>CELL4.IMUX.IMUX15.DELAY</td><td>GTX0.DFETAP13</td></tr>

<tr><td>CELL4.IMUX.IMUX16.DELAY</td><td>GTX0.DFECLKDLYADJ5</td></tr>

<tr><td>CELL4.IMUX.IMUX17.DELAY</td><td>GTX0.DFECLKDLYADJ4</td></tr>

<tr><td>CELL4.IMUX.IMUX18.DELAY</td><td>GTX0.DFECLKDLYADJ2</td></tr>

<tr><td>CELL4.IMUX.IMUX19.DELAY</td><td>GTX0.DFECLKDLYADJ1</td></tr>

<tr><td>CELL4.IMUX.IMUX21.DELAY</td><td>GTX0.RXPOWERDOWN1</td></tr>

<tr><td>CELL4.IMUX.IMUX24.DELAY</td><td>GTX0.DFETAP20</td></tr>

<tr><td>CELL4.IMUX.IMUX25.DELAY</td><td>GTX0.DFETAP21</td></tr>

<tr><td>CELL4.IMUX.IMUX26.DELAY</td><td>GTX0.TXMARGIN1</td></tr>

<tr><td>CELL4.IMUX.IMUX28.DELAY</td><td>GTX0.TXPOWERDOWN0</td></tr>

<tr><td>CELL4.IMUX.IMUX29.DELAY</td><td>GTX0.DFEDLYOVRD</td></tr>

<tr><td>CELL4.IMUX.IMUX30.DELAY</td><td>GTX0.DFETAP22</td></tr>

<tr><td>CELL4.IMUX.IMUX31.DELAY</td><td>GTX0.DFETAP23</td></tr>

<tr><td>CELL4.IMUX.IMUX32.DELAY</td><td>GTX0.TXELECIDLE</td></tr>

<tr><td>CELL4.IMUX.IMUX33.DELAY</td><td>GTX0.DFECLKDLYADJ3</td></tr>

<tr><td>CELL4.IMUX.IMUX35.DELAY</td><td>GTX0.DFECLKDLYADJ0</td></tr>

<tr><td>CELL4.IMUX.IMUX36.DELAY</td><td>GTX0.TXPOWERDOWN1</td></tr>

<tr><td>CELL4.IMUX.IMUX37.DELAY</td><td>GTX0.DFETAPOVRD</td></tr>

<tr><td>CELL4.IMUX.IMUX38.DELAY</td><td>GTX0.DFETAP14</td></tr>

<tr><td>CELL4.IMUX.IMUX39.DELAY</td><td>GTX0.DFETAP24</td></tr>

<tr><td>CELL4.OUT0.TMIN</td><td>GTX0.MGTREFCLKFAB0</td></tr>

<tr><td>CELL4.OUT3.TMIN</td><td>GTX0.RXBUFSTATUS2</td></tr>

<tr><td>CELL4.OUT4.TMIN</td><td>GTX0.SCANOUT1</td></tr>

<tr><td>CELL4.OUT5.TMIN</td><td>GTX0.RXPLLLKDET</td></tr>

<tr><td>CELL4.OUT6.TMIN</td><td>GTX0.RXBUFSTATUS0</td></tr>

<tr><td>CELL4.OUT7.TMIN</td><td>GTX0.RXBUFSTATUS1</td></tr>

<tr><td>CELL4.OUT8.TMIN</td><td>GTX0.PHYSTATUS</td></tr>

<tr><td>CELL4.OUT10.TMIN</td><td>GTX0.RXCHBONDO1</td></tr>

<tr><td>CELL4.OUT11.TMIN</td><td>GTX0.RXCHBONDO2</td></tr>

<tr><td>CELL4.OUT12.TMIN</td><td>GTX0.MGTREFCLKFAB1</td></tr>

<tr><td>CELL4.OUT13.TMIN</td><td>GTX0.RXSTATUS2</td></tr>

<tr><td>CELL4.OUT14.TMIN</td><td>GTX0.RXSTATUS0</td></tr>

<tr><td>CELL4.OUT15.TMIN</td><td>GTX0.RXCHBONDO3</td></tr>

<tr><td>CELL4.OUT16.TMIN</td><td>GTX0.RXSTATUS1</td></tr>

<tr><td>CELL4.OUT17.TMIN</td><td>GTX0.RXCHBONDO0</td></tr>

<tr><td>CELL4.OUT18.TMIN</td><td>GTX0.SCANOUT0</td></tr>

<tr><td>CELL4.OUT22.TMIN</td><td>GTX0.RXOVERSAMPLEERR</td></tr>

<tr><td>CELL5.IMUX.CLK1</td><td>GTX0.TSTCLK1</td></tr>

<tr><td>CELL5.IMUX.CTRL1</td><td>GTX0.PLLTXRESET</td></tr>

<tr><td>CELL5.IMUX.IMUX2.DELAY</td><td>GTX0.TXDLYALIGNUPDSW</td></tr>

<tr><td>CELL5.IMUX.IMUX8.DELAY</td><td>GTX0.TXHEADER0</td></tr>

<tr><td>CELL5.IMUX.IMUX9.DELAY</td><td>GTX0.TXPOLARITY</td></tr>

<tr><td>CELL5.IMUX.IMUX10.DELAY</td><td>GTX0.RXDLYALIGNUPDSW</td></tr>

<tr><td>CELL5.IMUX.IMUX11.DELAY</td><td>GTX0.TXBYPASS8B10B0</td></tr>

<tr><td>CELL5.IMUX.IMUX13.DELAY</td><td>GTX0.TXDLYALIGNRESET</td></tr>

<tr><td>CELL5.IMUX.IMUX14.DELAY</td><td>GTX0.RXDLYALIGNDISABLE</td></tr>

<tr><td>CELL5.IMUX.IMUX15.DELAY</td><td>GTX0.TXMARGIN2</td></tr>

<tr><td>CELL5.IMUX.IMUX16.DELAY</td><td>GTX0.TXHEADER1</td></tr>

<tr><td>CELL5.IMUX.IMUX17.DELAY</td><td>GTX0.TXINHIBIT</td></tr>

<tr><td>CELL5.IMUX.IMUX18.DELAY</td><td>GTX0.TXPMASETPHASE</td></tr>

<tr><td>CELL5.IMUX.IMUX19.DELAY</td><td>GTX0.TXBYPASS8B10B3</td></tr>

<tr><td>CELL5.IMUX.IMUX21.DELAY</td><td>GTX0.TXCHARDISPMODE3</td></tr>

<tr><td>CELL5.IMUX.IMUX22.DELAY</td><td>GTX0.TXCHARDISPVAL3</td></tr>

<tr><td>CELL5.IMUX.IMUX23.DELAY</td><td>GTX0.TXCHARISK3</td></tr>

<tr><td>CELL5.IMUX.IMUX25.DELAY</td><td>GTX0.TXDLYALIGNOVERRIDE</td></tr>

<tr><td>CELL5.IMUX.IMUX26.DELAY</td><td>GTX0.TXCHARISK0</td></tr>

<tr><td>CELL5.IMUX.IMUX27.DELAY</td><td>GTX0.TXBYPASS8B10B1</td></tr>

<tr><td>CELL5.IMUX.IMUX28.DELAY</td><td>GTX0.TXCHARDISPMODE1</td></tr>

<tr><td>CELL5.IMUX.IMUX29.DELAY</td><td>GTX0.RXDLYALIGNRESET</td></tr>

<tr><td>CELL5.IMUX.IMUX30.DELAY</td><td>GTX0.TXCHARDISPVAL1</td></tr>

<tr><td>CELL5.IMUX.IMUX32.DELAY</td><td>GTX0.TXHEADER2</td></tr>

<tr><td>CELL5.IMUX.IMUX33.DELAY</td><td>GTX0.RXDLYALIGNOVERRIDE</td></tr>

<tr><td>CELL5.IMUX.IMUX34.DELAY</td><td>GTX0.TXCHARDISPMODE0</td></tr>

<tr><td>CELL5.IMUX.IMUX35.DELAY</td><td>GTX0.TXBYPASS8B10B2</td></tr>

<tr><td>CELL5.IMUX.IMUX36.DELAY</td><td>GTX0.TXCHARISK1</td></tr>

<tr><td>CELL5.IMUX.IMUX37.DELAY</td><td>GTX0.TXCHARDISPMODE2</td></tr>

<tr><td>CELL5.IMUX.IMUX38.DELAY</td><td>GTX0.TXCHARDISPVAL2</td></tr>

<tr><td>CELL5.IMUX.IMUX39.DELAY</td><td>GTX0.TXCHARISK2</td></tr>

<tr><td>CELL5.IMUX.IMUX44.DELAY</td><td>GTX0.TXCHARDISPVAL0</td></tr>

<tr><td>CELL5.IMUX.IMUX46.DELAY</td><td>GTX0.TXDLYALIGNDISABLE</td></tr>

<tr><td>CELL5.OUT0.TMIN</td><td>GTX0.RXDLYALIGNMONITOR7</td></tr>

<tr><td>CELL5.OUT1.TMIN</td><td>GTX0.RXSTARTOFSEQ</td></tr>

<tr><td>CELL5.OUT2.TMIN</td><td>GTX0.RXPRBSERR</td></tr>

<tr><td>CELL5.OUT3.TMIN</td><td>GTX0.RXELECIDLE</td></tr>

<tr><td>CELL5.OUT4.TMIN</td><td>GTX0.RXVALID</td></tr>

<tr><td>CELL5.OUT5.TMIN</td><td>GTX0.RXRECCLKPCS</td></tr>

<tr><td>CELL5.OUT6.TMIN</td><td>GTX0.RXCLKCORCNT2</td></tr>

<tr><td>CELL5.OUT7.TMIN</td><td>GTX0.RXDLYALIGNMONITOR2</td></tr>

<tr><td>CELL5.OUT8.TMIN</td><td>GTX0.RXCLKCORCNT0</td></tr>

<tr><td>CELL5.OUT9.TMIN</td><td>GTX0.RXCLKCORCNT1</td></tr>

<tr><td>CELL5.OUT10.TMIN</td><td>GTX0.RXHEADER0</td></tr>

<tr><td>CELL5.OUT11.TMIN</td><td>GTX0.RXHEADERVALID</td></tr>

<tr><td>CELL5.OUT12.TMIN</td><td>GTX0.RXCOMMADET</td></tr>

<tr><td>CELL5.OUT14.TMIN</td><td>GTX0.RXCHANBONDSEQ</td></tr>

<tr><td>CELL5.OUT15.TMIN</td><td>GTX0.RXDLYALIGNMONITOR1</td></tr>

<tr><td>CELL5.OUT16.TMIN</td><td>GTX0.RXHEADER1</td></tr>

<tr><td>CELL5.OUT17.TMIN</td><td>GTX0.RXHEADER2</td></tr>

<tr><td>CELL5.OUT18.TMIN</td><td>GTX0.RXDLYALIGNMONITOR6</td></tr>

<tr><td>CELL5.OUT19.TMIN</td><td>GTX0.RXDLYALIGNMONITOR5</td></tr>

<tr><td>CELL5.OUT20.TMIN</td><td>GTX0.RXDLYALIGNMONITOR3</td></tr>

<tr><td>CELL5.OUT21.TMIN</td><td>GTX0.RXDLYALIGNMONITOR0</td></tr>

<tr><td>CELL5.OUT22.TMIN</td><td>GTX0.RXRESETDONE</td></tr>

<tr><td>CELL5.OUT23.TMIN</td><td>GTX0.RXDLYALIGNMONITOR4</td></tr>

<tr><td>CELL6.IMUX.CLK0</td><td>GTX0.TXUSRCLK</td></tr>

<tr><td>CELL6.IMUX.CLK1</td><td>GTX0.TXUSRCLK2</td></tr>

<tr><td>CELL6.IMUX.CTRL0</td><td>GTX0.TXRESET</td></tr>

<tr><td>CELL6.IMUX.CTRL1</td><td>GTX0.GTXTXRESET</td></tr>

<tr><td>CELL6.IMUX.IMUX3.DELAY</td><td>GTX0.TXDATA12</td></tr>

<tr><td>CELL6.IMUX.IMUX5.DELAY</td><td>GTX0.TXDATA14</td></tr>

<tr><td>CELL6.IMUX.IMUX8.DELAY</td><td>GTX0.TXSEQUENCE3</td></tr>

<tr><td>CELL6.IMUX.IMUX9.DELAY</td><td>GTX0.DFETAP31</td></tr>

<tr><td>CELL6.IMUX.IMUX10.DELAY</td><td>GTX0.DFETAP30</td></tr>

<tr><td>CELL6.IMUX.IMUX11.DELAY</td><td>GTX0.TXSEQUENCE0</td></tr>

<tr><td>CELL6.IMUX.IMUX12.DELAY</td><td>GTX0.DFETAP32</td></tr>

<tr><td>CELL6.IMUX.IMUX13.DELAY</td><td>GTX0.TXDATA15</td></tr>

<tr><td>CELL6.IMUX.IMUX15.DELAY</td><td>GTX0.TXENPRBSTST2</td></tr>

<tr><td>CELL6.IMUX.IMUX17.DELAY</td><td>GTX0.DFETAP33</td></tr>

<tr><td>CELL6.IMUX.IMUX19.DELAY</td><td>GTX0.TXSEQUENCE1</td></tr>

<tr><td>CELL6.IMUX.IMUX20.DELAY</td><td>GTX0.DFETAP43</td></tr>

<tr><td>CELL6.IMUX.IMUX22.DELAY</td><td>GTX0.TXSEQUENCE5</td></tr>

<tr><td>CELL6.IMUX.IMUX23.DELAY</td><td>GTX0.TXENPRBSTST1</td></tr>

<tr><td>CELL6.IMUX.IMUX24.DELAY</td><td>GTX0.TXSEQUENCE4</td></tr>

<tr><td>CELL6.IMUX.IMUX25.DELAY</td><td>GTX0.DFETAP41</td></tr>

<tr><td>CELL6.IMUX.IMUX26.DELAY</td><td>GTX0.DFETAP40</td></tr>

<tr><td>CELL6.IMUX.IMUX28.DELAY</td><td>GTX0.DFETAP42</td></tr>

<tr><td>CELL6.IMUX.IMUX30.DELAY</td><td>GTX0.TXDATA13</td></tr>

<tr><td>CELL6.IMUX.IMUX32.DELAY</td><td>GTX0.GATERXELECIDLE</td></tr>

<tr><td>CELL6.IMUX.IMUX33.DELAY</td><td>GTX0.TXRATE1</td></tr>

<tr><td>CELL6.IMUX.IMUX34.DELAY</td><td>GTX0.TXRATE0</td></tr>

<tr><td>CELL6.IMUX.IMUX35.DELAY</td><td>GTX0.TXSEQUENCE2</td></tr>

<tr><td>CELL6.IMUX.IMUX37.DELAY</td><td>GTX0.IGNORESIGDET</td></tr>

<tr><td>CELL6.IMUX.IMUX38.DELAY</td><td>GTX0.TXSEQUENCE6</td></tr>

<tr><td>CELL6.IMUX.IMUX39.DELAY</td><td>GTX0.TXENPRBSTST0</td></tr>

<tr><td>CELL6.IMUX.IMUX41.DELAY</td><td>GTX0.RXRATE1</td></tr>

<tr><td>CELL6.IMUX.IMUX42.DELAY</td><td>GTX0.RXRATE0</td></tr>

<tr><td>CELL6.OUT1.TMIN</td><td>GTX0.DFECLKDLYADJMON1</td></tr>

<tr><td>CELL6.OUT2.TMIN</td><td>GTX0.DFECLKDLYADJMON2</td></tr>

<tr><td>CELL6.OUT3.TMIN</td><td>GTX0.DFECLKDLYADJMON5</td></tr>

<tr><td>CELL6.OUT4.TMIN</td><td>GTX0.TXGEARBOXREADY</td></tr>

<tr><td>CELL6.OUT5.TMIN</td><td>GTX0.DFECLKDLYADJMON0</td></tr>

<tr><td>CELL6.OUT6.TMIN</td><td>GTX0.DFECLKDLYADJMON3</td></tr>

<tr><td>CELL6.OUT7.TMIN</td><td>GTX0.DFECLKDLYADJMON4</td></tr>

<tr><td>CELL6.OUT8.TMIN</td><td>GTX0.TXOUTCLKPCS</td></tr>

<tr><td>CELL6.OUT10.TMIN</td><td>GTX0.DFEEYEDACMON2</td></tr>

<tr><td>CELL6.OUT11.TMIN</td><td>GTX0.DFEEYEDACMON3</td></tr>

<tr><td>CELL6.OUT13.TMIN</td><td>GTX0.DFEEYEDACMON0</td></tr>

<tr><td>CELL6.OUT14.TMIN</td><td>GTX0.DFEEYEDACMON1</td></tr>

<tr><td>CELL6.OUT15.TMIN</td><td>GTX0.DFEEYEDACMON4</td></tr>

<tr><td>CELL6.OUT18.TMIN</td><td>GTX0.DFESENSCAL1</td></tr>

<tr><td>CELL6.OUT19.TMIN</td><td>GTX0.DFESENSCAL0</td></tr>

<tr><td>CELL6.OUT20.TMIN</td><td>GTX0.RXRATEDONE</td></tr>

<tr><td>CELL6.OUT22.TMIN</td><td>GTX0.DFESENSCAL2</td></tr>

<tr><td>CELL6.OUT23.TMIN</td><td>GTX0.TXRATEDONE</td></tr>

<tr><td>CELL7.IMUX.CLK0</td><td>GTX0.GREFCLKTX</td></tr>

<tr><td>CELL7.IMUX.IMUX9.DELAY</td><td>GTX0.TXDLYALIGNFORCEROTATEB</td></tr>

<tr><td>CELL7.IMUX.IMUX10.DELAY</td><td>GTX0.TXCOMWAKE</td></tr>

<tr><td>CELL7.IMUX.IMUX11.DELAY</td><td>GTX0.TXDLYALIGNMONENB</td></tr>

<tr><td>CELL7.IMUX.IMUX12.DELAY</td><td>GTX0.TXPLLLKDETEN</td></tr>

<tr><td>CELL7.IMUX.IMUX13.DELAY</td><td>GTX0.TXDATA10</td></tr>

<tr><td>CELL7.IMUX.IMUX14.DELAY</td><td>GTX0.TXSTARTSEQ</td></tr>

<tr><td>CELL7.IMUX.IMUX15.DELAY</td><td>GTX0.TXDATA8</td></tr>

<tr><td>CELL7.IMUX.IMUX18.DELAY</td><td>GTX0.TXCOMINIT</td></tr>

<tr><td>CELL7.IMUX.IMUX19.DELAY</td><td>GTX0.TXCOMSAS</td></tr>

<tr><td>CELL7.IMUX.IMUX21.DELAY</td><td>GTX0.TXDATA9</td></tr>

<tr><td>CELL7.IMUX.IMUX22.DELAY</td><td>GTX0.TXENC8B10BUSE</td></tr>

<tr><td>CELL7.IMUX.IMUX24.DELAY</td><td>GTX0.TXDATA23</td></tr>

<tr><td>CELL7.IMUX.IMUX25.DELAY</td><td>GTX0.TXDATA22</td></tr>

<tr><td>CELL7.IMUX.IMUX26.DELAY</td><td>GTX0.TXDATA7</td></tr>

<tr><td>CELL7.IMUX.IMUX27.DELAY</td><td>GTX0.TXDATA20</td></tr>

<tr><td>CELL7.IMUX.IMUX28.DELAY</td><td>GTX0.TXDATA21</td></tr>

<tr><td>CELL7.IMUX.IMUX29.DELAY</td><td>GTX0.TXPLLPOWERDOWN</td></tr>

<tr><td>CELL7.IMUX.IMUX30.DELAY</td><td>GTX0.TXDLYALIGNTESTMODEENB</td></tr>

<tr><td>CELL7.IMUX.IMUX32.DELAY</td><td>GTX0.TXDATA31</td></tr>

<tr><td>CELL7.IMUX.IMUX33.DELAY</td><td>GTX0.TXDATA30</td></tr>

<tr><td>CELL7.IMUX.IMUX34.DELAY</td><td>GTX0.TXDATA6</td></tr>

<tr><td>CELL7.IMUX.IMUX35.DELAY</td><td>GTX0.TXDATA28</td></tr>

<tr><td>CELL7.IMUX.IMUX36.DELAY</td><td>GTX0.TXDATA29</td></tr>

<tr><td>CELL7.IMUX.IMUX37.DELAY</td><td>GTX0.TXPLLREFSELDY0</td></tr>

<tr><td>CELL7.IMUX.IMUX38.DELAY</td><td>GTX0.TXPLLREFSELDY1</td></tr>

<tr><td>CELL7.IMUX.IMUX39.DELAY</td><td>GTX0.TXPLLREFSELDY2</td></tr>

<tr><td>CELL7.IMUX.IMUX40.DELAY</td><td>GTX0.TXDATA11</td></tr>

<tr><td>CELL7.OUT0.TMIN</td><td>GTX0.TXDLYALIGNMONITOR7</td></tr>

<tr><td>CELL7.OUT1.TMIN</td><td>GTX0.DFETAP2MONITOR0</td></tr>

<tr><td>CELL7.OUT2.TMIN</td><td>GTX0.DFETAP2MONITOR1</td></tr>

<tr><td>CELL7.OUT3.TMIN</td><td>GTX0.DFETAP2MONITOR4</td></tr>

<tr><td>CELL7.OUT4.TMIN</td><td>GTX0.TXDLYALIGNMONITOR2</td></tr>

<tr><td>CELL7.OUT5.TMIN</td><td>GTX0.TXBUFSTATUS0</td></tr>

<tr><td>CELL7.OUT6.TMIN</td><td>GTX0.DFETAP2MONITOR2</td></tr>

<tr><td>CELL7.OUT7.TMIN</td><td>GTX0.DFETAP2MONITOR3</td></tr>

<tr><td>CELL7.OUT8.TMIN</td><td>GTX0.DFETAP4MONITOR1</td></tr>

<tr><td>CELL7.OUT9.TMIN</td><td>GTX0.DFETAP4MONITOR2</td></tr>

<tr><td>CELL7.OUT10.TMIN</td><td>GTX0.TXKERR1</td></tr>

<tr><td>CELL7.OUT11.TMIN</td><td>GTX0.TXKERR2</td></tr>

<tr><td>CELL7.OUT12.TMIN</td><td>GTX0.DFETAP4MONITOR0</td></tr>

<tr><td>CELL7.OUT13.TMIN</td><td>GTX0.DFETAP4MONITOR3</td></tr>

<tr><td>CELL7.OUT14.TMIN</td><td>GTX0.TXKERR0</td></tr>

<tr><td>CELL7.OUT15.TMIN</td><td>GTX0.TXKERR3</td></tr>

<tr><td>CELL7.OUT16.TMIN</td><td>GTX0.TXDLYALIGNMONITOR1</td></tr>

<tr><td>CELL7.OUT17.TMIN</td><td>GTX0.TXBUFSTATUS1</td></tr>

<tr><td>CELL7.OUT18.TMIN</td><td>GTX0.TXDLYALIGNMONITOR6</td></tr>

<tr><td>CELL7.OUT19.TMIN</td><td>GTX0.TXDLYALIGNMONITOR5</td></tr>

<tr><td>CELL7.OUT20.TMIN</td><td>GTX0.TXDLYALIGNMONITOR3</td></tr>

<tr><td>CELL7.OUT21.TMIN</td><td>GTX0.TXDLYALIGNMONITOR0</td></tr>

<tr><td>CELL7.OUT22.TMIN</td><td>GTX0.TXRESETDONE</td></tr>

<tr><td>CELL7.OUT23.TMIN</td><td>GTX0.TXDLYALIGNMONITOR4</td></tr>

<tr><td>CELL8.IMUX.IMUX8.DELAY</td><td>GTX0.DWE</td></tr>

<tr><td>CELL8.IMUX.IMUX9.DELAY</td><td>GTX0.SCANIN4</td></tr>

<tr><td>CELL8.IMUX.IMUX10.DELAY</td><td>GTX0.TXPOSTEMPHASIS0</td></tr>

<tr><td>CELL8.IMUX.IMUX12.DELAY</td><td>GTX0.TXPOSTEMPHASIS2</td></tr>

<tr><td>CELL8.IMUX.IMUX13.DELAY</td><td>GTX0.TXPRBSFORCEERR</td></tr>

<tr><td>CELL8.IMUX.IMUX15.DELAY</td><td>GTX0.TXPDOWNASYNCH</td></tr>

<tr><td>CELL8.IMUX.IMUX16.DELAY</td><td>GTX0.DEN</td></tr>

<tr><td>CELL8.IMUX.IMUX17.DELAY</td><td>GTX0.TXENPMAPHASEALIGN</td></tr>

<tr><td>CELL8.IMUX.IMUX18.DELAY</td><td>GTX0.TXPOSTEMPHASIS1</td></tr>

<tr><td>CELL8.IMUX.IMUX19.DELAY</td><td>GTX0.TXDATA25</td></tr>

<tr><td>CELL8.IMUX.IMUX20.DELAY</td><td>GTX0.TXPOSTEMPHASIS3</td></tr>

<tr><td>CELL8.IMUX.IMUX22.DELAY</td><td>GTX0.TXPOSTEMPHASIS4</td></tr>

<tr><td>CELL8.IMUX.IMUX25.DELAY</td><td>GTX0.SCANIN1</td></tr>

<tr><td>CELL8.IMUX.IMUX26.DELAY</td><td>GTX0.TXDATA4</td></tr>

<tr><td>CELL8.IMUX.IMUX27.DELAY</td><td>GTX0.TXDATA19</td></tr>

<tr><td>CELL8.IMUX.IMUX28.DELAY</td><td>GTX0.TXDATA2</td></tr>

<tr><td>CELL8.IMUX.IMUX29.DELAY</td><td>GTX0.TXDATA18</td></tr>

<tr><td>CELL8.IMUX.IMUX30.DELAY</td><td>GTX0.TXDATA17</td></tr>

<tr><td>CELL8.IMUX.IMUX31.DELAY</td><td>GTX0.TXDATA16</td></tr>

<tr><td>CELL8.IMUX.IMUX32.DELAY</td><td>GTX0.TXDATA3</td></tr>

<tr><td>CELL8.IMUX.IMUX33.DELAY</td><td>GTX0.SCANIN0</td></tr>

<tr><td>CELL8.IMUX.IMUX34.DELAY</td><td>GTX0.TXDATA5</td></tr>

<tr><td>CELL8.IMUX.IMUX35.DELAY</td><td>GTX0.TXDATA27</td></tr>

<tr><td>CELL8.IMUX.IMUX36.DELAY</td><td>GTX0.TXDATA1</td></tr>

<tr><td>CELL8.IMUX.IMUX37.DELAY</td><td>GTX0.TXDATA26</td></tr>

<tr><td>CELL8.IMUX.IMUX38.DELAY</td><td>GTX0.TXDATA0</td></tr>

<tr><td>CELL8.IMUX.IMUX39.DELAY</td><td>GTX0.TXDATA24</td></tr>

<tr><td>CELL8.OUT0.TMIN</td><td>GTX0.DRDY</td></tr>

<tr><td>CELL8.OUT1.TMIN</td><td>GTX0.DFETAP1MONITOR0</td></tr>

<tr><td>CELL8.OUT2.TMIN</td><td>GTX0.DFETAP1MONITOR1</td></tr>

<tr><td>CELL8.OUT3.TMIN</td><td>GTX0.DFETAP1MONITOR4</td></tr>

<tr><td>CELL8.OUT5.TMIN</td><td>GTX0.TXPLLLKDET</td></tr>

<tr><td>CELL8.OUT6.TMIN</td><td>GTX0.DFETAP1MONITOR2</td></tr>

<tr><td>CELL8.OUT7.TMIN</td><td>GTX0.DFETAP1MONITOR3</td></tr>

<tr><td>CELL8.OUT8.TMIN</td><td>GTX0.DFETAP3MONITOR1</td></tr>

<tr><td>CELL8.OUT9.TMIN</td><td>GTX0.DFETAP3MONITOR2</td></tr>

<tr><td>CELL8.OUT10.TMIN</td><td>GTX0.TXRUNDISP1</td></tr>

<tr><td>CELL8.OUT11.TMIN</td><td>GTX0.TXRUNDISP2</td></tr>

<tr><td>CELL8.OUT12.TMIN</td><td>GTX0.DFETAP3MONITOR0</td></tr>

<tr><td>CELL8.OUT13.TMIN</td><td>GTX0.DFETAP3MONITOR3</td></tr>

<tr><td>CELL8.OUT14.TMIN</td><td>GTX0.TXRUNDISP0</td></tr>

<tr><td>CELL8.OUT15.TMIN</td><td>GTX0.TXRUNDISP3</td></tr>

<tr><td>CELL8.OUT18.TMIN</td><td>GTX0.COMFINISH</td></tr>

<tr><td>CELL9.IMUX.CLK0</td><td>GTX0.DCLK</td></tr>

<tr><td>CELL9.IMUX.IMUX8.DELAY</td><td>GTX0.DI0</td></tr>

<tr><td>CELL9.IMUX.IMUX9.DELAY</td><td>GTX0.DI1</td></tr>

<tr><td>CELL9.IMUX.IMUX10.DELAY</td><td>GTX0.DI2</td></tr>

<tr><td>CELL9.IMUX.IMUX11.DELAY</td><td>GTX0.DI3</td></tr>

<tr><td>CELL9.IMUX.IMUX12.DELAY</td><td>GTX0.DI4</td></tr>

<tr><td>CELL9.IMUX.IMUX13.DELAY</td><td>GTX0.DI5</td></tr>

<tr><td>CELL9.IMUX.IMUX14.DELAY</td><td>GTX0.DI6</td></tr>

<tr><td>CELL9.IMUX.IMUX15.DELAY</td><td>GTX0.DI7</td></tr>

<tr><td>CELL9.IMUX.IMUX16.DELAY</td><td>GTX0.DI8</td></tr>

<tr><td>CELL9.IMUX.IMUX17.DELAY</td><td>GTX0.DI9</td></tr>

<tr><td>CELL9.IMUX.IMUX18.DELAY</td><td>GTX0.DI10</td></tr>

<tr><td>CELL9.IMUX.IMUX19.DELAY</td><td>GTX0.DI11</td></tr>

<tr><td>CELL9.IMUX.IMUX20.DELAY</td><td>GTX0.DI12</td></tr>

<tr><td>CELL9.IMUX.IMUX21.DELAY</td><td>GTX0.DI13</td></tr>

<tr><td>CELL9.IMUX.IMUX22.DELAY</td><td>GTX0.DI14</td></tr>

<tr><td>CELL9.IMUX.IMUX23.DELAY</td><td>GTX0.DI15</td></tr>

<tr><td>CELL9.IMUX.IMUX32.DELAY</td><td>GTX0.DADDR0</td></tr>

<tr><td>CELL9.IMUX.IMUX33.DELAY</td><td>GTX0.DADDR1</td></tr>

<tr><td>CELL9.IMUX.IMUX34.DELAY</td><td>GTX0.DADDR2</td></tr>

<tr><td>CELL9.IMUX.IMUX35.DELAY</td><td>GTX0.DADDR3</td></tr>

<tr><td>CELL9.IMUX.IMUX36.DELAY</td><td>GTX0.DADDR4</td></tr>

<tr><td>CELL9.IMUX.IMUX37.DELAY</td><td>GTX0.DADDR5</td></tr>

<tr><td>CELL9.IMUX.IMUX38.DELAY</td><td>GTX0.DADDR6</td></tr>

<tr><td>CELL9.IMUX.IMUX39.DELAY</td><td>GTX0.DADDR7</td></tr>

<tr><td>CELL9.OUT0.TMIN</td><td>GTX0.DRPDO7</td></tr>

<tr><td>CELL9.OUT1.TMIN</td><td>GTX0.DRPDO4</td></tr>

<tr><td>CELL9.OUT2.TMIN</td><td>GTX0.DRPDO3</td></tr>

<tr><td>CELL9.OUT3.TMIN</td><td>GTX0.DRPDO0</td></tr>

<tr><td>CELL9.OUT4.TMIN</td><td>GTX0.DRPDO6</td></tr>

<tr><td>CELL9.OUT5.TMIN</td><td>GTX0.DRPDO5</td></tr>

<tr><td>CELL9.OUT6.TMIN</td><td>GTX0.DRPDO2</td></tr>

<tr><td>CELL9.OUT7.TMIN</td><td>GTX0.DRPDO1</td></tr>

<tr><td>CELL9.OUT8.TMIN</td><td>GTX0.DRPDO14</td></tr>

<tr><td>CELL9.OUT9.TMIN</td><td>GTX0.DRPDO13</td></tr>

<tr><td>CELL9.OUT10.TMIN</td><td>GTX0.DRPDO10</td></tr>

<tr><td>CELL9.OUT11.TMIN</td><td>GTX0.DRPDO9</td></tr>

<tr><td>CELL9.OUT12.TMIN</td><td>GTX0.DRPDO15</td></tr>

<tr><td>CELL9.OUT13.TMIN</td><td>GTX0.DRPDO12</td></tr>

<tr><td>CELL9.OUT14.TMIN</td><td>GTX0.DRPDO11</td></tr>

<tr><td>CELL9.OUT15.TMIN</td><td>GTX0.DRPDO8</td></tr>

<tr><td>CELL10.IMUX.CTRL1</td><td>GTX1.PRBSCNTRESET</td></tr>

<tr><td>CELL10.IMUX.IMUX0.DELAY</td><td>GTX1.TSTIN17</td></tr>

<tr><td>CELL10.IMUX.IMUX1.DELAY</td><td>GTX1.TSTIN18</td></tr>

<tr><td>CELL10.IMUX.IMUX8.DELAY</td><td>GTX1.TSTIN9</td></tr>

<tr><td>CELL10.IMUX.IMUX9.DELAY</td><td>GTX1.TSTIN7</td></tr>

<tr><td>CELL10.IMUX.IMUX10.DELAY</td><td>GTX1.TSTIN5</td></tr>

<tr><td>CELL10.IMUX.IMUX11.DELAY</td><td>GTX1.TSTIN3</td></tr>

<tr><td>CELL10.IMUX.IMUX13.DELAY</td><td>GTX1.TSTIN12</td></tr>

<tr><td>CELL10.IMUX.IMUX14.DELAY</td><td>GTX1.TSTIN1</td></tr>

<tr><td>CELL10.IMUX.IMUX16.DELAY</td><td>GTX1.TSTIN15</td></tr>

<tr><td>CELL10.IMUX.IMUX17.DELAY</td><td>GTX1.TSTPWRDNOVRD</td></tr>

<tr><td>CELL10.IMUX.IMUX18.DELAY</td><td>GTX1.TSTPWRDN1</td></tr>

<tr><td>CELL10.IMUX.IMUX19.DELAY</td><td>GTX1.TSTPWRDN3</td></tr>

<tr><td>CELL10.IMUX.IMUX21.DELAY</td><td>GTX1.TSTIN11</td></tr>

<tr><td>CELL10.IMUX.IMUX22.DELAY</td><td>GTX1.SCANIN3</td></tr>

<tr><td>CELL10.IMUX.IMUX24.DELAY</td><td>GTX1.TSTIN8</td></tr>

<tr><td>CELL10.IMUX.IMUX25.DELAY</td><td>GTX1.TSTIN6</td></tr>

<tr><td>CELL10.IMUX.IMUX26.DELAY</td><td>GTX1.TSTIN4</td></tr>

<tr><td>CELL10.IMUX.IMUX27.DELAY</td><td>GTX1.TSTIN2</td></tr>

<tr><td>CELL10.IMUX.IMUX28.DELAY</td><td>GTX1.TSTIN13</td></tr>

<tr><td>CELL10.IMUX.IMUX29.DELAY</td><td>GTX1.SCANMODEB</td></tr>

<tr><td>CELL10.IMUX.IMUX30.DELAY</td><td>GTX1.TSTIN0</td></tr>

<tr><td>CELL10.IMUX.IMUX31.DELAY</td><td>GTX1.TSTIN10</td></tr>

<tr><td>CELL10.IMUX.IMUX32.DELAY</td><td>GTX1.TSTIN14</td></tr>

<tr><td>CELL10.IMUX.IMUX33.DELAY</td><td>GTX1.TSTPWRDN0</td></tr>

<tr><td>CELL10.IMUX.IMUX34.DELAY</td><td>GTX1.TSTPWRDN2</td></tr>

<tr><td>CELL10.IMUX.IMUX35.DELAY</td><td>GTX1.TSTPWRDN4</td></tr>

<tr><td>CELL10.IMUX.IMUX37.DELAY</td><td>GTX1.SCANENB</td></tr>

<tr><td>CELL10.IMUX.IMUX38.DELAY</td><td>GTX1.SCANIN2</td></tr>

<tr><td>CELL10.IMUX.IMUX40.DELAY</td><td>GTX1.TSTIN16</td></tr>

<tr><td>CELL10.IMUX.IMUX41.DELAY</td><td>GTX1.TSTIN19</td></tr>

<tr><td>CELL10.OUT0.TMIN</td><td>GTX1.RXDATA18</td></tr>

<tr><td>CELL10.OUT1.TMIN</td><td>GTX1.RXDATA4</td></tr>

<tr><td>CELL10.OUT2.TMIN</td><td>GTX1.RXDATA3</td></tr>

<tr><td>CELL10.OUT3.TMIN</td><td>GTX1.RXDATA17</td></tr>

<tr><td>CELL10.OUT4.TMIN</td><td>GTX1.RXDATA0</td></tr>

<tr><td>CELL10.OUT5.TMIN</td><td>GTX1.RXDATA5</td></tr>

<tr><td>CELL10.OUT6.TMIN</td><td>GTX1.RXDATA2</td></tr>

<tr><td>CELL10.OUT7.TMIN</td><td>GTX1.RXDATA1</td></tr>

<tr><td>CELL10.OUT8.TMIN</td><td>GTX1.SCANOUT4</td></tr>

<tr><td>CELL10.OUT13.TMIN</td><td>GTX1.SCANOUT3</td></tr>

<tr><td>CELL10.OUT15.TMIN</td><td>GTX1.RXDATA16</td></tr>

<tr><td>CELL10.OUT16.TMIN</td><td>GTX1.RXDATA22</td></tr>

<tr><td>CELL10.OUT17.TMIN</td><td>GTX1.RXDATA21</td></tr>

<tr><td>CELL10.OUT18.TMIN</td><td>GTX1.RXDATA20</td></tr>

<tr><td>CELL10.OUT20.TMIN</td><td>GTX1.RXDATA23</td></tr>

<tr><td>CELL10.OUT22.TMIN</td><td>GTX1.RXDATA19</td></tr>

<tr><td>CELL10.OUT23.TMIN</td><td>GTX1.SCANOUT2</td></tr>

<tr><td>CELL11.IMUX.CTRL0</td><td>GTX1.GTXRXRESET</td></tr>

<tr><td>CELL11.IMUX.CTRL1</td><td>GTX1.RXCDRRESET</td></tr>

<tr><td>CELL11.IMUX.IMUX9.DELAY</td><td>GTX1.RXSLIDE</td></tr>

<tr><td>CELL11.IMUX.IMUX11.DELAY</td><td>GTX1.RXPMASETPHASE</td></tr>

<tr><td>CELL11.IMUX.IMUX12.DELAY</td><td>GTX1.RXGEARBOXSLIP</td></tr>

<tr><td>CELL11.IMUX.IMUX14.DELAY</td><td>GTX1.RXEQMIX0</td></tr>

<tr><td>CELL11.IMUX.IMUX15.DELAY</td><td>GTX1.RXEQMIX1</td></tr>

<tr><td>CELL11.IMUX.IMUX18.DELAY</td><td>GTX1.RXENPRBSTST2</td></tr>

<tr><td>CELL11.IMUX.IMUX19.DELAY</td><td>GTX1.RXEQMIX9</td></tr>

<tr><td>CELL11.IMUX.IMUX20.DELAY</td><td>GTX1.RXEQMIX7</td></tr>

<tr><td>CELL11.IMUX.IMUX21.DELAY</td><td>GTX1.RXEQMIX5</td></tr>

<tr><td>CELL11.IMUX.IMUX22.DELAY</td><td>GTX1.RXEQMIX3</td></tr>

<tr><td>CELL11.IMUX.IMUX24.DELAY</td><td>GTX1.RXBUFWE</td></tr>

<tr><td>CELL11.IMUX.IMUX26.DELAY</td><td>GTX1.RXPOLARITY</td></tr>

<tr><td>CELL11.IMUX.IMUX27.DELAY</td><td>GTX1.RXEQMIX8</td></tr>

<tr><td>CELL11.IMUX.IMUX28.DELAY</td><td>GTX1.RXEQMIX6</td></tr>

<tr><td>CELL11.IMUX.IMUX29.DELAY</td><td>GTX1.RXEQMIX4</td></tr>

<tr><td>CELL11.IMUX.IMUX30.DELAY</td><td>GTX1.RXEQMIX2</td></tr>

<tr><td>CELL11.IMUX.IMUX32.DELAY</td><td>GTX1.RXENSAMPLEALIGN</td></tr>

<tr><td>CELL11.IMUX.IMUX33.DELAY</td><td>GTX1.RXENPRBSTST0</td></tr>

<tr><td>CELL11.IMUX.IMUX34.DELAY</td><td>GTX1.RXENPRBSTST1</td></tr>

<tr><td>CELL11.IMUX.IMUX35.DELAY</td><td>GTX1.RXENPMAPHASEALIGN</td></tr>

<tr><td>CELL11.IMUX.IMUX36.DELAY</td><td>GTX1.RXENMCOMMAALIGN</td></tr>

<tr><td>CELL11.IMUX.IMUX37.DELAY</td><td>GTX1.RXENPCOMMAALIGN</td></tr>

<tr><td>CELL11.IMUX.IMUX38.DELAY</td><td>GTX1.RXENCHANSYNC</td></tr>

<tr><td>CELL11.IMUX.IMUX39.DELAY</td><td>GTX1.RXDEC8B10BUSE</td></tr>

<tr><td>CELL11.OUT0.TMIN</td><td>GTX1.RXDATA24</td></tr>

<tr><td>CELL11.OUT1.TMIN</td><td>GTX1.RXDATA6</td></tr>

<tr><td>CELL11.OUT2.TMIN</td><td>GTX1.RXDATA11</td></tr>

<tr><td>CELL11.OUT3.TMIN</td><td>GTX1.RXDATA31</td></tr>

<tr><td>CELL11.OUT4.TMIN</td><td>GTX1.RXDATA8</td></tr>

<tr><td>CELL11.OUT5.TMIN</td><td>GTX1.RXDATA7</td></tr>

<tr><td>CELL11.OUT6.TMIN</td><td>GTX1.RXDATA10</td></tr>

<tr><td>CELL11.OUT7.TMIN</td><td>GTX1.RXDATA9</td></tr>

<tr><td>CELL11.OUT8.TMIN</td><td>GTX1.TSTOUT8</td></tr>

<tr><td>CELL11.OUT9.TMIN</td><td>GTX1.RXDATA27</td></tr>

<tr><td>CELL11.OUT10.TMIN</td><td>GTX1.TSTOUT2</td></tr>

<tr><td>CELL11.OUT11.TMIN</td><td>GTX1.RXDATA29</td></tr>

<tr><td>CELL11.OUT12.TMIN</td><td>GTX1.TSTOUT9</td></tr>

<tr><td>CELL11.OUT13.TMIN</td><td>GTX1.TSTOUT6</td></tr>

<tr><td>CELL11.OUT14.TMIN</td><td>GTX1.TSTOUT4</td></tr>

<tr><td>CELL11.OUT15.TMIN</td><td>GTX1.RXDATA30</td></tr>

<tr><td>CELL11.OUT16.TMIN</td><td>GTX1.RXDATA28</td></tr>

<tr><td>CELL11.OUT17.TMIN</td><td>GTX1.TSTOUT1</td></tr>

<tr><td>CELL11.OUT18.TMIN</td><td>GTX1.RXDATA26</td></tr>

<tr><td>CELL11.OUT19.TMIN</td><td>GTX1.TSTOUT7</td></tr>

<tr><td>CELL11.OUT20.TMIN</td><td>GTX1.TSTOUT3</td></tr>

<tr><td>CELL11.OUT21.TMIN</td><td>GTX1.TSTOUT0</td></tr>

<tr><td>CELL11.OUT22.TMIN</td><td>GTX1.RXDATA25</td></tr>

<tr><td>CELL11.OUT23.TMIN</td><td>GTX1.TSTOUT5</td></tr>

<tr><td>CELL12.IMUX.CLK0</td><td>GTX1.RXUSRCLK</td></tr>

<tr><td>CELL12.IMUX.CLK1</td><td>GTX1.RXUSRCLK2</td></tr>

<tr><td>CELL12.IMUX.CTRL0</td><td>GTX1.RXBUFRESET</td></tr>

<tr><td>CELL12.IMUX.CTRL1</td><td>GTX1.RXRESET</td></tr>

<tr><td>CELL12.IMUX.IMUX8.DELAY</td><td>GTX1.RXCHBONDSLAVE</td></tr>

<tr><td>CELL12.IMUX.IMUX10.DELAY</td><td>GTX1.RXCHBONDLEVEL0</td></tr>

<tr><td>CELL12.IMUX.IMUX11.DELAY</td><td>GTX1.RXCHBONDLEVEL2</td></tr>

<tr><td>CELL12.IMUX.IMUX14.DELAY</td><td>GTX1.USRCODEERR</td></tr>

<tr><td>CELL12.IMUX.IMUX16.DELAY</td><td>BUFDS1.CLKTESTSIG_INT</td></tr>

<tr><td>CELL12.IMUX.IMUX17.DELAY</td><td>BUFDS0.CLKTESTSIG_INT</td></tr>

<tr><td>CELL12.IMUX.IMUX18.DELAY</td><td>GTX1.CLKTESTSIG1</td></tr>

<tr><td>CELL12.IMUX.IMUX19.DELAY</td><td>GTX1.CLKTESTSIG0</td></tr>

<tr><td>CELL12.IMUX.IMUX20.DELAY</td><td>GTX1.RXPLLLKDETEN</td></tr>

<tr><td>CELL12.IMUX.IMUX21.DELAY</td><td>GTX1.RXPLLPOWERDOWN</td></tr>

<tr><td>CELL12.IMUX.IMUX24.DELAY</td><td>GTX1.RXCHBONDMASTER</td></tr>

<tr><td>CELL12.IMUX.IMUX26.DELAY</td><td>GTX1.RXCHBONDLEVEL1</td></tr>

<tr><td>CELL12.IMUX.IMUX27.DELAY</td><td>GTX1.GTXTEST12</td></tr>

<tr><td>CELL12.IMUX.IMUX28.DELAY</td><td>GTX1.GTXTEST11</td></tr>

<tr><td>CELL12.IMUX.IMUX29.DELAY</td><td>GTX1.GTXTEST10</td></tr>

<tr><td>CELL12.IMUX.IMUX30.DELAY</td><td>GTX1.GTXTEST9</td></tr>

<tr><td>CELL12.IMUX.IMUX31.DELAY</td><td>GTX1.GTXTEST8</td></tr>

<tr><td>CELL12.IMUX.IMUX32.DELAY</td><td>GTX1.GTXTEST7</td></tr>

<tr><td>CELL12.IMUX.IMUX33.DELAY</td><td>GTX1.GTXTEST6</td></tr>

<tr><td>CELL12.IMUX.IMUX34.DELAY</td><td>GTX1.GTXTEST5</td></tr>

<tr><td>CELL12.IMUX.IMUX35.DELAY</td><td>GTX1.GTXTEST4</td></tr>

<tr><td>CELL12.IMUX.IMUX36.DELAY</td><td>GTX1.GTXTEST3</td></tr>

<tr><td>CELL12.IMUX.IMUX37.DELAY</td><td>GTX1.GTXTEST2</td></tr>

<tr><td>CELL12.IMUX.IMUX38.DELAY</td><td>GTX1.GTXTEST1</td></tr>

<tr><td>CELL12.IMUX.IMUX39.DELAY</td><td>GTX1.GTXTEST0</td></tr>

<tr><td>CELL12.OUT0.TMIN</td><td>GTX1.RXLOSSOFSYNC0</td></tr>

<tr><td>CELL12.OUT1.TMIN</td><td>GTX1.RXDATA15</td></tr>

<tr><td>CELL12.OUT2.TMIN</td><td>GTX1.RXDATA14</td></tr>

<tr><td>CELL12.OUT3.TMIN</td><td>GTX1.RXCHARISK3</td></tr>

<tr><td>CELL12.OUT4.TMIN</td><td>GTX1.RXDATAVALID</td></tr>

<tr><td>CELL12.OUT5.TMIN</td><td>GTX1.RXCHARISK1</td></tr>

<tr><td>CELL12.OUT6.TMIN</td><td>GTX1.RXDATA13</td></tr>

<tr><td>CELL12.OUT7.TMIN</td><td>GTX1.RXDATA12</td></tr>

<tr><td>CELL12.OUT8.TMIN</td><td>GTX1.RXCHARISCOMMA2</td></tr>

<tr><td>CELL12.OUT10.TMIN</td><td>GTX1.RXBYTEREALIGN</td></tr>

<tr><td>CELL12.OUT13.TMIN</td><td>GTX1.RXBYTEISALIGNED</td></tr>

<tr><td>CELL12.OUT14.TMIN</td><td>GTX1.RXCHANREALIGN</td></tr>

<tr><td>CELL12.OUT15.TMIN</td><td>GTX1.RXCHARISK2</td></tr>

<tr><td>CELL12.OUT18.TMIN</td><td>GTX1.RXCHARISCOMMA3</td></tr>

<tr><td>CELL12.OUT19.TMIN</td><td>GTX1.COMSASDET</td></tr>

<tr><td>CELL12.OUT20.TMIN</td><td>GTX1.COMINITDET</td></tr>

<tr><td>CELL12.OUT22.TMIN</td><td>GTX1.RXLOSSOFSYNC1</td></tr>

<tr><td>CELL12.OUT23.TMIN</td><td>GTX1.COMWAKEDET</td></tr>

<tr><td>CELL13.IMUX.CLK0</td><td>GTX1.GREFCLKRX</td></tr>

<tr><td>CELL13.IMUX.CLK1</td><td>GTX1.TSTCLK0</td></tr>

<tr><td>CELL13.IMUX.CTRL0</td><td>GTX1.PLLRXRESET</td></tr>

<tr><td>CELL13.IMUX.IMUX0.DELAY</td><td>GTX1.TXBUFDIFFCTRL0</td></tr>

<tr><td>CELL13.IMUX.IMUX3.DELAY</td><td>GTX1.TXDEEMPH</td></tr>

<tr><td>CELL13.IMUX.IMUX5.DELAY</td><td>GTX1.TXDIFFCTRL2</td></tr>

<tr><td>CELL13.IMUX.IMUX9.DELAY</td><td>GTX1.TXPREEMPHASIS3</td></tr>

<tr><td>CELL13.IMUX.IMUX11.DELAY</td><td>GTX1.LOOPBACK1</td></tr>

<tr><td>CELL13.IMUX.IMUX12.DELAY</td><td>GTX1.RXDLYALIGNTESTMODEENB</td></tr>

<tr><td>CELL13.IMUX.IMUX13.DELAY</td><td>GTX1.TXSWING</td></tr>

<tr><td>CELL13.IMUX.IMUX16.DELAY</td><td>GTX1.TXBUFDIFFCTRL1</td></tr>

<tr><td>CELL13.IMUX.IMUX17.DELAY</td><td>GTX1.TXPREEMPHASIS2</td></tr>

<tr><td>CELL13.IMUX.IMUX18.DELAY</td><td>GTX1.TXBUFDIFFCTRL2</td></tr>

<tr><td>CELL13.IMUX.IMUX19.DELAY</td><td>GTX1.TXPREEMPHASIS1</td></tr>

<tr><td>CELL13.IMUX.IMUX21.DELAY</td><td>GTX1.TXDIFFCTRL0</td></tr>

<tr><td>CELL13.IMUX.IMUX22.DELAY</td><td>GTX1.RXPLLREFSELDY1</td></tr>

<tr><td>CELL13.IMUX.IMUX24.DELAY</td><td>GTX1.LOOPBACK0</td></tr>

<tr><td>CELL13.IMUX.IMUX25.DELAY</td><td>GTX1.RXDLYALIGNFORCEROTATEB</td></tr>

<tr><td>CELL13.IMUX.IMUX26.DELAY</td><td>GTX1.TXPREEMPHASIS0</td></tr>

<tr><td>CELL13.IMUX.IMUX27.DELAY</td><td>GTX1.LOOPBACK2</td></tr>

<tr><td>CELL13.IMUX.IMUX28.DELAY</td><td>GTX1.RXDLYALIGNMONENB</td></tr>

<tr><td>CELL13.IMUX.IMUX29.DELAY</td><td>GTX1.RXDLYALIGNSWPPRECURB</td></tr>

<tr><td>CELL13.IMUX.IMUX30.DELAY</td><td>GTX1.TXDIFFCTRL3</td></tr>

<tr><td>CELL13.IMUX.IMUX32.DELAY</td><td>GTX1.RXCHBONDI0</td></tr>

<tr><td>CELL13.IMUX.IMUX33.DELAY</td><td>GTX1.RXCHBONDI1</td></tr>

<tr><td>CELL13.IMUX.IMUX34.DELAY</td><td>GTX1.RXCHBONDI2</td></tr>

<tr><td>CELL13.IMUX.IMUX35.DELAY</td><td>GTX1.RXCHBONDI3</td></tr>

<tr><td>CELL13.IMUX.IMUX36.DELAY</td><td>GTX1.RXCOMMADETUSE</td></tr>

<tr><td>CELL13.IMUX.IMUX37.DELAY</td><td>GTX1.RXPLLREFSELDY0</td></tr>

<tr><td>CELL13.IMUX.IMUX38.DELAY</td><td>GTX1.TXDIFFCTRL1</td></tr>

<tr><td>CELL13.IMUX.IMUX39.DELAY</td><td>GTX1.RXPLLREFSELDY2</td></tr>

<tr><td>CELL13.OUT0.TMIN</td><td>GTX1.RXDISPERR2</td></tr>

<tr><td>CELL13.OUT1.TMIN</td><td>GTX1.RXRUNDISP3</td></tr>

<tr><td>CELL13.OUT2.TMIN</td><td>GTX1.RXCHARISCOMMA1</td></tr>

<tr><td>CELL13.OUT3.TMIN</td><td>GTX1.RXNOTINTABLE3</td></tr>

<tr><td>CELL13.OUT4.TMIN</td><td>GTX1.RXDISPERR0</td></tr>

<tr><td>CELL13.OUT5.TMIN</td><td>GTX1.RXRUNDISP1</td></tr>

<tr><td>CELL13.OUT7.TMIN</td><td>GTX1.RXNOTINTABLE1</td></tr>

<tr><td>CELL13.OUT8.TMIN</td><td>GTX1.RXDISPERR1</td></tr>

<tr><td>CELL13.OUT9.TMIN</td><td>GTX1.RXRUNDISP0</td></tr>

<tr><td>CELL13.OUT11.TMIN</td><td>GTX1.RXNOTINTABLE0</td></tr>

<tr><td>CELL13.OUT13.TMIN</td><td>GTX1.RXCHANISALIGNED</td></tr>

<tr><td>CELL13.OUT14.TMIN</td><td>GTX1.RXCHARISCOMMA0</td></tr>

<tr><td>CELL13.OUT15.TMIN</td><td>GTX1.RXNOTINTABLE2</td></tr>

<tr><td>CELL13.OUT16.TMIN</td><td>GTX1.RXCHARISK0</td></tr>

<tr><td>CELL13.OUT19.TMIN</td><td>GTX1.RXRUNDISP2</td></tr>

<tr><td>CELL13.OUT22.TMIN</td><td>GTX1.RXDISPERR3</td></tr>

<tr><td>CELL14.IMUX.CLK1</td><td>GTX1.SCANCLK</td></tr>

<tr><td>CELL14.IMUX.IMUX8.DELAY</td><td>GTX1.DFETAP10</td></tr>

<tr><td>CELL14.IMUX.IMUX9.DELAY</td><td>GTX1.TXDETECTRX</td></tr>

<tr><td>CELL14.IMUX.IMUX10.DELAY</td><td>GTX1.DFETAP11</td></tr>

<tr><td>CELL14.IMUX.IMUX11.DELAY</td><td>GTX1.TXMARGIN0</td></tr>

<tr><td>CELL14.IMUX.IMUX13.DELAY</td><td>GTX1.RXPOWERDOWN0</td></tr>

<tr><td>CELL14.IMUX.IMUX14.DELAY</td><td>GTX1.DFETAP12</td></tr>

<tr><td>CELL14.IMUX.IMUX15.DELAY</td><td>GTX1.DFETAP13</td></tr>

<tr><td>CELL14.IMUX.IMUX16.DELAY</td><td>GTX1.DFECLKDLYADJ5</td></tr>

<tr><td>CELL14.IMUX.IMUX17.DELAY</td><td>GTX1.DFECLKDLYADJ4</td></tr>

<tr><td>CELL14.IMUX.IMUX18.DELAY</td><td>GTX1.DFECLKDLYADJ2</td></tr>

<tr><td>CELL14.IMUX.IMUX19.DELAY</td><td>GTX1.DFECLKDLYADJ1</td></tr>

<tr><td>CELL14.IMUX.IMUX21.DELAY</td><td>GTX1.RXPOWERDOWN1</td></tr>

<tr><td>CELL14.IMUX.IMUX24.DELAY</td><td>GTX1.DFETAP20</td></tr>

<tr><td>CELL14.IMUX.IMUX25.DELAY</td><td>GTX1.DFETAP21</td></tr>

<tr><td>CELL14.IMUX.IMUX26.DELAY</td><td>GTX1.TXMARGIN1</td></tr>

<tr><td>CELL14.IMUX.IMUX28.DELAY</td><td>GTX1.TXPOWERDOWN0</td></tr>

<tr><td>CELL14.IMUX.IMUX29.DELAY</td><td>GTX1.DFEDLYOVRD</td></tr>

<tr><td>CELL14.IMUX.IMUX30.DELAY</td><td>GTX1.DFETAP22</td></tr>

<tr><td>CELL14.IMUX.IMUX31.DELAY</td><td>GTX1.DFETAP23</td></tr>

<tr><td>CELL14.IMUX.IMUX32.DELAY</td><td>GTX1.TXELECIDLE</td></tr>

<tr><td>CELL14.IMUX.IMUX33.DELAY</td><td>GTX1.DFECLKDLYADJ3</td></tr>

<tr><td>CELL14.IMUX.IMUX35.DELAY</td><td>GTX1.DFECLKDLYADJ0</td></tr>

<tr><td>CELL14.IMUX.IMUX36.DELAY</td><td>GTX1.TXPOWERDOWN1</td></tr>

<tr><td>CELL14.IMUX.IMUX37.DELAY</td><td>GTX1.DFETAPOVRD</td></tr>

<tr><td>CELL14.IMUX.IMUX38.DELAY</td><td>GTX1.DFETAP14</td></tr>

<tr><td>CELL14.IMUX.IMUX39.DELAY</td><td>GTX1.DFETAP24</td></tr>

<tr><td>CELL14.OUT0.TMIN</td><td>GTX1.MGTREFCLKFAB0</td></tr>

<tr><td>CELL14.OUT3.TMIN</td><td>GTX1.RXBUFSTATUS2</td></tr>

<tr><td>CELL14.OUT4.TMIN</td><td>GTX1.SCANOUT1</td></tr>

<tr><td>CELL14.OUT5.TMIN</td><td>GTX1.RXPLLLKDET</td></tr>

<tr><td>CELL14.OUT6.TMIN</td><td>GTX1.RXBUFSTATUS0</td></tr>

<tr><td>CELL14.OUT7.TMIN</td><td>GTX1.RXBUFSTATUS1</td></tr>

<tr><td>CELL14.OUT8.TMIN</td><td>GTX1.PHYSTATUS</td></tr>

<tr><td>CELL14.OUT10.TMIN</td><td>GTX1.RXCHBONDO1</td></tr>

<tr><td>CELL14.OUT11.TMIN</td><td>GTX1.RXCHBONDO2</td></tr>

<tr><td>CELL14.OUT12.TMIN</td><td>GTX1.MGTREFCLKFAB1</td></tr>

<tr><td>CELL14.OUT13.TMIN</td><td>GTX1.RXSTATUS2</td></tr>

<tr><td>CELL14.OUT14.TMIN</td><td>GTX1.RXSTATUS0</td></tr>

<tr><td>CELL14.OUT15.TMIN</td><td>GTX1.RXCHBONDO3</td></tr>

<tr><td>CELL14.OUT16.TMIN</td><td>GTX1.RXSTATUS1</td></tr>

<tr><td>CELL14.OUT17.TMIN</td><td>GTX1.RXCHBONDO0</td></tr>

<tr><td>CELL14.OUT18.TMIN</td><td>GTX1.SCANOUT0</td></tr>

<tr><td>CELL14.OUT22.TMIN</td><td>GTX1.RXOVERSAMPLEERR</td></tr>

<tr><td>CELL15.IMUX.CLK1</td><td>GTX1.TSTCLK1</td></tr>

<tr><td>CELL15.IMUX.CTRL1</td><td>GTX1.PLLTXRESET</td></tr>

<tr><td>CELL15.IMUX.IMUX2.DELAY</td><td>GTX1.TXDLYALIGNUPDSW</td></tr>

<tr><td>CELL15.IMUX.IMUX8.DELAY</td><td>GTX1.TXHEADER0</td></tr>

<tr><td>CELL15.IMUX.IMUX9.DELAY</td><td>GTX1.TXPOLARITY</td></tr>

<tr><td>CELL15.IMUX.IMUX10.DELAY</td><td>GTX1.RXDLYALIGNUPDSW</td></tr>

<tr><td>CELL15.IMUX.IMUX11.DELAY</td><td>GTX1.TXBYPASS8B10B0</td></tr>

<tr><td>CELL15.IMUX.IMUX13.DELAY</td><td>GTX1.TXDLYALIGNRESET</td></tr>

<tr><td>CELL15.IMUX.IMUX14.DELAY</td><td>GTX1.RXDLYALIGNDISABLE</td></tr>

<tr><td>CELL15.IMUX.IMUX15.DELAY</td><td>GTX1.TXMARGIN2</td></tr>

<tr><td>CELL15.IMUX.IMUX16.DELAY</td><td>GTX1.TXHEADER1</td></tr>

<tr><td>CELL15.IMUX.IMUX17.DELAY</td><td>GTX1.TXINHIBIT</td></tr>

<tr><td>CELL15.IMUX.IMUX18.DELAY</td><td>GTX1.TXPMASETPHASE</td></tr>

<tr><td>CELL15.IMUX.IMUX19.DELAY</td><td>GTX1.TXBYPASS8B10B3</td></tr>

<tr><td>CELL15.IMUX.IMUX21.DELAY</td><td>GTX1.TXCHARDISPMODE3</td></tr>

<tr><td>CELL15.IMUX.IMUX22.DELAY</td><td>GTX1.TXCHARDISPVAL3</td></tr>

<tr><td>CELL15.IMUX.IMUX23.DELAY</td><td>GTX1.TXCHARISK3</td></tr>

<tr><td>CELL15.IMUX.IMUX25.DELAY</td><td>GTX1.TXDLYALIGNOVERRIDE</td></tr>

<tr><td>CELL15.IMUX.IMUX26.DELAY</td><td>GTX1.TXCHARISK0</td></tr>

<tr><td>CELL15.IMUX.IMUX27.DELAY</td><td>GTX1.TXBYPASS8B10B1</td></tr>

<tr><td>CELL15.IMUX.IMUX28.DELAY</td><td>GTX1.TXCHARDISPMODE1</td></tr>

<tr><td>CELL15.IMUX.IMUX29.DELAY</td><td>GTX1.RXDLYALIGNRESET</td></tr>

<tr><td>CELL15.IMUX.IMUX30.DELAY</td><td>GTX1.TXCHARDISPVAL1</td></tr>

<tr><td>CELL15.IMUX.IMUX32.DELAY</td><td>GTX1.TXHEADER2</td></tr>

<tr><td>CELL15.IMUX.IMUX33.DELAY</td><td>GTX1.RXDLYALIGNOVERRIDE</td></tr>

<tr><td>CELL15.IMUX.IMUX34.DELAY</td><td>GTX1.TXCHARDISPMODE0</td></tr>

<tr><td>CELL15.IMUX.IMUX35.DELAY</td><td>GTX1.TXBYPASS8B10B2</td></tr>

<tr><td>CELL15.IMUX.IMUX36.DELAY</td><td>GTX1.TXCHARISK1</td></tr>

<tr><td>CELL15.IMUX.IMUX37.DELAY</td><td>GTX1.TXCHARDISPMODE2</td></tr>

<tr><td>CELL15.IMUX.IMUX38.DELAY</td><td>GTX1.TXCHARDISPVAL2</td></tr>

<tr><td>CELL15.IMUX.IMUX39.DELAY</td><td>GTX1.TXCHARISK2</td></tr>

<tr><td>CELL15.IMUX.IMUX44.DELAY</td><td>GTX1.TXCHARDISPVAL0</td></tr>

<tr><td>CELL15.IMUX.IMUX46.DELAY</td><td>GTX1.TXDLYALIGNDISABLE</td></tr>

<tr><td>CELL15.OUT0.TMIN</td><td>GTX1.RXDLYALIGNMONITOR7</td></tr>

<tr><td>CELL15.OUT1.TMIN</td><td>GTX1.RXSTARTOFSEQ</td></tr>

<tr><td>CELL15.OUT2.TMIN</td><td>GTX1.RXPRBSERR</td></tr>

<tr><td>CELL15.OUT3.TMIN</td><td>GTX1.RXELECIDLE</td></tr>

<tr><td>CELL15.OUT4.TMIN</td><td>GTX1.RXVALID</td></tr>

<tr><td>CELL15.OUT5.TMIN</td><td>GTX1.RXRECCLKPCS</td></tr>

<tr><td>CELL15.OUT6.TMIN</td><td>GTX1.RXCLKCORCNT2</td></tr>

<tr><td>CELL15.OUT7.TMIN</td><td>GTX1.RXDLYALIGNMONITOR2</td></tr>

<tr><td>CELL15.OUT8.TMIN</td><td>GTX1.RXCLKCORCNT0</td></tr>

<tr><td>CELL15.OUT9.TMIN</td><td>GTX1.RXCLKCORCNT1</td></tr>

<tr><td>CELL15.OUT10.TMIN</td><td>GTX1.RXHEADER0</td></tr>

<tr><td>CELL15.OUT11.TMIN</td><td>GTX1.RXHEADERVALID</td></tr>

<tr><td>CELL15.OUT12.TMIN</td><td>GTX1.RXCOMMADET</td></tr>

<tr><td>CELL15.OUT14.TMIN</td><td>GTX1.RXCHANBONDSEQ</td></tr>

<tr><td>CELL15.OUT15.TMIN</td><td>GTX1.RXDLYALIGNMONITOR1</td></tr>

<tr><td>CELL15.OUT16.TMIN</td><td>GTX1.RXHEADER1</td></tr>

<tr><td>CELL15.OUT17.TMIN</td><td>GTX1.RXHEADER2</td></tr>

<tr><td>CELL15.OUT18.TMIN</td><td>GTX1.RXDLYALIGNMONITOR6</td></tr>

<tr><td>CELL15.OUT19.TMIN</td><td>GTX1.RXDLYALIGNMONITOR5</td></tr>

<tr><td>CELL15.OUT20.TMIN</td><td>GTX1.RXDLYALIGNMONITOR3</td></tr>

<tr><td>CELL15.OUT21.TMIN</td><td>GTX1.RXDLYALIGNMONITOR0</td></tr>

<tr><td>CELL15.OUT22.TMIN</td><td>GTX1.RXRESETDONE</td></tr>

<tr><td>CELL15.OUT23.TMIN</td><td>GTX1.RXDLYALIGNMONITOR4</td></tr>

<tr><td>CELL16.IMUX.CLK0</td><td>GTX1.TXUSRCLK</td></tr>

<tr><td>CELL16.IMUX.CLK1</td><td>GTX1.TXUSRCLK2</td></tr>

<tr><td>CELL16.IMUX.CTRL0</td><td>GTX1.TXRESET</td></tr>

<tr><td>CELL16.IMUX.CTRL1</td><td>GTX1.GTXTXRESET</td></tr>

<tr><td>CELL16.IMUX.IMUX3.DELAY</td><td>GTX1.TXDATA12</td></tr>

<tr><td>CELL16.IMUX.IMUX5.DELAY</td><td>GTX1.TXDATA14</td></tr>

<tr><td>CELL16.IMUX.IMUX8.DELAY</td><td>GTX1.TXSEQUENCE3</td></tr>

<tr><td>CELL16.IMUX.IMUX9.DELAY</td><td>GTX1.DFETAP31</td></tr>

<tr><td>CELL16.IMUX.IMUX10.DELAY</td><td>GTX1.DFETAP30</td></tr>

<tr><td>CELL16.IMUX.IMUX11.DELAY</td><td>GTX1.TXSEQUENCE0</td></tr>

<tr><td>CELL16.IMUX.IMUX12.DELAY</td><td>GTX1.DFETAP32</td></tr>

<tr><td>CELL16.IMUX.IMUX13.DELAY</td><td>GTX1.TXDATA15</td></tr>

<tr><td>CELL16.IMUX.IMUX15.DELAY</td><td>GTX1.TXENPRBSTST2</td></tr>

<tr><td>CELL16.IMUX.IMUX17.DELAY</td><td>GTX1.DFETAP33</td></tr>

<tr><td>CELL16.IMUX.IMUX19.DELAY</td><td>GTX1.TXSEQUENCE1</td></tr>

<tr><td>CELL16.IMUX.IMUX20.DELAY</td><td>GTX1.DFETAP43</td></tr>

<tr><td>CELL16.IMUX.IMUX22.DELAY</td><td>GTX1.TXSEQUENCE5</td></tr>

<tr><td>CELL16.IMUX.IMUX23.DELAY</td><td>GTX1.TXENPRBSTST1</td></tr>

<tr><td>CELL16.IMUX.IMUX24.DELAY</td><td>GTX1.TXSEQUENCE4</td></tr>

<tr><td>CELL16.IMUX.IMUX25.DELAY</td><td>GTX1.DFETAP41</td></tr>

<tr><td>CELL16.IMUX.IMUX26.DELAY</td><td>GTX1.DFETAP40</td></tr>

<tr><td>CELL16.IMUX.IMUX28.DELAY</td><td>GTX1.DFETAP42</td></tr>

<tr><td>CELL16.IMUX.IMUX30.DELAY</td><td>GTX1.TXDATA13</td></tr>

<tr><td>CELL16.IMUX.IMUX32.DELAY</td><td>GTX1.GATERXELECIDLE</td></tr>

<tr><td>CELL16.IMUX.IMUX33.DELAY</td><td>GTX1.TXRATE1</td></tr>

<tr><td>CELL16.IMUX.IMUX34.DELAY</td><td>GTX1.TXRATE0</td></tr>

<tr><td>CELL16.IMUX.IMUX35.DELAY</td><td>GTX1.TXSEQUENCE2</td></tr>

<tr><td>CELL16.IMUX.IMUX37.DELAY</td><td>GTX1.IGNORESIGDET</td></tr>

<tr><td>CELL16.IMUX.IMUX38.DELAY</td><td>GTX1.TXSEQUENCE6</td></tr>

<tr><td>CELL16.IMUX.IMUX39.DELAY</td><td>GTX1.TXENPRBSTST0</td></tr>

<tr><td>CELL16.IMUX.IMUX41.DELAY</td><td>GTX1.RXRATE1</td></tr>

<tr><td>CELL16.IMUX.IMUX42.DELAY</td><td>GTX1.RXRATE0</td></tr>

<tr><td>CELL16.OUT1.TMIN</td><td>GTX1.DFECLKDLYADJMON1</td></tr>

<tr><td>CELL16.OUT2.TMIN</td><td>GTX1.DFECLKDLYADJMON2</td></tr>

<tr><td>CELL16.OUT3.TMIN</td><td>GTX1.DFECLKDLYADJMON5</td></tr>

<tr><td>CELL16.OUT4.TMIN</td><td>GTX1.TXGEARBOXREADY</td></tr>

<tr><td>CELL16.OUT5.TMIN</td><td>GTX1.DFECLKDLYADJMON0</td></tr>

<tr><td>CELL16.OUT6.TMIN</td><td>GTX1.DFECLKDLYADJMON3</td></tr>

<tr><td>CELL16.OUT7.TMIN</td><td>GTX1.DFECLKDLYADJMON4</td></tr>

<tr><td>CELL16.OUT8.TMIN</td><td>GTX1.TXOUTCLKPCS</td></tr>

<tr><td>CELL16.OUT10.TMIN</td><td>GTX1.DFEEYEDACMON2</td></tr>

<tr><td>CELL16.OUT11.TMIN</td><td>GTX1.DFEEYEDACMON3</td></tr>

<tr><td>CELL16.OUT13.TMIN</td><td>GTX1.DFEEYEDACMON0</td></tr>

<tr><td>CELL16.OUT14.TMIN</td><td>GTX1.DFEEYEDACMON1</td></tr>

<tr><td>CELL16.OUT15.TMIN</td><td>GTX1.DFEEYEDACMON4</td></tr>

<tr><td>CELL16.OUT18.TMIN</td><td>GTX1.DFESENSCAL1</td></tr>

<tr><td>CELL16.OUT19.TMIN</td><td>GTX1.DFESENSCAL0</td></tr>

<tr><td>CELL16.OUT20.TMIN</td><td>GTX1.RXRATEDONE</td></tr>

<tr><td>CELL16.OUT22.TMIN</td><td>GTX1.DFESENSCAL2</td></tr>

<tr><td>CELL16.OUT23.TMIN</td><td>GTX1.TXRATEDONE</td></tr>

<tr><td>CELL17.IMUX.CLK0</td><td>GTX1.GREFCLKTX</td></tr>

<tr><td>CELL17.IMUX.IMUX9.DELAY</td><td>GTX1.TXDLYALIGNFORCEROTATEB</td></tr>

<tr><td>CELL17.IMUX.IMUX10.DELAY</td><td>GTX1.TXCOMWAKE</td></tr>

<tr><td>CELL17.IMUX.IMUX11.DELAY</td><td>GTX1.TXDLYALIGNMONENB</td></tr>

<tr><td>CELL17.IMUX.IMUX12.DELAY</td><td>GTX1.TXPLLLKDETEN</td></tr>

<tr><td>CELL17.IMUX.IMUX13.DELAY</td><td>GTX1.TXDATA10</td></tr>

<tr><td>CELL17.IMUX.IMUX14.DELAY</td><td>GTX1.TXSTARTSEQ</td></tr>

<tr><td>CELL17.IMUX.IMUX15.DELAY</td><td>GTX1.TXDATA8</td></tr>

<tr><td>CELL17.IMUX.IMUX18.DELAY</td><td>GTX1.TXCOMINIT</td></tr>

<tr><td>CELL17.IMUX.IMUX19.DELAY</td><td>GTX1.TXCOMSAS</td></tr>

<tr><td>CELL17.IMUX.IMUX21.DELAY</td><td>GTX1.TXDATA9</td></tr>

<tr><td>CELL17.IMUX.IMUX22.DELAY</td><td>GTX1.TXENC8B10BUSE</td></tr>

<tr><td>CELL17.IMUX.IMUX24.DELAY</td><td>GTX1.TXDATA23</td></tr>

<tr><td>CELL17.IMUX.IMUX25.DELAY</td><td>GTX1.TXDATA22</td></tr>

<tr><td>CELL17.IMUX.IMUX26.DELAY</td><td>GTX1.TXDATA7</td></tr>

<tr><td>CELL17.IMUX.IMUX27.DELAY</td><td>GTX1.TXDATA20</td></tr>

<tr><td>CELL17.IMUX.IMUX28.DELAY</td><td>GTX1.TXDATA21</td></tr>

<tr><td>CELL17.IMUX.IMUX29.DELAY</td><td>GTX1.TXPLLPOWERDOWN</td></tr>

<tr><td>CELL17.IMUX.IMUX30.DELAY</td><td>GTX1.TXDLYALIGNTESTMODEENB</td></tr>

<tr><td>CELL17.IMUX.IMUX32.DELAY</td><td>GTX1.TXDATA31</td></tr>

<tr><td>CELL17.IMUX.IMUX33.DELAY</td><td>GTX1.TXDATA30</td></tr>

<tr><td>CELL17.IMUX.IMUX34.DELAY</td><td>GTX1.TXDATA6</td></tr>

<tr><td>CELL17.IMUX.IMUX35.DELAY</td><td>GTX1.TXDATA28</td></tr>

<tr><td>CELL17.IMUX.IMUX36.DELAY</td><td>GTX1.TXDATA29</td></tr>

<tr><td>CELL17.IMUX.IMUX37.DELAY</td><td>GTX1.TXPLLREFSELDY0</td></tr>

<tr><td>CELL17.IMUX.IMUX38.DELAY</td><td>GTX1.TXPLLREFSELDY1</td></tr>

<tr><td>CELL17.IMUX.IMUX39.DELAY</td><td>GTX1.TXPLLREFSELDY2</td></tr>

<tr><td>CELL17.IMUX.IMUX40.DELAY</td><td>GTX1.TXDATA11</td></tr>

<tr><td>CELL17.OUT0.TMIN</td><td>GTX1.TXDLYALIGNMONITOR7</td></tr>

<tr><td>CELL17.OUT1.TMIN</td><td>GTX1.DFETAP2MONITOR0</td></tr>

<tr><td>CELL17.OUT2.TMIN</td><td>GTX1.DFETAP2MONITOR1</td></tr>

<tr><td>CELL17.OUT3.TMIN</td><td>GTX1.DFETAP2MONITOR4</td></tr>

<tr><td>CELL17.OUT4.TMIN</td><td>GTX1.TXDLYALIGNMONITOR2</td></tr>

<tr><td>CELL17.OUT5.TMIN</td><td>GTX1.TXBUFSTATUS0</td></tr>

<tr><td>CELL17.OUT6.TMIN</td><td>GTX1.DFETAP2MONITOR2</td></tr>

<tr><td>CELL17.OUT7.TMIN</td><td>GTX1.DFETAP2MONITOR3</td></tr>

<tr><td>CELL17.OUT8.TMIN</td><td>GTX1.DFETAP4MONITOR1</td></tr>

<tr><td>CELL17.OUT9.TMIN</td><td>GTX1.DFETAP4MONITOR2</td></tr>

<tr><td>CELL17.OUT10.TMIN</td><td>GTX1.TXKERR1</td></tr>

<tr><td>CELL17.OUT11.TMIN</td><td>GTX1.TXKERR2</td></tr>

<tr><td>CELL17.OUT12.TMIN</td><td>GTX1.DFETAP4MONITOR0</td></tr>

<tr><td>CELL17.OUT13.TMIN</td><td>GTX1.DFETAP4MONITOR3</td></tr>

<tr><td>CELL17.OUT14.TMIN</td><td>GTX1.TXKERR0</td></tr>

<tr><td>CELL17.OUT15.TMIN</td><td>GTX1.TXKERR3</td></tr>

<tr><td>CELL17.OUT16.TMIN</td><td>GTX1.TXDLYALIGNMONITOR1</td></tr>

<tr><td>CELL17.OUT17.TMIN</td><td>GTX1.TXBUFSTATUS1</td></tr>

<tr><td>CELL17.OUT18.TMIN</td><td>GTX1.TXDLYALIGNMONITOR6</td></tr>

<tr><td>CELL17.OUT19.TMIN</td><td>GTX1.TXDLYALIGNMONITOR5</td></tr>

<tr><td>CELL17.OUT20.TMIN</td><td>GTX1.TXDLYALIGNMONITOR3</td></tr>

<tr><td>CELL17.OUT21.TMIN</td><td>GTX1.TXDLYALIGNMONITOR0</td></tr>

<tr><td>CELL17.OUT22.TMIN</td><td>GTX1.TXRESETDONE</td></tr>

<tr><td>CELL17.OUT23.TMIN</td><td>GTX1.TXDLYALIGNMONITOR4</td></tr>

<tr><td>CELL18.IMUX.IMUX8.DELAY</td><td>GTX1.DWE</td></tr>

<tr><td>CELL18.IMUX.IMUX9.DELAY</td><td>GTX1.SCANIN4</td></tr>

<tr><td>CELL18.IMUX.IMUX10.DELAY</td><td>GTX1.TXPOSTEMPHASIS0</td></tr>

<tr><td>CELL18.IMUX.IMUX12.DELAY</td><td>GTX1.TXPOSTEMPHASIS2</td></tr>

<tr><td>CELL18.IMUX.IMUX13.DELAY</td><td>GTX1.TXPRBSFORCEERR</td></tr>

<tr><td>CELL18.IMUX.IMUX15.DELAY</td><td>GTX1.TXPDOWNASYNCH</td></tr>

<tr><td>CELL18.IMUX.IMUX16.DELAY</td><td>GTX1.DEN</td></tr>

<tr><td>CELL18.IMUX.IMUX17.DELAY</td><td>GTX1.TXENPMAPHASEALIGN</td></tr>

<tr><td>CELL18.IMUX.IMUX18.DELAY</td><td>GTX1.TXPOSTEMPHASIS1</td></tr>

<tr><td>CELL18.IMUX.IMUX19.DELAY</td><td>GTX1.TXDATA25</td></tr>

<tr><td>CELL18.IMUX.IMUX20.DELAY</td><td>GTX1.TXPOSTEMPHASIS3</td></tr>

<tr><td>CELL18.IMUX.IMUX22.DELAY</td><td>GTX1.TXPOSTEMPHASIS4</td></tr>

<tr><td>CELL18.IMUX.IMUX25.DELAY</td><td>GTX1.SCANIN1</td></tr>

<tr><td>CELL18.IMUX.IMUX26.DELAY</td><td>GTX1.TXDATA4</td></tr>

<tr><td>CELL18.IMUX.IMUX27.DELAY</td><td>GTX1.TXDATA19</td></tr>

<tr><td>CELL18.IMUX.IMUX28.DELAY</td><td>GTX1.TXDATA2</td></tr>

<tr><td>CELL18.IMUX.IMUX29.DELAY</td><td>GTX1.TXDATA18</td></tr>

<tr><td>CELL18.IMUX.IMUX30.DELAY</td><td>GTX1.TXDATA17</td></tr>

<tr><td>CELL18.IMUX.IMUX31.DELAY</td><td>GTX1.TXDATA16</td></tr>

<tr><td>CELL18.IMUX.IMUX32.DELAY</td><td>GTX1.TXDATA3</td></tr>

<tr><td>CELL18.IMUX.IMUX33.DELAY</td><td>GTX1.SCANIN0</td></tr>

<tr><td>CELL18.IMUX.IMUX34.DELAY</td><td>GTX1.TXDATA5</td></tr>

<tr><td>CELL18.IMUX.IMUX35.DELAY</td><td>GTX1.TXDATA27</td></tr>

<tr><td>CELL18.IMUX.IMUX36.DELAY</td><td>GTX1.TXDATA1</td></tr>

<tr><td>CELL18.IMUX.IMUX37.DELAY</td><td>GTX1.TXDATA26</td></tr>

<tr><td>CELL18.IMUX.IMUX38.DELAY</td><td>GTX1.TXDATA0</td></tr>

<tr><td>CELL18.IMUX.IMUX39.DELAY</td><td>GTX1.TXDATA24</td></tr>

<tr><td>CELL18.OUT0.TMIN</td><td>GTX1.DRDY</td></tr>

<tr><td>CELL18.OUT1.TMIN</td><td>GTX1.DFETAP1MONITOR0</td></tr>

<tr><td>CELL18.OUT2.TMIN</td><td>GTX1.DFETAP1MONITOR1</td></tr>

<tr><td>CELL18.OUT3.TMIN</td><td>GTX1.DFETAP1MONITOR4</td></tr>

<tr><td>CELL18.OUT5.TMIN</td><td>GTX1.TXPLLLKDET</td></tr>

<tr><td>CELL18.OUT6.TMIN</td><td>GTX1.DFETAP1MONITOR2</td></tr>

<tr><td>CELL18.OUT7.TMIN</td><td>GTX1.DFETAP1MONITOR3</td></tr>

<tr><td>CELL18.OUT8.TMIN</td><td>GTX1.DFETAP3MONITOR1</td></tr>

<tr><td>CELL18.OUT9.TMIN</td><td>GTX1.DFETAP3MONITOR2</td></tr>

<tr><td>CELL18.OUT10.TMIN</td><td>GTX1.TXRUNDISP1</td></tr>

<tr><td>CELL18.OUT11.TMIN</td><td>GTX1.TXRUNDISP2</td></tr>

<tr><td>CELL18.OUT12.TMIN</td><td>GTX1.DFETAP3MONITOR0</td></tr>

<tr><td>CELL18.OUT13.TMIN</td><td>GTX1.DFETAP3MONITOR3</td></tr>

<tr><td>CELL18.OUT14.TMIN</td><td>GTX1.TXRUNDISP0</td></tr>

<tr><td>CELL18.OUT15.TMIN</td><td>GTX1.TXRUNDISP3</td></tr>

<tr><td>CELL18.OUT18.TMIN</td><td>GTX1.COMFINISH</td></tr>

<tr><td>CELL19.IMUX.CLK0</td><td>GTX1.DCLK</td></tr>

<tr><td>CELL19.IMUX.IMUX8.DELAY</td><td>GTX1.DI0</td></tr>

<tr><td>CELL19.IMUX.IMUX9.DELAY</td><td>GTX1.DI1</td></tr>

<tr><td>CELL19.IMUX.IMUX10.DELAY</td><td>GTX1.DI2</td></tr>

<tr><td>CELL19.IMUX.IMUX11.DELAY</td><td>GTX1.DI3</td></tr>

<tr><td>CELL19.IMUX.IMUX12.DELAY</td><td>GTX1.DI4</td></tr>

<tr><td>CELL19.IMUX.IMUX13.DELAY</td><td>GTX1.DI5</td></tr>

<tr><td>CELL19.IMUX.IMUX14.DELAY</td><td>GTX1.DI6</td></tr>

<tr><td>CELL19.IMUX.IMUX15.DELAY</td><td>GTX1.DI7</td></tr>

<tr><td>CELL19.IMUX.IMUX16.DELAY</td><td>GTX1.DI8</td></tr>

<tr><td>CELL19.IMUX.IMUX17.DELAY</td><td>GTX1.DI9</td></tr>

<tr><td>CELL19.IMUX.IMUX18.DELAY</td><td>GTX1.DI10</td></tr>

<tr><td>CELL19.IMUX.IMUX19.DELAY</td><td>GTX1.DI11</td></tr>

<tr><td>CELL19.IMUX.IMUX20.DELAY</td><td>GTX1.DI12</td></tr>

<tr><td>CELL19.IMUX.IMUX21.DELAY</td><td>GTX1.DI13</td></tr>

<tr><td>CELL19.IMUX.IMUX22.DELAY</td><td>GTX1.DI14</td></tr>

<tr><td>CELL19.IMUX.IMUX23.DELAY</td><td>GTX1.DI15</td></tr>

<tr><td>CELL19.IMUX.IMUX30.DELAY</td><td>BUFDS1.CEB</td></tr>

<tr><td>CELL19.IMUX.IMUX31.DELAY</td><td>BUFDS0.CEB</td></tr>

<tr><td>CELL19.IMUX.IMUX32.DELAY</td><td>GTX1.DADDR0</td></tr>

<tr><td>CELL19.IMUX.IMUX33.DELAY</td><td>GTX1.DADDR1</td></tr>

<tr><td>CELL19.IMUX.IMUX34.DELAY</td><td>GTX1.DADDR2</td></tr>

<tr><td>CELL19.IMUX.IMUX35.DELAY</td><td>GTX1.DADDR3</td></tr>

<tr><td>CELL19.IMUX.IMUX36.DELAY</td><td>GTX1.DADDR4</td></tr>

<tr><td>CELL19.IMUX.IMUX37.DELAY</td><td>GTX1.DADDR5</td></tr>

<tr><td>CELL19.IMUX.IMUX38.DELAY</td><td>GTX1.DADDR6</td></tr>

<tr><td>CELL19.IMUX.IMUX39.DELAY</td><td>GTX1.DADDR7</td></tr>

<tr><td>CELL19.OUT0.TMIN</td><td>GTX1.DRPDO7</td></tr>

<tr><td>CELL19.OUT1.TMIN</td><td>GTX1.DRPDO4</td></tr>

<tr><td>CELL19.OUT2.TMIN</td><td>GTX1.DRPDO3</td></tr>

<tr><td>CELL19.OUT3.TMIN</td><td>GTX1.DRPDO0</td></tr>

<tr><td>CELL19.OUT4.TMIN</td><td>GTX1.DRPDO6</td></tr>

<tr><td>CELL19.OUT5.TMIN</td><td>GTX1.DRPDO5</td></tr>

<tr><td>CELL19.OUT6.TMIN</td><td>GTX1.DRPDO2</td></tr>

<tr><td>CELL19.OUT7.TMIN</td><td>GTX1.DRPDO1</td></tr>

<tr><td>CELL19.OUT8.TMIN</td><td>GTX1.DRPDO14</td></tr>

<tr><td>CELL19.OUT9.TMIN</td><td>GTX1.DRPDO13</td></tr>

<tr><td>CELL19.OUT10.TMIN</td><td>GTX1.DRPDO10</td></tr>

<tr><td>CELL19.OUT11.TMIN</td><td>GTX1.DRPDO9</td></tr>

<tr><td>CELL19.OUT12.TMIN</td><td>GTX1.DRPDO15</td></tr>

<tr><td>CELL19.OUT13.TMIN</td><td>GTX1.DRPDO12</td></tr>

<tr><td>CELL19.OUT14.TMIN</td><td>GTX1.DRPDO11</td></tr>

<tr><td>CELL19.OUT15.TMIN</td><td>GTX1.DRPDO8</td></tr>

<tr><td>CELL20.IMUX.CTRL1</td><td>GTX2.PRBSCNTRESET</td></tr>

<tr><td>CELL20.IMUX.IMUX0.DELAY</td><td>GTX2.TSTIN17</td></tr>

<tr><td>CELL20.IMUX.IMUX1.DELAY</td><td>GTX2.TSTIN18</td></tr>

<tr><td>CELL20.IMUX.IMUX8.DELAY</td><td>GTX2.TSTIN9</td></tr>

<tr><td>CELL20.IMUX.IMUX9.DELAY</td><td>GTX2.TSTIN7</td></tr>

<tr><td>CELL20.IMUX.IMUX10.DELAY</td><td>GTX2.TSTIN5</td></tr>

<tr><td>CELL20.IMUX.IMUX11.DELAY</td><td>GTX2.TSTIN3</td></tr>

<tr><td>CELL20.IMUX.IMUX13.DELAY</td><td>GTX2.TSTIN12</td></tr>

<tr><td>CELL20.IMUX.IMUX14.DELAY</td><td>GTX2.TSTIN1</td></tr>

<tr><td>CELL20.IMUX.IMUX16.DELAY</td><td>GTX2.TSTIN15</td></tr>

<tr><td>CELL20.IMUX.IMUX17.DELAY</td><td>GTX2.TSTPWRDNOVRD</td></tr>

<tr><td>CELL20.IMUX.IMUX18.DELAY</td><td>GTX2.TSTPWRDN1</td></tr>

<tr><td>CELL20.IMUX.IMUX19.DELAY</td><td>GTX2.TSTPWRDN3</td></tr>

<tr><td>CELL20.IMUX.IMUX21.DELAY</td><td>GTX2.TSTIN11</td></tr>

<tr><td>CELL20.IMUX.IMUX22.DELAY</td><td>GTX2.SCANIN3</td></tr>

<tr><td>CELL20.IMUX.IMUX24.DELAY</td><td>GTX2.TSTIN8</td></tr>

<tr><td>CELL20.IMUX.IMUX25.DELAY</td><td>GTX2.TSTIN6</td></tr>

<tr><td>CELL20.IMUX.IMUX26.DELAY</td><td>GTX2.TSTIN4</td></tr>

<tr><td>CELL20.IMUX.IMUX27.DELAY</td><td>GTX2.TSTIN2</td></tr>

<tr><td>CELL20.IMUX.IMUX28.DELAY</td><td>GTX2.TSTIN13</td></tr>

<tr><td>CELL20.IMUX.IMUX29.DELAY</td><td>GTX2.SCANMODEB</td></tr>

<tr><td>CELL20.IMUX.IMUX30.DELAY</td><td>GTX2.TSTIN0</td></tr>

<tr><td>CELL20.IMUX.IMUX31.DELAY</td><td>GTX2.TSTIN10</td></tr>

<tr><td>CELL20.IMUX.IMUX32.DELAY</td><td>GTX2.TSTIN14</td></tr>

<tr><td>CELL20.IMUX.IMUX33.DELAY</td><td>GTX2.TSTPWRDN0</td></tr>

<tr><td>CELL20.IMUX.IMUX34.DELAY</td><td>GTX2.TSTPWRDN2</td></tr>

<tr><td>CELL20.IMUX.IMUX35.DELAY</td><td>GTX2.TSTPWRDN4</td></tr>

<tr><td>CELL20.IMUX.IMUX37.DELAY</td><td>GTX2.SCANENB</td></tr>

<tr><td>CELL20.IMUX.IMUX38.DELAY</td><td>GTX2.SCANIN2</td></tr>

<tr><td>CELL20.IMUX.IMUX40.DELAY</td><td>GTX2.TSTIN16</td></tr>

<tr><td>CELL20.IMUX.IMUX41.DELAY</td><td>GTX2.TSTIN19</td></tr>

<tr><td>CELL20.OUT0.TMIN</td><td>GTX2.RXDATA18</td></tr>

<tr><td>CELL20.OUT1.TMIN</td><td>GTX2.RXDATA4</td></tr>

<tr><td>CELL20.OUT2.TMIN</td><td>GTX2.RXDATA3</td></tr>

<tr><td>CELL20.OUT3.TMIN</td><td>GTX2.RXDATA17</td></tr>

<tr><td>CELL20.OUT4.TMIN</td><td>GTX2.RXDATA0</td></tr>

<tr><td>CELL20.OUT5.TMIN</td><td>GTX2.RXDATA5</td></tr>

<tr><td>CELL20.OUT6.TMIN</td><td>GTX2.RXDATA2</td></tr>

<tr><td>CELL20.OUT7.TMIN</td><td>GTX2.RXDATA1</td></tr>

<tr><td>CELL20.OUT8.TMIN</td><td>GTX2.SCANOUT4</td></tr>

<tr><td>CELL20.OUT13.TMIN</td><td>GTX2.SCANOUT3</td></tr>

<tr><td>CELL20.OUT15.TMIN</td><td>GTX2.RXDATA16</td></tr>

<tr><td>CELL20.OUT16.TMIN</td><td>GTX2.RXDATA22</td></tr>

<tr><td>CELL20.OUT17.TMIN</td><td>GTX2.RXDATA21</td></tr>

<tr><td>CELL20.OUT18.TMIN</td><td>GTX2.RXDATA20</td></tr>

<tr><td>CELL20.OUT20.TMIN</td><td>GTX2.RXDATA23</td></tr>

<tr><td>CELL20.OUT22.TMIN</td><td>GTX2.RXDATA19</td></tr>

<tr><td>CELL20.OUT23.TMIN</td><td>GTX2.SCANOUT2</td></tr>

<tr><td>CELL21.IMUX.CTRL0</td><td>GTX2.GTXRXRESET</td></tr>

<tr><td>CELL21.IMUX.CTRL1</td><td>GTX2.RXCDRRESET</td></tr>

<tr><td>CELL21.IMUX.IMUX9.DELAY</td><td>GTX2.RXSLIDE</td></tr>

<tr><td>CELL21.IMUX.IMUX11.DELAY</td><td>GTX2.RXPMASETPHASE</td></tr>

<tr><td>CELL21.IMUX.IMUX12.DELAY</td><td>GTX2.RXGEARBOXSLIP</td></tr>

<tr><td>CELL21.IMUX.IMUX14.DELAY</td><td>GTX2.RXEQMIX0</td></tr>

<tr><td>CELL21.IMUX.IMUX15.DELAY</td><td>GTX2.RXEQMIX1</td></tr>

<tr><td>CELL21.IMUX.IMUX18.DELAY</td><td>GTX2.RXENPRBSTST2</td></tr>

<tr><td>CELL21.IMUX.IMUX19.DELAY</td><td>GTX2.RXEQMIX9</td></tr>

<tr><td>CELL21.IMUX.IMUX20.DELAY</td><td>GTX2.RXEQMIX7</td></tr>

<tr><td>CELL21.IMUX.IMUX21.DELAY</td><td>GTX2.RXEQMIX5</td></tr>

<tr><td>CELL21.IMUX.IMUX22.DELAY</td><td>GTX2.RXEQMIX3</td></tr>

<tr><td>CELL21.IMUX.IMUX24.DELAY</td><td>GTX2.RXBUFWE</td></tr>

<tr><td>CELL21.IMUX.IMUX26.DELAY</td><td>GTX2.RXPOLARITY</td></tr>

<tr><td>CELL21.IMUX.IMUX27.DELAY</td><td>GTX2.RXEQMIX8</td></tr>

<tr><td>CELL21.IMUX.IMUX28.DELAY</td><td>GTX2.RXEQMIX6</td></tr>

<tr><td>CELL21.IMUX.IMUX29.DELAY</td><td>GTX2.RXEQMIX4</td></tr>

<tr><td>CELL21.IMUX.IMUX30.DELAY</td><td>GTX2.RXEQMIX2</td></tr>

<tr><td>CELL21.IMUX.IMUX32.DELAY</td><td>GTX2.RXENSAMPLEALIGN</td></tr>

<tr><td>CELL21.IMUX.IMUX33.DELAY</td><td>GTX2.RXENPRBSTST0</td></tr>

<tr><td>CELL21.IMUX.IMUX34.DELAY</td><td>GTX2.RXENPRBSTST1</td></tr>

<tr><td>CELL21.IMUX.IMUX35.DELAY</td><td>GTX2.RXENPMAPHASEALIGN</td></tr>

<tr><td>CELL21.IMUX.IMUX36.DELAY</td><td>GTX2.RXENMCOMMAALIGN</td></tr>

<tr><td>CELL21.IMUX.IMUX37.DELAY</td><td>GTX2.RXENPCOMMAALIGN</td></tr>

<tr><td>CELL21.IMUX.IMUX38.DELAY</td><td>GTX2.RXENCHANSYNC</td></tr>

<tr><td>CELL21.IMUX.IMUX39.DELAY</td><td>GTX2.RXDEC8B10BUSE</td></tr>

<tr><td>CELL21.OUT0.TMIN</td><td>GTX2.RXDATA24</td></tr>

<tr><td>CELL21.OUT1.TMIN</td><td>GTX2.RXDATA6</td></tr>

<tr><td>CELL21.OUT2.TMIN</td><td>GTX2.RXDATA11</td></tr>

<tr><td>CELL21.OUT3.TMIN</td><td>GTX2.RXDATA31</td></tr>

<tr><td>CELL21.OUT4.TMIN</td><td>GTX2.RXDATA8</td></tr>

<tr><td>CELL21.OUT5.TMIN</td><td>GTX2.RXDATA7</td></tr>

<tr><td>CELL21.OUT6.TMIN</td><td>GTX2.RXDATA10</td></tr>

<tr><td>CELL21.OUT7.TMIN</td><td>GTX2.RXDATA9</td></tr>

<tr><td>CELL21.OUT8.TMIN</td><td>GTX2.TSTOUT8</td></tr>

<tr><td>CELL21.OUT9.TMIN</td><td>GTX2.RXDATA27</td></tr>

<tr><td>CELL21.OUT10.TMIN</td><td>GTX2.TSTOUT2</td></tr>

<tr><td>CELL21.OUT11.TMIN</td><td>GTX2.RXDATA29</td></tr>

<tr><td>CELL21.OUT12.TMIN</td><td>GTX2.TSTOUT9</td></tr>

<tr><td>CELL21.OUT13.TMIN</td><td>GTX2.TSTOUT6</td></tr>

<tr><td>CELL21.OUT14.TMIN</td><td>GTX2.TSTOUT4</td></tr>

<tr><td>CELL21.OUT15.TMIN</td><td>GTX2.RXDATA30</td></tr>

<tr><td>CELL21.OUT16.TMIN</td><td>GTX2.RXDATA28</td></tr>

<tr><td>CELL21.OUT17.TMIN</td><td>GTX2.TSTOUT1</td></tr>

<tr><td>CELL21.OUT18.TMIN</td><td>GTX2.RXDATA26</td></tr>

<tr><td>CELL21.OUT19.TMIN</td><td>GTX2.TSTOUT7</td></tr>

<tr><td>CELL21.OUT20.TMIN</td><td>GTX2.TSTOUT3</td></tr>

<tr><td>CELL21.OUT21.TMIN</td><td>GTX2.TSTOUT0</td></tr>

<tr><td>CELL21.OUT22.TMIN</td><td>GTX2.RXDATA25</td></tr>

<tr><td>CELL21.OUT23.TMIN</td><td>GTX2.TSTOUT5</td></tr>

<tr><td>CELL22.IMUX.CLK0</td><td>GTX2.RXUSRCLK</td></tr>

<tr><td>CELL22.IMUX.CLK1</td><td>GTX2.RXUSRCLK2</td></tr>

<tr><td>CELL22.IMUX.CTRL0</td><td>GTX2.RXBUFRESET</td></tr>

<tr><td>CELL22.IMUX.CTRL1</td><td>GTX2.RXRESET</td></tr>

<tr><td>CELL22.IMUX.IMUX8.DELAY</td><td>GTX2.RXCHBONDSLAVE</td></tr>

<tr><td>CELL22.IMUX.IMUX10.DELAY</td><td>GTX2.RXCHBONDLEVEL0</td></tr>

<tr><td>CELL22.IMUX.IMUX11.DELAY</td><td>GTX2.RXCHBONDLEVEL2</td></tr>

<tr><td>CELL22.IMUX.IMUX14.DELAY</td><td>GTX2.USRCODEERR</td></tr>

<tr><td>CELL22.IMUX.IMUX18.DELAY</td><td>GTX2.CLKTESTSIG1</td></tr>

<tr><td>CELL22.IMUX.IMUX19.DELAY</td><td>GTX2.CLKTESTSIG0</td></tr>

<tr><td>CELL22.IMUX.IMUX20.DELAY</td><td>GTX2.RXPLLLKDETEN</td></tr>

<tr><td>CELL22.IMUX.IMUX21.DELAY</td><td>GTX2.RXPLLPOWERDOWN</td></tr>

<tr><td>CELL22.IMUX.IMUX24.DELAY</td><td>GTX2.RXCHBONDMASTER</td></tr>

<tr><td>CELL22.IMUX.IMUX26.DELAY</td><td>GTX2.RXCHBONDLEVEL1</td></tr>

<tr><td>CELL22.IMUX.IMUX27.DELAY</td><td>GTX2.GTXTEST12</td></tr>

<tr><td>CELL22.IMUX.IMUX28.DELAY</td><td>GTX2.GTXTEST11</td></tr>

<tr><td>CELL22.IMUX.IMUX29.DELAY</td><td>GTX2.GTXTEST10</td></tr>

<tr><td>CELL22.IMUX.IMUX30.DELAY</td><td>GTX2.GTXTEST9</td></tr>

<tr><td>CELL22.IMUX.IMUX31.DELAY</td><td>GTX2.GTXTEST8</td></tr>

<tr><td>CELL22.IMUX.IMUX32.DELAY</td><td>GTX2.GTXTEST7</td></tr>

<tr><td>CELL22.IMUX.IMUX33.DELAY</td><td>GTX2.GTXTEST6</td></tr>

<tr><td>CELL22.IMUX.IMUX34.DELAY</td><td>GTX2.GTXTEST5</td></tr>

<tr><td>CELL22.IMUX.IMUX35.DELAY</td><td>GTX2.GTXTEST4</td></tr>

<tr><td>CELL22.IMUX.IMUX36.DELAY</td><td>GTX2.GTXTEST3</td></tr>

<tr><td>CELL22.IMUX.IMUX37.DELAY</td><td>GTX2.GTXTEST2</td></tr>

<tr><td>CELL22.IMUX.IMUX38.DELAY</td><td>GTX2.GTXTEST1</td></tr>

<tr><td>CELL22.IMUX.IMUX39.DELAY</td><td>GTX2.GTXTEST0</td></tr>

<tr><td>CELL22.OUT0.TMIN</td><td>GTX2.RXLOSSOFSYNC0</td></tr>

<tr><td>CELL22.OUT1.TMIN</td><td>GTX2.RXDATA15</td></tr>

<tr><td>CELL22.OUT2.TMIN</td><td>GTX2.RXDATA14</td></tr>

<tr><td>CELL22.OUT3.TMIN</td><td>GTX2.RXCHARISK3</td></tr>

<tr><td>CELL22.OUT4.TMIN</td><td>GTX2.RXDATAVALID</td></tr>

<tr><td>CELL22.OUT5.TMIN</td><td>GTX2.RXCHARISK1</td></tr>

<tr><td>CELL22.OUT6.TMIN</td><td>GTX2.RXDATA13</td></tr>

<tr><td>CELL22.OUT7.TMIN</td><td>GTX2.RXDATA12</td></tr>

<tr><td>CELL22.OUT8.TMIN</td><td>GTX2.RXCHARISCOMMA2</td></tr>

<tr><td>CELL22.OUT10.TMIN</td><td>GTX2.RXBYTEREALIGN</td></tr>

<tr><td>CELL22.OUT13.TMIN</td><td>GTX2.RXBYTEISALIGNED</td></tr>

<tr><td>CELL22.OUT14.TMIN</td><td>GTX2.RXCHANREALIGN</td></tr>

<tr><td>CELL22.OUT15.TMIN</td><td>GTX2.RXCHARISK2</td></tr>

<tr><td>CELL22.OUT18.TMIN</td><td>GTX2.RXCHARISCOMMA3</td></tr>

<tr><td>CELL22.OUT19.TMIN</td><td>GTX2.COMSASDET</td></tr>

<tr><td>CELL22.OUT20.TMIN</td><td>GTX2.COMINITDET</td></tr>

<tr><td>CELL22.OUT22.TMIN</td><td>GTX2.RXLOSSOFSYNC1</td></tr>

<tr><td>CELL22.OUT23.TMIN</td><td>GTX2.COMWAKEDET</td></tr>

<tr><td>CELL23.IMUX.CLK0</td><td>GTX2.GREFCLKRX</td></tr>

<tr><td>CELL23.IMUX.CLK1</td><td>GTX2.TSTCLK0</td></tr>

<tr><td>CELL23.IMUX.CTRL0</td><td>GTX2.PLLRXRESET</td></tr>

<tr><td>CELL23.IMUX.IMUX0.DELAY</td><td>GTX2.TXBUFDIFFCTRL0</td></tr>

<tr><td>CELL23.IMUX.IMUX3.DELAY</td><td>GTX2.TXDEEMPH</td></tr>

<tr><td>CELL23.IMUX.IMUX5.DELAY</td><td>GTX2.TXDIFFCTRL2</td></tr>

<tr><td>CELL23.IMUX.IMUX9.DELAY</td><td>GTX2.TXPREEMPHASIS3</td></tr>

<tr><td>CELL23.IMUX.IMUX11.DELAY</td><td>GTX2.LOOPBACK1</td></tr>

<tr><td>CELL23.IMUX.IMUX12.DELAY</td><td>GTX2.RXDLYALIGNTESTMODEENB</td></tr>

<tr><td>CELL23.IMUX.IMUX13.DELAY</td><td>GTX2.TXSWING</td></tr>

<tr><td>CELL23.IMUX.IMUX16.DELAY</td><td>GTX2.TXBUFDIFFCTRL1</td></tr>

<tr><td>CELL23.IMUX.IMUX17.DELAY</td><td>GTX2.TXPREEMPHASIS2</td></tr>

<tr><td>CELL23.IMUX.IMUX18.DELAY</td><td>GTX2.TXBUFDIFFCTRL2</td></tr>

<tr><td>CELL23.IMUX.IMUX19.DELAY</td><td>GTX2.TXPREEMPHASIS1</td></tr>

<tr><td>CELL23.IMUX.IMUX21.DELAY</td><td>GTX2.TXDIFFCTRL0</td></tr>

<tr><td>CELL23.IMUX.IMUX22.DELAY</td><td>GTX2.RXPLLREFSELDY1</td></tr>

<tr><td>CELL23.IMUX.IMUX24.DELAY</td><td>GTX2.LOOPBACK0</td></tr>

<tr><td>CELL23.IMUX.IMUX25.DELAY</td><td>GTX2.RXDLYALIGNFORCEROTATEB</td></tr>

<tr><td>CELL23.IMUX.IMUX26.DELAY</td><td>GTX2.TXPREEMPHASIS0</td></tr>

<tr><td>CELL23.IMUX.IMUX27.DELAY</td><td>GTX2.LOOPBACK2</td></tr>

<tr><td>CELL23.IMUX.IMUX28.DELAY</td><td>GTX2.RXDLYALIGNMONENB</td></tr>

<tr><td>CELL23.IMUX.IMUX29.DELAY</td><td>GTX2.RXDLYALIGNSWPPRECURB</td></tr>

<tr><td>CELL23.IMUX.IMUX30.DELAY</td><td>GTX2.TXDIFFCTRL3</td></tr>

<tr><td>CELL23.IMUX.IMUX32.DELAY</td><td>GTX2.RXCHBONDI0</td></tr>

<tr><td>CELL23.IMUX.IMUX33.DELAY</td><td>GTX2.RXCHBONDI1</td></tr>

<tr><td>CELL23.IMUX.IMUX34.DELAY</td><td>GTX2.RXCHBONDI2</td></tr>

<tr><td>CELL23.IMUX.IMUX35.DELAY</td><td>GTX2.RXCHBONDI3</td></tr>

<tr><td>CELL23.IMUX.IMUX36.DELAY</td><td>GTX2.RXCOMMADETUSE</td></tr>

<tr><td>CELL23.IMUX.IMUX37.DELAY</td><td>GTX2.RXPLLREFSELDY0</td></tr>

<tr><td>CELL23.IMUX.IMUX38.DELAY</td><td>GTX2.TXDIFFCTRL1</td></tr>

<tr><td>CELL23.IMUX.IMUX39.DELAY</td><td>GTX2.RXPLLREFSELDY2</td></tr>

<tr><td>CELL23.OUT0.TMIN</td><td>GTX2.RXDISPERR2</td></tr>

<tr><td>CELL23.OUT1.TMIN</td><td>GTX2.RXRUNDISP3</td></tr>

<tr><td>CELL23.OUT2.TMIN</td><td>GTX2.RXCHARISCOMMA1</td></tr>

<tr><td>CELL23.OUT3.TMIN</td><td>GTX2.RXNOTINTABLE3</td></tr>

<tr><td>CELL23.OUT4.TMIN</td><td>GTX2.RXDISPERR0</td></tr>

<tr><td>CELL23.OUT5.TMIN</td><td>GTX2.RXRUNDISP1</td></tr>

<tr><td>CELL23.OUT7.TMIN</td><td>GTX2.RXNOTINTABLE1</td></tr>

<tr><td>CELL23.OUT8.TMIN</td><td>GTX2.RXDISPERR1</td></tr>

<tr><td>CELL23.OUT9.TMIN</td><td>GTX2.RXRUNDISP0</td></tr>

<tr><td>CELL23.OUT11.TMIN</td><td>GTX2.RXNOTINTABLE0</td></tr>

<tr><td>CELL23.OUT13.TMIN</td><td>GTX2.RXCHANISALIGNED</td></tr>

<tr><td>CELL23.OUT14.TMIN</td><td>GTX2.RXCHARISCOMMA0</td></tr>

<tr><td>CELL23.OUT15.TMIN</td><td>GTX2.RXNOTINTABLE2</td></tr>

<tr><td>CELL23.OUT16.TMIN</td><td>GTX2.RXCHARISK0</td></tr>

<tr><td>CELL23.OUT19.TMIN</td><td>GTX2.RXRUNDISP2</td></tr>

<tr><td>CELL23.OUT22.TMIN</td><td>GTX2.RXDISPERR3</td></tr>

<tr><td>CELL24.IMUX.CLK1</td><td>GTX2.SCANCLK</td></tr>

<tr><td>CELL24.IMUX.IMUX8.DELAY</td><td>GTX2.DFETAP10</td></tr>

<tr><td>CELL24.IMUX.IMUX9.DELAY</td><td>GTX2.TXDETECTRX</td></tr>

<tr><td>CELL24.IMUX.IMUX10.DELAY</td><td>GTX2.DFETAP11</td></tr>

<tr><td>CELL24.IMUX.IMUX11.DELAY</td><td>GTX2.TXMARGIN0</td></tr>

<tr><td>CELL24.IMUX.IMUX13.DELAY</td><td>GTX2.RXPOWERDOWN0</td></tr>

<tr><td>CELL24.IMUX.IMUX14.DELAY</td><td>GTX2.DFETAP12</td></tr>

<tr><td>CELL24.IMUX.IMUX15.DELAY</td><td>GTX2.DFETAP13</td></tr>

<tr><td>CELL24.IMUX.IMUX16.DELAY</td><td>GTX2.DFECLKDLYADJ5</td></tr>

<tr><td>CELL24.IMUX.IMUX17.DELAY</td><td>GTX2.DFECLKDLYADJ4</td></tr>

<tr><td>CELL24.IMUX.IMUX18.DELAY</td><td>GTX2.DFECLKDLYADJ2</td></tr>

<tr><td>CELL24.IMUX.IMUX19.DELAY</td><td>GTX2.DFECLKDLYADJ1</td></tr>

<tr><td>CELL24.IMUX.IMUX21.DELAY</td><td>GTX2.RXPOWERDOWN1</td></tr>

<tr><td>CELL24.IMUX.IMUX24.DELAY</td><td>GTX2.DFETAP20</td></tr>

<tr><td>CELL24.IMUX.IMUX25.DELAY</td><td>GTX2.DFETAP21</td></tr>

<tr><td>CELL24.IMUX.IMUX26.DELAY</td><td>GTX2.TXMARGIN1</td></tr>

<tr><td>CELL24.IMUX.IMUX28.DELAY</td><td>GTX2.TXPOWERDOWN0</td></tr>

<tr><td>CELL24.IMUX.IMUX29.DELAY</td><td>GTX2.DFEDLYOVRD</td></tr>

<tr><td>CELL24.IMUX.IMUX30.DELAY</td><td>GTX2.DFETAP22</td></tr>

<tr><td>CELL24.IMUX.IMUX31.DELAY</td><td>GTX2.DFETAP23</td></tr>

<tr><td>CELL24.IMUX.IMUX32.DELAY</td><td>GTX2.TXELECIDLE</td></tr>

<tr><td>CELL24.IMUX.IMUX33.DELAY</td><td>GTX2.DFECLKDLYADJ3</td></tr>

<tr><td>CELL24.IMUX.IMUX35.DELAY</td><td>GTX2.DFECLKDLYADJ0</td></tr>

<tr><td>CELL24.IMUX.IMUX36.DELAY</td><td>GTX2.TXPOWERDOWN1</td></tr>

<tr><td>CELL24.IMUX.IMUX37.DELAY</td><td>GTX2.DFETAPOVRD</td></tr>

<tr><td>CELL24.IMUX.IMUX38.DELAY</td><td>GTX2.DFETAP14</td></tr>

<tr><td>CELL24.IMUX.IMUX39.DELAY</td><td>GTX2.DFETAP24</td></tr>

<tr><td>CELL24.OUT0.TMIN</td><td>GTX2.MGTREFCLKFAB0</td></tr>

<tr><td>CELL24.OUT3.TMIN</td><td>GTX2.RXBUFSTATUS2</td></tr>

<tr><td>CELL24.OUT4.TMIN</td><td>GTX2.SCANOUT1</td></tr>

<tr><td>CELL24.OUT5.TMIN</td><td>GTX2.RXPLLLKDET</td></tr>

<tr><td>CELL24.OUT6.TMIN</td><td>GTX2.RXBUFSTATUS0</td></tr>

<tr><td>CELL24.OUT7.TMIN</td><td>GTX2.RXBUFSTATUS1</td></tr>

<tr><td>CELL24.OUT8.TMIN</td><td>GTX2.PHYSTATUS</td></tr>

<tr><td>CELL24.OUT10.TMIN</td><td>GTX2.RXCHBONDO1</td></tr>

<tr><td>CELL24.OUT11.TMIN</td><td>GTX2.RXCHBONDO2</td></tr>

<tr><td>CELL24.OUT12.TMIN</td><td>GTX2.MGTREFCLKFAB1</td></tr>

<tr><td>CELL24.OUT13.TMIN</td><td>GTX2.RXSTATUS2</td></tr>

<tr><td>CELL24.OUT14.TMIN</td><td>GTX2.RXSTATUS0</td></tr>

<tr><td>CELL24.OUT15.TMIN</td><td>GTX2.RXCHBONDO3</td></tr>

<tr><td>CELL24.OUT16.TMIN</td><td>GTX2.RXSTATUS1</td></tr>

<tr><td>CELL24.OUT17.TMIN</td><td>GTX2.RXCHBONDO0</td></tr>

<tr><td>CELL24.OUT18.TMIN</td><td>GTX2.SCANOUT0</td></tr>

<tr><td>CELL24.OUT22.TMIN</td><td>GTX2.RXOVERSAMPLEERR</td></tr>

<tr><td>CELL25.IMUX.CLK1</td><td>GTX2.TSTCLK1</td></tr>

<tr><td>CELL25.IMUX.CTRL1</td><td>GTX2.PLLTXRESET</td></tr>

<tr><td>CELL25.IMUX.IMUX2.DELAY</td><td>GTX2.TXDLYALIGNUPDSW</td></tr>

<tr><td>CELL25.IMUX.IMUX8.DELAY</td><td>GTX2.TXHEADER0</td></tr>

<tr><td>CELL25.IMUX.IMUX9.DELAY</td><td>GTX2.TXPOLARITY</td></tr>

<tr><td>CELL25.IMUX.IMUX10.DELAY</td><td>GTX2.RXDLYALIGNUPDSW</td></tr>

<tr><td>CELL25.IMUX.IMUX11.DELAY</td><td>GTX2.TXBYPASS8B10B0</td></tr>

<tr><td>CELL25.IMUX.IMUX13.DELAY</td><td>GTX2.TXDLYALIGNRESET</td></tr>

<tr><td>CELL25.IMUX.IMUX14.DELAY</td><td>GTX2.RXDLYALIGNDISABLE</td></tr>

<tr><td>CELL25.IMUX.IMUX15.DELAY</td><td>GTX2.TXMARGIN2</td></tr>

<tr><td>CELL25.IMUX.IMUX16.DELAY</td><td>GTX2.TXHEADER1</td></tr>

<tr><td>CELL25.IMUX.IMUX17.DELAY</td><td>GTX2.TXINHIBIT</td></tr>

<tr><td>CELL25.IMUX.IMUX18.DELAY</td><td>GTX2.TXPMASETPHASE</td></tr>

<tr><td>CELL25.IMUX.IMUX19.DELAY</td><td>GTX2.TXBYPASS8B10B3</td></tr>

<tr><td>CELL25.IMUX.IMUX21.DELAY</td><td>GTX2.TXCHARDISPMODE3</td></tr>

<tr><td>CELL25.IMUX.IMUX22.DELAY</td><td>GTX2.TXCHARDISPVAL3</td></tr>

<tr><td>CELL25.IMUX.IMUX23.DELAY</td><td>GTX2.TXCHARISK3</td></tr>

<tr><td>CELL25.IMUX.IMUX25.DELAY</td><td>GTX2.TXDLYALIGNOVERRIDE</td></tr>

<tr><td>CELL25.IMUX.IMUX26.DELAY</td><td>GTX2.TXCHARISK0</td></tr>

<tr><td>CELL25.IMUX.IMUX27.DELAY</td><td>GTX2.TXBYPASS8B10B1</td></tr>

<tr><td>CELL25.IMUX.IMUX28.DELAY</td><td>GTX2.TXCHARDISPMODE1</td></tr>

<tr><td>CELL25.IMUX.IMUX29.DELAY</td><td>GTX2.RXDLYALIGNRESET</td></tr>

<tr><td>CELL25.IMUX.IMUX30.DELAY</td><td>GTX2.TXCHARDISPVAL1</td></tr>

<tr><td>CELL25.IMUX.IMUX32.DELAY</td><td>GTX2.TXHEADER2</td></tr>

<tr><td>CELL25.IMUX.IMUX33.DELAY</td><td>GTX2.RXDLYALIGNOVERRIDE</td></tr>

<tr><td>CELL25.IMUX.IMUX34.DELAY</td><td>GTX2.TXCHARDISPMODE0</td></tr>

<tr><td>CELL25.IMUX.IMUX35.DELAY</td><td>GTX2.TXBYPASS8B10B2</td></tr>

<tr><td>CELL25.IMUX.IMUX36.DELAY</td><td>GTX2.TXCHARISK1</td></tr>

<tr><td>CELL25.IMUX.IMUX37.DELAY</td><td>GTX2.TXCHARDISPMODE2</td></tr>

<tr><td>CELL25.IMUX.IMUX38.DELAY</td><td>GTX2.TXCHARDISPVAL2</td></tr>

<tr><td>CELL25.IMUX.IMUX39.DELAY</td><td>GTX2.TXCHARISK2</td></tr>

<tr><td>CELL25.IMUX.IMUX44.DELAY</td><td>GTX2.TXCHARDISPVAL0</td></tr>

<tr><td>CELL25.IMUX.IMUX46.DELAY</td><td>GTX2.TXDLYALIGNDISABLE</td></tr>

<tr><td>CELL25.OUT0.TMIN</td><td>GTX2.RXDLYALIGNMONITOR7</td></tr>

<tr><td>CELL25.OUT1.TMIN</td><td>GTX2.RXSTARTOFSEQ</td></tr>

<tr><td>CELL25.OUT2.TMIN</td><td>GTX2.RXPRBSERR</td></tr>

<tr><td>CELL25.OUT3.TMIN</td><td>GTX2.RXELECIDLE</td></tr>

<tr><td>CELL25.OUT4.TMIN</td><td>GTX2.RXVALID</td></tr>

<tr><td>CELL25.OUT5.TMIN</td><td>GTX2.RXRECCLKPCS</td></tr>

<tr><td>CELL25.OUT6.TMIN</td><td>GTX2.RXCLKCORCNT2</td></tr>

<tr><td>CELL25.OUT7.TMIN</td><td>GTX2.RXDLYALIGNMONITOR2</td></tr>

<tr><td>CELL25.OUT8.TMIN</td><td>GTX2.RXCLKCORCNT0</td></tr>

<tr><td>CELL25.OUT9.TMIN</td><td>GTX2.RXCLKCORCNT1</td></tr>

<tr><td>CELL25.OUT10.TMIN</td><td>GTX2.RXHEADER0</td></tr>

<tr><td>CELL25.OUT11.TMIN</td><td>GTX2.RXHEADERVALID</td></tr>

<tr><td>CELL25.OUT12.TMIN</td><td>GTX2.RXCOMMADET</td></tr>

<tr><td>CELL25.OUT14.TMIN</td><td>GTX2.RXCHANBONDSEQ</td></tr>

<tr><td>CELL25.OUT15.TMIN</td><td>GTX2.RXDLYALIGNMONITOR1</td></tr>

<tr><td>CELL25.OUT16.TMIN</td><td>GTX2.RXHEADER1</td></tr>

<tr><td>CELL25.OUT17.TMIN</td><td>GTX2.RXHEADER2</td></tr>

<tr><td>CELL25.OUT18.TMIN</td><td>GTX2.RXDLYALIGNMONITOR6</td></tr>

<tr><td>CELL25.OUT19.TMIN</td><td>GTX2.RXDLYALIGNMONITOR5</td></tr>

<tr><td>CELL25.OUT20.TMIN</td><td>GTX2.RXDLYALIGNMONITOR3</td></tr>

<tr><td>CELL25.OUT21.TMIN</td><td>GTX2.RXDLYALIGNMONITOR0</td></tr>

<tr><td>CELL25.OUT22.TMIN</td><td>GTX2.RXRESETDONE</td></tr>

<tr><td>CELL25.OUT23.TMIN</td><td>GTX2.RXDLYALIGNMONITOR4</td></tr>

<tr><td>CELL26.IMUX.CLK0</td><td>GTX2.TXUSRCLK</td></tr>

<tr><td>CELL26.IMUX.CLK1</td><td>GTX2.TXUSRCLK2</td></tr>

<tr><td>CELL26.IMUX.CTRL0</td><td>GTX2.TXRESET</td></tr>

<tr><td>CELL26.IMUX.CTRL1</td><td>GTX2.GTXTXRESET</td></tr>

<tr><td>CELL26.IMUX.IMUX3.DELAY</td><td>GTX2.TXDATA12</td></tr>

<tr><td>CELL26.IMUX.IMUX5.DELAY</td><td>GTX2.TXDATA14</td></tr>

<tr><td>CELL26.IMUX.IMUX8.DELAY</td><td>GTX2.TXSEQUENCE3</td></tr>

<tr><td>CELL26.IMUX.IMUX9.DELAY</td><td>GTX2.DFETAP31</td></tr>

<tr><td>CELL26.IMUX.IMUX10.DELAY</td><td>GTX2.DFETAP30</td></tr>

<tr><td>CELL26.IMUX.IMUX11.DELAY</td><td>GTX2.TXSEQUENCE0</td></tr>

<tr><td>CELL26.IMUX.IMUX12.DELAY</td><td>GTX2.DFETAP32</td></tr>

<tr><td>CELL26.IMUX.IMUX13.DELAY</td><td>GTX2.TXDATA15</td></tr>

<tr><td>CELL26.IMUX.IMUX15.DELAY</td><td>GTX2.TXENPRBSTST2</td></tr>

<tr><td>CELL26.IMUX.IMUX17.DELAY</td><td>GTX2.DFETAP33</td></tr>

<tr><td>CELL26.IMUX.IMUX19.DELAY</td><td>GTX2.TXSEQUENCE1</td></tr>

<tr><td>CELL26.IMUX.IMUX20.DELAY</td><td>GTX2.DFETAP43</td></tr>

<tr><td>CELL26.IMUX.IMUX22.DELAY</td><td>GTX2.TXSEQUENCE5</td></tr>

<tr><td>CELL26.IMUX.IMUX23.DELAY</td><td>GTX2.TXENPRBSTST1</td></tr>

<tr><td>CELL26.IMUX.IMUX24.DELAY</td><td>GTX2.TXSEQUENCE4</td></tr>

<tr><td>CELL26.IMUX.IMUX25.DELAY</td><td>GTX2.DFETAP41</td></tr>

<tr><td>CELL26.IMUX.IMUX26.DELAY</td><td>GTX2.DFETAP40</td></tr>

<tr><td>CELL26.IMUX.IMUX28.DELAY</td><td>GTX2.DFETAP42</td></tr>

<tr><td>CELL26.IMUX.IMUX30.DELAY</td><td>GTX2.TXDATA13</td></tr>

<tr><td>CELL26.IMUX.IMUX32.DELAY</td><td>GTX2.GATERXELECIDLE</td></tr>

<tr><td>CELL26.IMUX.IMUX33.DELAY</td><td>GTX2.TXRATE1</td></tr>

<tr><td>CELL26.IMUX.IMUX34.DELAY</td><td>GTX2.TXRATE0</td></tr>

<tr><td>CELL26.IMUX.IMUX35.DELAY</td><td>GTX2.TXSEQUENCE2</td></tr>

<tr><td>CELL26.IMUX.IMUX37.DELAY</td><td>GTX2.IGNORESIGDET</td></tr>

<tr><td>CELL26.IMUX.IMUX38.DELAY</td><td>GTX2.TXSEQUENCE6</td></tr>

<tr><td>CELL26.IMUX.IMUX39.DELAY</td><td>GTX2.TXENPRBSTST0</td></tr>

<tr><td>CELL26.IMUX.IMUX41.DELAY</td><td>GTX2.RXRATE1</td></tr>

<tr><td>CELL26.IMUX.IMUX42.DELAY</td><td>GTX2.RXRATE0</td></tr>

<tr><td>CELL26.OUT1.TMIN</td><td>GTX2.DFECLKDLYADJMON1</td></tr>

<tr><td>CELL26.OUT2.TMIN</td><td>GTX2.DFECLKDLYADJMON2</td></tr>

<tr><td>CELL26.OUT3.TMIN</td><td>GTX2.DFECLKDLYADJMON5</td></tr>

<tr><td>CELL26.OUT4.TMIN</td><td>GTX2.TXGEARBOXREADY</td></tr>

<tr><td>CELL26.OUT5.TMIN</td><td>GTX2.DFECLKDLYADJMON0</td></tr>

<tr><td>CELL26.OUT6.TMIN</td><td>GTX2.DFECLKDLYADJMON3</td></tr>

<tr><td>CELL26.OUT7.TMIN</td><td>GTX2.DFECLKDLYADJMON4</td></tr>

<tr><td>CELL26.OUT8.TMIN</td><td>GTX2.TXOUTCLKPCS</td></tr>

<tr><td>CELL26.OUT10.TMIN</td><td>GTX2.DFEEYEDACMON2</td></tr>

<tr><td>CELL26.OUT11.TMIN</td><td>GTX2.DFEEYEDACMON3</td></tr>

<tr><td>CELL26.OUT13.TMIN</td><td>GTX2.DFEEYEDACMON0</td></tr>

<tr><td>CELL26.OUT14.TMIN</td><td>GTX2.DFEEYEDACMON1</td></tr>

<tr><td>CELL26.OUT15.TMIN</td><td>GTX2.DFEEYEDACMON4</td></tr>

<tr><td>CELL26.OUT18.TMIN</td><td>GTX2.DFESENSCAL1</td></tr>

<tr><td>CELL26.OUT19.TMIN</td><td>GTX2.DFESENSCAL0</td></tr>

<tr><td>CELL26.OUT20.TMIN</td><td>GTX2.RXRATEDONE</td></tr>

<tr><td>CELL26.OUT22.TMIN</td><td>GTX2.DFESENSCAL2</td></tr>

<tr><td>CELL26.OUT23.TMIN</td><td>GTX2.TXRATEDONE</td></tr>

<tr><td>CELL27.IMUX.CLK0</td><td>GTX2.GREFCLKTX</td></tr>

<tr><td>CELL27.IMUX.IMUX9.DELAY</td><td>GTX2.TXDLYALIGNFORCEROTATEB</td></tr>

<tr><td>CELL27.IMUX.IMUX10.DELAY</td><td>GTX2.TXCOMWAKE</td></tr>

<tr><td>CELL27.IMUX.IMUX11.DELAY</td><td>GTX2.TXDLYALIGNMONENB</td></tr>

<tr><td>CELL27.IMUX.IMUX12.DELAY</td><td>GTX2.TXPLLLKDETEN</td></tr>

<tr><td>CELL27.IMUX.IMUX13.DELAY</td><td>GTX2.TXDATA10</td></tr>

<tr><td>CELL27.IMUX.IMUX14.DELAY</td><td>GTX2.TXSTARTSEQ</td></tr>

<tr><td>CELL27.IMUX.IMUX15.DELAY</td><td>GTX2.TXDATA8</td></tr>

<tr><td>CELL27.IMUX.IMUX18.DELAY</td><td>GTX2.TXCOMINIT</td></tr>

<tr><td>CELL27.IMUX.IMUX19.DELAY</td><td>GTX2.TXCOMSAS</td></tr>

<tr><td>CELL27.IMUX.IMUX21.DELAY</td><td>GTX2.TXDATA9</td></tr>

<tr><td>CELL27.IMUX.IMUX22.DELAY</td><td>GTX2.TXENC8B10BUSE</td></tr>

<tr><td>CELL27.IMUX.IMUX24.DELAY</td><td>GTX2.TXDATA23</td></tr>

<tr><td>CELL27.IMUX.IMUX25.DELAY</td><td>GTX2.TXDATA22</td></tr>

<tr><td>CELL27.IMUX.IMUX26.DELAY</td><td>GTX2.TXDATA7</td></tr>

<tr><td>CELL27.IMUX.IMUX27.DELAY</td><td>GTX2.TXDATA20</td></tr>

<tr><td>CELL27.IMUX.IMUX28.DELAY</td><td>GTX2.TXDATA21</td></tr>

<tr><td>CELL27.IMUX.IMUX29.DELAY</td><td>GTX2.TXPLLPOWERDOWN</td></tr>

<tr><td>CELL27.IMUX.IMUX30.DELAY</td><td>GTX2.TXDLYALIGNTESTMODEENB</td></tr>

<tr><td>CELL27.IMUX.IMUX32.DELAY</td><td>GTX2.TXDATA31</td></tr>

<tr><td>CELL27.IMUX.IMUX33.DELAY</td><td>GTX2.TXDATA30</td></tr>

<tr><td>CELL27.IMUX.IMUX34.DELAY</td><td>GTX2.TXDATA6</td></tr>

<tr><td>CELL27.IMUX.IMUX35.DELAY</td><td>GTX2.TXDATA28</td></tr>

<tr><td>CELL27.IMUX.IMUX36.DELAY</td><td>GTX2.TXDATA29</td></tr>

<tr><td>CELL27.IMUX.IMUX37.DELAY</td><td>GTX2.TXPLLREFSELDY0</td></tr>

<tr><td>CELL27.IMUX.IMUX38.DELAY</td><td>GTX2.TXPLLREFSELDY1</td></tr>

<tr><td>CELL27.IMUX.IMUX39.DELAY</td><td>GTX2.TXPLLREFSELDY2</td></tr>

<tr><td>CELL27.IMUX.IMUX40.DELAY</td><td>GTX2.TXDATA11</td></tr>

<tr><td>CELL27.OUT0.TMIN</td><td>GTX2.TXDLYALIGNMONITOR7</td></tr>

<tr><td>CELL27.OUT1.TMIN</td><td>GTX2.DFETAP2MONITOR0</td></tr>

<tr><td>CELL27.OUT2.TMIN</td><td>GTX2.DFETAP2MONITOR1</td></tr>

<tr><td>CELL27.OUT3.TMIN</td><td>GTX2.DFETAP2MONITOR4</td></tr>

<tr><td>CELL27.OUT4.TMIN</td><td>GTX2.TXDLYALIGNMONITOR2</td></tr>

<tr><td>CELL27.OUT5.TMIN</td><td>GTX2.TXBUFSTATUS0</td></tr>

<tr><td>CELL27.OUT6.TMIN</td><td>GTX2.DFETAP2MONITOR2</td></tr>

<tr><td>CELL27.OUT7.TMIN</td><td>GTX2.DFETAP2MONITOR3</td></tr>

<tr><td>CELL27.OUT8.TMIN</td><td>GTX2.DFETAP4MONITOR1</td></tr>

<tr><td>CELL27.OUT9.TMIN</td><td>GTX2.DFETAP4MONITOR2</td></tr>

<tr><td>CELL27.OUT10.TMIN</td><td>GTX2.TXKERR1</td></tr>

<tr><td>CELL27.OUT11.TMIN</td><td>GTX2.TXKERR2</td></tr>

<tr><td>CELL27.OUT12.TMIN</td><td>GTX2.DFETAP4MONITOR0</td></tr>

<tr><td>CELL27.OUT13.TMIN</td><td>GTX2.DFETAP4MONITOR3</td></tr>

<tr><td>CELL27.OUT14.TMIN</td><td>GTX2.TXKERR0</td></tr>

<tr><td>CELL27.OUT15.TMIN</td><td>GTX2.TXKERR3</td></tr>

<tr><td>CELL27.OUT16.TMIN</td><td>GTX2.TXDLYALIGNMONITOR1</td></tr>

<tr><td>CELL27.OUT17.TMIN</td><td>GTX2.TXBUFSTATUS1</td></tr>

<tr><td>CELL27.OUT18.TMIN</td><td>GTX2.TXDLYALIGNMONITOR6</td></tr>

<tr><td>CELL27.OUT19.TMIN</td><td>GTX2.TXDLYALIGNMONITOR5</td></tr>

<tr><td>CELL27.OUT20.TMIN</td><td>GTX2.TXDLYALIGNMONITOR3</td></tr>

<tr><td>CELL27.OUT21.TMIN</td><td>GTX2.TXDLYALIGNMONITOR0</td></tr>

<tr><td>CELL27.OUT22.TMIN</td><td>GTX2.TXRESETDONE</td></tr>

<tr><td>CELL27.OUT23.TMIN</td><td>GTX2.TXDLYALIGNMONITOR4</td></tr>

<tr><td>CELL28.IMUX.IMUX8.DELAY</td><td>GTX2.DWE</td></tr>

<tr><td>CELL28.IMUX.IMUX9.DELAY</td><td>GTX2.SCANIN4</td></tr>

<tr><td>CELL28.IMUX.IMUX10.DELAY</td><td>GTX2.TXPOSTEMPHASIS0</td></tr>

<tr><td>CELL28.IMUX.IMUX12.DELAY</td><td>GTX2.TXPOSTEMPHASIS2</td></tr>

<tr><td>CELL28.IMUX.IMUX13.DELAY</td><td>GTX2.TXPRBSFORCEERR</td></tr>

<tr><td>CELL28.IMUX.IMUX15.DELAY</td><td>GTX2.TXPDOWNASYNCH</td></tr>

<tr><td>CELL28.IMUX.IMUX16.DELAY</td><td>GTX2.DEN</td></tr>

<tr><td>CELL28.IMUX.IMUX17.DELAY</td><td>GTX2.TXENPMAPHASEALIGN</td></tr>

<tr><td>CELL28.IMUX.IMUX18.DELAY</td><td>GTX2.TXPOSTEMPHASIS1</td></tr>

<tr><td>CELL28.IMUX.IMUX19.DELAY</td><td>GTX2.TXDATA25</td></tr>

<tr><td>CELL28.IMUX.IMUX20.DELAY</td><td>GTX2.TXPOSTEMPHASIS3</td></tr>

<tr><td>CELL28.IMUX.IMUX22.DELAY</td><td>GTX2.TXPOSTEMPHASIS4</td></tr>

<tr><td>CELL28.IMUX.IMUX25.DELAY</td><td>GTX2.SCANIN1</td></tr>

<tr><td>CELL28.IMUX.IMUX26.DELAY</td><td>GTX2.TXDATA4</td></tr>

<tr><td>CELL28.IMUX.IMUX27.DELAY</td><td>GTX2.TXDATA19</td></tr>

<tr><td>CELL28.IMUX.IMUX28.DELAY</td><td>GTX2.TXDATA2</td></tr>

<tr><td>CELL28.IMUX.IMUX29.DELAY</td><td>GTX2.TXDATA18</td></tr>

<tr><td>CELL28.IMUX.IMUX30.DELAY</td><td>GTX2.TXDATA17</td></tr>

<tr><td>CELL28.IMUX.IMUX31.DELAY</td><td>GTX2.TXDATA16</td></tr>

<tr><td>CELL28.IMUX.IMUX32.DELAY</td><td>GTX2.TXDATA3</td></tr>

<tr><td>CELL28.IMUX.IMUX33.DELAY</td><td>GTX2.SCANIN0</td></tr>

<tr><td>CELL28.IMUX.IMUX34.DELAY</td><td>GTX2.TXDATA5</td></tr>

<tr><td>CELL28.IMUX.IMUX35.DELAY</td><td>GTX2.TXDATA27</td></tr>

<tr><td>CELL28.IMUX.IMUX36.DELAY</td><td>GTX2.TXDATA1</td></tr>

<tr><td>CELL28.IMUX.IMUX37.DELAY</td><td>GTX2.TXDATA26</td></tr>

<tr><td>CELL28.IMUX.IMUX38.DELAY</td><td>GTX2.TXDATA0</td></tr>

<tr><td>CELL28.IMUX.IMUX39.DELAY</td><td>GTX2.TXDATA24</td></tr>

<tr><td>CELL28.OUT0.TMIN</td><td>GTX2.DRDY</td></tr>

<tr><td>CELL28.OUT1.TMIN</td><td>GTX2.DFETAP1MONITOR0</td></tr>

<tr><td>CELL28.OUT2.TMIN</td><td>GTX2.DFETAP1MONITOR1</td></tr>

<tr><td>CELL28.OUT3.TMIN</td><td>GTX2.DFETAP1MONITOR4</td></tr>

<tr><td>CELL28.OUT5.TMIN</td><td>GTX2.TXPLLLKDET</td></tr>

<tr><td>CELL28.OUT6.TMIN</td><td>GTX2.DFETAP1MONITOR2</td></tr>

<tr><td>CELL28.OUT7.TMIN</td><td>GTX2.DFETAP1MONITOR3</td></tr>

<tr><td>CELL28.OUT8.TMIN</td><td>GTX2.DFETAP3MONITOR1</td></tr>

<tr><td>CELL28.OUT9.TMIN</td><td>GTX2.DFETAP3MONITOR2</td></tr>

<tr><td>CELL28.OUT10.TMIN</td><td>GTX2.TXRUNDISP1</td></tr>

<tr><td>CELL28.OUT11.TMIN</td><td>GTX2.TXRUNDISP2</td></tr>

<tr><td>CELL28.OUT12.TMIN</td><td>GTX2.DFETAP3MONITOR0</td></tr>

<tr><td>CELL28.OUT13.TMIN</td><td>GTX2.DFETAP3MONITOR3</td></tr>

<tr><td>CELL28.OUT14.TMIN</td><td>GTX2.TXRUNDISP0</td></tr>

<tr><td>CELL28.OUT15.TMIN</td><td>GTX2.TXRUNDISP3</td></tr>

<tr><td>CELL28.OUT18.TMIN</td><td>GTX2.COMFINISH</td></tr>

<tr><td>CELL29.IMUX.CLK0</td><td>GTX2.DCLK</td></tr>

<tr><td>CELL29.IMUX.IMUX8.DELAY</td><td>GTX2.DI0</td></tr>

<tr><td>CELL29.IMUX.IMUX9.DELAY</td><td>GTX2.DI1</td></tr>

<tr><td>CELL29.IMUX.IMUX10.DELAY</td><td>GTX2.DI2</td></tr>

<tr><td>CELL29.IMUX.IMUX11.DELAY</td><td>GTX2.DI3</td></tr>

<tr><td>CELL29.IMUX.IMUX12.DELAY</td><td>GTX2.DI4</td></tr>

<tr><td>CELL29.IMUX.IMUX13.DELAY</td><td>GTX2.DI5</td></tr>

<tr><td>CELL29.IMUX.IMUX14.DELAY</td><td>GTX2.DI6</td></tr>

<tr><td>CELL29.IMUX.IMUX15.DELAY</td><td>GTX2.DI7</td></tr>

<tr><td>CELL29.IMUX.IMUX16.DELAY</td><td>GTX2.DI8</td></tr>

<tr><td>CELL29.IMUX.IMUX17.DELAY</td><td>GTX2.DI9</td></tr>

<tr><td>CELL29.IMUX.IMUX18.DELAY</td><td>GTX2.DI10</td></tr>

<tr><td>CELL29.IMUX.IMUX19.DELAY</td><td>GTX2.DI11</td></tr>

<tr><td>CELL29.IMUX.IMUX20.DELAY</td><td>GTX2.DI12</td></tr>

<tr><td>CELL29.IMUX.IMUX21.DELAY</td><td>GTX2.DI13</td></tr>

<tr><td>CELL29.IMUX.IMUX22.DELAY</td><td>GTX2.DI14</td></tr>

<tr><td>CELL29.IMUX.IMUX23.DELAY</td><td>GTX2.DI15</td></tr>

<tr><td>CELL29.IMUX.IMUX32.DELAY</td><td>GTX2.DADDR0</td></tr>

<tr><td>CELL29.IMUX.IMUX33.DELAY</td><td>GTX2.DADDR1</td></tr>

<tr><td>CELL29.IMUX.IMUX34.DELAY</td><td>GTX2.DADDR2</td></tr>

<tr><td>CELL29.IMUX.IMUX35.DELAY</td><td>GTX2.DADDR3</td></tr>

<tr><td>CELL29.IMUX.IMUX36.DELAY</td><td>GTX2.DADDR4</td></tr>

<tr><td>CELL29.IMUX.IMUX37.DELAY</td><td>GTX2.DADDR5</td></tr>

<tr><td>CELL29.IMUX.IMUX38.DELAY</td><td>GTX2.DADDR6</td></tr>

<tr><td>CELL29.IMUX.IMUX39.DELAY</td><td>GTX2.DADDR7</td></tr>

<tr><td>CELL29.OUT0.TMIN</td><td>GTX2.DRPDO7</td></tr>

<tr><td>CELL29.OUT1.TMIN</td><td>GTX2.DRPDO4</td></tr>

<tr><td>CELL29.OUT2.TMIN</td><td>GTX2.DRPDO3</td></tr>

<tr><td>CELL29.OUT3.TMIN</td><td>GTX2.DRPDO0</td></tr>

<tr><td>CELL29.OUT4.TMIN</td><td>GTX2.DRPDO6</td></tr>

<tr><td>CELL29.OUT5.TMIN</td><td>GTX2.DRPDO5</td></tr>

<tr><td>CELL29.OUT6.TMIN</td><td>GTX2.DRPDO2</td></tr>

<tr><td>CELL29.OUT7.TMIN</td><td>GTX2.DRPDO1</td></tr>

<tr><td>CELL29.OUT8.TMIN</td><td>GTX2.DRPDO14</td></tr>

<tr><td>CELL29.OUT9.TMIN</td><td>GTX2.DRPDO13</td></tr>

<tr><td>CELL29.OUT10.TMIN</td><td>GTX2.DRPDO10</td></tr>

<tr><td>CELL29.OUT11.TMIN</td><td>GTX2.DRPDO9</td></tr>

<tr><td>CELL29.OUT12.TMIN</td><td>GTX2.DRPDO15</td></tr>

<tr><td>CELL29.OUT13.TMIN</td><td>GTX2.DRPDO12</td></tr>

<tr><td>CELL29.OUT14.TMIN</td><td>GTX2.DRPDO11</td></tr>

<tr><td>CELL29.OUT15.TMIN</td><td>GTX2.DRPDO8</td></tr>

<tr><td>CELL30.IMUX.CTRL1</td><td>GTX3.PRBSCNTRESET</td></tr>

<tr><td>CELL30.IMUX.IMUX0.DELAY</td><td>GTX3.TSTIN17</td></tr>

<tr><td>CELL30.IMUX.IMUX1.DELAY</td><td>GTX3.TSTIN18</td></tr>

<tr><td>CELL30.IMUX.IMUX8.DELAY</td><td>GTX3.TSTIN9</td></tr>

<tr><td>CELL30.IMUX.IMUX9.DELAY</td><td>GTX3.TSTIN7</td></tr>

<tr><td>CELL30.IMUX.IMUX10.DELAY</td><td>GTX3.TSTIN5</td></tr>

<tr><td>CELL30.IMUX.IMUX11.DELAY</td><td>GTX3.TSTIN3</td></tr>

<tr><td>CELL30.IMUX.IMUX13.DELAY</td><td>GTX3.TSTIN12</td></tr>

<tr><td>CELL30.IMUX.IMUX14.DELAY</td><td>GTX3.TSTIN1</td></tr>

<tr><td>CELL30.IMUX.IMUX16.DELAY</td><td>GTX3.TSTIN15</td></tr>

<tr><td>CELL30.IMUX.IMUX17.DELAY</td><td>GTX3.TSTPWRDNOVRD</td></tr>

<tr><td>CELL30.IMUX.IMUX18.DELAY</td><td>GTX3.TSTPWRDN1</td></tr>

<tr><td>CELL30.IMUX.IMUX19.DELAY</td><td>GTX3.TSTPWRDN3</td></tr>

<tr><td>CELL30.IMUX.IMUX21.DELAY</td><td>GTX3.TSTIN11</td></tr>

<tr><td>CELL30.IMUX.IMUX22.DELAY</td><td>GTX3.SCANIN3</td></tr>

<tr><td>CELL30.IMUX.IMUX24.DELAY</td><td>GTX3.TSTIN8</td></tr>

<tr><td>CELL30.IMUX.IMUX25.DELAY</td><td>GTX3.TSTIN6</td></tr>

<tr><td>CELL30.IMUX.IMUX26.DELAY</td><td>GTX3.TSTIN4</td></tr>

<tr><td>CELL30.IMUX.IMUX27.DELAY</td><td>GTX3.TSTIN2</td></tr>

<tr><td>CELL30.IMUX.IMUX28.DELAY</td><td>GTX3.TSTIN13</td></tr>

<tr><td>CELL30.IMUX.IMUX29.DELAY</td><td>GTX3.SCANMODEB</td></tr>

<tr><td>CELL30.IMUX.IMUX30.DELAY</td><td>GTX3.TSTIN0</td></tr>

<tr><td>CELL30.IMUX.IMUX31.DELAY</td><td>GTX3.TSTIN10</td></tr>

<tr><td>CELL30.IMUX.IMUX32.DELAY</td><td>GTX3.TSTIN14</td></tr>

<tr><td>CELL30.IMUX.IMUX33.DELAY</td><td>GTX3.TSTPWRDN0</td></tr>

<tr><td>CELL30.IMUX.IMUX34.DELAY</td><td>GTX3.TSTPWRDN2</td></tr>

<tr><td>CELL30.IMUX.IMUX35.DELAY</td><td>GTX3.TSTPWRDN4</td></tr>

<tr><td>CELL30.IMUX.IMUX37.DELAY</td><td>GTX3.SCANENB</td></tr>

<tr><td>CELL30.IMUX.IMUX38.DELAY</td><td>GTX3.SCANIN2</td></tr>

<tr><td>CELL30.IMUX.IMUX40.DELAY</td><td>GTX3.TSTIN16</td></tr>

<tr><td>CELL30.IMUX.IMUX41.DELAY</td><td>GTX3.TSTIN19</td></tr>

<tr><td>CELL30.OUT0.TMIN</td><td>GTX3.RXDATA18</td></tr>

<tr><td>CELL30.OUT1.TMIN</td><td>GTX3.RXDATA4</td></tr>

<tr><td>CELL30.OUT2.TMIN</td><td>GTX3.RXDATA3</td></tr>

<tr><td>CELL30.OUT3.TMIN</td><td>GTX3.RXDATA17</td></tr>

<tr><td>CELL30.OUT4.TMIN</td><td>GTX3.RXDATA0</td></tr>

<tr><td>CELL30.OUT5.TMIN</td><td>GTX3.RXDATA5</td></tr>

<tr><td>CELL30.OUT6.TMIN</td><td>GTX3.RXDATA2</td></tr>

<tr><td>CELL30.OUT7.TMIN</td><td>GTX3.RXDATA1</td></tr>

<tr><td>CELL30.OUT8.TMIN</td><td>GTX3.SCANOUT4</td></tr>

<tr><td>CELL30.OUT13.TMIN</td><td>GTX3.SCANOUT3</td></tr>

<tr><td>CELL30.OUT15.TMIN</td><td>GTX3.RXDATA16</td></tr>

<tr><td>CELL30.OUT16.TMIN</td><td>GTX3.RXDATA22</td></tr>

<tr><td>CELL30.OUT17.TMIN</td><td>GTX3.RXDATA21</td></tr>

<tr><td>CELL30.OUT18.TMIN</td><td>GTX3.RXDATA20</td></tr>

<tr><td>CELL30.OUT20.TMIN</td><td>GTX3.RXDATA23</td></tr>

<tr><td>CELL30.OUT22.TMIN</td><td>GTX3.RXDATA19</td></tr>

<tr><td>CELL30.OUT23.TMIN</td><td>GTX3.SCANOUT2</td></tr>

<tr><td>CELL31.IMUX.CTRL0</td><td>GTX3.GTXRXRESET</td></tr>

<tr><td>CELL31.IMUX.CTRL1</td><td>GTX3.RXCDRRESET</td></tr>

<tr><td>CELL31.IMUX.IMUX9.DELAY</td><td>GTX3.RXSLIDE</td></tr>

<tr><td>CELL31.IMUX.IMUX11.DELAY</td><td>GTX3.RXPMASETPHASE</td></tr>

<tr><td>CELL31.IMUX.IMUX12.DELAY</td><td>GTX3.RXGEARBOXSLIP</td></tr>

<tr><td>CELL31.IMUX.IMUX14.DELAY</td><td>GTX3.RXEQMIX0</td></tr>

<tr><td>CELL31.IMUX.IMUX15.DELAY</td><td>GTX3.RXEQMIX1</td></tr>

<tr><td>CELL31.IMUX.IMUX18.DELAY</td><td>GTX3.RXENPRBSTST2</td></tr>

<tr><td>CELL31.IMUX.IMUX19.DELAY</td><td>GTX3.RXEQMIX9</td></tr>

<tr><td>CELL31.IMUX.IMUX20.DELAY</td><td>GTX3.RXEQMIX7</td></tr>

<tr><td>CELL31.IMUX.IMUX21.DELAY</td><td>GTX3.RXEQMIX5</td></tr>

<tr><td>CELL31.IMUX.IMUX22.DELAY</td><td>GTX3.RXEQMIX3</td></tr>

<tr><td>CELL31.IMUX.IMUX24.DELAY</td><td>GTX3.RXBUFWE</td></tr>

<tr><td>CELL31.IMUX.IMUX26.DELAY</td><td>GTX3.RXPOLARITY</td></tr>

<tr><td>CELL31.IMUX.IMUX27.DELAY</td><td>GTX3.RXEQMIX8</td></tr>

<tr><td>CELL31.IMUX.IMUX28.DELAY</td><td>GTX3.RXEQMIX6</td></tr>

<tr><td>CELL31.IMUX.IMUX29.DELAY</td><td>GTX3.RXEQMIX4</td></tr>

<tr><td>CELL31.IMUX.IMUX30.DELAY</td><td>GTX3.RXEQMIX2</td></tr>

<tr><td>CELL31.IMUX.IMUX32.DELAY</td><td>GTX3.RXENSAMPLEALIGN</td></tr>

<tr><td>CELL31.IMUX.IMUX33.DELAY</td><td>GTX3.RXENPRBSTST0</td></tr>

<tr><td>CELL31.IMUX.IMUX34.DELAY</td><td>GTX3.RXENPRBSTST1</td></tr>

<tr><td>CELL31.IMUX.IMUX35.DELAY</td><td>GTX3.RXENPMAPHASEALIGN</td></tr>

<tr><td>CELL31.IMUX.IMUX36.DELAY</td><td>GTX3.RXENMCOMMAALIGN</td></tr>

<tr><td>CELL31.IMUX.IMUX37.DELAY</td><td>GTX3.RXENPCOMMAALIGN</td></tr>

<tr><td>CELL31.IMUX.IMUX38.DELAY</td><td>GTX3.RXENCHANSYNC</td></tr>

<tr><td>CELL31.IMUX.IMUX39.DELAY</td><td>GTX3.RXDEC8B10BUSE</td></tr>

<tr><td>CELL31.OUT0.TMIN</td><td>GTX3.RXDATA24</td></tr>

<tr><td>CELL31.OUT1.TMIN</td><td>GTX3.RXDATA6</td></tr>

<tr><td>CELL31.OUT2.TMIN</td><td>GTX3.RXDATA11</td></tr>

<tr><td>CELL31.OUT3.TMIN</td><td>GTX3.RXDATA31</td></tr>

<tr><td>CELL31.OUT4.TMIN</td><td>GTX3.RXDATA8</td></tr>

<tr><td>CELL31.OUT5.TMIN</td><td>GTX3.RXDATA7</td></tr>

<tr><td>CELL31.OUT6.TMIN</td><td>GTX3.RXDATA10</td></tr>

<tr><td>CELL31.OUT7.TMIN</td><td>GTX3.RXDATA9</td></tr>

<tr><td>CELL31.OUT8.TMIN</td><td>GTX3.TSTOUT8</td></tr>

<tr><td>CELL31.OUT9.TMIN</td><td>GTX3.RXDATA27</td></tr>

<tr><td>CELL31.OUT10.TMIN</td><td>GTX3.TSTOUT2</td></tr>

<tr><td>CELL31.OUT11.TMIN</td><td>GTX3.RXDATA29</td></tr>

<tr><td>CELL31.OUT12.TMIN</td><td>GTX3.TSTOUT9</td></tr>

<tr><td>CELL31.OUT13.TMIN</td><td>GTX3.TSTOUT6</td></tr>

<tr><td>CELL31.OUT14.TMIN</td><td>GTX3.TSTOUT4</td></tr>

<tr><td>CELL31.OUT15.TMIN</td><td>GTX3.RXDATA30</td></tr>

<tr><td>CELL31.OUT16.TMIN</td><td>GTX3.RXDATA28</td></tr>

<tr><td>CELL31.OUT17.TMIN</td><td>GTX3.TSTOUT1</td></tr>

<tr><td>CELL31.OUT18.TMIN</td><td>GTX3.RXDATA26</td></tr>

<tr><td>CELL31.OUT19.TMIN</td><td>GTX3.TSTOUT7</td></tr>

<tr><td>CELL31.OUT20.TMIN</td><td>GTX3.TSTOUT3</td></tr>

<tr><td>CELL31.OUT21.TMIN</td><td>GTX3.TSTOUT0</td></tr>

<tr><td>CELL31.OUT22.TMIN</td><td>GTX3.RXDATA25</td></tr>

<tr><td>CELL31.OUT23.TMIN</td><td>GTX3.TSTOUT5</td></tr>

<tr><td>CELL32.IMUX.CLK0</td><td>GTX3.RXUSRCLK</td></tr>

<tr><td>CELL32.IMUX.CLK1</td><td>GTX3.RXUSRCLK2</td></tr>

<tr><td>CELL32.IMUX.CTRL0</td><td>GTX3.RXBUFRESET</td></tr>

<tr><td>CELL32.IMUX.CTRL1</td><td>GTX3.RXRESET</td></tr>

<tr><td>CELL32.IMUX.IMUX8.DELAY</td><td>GTX3.RXCHBONDSLAVE</td></tr>

<tr><td>CELL32.IMUX.IMUX10.DELAY</td><td>GTX3.RXCHBONDLEVEL0</td></tr>

<tr><td>CELL32.IMUX.IMUX11.DELAY</td><td>GTX3.RXCHBONDLEVEL2</td></tr>

<tr><td>CELL32.IMUX.IMUX14.DELAY</td><td>GTX3.USRCODEERR</td></tr>

<tr><td>CELL32.IMUX.IMUX18.DELAY</td><td>GTX3.CLKTESTSIG1</td></tr>

<tr><td>CELL32.IMUX.IMUX19.DELAY</td><td>GTX3.CLKTESTSIG0</td></tr>

<tr><td>CELL32.IMUX.IMUX20.DELAY</td><td>GTX3.RXPLLLKDETEN</td></tr>

<tr><td>CELL32.IMUX.IMUX21.DELAY</td><td>GTX3.RXPLLPOWERDOWN</td></tr>

<tr><td>CELL32.IMUX.IMUX24.DELAY</td><td>GTX3.RXCHBONDMASTER</td></tr>

<tr><td>CELL32.IMUX.IMUX26.DELAY</td><td>GTX3.RXCHBONDLEVEL1</td></tr>

<tr><td>CELL32.IMUX.IMUX27.DELAY</td><td>GTX3.GTXTEST12</td></tr>

<tr><td>CELL32.IMUX.IMUX28.DELAY</td><td>GTX3.GTXTEST11</td></tr>

<tr><td>CELL32.IMUX.IMUX29.DELAY</td><td>GTX3.GTXTEST10</td></tr>

<tr><td>CELL32.IMUX.IMUX30.DELAY</td><td>GTX3.GTXTEST9</td></tr>

<tr><td>CELL32.IMUX.IMUX31.DELAY</td><td>GTX3.GTXTEST8</td></tr>

<tr><td>CELL32.IMUX.IMUX32.DELAY</td><td>GTX3.GTXTEST7</td></tr>

<tr><td>CELL32.IMUX.IMUX33.DELAY</td><td>GTX3.GTXTEST6</td></tr>

<tr><td>CELL32.IMUX.IMUX34.DELAY</td><td>GTX3.GTXTEST5</td></tr>

<tr><td>CELL32.IMUX.IMUX35.DELAY</td><td>GTX3.GTXTEST4</td></tr>

<tr><td>CELL32.IMUX.IMUX36.DELAY</td><td>GTX3.GTXTEST3</td></tr>

<tr><td>CELL32.IMUX.IMUX37.DELAY</td><td>GTX3.GTXTEST2</td></tr>

<tr><td>CELL32.IMUX.IMUX38.DELAY</td><td>GTX3.GTXTEST1</td></tr>

<tr><td>CELL32.IMUX.IMUX39.DELAY</td><td>GTX3.GTXTEST0</td></tr>

<tr><td>CELL32.OUT0.TMIN</td><td>GTX3.RXLOSSOFSYNC0</td></tr>

<tr><td>CELL32.OUT1.TMIN</td><td>GTX3.RXDATA15</td></tr>

<tr><td>CELL32.OUT2.TMIN</td><td>GTX3.RXDATA14</td></tr>

<tr><td>CELL32.OUT3.TMIN</td><td>GTX3.RXCHARISK3</td></tr>

<tr><td>CELL32.OUT4.TMIN</td><td>GTX3.RXDATAVALID</td></tr>

<tr><td>CELL32.OUT5.TMIN</td><td>GTX3.RXCHARISK1</td></tr>

<tr><td>CELL32.OUT6.TMIN</td><td>GTX3.RXDATA13</td></tr>

<tr><td>CELL32.OUT7.TMIN</td><td>GTX3.RXDATA12</td></tr>

<tr><td>CELL32.OUT8.TMIN</td><td>GTX3.RXCHARISCOMMA2</td></tr>

<tr><td>CELL32.OUT10.TMIN</td><td>GTX3.RXBYTEREALIGN</td></tr>

<tr><td>CELL32.OUT13.TMIN</td><td>GTX3.RXBYTEISALIGNED</td></tr>

<tr><td>CELL32.OUT14.TMIN</td><td>GTX3.RXCHANREALIGN</td></tr>

<tr><td>CELL32.OUT15.TMIN</td><td>GTX3.RXCHARISK2</td></tr>

<tr><td>CELL32.OUT18.TMIN</td><td>GTX3.RXCHARISCOMMA3</td></tr>

<tr><td>CELL32.OUT19.TMIN</td><td>GTX3.COMSASDET</td></tr>

<tr><td>CELL32.OUT20.TMIN</td><td>GTX3.COMINITDET</td></tr>

<tr><td>CELL32.OUT22.TMIN</td><td>GTX3.RXLOSSOFSYNC1</td></tr>

<tr><td>CELL32.OUT23.TMIN</td><td>GTX3.COMWAKEDET</td></tr>

<tr><td>CELL33.IMUX.CLK0</td><td>GTX3.GREFCLKRX</td></tr>

<tr><td>CELL33.IMUX.CLK1</td><td>GTX3.TSTCLK0</td></tr>

<tr><td>CELL33.IMUX.CTRL0</td><td>GTX3.PLLRXRESET</td></tr>

<tr><td>CELL33.IMUX.IMUX0.DELAY</td><td>GTX3.TXBUFDIFFCTRL0</td></tr>

<tr><td>CELL33.IMUX.IMUX3.DELAY</td><td>GTX3.TXDEEMPH</td></tr>

<tr><td>CELL33.IMUX.IMUX5.DELAY</td><td>GTX3.TXDIFFCTRL2</td></tr>

<tr><td>CELL33.IMUX.IMUX9.DELAY</td><td>GTX3.TXPREEMPHASIS3</td></tr>

<tr><td>CELL33.IMUX.IMUX11.DELAY</td><td>GTX3.LOOPBACK1</td></tr>

<tr><td>CELL33.IMUX.IMUX12.DELAY</td><td>GTX3.RXDLYALIGNTESTMODEENB</td></tr>

<tr><td>CELL33.IMUX.IMUX13.DELAY</td><td>GTX3.TXSWING</td></tr>

<tr><td>CELL33.IMUX.IMUX16.DELAY</td><td>GTX3.TXBUFDIFFCTRL1</td></tr>

<tr><td>CELL33.IMUX.IMUX17.DELAY</td><td>GTX3.TXPREEMPHASIS2</td></tr>

<tr><td>CELL33.IMUX.IMUX18.DELAY</td><td>GTX3.TXBUFDIFFCTRL2</td></tr>

<tr><td>CELL33.IMUX.IMUX19.DELAY</td><td>GTX3.TXPREEMPHASIS1</td></tr>

<tr><td>CELL33.IMUX.IMUX21.DELAY</td><td>GTX3.TXDIFFCTRL0</td></tr>

<tr><td>CELL33.IMUX.IMUX22.DELAY</td><td>GTX3.RXPLLREFSELDY1</td></tr>

<tr><td>CELL33.IMUX.IMUX24.DELAY</td><td>GTX3.LOOPBACK0</td></tr>

<tr><td>CELL33.IMUX.IMUX25.DELAY</td><td>GTX3.RXDLYALIGNFORCEROTATEB</td></tr>

<tr><td>CELL33.IMUX.IMUX26.DELAY</td><td>GTX3.TXPREEMPHASIS0</td></tr>

<tr><td>CELL33.IMUX.IMUX27.DELAY</td><td>GTX3.LOOPBACK2</td></tr>

<tr><td>CELL33.IMUX.IMUX28.DELAY</td><td>GTX3.RXDLYALIGNMONENB</td></tr>

<tr><td>CELL33.IMUX.IMUX29.DELAY</td><td>GTX3.RXDLYALIGNSWPPRECURB</td></tr>

<tr><td>CELL33.IMUX.IMUX30.DELAY</td><td>GTX3.TXDIFFCTRL3</td></tr>

<tr><td>CELL33.IMUX.IMUX32.DELAY</td><td>GTX3.RXCHBONDI0</td></tr>

<tr><td>CELL33.IMUX.IMUX33.DELAY</td><td>GTX3.RXCHBONDI1</td></tr>

<tr><td>CELL33.IMUX.IMUX34.DELAY</td><td>GTX3.RXCHBONDI2</td></tr>

<tr><td>CELL33.IMUX.IMUX35.DELAY</td><td>GTX3.RXCHBONDI3</td></tr>

<tr><td>CELL33.IMUX.IMUX36.DELAY</td><td>GTX3.RXCOMMADETUSE</td></tr>

<tr><td>CELL33.IMUX.IMUX37.DELAY</td><td>GTX3.RXPLLREFSELDY0</td></tr>

<tr><td>CELL33.IMUX.IMUX38.DELAY</td><td>GTX3.TXDIFFCTRL1</td></tr>

<tr><td>CELL33.IMUX.IMUX39.DELAY</td><td>GTX3.RXPLLREFSELDY2</td></tr>

<tr><td>CELL33.OUT0.TMIN</td><td>GTX3.RXDISPERR2</td></tr>

<tr><td>CELL33.OUT1.TMIN</td><td>GTX3.RXRUNDISP3</td></tr>

<tr><td>CELL33.OUT2.TMIN</td><td>GTX3.RXCHARISCOMMA1</td></tr>

<tr><td>CELL33.OUT3.TMIN</td><td>GTX3.RXNOTINTABLE3</td></tr>

<tr><td>CELL33.OUT4.TMIN</td><td>GTX3.RXDISPERR0</td></tr>

<tr><td>CELL33.OUT5.TMIN</td><td>GTX3.RXRUNDISP1</td></tr>

<tr><td>CELL33.OUT7.TMIN</td><td>GTX3.RXNOTINTABLE1</td></tr>

<tr><td>CELL33.OUT8.TMIN</td><td>GTX3.RXDISPERR1</td></tr>

<tr><td>CELL33.OUT9.TMIN</td><td>GTX3.RXRUNDISP0</td></tr>

<tr><td>CELL33.OUT11.TMIN</td><td>GTX3.RXNOTINTABLE0</td></tr>

<tr><td>CELL33.OUT13.TMIN</td><td>GTX3.RXCHANISALIGNED</td></tr>

<tr><td>CELL33.OUT14.TMIN</td><td>GTX3.RXCHARISCOMMA0</td></tr>

<tr><td>CELL33.OUT15.TMIN</td><td>GTX3.RXNOTINTABLE2</td></tr>

<tr><td>CELL33.OUT16.TMIN</td><td>GTX3.RXCHARISK0</td></tr>

<tr><td>CELL33.OUT19.TMIN</td><td>GTX3.RXRUNDISP2</td></tr>

<tr><td>CELL33.OUT22.TMIN</td><td>GTX3.RXDISPERR3</td></tr>

<tr><td>CELL34.IMUX.CLK1</td><td>GTX3.SCANCLK</td></tr>

<tr><td>CELL34.IMUX.IMUX8.DELAY</td><td>GTX3.DFETAP10</td></tr>

<tr><td>CELL34.IMUX.IMUX9.DELAY</td><td>GTX3.TXDETECTRX</td></tr>

<tr><td>CELL34.IMUX.IMUX10.DELAY</td><td>GTX3.DFETAP11</td></tr>

<tr><td>CELL34.IMUX.IMUX11.DELAY</td><td>GTX3.TXMARGIN0</td></tr>

<tr><td>CELL34.IMUX.IMUX13.DELAY</td><td>GTX3.RXPOWERDOWN0</td></tr>

<tr><td>CELL34.IMUX.IMUX14.DELAY</td><td>GTX3.DFETAP12</td></tr>

<tr><td>CELL34.IMUX.IMUX15.DELAY</td><td>GTX3.DFETAP13</td></tr>

<tr><td>CELL34.IMUX.IMUX16.DELAY</td><td>GTX3.DFECLKDLYADJ5</td></tr>

<tr><td>CELL34.IMUX.IMUX17.DELAY</td><td>GTX3.DFECLKDLYADJ4</td></tr>

<tr><td>CELL34.IMUX.IMUX18.DELAY</td><td>GTX3.DFECLKDLYADJ2</td></tr>

<tr><td>CELL34.IMUX.IMUX19.DELAY</td><td>GTX3.DFECLKDLYADJ1</td></tr>

<tr><td>CELL34.IMUX.IMUX21.DELAY</td><td>GTX3.RXPOWERDOWN1</td></tr>

<tr><td>CELL34.IMUX.IMUX24.DELAY</td><td>GTX3.DFETAP20</td></tr>

<tr><td>CELL34.IMUX.IMUX25.DELAY</td><td>GTX3.DFETAP21</td></tr>

<tr><td>CELL34.IMUX.IMUX26.DELAY</td><td>GTX3.TXMARGIN1</td></tr>

<tr><td>CELL34.IMUX.IMUX28.DELAY</td><td>GTX3.TXPOWERDOWN0</td></tr>

<tr><td>CELL34.IMUX.IMUX29.DELAY</td><td>GTX3.DFEDLYOVRD</td></tr>

<tr><td>CELL34.IMUX.IMUX30.DELAY</td><td>GTX3.DFETAP22</td></tr>

<tr><td>CELL34.IMUX.IMUX31.DELAY</td><td>GTX3.DFETAP23</td></tr>

<tr><td>CELL34.IMUX.IMUX32.DELAY</td><td>GTX3.TXELECIDLE</td></tr>

<tr><td>CELL34.IMUX.IMUX33.DELAY</td><td>GTX3.DFECLKDLYADJ3</td></tr>

<tr><td>CELL34.IMUX.IMUX35.DELAY</td><td>GTX3.DFECLKDLYADJ0</td></tr>

<tr><td>CELL34.IMUX.IMUX36.DELAY</td><td>GTX3.TXPOWERDOWN1</td></tr>

<tr><td>CELL34.IMUX.IMUX37.DELAY</td><td>GTX3.DFETAPOVRD</td></tr>

<tr><td>CELL34.IMUX.IMUX38.DELAY</td><td>GTX3.DFETAP14</td></tr>

<tr><td>CELL34.IMUX.IMUX39.DELAY</td><td>GTX3.DFETAP24</td></tr>

<tr><td>CELL34.OUT0.TMIN</td><td>GTX3.MGTREFCLKFAB0</td></tr>

<tr><td>CELL34.OUT3.TMIN</td><td>GTX3.RXBUFSTATUS2</td></tr>

<tr><td>CELL34.OUT4.TMIN</td><td>GTX3.SCANOUT1</td></tr>

<tr><td>CELL34.OUT5.TMIN</td><td>GTX3.RXPLLLKDET</td></tr>

<tr><td>CELL34.OUT6.TMIN</td><td>GTX3.RXBUFSTATUS0</td></tr>

<tr><td>CELL34.OUT7.TMIN</td><td>GTX3.RXBUFSTATUS1</td></tr>

<tr><td>CELL34.OUT8.TMIN</td><td>GTX3.PHYSTATUS</td></tr>

<tr><td>CELL34.OUT10.TMIN</td><td>GTX3.RXCHBONDO1</td></tr>

<tr><td>CELL34.OUT11.TMIN</td><td>GTX3.RXCHBONDO2</td></tr>

<tr><td>CELL34.OUT12.TMIN</td><td>GTX3.MGTREFCLKFAB1</td></tr>

<tr><td>CELL34.OUT13.TMIN</td><td>GTX3.RXSTATUS2</td></tr>

<tr><td>CELL34.OUT14.TMIN</td><td>GTX3.RXSTATUS0</td></tr>

<tr><td>CELL34.OUT15.TMIN</td><td>GTX3.RXCHBONDO3</td></tr>

<tr><td>CELL34.OUT16.TMIN</td><td>GTX3.RXSTATUS1</td></tr>

<tr><td>CELL34.OUT17.TMIN</td><td>GTX3.RXCHBONDO0</td></tr>

<tr><td>CELL34.OUT18.TMIN</td><td>GTX3.SCANOUT0</td></tr>

<tr><td>CELL34.OUT22.TMIN</td><td>GTX3.RXOVERSAMPLEERR</td></tr>

<tr><td>CELL35.IMUX.CLK1</td><td>GTX3.TSTCLK1</td></tr>

<tr><td>CELL35.IMUX.CTRL1</td><td>GTX3.PLLTXRESET</td></tr>

<tr><td>CELL35.IMUX.IMUX2.DELAY</td><td>GTX3.TXDLYALIGNUPDSW</td></tr>

<tr><td>CELL35.IMUX.IMUX8.DELAY</td><td>GTX3.TXHEADER0</td></tr>

<tr><td>CELL35.IMUX.IMUX9.DELAY</td><td>GTX3.TXPOLARITY</td></tr>

<tr><td>CELL35.IMUX.IMUX10.DELAY</td><td>GTX3.RXDLYALIGNUPDSW</td></tr>

<tr><td>CELL35.IMUX.IMUX11.DELAY</td><td>GTX3.TXBYPASS8B10B0</td></tr>

<tr><td>CELL35.IMUX.IMUX13.DELAY</td><td>GTX3.TXDLYALIGNRESET</td></tr>

<tr><td>CELL35.IMUX.IMUX14.DELAY</td><td>GTX3.RXDLYALIGNDISABLE</td></tr>

<tr><td>CELL35.IMUX.IMUX15.DELAY</td><td>GTX3.TXMARGIN2</td></tr>

<tr><td>CELL35.IMUX.IMUX16.DELAY</td><td>GTX3.TXHEADER1</td></tr>

<tr><td>CELL35.IMUX.IMUX17.DELAY</td><td>GTX3.TXINHIBIT</td></tr>

<tr><td>CELL35.IMUX.IMUX18.DELAY</td><td>GTX3.TXPMASETPHASE</td></tr>

<tr><td>CELL35.IMUX.IMUX19.DELAY</td><td>GTX3.TXBYPASS8B10B3</td></tr>

<tr><td>CELL35.IMUX.IMUX21.DELAY</td><td>GTX3.TXCHARDISPMODE3</td></tr>

<tr><td>CELL35.IMUX.IMUX22.DELAY</td><td>GTX3.TXCHARDISPVAL3</td></tr>

<tr><td>CELL35.IMUX.IMUX23.DELAY</td><td>GTX3.TXCHARISK3</td></tr>

<tr><td>CELL35.IMUX.IMUX25.DELAY</td><td>GTX3.TXDLYALIGNOVERRIDE</td></tr>

<tr><td>CELL35.IMUX.IMUX26.DELAY</td><td>GTX3.TXCHARISK0</td></tr>

<tr><td>CELL35.IMUX.IMUX27.DELAY</td><td>GTX3.TXBYPASS8B10B1</td></tr>

<tr><td>CELL35.IMUX.IMUX28.DELAY</td><td>GTX3.TXCHARDISPMODE1</td></tr>

<tr><td>CELL35.IMUX.IMUX29.DELAY</td><td>GTX3.RXDLYALIGNRESET</td></tr>

<tr><td>CELL35.IMUX.IMUX30.DELAY</td><td>GTX3.TXCHARDISPVAL1</td></tr>

<tr><td>CELL35.IMUX.IMUX32.DELAY</td><td>GTX3.TXHEADER2</td></tr>

<tr><td>CELL35.IMUX.IMUX33.DELAY</td><td>GTX3.RXDLYALIGNOVERRIDE</td></tr>

<tr><td>CELL35.IMUX.IMUX34.DELAY</td><td>GTX3.TXCHARDISPMODE0</td></tr>

<tr><td>CELL35.IMUX.IMUX35.DELAY</td><td>GTX3.TXBYPASS8B10B2</td></tr>

<tr><td>CELL35.IMUX.IMUX36.DELAY</td><td>GTX3.TXCHARISK1</td></tr>

<tr><td>CELL35.IMUX.IMUX37.DELAY</td><td>GTX3.TXCHARDISPMODE2</td></tr>

<tr><td>CELL35.IMUX.IMUX38.DELAY</td><td>GTX3.TXCHARDISPVAL2</td></tr>

<tr><td>CELL35.IMUX.IMUX39.DELAY</td><td>GTX3.TXCHARISK2</td></tr>

<tr><td>CELL35.IMUX.IMUX44.DELAY</td><td>GTX3.TXCHARDISPVAL0</td></tr>

<tr><td>CELL35.IMUX.IMUX46.DELAY</td><td>GTX3.TXDLYALIGNDISABLE</td></tr>

<tr><td>CELL35.OUT0.TMIN</td><td>GTX3.RXDLYALIGNMONITOR7</td></tr>

<tr><td>CELL35.OUT1.TMIN</td><td>GTX3.RXSTARTOFSEQ</td></tr>

<tr><td>CELL35.OUT2.TMIN</td><td>GTX3.RXPRBSERR</td></tr>

<tr><td>CELL35.OUT3.TMIN</td><td>GTX3.RXELECIDLE</td></tr>

<tr><td>CELL35.OUT4.TMIN</td><td>GTX3.RXVALID</td></tr>

<tr><td>CELL35.OUT5.TMIN</td><td>GTX3.RXRECCLKPCS</td></tr>

<tr><td>CELL35.OUT6.TMIN</td><td>GTX3.RXCLKCORCNT2</td></tr>

<tr><td>CELL35.OUT7.TMIN</td><td>GTX3.RXDLYALIGNMONITOR2</td></tr>

<tr><td>CELL35.OUT8.TMIN</td><td>GTX3.RXCLKCORCNT0</td></tr>

<tr><td>CELL35.OUT9.TMIN</td><td>GTX3.RXCLKCORCNT1</td></tr>

<tr><td>CELL35.OUT10.TMIN</td><td>GTX3.RXHEADER0</td></tr>

<tr><td>CELL35.OUT11.TMIN</td><td>GTX3.RXHEADERVALID</td></tr>

<tr><td>CELL35.OUT12.TMIN</td><td>GTX3.RXCOMMADET</td></tr>

<tr><td>CELL35.OUT14.TMIN</td><td>GTX3.RXCHANBONDSEQ</td></tr>

<tr><td>CELL35.OUT15.TMIN</td><td>GTX3.RXDLYALIGNMONITOR1</td></tr>

<tr><td>CELL35.OUT16.TMIN</td><td>GTX3.RXHEADER1</td></tr>

<tr><td>CELL35.OUT17.TMIN</td><td>GTX3.RXHEADER2</td></tr>

<tr><td>CELL35.OUT18.TMIN</td><td>GTX3.RXDLYALIGNMONITOR6</td></tr>

<tr><td>CELL35.OUT19.TMIN</td><td>GTX3.RXDLYALIGNMONITOR5</td></tr>

<tr><td>CELL35.OUT20.TMIN</td><td>GTX3.RXDLYALIGNMONITOR3</td></tr>

<tr><td>CELL35.OUT21.TMIN</td><td>GTX3.RXDLYALIGNMONITOR0</td></tr>

<tr><td>CELL35.OUT22.TMIN</td><td>GTX3.RXRESETDONE</td></tr>

<tr><td>CELL35.OUT23.TMIN</td><td>GTX3.RXDLYALIGNMONITOR4</td></tr>

<tr><td>CELL36.IMUX.CLK0</td><td>GTX3.TXUSRCLK</td></tr>

<tr><td>CELL36.IMUX.CLK1</td><td>GTX3.TXUSRCLK2</td></tr>

<tr><td>CELL36.IMUX.CTRL0</td><td>GTX3.TXRESET</td></tr>

<tr><td>CELL36.IMUX.CTRL1</td><td>GTX3.GTXTXRESET</td></tr>

<tr><td>CELL36.IMUX.IMUX3.DELAY</td><td>GTX3.TXDATA12</td></tr>

<tr><td>CELL36.IMUX.IMUX5.DELAY</td><td>GTX3.TXDATA14</td></tr>

<tr><td>CELL36.IMUX.IMUX8.DELAY</td><td>GTX3.TXSEQUENCE3</td></tr>

<tr><td>CELL36.IMUX.IMUX9.DELAY</td><td>GTX3.DFETAP31</td></tr>

<tr><td>CELL36.IMUX.IMUX10.DELAY</td><td>GTX3.DFETAP30</td></tr>

<tr><td>CELL36.IMUX.IMUX11.DELAY</td><td>GTX3.TXSEQUENCE0</td></tr>

<tr><td>CELL36.IMUX.IMUX12.DELAY</td><td>GTX3.DFETAP32</td></tr>

<tr><td>CELL36.IMUX.IMUX13.DELAY</td><td>GTX3.TXDATA15</td></tr>

<tr><td>CELL36.IMUX.IMUX15.DELAY</td><td>GTX3.TXENPRBSTST2</td></tr>

<tr><td>CELL36.IMUX.IMUX17.DELAY</td><td>GTX3.DFETAP33</td></tr>

<tr><td>CELL36.IMUX.IMUX19.DELAY</td><td>GTX3.TXSEQUENCE1</td></tr>

<tr><td>CELL36.IMUX.IMUX20.DELAY</td><td>GTX3.DFETAP43</td></tr>

<tr><td>CELL36.IMUX.IMUX22.DELAY</td><td>GTX3.TXSEQUENCE5</td></tr>

<tr><td>CELL36.IMUX.IMUX23.DELAY</td><td>GTX3.TXENPRBSTST1</td></tr>

<tr><td>CELL36.IMUX.IMUX24.DELAY</td><td>GTX3.TXSEQUENCE4</td></tr>

<tr><td>CELL36.IMUX.IMUX25.DELAY</td><td>GTX3.DFETAP41</td></tr>

<tr><td>CELL36.IMUX.IMUX26.DELAY</td><td>GTX3.DFETAP40</td></tr>

<tr><td>CELL36.IMUX.IMUX28.DELAY</td><td>GTX3.DFETAP42</td></tr>

<tr><td>CELL36.IMUX.IMUX30.DELAY</td><td>GTX3.TXDATA13</td></tr>

<tr><td>CELL36.IMUX.IMUX32.DELAY</td><td>GTX3.GATERXELECIDLE</td></tr>

<tr><td>CELL36.IMUX.IMUX33.DELAY</td><td>GTX3.TXRATE1</td></tr>

<tr><td>CELL36.IMUX.IMUX34.DELAY</td><td>GTX3.TXRATE0</td></tr>

<tr><td>CELL36.IMUX.IMUX35.DELAY</td><td>GTX3.TXSEQUENCE2</td></tr>

<tr><td>CELL36.IMUX.IMUX37.DELAY</td><td>GTX3.IGNORESIGDET</td></tr>

<tr><td>CELL36.IMUX.IMUX38.DELAY</td><td>GTX3.TXSEQUENCE6</td></tr>

<tr><td>CELL36.IMUX.IMUX39.DELAY</td><td>GTX3.TXENPRBSTST0</td></tr>

<tr><td>CELL36.IMUX.IMUX41.DELAY</td><td>GTX3.RXRATE1</td></tr>

<tr><td>CELL36.IMUX.IMUX42.DELAY</td><td>GTX3.RXRATE0</td></tr>

<tr><td>CELL36.OUT1.TMIN</td><td>GTX3.DFECLKDLYADJMON1</td></tr>

<tr><td>CELL36.OUT2.TMIN</td><td>GTX3.DFECLKDLYADJMON2</td></tr>

<tr><td>CELL36.OUT3.TMIN</td><td>GTX3.DFECLKDLYADJMON5</td></tr>

<tr><td>CELL36.OUT4.TMIN</td><td>GTX3.TXGEARBOXREADY</td></tr>

<tr><td>CELL36.OUT5.TMIN</td><td>GTX3.DFECLKDLYADJMON0</td></tr>

<tr><td>CELL36.OUT6.TMIN</td><td>GTX3.DFECLKDLYADJMON3</td></tr>

<tr><td>CELL36.OUT7.TMIN</td><td>GTX3.DFECLKDLYADJMON4</td></tr>

<tr><td>CELL36.OUT8.TMIN</td><td>GTX3.TXOUTCLKPCS</td></tr>

<tr><td>CELL36.OUT10.TMIN</td><td>GTX3.DFEEYEDACMON2</td></tr>

<tr><td>CELL36.OUT11.TMIN</td><td>GTX3.DFEEYEDACMON3</td></tr>

<tr><td>CELL36.OUT13.TMIN</td><td>GTX3.DFEEYEDACMON0</td></tr>

<tr><td>CELL36.OUT14.TMIN</td><td>GTX3.DFEEYEDACMON1</td></tr>

<tr><td>CELL36.OUT15.TMIN</td><td>GTX3.DFEEYEDACMON4</td></tr>

<tr><td>CELL36.OUT18.TMIN</td><td>GTX3.DFESENSCAL1</td></tr>

<tr><td>CELL36.OUT19.TMIN</td><td>GTX3.DFESENSCAL0</td></tr>

<tr><td>CELL36.OUT20.TMIN</td><td>GTX3.RXRATEDONE</td></tr>

<tr><td>CELL36.OUT22.TMIN</td><td>GTX3.DFESENSCAL2</td></tr>

<tr><td>CELL36.OUT23.TMIN</td><td>GTX3.TXRATEDONE</td></tr>

<tr><td>CELL37.IMUX.CLK0</td><td>GTX3.GREFCLKTX</td></tr>

<tr><td>CELL37.IMUX.IMUX9.DELAY</td><td>GTX3.TXDLYALIGNFORCEROTATEB</td></tr>

<tr><td>CELL37.IMUX.IMUX10.DELAY</td><td>GTX3.TXCOMWAKE</td></tr>

<tr><td>CELL37.IMUX.IMUX11.DELAY</td><td>GTX3.TXDLYALIGNMONENB</td></tr>

<tr><td>CELL37.IMUX.IMUX12.DELAY</td><td>GTX3.TXPLLLKDETEN</td></tr>

<tr><td>CELL37.IMUX.IMUX13.DELAY</td><td>GTX3.TXDATA10</td></tr>

<tr><td>CELL37.IMUX.IMUX14.DELAY</td><td>GTX3.TXSTARTSEQ</td></tr>

<tr><td>CELL37.IMUX.IMUX15.DELAY</td><td>GTX3.TXDATA8</td></tr>

<tr><td>CELL37.IMUX.IMUX18.DELAY</td><td>GTX3.TXCOMINIT</td></tr>

<tr><td>CELL37.IMUX.IMUX19.DELAY</td><td>GTX3.TXCOMSAS</td></tr>

<tr><td>CELL37.IMUX.IMUX21.DELAY</td><td>GTX3.TXDATA9</td></tr>

<tr><td>CELL37.IMUX.IMUX22.DELAY</td><td>GTX3.TXENC8B10BUSE</td></tr>

<tr><td>CELL37.IMUX.IMUX24.DELAY</td><td>GTX3.TXDATA23</td></tr>

<tr><td>CELL37.IMUX.IMUX25.DELAY</td><td>GTX3.TXDATA22</td></tr>

<tr><td>CELL37.IMUX.IMUX26.DELAY</td><td>GTX3.TXDATA7</td></tr>

<tr><td>CELL37.IMUX.IMUX27.DELAY</td><td>GTX3.TXDATA20</td></tr>

<tr><td>CELL37.IMUX.IMUX28.DELAY</td><td>GTX3.TXDATA21</td></tr>

<tr><td>CELL37.IMUX.IMUX29.DELAY</td><td>GTX3.TXPLLPOWERDOWN</td></tr>

<tr><td>CELL37.IMUX.IMUX30.DELAY</td><td>GTX3.TXDLYALIGNTESTMODEENB</td></tr>

<tr><td>CELL37.IMUX.IMUX32.DELAY</td><td>GTX3.TXDATA31</td></tr>

<tr><td>CELL37.IMUX.IMUX33.DELAY</td><td>GTX3.TXDATA30</td></tr>

<tr><td>CELL37.IMUX.IMUX34.DELAY</td><td>GTX3.TXDATA6</td></tr>

<tr><td>CELL37.IMUX.IMUX35.DELAY</td><td>GTX3.TXDATA28</td></tr>

<tr><td>CELL37.IMUX.IMUX36.DELAY</td><td>GTX3.TXDATA29</td></tr>

<tr><td>CELL37.IMUX.IMUX37.DELAY</td><td>GTX3.TXPLLREFSELDY0</td></tr>

<tr><td>CELL37.IMUX.IMUX38.DELAY</td><td>GTX3.TXPLLREFSELDY1</td></tr>

<tr><td>CELL37.IMUX.IMUX39.DELAY</td><td>GTX3.TXPLLREFSELDY2</td></tr>

<tr><td>CELL37.IMUX.IMUX40.DELAY</td><td>GTX3.TXDATA11</td></tr>

<tr><td>CELL37.OUT0.TMIN</td><td>GTX3.TXDLYALIGNMONITOR7</td></tr>

<tr><td>CELL37.OUT1.TMIN</td><td>GTX3.DFETAP2MONITOR0</td></tr>

<tr><td>CELL37.OUT2.TMIN</td><td>GTX3.DFETAP2MONITOR1</td></tr>

<tr><td>CELL37.OUT3.TMIN</td><td>GTX3.DFETAP2MONITOR4</td></tr>

<tr><td>CELL37.OUT4.TMIN</td><td>GTX3.TXDLYALIGNMONITOR2</td></tr>

<tr><td>CELL37.OUT5.TMIN</td><td>GTX3.TXBUFSTATUS0</td></tr>

<tr><td>CELL37.OUT6.TMIN</td><td>GTX3.DFETAP2MONITOR2</td></tr>

<tr><td>CELL37.OUT7.TMIN</td><td>GTX3.DFETAP2MONITOR3</td></tr>

<tr><td>CELL37.OUT8.TMIN</td><td>GTX3.DFETAP4MONITOR1</td></tr>

<tr><td>CELL37.OUT9.TMIN</td><td>GTX3.DFETAP4MONITOR2</td></tr>

<tr><td>CELL37.OUT10.TMIN</td><td>GTX3.TXKERR1</td></tr>

<tr><td>CELL37.OUT11.TMIN</td><td>GTX3.TXKERR2</td></tr>

<tr><td>CELL37.OUT12.TMIN</td><td>GTX3.DFETAP4MONITOR0</td></tr>

<tr><td>CELL37.OUT13.TMIN</td><td>GTX3.DFETAP4MONITOR3</td></tr>

<tr><td>CELL37.OUT14.TMIN</td><td>GTX3.TXKERR0</td></tr>

<tr><td>CELL37.OUT15.TMIN</td><td>GTX3.TXKERR3</td></tr>

<tr><td>CELL37.OUT16.TMIN</td><td>GTX3.TXDLYALIGNMONITOR1</td></tr>

<tr><td>CELL37.OUT17.TMIN</td><td>GTX3.TXBUFSTATUS1</td></tr>

<tr><td>CELL37.OUT18.TMIN</td><td>GTX3.TXDLYALIGNMONITOR6</td></tr>

<tr><td>CELL37.OUT19.TMIN</td><td>GTX3.TXDLYALIGNMONITOR5</td></tr>

<tr><td>CELL37.OUT20.TMIN</td><td>GTX3.TXDLYALIGNMONITOR3</td></tr>

<tr><td>CELL37.OUT21.TMIN</td><td>GTX3.TXDLYALIGNMONITOR0</td></tr>

<tr><td>CELL37.OUT22.TMIN</td><td>GTX3.TXRESETDONE</td></tr>

<tr><td>CELL37.OUT23.TMIN</td><td>GTX3.TXDLYALIGNMONITOR4</td></tr>

<tr><td>CELL38.IMUX.IMUX8.DELAY</td><td>GTX3.DWE</td></tr>

<tr><td>CELL38.IMUX.IMUX9.DELAY</td><td>GTX3.SCANIN4</td></tr>

<tr><td>CELL38.IMUX.IMUX10.DELAY</td><td>GTX3.TXPOSTEMPHASIS0</td></tr>

<tr><td>CELL38.IMUX.IMUX12.DELAY</td><td>GTX3.TXPOSTEMPHASIS2</td></tr>

<tr><td>CELL38.IMUX.IMUX13.DELAY</td><td>GTX3.TXPRBSFORCEERR</td></tr>

<tr><td>CELL38.IMUX.IMUX15.DELAY</td><td>GTX3.TXPDOWNASYNCH</td></tr>

<tr><td>CELL38.IMUX.IMUX16.DELAY</td><td>GTX3.DEN</td></tr>

<tr><td>CELL38.IMUX.IMUX17.DELAY</td><td>GTX3.TXENPMAPHASEALIGN</td></tr>

<tr><td>CELL38.IMUX.IMUX18.DELAY</td><td>GTX3.TXPOSTEMPHASIS1</td></tr>

<tr><td>CELL38.IMUX.IMUX19.DELAY</td><td>GTX3.TXDATA25</td></tr>

<tr><td>CELL38.IMUX.IMUX20.DELAY</td><td>GTX3.TXPOSTEMPHASIS3</td></tr>

<tr><td>CELL38.IMUX.IMUX22.DELAY</td><td>GTX3.TXPOSTEMPHASIS4</td></tr>

<tr><td>CELL38.IMUX.IMUX25.DELAY</td><td>GTX3.SCANIN1</td></tr>

<tr><td>CELL38.IMUX.IMUX26.DELAY</td><td>GTX3.TXDATA4</td></tr>

<tr><td>CELL38.IMUX.IMUX27.DELAY</td><td>GTX3.TXDATA19</td></tr>

<tr><td>CELL38.IMUX.IMUX28.DELAY</td><td>GTX3.TXDATA2</td></tr>

<tr><td>CELL38.IMUX.IMUX29.DELAY</td><td>GTX3.TXDATA18</td></tr>

<tr><td>CELL38.IMUX.IMUX30.DELAY</td><td>GTX3.TXDATA17</td></tr>

<tr><td>CELL38.IMUX.IMUX31.DELAY</td><td>GTX3.TXDATA16</td></tr>

<tr><td>CELL38.IMUX.IMUX32.DELAY</td><td>GTX3.TXDATA3</td></tr>

<tr><td>CELL38.IMUX.IMUX33.DELAY</td><td>GTX3.SCANIN0</td></tr>

<tr><td>CELL38.IMUX.IMUX34.DELAY</td><td>GTX3.TXDATA5</td></tr>

<tr><td>CELL38.IMUX.IMUX35.DELAY</td><td>GTX3.TXDATA27</td></tr>

<tr><td>CELL38.IMUX.IMUX36.DELAY</td><td>GTX3.TXDATA1</td></tr>

<tr><td>CELL38.IMUX.IMUX37.DELAY</td><td>GTX3.TXDATA26</td></tr>

<tr><td>CELL38.IMUX.IMUX38.DELAY</td><td>GTX3.TXDATA0</td></tr>

<tr><td>CELL38.IMUX.IMUX39.DELAY</td><td>GTX3.TXDATA24</td></tr>

<tr><td>CELL38.OUT0.TMIN</td><td>GTX3.DRDY</td></tr>

<tr><td>CELL38.OUT1.TMIN</td><td>GTX3.DFETAP1MONITOR0</td></tr>

<tr><td>CELL38.OUT2.TMIN</td><td>GTX3.DFETAP1MONITOR1</td></tr>

<tr><td>CELL38.OUT3.TMIN</td><td>GTX3.DFETAP1MONITOR4</td></tr>

<tr><td>CELL38.OUT5.TMIN</td><td>GTX3.TXPLLLKDET</td></tr>

<tr><td>CELL38.OUT6.TMIN</td><td>GTX3.DFETAP1MONITOR2</td></tr>

<tr><td>CELL38.OUT7.TMIN</td><td>GTX3.DFETAP1MONITOR3</td></tr>

<tr><td>CELL38.OUT8.TMIN</td><td>GTX3.DFETAP3MONITOR1</td></tr>

<tr><td>CELL38.OUT9.TMIN</td><td>GTX3.DFETAP3MONITOR2</td></tr>

<tr><td>CELL38.OUT10.TMIN</td><td>GTX3.TXRUNDISP1</td></tr>

<tr><td>CELL38.OUT11.TMIN</td><td>GTX3.TXRUNDISP2</td></tr>

<tr><td>CELL38.OUT12.TMIN</td><td>GTX3.DFETAP3MONITOR0</td></tr>

<tr><td>CELL38.OUT13.TMIN</td><td>GTX3.DFETAP3MONITOR3</td></tr>

<tr><td>CELL38.OUT14.TMIN</td><td>GTX3.TXRUNDISP0</td></tr>

<tr><td>CELL38.OUT15.TMIN</td><td>GTX3.TXRUNDISP3</td></tr>

<tr><td>CELL38.OUT18.TMIN</td><td>GTX3.COMFINISH</td></tr>

<tr><td>CELL39.IMUX.CLK0</td><td>GTX3.DCLK</td></tr>

<tr><td>CELL39.IMUX.IMUX8.DELAY</td><td>GTX3.DI0</td></tr>

<tr><td>CELL39.IMUX.IMUX9.DELAY</td><td>GTX3.DI1</td></tr>

<tr><td>CELL39.IMUX.IMUX10.DELAY</td><td>GTX3.DI2</td></tr>

<tr><td>CELL39.IMUX.IMUX11.DELAY</td><td>GTX3.DI3</td></tr>

<tr><td>CELL39.IMUX.IMUX12.DELAY</td><td>GTX3.DI4</td></tr>

<tr><td>CELL39.IMUX.IMUX13.DELAY</td><td>GTX3.DI5</td></tr>

<tr><td>CELL39.IMUX.IMUX14.DELAY</td><td>GTX3.DI6</td></tr>

<tr><td>CELL39.IMUX.IMUX15.DELAY</td><td>GTX3.DI7</td></tr>

<tr><td>CELL39.IMUX.IMUX16.DELAY</td><td>GTX3.DI8</td></tr>

<tr><td>CELL39.IMUX.IMUX17.DELAY</td><td>GTX3.DI9</td></tr>

<tr><td>CELL39.IMUX.IMUX18.DELAY</td><td>GTX3.DI10</td></tr>

<tr><td>CELL39.IMUX.IMUX19.DELAY</td><td>GTX3.DI11</td></tr>

<tr><td>CELL39.IMUX.IMUX20.DELAY</td><td>GTX3.DI12</td></tr>

<tr><td>CELL39.IMUX.IMUX21.DELAY</td><td>GTX3.DI13</td></tr>

<tr><td>CELL39.IMUX.IMUX22.DELAY</td><td>GTX3.DI14</td></tr>

<tr><td>CELL39.IMUX.IMUX23.DELAY</td><td>GTX3.DI15</td></tr>

<tr><td>CELL39.IMUX.IMUX32.DELAY</td><td>GTX3.DADDR0</td></tr>

<tr><td>CELL39.IMUX.IMUX33.DELAY</td><td>GTX3.DADDR1</td></tr>

<tr><td>CELL39.IMUX.IMUX34.DELAY</td><td>GTX3.DADDR2</td></tr>

<tr><td>CELL39.IMUX.IMUX35.DELAY</td><td>GTX3.DADDR3</td></tr>

<tr><td>CELL39.IMUX.IMUX36.DELAY</td><td>GTX3.DADDR4</td></tr>

<tr><td>CELL39.IMUX.IMUX37.DELAY</td><td>GTX3.DADDR5</td></tr>

<tr><td>CELL39.IMUX.IMUX38.DELAY</td><td>GTX3.DADDR6</td></tr>

<tr><td>CELL39.IMUX.IMUX39.DELAY</td><td>GTX3.DADDR7</td></tr>

<tr><td>CELL39.OUT0.TMIN</td><td>GTX3.DRPDO7</td></tr>

<tr><td>CELL39.OUT1.TMIN</td><td>GTX3.DRPDO4</td></tr>

<tr><td>CELL39.OUT2.TMIN</td><td>GTX3.DRPDO3</td></tr>

<tr><td>CELL39.OUT3.TMIN</td><td>GTX3.DRPDO0</td></tr>

<tr><td>CELL39.OUT4.TMIN</td><td>GTX3.DRPDO6</td></tr>

<tr><td>CELL39.OUT5.TMIN</td><td>GTX3.DRPDO5</td></tr>

<tr><td>CELL39.OUT6.TMIN</td><td>GTX3.DRPDO2</td></tr>

<tr><td>CELL39.OUT7.TMIN</td><td>GTX3.DRPDO1</td></tr>

<tr><td>CELL39.OUT8.TMIN</td><td>GTX3.DRPDO14</td></tr>

<tr><td>CELL39.OUT9.TMIN</td><td>GTX3.DRPDO13</td></tr>

<tr><td>CELL39.OUT10.TMIN</td><td>GTX3.DRPDO10</td></tr>

<tr><td>CELL39.OUT11.TMIN</td><td>GTX3.DRPDO9</td></tr>

<tr><td>CELL39.OUT12.TMIN</td><td>GTX3.DRPDO15</td></tr>

<tr><td>CELL39.OUT13.TMIN</td><td>GTX3.DRPDO12</td></tr>

<tr><td>CELL39.OUT14.TMIN</td><td>GTX3.DRPDO11</td></tr>

<tr><td>CELL39.OUT15.TMIN</td><td>GTX3.DRPDO8</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_IDLE_LO_CNT">GTX0:RX_IDLE_LO_CNT[2]</a>
</td>
<td title="R0.F29.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_IDLE_LO_CNT">GTX0:RX_IDLE_LO_CNT[3]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_IDLE_LO_CNT">GTX0:RX_IDLE_LO_CNT[0]</a>
</td>
<td title="R0.F29.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_IDLE_LO_CNT">GTX0:RX_IDLE_LO_CNT[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B61">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_LEN">GTX0:CHAN_BOND_SEQ_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[10]</a>
</td>
<td title="R0.F29.B61">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_LEN">GTX0:CHAN_BOND_SEQ_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[8]</a>
</td>
<td title="R0.F29.B60">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B59">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[6]</a>
</td>
<td title="R0.F29.B59">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B58">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[4]</a>
</td>
<td title="R0.F29.B58">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B57">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[2]</a>
</td>
<td title="R0.F29.B57">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B56">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[0]</a>
</td>
<td title="R0.F29.B56">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B55">
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_LOS_INVALID_INCR">GTX0:RX_LOS_INVALID_INCR[1]</a>
</td>
<td title="R0.F29.B55">
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_LOS_INVALID_INCR">GTX0:RX_LOS_INVALID_INCR[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_LOS_THRESHOLD">GTX0:RX_LOS_THRESHOLD[2]</a>
</td>
<td title="R0.F29.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_LOS_INVALID_INCR">GTX0:RX_LOS_INVALID_INCR[0]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_LOS_THRESHOLD">GTX0:RX_LOS_THRESHOLD[0]</a>
</td>
<td title="R0.F29.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[11]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_LOS_THRESHOLD">GTX0:RX_LOS_THRESHOLD[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B52">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[8]</a>
</td>
<td title="R0.F29.B52">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B51">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[6]</a>
</td>
<td title="R0.F29.B51">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B50">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[4]</a>
</td>
<td title="R0.F29.B50">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B49">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[2]</a>
</td>
<td title="R0.F29.B49">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B48">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[0]</a>
</td>
<td title="R0.F29.B48">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[14]</a>
<a href="#tile-virtex6-GTX-GTX0:INV.RXUSRCLK">~GTX0:INV.RXUSRCLK</a>
</td>
<td title="R0.F29.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[15]</a>
<a href="#tile-virtex6-GTX-GTX0:INV.RXUSRCLK2">~GTX0:INV.RXUSRCLK2</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B46">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_1_MAX_SKEW">GTX0:CHAN_BOND_1_MAX_SKEW[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[12]</a>
</td>
<td title="R0.F29.B46">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_1_MAX_SKEW">GTX0:CHAN_BOND_1_MAX_SKEW[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B45">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_1_MAX_SKEW">GTX0:CHAN_BOND_1_MAX_SKEW[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[10]</a>
</td>
<td title="R0.F29.B45">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_1_MAX_SKEW">GTX0:CHAN_BOND_1_MAX_SKEW[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B44">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[8]</a>
</td>
<td title="R0.F29.B44">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B43">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[6]</a>
</td>
<td title="R0.F29.B43">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B42">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[4]</a>
</td>
<td title="R0.F29.B42">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B41">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[2]</a>
</td>
<td title="R0.F29.B41">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B40">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[0]</a>
</td>
<td title="R0.F29.B40">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_BUFFER_USE">GTX0:RX_BUFFER_USE</a>
</td>
<td title="R0.F29.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_LOSS_OF_SYNC_FSM">GTX0:RX_LOSS_OF_SYNC_FSM</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B38">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_ENABLE">GTX0:CHAN_BOND_SEQ_1_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[12]</a>
</td>
<td title="R0.F29.B38">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_ENABLE">GTX0:CHAN_BOND_SEQ_1_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B37">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_ENABLE">GTX0:CHAN_BOND_SEQ_1_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[10]</a>
</td>
<td title="R0.F29.B37">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_ENABLE">GTX0:CHAN_BOND_SEQ_1_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B36">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[8]</a>
</td>
<td title="R0.F29.B36">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B35">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[6]</a>
</td>
<td title="R0.F29.B35">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B34">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[4]</a>
</td>
<td title="R0.F29.B34">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B33">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[2]</a>
</td>
<td title="R0.F29.B33">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B32">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[0]</a>
</td>
<td title="R0.F29.B32">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B31">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[14]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[14]</a>
</td>
<td title="R0.F29.B31">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[15]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B30">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[12]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[12]</a>
</td>
<td title="R0.F29.B30">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[13]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B29">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[10]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[10]</a>
</td>
<td title="R0.F29.B29">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[11]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B28">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[8]</a>
</td>
<td title="R0.F29.B28">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B27">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[6]</a>
</td>
<td title="R0.F29.B27">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B26">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[4]</a>
</td>
<td title="R0.F29.B26">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B25">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[2]</a>
</td>
<td title="R0.F29.B25">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B24">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[0]</a>
</td>
<td title="R0.F29.B24">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[14]</a>
</td>
<td title="R0.F29.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[12]</a>
</td>
<td title="R0.F29.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[10]</a>
</td>
<td title="R0.F29.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[11]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[8]</a>
</td>
<td title="R0.F29.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[6]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[6]</a>
</td>
<td title="R0.F29.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[4]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[4]</a>
</td>
<td title="R0.F29.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[5]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[2]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[2]</a>
</td>
<td title="R0.F29.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[3]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[0]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[0]</a>
</td>
<td title="R0.F29.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02[1]</a>
<a href="#tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[14]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RXSYNC_CFG">GTX0:PMA_RXSYNC_CFG[5]</a>
</td>
<td title="R0.F29.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RXSYNC_CFG">GTX0:PMA_RXSYNC_CFG[6]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[12]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RXSYNC_CFG">GTX0:PMA_RXSYNC_CFG[3]</a>
</td>
<td title="R0.F29.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RXSYNC_CFG">GTX0:PMA_RXSYNC_CFG[4]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RXSYNC_CFG">GTX0:PMA_RXSYNC_CFG[1]</a>
</td>
<td title="R0.F29.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[11]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RXSYNC_CFG">GTX0:PMA_RXSYNC_CFG[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[24]</a>
</td>
<td title="R0.F29.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RXSYNC_CFG">GTX0:PMA_RXSYNC_CFG[0]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[22]</a>
</td>
<td title="R0.F29.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[23]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[20]</a>
</td>
<td title="R0.F29.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[21]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[18]</a>
</td>
<td title="R0.F29.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[19]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[16]</a>
</td>
<td title="R0.F29.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[17]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[14]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[14]</a>
</td>
<td title="R0.F29.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[12]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[12]</a>
</td>
<td title="R0.F29.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[10]</a>
</td>
<td title="R0.F29.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[11]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[8]</a>
</td>
<td title="R0.F29.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[6]</a>
</td>
<td title="R0.F29.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[4]</a>
</td>
<td title="R0.F29.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[2]</a>
</td>
<td title="R0.F29.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[0]</a>
</td>
<td title="R0.F29.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B63">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MIN_LAT">GTX0:CLK_COR_MIN_LAT[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[14]</a>
</td>
<td title="R1.F29.B63">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MIN_LAT">GTX0:CLK_COR_MIN_LAT[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B62">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MIN_LAT">GTX0:CLK_COR_MIN_LAT[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[12]</a>
</td>
<td title="R1.F29.B62">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MIN_LAT">GTX0:CLK_COR_MIN_LAT[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B61">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MIN_LAT">GTX0:CLK_COR_MIN_LAT[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[10]</a>
</td>
<td title="R1.F29.B61">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MIN_LAT">GTX0:CLK_COR_MIN_LAT[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B60">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[8]</a>
</td>
<td title="R1.F29.B60">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B59">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[6]</a>
</td>
<td title="R1.F29.B59">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B58">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[4]</a>
</td>
<td title="R1.F29.B58">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B57">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[2]</a>
</td>
<td title="R1.F29.B57">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B56">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[0]</a>
</td>
<td title="R1.F29.B56">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B55">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_REPEAT_WAIT">GTX0:CLK_COR_REPEAT_WAIT[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[14]</a>
</td>
<td title="R1.F29.B55">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_KEEP_IDLE">GTX0:CLK_COR_KEEP_IDLE</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B54">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_REPEAT_WAIT">GTX0:CLK_COR_REPEAT_WAIT[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[12]</a>
</td>
<td title="R1.F29.B54">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_REPEAT_WAIT">GTX0:CLK_COR_REPEAT_WAIT[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B53">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_REPEAT_WAIT">GTX0:CLK_COR_REPEAT_WAIT[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[10]</a>
</td>
<td title="R1.F29.B53">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_REPEAT_WAIT">GTX0:CLK_COR_REPEAT_WAIT[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B52">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[8]</a>
</td>
<td title="R1.F29.B52">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B51">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[6]</a>
</td>
<td title="R1.F29.B51">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B50">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[4]</a>
</td>
<td title="R1.F29.B50">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B49">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[2]</a>
</td>
<td title="R1.F29.B49">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B48">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[0]</a>
</td>
<td title="R1.F29.B48">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B47">
<a href="#tile-virtex6-GTX-GTX0:CLK_CORRECT_USE">GTX0:CLK_CORRECT_USE</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[14]</a>
</td>
<td title="R1.F29.B47">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_PRECEDENCE">GTX0:CLK_COR_PRECEDENCE</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B46">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_ENABLE">GTX0:CLK_COR_SEQ_1_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[12]</a>
</td>
<td title="R1.F29.B46">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_ENABLE">GTX0:CLK_COR_SEQ_1_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B45">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_ENABLE">GTX0:CLK_COR_SEQ_1_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[10]</a>
</td>
<td title="R1.F29.B45">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_ENABLE">GTX0:CLK_COR_SEQ_1_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B44">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[8]</a>
</td>
<td title="R1.F29.B44">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B43">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[6]</a>
</td>
<td title="R1.F29.B43">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B42">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[4]</a>
</td>
<td title="R1.F29.B42">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B41">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[2]</a>
</td>
<td title="R1.F29.B41">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B40">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[0]</a>
</td>
<td title="R1.F29.B40">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[14]</a>
</td>
<td title="R1.F29.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_OVRD_THRESH">GTX0:RXBUF_OVRD_THRESH</a>
</td>
<td title="R1.F29.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_FIFO_ADDR_MODE">GTX0:RX_FIFO_ADDR_MODE[0]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_UDFL_THRESH">GTX0:RXBUF_UDFL_THRESH[4]</a>
</td>
<td title="R1.F29.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[11]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_UDFL_THRESH">GTX0:RXBUF_UDFL_THRESH[5]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_UDFL_THRESH">GTX0:RXBUF_UDFL_THRESH[2]</a>
</td>
<td title="R1.F29.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_UDFL_THRESH">GTX0:RXBUF_UDFL_THRESH[3]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[6]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_UDFL_THRESH">GTX0:RXBUF_UDFL_THRESH[0]</a>
</td>
<td title="R1.F29.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_UDFL_THRESH">GTX0:RXBUF_UDFL_THRESH[1]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[4]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_OVFL_THRESH">GTX0:RXBUF_OVFL_THRESH[4]</a>
</td>
<td title="R1.F29.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[5]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_OVFL_THRESH">GTX0:RXBUF_OVFL_THRESH[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[2]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_OVFL_THRESH">GTX0:RXBUF_OVFL_THRESH[2]</a>
</td>
<td title="R1.F29.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[3]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_OVFL_THRESH">GTX0:RXBUF_OVFL_THRESH[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[0]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_OVFL_THRESH">GTX0:RXBUF_OVFL_THRESH[0]</a>
</td>
<td title="R1.F29.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C[1]</a>
<a href="#tile-virtex6-GTX-GTX0:RXBUF_OVFL_THRESH">GTX0:RXBUF_OVFL_THRESH[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_IDLE_HI_CNT">GTX0:RX_IDLE_HI_CNT[2]</a>
</td>
<td title="R1.F29.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_IDLE_HI_CNT">GTX0:RX_IDLE_HI_CNT[3]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_IDLE_HI_CNT">GTX0:RX_IDLE_HI_CNT[0]</a>
</td>
<td title="R1.F29.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_IDLE_HI_CNT">GTX0:RX_IDLE_HI_CNT[1]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EN_IDLE_RESET_BUF">GTX0:RX_EN_IDLE_RESET_BUF</a>
</td>
<td title="R1.F29.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[11]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_XCLK_SEL">GTX0:RX_XCLK_SEL[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B28">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[8]</a>
</td>
<td title="R1.F29.B28">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B27">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[6]</a>
</td>
<td title="R1.F29.B27">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B26">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[4]</a>
</td>
<td title="R1.F29.B26">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B25">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[2]</a>
</td>
<td title="R1.F29.B25">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B24">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[0]</a>
</td>
<td title="R1.F29.B24">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B23">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_USE">GTX0:CHAN_BOND_SEQ_2_USE</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[14]</a>
</td>
<td title="R1.F29.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EN_IDLE_RESET_PH">GTX0:RX_EN_IDLE_RESET_PH</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B22">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_CFG">GTX0:CHAN_BOND_SEQ_2_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[12]</a>
</td>
<td title="R1.F29.B22">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_CFG">GTX0:CHAN_BOND_SEQ_2_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B21">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_CFG">GTX0:CHAN_BOND_SEQ_2_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[10]</a>
</td>
<td title="R1.F29.B21">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_CFG">GTX0:CHAN_BOND_SEQ_2_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B20">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[8]</a>
</td>
<td title="R1.F29.B20">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B19">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[6]</a>
</td>
<td title="R1.F29.B19">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B18">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[4]</a>
</td>
<td title="R1.F29.B18">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B17">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[2]</a>
</td>
<td title="R1.F29.B17">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B16">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[0]</a>
</td>
<td title="R1.F29.B16">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B15">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_KEEP_ALIGN">GTX0:CHAN_BOND_KEEP_ALIGN</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[14]</a>
</td>
<td title="R1.F29.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EN_MODE_RESET_BUF">GTX0:RX_EN_MODE_RESET_BUF</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B14">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_2_MAX_SKEW">GTX0:CHAN_BOND_2_MAX_SKEW[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[12]</a>
</td>
<td title="R1.F29.B14">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_2_MAX_SKEW">GTX0:CHAN_BOND_2_MAX_SKEW[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B13">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_2_MAX_SKEW">GTX0:CHAN_BOND_2_MAX_SKEW[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[10]</a>
</td>
<td title="R1.F29.B13">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_2_MAX_SKEW">GTX0:CHAN_BOND_2_MAX_SKEW[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B12">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[8]</a>
</td>
<td title="R1.F29.B12">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B11">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[6]</a>
</td>
<td title="R1.F29.B11">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B10">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[4]</a>
</td>
<td title="R1.F29.B10">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B9">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[2]</a>
</td>
<td title="R1.F29.B9">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B8">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[0]</a>
</td>
<td title="R1.F29.B8">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EN_REALIGN_RESET_BUF">GTX0:RX_EN_REALIGN_RESET_BUF</a>
</td>
<td title="R1.F29.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EN_RATE_RESET_BUF">GTX0:RX_EN_RATE_RESET_BUF</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B6">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_ENABLE">GTX0:CHAN_BOND_SEQ_2_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[12]</a>
</td>
<td title="R1.F29.B6">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_ENABLE">GTX0:CHAN_BOND_SEQ_2_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B5">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_ENABLE">GTX0:CHAN_BOND_SEQ_2_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[10]</a>
</td>
<td title="R1.F29.B5">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_ENABLE">GTX0:CHAN_BOND_SEQ_2_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B4">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[8]</a>
</td>
<td title="R1.F29.B4">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B3">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[6]</a>
</td>
<td title="R1.F29.B3">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B2">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[4]</a>
</td>
<td title="R1.F29.B2">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B1">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[2]</a>
</td>
<td title="R1.F29.B1">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B0">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[0]</a>
</td>
<td title="R1.F29.B0">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R2</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DATA_WIDTH">GTX0:RX_DATA_WIDTH[2]</a>
</td>
<td title="R2.F29.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[15]</a>
<a href="#tile-virtex6-GTX-GTX0:GEN_RXUSRCLK">GTX0:GEN_RXUSRCLK</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DATA_WIDTH">GTX0:RX_DATA_WIDTH[0]</a>
</td>
<td title="R2.F29.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DATA_WIDTH">GTX0:RX_DATA_WIDTH[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B61">
<a href="#tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG[16]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[10]</a>
</td>
<td title="R2.F29.B61">
<a href="#tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_CFG">GTX0:CHAN_BOND_SEQ_2_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_CLK25_DIVIDER">GTX0:RX_CLK25_DIVIDER[3]</a>
</td>
<td title="R2.F29.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_CLK25_DIVIDER">GTX0:RX_CLK25_DIVIDER[4]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[6]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_CLK25_DIVIDER">GTX0:RX_CLK25_DIVIDER[1]</a>
</td>
<td title="R2.F29.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_CLK25_DIVIDER">GTX0:RX_CLK25_DIVIDER[2]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B58">
<a href="#tile-virtex6-GTX-GTX0:AC_CAP_DIS">GTX0:AC_CAP_DIS</a>
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[4]</a>
</td>
<td title="R2.F29.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[5]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_CLK25_DIVIDER">GTX0:RX_CLK25_DIVIDER[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[2]</a>
<a href="#tile-virtex6-GTX-GTX0:OOBDETECT_THRESHOLD">GTX0:OOBDETECT_THRESHOLD[2]</a>
</td>
<td title="R2.F29.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[3]</a>
<a href="#tile-virtex6-GTX-GTX0:GTX_CFG_PWRUP">GTX0:GTX_CFG_PWRUP</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[0]</a>
<a href="#tile-virtex6-GTX-GTX0:OOBDETECT_THRESHOLD">GTX0:OOBDETECT_THRESHOLD[0]</a>
</td>
<td title="R2.F29.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17[1]</a>
<a href="#tile-virtex6-GTX-GTX0:OOBDETECT_THRESHOLD">GTX0:OOBDETECT_THRESHOLD[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B55">
<a href="#tile-virtex6-GTX-GTX0:CDR_PH_ADJ_TIME">GTX0:CDR_PH_ADJ_TIME[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[14]</a>
</td>
<td title="R2.F29.B55">
<a href="#tile-virtex6-GTX-GTX0:CDR_PH_ADJ_TIME">GTX0:CDR_PH_ADJ_TIME[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B54">
<a href="#tile-virtex6-GTX-GTX0:CDR_PH_ADJ_TIME">GTX0:CDR_PH_ADJ_TIME[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[12]</a>
</td>
<td title="R2.F29.B54">
<a href="#tile-virtex6-GTX-GTX0:CDR_PH_ADJ_TIME">GTX0:CDR_PH_ADJ_TIME[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[26]</a>
</td>
<td title="R2.F29.B53">
<a href="#tile-virtex6-GTX-GTX0:CDR_PH_ADJ_TIME">GTX0:CDR_PH_ADJ_TIME[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[24]</a>
</td>
<td title="R2.F29.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[25]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[22]</a>
</td>
<td title="R2.F29.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[23]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[20]</a>
</td>
<td title="R2.F29.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[21]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[18]</a>
</td>
<td title="R2.F29.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[16]</a>
</td>
<td title="R2.F29.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[14]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[14]</a>
</td>
<td title="R2.F29.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[12]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[12]</a>
</td>
<td title="R2.F29.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[10]</a>
</td>
<td title="R2.F29.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[11]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[8]</a>
</td>
<td title="R2.F29.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[6]</a>
</td>
<td title="R2.F29.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[4]</a>
</td>
<td title="R2.F29.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[2]</a>
</td>
<td title="R2.F29.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[0]</a>
</td>
<td title="R2.F29.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B39">
<a href="#tile-virtex6-GTX-GTX0:ALIGN_COMMA_WORD">GTX0:ALIGN_COMMA_WORD[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[14]</a>
</td>
<td title="R2.F29.B39">
<a href="#tile-virtex6-GTX-GTX0:DEC_VALID_COMMA_ONLY">GTX0:DEC_VALID_COMMA_ONLY</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[12]</a>
<a href="#tile-virtex6-GTX-GTX0:USR_CODE_ERR_CLR">GTX0:USR_CODE_ERR_CLR</a>
</td>
<td title="R2.F29.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DECODE_SEQ_MATCH">GTX0:RX_DECODE_SEQ_MATCH</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B37">
<a href="#tile-virtex6-GTX-GTX0:DEC_PCOMMA_DETECT">GTX0:DEC_PCOMMA_DETECT</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[10]</a>
</td>
<td title="R2.F29.B37">
<a href="#tile-virtex6-GTX-GTX0:DEC_MCOMMA_DETECT">GTX0:DEC_MCOMMA_DETECT</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B36">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[8]</a>
</td>
<td title="R2.F29.B36">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B35">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[6]</a>
</td>
<td title="R2.F29.B35">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B34">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[4]</a>
</td>
<td title="R2.F29.B34">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B33">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[2]</a>
</td>
<td title="R2.F29.B33">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B32">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[0]</a>
</td>
<td title="R2.F29.B32">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_SLIDE_AUTO_WAIT">GTX0:RX_SLIDE_AUTO_WAIT[2]</a>
</td>
<td title="R2.F29.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_SLIDE_AUTO_WAIT">GTX0:RX_SLIDE_AUTO_WAIT[3]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_SLIDE_AUTO_WAIT">GTX0:RX_SLIDE_AUTO_WAIT[0]</a>
</td>
<td title="R2.F29.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_SLIDE_AUTO_WAIT">GTX0:RX_SLIDE_AUTO_WAIT[1]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B29">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_DET_LEN">GTX0:CLK_COR_DET_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[10]</a>
</td>
<td title="R2.F29.B29">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_DET_LEN">GTX0:CLK_COR_DET_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B28">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[8]</a>
</td>
<td title="R2.F29.B28">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B27">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[6]</a>
</td>
<td title="R2.F29.B27">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B26">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[4]</a>
</td>
<td title="R2.F29.B26">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B25">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[2]</a>
</td>
<td title="R2.F29.B25">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B24">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[0]</a>
</td>
<td title="R2.F29.B24">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[14]</a>
<a href="#tile-virtex6-GTX-GTX0:SHOW_REALIGN_COMMA">GTX0:SHOW_REALIGN_COMMA</a>
</td>
<td title="R2.F29.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_CDR_FORCE_ROTATE">GTX0:RX_CDR_FORCE_ROTATE</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_SLIDE_MODE">GTX0:RX_SLIDE_MODE[0]</a>
</td>
<td title="R2.F29.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_SLIDE_MODE">GTX0:RX_SLIDE_MODE[1]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B21">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_ADJ_LEN">GTX0:CLK_COR_ADJ_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[10]</a>
</td>
<td title="R2.F29.B21">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_ADJ_LEN">GTX0:CLK_COR_ADJ_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B20">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[8]</a>
</td>
<td title="R2.F29.B20">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B19">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[6]</a>
</td>
<td title="R2.F29.B19">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B18">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[4]</a>
</td>
<td title="R2.F29.B18">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B17">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[2]</a>
</td>
<td title="R2.F29.B17">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B16">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[0]</a>
</td>
<td title="R2.F29.B16">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B15">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_USE">GTX0:CLK_COR_SEQ_2_USE</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[14]</a>
</td>
<td title="R2.F29.B15">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_INSERT_IDLE_FLAG">GTX0:CLK_COR_INSERT_IDLE_FLAG</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B14">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_ENABLE">GTX0:CLK_COR_SEQ_2_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[12]</a>
</td>
<td title="R2.F29.B14">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_ENABLE">GTX0:CLK_COR_SEQ_2_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B13">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_ENABLE">GTX0:CLK_COR_SEQ_2_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[10]</a>
</td>
<td title="R2.F29.B13">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_ENABLE">GTX0:CLK_COR_SEQ_2_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B12">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[8]</a>
</td>
<td title="R2.F29.B12">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B11">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[6]</a>
</td>
<td title="R2.F29.B11">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B10">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[4]</a>
</td>
<td title="R2.F29.B10">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B9">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[2]</a>
</td>
<td title="R2.F29.B9">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B8">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[0]</a>
</td>
<td title="R2.F29.B8">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B7">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MAX_LAT">GTX0:CLK_COR_MAX_LAT[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[14]</a>
</td>
<td title="R2.F29.B7">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MAX_LAT">GTX0:CLK_COR_MAX_LAT[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B6">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MAX_LAT">GTX0:CLK_COR_MAX_LAT[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[12]</a>
</td>
<td title="R2.F29.B6">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MAX_LAT">GTX0:CLK_COR_MAX_LAT[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B5">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MAX_LAT">GTX0:CLK_COR_MAX_LAT[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[10]</a>
</td>
<td title="R2.F29.B5">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_MAX_LAT">GTX0:CLK_COR_MAX_LAT[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B4">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[8]</a>
</td>
<td title="R2.F29.B4">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B3">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[6]</a>
</td>
<td title="R2.F29.B3">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B2">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[4]</a>
</td>
<td title="R2.F29.B2">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B1">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[2]</a>
</td>
<td title="R2.F29.B1">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F28.B0">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[0]</a>
</td>
<td title="R2.F29.B0">
<a href="#tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R3</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_OUT">GTX0:TXPLL_DIVSEL_OUT[0]</a>
</td>
<td title="R3.F29.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_OUT">GTX0:TXPLL_DIVSEL_OUT[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_LKDET_CFG">GTX0:TXPLL_LKDET_CFG[1]</a>
</td>
<td title="R3.F29.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_LKDET_CFG">GTX0:TXPLL_LKDET_CFG[2]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B61">
<a href="#tile-virtex6-GTX-GTX0:A_TXPOWERDOWN">GTX0:A_TXPOWERDOWN[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[10]</a>
</td>
<td title="R3.F29.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_LKDET_CFG">GTX0:TXPLL_LKDET_CFG[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_CLK_SOURCE">GTX0:TX_CLK_SOURCE[0]</a>
</td>
<td title="R3.F29.B60">
<a href="#tile-virtex6-GTX-GTX0:A_TXPOWERDOWN">GTX0:A_TXPOWERDOWN[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL45_FB">GTX0:TXPLL_DIVSEL45_FB[0]</a>
</td>
<td title="R3.F29.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_STARTUP_EN">GTX0:TXPLL_STARTUP_EN</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_FB">GTX0:TXPLL_DIVSEL_FB[4]</a>
</td>
<td title="R3.F29.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_FB">GTX0:TXPLL_DIVSEL_FB[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_FB">GTX0:TXPLL_DIVSEL_FB[2]</a>
</td>
<td title="R3.F29.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_FB">GTX0:TXPLL_DIVSEL_FB[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[0]</a>
</td>
<td title="R3.F29.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_FB">GTX0:TXPLL_DIVSEL_FB[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B55">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_CP_CFG">GTX0:TXPLL_CP_CFG[6]</a>
</td>
<td title="R3.F29.B55">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_CP_CFG">GTX0:TXPLL_CP_CFG[7]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_CP_CFG">GTX0:TXPLL_CP_CFG[4]</a>
</td>
<td title="R3.F29.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_CP_CFG">GTX0:TXPLL_CP_CFG[5]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_CP_CFG">GTX0:TXPLL_CP_CFG[2]</a>
</td>
<td title="R3.F29.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_CP_CFG">GTX0:TXPLL_CP_CFG[3]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_CP_CFG">GTX0:TXPLL_CP_CFG[0]</a>
</td>
<td title="R3.F29.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_CP_CFG">GTX0:TXPLL_CP_CFG[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[22]</a>
</td>
<td title="R3.F29.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[23]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[20]</a>
</td>
<td title="R3.F29.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[21]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[18]</a>
</td>
<td title="R3.F29.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[16]</a>
</td>
<td title="R3.F29.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[14]</a>
</td>
<td title="R3.F29.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[12]</a>
</td>
<td title="R3.F29.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[10]</a>
</td>
<td title="R3.F29.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[8]</a>
</td>
<td title="R3.F29.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[6]</a>
</td>
<td title="R3.F29.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[4]</a>
</td>
<td title="R3.F29.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[2]</a>
</td>
<td title="R3.F29.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[0]</a>
</td>
<td title="R3.F29.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B39">
<a href="#tile-virtex6-GTX-GTX0:A_RXPLLPOWERDOWN">GTX0:A_RXPLLPOWERDOWN</a>
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[14]</a>
</td>
<td title="R3.F29.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_OVERSAMPLE_MODE">GTX0:RX_OVERSAMPLE_MODE</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B38">
<a href="#tile-virtex6-GTX-GTX0:A_PLLCLKRXRESET">GTX0:A_PLLCLKRXRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[12]</a>
</td>
<td title="R3.F29.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PLL_DRP_EN">GTX0:PLL_DRP_EN</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B37">
<a href="#tile-virtex6-GTX-GTX0:A_PLLRXRESET">GTX0:A_PLLRXRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[10]</a>
</td>
<td title="R3.F29.B37">
<a href="#tile-virtex6-GTX-GTX0:A_RXPLLLKDETEN">GTX0:A_RXPLLLKDETEN</a>
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLLREFSEL_STATIC">GTX0:RXPLLREFSEL_STATIC[1]</a>
</td>
<td title="R3.F29.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLLREFSEL_STATIC">GTX0:RXPLLREFSEL_STATIC[2]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[6]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLLREFSEL_MODE">GTX0:RXPLLREFSEL_MODE[0]</a>
</td>
<td title="R3.F29.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLLREFSEL_STATIC">GTX0:RXPLLREFSEL_STATIC[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[4]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_REF">GTX0:RXPLL_DIVSEL_REF[4]</a>
</td>
<td title="R3.F29.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[5]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_REF">GTX0:RXPLL_DIVSEL_REF[0]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[2]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_REF">GTX0:RXPLL_DIVSEL_REF[2]</a>
</td>
<td title="R3.F29.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[3]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_REF">GTX0:RXPLL_DIVSEL_REF[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[0]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLLREFSEL_TESTCLK">GTX0:RXPLLREFSEL_TESTCLK[0]</a>
</td>
<td title="R3.F29.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C[1]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_REF">GTX0:RXPLL_DIVSEL_REF[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_OUT">GTX0:RXPLL_DIVSEL_OUT[0]</a>
</td>
<td title="R3.F29.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_OUT">GTX0:RXPLL_DIVSEL_OUT[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_LKDET_CFG">GTX0:RXPLL_LKDET_CFG[1]</a>
</td>
<td title="R3.F29.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_LKDET_CFG">GTX0:RXPLL_LKDET_CFG[2]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B29">
<a href="#tile-virtex6-GTX-GTX0:A_RXPOWERDOWN">GTX0:A_RXPOWERDOWN[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[10]</a>
</td>
<td title="R3.F29.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[11]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_LKDET_CFG">GTX0:RXPLL_LKDET_CFG[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[8]</a>
</td>
<td title="R3.F29.B28">
<a href="#tile-virtex6-GTX-GTX0:A_RXPOWERDOWN">GTX0:A_RXPOWERDOWN[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[6]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL45_FB">GTX0:RXPLL_DIVSEL45_FB[0]</a>
</td>
<td title="R3.F29.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_STARTUP_EN">GTX0:RXPLL_STARTUP_EN</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[4]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_FB">GTX0:RXPLL_DIVSEL_FB[4]</a>
</td>
<td title="R3.F29.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[5]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_FB">GTX0:RXPLL_DIVSEL_FB[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[2]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_FB">GTX0:RXPLL_DIVSEL_FB[2]</a>
</td>
<td title="R3.F29.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[3]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_FB">GTX0:RXPLL_DIVSEL_FB[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[0]</a>
</td>
<td title="R3.F29.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B[1]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_FB">GTX0:RXPLL_DIVSEL_FB[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_CP_CFG">GTX0:RXPLL_CP_CFG[6]</a>
</td>
<td title="R3.F29.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_CP_CFG">GTX0:RXPLL_CP_CFG[7]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_CP_CFG">GTX0:RXPLL_CP_CFG[4]</a>
</td>
<td title="R3.F29.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_CP_CFG">GTX0:RXPLL_CP_CFG[5]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_CP_CFG">GTX0:RXPLL_CP_CFG[2]</a>
</td>
<td title="R3.F29.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[11]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_CP_CFG">GTX0:RXPLL_CP_CFG[3]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_CP_CFG">GTX0:RXPLL_CP_CFG[0]</a>
</td>
<td title="R3.F29.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_CP_CFG">GTX0:RXPLL_CP_CFG[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[6]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[22]</a>
</td>
<td title="R3.F29.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[23]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[4]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[20]</a>
</td>
<td title="R3.F29.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[5]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[21]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[2]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[18]</a>
</td>
<td title="R3.F29.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[3]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[19]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[0]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[16]</a>
</td>
<td title="R3.F29.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A[1]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[17]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[14]</a>
</td>
<td title="R3.F29.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[12]</a>
</td>
<td title="R3.F29.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[10]</a>
</td>
<td title="R3.F29.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[11]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[8]</a>
</td>
<td title="R3.F29.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[6]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[6]</a>
</td>
<td title="R3.F29.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[4]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[4]</a>
</td>
<td title="R3.F29.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[5]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[2]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[2]</a>
</td>
<td title="R3.F29.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[3]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[0]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[0]</a>
</td>
<td title="R3.F29.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19[1]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RESET_DRP_EN">GTX0:RESET_DRP_EN</a>
</td>
<td title="R3.F29.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[15]</a>
<a href="#tile-virtex6-GTX-GTX0:MASTER_DRP_EN">GTX0:MASTER_DRP_EN</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B6">
<a href="#tile-virtex6-GTX-GTX0:A_RXCDRPHASERESET">GTX0:A_RXCDRPHASERESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[12]</a>
</td>
<td title="R3.F29.B6">
<a href="#tile-virtex6-GTX-GTX0:A_RXDFERESET">GTX0:A_RXDFERESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B5">
<a href="#tile-virtex6-GTX-GTX0:A_RXCDRHOLD">GTX0:A_RXCDRHOLD</a>
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[10]</a>
</td>
<td title="R3.F29.B5">
<a href="#tile-virtex6-GTX-GTX0:A_RXCDRFREQRESET">GTX0:A_RXCDRFREQRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B4">
<a href="#tile-virtex6-GTX-GTX0:A_RXRESET">GTX0:A_RXRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[8]</a>
</td>
<td title="R3.F29.B4">
<a href="#tile-virtex6-GTX-GTX0:A_TXRESET">GTX0:A_TXRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B3">
<a href="#tile-virtex6-GTX-GTX0:A_GTXRXRESET">GTX0:A_GTXRXRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[6]</a>
</td>
<td title="R3.F29.B3">
<a href="#tile-virtex6-GTX-GTX0:A_RXBUFRESET">GTX0:A_RXBUFRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B2">
<a href="#tile-virtex6-GTX-GTX0:A_RXCDRRESET">GTX0:A_RXCDRRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[4]</a>
</td>
<td title="R3.F29.B2">
<a href="#tile-virtex6-GTX-GTX0:A_GTXTXRESET">GTX0:A_GTXTXRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[2]</a>
<a href="#tile-virtex6-GTX-GTX0:GEARBOX_ENDEC">GTX0:GEARBOX_ENDEC[2]</a>
</td>
<td title="R3.F29.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[3]</a>
<a href="#tile-virtex6-GTX-GTX0:RXGEARBOX_USE">GTX0:RXGEARBOX_USE</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F28.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[0]</a>
<a href="#tile-virtex6-GTX-GTX0:GEARBOX_ENDEC">GTX0:GEARBOX_ENDEC[0]</a>
</td>
<td title="R3.F29.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18[1]</a>
<a href="#tile-virtex6-GTX-GTX0:GEARBOX_ENDEC">GTX0:GEARBOX_ENDEC[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R4</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[14]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_IDLE_VAL">GTX0:SATA_IDLE_VAL[2]</a>
</td>
<td title="R4.F29.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_EN_RATE_RESET_BUF">GTX0:TX_EN_RATE_RESET_BUF</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[12]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_IDLE_VAL">GTX0:SATA_IDLE_VAL[0]</a>
</td>
<td title="R4.F29.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[13]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_IDLE_VAL">GTX0:SATA_IDLE_VAL[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[10]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_INIT">GTX0:SATA_MIN_INIT[4]</a>
</td>
<td title="R4.F29.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[11]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_INIT">GTX0:SATA_MIN_INIT[5]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[8]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_INIT">GTX0:SATA_MIN_INIT[2]</a>
</td>
<td title="R4.F29.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[9]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_INIT">GTX0:SATA_MIN_INIT[3]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[6]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_INIT">GTX0:SATA_MIN_INIT[0]</a>
</td>
<td title="R4.F29.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[7]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_INIT">GTX0:SATA_MIN_INIT[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[4]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_INIT">GTX0:SATA_MAX_INIT[4]</a>
</td>
<td title="R4.F29.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[5]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_INIT">GTX0:SATA_MAX_INIT[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[2]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_INIT">GTX0:SATA_MAX_INIT[2]</a>
</td>
<td title="R4.F29.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[3]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_INIT">GTX0:SATA_MAX_INIT[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[0]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_INIT">GTX0:SATA_MAX_INIT[0]</a>
</td>
<td title="R4.F29.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27[1]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_INIT">GTX0:SATA_MAX_INIT[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B55">
<a href="#tile-virtex6-GTX-GTX0:BGTEST_CFG">GTX0:BGTEST_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[14]</a>
</td>
<td title="R4.F29.B55">
<a href="#tile-virtex6-GTX-GTX0:BGTEST_CFG">GTX0:BGTEST_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_SATA">GTX0:TXPLL_SATA[0]</a>
</td>
<td title="R4.F29.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_SATA">GTX0:TXPLL_SATA[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[10]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_WAKE">GTX0:SATA_MIN_WAKE[4]</a>
</td>
<td title="R4.F29.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[11]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_WAKE">GTX0:SATA_MIN_WAKE[5]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[8]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_WAKE">GTX0:SATA_MIN_WAKE[2]</a>
</td>
<td title="R4.F29.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[9]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_WAKE">GTX0:SATA_MIN_WAKE[3]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[6]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_WAKE">GTX0:SATA_MIN_WAKE[0]</a>
</td>
<td title="R4.F29.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[7]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_WAKE">GTX0:SATA_MIN_WAKE[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[4]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_WAKE">GTX0:SATA_MAX_WAKE[4]</a>
</td>
<td title="R4.F29.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[5]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_WAKE">GTX0:SATA_MAX_WAKE[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[2]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_WAKE">GTX0:SATA_MAX_WAKE[2]</a>
</td>
<td title="R4.F29.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[3]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_WAKE">GTX0:SATA_MAX_WAKE[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[0]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_WAKE">GTX0:SATA_MAX_WAKE[0]</a>
</td>
<td title="R4.F29.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26[1]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_WAKE">GTX0:SATA_MAX_WAKE[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B47">
<a href="#tile-virtex6-GTX-GTX0:A_RXENPMAPHASEALIGN">GTX0:A_RXENPMAPHASEALIGN</a>
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[14]</a>
</td>
<td title="R4.F29.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_PMADATA_OPT">GTX0:TX_PMADATA_OPT</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[12]</a>
<a href="#tile-virtex6-GTX-GTX0:POLARITY_DRP_EN">GTX0:POLARITY_DRP_EN</a>
</td>
<td title="R4.F29.B46">
<a href="#tile-virtex6-GTX-GTX0:A_RXPMASETPHASE">GTX0:A_RXPMASETPHASE</a>
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B45">
<a href="#tile-virtex6-GTX-GTX0:A_RXPOLARITY">GTX0:A_RXPOLARITY</a>
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[10]</a>
</td>
<td title="R4.F29.B45">
<a href="#tile-virtex6-GTX-GTX0:A_TXPOLARITY">GTX0:A_TXPOLARITY</a>
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B44">
<a href="#tile-virtex6-GTX-GTX0:CM_TRIM">GTX0:CM_TRIM[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[8]</a>
</td>
<td title="R4.F29.B44">
<a href="#tile-virtex6-GTX-GTX0:CM_TRIM">GTX0:CM_TRIM[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_NON_P2">GTX0:TRANS_TIME_NON_P2[6]</a>
</td>
<td title="R4.F29.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_NON_P2">GTX0:TRANS_TIME_NON_P2[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_NON_P2">GTX0:TRANS_TIME_NON_P2[4]</a>
</td>
<td title="R4.F29.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_NON_P2">GTX0:TRANS_TIME_NON_P2[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_NON_P2">GTX0:TRANS_TIME_NON_P2[2]</a>
</td>
<td title="R4.F29.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_NON_P2">GTX0:TRANS_TIME_NON_P2[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_NON_P2">GTX0:TRANS_TIME_NON_P2[0]</a>
</td>
<td title="R4.F29.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_NON_P2">GTX0:TRANS_TIME_NON_P2[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B39">
<a href="#tile-virtex6-GTX-GTX0:COM_BURST_VAL">GTX0:COM_BURST_VAL[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[14]</a>
</td>
<td title="R4.F29.B39">
<a href="#tile-virtex6-GTX-GTX0:COM_BURST_VAL">GTX0:COM_BURST_VAL[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B38">
<a href="#tile-virtex6-GTX-GTX0:COM_BURST_VAL">GTX0:COM_BURST_VAL[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[12]</a>
</td>
<td title="R4.F29.B38">
<a href="#tile-virtex6-GTX-GTX0:COM_BURST_VAL">GTX0:COM_BURST_VAL[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[10]</a>
</td>
<td title="R4.F29.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[8]</a>
</td>
<td title="R4.F29.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[6]</a>
</td>
<td title="R4.F29.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[4]</a>
</td>
<td title="R4.F29.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[2]</a>
</td>
<td title="R4.F29.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[0]</a>
</td>
<td title="R4.F29.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_CLK25_DIVIDER">GTX0:TX_CLK25_DIVIDER[4]</a>
</td>
<td title="R4.F29.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_CLK25_DIVIDER">GTX0:TX_CLK25_DIVIDER[2]</a>
</td>
<td title="R4.F29.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_CLK25_DIVIDER">GTX0:TX_CLK25_DIVIDER[3]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_CLK25_DIVIDER">GTX0:TX_CLK25_DIVIDER[0]</a>
</td>
<td title="R4.F29.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_CLK25_DIVIDER">GTX0:TX_CLK25_DIVIDER[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2[8]</a>
</td>
<td title="R4.F29.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2[6]</a>
</td>
<td title="R4.F29.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2[4]</a>
</td>
<td title="R4.F29.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2[2]</a>
</td>
<td title="R4.F29.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2[0]</a>
</td>
<td title="R4.F29.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[14]</a>
</td>
<td title="R4.F29.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CAS_CLK_EN">GTX0:PMA_CAS_CLK_EN</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[12]</a>
</td>
<td title="R4.F29.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[10]</a>
</td>
<td title="R4.F29.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[8]</a>
</td>
<td title="R4.F29.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[6]</a>
</td>
<td title="R4.F29.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[4]</a>
</td>
<td title="R4.F29.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[2]</a>
</td>
<td title="R4.F29.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[0]</a>
</td>
<td title="R4.F29.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B15">
<a href="#tile-virtex6-GTX-GTX0:A_TXELECIDLE">GTX0:A_TXELECIDLE</a>
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[14]</a>
</td>
<td title="R4.F29.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PCI_EXPRESS_MODE">GTX0:PCI_EXPRESS_MODE</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[12]</a>
</td>
<td title="R4.F29.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[10]</a>
</td>
<td title="R4.F29.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[8]</a>
</td>
<td title="R4.F29.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[6]</a>
</td>
<td title="R4.F29.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[4]</a>
</td>
<td title="R4.F29.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[2]</a>
</td>
<td title="R4.F29.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[0]</a>
</td>
<td title="R4.F29.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B7">
<a href="#tile-virtex6-GTX-GTX0:A_TXPLLPOWERDOWN">GTX0:A_TXPLLPOWERDOWN</a>
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[14]</a>
</td>
<td title="R4.F29.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_OVERSAMPLE_MODE">GTX0:TX_OVERSAMPLE_MODE</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B6">
<a href="#tile-virtex6-GTX-GTX0:A_PLLCLKTXRESET">GTX0:A_PLLCLKTXRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[12]</a>
</td>
<td title="R4.F29.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PDELIDLE_DRP_EN">GTX0:PDELIDLE_DRP_EN</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B5">
<a href="#tile-virtex6-GTX-GTX0:A_PLLTXRESET">GTX0:A_PLLTXRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[10]</a>
</td>
<td title="R4.F29.B5">
<a href="#tile-virtex6-GTX-GTX0:A_TXPLLLKDETEN">GTX0:A_TXPLLLKDETEN</a>
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLLREFSEL_STATIC">GTX0:TXPLLREFSEL_STATIC[1]</a>
</td>
<td title="R4.F29.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLLREFSEL_STATIC">GTX0:TXPLLREFSEL_STATIC[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLLREFSEL_MODE">GTX0:TXPLLREFSEL_MODE[0]</a>
</td>
<td title="R4.F29.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLLREFSEL_STATIC">GTX0:TXPLLREFSEL_STATIC[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_REF">GTX0:TXPLL_DIVSEL_REF[4]</a>
</td>
<td title="R4.F29.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_REF">GTX0:TXPLL_DIVSEL_REF[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_REF">GTX0:TXPLL_DIVSEL_REF[2]</a>
</td>
<td title="R4.F29.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_REF">GTX0:TXPLL_DIVSEL_REF[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F28.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLLREFSEL_TESTCLK">GTX0:TXPLLREFSEL_TESTCLK[0]</a>
</td>
<td title="R4.F29.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_REF">GTX0:TXPLL_DIVSEL_REF[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R5</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_XCLK_SEL">GTX0:TX_XCLK_SEL[0]</a>
</td>
<td title="R5.F29.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TXGEARBOX_USE">GTX0:TXGEARBOX_USE</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_IDLE_ASSERT_DELAY">GTX0:TX_IDLE_ASSERT_DELAY[1]</a>
</td>
<td title="R5.F29.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_IDLE_ASSERT_DELAY">GTX0:TX_IDLE_ASSERT_DELAY[2]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B61">
<a href="#tile-virtex6-GTX-GTX0:COMMA_DOUBLE">GTX0:COMMA_DOUBLE</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[10]</a>
</td>
<td title="R5.F29.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_IDLE_ASSERT_DELAY">GTX0:TX_IDLE_ASSERT_DELAY[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B60">
<a href="#tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[8]</a>
</td>
<td title="R5.F29.B60">
<a href="#tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B59">
<a href="#tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[6]</a>
</td>
<td title="R5.F29.B59">
<a href="#tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B58">
<a href="#tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[4]</a>
</td>
<td title="R5.F29.B58">
<a href="#tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B57">
<a href="#tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[2]</a>
</td>
<td title="R5.F29.B57">
<a href="#tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B56">
<a href="#tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[0]</a>
</td>
<td title="R5.F29.B56">
<a href="#tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B55">
<a href="#tile-virtex6-GTX-GTX0:DFE_CAL_TIME">GTX0:DFE_CAL_TIME[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[14]</a>
</td>
<td title="R5.F29.B55">
<a href="#tile-virtex6-GTX-GTX0:DFE_CAL_TIME">GTX0:DFE_CAL_TIME[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B54">
<a href="#tile-virtex6-GTX-GTX0:DFE_CAL_TIME">GTX0:DFE_CAL_TIME[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[12]</a>
</td>
<td title="R5.F29.B54">
<a href="#tile-virtex6-GTX-GTX0:DFE_CAL_TIME">GTX0:DFE_CAL_TIME[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EYE_SCANMODE">GTX0:RX_EYE_SCANMODE[1]</a>
</td>
<td title="R5.F29.B53">
<a href="#tile-virtex6-GTX-GTX0:DFE_CAL_TIME">GTX0:DFE_CAL_TIME[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RCV_TERM_VTTRX">GTX0:RCV_TERM_VTTRX</a>
</td>
<td title="R5.F29.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EYE_SCANMODE">GTX0:RX_EYE_SCANMODE[0]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TERMINATION_OVRD">GTX0:TERMINATION_OVRD</a>
</td>
<td title="R5.F29.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RCV_TERM_GND">GTX0:RCV_TERM_GND</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TERMINATION_CTRL">GTX0:TERMINATION_CTRL[4]</a>
</td>
<td title="R5.F29.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TERMINATION_CTRL">GTX0:TERMINATION_CTRL[2]</a>
</td>
<td title="R5.F29.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TERMINATION_CTRL">GTX0:TERMINATION_CTRL[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TERMINATION_CTRL">GTX0:TERMINATION_CTRL[0]</a>
</td>
<td title="R5.F29.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TERMINATION_CTRL">GTX0:TERMINATION_CTRL[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EYE_OFFSET">GTX0:RX_EYE_OFFSET[6]</a>
</td>
<td title="R5.F29.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EYE_OFFSET">GTX0:RX_EYE_OFFSET[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EYE_OFFSET">GTX0:RX_EYE_OFFSET[4]</a>
</td>
<td title="R5.F29.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EYE_OFFSET">GTX0:RX_EYE_OFFSET[5]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EYE_OFFSET">GTX0:RX_EYE_OFFSET[2]</a>
</td>
<td title="R5.F29.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[11]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EYE_OFFSET">GTX0:RX_EYE_OFFSET[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EYE_OFFSET">GTX0:RX_EYE_OFFSET[0]</a>
</td>
<td title="R5.F29.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EYE_OFFSET">GTX0:RX_EYE_OFFSET[1]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B43">
<a href="#tile-virtex6-GTX-GTX0:DFE_CFG">GTX0:DFE_CFG[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[6]</a>
</td>
<td title="R5.F29.B43">
<a href="#tile-virtex6-GTX-GTX0:DFE_CFG">GTX0:DFE_CFG[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B42">
<a href="#tile-virtex6-GTX-GTX0:DFE_CFG">GTX0:DFE_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[4]</a>
</td>
<td title="R5.F29.B42">
<a href="#tile-virtex6-GTX-GTX0:DFE_CFG">GTX0:DFE_CFG[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B41">
<a href="#tile-virtex6-GTX-GTX0:DFE_CFG">GTX0:DFE_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[2]</a>
</td>
<td title="R5.F29.B41">
<a href="#tile-virtex6-GTX-GTX0:DFE_CFG">GTX0:DFE_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B40">
<a href="#tile-virtex6-GTX-GTX0:DFE_CFG">GTX0:DFE_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[0]</a>
</td>
<td title="R5.F29.B40">
<a href="#tile-virtex6-GTX-GTX0:DFE_CFG">GTX0:DFE_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B39">
<a href="#tile-virtex6-GTX-GTX0:A_DFECLKDLYADJ">GTX0:A_DFECLKDLYADJ[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[14]</a>
</td>
<td title="R5.F29.B39">
<a href="#tile-virtex6-GTX-GTX0:DFE_DRP_EN">GTX0:DFE_DRP_EN</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B38">
<a href="#tile-virtex6-GTX-GTX0:A_DFECLKDLYADJ">GTX0:A_DFECLKDLYADJ[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[12]</a>
</td>
<td title="R5.F29.B38">
<a href="#tile-virtex6-GTX-GTX0:A_DFECLKDLYADJ">GTX0:A_DFECLKDLYADJ[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B37">
<a href="#tile-virtex6-GTX-GTX0:A_DFECLKDLYADJ">GTX0:A_DFECLKDLYADJ[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[10]</a>
</td>
<td title="R5.F29.B37">
<a href="#tile-virtex6-GTX-GTX0:A_DFECLKDLYADJ">GTX0:A_DFECLKDLYADJ[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B36">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP4">GTX0:A_DFETAP4[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[8]</a>
</td>
<td title="R5.F29.B36">
<a href="#tile-virtex6-GTX-GTX0:A_DFECLKDLYADJ">GTX0:A_DFECLKDLYADJ[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B35">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP4">GTX0:A_DFETAP4[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[6]</a>
</td>
<td title="R5.F29.B35">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP4">GTX0:A_DFETAP4[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B34">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP2">GTX0:A_DFETAP2[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[4]</a>
</td>
<td title="R5.F29.B34">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP4">GTX0:A_DFETAP4[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B33">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP2">GTX0:A_DFETAP2[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[2]</a>
</td>
<td title="R5.F29.B33">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP2">GTX0:A_DFETAP2[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B32">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP2">GTX0:A_DFETAP2[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[0]</a>
</td>
<td title="R5.F29.B32">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP2">GTX0:A_DFETAP2[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B31">
<a href="#tile-virtex6-GTX-GTX0:A_DFEDLYOVRD">GTX0:A_DFEDLYOVRD</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[14]</a>
</td>
<td title="R5.F29.B31">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAPOVRD">GTX0:A_DFETAPOVRD</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[12]</a>
</td>
<td title="R5.F29.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EN_IDLE_RESET_FR">GTX0:RX_EN_IDLE_RESET_FR</a>
</td>
<td title="R5.F29.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[11]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EN_IDLE_HOLD_DFE">GTX0:RX_EN_IDLE_HOLD_DFE</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B28">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP3">GTX0:A_DFETAP3[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[8]</a>
</td>
<td title="R5.F29.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EN_IDLE_HOLD_CDR">GTX0:RX_EN_IDLE_HOLD_CDR</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B27">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP3">GTX0:A_DFETAP3[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[6]</a>
</td>
<td title="R5.F29.B27">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP3">GTX0:A_DFETAP3[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B26">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP1">GTX0:A_DFETAP1[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[4]</a>
</td>
<td title="R5.F29.B26">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP3">GTX0:A_DFETAP3[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B25">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP1">GTX0:A_DFETAP1[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[2]</a>
</td>
<td title="R5.F29.B25">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP1">GTX0:A_DFETAP1[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B24">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP1">GTX0:A_DFETAP1[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[0]</a>
</td>
<td title="R5.F29.B24">
<a href="#tile-virtex6-GTX-GTX0:A_DFETAP1">GTX0:A_DFETAP1[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B23">
<a href="#tile-virtex6-GTX-GTX0:A_PRBSCNTRESET">GTX0:A_PRBSCNTRESET</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[14]</a>
</td>
<td title="R5.F29.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PRBS_DRP_EN">GTX0:PRBS_DRP_EN</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B22">
<a href="#tile-virtex6-GTX-GTX0:A_TXENPRBSTST">GTX0:A_TXENPRBSTST[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[12]</a>
</td>
<td title="R5.F29.B22">
<a href="#tile-virtex6-GTX-GTX0:A_TXENPRBSTST">GTX0:A_TXENPRBSTST[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B21">
<a href="#tile-virtex6-GTX-GTX0:A_TXPRBSFORCEERR">GTX0:A_TXPRBSFORCEERR</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[10]</a>
</td>
<td title="R5.F29.B21">
<a href="#tile-virtex6-GTX-GTX0:A_TXENPRBSTST">GTX0:A_TXENPRBSTST[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RXPRBSERR_LOOPBACK">GTX0:RXPRBSERR_LOOPBACK</a>
</td>
<td title="R5.F29.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B19">
<a href="#tile-virtex6-GTX-GTX0:A_RXENPRBSTST">GTX0:A_RXENPRBSTST[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[6]</a>
</td>
<td title="R5.F29.B19">
<a href="#tile-virtex6-GTX-GTX0:A_RXENPRBSTST">GTX0:A_RXENPRBSTST[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[4]</a>
</td>
<td title="R5.F29.B18">
<a href="#tile-virtex6-GTX-GTX0:A_RXENPRBSTST">GTX0:A_RXENPRBSTST[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B17">
<a href="#tile-virtex6-GTX-GTX0:A_LOOPBACK">GTX0:A_LOOPBACK[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[2]</a>
</td>
<td title="R5.F29.B17">
<a href="#tile-virtex6-GTX-GTX0:A_LOOPBACK">GTX0:A_LOOPBACK[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[0]</a>
<a href="#tile-virtex6-GTX-GTX0:LOOPBACK_DRP_EN">GTX0:LOOPBACK_DRP_EN</a>
</td>
<td title="R5.F29.B16">
<a href="#tile-virtex6-GTX-GTX0:A_LOOPBACK">GTX0:A_LOOPBACK[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B15">
<a href="#tile-virtex6-GTX-GTX0:A_RXENSAMPLEALIGN">GTX0:A_RXENSAMPLEALIGN</a>
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[14]</a>
</td>
<td title="R5.F29.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PHASEALIGN_DRP_EN">GTX0:PHASEALIGN_DRP_EN</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B14">
<a href="#tile-virtex6-GTX-GTX0:A_TXPMASETPHASE">GTX0:A_TXPMASETPHASE</a>
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[12]</a>
</td>
<td title="R5.F29.B14">
<a href="#tile-virtex6-GTX-GTX0:A_TXENPMAPHASEALIGN">GTX0:A_TXENPMAPHASEALIGN</a>
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[10]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MIN_COMSAS">GTX0:SAS_MIN_COMSAS[4]</a>
</td>
<td title="R5.F29.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[11]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MIN_COMSAS">GTX0:SAS_MIN_COMSAS[5]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[8]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MIN_COMSAS">GTX0:SAS_MIN_COMSAS[2]</a>
</td>
<td title="R5.F29.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[9]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MIN_COMSAS">GTX0:SAS_MIN_COMSAS[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[6]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MIN_COMSAS">GTX0:SAS_MIN_COMSAS[0]</a>
</td>
<td title="R5.F29.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[7]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MIN_COMSAS">GTX0:SAS_MIN_COMSAS[1]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[4]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MAX_COMSAS">GTX0:SAS_MAX_COMSAS[4]</a>
</td>
<td title="R5.F29.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[5]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MAX_COMSAS">GTX0:SAS_MAX_COMSAS[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[2]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MAX_COMSAS">GTX0:SAS_MAX_COMSAS[2]</a>
</td>
<td title="R5.F29.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[3]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MAX_COMSAS">GTX0:SAS_MAX_COMSAS[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[0]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MAX_COMSAS">GTX0:SAS_MAX_COMSAS[0]</a>
</td>
<td title="R5.F29.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29[1]</a>
<a href="#tile-virtex6-GTX-GTX0:SAS_MAX_COMSAS">GTX0:SAS_MAX_COMSAS[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[14]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_BURST_VAL">GTX0:SATA_BURST_VAL[2]</a>
</td>
<td title="R5.F29.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[12]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_BURST_VAL">GTX0:SATA_BURST_VAL[0]</a>
</td>
<td title="R5.F29.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[13]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_BURST_VAL">GTX0:SATA_BURST_VAL[1]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[10]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_BURST">GTX0:SATA_MIN_BURST[4]</a>
</td>
<td title="R5.F29.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[11]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_BURST">GTX0:SATA_MIN_BURST[5]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[8]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_BURST">GTX0:SATA_MIN_BURST[2]</a>
</td>
<td title="R5.F29.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[9]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_BURST">GTX0:SATA_MIN_BURST[3]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[6]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_BURST">GTX0:SATA_MIN_BURST[0]</a>
</td>
<td title="R5.F29.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[7]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MIN_BURST">GTX0:SATA_MIN_BURST[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[4]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_BURST">GTX0:SATA_MAX_BURST[4]</a>
</td>
<td title="R5.F29.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[5]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_BURST">GTX0:SATA_MAX_BURST[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[2]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_BURST">GTX0:SATA_MAX_BURST[2]</a>
</td>
<td title="R5.F29.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[3]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_BURST">GTX0:SATA_MAX_BURST[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F28.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[0]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_BURST">GTX0:SATA_MAX_BURST[0]</a>
</td>
<td title="R5.F29.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28[1]</a>
<a href="#tile-virtex6-GTX-GTX0:SATA_MAX_BURST">GTX0:SATA_MAX_BURST[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R6</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[14]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[14]</a>
</td>
<td title="R6.F29.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[12]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[12]</a>
</td>
<td title="R6.F29.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[10]</a>
</td>
<td title="R6.F29.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[11]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[8]</a>
</td>
<td title="R6.F29.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[6]</a>
</td>
<td title="R6.F29.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[4]</a>
</td>
<td title="R6.F29.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[2]</a>
</td>
<td title="R6.F29.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[0]</a>
</td>
<td title="R6.F29.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B55">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[14]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[74]</a>
</td>
<td title="R6.F29.B55">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[75]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[12]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[72]</a>
</td>
<td title="R6.F29.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[73]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[70]</a>
</td>
<td title="R6.F29.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[11]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[71]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[68]</a>
</td>
<td title="R6.F29.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[69]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[66]</a>
</td>
<td title="R6.F29.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[67]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[64]</a>
</td>
<td title="R6.F29.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[65]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[18]</a>
</td>
<td title="R6.F29.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[16]</a>
</td>
<td title="R6.F29.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[14]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[62]</a>
</td>
<td title="R6.F29.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[63]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[12]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[60]</a>
</td>
<td title="R6.F29.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[61]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[58]</a>
</td>
<td title="R6.F29.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[11]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[59]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[56]</a>
</td>
<td title="R6.F29.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[57]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[54]</a>
</td>
<td title="R6.F29.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[55]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[52]</a>
</td>
<td title="R6.F29.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[53]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[50]</a>
</td>
<td title="R6.F29.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[51]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[48]</a>
</td>
<td title="R6.F29.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[49]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[14]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[46]</a>
</td>
<td title="R6.F29.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[47]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[12]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[44]</a>
</td>
<td title="R6.F29.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[45]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[42]</a>
</td>
<td title="R6.F29.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[11]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[43]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[40]</a>
</td>
<td title="R6.F29.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[41]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[38]</a>
</td>
<td title="R6.F29.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[39]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[36]</a>
</td>
<td title="R6.F29.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[37]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[34]</a>
</td>
<td title="R6.F29.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[35]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[32]</a>
</td>
<td title="R6.F29.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[33]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[14]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[30]</a>
</td>
<td title="R6.F29.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[31]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[12]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[28]</a>
</td>
<td title="R6.F29.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[29]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[26]</a>
</td>
<td title="R6.F29.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[11]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[27]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[24]</a>
</td>
<td title="R6.F29.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[25]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[22]</a>
</td>
<td title="R6.F29.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[23]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[20]</a>
</td>
<td title="R6.F29.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[21]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[18]</a>
</td>
<td title="R6.F29.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[19]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[16]</a>
</td>
<td title="R6.F29.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[17]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[14]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[14]</a>
</td>
<td title="R6.F29.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[15]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[12]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[12]</a>
</td>
<td title="R6.F29.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[13]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[10]</a>
</td>
<td title="R6.F29.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[11]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[8]</a>
</td>
<td title="R6.F29.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[6]</a>
</td>
<td title="R6.F29.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[4]</a>
</td>
<td title="R6.F29.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[2]</a>
</td>
<td title="R6.F29.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[0]</a>
</td>
<td title="R6.F29.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DATA_WIDTH">GTX0:TX_DATA_WIDTH[2]</a>
</td>
<td title="R6.F29.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[15]</a>
<a href="#tile-virtex6-GTX-GTX0:GEN_TXUSRCLK">GTX0:GEN_TXUSRCLK</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DATA_WIDTH">GTX0:TX_DATA_WIDTH[0]</a>
</td>
<td title="R6.F29.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DATA_WIDTH">GTX0:TX_DATA_WIDTH[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[10]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_DETECT">GTX0:PCOMMA_DETECT</a>
</td>
<td title="R6.F29.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_BUFFER_USE">GTX0:TX_BUFFER_USE</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[8]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE[8]</a>
</td>
<td title="R6.F29.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[9]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[6]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE[6]</a>
</td>
<td title="R6.F29.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[7]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[4]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE[4]</a>
</td>
<td title="R6.F29.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[5]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[2]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE[2]</a>
</td>
<td title="R6.F29.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[3]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[0]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE[0]</a>
</td>
<td title="R6.F29.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31[1]</a>
<a href="#tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[14]</a>
<a href="#tile-virtex6-GTX-GTX0:INV.TXUSRCLK">~GTX0:INV.TXUSRCLK</a>
</td>
<td title="R6.F29.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[15]</a>
<a href="#tile-virtex6-GTX-GTX0:INV.TXUSRCLK2">~GTX0:INV.TXUSRCLK2</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_IDLE_DEASSERT_DELAY">GTX0:TX_IDLE_DEASSERT_DELAY[1]</a>
</td>
<td title="R6.F29.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_IDLE_DEASSERT_DELAY">GTX0:TX_IDLE_DEASSERT_DELAY[2]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[10]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_DETECT">GTX0:MCOMMA_DETECT</a>
</td>
<td title="R6.F29.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_IDLE_DEASSERT_DELAY">GTX0:TX_IDLE_DEASSERT_DELAY[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[8]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE[8]</a>
</td>
<td title="R6.F29.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[9]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[6]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE[6]</a>
</td>
<td title="R6.F29.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[7]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[4]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE[4]</a>
</td>
<td title="R6.F29.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[5]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[2]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE[2]</a>
</td>
<td title="R6.F29.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[3]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F28.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[0]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE[0]</a>
</td>
<td title="R6.F29.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30[1]</a>
<a href="#tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R7</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[14]</a>
</td>
<td title="R7.F29.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[12]</a>
</td>
<td title="R7.F29.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[10]</a>
</td>
<td title="R7.F29.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[8]</a>
</td>
<td title="R7.F29.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_RATE">GTX0:TRANS_TIME_RATE[6]</a>
</td>
<td title="R7.F29.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_RATE">GTX0:TRANS_TIME_RATE[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_RATE">GTX0:TRANS_TIME_RATE[4]</a>
</td>
<td title="R7.F29.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_RATE">GTX0:TRANS_TIME_RATE[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_RATE">GTX0:TRANS_TIME_RATE[2]</a>
</td>
<td title="R7.F29.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_RATE">GTX0:TRANS_TIME_RATE[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_RATE">GTX0:TRANS_TIME_RATE[0]</a>
</td>
<td title="R7.F29.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TRANS_TIME_RATE">GTX0:TRANS_TIME_RATE[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B55">
<a href="#tile-virtex6-GTX-GTX0:A_TXMARGIN">GTX0:A_TXMARGIN[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[14]</a>
</td>
<td title="R7.F29.B55">
<a href="#tile-virtex6-GTX-GTX0:A_TXMARGIN">GTX0:A_TXMARGIN[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[12]</a>
</td>
<td title="R7.F29.B54">
<a href="#tile-virtex6-GTX-GTX0:A_TXMARGIN">GTX0:A_TXMARGIN[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[10]</a>
</td>
<td title="R7.F29.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DEEMPH_1">GTX0:TX_DEEMPH_1[3]</a>
</td>
<td title="R7.F29.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DEEMPH_1">GTX0:TX_DEEMPH_1[4]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DEEMPH_1">GTX0:TX_DEEMPH_1[1]</a>
</td>
<td title="R7.F29.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DEEMPH_1">GTX0:TX_DEEMPH_1[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DEEMPH_0">GTX0:TX_DEEMPH_0[4]</a>
</td>
<td title="R7.F29.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DEEMPH_1">GTX0:TX_DEEMPH_1[0]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DEEMPH_0">GTX0:TX_DEEMPH_0[2]</a>
</td>
<td title="R7.F29.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DEEMPH_0">GTX0:TX_DEEMPH_0[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DEEMPH_0">GTX0:TX_DEEMPH_0[0]</a>
</td>
<td title="R7.F29.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DEEMPH_0">GTX0:TX_DEEMPH_0[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B47">
<a href="#tile-virtex6-GTX-GTX0:A_TXPOSTEMPHASIS">GTX0:A_TXPOSTEMPHASIS[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[14]</a>
</td>
<td title="R7.F29.B47">
<a href="#tile-virtex6-GTX-GTX0:A_TXPOSTEMPHASIS">GTX0:A_TXPOSTEMPHASIS[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B46">
<a href="#tile-virtex6-GTX-GTX0:A_TXPOSTEMPHASIS">GTX0:A_TXPOSTEMPHASIS[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[12]</a>
</td>
<td title="R7.F29.B46">
<a href="#tile-virtex6-GTX-GTX0:A_TXPOSTEMPHASIS">GTX0:A_TXPOSTEMPHASIS[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B45">
<a href="#tile-virtex6-GTX-GTX0:A_TXPREEMPHASIS">GTX0:A_TXPREEMPHASIS[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[10]</a>
</td>
<td title="R7.F29.B45">
<a href="#tile-virtex6-GTX-GTX0:A_TXPOSTEMPHASIS">GTX0:A_TXPOSTEMPHASIS[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B44">
<a href="#tile-virtex6-GTX-GTX0:A_TXPREEMPHASIS">GTX0:A_TXPREEMPHASIS[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[8]</a>
</td>
<td title="R7.F29.B44">
<a href="#tile-virtex6-GTX-GTX0:A_TXPREEMPHASIS">GTX0:A_TXPREEMPHASIS[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B43">
<a href="#tile-virtex6-GTX-GTX0:A_TXBUFDIFFCTRL">GTX0:A_TXBUFDIFFCTRL[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[6]</a>
</td>
<td title="R7.F29.B43">
<a href="#tile-virtex6-GTX-GTX0:A_TXPREEMPHASIS">GTX0:A_TXPREEMPHASIS[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B42">
<a href="#tile-virtex6-GTX-GTX0:A_TXBUFDIFFCTRL">GTX0:A_TXBUFDIFFCTRL[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[4]</a>
</td>
<td title="R7.F29.B42">
<a href="#tile-virtex6-GTX-GTX0:A_TXBUFDIFFCTRL">GTX0:A_TXBUFDIFFCTRL[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B41">
<a href="#tile-virtex6-GTX-GTX0:A_TXDIFFCTRL">GTX0:A_TXDIFFCTRL[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[2]</a>
</td>
<td title="R7.F29.B41">
<a href="#tile-virtex6-GTX-GTX0:A_TXDIFFCTRL">GTX0:A_TXDIFFCTRL[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B40">
<a href="#tile-virtex6-GTX-GTX0:A_TXDIFFCTRL">GTX0:A_TXDIFFCTRL[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[0]</a>
</td>
<td title="R7.F29.B40">
<a href="#tile-virtex6-GTX-GTX0:A_TXDIFFCTRL">GTX0:A_TXDIFFCTRL[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TXDRIVE_DRP_EN">GTX0:TXDRIVE_DRP_EN</a>
</td>
<td title="R7.F29.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DRIVE_MODE">GTX0:TX_DRIVE_MODE[0]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_4">GTX0:TX_MARGIN_FULL_4[5]</a>
</td>
<td title="R7.F29.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_4">GTX0:TX_MARGIN_FULL_4[6]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_4">GTX0:TX_MARGIN_FULL_4[3]</a>
</td>
<td title="R7.F29.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_4">GTX0:TX_MARGIN_FULL_4[4]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_4">GTX0:TX_MARGIN_FULL_4[1]</a>
</td>
<td title="R7.F29.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_4">GTX0:TX_MARGIN_FULL_4[2]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_4">GTX0:TX_MARGIN_LOW_4[6]</a>
</td>
<td title="R7.F29.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_4">GTX0:TX_MARGIN_FULL_4[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_4">GTX0:TX_MARGIN_LOW_4[4]</a>
</td>
<td title="R7.F29.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_4">GTX0:TX_MARGIN_LOW_4[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_4">GTX0:TX_MARGIN_LOW_4[2]</a>
</td>
<td title="R7.F29.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_4">GTX0:TX_MARGIN_LOW_4[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_4">GTX0:TX_MARGIN_LOW_4[0]</a>
</td>
<td title="R7.F29.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_4">GTX0:TX_MARGIN_LOW_4[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B31">
<a href="#tile-virtex6-GTX-GTX0:A_TXSWING">GTX0:A_TXSWING</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[14]</a>
</td>
<td title="R7.F29.B31">
<a href="#tile-virtex6-GTX-GTX0:A_TXDEEMPH">GTX0:A_TXDEEMPH</a>
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_3">GTX0:TX_MARGIN_FULL_3[5]</a>
</td>
<td title="R7.F29.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_3">GTX0:TX_MARGIN_FULL_3[6]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_3">GTX0:TX_MARGIN_FULL_3[3]</a>
</td>
<td title="R7.F29.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_3">GTX0:TX_MARGIN_FULL_3[4]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_3">GTX0:TX_MARGIN_FULL_3[1]</a>
</td>
<td title="R7.F29.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_3">GTX0:TX_MARGIN_FULL_3[2]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_3">GTX0:TX_MARGIN_LOW_3[6]</a>
</td>
<td title="R7.F29.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_3">GTX0:TX_MARGIN_FULL_3[0]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_3">GTX0:TX_MARGIN_LOW_3[4]</a>
</td>
<td title="R7.F29.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_3">GTX0:TX_MARGIN_LOW_3[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_3">GTX0:TX_MARGIN_LOW_3[2]</a>
</td>
<td title="R7.F29.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_3">GTX0:TX_MARGIN_LOW_3[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_3">GTX0:TX_MARGIN_LOW_3[0]</a>
</td>
<td title="R7.F29.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_3">GTX0:TX_MARGIN_LOW_3[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TXDRIVE_LOOPBACK_HIZ">~GTX0:TXDRIVE_LOOPBACK_HIZ</a>
</td>
<td title="R7.F29.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TXDRIVE_LOOPBACK_PD">~GTX0:TXDRIVE_LOOPBACK_PD</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_2">GTX0:TX_MARGIN_FULL_2[5]</a>
</td>
<td title="R7.F29.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_2">GTX0:TX_MARGIN_FULL_2[6]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_2">GTX0:TX_MARGIN_FULL_2[3]</a>
</td>
<td title="R7.F29.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_2">GTX0:TX_MARGIN_FULL_2[4]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_2">GTX0:TX_MARGIN_FULL_2[1]</a>
</td>
<td title="R7.F29.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_2">GTX0:TX_MARGIN_FULL_2[2]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_2">GTX0:TX_MARGIN_LOW_2[6]</a>
</td>
<td title="R7.F29.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_2">GTX0:TX_MARGIN_FULL_2[0]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_2">GTX0:TX_MARGIN_LOW_2[4]</a>
</td>
<td title="R7.F29.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_2">GTX0:TX_MARGIN_LOW_2[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_2">GTX0:TX_MARGIN_LOW_2[2]</a>
</td>
<td title="R7.F29.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_2">GTX0:TX_MARGIN_LOW_2[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_2">GTX0:TX_MARGIN_LOW_2[0]</a>
</td>
<td title="R7.F29.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_2">GTX0:TX_MARGIN_LOW_2[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_TDCC_CFG">GTX0:TX_TDCC_CFG[0]</a>
</td>
<td title="R7.F29.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_TDCC_CFG">GTX0:TX_TDCC_CFG[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_1">GTX0:TX_MARGIN_FULL_1[5]</a>
</td>
<td title="R7.F29.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_1">GTX0:TX_MARGIN_FULL_1[6]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_1">GTX0:TX_MARGIN_FULL_1[3]</a>
</td>
<td title="R7.F29.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_1">GTX0:TX_MARGIN_FULL_1[4]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_1">GTX0:TX_MARGIN_FULL_1[1]</a>
</td>
<td title="R7.F29.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_1">GTX0:TX_MARGIN_FULL_1[2]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_1">GTX0:TX_MARGIN_LOW_1[6]</a>
</td>
<td title="R7.F29.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_1">GTX0:TX_MARGIN_FULL_1[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_1">GTX0:TX_MARGIN_LOW_1[4]</a>
</td>
<td title="R7.F29.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_1">GTX0:TX_MARGIN_LOW_1[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_1">GTX0:TX_MARGIN_LOW_1[2]</a>
</td>
<td title="R7.F29.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_1">GTX0:TX_MARGIN_LOW_1[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_1">GTX0:TX_MARGIN_LOW_1[0]</a>
</td>
<td title="R7.F29.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_1">GTX0:TX_MARGIN_LOW_1[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLKPCS_SEL">GTX0:TXOUTCLKPCS_SEL</a>
</td>
<td title="R7.F29.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[15]</a>
<a href="#tile-virtex6-GTX-GTX0:INV.DCLK">~GTX0:INV.DCLK</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_0">GTX0:TX_MARGIN_FULL_0[5]</a>
</td>
<td title="R7.F29.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_0">GTX0:TX_MARGIN_FULL_0[6]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_0">GTX0:TX_MARGIN_FULL_0[3]</a>
</td>
<td title="R7.F29.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_0">GTX0:TX_MARGIN_FULL_0[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_0">GTX0:TX_MARGIN_FULL_0[1]</a>
</td>
<td title="R7.F29.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_0">GTX0:TX_MARGIN_FULL_0[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_0">GTX0:TX_MARGIN_LOW_0[6]</a>
</td>
<td title="R7.F29.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_0">GTX0:TX_MARGIN_FULL_0[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_0">GTX0:TX_MARGIN_LOW_0[4]</a>
</td>
<td title="R7.F29.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_0">GTX0:TX_MARGIN_LOW_0[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_0">GTX0:TX_MARGIN_LOW_0[2]</a>
</td>
<td title="R7.F29.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_0">GTX0:TX_MARGIN_LOW_0[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F28.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_0">GTX0:TX_MARGIN_LOW_0[0]</a>
</td>
<td title="R7.F29.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_0">GTX0:TX_MARGIN_LOW_0[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R8</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[14]</a>
</td>
<td title="R8.F29.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[12]</a>
</td>
<td title="R8.F29.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[10]</a>
</td>
<td title="R8.F29.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY[8]</a>
</td>
<td title="R8.F29.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY[6]</a>
</td>
<td title="R8.F29.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY[4]</a>
</td>
<td title="R8.F29.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY[2]</a>
</td>
<td title="R8.F29.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY[0]</a>
</td>
<td title="R8.F29.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B55">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[14]</a>
</td>
<td title="R8.F29.B55">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[12]</a>
</td>
<td title="R8.F29.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[10]</a>
</td>
<td title="R8.F29.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY[8]</a>
</td>
<td title="R8.F29.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[6]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY[6]</a>
</td>
<td title="R8.F29.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[4]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY[4]</a>
</td>
<td title="R8.F29.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[5]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[2]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY[2]</a>
</td>
<td title="R8.F29.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[3]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[0]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY[0]</a>
</td>
<td title="R8.F29.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46[1]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[14]</a>
</td>
<td title="R8.F29.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[12]</a>
</td>
<td title="R8.F29.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_USRCLK_CFG">GTX0:TX_USRCLK_CFG[4]</a>
</td>
<td title="R8.F29.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_USRCLK_CFG">GTX0:TX_USRCLK_CFG[5]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_USRCLK_CFG">GTX0:TX_USRCLK_CFG[2]</a>
</td>
<td title="R8.F29.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_USRCLK_CFG">GTX0:TX_USRCLK_CFG[3]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_USRCLK_CFG">GTX0:TX_USRCLK_CFG[0]</a>
</td>
<td title="R8.F29.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_USRCLK_CFG">GTX0:TX_USRCLK_CFG[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_BYTECLK_CFG">GTX0:TX_BYTECLK_CFG[4]</a>
</td>
<td title="R8.F29.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_BYTECLK_CFG">GTX0:TX_BYTECLK_CFG[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_BYTECLK_CFG">GTX0:TX_BYTECLK_CFG[2]</a>
</td>
<td title="R8.F29.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_BYTECLK_CFG">GTX0:TX_BYTECLK_CFG[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_BYTECLK_CFG">GTX0:TX_BYTECLK_CFG[0]</a>
</td>
<td title="R8.F29.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_BYTECLK_CFG">GTX0:TX_BYTECLK_CFG[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[14]</a>
</td>
<td title="R8.F29.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[12]</a>
</td>
<td title="R8.F29.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[10]</a>
</td>
<td title="R8.F29.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[8]</a>
<a href="#tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE[8]</a>
</td>
<td title="R8.F29.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[9]</a>
<a href="#tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[6]</a>
<a href="#tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE[6]</a>
</td>
<td title="R8.F29.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[7]</a>
<a href="#tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[4]</a>
<a href="#tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE[4]</a>
</td>
<td title="R8.F29.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[5]</a>
<a href="#tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[2]</a>
<a href="#tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE[2]</a>
</td>
<td title="R8.F29.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[3]</a>
<a href="#tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[0]</a>
<a href="#tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE[0]</a>
</td>
<td title="R8.F29.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44[1]</a>
<a href="#tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[14]</a>
<a href="#tile-virtex6-GTX-GTX0:INV.GREFCLKTX">~GTX0:INV.GREFCLKTX</a>
</td>
<td title="R8.F29.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[15]</a>
<a href="#tile-virtex6-GTX-GTX0:INV.GREFCLKRX">~GTX0:INV.GREFCLKRX</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[12]</a>
</td>
<td title="R8.F29.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[13]</a>
<a href="#tile-virtex6-GTX-GTX0:INV.SCANCLK">~GTX0:INV.SCANCLK</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[10]</a>
<a href="#tile-virtex6-GTX-GTX0:INV.TSTCLK0">~GTX0:INV.TSTCLK0</a>
</td>
<td title="R8.F29.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[11]</a>
<a href="#tile-virtex6-GTX-GTX0:INV.TSTCLK1">~GTX0:INV.TSTCLK1</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[8]</a>
</td>
<td title="R8.F29.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[6]</a>
</td>
<td title="R8.F29.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[4]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_CTRL">GTX0:RXRECCLK_CTRL[1]</a>
</td>
<td title="R8.F29.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[5]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_CTRL">GTX0:RXRECCLK_CTRL[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_CTRL">GTX0:TXOUTCLK_CTRL[0]</a>
</td>
<td title="R8.F29.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[3]</a>
<a href="#tile-virtex6-GTX-GTX0:RXRECCLK_CTRL">GTX0:RXRECCLK_CTRL[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_CTRL">GTX0:TXOUTCLK_CTRL[2]</a>
</td>
<td title="R8.F29.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TXOUTCLK_CTRL">GTX0:TXOUTCLK_CTRL[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[14]</a>
</td>
<td title="R8.F29.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[12]</a>
</td>
<td title="R8.F29.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[10]</a>
</td>
<td title="R8.F29.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[8]</a>
</td>
<td title="R8.F29.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[6]</a>
</td>
<td title="R8.F29.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[4]</a>
</td>
<td title="R8.F29.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[2]</a>
</td>
<td title="R8.F29.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[0]</a>
</td>
<td title="R8.F29.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[30]</a>
</td>
<td title="R8.F29.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[31]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[28]</a>
</td>
<td title="R8.F29.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[29]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[26]</a>
</td>
<td title="R8.F29.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[27]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[24]</a>
</td>
<td title="R8.F29.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[25]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[22]</a>
</td>
<td title="R8.F29.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[23]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[20]</a>
</td>
<td title="R8.F29.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[21]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[18]</a>
</td>
<td title="R8.F29.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[19]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[16]</a>
</td>
<td title="R8.F29.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR[17]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[14]</a>
</td>
<td title="R8.F29.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[12]</a>
</td>
<td title="R8.F29.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[10]</a>
</td>
<td title="R8.F29.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B4">
<a href="#tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX[8]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[8]</a>
</td>
<td title="R8.F29.B4">
<a href="#tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX[9]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B3">
<a href="#tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX[6]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[6]</a>
</td>
<td title="R8.F29.B3">
<a href="#tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX[7]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B2">
<a href="#tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX[4]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[4]</a>
</td>
<td title="R8.F29.B2">
<a href="#tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX[5]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B1">
<a href="#tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX[2]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[2]</a>
</td>
<td title="R8.F29.B1">
<a href="#tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX[3]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F28.B0">
<a href="#tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX[0]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[0]</a>
</td>
<td title="R8.F29.B0">
<a href="#tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX[1]</a>
<a href="#tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R9</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[14]</a>
</td>
<td title="R9.F29.B63">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[12]</a>
</td>
<td title="R9.F29.B62">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[10]</a>
</td>
<td title="R9.F29.B61">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[8]</a>
</td>
<td title="R9.F29.B60">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[6]</a>
</td>
<td title="R9.F29.B59">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[4]</a>
</td>
<td title="R9.F29.B58">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[2]</a>
</td>
<td title="R9.F29.B57">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[0]</a>
</td>
<td title="R9.F29.B56">
<a href="#tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B55">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[14]</a>
</td>
<td title="R9.F29.B55">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[12]</a>
</td>
<td title="R9.F29.B54">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[10]</a>
</td>
<td title="R9.F29.B53">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[8]</a>
</td>
<td title="R9.F29.B52">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[6]</a>
</td>
<td title="R9.F29.B51">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[4]</a>
</td>
<td title="R9.F29.B50">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[2]</a>
</td>
<td title="R9.F29.B49">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[0]</a>
</td>
<td title="R9.F29.B48">
<a href="#tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_OVRDSETTING">GTX0:RX_DLYALIGN_OVRDSETTING[6]</a>
</td>
<td title="R9.F29.B47">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[15]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_OVRDSETTING">GTX0:RX_DLYALIGN_OVRDSETTING[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[12]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_OVRDSETTING">GTX0:RX_DLYALIGN_OVRDSETTING[4]</a>
</td>
<td title="R9.F29.B46">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[13]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_OVRDSETTING">GTX0:RX_DLYALIGN_OVRDSETTING[5]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_OVRDSETTING">GTX0:RX_DLYALIGN_OVRDSETTING[2]</a>
</td>
<td title="R9.F29.B45">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[11]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_OVRDSETTING">GTX0:RX_DLYALIGN_OVRDSETTING[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_OVRDSETTING">GTX0:RX_DLYALIGN_OVRDSETTING[0]</a>
</td>
<td title="R9.F29.B44">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_OVRDSETTING">GTX0:RX_DLYALIGN_OVRDSETTING[1]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[6]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_LPFINC">GTX0:RX_DLYALIGN_LPFINC[2]</a>
</td>
<td title="R9.F29.B43">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_LPFINC">GTX0:RX_DLYALIGN_LPFINC[3]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[4]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_LPFINC">GTX0:RX_DLYALIGN_LPFINC[0]</a>
</td>
<td title="R9.F29.B42">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[5]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_LPFINC">GTX0:RX_DLYALIGN_LPFINC[1]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[2]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_CTRINC">GTX0:RX_DLYALIGN_CTRINC[2]</a>
</td>
<td title="R9.F29.B41">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[3]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_CTRINC">GTX0:RX_DLYALIGN_CTRINC[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[0]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_CTRINC">GTX0:RX_DLYALIGN_CTRINC[0]</a>
</td>
<td title="R9.F29.B40">
<a href="#tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D[1]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_CTRINC">GTX0:RX_DLYALIGN_CTRINC[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[14]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_OVRDSETTING">GTX0:TX_DLYALIGN_OVRDSETTING[6]</a>
</td>
<td title="R9.F29.B39">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[15]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_OVRDSETTING">GTX0:TX_DLYALIGN_OVRDSETTING[7]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[12]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_OVRDSETTING">GTX0:TX_DLYALIGN_OVRDSETTING[4]</a>
</td>
<td title="R9.F29.B38">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[13]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_OVRDSETTING">GTX0:TX_DLYALIGN_OVRDSETTING[5]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[10]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_OVRDSETTING">GTX0:TX_DLYALIGN_OVRDSETTING[2]</a>
</td>
<td title="R9.F29.B37">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[11]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_OVRDSETTING">GTX0:TX_DLYALIGN_OVRDSETTING[3]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[8]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_OVRDSETTING">GTX0:TX_DLYALIGN_OVRDSETTING[0]</a>
</td>
<td title="R9.F29.B36">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[9]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_OVRDSETTING">GTX0:TX_DLYALIGN_OVRDSETTING[1]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[6]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_LPFINC">GTX0:TX_DLYALIGN_LPFINC[2]</a>
</td>
<td title="R9.F29.B35">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[7]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_LPFINC">GTX0:TX_DLYALIGN_LPFINC[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_LPFINC">GTX0:TX_DLYALIGN_LPFINC[0]</a>
</td>
<td title="R9.F29.B34">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_LPFINC">GTX0:TX_DLYALIGN_LPFINC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[2]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_CTRINC">GTX0:TX_DLYALIGN_CTRINC[2]</a>
</td>
<td title="R9.F29.B33">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_CTRINC">GTX0:TX_DLYALIGN_CTRINC[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[0]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_CTRINC">GTX0:TX_DLYALIGN_CTRINC[0]</a>
</td>
<td title="R9.F29.B32">
<a href="#tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C[1]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_CTRINC">GTX0:TX_DLYALIGN_CTRINC[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[14]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_EN_REALIGN_RESET_BUF2">GTX0:RX_EN_REALIGN_RESET_BUF2</a>
</td>
<td title="R9.F29.B31">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[12]</a>
</td>
<td title="R9.F29.B30">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[10]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_EDGESET">GTX0:RX_DLYALIGN_EDGESET[4]</a>
</td>
<td title="R9.F29.B29">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[8]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_EDGESET">GTX0:RX_DLYALIGN_EDGESET[2]</a>
</td>
<td title="R9.F29.B28">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[9]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_EDGESET">GTX0:RX_DLYALIGN_EDGESET[3]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[6]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_EDGESET">GTX0:RX_DLYALIGN_EDGESET[0]</a>
</td>
<td title="R9.F29.B27">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[7]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_EDGESET">GTX0:RX_DLYALIGN_EDGESET[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[4]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_MONSEL">GTX0:TX_DLYALIGN_MONSEL[1]</a>
</td>
<td title="R9.F29.B26">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[5]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_MONSEL">GTX0:TX_DLYALIGN_MONSEL[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[2]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_MONSEL">GTX0:RX_DLYALIGN_MONSEL[2]</a>
</td>
<td title="R9.F29.B25">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[3]</a>
<a href="#tile-virtex6-GTX-GTX0:TX_DLYALIGN_MONSEL">GTX0:TX_DLYALIGN_MONSEL[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[0]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_MONSEL">GTX0:RX_DLYALIGN_MONSEL[0]</a>
</td>
<td title="R9.F29.B24">
<a href="#tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B[1]</a>
<a href="#tile-virtex6-GTX-GTX0:RX_DLYALIGN_MONSEL">GTX0:RX_DLYALIGN_MONSEL[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[14]</a>
</td>
<td title="R9.F29.B23">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[12]</a>
</td>
<td title="R9.F29.B22">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[10]</a>
</td>
<td title="R9.F29.B21">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[8]</a>
</td>
<td title="R9.F29.B20">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[6]</a>
</td>
<td title="R9.F29.B19">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[4]</a>
</td>
<td title="R9.F29.B18">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[2]</a>
</td>
<td title="R9.F29.B17">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[0]</a>
</td>
<td title="R9.F29.B16">
<a href="#tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[14]</a>
</td>
<td title="R9.F29.B15">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[12]</a>
</td>
<td title="R9.F29.B14">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[10]</a>
</td>
<td title="R9.F29.B13">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[8]</a>
</td>
<td title="R9.F29.B12">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[6]</a>
</td>
<td title="R9.F29.B11">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[4]</a>
</td>
<td title="R9.F29.B10">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[2]</a>
</td>
<td title="R9.F29.B9">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[0]</a>
</td>
<td title="R9.F29.B8">
<a href="#tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[14]</a>
</td>
<td title="R9.F29.B7">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[12]</a>
</td>
<td title="R9.F29.B6">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[10]</a>
</td>
<td title="R9.F29.B5">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[8]</a>
</td>
<td title="R9.F29.B4">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[6]</a>
</td>
<td title="R9.F29.B3">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[4]</a>
</td>
<td title="R9.F29.B2">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[2]</a>
</td>
<td title="R9.F29.B1">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R9.F28.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[0]</a>
</td>
<td title="R9.F29.B0">
<a href="#tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R10</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_IDLE_LO_CNT">GTX1:RX_IDLE_LO_CNT[2]</a>
</td>
<td title="R10.F29.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_IDLE_LO_CNT">GTX1:RX_IDLE_LO_CNT[3]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_IDLE_LO_CNT">GTX1:RX_IDLE_LO_CNT[0]</a>
</td>
<td title="R10.F29.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_IDLE_LO_CNT">GTX1:RX_IDLE_LO_CNT[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B61">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_LEN">GTX1:CHAN_BOND_SEQ_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[10]</a>
</td>
<td title="R10.F29.B61">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_LEN">GTX1:CHAN_BOND_SEQ_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B60">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[8]</a>
</td>
<td title="R10.F29.B60">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B59">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[6]</a>
</td>
<td title="R10.F29.B59">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B58">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[4]</a>
</td>
<td title="R10.F29.B58">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B57">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[2]</a>
</td>
<td title="R10.F29.B57">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B56">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[0]</a>
</td>
<td title="R10.F29.B56">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B55">
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_LOS_INVALID_INCR">GTX1:RX_LOS_INVALID_INCR[1]</a>
</td>
<td title="R10.F29.B55">
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_LOS_INVALID_INCR">GTX1:RX_LOS_INVALID_INCR[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_LOS_THRESHOLD">GTX1:RX_LOS_THRESHOLD[2]</a>
</td>
<td title="R10.F29.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_LOS_INVALID_INCR">GTX1:RX_LOS_INVALID_INCR[0]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_LOS_THRESHOLD">GTX1:RX_LOS_THRESHOLD[0]</a>
</td>
<td title="R10.F29.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[11]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_LOS_THRESHOLD">GTX1:RX_LOS_THRESHOLD[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B52">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[8]</a>
</td>
<td title="R10.F29.B52">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B51">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[6]</a>
</td>
<td title="R10.F29.B51">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B50">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[4]</a>
</td>
<td title="R10.F29.B50">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B49">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[2]</a>
</td>
<td title="R10.F29.B49">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B48">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[0]</a>
</td>
<td title="R10.F29.B48">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[14]</a>
<a href="#tile-virtex6-GTX-GTX1:INV.RXUSRCLK">~GTX1:INV.RXUSRCLK</a>
</td>
<td title="R10.F29.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[15]</a>
<a href="#tile-virtex6-GTX-GTX1:INV.RXUSRCLK2">~GTX1:INV.RXUSRCLK2</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B46">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_1_MAX_SKEW">GTX1:CHAN_BOND_1_MAX_SKEW[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[12]</a>
</td>
<td title="R10.F29.B46">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_1_MAX_SKEW">GTX1:CHAN_BOND_1_MAX_SKEW[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B45">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_1_MAX_SKEW">GTX1:CHAN_BOND_1_MAX_SKEW[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[10]</a>
</td>
<td title="R10.F29.B45">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_1_MAX_SKEW">GTX1:CHAN_BOND_1_MAX_SKEW[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B44">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[8]</a>
</td>
<td title="R10.F29.B44">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B43">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[6]</a>
</td>
<td title="R10.F29.B43">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B42">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[4]</a>
</td>
<td title="R10.F29.B42">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B41">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[2]</a>
</td>
<td title="R10.F29.B41">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B40">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[0]</a>
</td>
<td title="R10.F29.B40">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_BUFFER_USE">GTX1:RX_BUFFER_USE</a>
</td>
<td title="R10.F29.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_LOSS_OF_SYNC_FSM">GTX1:RX_LOSS_OF_SYNC_FSM</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B38">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_ENABLE">GTX1:CHAN_BOND_SEQ_1_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[12]</a>
</td>
<td title="R10.F29.B38">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_ENABLE">GTX1:CHAN_BOND_SEQ_1_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B37">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_ENABLE">GTX1:CHAN_BOND_SEQ_1_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[10]</a>
</td>
<td title="R10.F29.B37">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_ENABLE">GTX1:CHAN_BOND_SEQ_1_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B36">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[8]</a>
</td>
<td title="R10.F29.B36">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B35">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[6]</a>
</td>
<td title="R10.F29.B35">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B34">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[4]</a>
</td>
<td title="R10.F29.B34">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B33">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[2]</a>
</td>
<td title="R10.F29.B33">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B32">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[0]</a>
</td>
<td title="R10.F29.B32">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B31">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[14]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[14]</a>
</td>
<td title="R10.F29.B31">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[15]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B30">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[12]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[12]</a>
</td>
<td title="R10.F29.B30">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[13]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B29">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[10]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[10]</a>
</td>
<td title="R10.F29.B29">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[11]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B28">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[8]</a>
</td>
<td title="R10.F29.B28">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B27">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[6]</a>
</td>
<td title="R10.F29.B27">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B26">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[4]</a>
</td>
<td title="R10.F29.B26">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B25">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[2]</a>
</td>
<td title="R10.F29.B25">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B24">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[0]</a>
</td>
<td title="R10.F29.B24">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[14]</a>
</td>
<td title="R10.F29.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[12]</a>
</td>
<td title="R10.F29.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[10]</a>
</td>
<td title="R10.F29.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[11]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[8]</a>
</td>
<td title="R10.F29.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[6]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[6]</a>
</td>
<td title="R10.F29.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[4]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[4]</a>
</td>
<td title="R10.F29.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[5]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[2]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[2]</a>
</td>
<td title="R10.F29.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[3]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[0]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[0]</a>
</td>
<td title="R10.F29.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02[1]</a>
<a href="#tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[14]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RXSYNC_CFG">GTX1:PMA_RXSYNC_CFG[5]</a>
</td>
<td title="R10.F29.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RXSYNC_CFG">GTX1:PMA_RXSYNC_CFG[6]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[12]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RXSYNC_CFG">GTX1:PMA_RXSYNC_CFG[3]</a>
</td>
<td title="R10.F29.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RXSYNC_CFG">GTX1:PMA_RXSYNC_CFG[4]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RXSYNC_CFG">GTX1:PMA_RXSYNC_CFG[1]</a>
</td>
<td title="R10.F29.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[11]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RXSYNC_CFG">GTX1:PMA_RXSYNC_CFG[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[24]</a>
</td>
<td title="R10.F29.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RXSYNC_CFG">GTX1:PMA_RXSYNC_CFG[0]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[22]</a>
</td>
<td title="R10.F29.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[23]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[20]</a>
</td>
<td title="R10.F29.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[21]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[18]</a>
</td>
<td title="R10.F29.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[19]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[16]</a>
</td>
<td title="R10.F29.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[17]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[14]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[14]</a>
</td>
<td title="R10.F29.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[12]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[12]</a>
</td>
<td title="R10.F29.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[10]</a>
</td>
<td title="R10.F29.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[11]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B4">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[8]</a>
</td>
<td title="R10.F29.B4">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B3">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[6]</a>
</td>
<td title="R10.F29.B3">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B2">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[4]</a>
</td>
<td title="R10.F29.B2">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[2]</a>
</td>
<td title="R10.F29.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R10.F28.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[0]</a>
</td>
<td title="R10.F29.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R11</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B63">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MIN_LAT">GTX1:CLK_COR_MIN_LAT[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[14]</a>
</td>
<td title="R11.F29.B63">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MIN_LAT">GTX1:CLK_COR_MIN_LAT[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B62">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MIN_LAT">GTX1:CLK_COR_MIN_LAT[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[12]</a>
</td>
<td title="R11.F29.B62">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MIN_LAT">GTX1:CLK_COR_MIN_LAT[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B61">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MIN_LAT">GTX1:CLK_COR_MIN_LAT[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[10]</a>
</td>
<td title="R11.F29.B61">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MIN_LAT">GTX1:CLK_COR_MIN_LAT[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B60">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[8]</a>
</td>
<td title="R11.F29.B60">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B59">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[6]</a>
</td>
<td title="R11.F29.B59">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B58">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[4]</a>
</td>
<td title="R11.F29.B58">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B57">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[2]</a>
</td>
<td title="R11.F29.B57">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B56">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[0]</a>
</td>
<td title="R11.F29.B56">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B55">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_REPEAT_WAIT">GTX1:CLK_COR_REPEAT_WAIT[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[14]</a>
</td>
<td title="R11.F29.B55">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_KEEP_IDLE">GTX1:CLK_COR_KEEP_IDLE</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B54">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_REPEAT_WAIT">GTX1:CLK_COR_REPEAT_WAIT[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[12]</a>
</td>
<td title="R11.F29.B54">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_REPEAT_WAIT">GTX1:CLK_COR_REPEAT_WAIT[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B53">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_REPEAT_WAIT">GTX1:CLK_COR_REPEAT_WAIT[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[10]</a>
</td>
<td title="R11.F29.B53">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_REPEAT_WAIT">GTX1:CLK_COR_REPEAT_WAIT[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B52">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[8]</a>
</td>
<td title="R11.F29.B52">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B51">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[6]</a>
</td>
<td title="R11.F29.B51">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B50">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[4]</a>
</td>
<td title="R11.F29.B50">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B49">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[2]</a>
</td>
<td title="R11.F29.B49">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B48">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[0]</a>
</td>
<td title="R11.F29.B48">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B47">
<a href="#tile-virtex6-GTX-GTX1:CLK_CORRECT_USE">GTX1:CLK_CORRECT_USE</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[14]</a>
</td>
<td title="R11.F29.B47">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_PRECEDENCE">GTX1:CLK_COR_PRECEDENCE</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B46">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_ENABLE">GTX1:CLK_COR_SEQ_1_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[12]</a>
</td>
<td title="R11.F29.B46">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_ENABLE">GTX1:CLK_COR_SEQ_1_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B45">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_ENABLE">GTX1:CLK_COR_SEQ_1_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[10]</a>
</td>
<td title="R11.F29.B45">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_ENABLE">GTX1:CLK_COR_SEQ_1_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B44">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[8]</a>
</td>
<td title="R11.F29.B44">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B43">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[6]</a>
</td>
<td title="R11.F29.B43">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B42">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[4]</a>
</td>
<td title="R11.F29.B42">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B41">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[2]</a>
</td>
<td title="R11.F29.B41">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B40">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[0]</a>
</td>
<td title="R11.F29.B40">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B39">
<a href="#tile-virtex6-GTX-BUFDS0:CLKCM_CFG">BUFDS0:CLKCM_CFG</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[14]</a>
</td>
<td title="R11.F29.B39">
<a href="#tile-virtex6-GTX-BUFDS1:CLKCM_CFG">BUFDS1:CLKCM_CFG</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_OVRD_THRESH">GTX1:RXBUF_OVRD_THRESH</a>
</td>
<td title="R11.F29.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_FIFO_ADDR_MODE">GTX1:RX_FIFO_ADDR_MODE[0]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_UDFL_THRESH">GTX1:RXBUF_UDFL_THRESH[4]</a>
</td>
<td title="R11.F29.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[11]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_UDFL_THRESH">GTX1:RXBUF_UDFL_THRESH[5]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_UDFL_THRESH">GTX1:RXBUF_UDFL_THRESH[2]</a>
</td>
<td title="R11.F29.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_UDFL_THRESH">GTX1:RXBUF_UDFL_THRESH[3]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[6]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_UDFL_THRESH">GTX1:RXBUF_UDFL_THRESH[0]</a>
</td>
<td title="R11.F29.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_UDFL_THRESH">GTX1:RXBUF_UDFL_THRESH[1]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[4]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_OVFL_THRESH">GTX1:RXBUF_OVFL_THRESH[4]</a>
</td>
<td title="R11.F29.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[5]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_OVFL_THRESH">GTX1:RXBUF_OVFL_THRESH[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[2]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_OVFL_THRESH">GTX1:RXBUF_OVFL_THRESH[2]</a>
</td>
<td title="R11.F29.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[3]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_OVFL_THRESH">GTX1:RXBUF_OVFL_THRESH[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[0]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_OVFL_THRESH">GTX1:RXBUF_OVFL_THRESH[0]</a>
</td>
<td title="R11.F29.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C[1]</a>
<a href="#tile-virtex6-GTX-GTX1:RXBUF_OVFL_THRESH">GTX1:RXBUF_OVFL_THRESH[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_IDLE_HI_CNT">GTX1:RX_IDLE_HI_CNT[2]</a>
</td>
<td title="R11.F29.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_IDLE_HI_CNT">GTX1:RX_IDLE_HI_CNT[3]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_IDLE_HI_CNT">GTX1:RX_IDLE_HI_CNT[0]</a>
</td>
<td title="R11.F29.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_IDLE_HI_CNT">GTX1:RX_IDLE_HI_CNT[1]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EN_IDLE_RESET_BUF">GTX1:RX_EN_IDLE_RESET_BUF</a>
</td>
<td title="R11.F29.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[11]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_XCLK_SEL">GTX1:RX_XCLK_SEL[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B28">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[8]</a>
</td>
<td title="R11.F29.B28">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B27">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[6]</a>
</td>
<td title="R11.F29.B27">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B26">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[4]</a>
</td>
<td title="R11.F29.B26">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B25">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[2]</a>
</td>
<td title="R11.F29.B25">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B24">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[0]</a>
</td>
<td title="R11.F29.B24">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B23">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_USE">GTX1:CHAN_BOND_SEQ_2_USE</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[14]</a>
</td>
<td title="R11.F29.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EN_IDLE_RESET_PH">GTX1:RX_EN_IDLE_RESET_PH</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B22">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_CFG">GTX1:CHAN_BOND_SEQ_2_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[12]</a>
</td>
<td title="R11.F29.B22">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_CFG">GTX1:CHAN_BOND_SEQ_2_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B21">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_CFG">GTX1:CHAN_BOND_SEQ_2_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[10]</a>
</td>
<td title="R11.F29.B21">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_CFG">GTX1:CHAN_BOND_SEQ_2_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B20">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[8]</a>
</td>
<td title="R11.F29.B20">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B19">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[6]</a>
</td>
<td title="R11.F29.B19">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B18">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[4]</a>
</td>
<td title="R11.F29.B18">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B17">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[2]</a>
</td>
<td title="R11.F29.B17">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B16">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[0]</a>
</td>
<td title="R11.F29.B16">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B15">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_KEEP_ALIGN">GTX1:CHAN_BOND_KEEP_ALIGN</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[14]</a>
</td>
<td title="R11.F29.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EN_MODE_RESET_BUF">GTX1:RX_EN_MODE_RESET_BUF</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B14">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_2_MAX_SKEW">GTX1:CHAN_BOND_2_MAX_SKEW[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[12]</a>
</td>
<td title="R11.F29.B14">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_2_MAX_SKEW">GTX1:CHAN_BOND_2_MAX_SKEW[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B13">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_2_MAX_SKEW">GTX1:CHAN_BOND_2_MAX_SKEW[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[10]</a>
</td>
<td title="R11.F29.B13">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_2_MAX_SKEW">GTX1:CHAN_BOND_2_MAX_SKEW[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B12">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[8]</a>
</td>
<td title="R11.F29.B12">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B11">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[6]</a>
</td>
<td title="R11.F29.B11">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B10">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[4]</a>
</td>
<td title="R11.F29.B10">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B9">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[2]</a>
</td>
<td title="R11.F29.B9">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B8">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[0]</a>
</td>
<td title="R11.F29.B8">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EN_REALIGN_RESET_BUF">GTX1:RX_EN_REALIGN_RESET_BUF</a>
</td>
<td title="R11.F29.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EN_RATE_RESET_BUF">GTX1:RX_EN_RATE_RESET_BUF</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B6">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_ENABLE">GTX1:CHAN_BOND_SEQ_2_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[12]</a>
</td>
<td title="R11.F29.B6">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_ENABLE">GTX1:CHAN_BOND_SEQ_2_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B5">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_ENABLE">GTX1:CHAN_BOND_SEQ_2_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[10]</a>
</td>
<td title="R11.F29.B5">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_ENABLE">GTX1:CHAN_BOND_SEQ_2_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B4">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[8]</a>
</td>
<td title="R11.F29.B4">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B3">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[6]</a>
</td>
<td title="R11.F29.B3">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B2">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[4]</a>
</td>
<td title="R11.F29.B2">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B1">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[2]</a>
</td>
<td title="R11.F29.B1">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R11.F28.B0">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[0]</a>
</td>
<td title="R11.F29.B0">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R12</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DATA_WIDTH">GTX1:RX_DATA_WIDTH[2]</a>
</td>
<td title="R12.F29.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[15]</a>
<a href="#tile-virtex6-GTX-GTX1:GEN_RXUSRCLK">GTX1:GEN_RXUSRCLK</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DATA_WIDTH">GTX1:RX_DATA_WIDTH[0]</a>
</td>
<td title="R12.F29.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DATA_WIDTH">GTX1:RX_DATA_WIDTH[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B61">
<a href="#tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG[16]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[10]</a>
</td>
<td title="R12.F29.B61">
<a href="#tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_CFG">GTX1:CHAN_BOND_SEQ_2_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_CLK25_DIVIDER">GTX1:RX_CLK25_DIVIDER[3]</a>
</td>
<td title="R12.F29.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_CLK25_DIVIDER">GTX1:RX_CLK25_DIVIDER[4]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[6]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_CLK25_DIVIDER">GTX1:RX_CLK25_DIVIDER[1]</a>
</td>
<td title="R12.F29.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_CLK25_DIVIDER">GTX1:RX_CLK25_DIVIDER[2]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B58">
<a href="#tile-virtex6-GTX-GTX1:AC_CAP_DIS">GTX1:AC_CAP_DIS</a>
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[4]</a>
</td>
<td title="R12.F29.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[5]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_CLK25_DIVIDER">GTX1:RX_CLK25_DIVIDER[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[2]</a>
<a href="#tile-virtex6-GTX-GTX1:OOBDETECT_THRESHOLD">GTX1:OOBDETECT_THRESHOLD[2]</a>
</td>
<td title="R12.F29.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[3]</a>
<a href="#tile-virtex6-GTX-GTX1:GTX_CFG_PWRUP">GTX1:GTX_CFG_PWRUP</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[0]</a>
<a href="#tile-virtex6-GTX-GTX1:OOBDETECT_THRESHOLD">GTX1:OOBDETECT_THRESHOLD[0]</a>
</td>
<td title="R12.F29.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17[1]</a>
<a href="#tile-virtex6-GTX-GTX1:OOBDETECT_THRESHOLD">GTX1:OOBDETECT_THRESHOLD[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B55">
<a href="#tile-virtex6-GTX-GTX1:CDR_PH_ADJ_TIME">GTX1:CDR_PH_ADJ_TIME[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[14]</a>
</td>
<td title="R12.F29.B55">
<a href="#tile-virtex6-GTX-GTX1:CDR_PH_ADJ_TIME">GTX1:CDR_PH_ADJ_TIME[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B54">
<a href="#tile-virtex6-GTX-GTX1:CDR_PH_ADJ_TIME">GTX1:CDR_PH_ADJ_TIME[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[12]</a>
</td>
<td title="R12.F29.B54">
<a href="#tile-virtex6-GTX-GTX1:CDR_PH_ADJ_TIME">GTX1:CDR_PH_ADJ_TIME[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[26]</a>
</td>
<td title="R12.F29.B53">
<a href="#tile-virtex6-GTX-GTX1:CDR_PH_ADJ_TIME">GTX1:CDR_PH_ADJ_TIME[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[24]</a>
</td>
<td title="R12.F29.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[25]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[22]</a>
</td>
<td title="R12.F29.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[23]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[20]</a>
</td>
<td title="R12.F29.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[21]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[18]</a>
</td>
<td title="R12.F29.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[16]</a>
</td>
<td title="R12.F29.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[14]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[14]</a>
</td>
<td title="R12.F29.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[12]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[12]</a>
</td>
<td title="R12.F29.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[10]</a>
</td>
<td title="R12.F29.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[11]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[8]</a>
</td>
<td title="R12.F29.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[6]</a>
</td>
<td title="R12.F29.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[4]</a>
</td>
<td title="R12.F29.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[2]</a>
</td>
<td title="R12.F29.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[0]</a>
</td>
<td title="R12.F29.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B39">
<a href="#tile-virtex6-GTX-GTX1:ALIGN_COMMA_WORD">GTX1:ALIGN_COMMA_WORD[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[14]</a>
</td>
<td title="R12.F29.B39">
<a href="#tile-virtex6-GTX-GTX1:DEC_VALID_COMMA_ONLY">GTX1:DEC_VALID_COMMA_ONLY</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[12]</a>
<a href="#tile-virtex6-GTX-GTX1:USR_CODE_ERR_CLR">GTX1:USR_CODE_ERR_CLR</a>
</td>
<td title="R12.F29.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DECODE_SEQ_MATCH">GTX1:RX_DECODE_SEQ_MATCH</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B37">
<a href="#tile-virtex6-GTX-GTX1:DEC_PCOMMA_DETECT">GTX1:DEC_PCOMMA_DETECT</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[10]</a>
</td>
<td title="R12.F29.B37">
<a href="#tile-virtex6-GTX-GTX1:DEC_MCOMMA_DETECT">GTX1:DEC_MCOMMA_DETECT</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B36">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[8]</a>
</td>
<td title="R12.F29.B36">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B35">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[6]</a>
</td>
<td title="R12.F29.B35">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B34">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[4]</a>
</td>
<td title="R12.F29.B34">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B33">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[2]</a>
</td>
<td title="R12.F29.B33">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B32">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[0]</a>
</td>
<td title="R12.F29.B32">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_SLIDE_AUTO_WAIT">GTX1:RX_SLIDE_AUTO_WAIT[2]</a>
</td>
<td title="R12.F29.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_SLIDE_AUTO_WAIT">GTX1:RX_SLIDE_AUTO_WAIT[3]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_SLIDE_AUTO_WAIT">GTX1:RX_SLIDE_AUTO_WAIT[0]</a>
</td>
<td title="R12.F29.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_SLIDE_AUTO_WAIT">GTX1:RX_SLIDE_AUTO_WAIT[1]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B29">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_DET_LEN">GTX1:CLK_COR_DET_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[10]</a>
</td>
<td title="R12.F29.B29">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_DET_LEN">GTX1:CLK_COR_DET_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B28">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[8]</a>
</td>
<td title="R12.F29.B28">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B27">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[6]</a>
</td>
<td title="R12.F29.B27">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B26">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[4]</a>
</td>
<td title="R12.F29.B26">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B25">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[2]</a>
</td>
<td title="R12.F29.B25">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B24">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[0]</a>
</td>
<td title="R12.F29.B24">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[14]</a>
<a href="#tile-virtex6-GTX-GTX1:SHOW_REALIGN_COMMA">GTX1:SHOW_REALIGN_COMMA</a>
</td>
<td title="R12.F29.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_CDR_FORCE_ROTATE">GTX1:RX_CDR_FORCE_ROTATE</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_SLIDE_MODE">GTX1:RX_SLIDE_MODE[0]</a>
</td>
<td title="R12.F29.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_SLIDE_MODE">GTX1:RX_SLIDE_MODE[1]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B21">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_ADJ_LEN">GTX1:CLK_COR_ADJ_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[10]</a>
</td>
<td title="R12.F29.B21">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_ADJ_LEN">GTX1:CLK_COR_ADJ_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B20">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[8]</a>
</td>
<td title="R12.F29.B20">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B19">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[6]</a>
</td>
<td title="R12.F29.B19">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B18">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[4]</a>
</td>
<td title="R12.F29.B18">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B17">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[2]</a>
</td>
<td title="R12.F29.B17">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B16">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[0]</a>
</td>
<td title="R12.F29.B16">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B15">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_USE">GTX1:CLK_COR_SEQ_2_USE</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[14]</a>
</td>
<td title="R12.F29.B15">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_INSERT_IDLE_FLAG">GTX1:CLK_COR_INSERT_IDLE_FLAG</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B14">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_ENABLE">GTX1:CLK_COR_SEQ_2_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[12]</a>
</td>
<td title="R12.F29.B14">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_ENABLE">GTX1:CLK_COR_SEQ_2_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B13">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_ENABLE">GTX1:CLK_COR_SEQ_2_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[10]</a>
</td>
<td title="R12.F29.B13">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_ENABLE">GTX1:CLK_COR_SEQ_2_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B12">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[8]</a>
</td>
<td title="R12.F29.B12">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B11">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[6]</a>
</td>
<td title="R12.F29.B11">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B10">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[4]</a>
</td>
<td title="R12.F29.B10">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B9">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[2]</a>
</td>
<td title="R12.F29.B9">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B8">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[0]</a>
</td>
<td title="R12.F29.B8">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B7">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MAX_LAT">GTX1:CLK_COR_MAX_LAT[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[14]</a>
</td>
<td title="R12.F29.B7">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MAX_LAT">GTX1:CLK_COR_MAX_LAT[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B6">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MAX_LAT">GTX1:CLK_COR_MAX_LAT[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[12]</a>
</td>
<td title="R12.F29.B6">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MAX_LAT">GTX1:CLK_COR_MAX_LAT[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B5">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MAX_LAT">GTX1:CLK_COR_MAX_LAT[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[10]</a>
</td>
<td title="R12.F29.B5">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_MAX_LAT">GTX1:CLK_COR_MAX_LAT[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B4">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[8]</a>
</td>
<td title="R12.F29.B4">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B3">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[6]</a>
</td>
<td title="R12.F29.B3">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B2">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[4]</a>
</td>
<td title="R12.F29.B2">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B1">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[2]</a>
</td>
<td title="R12.F29.B1">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R12.F28.B0">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[0]</a>
</td>
<td title="R12.F29.B0">
<a href="#tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R13</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_OUT">GTX1:TXPLL_DIVSEL_OUT[0]</a>
</td>
<td title="R13.F29.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_OUT">GTX1:TXPLL_DIVSEL_OUT[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_LKDET_CFG">GTX1:TXPLL_LKDET_CFG[1]</a>
</td>
<td title="R13.F29.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_LKDET_CFG">GTX1:TXPLL_LKDET_CFG[2]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B61">
<a href="#tile-virtex6-GTX-GTX1:A_TXPOWERDOWN">GTX1:A_TXPOWERDOWN[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[10]</a>
</td>
<td title="R13.F29.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_LKDET_CFG">GTX1:TXPLL_LKDET_CFG[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_CLK_SOURCE">GTX1:TX_CLK_SOURCE[0]</a>
</td>
<td title="R13.F29.B60">
<a href="#tile-virtex6-GTX-GTX1:A_TXPOWERDOWN">GTX1:A_TXPOWERDOWN[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL45_FB">GTX1:TXPLL_DIVSEL45_FB[0]</a>
</td>
<td title="R13.F29.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_STARTUP_EN">GTX1:TXPLL_STARTUP_EN</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_FB">GTX1:TXPLL_DIVSEL_FB[4]</a>
</td>
<td title="R13.F29.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_FB">GTX1:TXPLL_DIVSEL_FB[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_FB">GTX1:TXPLL_DIVSEL_FB[2]</a>
</td>
<td title="R13.F29.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_FB">GTX1:TXPLL_DIVSEL_FB[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[0]</a>
</td>
<td title="R13.F29.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_FB">GTX1:TXPLL_DIVSEL_FB[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B55">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_CP_CFG">GTX1:TXPLL_CP_CFG[6]</a>
</td>
<td title="R13.F29.B55">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_CP_CFG">GTX1:TXPLL_CP_CFG[7]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_CP_CFG">GTX1:TXPLL_CP_CFG[4]</a>
</td>
<td title="R13.F29.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_CP_CFG">GTX1:TXPLL_CP_CFG[5]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_CP_CFG">GTX1:TXPLL_CP_CFG[2]</a>
</td>
<td title="R13.F29.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_CP_CFG">GTX1:TXPLL_CP_CFG[3]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_CP_CFG">GTX1:TXPLL_CP_CFG[0]</a>
</td>
<td title="R13.F29.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_CP_CFG">GTX1:TXPLL_CP_CFG[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[22]</a>
</td>
<td title="R13.F29.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[23]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[20]</a>
</td>
<td title="R13.F29.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[21]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[18]</a>
</td>
<td title="R13.F29.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[16]</a>
</td>
<td title="R13.F29.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[14]</a>
</td>
<td title="R13.F29.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[12]</a>
</td>
<td title="R13.F29.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[10]</a>
</td>
<td title="R13.F29.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[8]</a>
</td>
<td title="R13.F29.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[6]</a>
</td>
<td title="R13.F29.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[4]</a>
</td>
<td title="R13.F29.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[2]</a>
</td>
<td title="R13.F29.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[0]</a>
</td>
<td title="R13.F29.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B39">
<a href="#tile-virtex6-GTX-GTX1:A_RXPLLPOWERDOWN">GTX1:A_RXPLLPOWERDOWN</a>
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[14]</a>
</td>
<td title="R13.F29.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_OVERSAMPLE_MODE">GTX1:RX_OVERSAMPLE_MODE</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B38">
<a href="#tile-virtex6-GTX-GTX1:A_PLLCLKRXRESET">GTX1:A_PLLCLKRXRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[12]</a>
</td>
<td title="R13.F29.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PLL_DRP_EN">GTX1:PLL_DRP_EN</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B37">
<a href="#tile-virtex6-GTX-GTX1:A_PLLRXRESET">GTX1:A_PLLRXRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[10]</a>
</td>
<td title="R13.F29.B37">
<a href="#tile-virtex6-GTX-GTX1:A_RXPLLLKDETEN">GTX1:A_RXPLLLKDETEN</a>
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLLREFSEL_STATIC">GTX1:RXPLLREFSEL_STATIC[1]</a>
</td>
<td title="R13.F29.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLLREFSEL_STATIC">GTX1:RXPLLREFSEL_STATIC[2]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[6]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLLREFSEL_MODE">GTX1:RXPLLREFSEL_MODE[0]</a>
</td>
<td title="R13.F29.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLLREFSEL_STATIC">GTX1:RXPLLREFSEL_STATIC[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[4]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_REF">GTX1:RXPLL_DIVSEL_REF[4]</a>
</td>
<td title="R13.F29.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[5]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_REF">GTX1:RXPLL_DIVSEL_REF[0]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[2]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_REF">GTX1:RXPLL_DIVSEL_REF[2]</a>
</td>
<td title="R13.F29.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[3]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_REF">GTX1:RXPLL_DIVSEL_REF[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[0]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLLREFSEL_TESTCLK">GTX1:RXPLLREFSEL_TESTCLK[0]</a>
</td>
<td title="R13.F29.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C[1]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_REF">GTX1:RXPLL_DIVSEL_REF[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_OUT">GTX1:RXPLL_DIVSEL_OUT[0]</a>
</td>
<td title="R13.F29.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_OUT">GTX1:RXPLL_DIVSEL_OUT[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_LKDET_CFG">GTX1:RXPLL_LKDET_CFG[1]</a>
</td>
<td title="R13.F29.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_LKDET_CFG">GTX1:RXPLL_LKDET_CFG[2]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B29">
<a href="#tile-virtex6-GTX-GTX1:A_RXPOWERDOWN">GTX1:A_RXPOWERDOWN[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[10]</a>
</td>
<td title="R13.F29.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[11]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_LKDET_CFG">GTX1:RXPLL_LKDET_CFG[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B28">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[8]</a>
</td>
<td title="R13.F29.B28">
<a href="#tile-virtex6-GTX-GTX1:A_RXPOWERDOWN">GTX1:A_RXPOWERDOWN[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B27">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[6]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL45_FB">GTX1:RXPLL_DIVSEL45_FB[0]</a>
</td>
<td title="R13.F29.B27">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_STARTUP_EN">GTX1:RXPLL_STARTUP_EN</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[4]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_FB">GTX1:RXPLL_DIVSEL_FB[4]</a>
</td>
<td title="R13.F29.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[5]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_FB">GTX1:RXPLL_DIVSEL_FB[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[2]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_FB">GTX1:RXPLL_DIVSEL_FB[2]</a>
</td>
<td title="R13.F29.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[3]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_FB">GTX1:RXPLL_DIVSEL_FB[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[0]</a>
</td>
<td title="R13.F29.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B[1]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_FB">GTX1:RXPLL_DIVSEL_FB[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_CP_CFG">GTX1:RXPLL_CP_CFG[6]</a>
</td>
<td title="R13.F29.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_CP_CFG">GTX1:RXPLL_CP_CFG[7]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_CP_CFG">GTX1:RXPLL_CP_CFG[4]</a>
</td>
<td title="R13.F29.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_CP_CFG">GTX1:RXPLL_CP_CFG[5]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_CP_CFG">GTX1:RXPLL_CP_CFG[2]</a>
</td>
<td title="R13.F29.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[11]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_CP_CFG">GTX1:RXPLL_CP_CFG[3]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_CP_CFG">GTX1:RXPLL_CP_CFG[0]</a>
</td>
<td title="R13.F29.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_CP_CFG">GTX1:RXPLL_CP_CFG[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[6]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[22]</a>
</td>
<td title="R13.F29.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[23]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[4]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[20]</a>
</td>
<td title="R13.F29.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[5]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[21]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[2]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[18]</a>
</td>
<td title="R13.F29.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[3]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[19]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[0]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[16]</a>
</td>
<td title="R13.F29.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A[1]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[17]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[14]</a>
</td>
<td title="R13.F29.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[12]</a>
</td>
<td title="R13.F29.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[10]</a>
</td>
<td title="R13.F29.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[11]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[8]</a>
</td>
<td title="R13.F29.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[6]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[6]</a>
</td>
<td title="R13.F29.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[4]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[4]</a>
</td>
<td title="R13.F29.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[5]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[2]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[2]</a>
</td>
<td title="R13.F29.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[3]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[0]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[0]</a>
</td>
<td title="R13.F29.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19[1]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RESET_DRP_EN">GTX1:RESET_DRP_EN</a>
</td>
<td title="R13.F29.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[15]</a>
<a href="#tile-virtex6-GTX-GTX1:MASTER_DRP_EN">GTX1:MASTER_DRP_EN</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B6">
<a href="#tile-virtex6-GTX-GTX1:A_RXCDRPHASERESET">GTX1:A_RXCDRPHASERESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[12]</a>
</td>
<td title="R13.F29.B6">
<a href="#tile-virtex6-GTX-GTX1:A_RXDFERESET">GTX1:A_RXDFERESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B5">
<a href="#tile-virtex6-GTX-GTX1:A_RXCDRHOLD">GTX1:A_RXCDRHOLD</a>
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[10]</a>
</td>
<td title="R13.F29.B5">
<a href="#tile-virtex6-GTX-GTX1:A_RXCDRFREQRESET">GTX1:A_RXCDRFREQRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B4">
<a href="#tile-virtex6-GTX-GTX1:A_RXRESET">GTX1:A_RXRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[8]</a>
</td>
<td title="R13.F29.B4">
<a href="#tile-virtex6-GTX-GTX1:A_TXRESET">GTX1:A_TXRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B3">
<a href="#tile-virtex6-GTX-GTX1:A_GTXRXRESET">GTX1:A_GTXRXRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[6]</a>
</td>
<td title="R13.F29.B3">
<a href="#tile-virtex6-GTX-GTX1:A_RXBUFRESET">GTX1:A_RXBUFRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B2">
<a href="#tile-virtex6-GTX-GTX1:A_RXCDRRESET">GTX1:A_RXCDRRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[4]</a>
</td>
<td title="R13.F29.B2">
<a href="#tile-virtex6-GTX-GTX1:A_GTXTXRESET">GTX1:A_GTXTXRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[2]</a>
<a href="#tile-virtex6-GTX-GTX1:GEARBOX_ENDEC">GTX1:GEARBOX_ENDEC[2]</a>
</td>
<td title="R13.F29.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[3]</a>
<a href="#tile-virtex6-GTX-GTX1:RXGEARBOX_USE">GTX1:RXGEARBOX_USE</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R13.F28.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[0]</a>
<a href="#tile-virtex6-GTX-GTX1:GEARBOX_ENDEC">GTX1:GEARBOX_ENDEC[0]</a>
</td>
<td title="R13.F29.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18[1]</a>
<a href="#tile-virtex6-GTX-GTX1:GEARBOX_ENDEC">GTX1:GEARBOX_ENDEC[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R14</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[14]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_IDLE_VAL">GTX1:SATA_IDLE_VAL[2]</a>
</td>
<td title="R14.F29.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_EN_RATE_RESET_BUF">GTX1:TX_EN_RATE_RESET_BUF</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[12]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_IDLE_VAL">GTX1:SATA_IDLE_VAL[0]</a>
</td>
<td title="R14.F29.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[13]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_IDLE_VAL">GTX1:SATA_IDLE_VAL[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[10]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_INIT">GTX1:SATA_MIN_INIT[4]</a>
</td>
<td title="R14.F29.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[11]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_INIT">GTX1:SATA_MIN_INIT[5]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[8]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_INIT">GTX1:SATA_MIN_INIT[2]</a>
</td>
<td title="R14.F29.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[9]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_INIT">GTX1:SATA_MIN_INIT[3]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[6]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_INIT">GTX1:SATA_MIN_INIT[0]</a>
</td>
<td title="R14.F29.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[7]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_INIT">GTX1:SATA_MIN_INIT[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[4]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_INIT">GTX1:SATA_MAX_INIT[4]</a>
</td>
<td title="R14.F29.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[5]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_INIT">GTX1:SATA_MAX_INIT[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[2]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_INIT">GTX1:SATA_MAX_INIT[2]</a>
</td>
<td title="R14.F29.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[3]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_INIT">GTX1:SATA_MAX_INIT[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[0]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_INIT">GTX1:SATA_MAX_INIT[0]</a>
</td>
<td title="R14.F29.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27[1]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_INIT">GTX1:SATA_MAX_INIT[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B55">
<a href="#tile-virtex6-GTX-GTX1:BGTEST_CFG">GTX1:BGTEST_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[14]</a>
</td>
<td title="R14.F29.B55">
<a href="#tile-virtex6-GTX-GTX1:BGTEST_CFG">GTX1:BGTEST_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_SATA">GTX1:TXPLL_SATA[0]</a>
</td>
<td title="R14.F29.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_SATA">GTX1:TXPLL_SATA[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[10]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_WAKE">GTX1:SATA_MIN_WAKE[4]</a>
</td>
<td title="R14.F29.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[11]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_WAKE">GTX1:SATA_MIN_WAKE[5]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[8]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_WAKE">GTX1:SATA_MIN_WAKE[2]</a>
</td>
<td title="R14.F29.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[9]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_WAKE">GTX1:SATA_MIN_WAKE[3]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[6]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_WAKE">GTX1:SATA_MIN_WAKE[0]</a>
</td>
<td title="R14.F29.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[7]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_WAKE">GTX1:SATA_MIN_WAKE[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[4]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_WAKE">GTX1:SATA_MAX_WAKE[4]</a>
</td>
<td title="R14.F29.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[5]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_WAKE">GTX1:SATA_MAX_WAKE[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[2]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_WAKE">GTX1:SATA_MAX_WAKE[2]</a>
</td>
<td title="R14.F29.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[3]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_WAKE">GTX1:SATA_MAX_WAKE[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[0]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_WAKE">GTX1:SATA_MAX_WAKE[0]</a>
</td>
<td title="R14.F29.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26[1]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_WAKE">GTX1:SATA_MAX_WAKE[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B47">
<a href="#tile-virtex6-GTX-GTX1:A_RXENPMAPHASEALIGN">GTX1:A_RXENPMAPHASEALIGN</a>
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[14]</a>
</td>
<td title="R14.F29.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_PMADATA_OPT">GTX1:TX_PMADATA_OPT</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[12]</a>
<a href="#tile-virtex6-GTX-GTX1:POLARITY_DRP_EN">GTX1:POLARITY_DRP_EN</a>
</td>
<td title="R14.F29.B46">
<a href="#tile-virtex6-GTX-GTX1:A_RXPMASETPHASE">GTX1:A_RXPMASETPHASE</a>
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B45">
<a href="#tile-virtex6-GTX-GTX1:A_RXPOLARITY">GTX1:A_RXPOLARITY</a>
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[10]</a>
</td>
<td title="R14.F29.B45">
<a href="#tile-virtex6-GTX-GTX1:A_TXPOLARITY">GTX1:A_TXPOLARITY</a>
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B44">
<a href="#tile-virtex6-GTX-GTX1:CM_TRIM">GTX1:CM_TRIM[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[8]</a>
</td>
<td title="R14.F29.B44">
<a href="#tile-virtex6-GTX-GTX1:CM_TRIM">GTX1:CM_TRIM[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_NON_P2">GTX1:TRANS_TIME_NON_P2[6]</a>
</td>
<td title="R14.F29.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_NON_P2">GTX1:TRANS_TIME_NON_P2[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_NON_P2">GTX1:TRANS_TIME_NON_P2[4]</a>
</td>
<td title="R14.F29.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_NON_P2">GTX1:TRANS_TIME_NON_P2[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_NON_P2">GTX1:TRANS_TIME_NON_P2[2]</a>
</td>
<td title="R14.F29.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_NON_P2">GTX1:TRANS_TIME_NON_P2[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_NON_P2">GTX1:TRANS_TIME_NON_P2[0]</a>
</td>
<td title="R14.F29.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_NON_P2">GTX1:TRANS_TIME_NON_P2[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B39">
<a href="#tile-virtex6-GTX-GTX1:COM_BURST_VAL">GTX1:COM_BURST_VAL[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[14]</a>
</td>
<td title="R14.F29.B39">
<a href="#tile-virtex6-GTX-GTX1:COM_BURST_VAL">GTX1:COM_BURST_VAL[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B38">
<a href="#tile-virtex6-GTX-GTX1:COM_BURST_VAL">GTX1:COM_BURST_VAL[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[12]</a>
</td>
<td title="R14.F29.B38">
<a href="#tile-virtex6-GTX-GTX1:COM_BURST_VAL">GTX1:COM_BURST_VAL[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[10]</a>
</td>
<td title="R14.F29.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[8]</a>
</td>
<td title="R14.F29.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[6]</a>
</td>
<td title="R14.F29.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[4]</a>
</td>
<td title="R14.F29.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[2]</a>
</td>
<td title="R14.F29.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[0]</a>
</td>
<td title="R14.F29.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_CLK25_DIVIDER">GTX1:TX_CLK25_DIVIDER[4]</a>
</td>
<td title="R14.F29.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_CLK25_DIVIDER">GTX1:TX_CLK25_DIVIDER[2]</a>
</td>
<td title="R14.F29.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_CLK25_DIVIDER">GTX1:TX_CLK25_DIVIDER[3]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_CLK25_DIVIDER">GTX1:TX_CLK25_DIVIDER[0]</a>
</td>
<td title="R14.F29.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_CLK25_DIVIDER">GTX1:TX_CLK25_DIVIDER[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B28">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2[8]</a>
</td>
<td title="R14.F29.B28">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B27">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2[6]</a>
</td>
<td title="R14.F29.B27">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2[4]</a>
</td>
<td title="R14.F29.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2[2]</a>
</td>
<td title="R14.F29.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2[0]</a>
</td>
<td title="R14.F29.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[14]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.PERFCLK">HCLK_GTX:MUX.PERFCLK[0]</a>
</td>
<td title="R14.F29.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CAS_CLK_EN">GTX1:PMA_CAS_CLK_EN</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[12]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.PERFCLK">HCLK_GTX:MUX.PERFCLK[1]</a>
</td>
<td title="R14.F29.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[13]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.PERFCLK">HCLK_GTX:MUX.PERFCLK[2]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[10]</a>
</td>
<td title="R14.F29.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[8]</a>
</td>
<td title="R14.F29.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[6]</a>
</td>
<td title="R14.F29.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[4]</a>
</td>
<td title="R14.F29.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[2]</a>
</td>
<td title="R14.F29.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[0]</a>
</td>
<td title="R14.F29.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B15">
<a href="#tile-virtex6-GTX-GTX1:A_TXELECIDLE">GTX1:A_TXELECIDLE</a>
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[14]</a>
</td>
<td title="R14.F29.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PCI_EXPRESS_MODE">GTX1:PCI_EXPRESS_MODE</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[12]</a>
</td>
<td title="R14.F29.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[10]</a>
</td>
<td title="R14.F29.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[8]</a>
</td>
<td title="R14.F29.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[6]</a>
</td>
<td title="R14.F29.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[4]</a>
</td>
<td title="R14.F29.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[2]</a>
</td>
<td title="R14.F29.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[0]</a>
</td>
<td title="R14.F29.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B7">
<a href="#tile-virtex6-GTX-GTX1:A_TXPLLPOWERDOWN">GTX1:A_TXPLLPOWERDOWN</a>
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[14]</a>
</td>
<td title="R14.F29.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_OVERSAMPLE_MODE">GTX1:TX_OVERSAMPLE_MODE</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B6">
<a href="#tile-virtex6-GTX-GTX1:A_PLLCLKTXRESET">GTX1:A_PLLCLKTXRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[12]</a>
</td>
<td title="R14.F29.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PDELIDLE_DRP_EN">GTX1:PDELIDLE_DRP_EN</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B5">
<a href="#tile-virtex6-GTX-GTX1:A_PLLTXRESET">GTX1:A_PLLTXRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[10]</a>
</td>
<td title="R14.F29.B5">
<a href="#tile-virtex6-GTX-GTX1:A_TXPLLLKDETEN">GTX1:A_TXPLLLKDETEN</a>
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B4">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLLREFSEL_STATIC">GTX1:TXPLLREFSEL_STATIC[1]</a>
</td>
<td title="R14.F29.B4">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLLREFSEL_STATIC">GTX1:TXPLLREFSEL_STATIC[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B3">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLLREFSEL_MODE">GTX1:TXPLLREFSEL_MODE[0]</a>
</td>
<td title="R14.F29.B3">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLLREFSEL_STATIC">GTX1:TXPLLREFSEL_STATIC[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B2">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_REF">GTX1:TXPLL_DIVSEL_REF[4]</a>
</td>
<td title="R14.F29.B2">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_REF">GTX1:TXPLL_DIVSEL_REF[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_REF">GTX1:TXPLL_DIVSEL_REF[2]</a>
</td>
<td title="R14.F29.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_REF">GTX1:TXPLL_DIVSEL_REF[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R14.F28.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLLREFSEL_TESTCLK">GTX1:TXPLLREFSEL_TESTCLK[0]</a>
</td>
<td title="R14.F29.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_REF">GTX1:TXPLL_DIVSEL_REF[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R15</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_XCLK_SEL">GTX1:TX_XCLK_SEL[0]</a>
</td>
<td title="R15.F29.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TXGEARBOX_USE">GTX1:TXGEARBOX_USE</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_IDLE_ASSERT_DELAY">GTX1:TX_IDLE_ASSERT_DELAY[1]</a>
</td>
<td title="R15.F29.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_IDLE_ASSERT_DELAY">GTX1:TX_IDLE_ASSERT_DELAY[2]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B61">
<a href="#tile-virtex6-GTX-GTX1:COMMA_DOUBLE">GTX1:COMMA_DOUBLE</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[10]</a>
</td>
<td title="R15.F29.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_IDLE_ASSERT_DELAY">GTX1:TX_IDLE_ASSERT_DELAY[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B60">
<a href="#tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[8]</a>
</td>
<td title="R15.F29.B60">
<a href="#tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B59">
<a href="#tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[6]</a>
</td>
<td title="R15.F29.B59">
<a href="#tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B58">
<a href="#tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[4]</a>
</td>
<td title="R15.F29.B58">
<a href="#tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B57">
<a href="#tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[2]</a>
</td>
<td title="R15.F29.B57">
<a href="#tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B56">
<a href="#tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[0]</a>
</td>
<td title="R15.F29.B56">
<a href="#tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B55">
<a href="#tile-virtex6-GTX-GTX1:DFE_CAL_TIME">GTX1:DFE_CAL_TIME[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[14]</a>
</td>
<td title="R15.F29.B55">
<a href="#tile-virtex6-GTX-GTX1:DFE_CAL_TIME">GTX1:DFE_CAL_TIME[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B54">
<a href="#tile-virtex6-GTX-GTX1:DFE_CAL_TIME">GTX1:DFE_CAL_TIME[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[12]</a>
</td>
<td title="R15.F29.B54">
<a href="#tile-virtex6-GTX-GTX1:DFE_CAL_TIME">GTX1:DFE_CAL_TIME[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EYE_SCANMODE">GTX1:RX_EYE_SCANMODE[1]</a>
</td>
<td title="R15.F29.B53">
<a href="#tile-virtex6-GTX-GTX1:DFE_CAL_TIME">GTX1:DFE_CAL_TIME[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RCV_TERM_VTTRX">GTX1:RCV_TERM_VTTRX</a>
</td>
<td title="R15.F29.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EYE_SCANMODE">GTX1:RX_EYE_SCANMODE[0]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TERMINATION_OVRD">GTX1:TERMINATION_OVRD</a>
</td>
<td title="R15.F29.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RCV_TERM_GND">GTX1:RCV_TERM_GND</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TERMINATION_CTRL">GTX1:TERMINATION_CTRL[4]</a>
</td>
<td title="R15.F29.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TERMINATION_CTRL">GTX1:TERMINATION_CTRL[2]</a>
</td>
<td title="R15.F29.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TERMINATION_CTRL">GTX1:TERMINATION_CTRL[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TERMINATION_CTRL">GTX1:TERMINATION_CTRL[0]</a>
</td>
<td title="R15.F29.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TERMINATION_CTRL">GTX1:TERMINATION_CTRL[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EYE_OFFSET">GTX1:RX_EYE_OFFSET[6]</a>
</td>
<td title="R15.F29.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EYE_OFFSET">GTX1:RX_EYE_OFFSET[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EYE_OFFSET">GTX1:RX_EYE_OFFSET[4]</a>
</td>
<td title="R15.F29.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EYE_OFFSET">GTX1:RX_EYE_OFFSET[5]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EYE_OFFSET">GTX1:RX_EYE_OFFSET[2]</a>
</td>
<td title="R15.F29.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[11]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EYE_OFFSET">GTX1:RX_EYE_OFFSET[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EYE_OFFSET">GTX1:RX_EYE_OFFSET[0]</a>
</td>
<td title="R15.F29.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EYE_OFFSET">GTX1:RX_EYE_OFFSET[1]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B43">
<a href="#tile-virtex6-GTX-GTX1:DFE_CFG">GTX1:DFE_CFG[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[6]</a>
</td>
<td title="R15.F29.B43">
<a href="#tile-virtex6-GTX-GTX1:DFE_CFG">GTX1:DFE_CFG[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B42">
<a href="#tile-virtex6-GTX-GTX1:DFE_CFG">GTX1:DFE_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[4]</a>
</td>
<td title="R15.F29.B42">
<a href="#tile-virtex6-GTX-GTX1:DFE_CFG">GTX1:DFE_CFG[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B41">
<a href="#tile-virtex6-GTX-GTX1:DFE_CFG">GTX1:DFE_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[2]</a>
</td>
<td title="R15.F29.B41">
<a href="#tile-virtex6-GTX-GTX1:DFE_CFG">GTX1:DFE_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B40">
<a href="#tile-virtex6-GTX-GTX1:DFE_CFG">GTX1:DFE_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[0]</a>
</td>
<td title="R15.F29.B40">
<a href="#tile-virtex6-GTX-GTX1:DFE_CFG">GTX1:DFE_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B39">
<a href="#tile-virtex6-GTX-GTX1:A_DFECLKDLYADJ">GTX1:A_DFECLKDLYADJ[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[14]</a>
</td>
<td title="R15.F29.B39">
<a href="#tile-virtex6-GTX-GTX1:DFE_DRP_EN">GTX1:DFE_DRP_EN</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B38">
<a href="#tile-virtex6-GTX-GTX1:A_DFECLKDLYADJ">GTX1:A_DFECLKDLYADJ[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[12]</a>
</td>
<td title="R15.F29.B38">
<a href="#tile-virtex6-GTX-GTX1:A_DFECLKDLYADJ">GTX1:A_DFECLKDLYADJ[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B37">
<a href="#tile-virtex6-GTX-GTX1:A_DFECLKDLYADJ">GTX1:A_DFECLKDLYADJ[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[10]</a>
</td>
<td title="R15.F29.B37">
<a href="#tile-virtex6-GTX-GTX1:A_DFECLKDLYADJ">GTX1:A_DFECLKDLYADJ[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B36">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP4">GTX1:A_DFETAP4[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[8]</a>
</td>
<td title="R15.F29.B36">
<a href="#tile-virtex6-GTX-GTX1:A_DFECLKDLYADJ">GTX1:A_DFECLKDLYADJ[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B35">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP4">GTX1:A_DFETAP4[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[6]</a>
</td>
<td title="R15.F29.B35">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP4">GTX1:A_DFETAP4[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B34">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP2">GTX1:A_DFETAP2[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[4]</a>
</td>
<td title="R15.F29.B34">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP4">GTX1:A_DFETAP4[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B33">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP2">GTX1:A_DFETAP2[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[2]</a>
</td>
<td title="R15.F29.B33">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP2">GTX1:A_DFETAP2[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B32">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP2">GTX1:A_DFETAP2[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[0]</a>
</td>
<td title="R15.F29.B32">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP2">GTX1:A_DFETAP2[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B31">
<a href="#tile-virtex6-GTX-GTX1:A_DFEDLYOVRD">GTX1:A_DFEDLYOVRD</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[14]</a>
</td>
<td title="R15.F29.B31">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAPOVRD">GTX1:A_DFETAPOVRD</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B30">
<a href="#tile-virtex6-GTX-BUFDS0:CLKRCV_TRST">BUFDS0:CLKRCV_TRST</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[12]</a>
</td>
<td title="R15.F29.B30">
<a href="#tile-virtex6-GTX-BUFDS1:CLKRCV_TRST">BUFDS1:CLKRCV_TRST</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EN_IDLE_RESET_FR">GTX1:RX_EN_IDLE_RESET_FR</a>
</td>
<td title="R15.F29.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[11]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EN_IDLE_HOLD_DFE">GTX1:RX_EN_IDLE_HOLD_DFE</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B28">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP3">GTX1:A_DFETAP3[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[8]</a>
</td>
<td title="R15.F29.B28">
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EN_IDLE_HOLD_CDR">GTX1:RX_EN_IDLE_HOLD_CDR</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B27">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP3">GTX1:A_DFETAP3[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[6]</a>
</td>
<td title="R15.F29.B27">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP3">GTX1:A_DFETAP3[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B26">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP1">GTX1:A_DFETAP1[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[4]</a>
</td>
<td title="R15.F29.B26">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP3">GTX1:A_DFETAP3[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B25">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP1">GTX1:A_DFETAP1[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[2]</a>
</td>
<td title="R15.F29.B25">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP1">GTX1:A_DFETAP1[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B24">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP1">GTX1:A_DFETAP1[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[0]</a>
</td>
<td title="R15.F29.B24">
<a href="#tile-virtex6-GTX-GTX1:A_DFETAP1">GTX1:A_DFETAP1[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B23">
<a href="#tile-virtex6-GTX-GTX1:A_PRBSCNTRESET">GTX1:A_PRBSCNTRESET</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[14]</a>
</td>
<td title="R15.F29.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PRBS_DRP_EN">GTX1:PRBS_DRP_EN</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B22">
<a href="#tile-virtex6-GTX-GTX1:A_TXENPRBSTST">GTX1:A_TXENPRBSTST[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[12]</a>
</td>
<td title="R15.F29.B22">
<a href="#tile-virtex6-GTX-GTX1:A_TXENPRBSTST">GTX1:A_TXENPRBSTST[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B21">
<a href="#tile-virtex6-GTX-GTX1:A_TXPRBSFORCEERR">GTX1:A_TXPRBSFORCEERR</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[10]</a>
</td>
<td title="R15.F29.B21">
<a href="#tile-virtex6-GTX-GTX1:A_TXENPRBSTST">GTX1:A_TXENPRBSTST[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RXPRBSERR_LOOPBACK">GTX1:RXPRBSERR_LOOPBACK</a>
</td>
<td title="R15.F29.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B19">
<a href="#tile-virtex6-GTX-GTX1:A_RXENPRBSTST">GTX1:A_RXENPRBSTST[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[6]</a>
</td>
<td title="R15.F29.B19">
<a href="#tile-virtex6-GTX-GTX1:A_RXENPRBSTST">GTX1:A_RXENPRBSTST[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[4]</a>
</td>
<td title="R15.F29.B18">
<a href="#tile-virtex6-GTX-GTX1:A_RXENPRBSTST">GTX1:A_RXENPRBSTST[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B17">
<a href="#tile-virtex6-GTX-GTX1:A_LOOPBACK">GTX1:A_LOOPBACK[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[2]</a>
</td>
<td title="R15.F29.B17">
<a href="#tile-virtex6-GTX-GTX1:A_LOOPBACK">GTX1:A_LOOPBACK[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[0]</a>
<a href="#tile-virtex6-GTX-GTX1:LOOPBACK_DRP_EN">GTX1:LOOPBACK_DRP_EN</a>
</td>
<td title="R15.F29.B16">
<a href="#tile-virtex6-GTX-GTX1:A_LOOPBACK">GTX1:A_LOOPBACK[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B15">
<a href="#tile-virtex6-GTX-GTX1:A_RXENSAMPLEALIGN">GTX1:A_RXENSAMPLEALIGN</a>
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[14]</a>
</td>
<td title="R15.F29.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PHASEALIGN_DRP_EN">GTX1:PHASEALIGN_DRP_EN</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B14">
<a href="#tile-virtex6-GTX-GTX1:A_TXPMASETPHASE">GTX1:A_TXPMASETPHASE</a>
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[12]</a>
</td>
<td title="R15.F29.B14">
<a href="#tile-virtex6-GTX-GTX1:A_TXENPMAPHASEALIGN">GTX1:A_TXENPMAPHASEALIGN</a>
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[10]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MIN_COMSAS">GTX1:SAS_MIN_COMSAS[4]</a>
</td>
<td title="R15.F29.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[11]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MIN_COMSAS">GTX1:SAS_MIN_COMSAS[5]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[8]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MIN_COMSAS">GTX1:SAS_MIN_COMSAS[2]</a>
</td>
<td title="R15.F29.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[9]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MIN_COMSAS">GTX1:SAS_MIN_COMSAS[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[6]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MIN_COMSAS">GTX1:SAS_MIN_COMSAS[0]</a>
</td>
<td title="R15.F29.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[7]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MIN_COMSAS">GTX1:SAS_MIN_COMSAS[1]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[4]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MAX_COMSAS">GTX1:SAS_MAX_COMSAS[4]</a>
</td>
<td title="R15.F29.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[5]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MAX_COMSAS">GTX1:SAS_MAX_COMSAS[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[2]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MAX_COMSAS">GTX1:SAS_MAX_COMSAS[2]</a>
</td>
<td title="R15.F29.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[3]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MAX_COMSAS">GTX1:SAS_MAX_COMSAS[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[0]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MAX_COMSAS">GTX1:SAS_MAX_COMSAS[0]</a>
</td>
<td title="R15.F29.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29[1]</a>
<a href="#tile-virtex6-GTX-GTX1:SAS_MAX_COMSAS">GTX1:SAS_MAX_COMSAS[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[14]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_BURST_VAL">GTX1:SATA_BURST_VAL[2]</a>
</td>
<td title="R15.F29.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[12]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_BURST_VAL">GTX1:SATA_BURST_VAL[0]</a>
</td>
<td title="R15.F29.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[13]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_BURST_VAL">GTX1:SATA_BURST_VAL[1]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[10]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_BURST">GTX1:SATA_MIN_BURST[4]</a>
</td>
<td title="R15.F29.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[11]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_BURST">GTX1:SATA_MIN_BURST[5]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B4">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[8]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_BURST">GTX1:SATA_MIN_BURST[2]</a>
</td>
<td title="R15.F29.B4">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[9]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_BURST">GTX1:SATA_MIN_BURST[3]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B3">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[6]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_BURST">GTX1:SATA_MIN_BURST[0]</a>
</td>
<td title="R15.F29.B3">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[7]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MIN_BURST">GTX1:SATA_MIN_BURST[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B2">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[4]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_BURST">GTX1:SATA_MAX_BURST[4]</a>
</td>
<td title="R15.F29.B2">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[5]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_BURST">GTX1:SATA_MAX_BURST[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[2]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_BURST">GTX1:SATA_MAX_BURST[2]</a>
</td>
<td title="R15.F29.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[3]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_BURST">GTX1:SATA_MAX_BURST[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R15.F28.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[0]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_BURST">GTX1:SATA_MAX_BURST[0]</a>
</td>
<td title="R15.F29.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28[1]</a>
<a href="#tile-virtex6-GTX-GTX1:SATA_MAX_BURST">GTX1:SATA_MAX_BURST[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R16</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[14]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[14]</a>
</td>
<td title="R16.F29.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[12]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[12]</a>
</td>
<td title="R16.F29.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[10]</a>
</td>
<td title="R16.F29.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[11]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[8]</a>
</td>
<td title="R16.F29.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[6]</a>
</td>
<td title="R16.F29.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[4]</a>
</td>
<td title="R16.F29.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[2]</a>
</td>
<td title="R16.F29.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[0]</a>
</td>
<td title="R16.F29.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B55">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[14]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[74]</a>
</td>
<td title="R16.F29.B55">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[75]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[12]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[72]</a>
</td>
<td title="R16.F29.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[73]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[70]</a>
</td>
<td title="R16.F29.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[11]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[71]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[68]</a>
</td>
<td title="R16.F29.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[69]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[66]</a>
</td>
<td title="R16.F29.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[67]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[64]</a>
</td>
<td title="R16.F29.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[65]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[18]</a>
</td>
<td title="R16.F29.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[16]</a>
</td>
<td title="R16.F29.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[14]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[62]</a>
</td>
<td title="R16.F29.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[63]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[12]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[60]</a>
</td>
<td title="R16.F29.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[61]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[58]</a>
</td>
<td title="R16.F29.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[11]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[59]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[56]</a>
</td>
<td title="R16.F29.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[57]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[54]</a>
</td>
<td title="R16.F29.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[55]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[52]</a>
</td>
<td title="R16.F29.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[53]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[50]</a>
</td>
<td title="R16.F29.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[51]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[48]</a>
</td>
<td title="R16.F29.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[49]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[14]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[46]</a>
</td>
<td title="R16.F29.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[47]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[12]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[44]</a>
</td>
<td title="R16.F29.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[45]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[42]</a>
</td>
<td title="R16.F29.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[11]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[43]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[40]</a>
</td>
<td title="R16.F29.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[41]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[38]</a>
</td>
<td title="R16.F29.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[39]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[36]</a>
</td>
<td title="R16.F29.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[37]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[34]</a>
</td>
<td title="R16.F29.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[35]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[32]</a>
</td>
<td title="R16.F29.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[33]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[14]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[30]</a>
</td>
<td title="R16.F29.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[31]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[12]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[28]</a>
</td>
<td title="R16.F29.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[29]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[26]</a>
</td>
<td title="R16.F29.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[11]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[27]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B28">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[24]</a>
</td>
<td title="R16.F29.B28">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[25]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B27">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[22]</a>
</td>
<td title="R16.F29.B27">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[23]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[20]</a>
</td>
<td title="R16.F29.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[21]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[18]</a>
</td>
<td title="R16.F29.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[19]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[16]</a>
</td>
<td title="R16.F29.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[17]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[14]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[14]</a>
</td>
<td title="R16.F29.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[15]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[12]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[12]</a>
</td>
<td title="R16.F29.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[13]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[10]</a>
</td>
<td title="R16.F29.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[11]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[8]</a>
</td>
<td title="R16.F29.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[6]</a>
</td>
<td title="R16.F29.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[4]</a>
</td>
<td title="R16.F29.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[2]</a>
</td>
<td title="R16.F29.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[0]</a>
</td>
<td title="R16.F29.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DATA_WIDTH">GTX1:TX_DATA_WIDTH[2]</a>
</td>
<td title="R16.F29.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[15]</a>
<a href="#tile-virtex6-GTX-GTX1:GEN_TXUSRCLK">GTX1:GEN_TXUSRCLK</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DATA_WIDTH">GTX1:TX_DATA_WIDTH[0]</a>
</td>
<td title="R16.F29.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DATA_WIDTH">GTX1:TX_DATA_WIDTH[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[10]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_DETECT">GTX1:PCOMMA_DETECT</a>
</td>
<td title="R16.F29.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_BUFFER_USE">GTX1:TX_BUFFER_USE</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[8]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE[8]</a>
</td>
<td title="R16.F29.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[9]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[6]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE[6]</a>
</td>
<td title="R16.F29.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[7]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[4]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE[4]</a>
</td>
<td title="R16.F29.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[5]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[2]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE[2]</a>
</td>
<td title="R16.F29.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[3]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[0]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE[0]</a>
</td>
<td title="R16.F29.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31[1]</a>
<a href="#tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[14]</a>
<a href="#tile-virtex6-GTX-GTX1:INV.TXUSRCLK">~GTX1:INV.TXUSRCLK</a>
</td>
<td title="R16.F29.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[15]</a>
<a href="#tile-virtex6-GTX-GTX1:INV.TXUSRCLK2">~GTX1:INV.TXUSRCLK2</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_IDLE_DEASSERT_DELAY">GTX1:TX_IDLE_DEASSERT_DELAY[1]</a>
</td>
<td title="R16.F29.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_IDLE_DEASSERT_DELAY">GTX1:TX_IDLE_DEASSERT_DELAY[2]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[10]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_DETECT">GTX1:MCOMMA_DETECT</a>
</td>
<td title="R16.F29.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_IDLE_DEASSERT_DELAY">GTX1:TX_IDLE_DEASSERT_DELAY[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B4">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[8]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE[8]</a>
</td>
<td title="R16.F29.B4">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[9]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B3">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[6]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE[6]</a>
</td>
<td title="R16.F29.B3">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[7]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B2">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[4]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE[4]</a>
</td>
<td title="R16.F29.B2">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[5]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[2]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE[2]</a>
</td>
<td title="R16.F29.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[3]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R16.F28.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[0]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE[0]</a>
</td>
<td title="R16.F29.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30[1]</a>
<a href="#tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R17</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[14]</a>
</td>
<td title="R17.F29.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[12]</a>
</td>
<td title="R17.F29.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[10]</a>
</td>
<td title="R17.F29.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[8]</a>
</td>
<td title="R17.F29.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_RATE">GTX1:TRANS_TIME_RATE[6]</a>
</td>
<td title="R17.F29.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_RATE">GTX1:TRANS_TIME_RATE[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_RATE">GTX1:TRANS_TIME_RATE[4]</a>
</td>
<td title="R17.F29.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_RATE">GTX1:TRANS_TIME_RATE[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_RATE">GTX1:TRANS_TIME_RATE[2]</a>
</td>
<td title="R17.F29.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_RATE">GTX1:TRANS_TIME_RATE[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_RATE">GTX1:TRANS_TIME_RATE[0]</a>
</td>
<td title="R17.F29.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TRANS_TIME_RATE">GTX1:TRANS_TIME_RATE[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B55">
<a href="#tile-virtex6-GTX-GTX1:A_TXMARGIN">GTX1:A_TXMARGIN[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[14]</a>
</td>
<td title="R17.F29.B55">
<a href="#tile-virtex6-GTX-GTX1:A_TXMARGIN">GTX1:A_TXMARGIN[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[12]</a>
</td>
<td title="R17.F29.B54">
<a href="#tile-virtex6-GTX-GTX1:A_TXMARGIN">GTX1:A_TXMARGIN[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[10]</a>
</td>
<td title="R17.F29.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DEEMPH_1">GTX1:TX_DEEMPH_1[3]</a>
</td>
<td title="R17.F29.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DEEMPH_1">GTX1:TX_DEEMPH_1[4]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DEEMPH_1">GTX1:TX_DEEMPH_1[1]</a>
</td>
<td title="R17.F29.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DEEMPH_1">GTX1:TX_DEEMPH_1[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DEEMPH_0">GTX1:TX_DEEMPH_0[4]</a>
</td>
<td title="R17.F29.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DEEMPH_1">GTX1:TX_DEEMPH_1[0]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DEEMPH_0">GTX1:TX_DEEMPH_0[2]</a>
</td>
<td title="R17.F29.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DEEMPH_0">GTX1:TX_DEEMPH_0[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DEEMPH_0">GTX1:TX_DEEMPH_0[0]</a>
</td>
<td title="R17.F29.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DEEMPH_0">GTX1:TX_DEEMPH_0[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B47">
<a href="#tile-virtex6-GTX-GTX1:A_TXPOSTEMPHASIS">GTX1:A_TXPOSTEMPHASIS[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[14]</a>
</td>
<td title="R17.F29.B47">
<a href="#tile-virtex6-GTX-GTX1:A_TXPOSTEMPHASIS">GTX1:A_TXPOSTEMPHASIS[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B46">
<a href="#tile-virtex6-GTX-GTX1:A_TXPOSTEMPHASIS">GTX1:A_TXPOSTEMPHASIS[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[12]</a>
</td>
<td title="R17.F29.B46">
<a href="#tile-virtex6-GTX-GTX1:A_TXPOSTEMPHASIS">GTX1:A_TXPOSTEMPHASIS[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B45">
<a href="#tile-virtex6-GTX-GTX1:A_TXPREEMPHASIS">GTX1:A_TXPREEMPHASIS[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[10]</a>
</td>
<td title="R17.F29.B45">
<a href="#tile-virtex6-GTX-GTX1:A_TXPOSTEMPHASIS">GTX1:A_TXPOSTEMPHASIS[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B44">
<a href="#tile-virtex6-GTX-GTX1:A_TXPREEMPHASIS">GTX1:A_TXPREEMPHASIS[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[8]</a>
</td>
<td title="R17.F29.B44">
<a href="#tile-virtex6-GTX-GTX1:A_TXPREEMPHASIS">GTX1:A_TXPREEMPHASIS[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B43">
<a href="#tile-virtex6-GTX-GTX1:A_TXBUFDIFFCTRL">GTX1:A_TXBUFDIFFCTRL[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[6]</a>
</td>
<td title="R17.F29.B43">
<a href="#tile-virtex6-GTX-GTX1:A_TXPREEMPHASIS">GTX1:A_TXPREEMPHASIS[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B42">
<a href="#tile-virtex6-GTX-GTX1:A_TXBUFDIFFCTRL">GTX1:A_TXBUFDIFFCTRL[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[4]</a>
</td>
<td title="R17.F29.B42">
<a href="#tile-virtex6-GTX-GTX1:A_TXBUFDIFFCTRL">GTX1:A_TXBUFDIFFCTRL[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B41">
<a href="#tile-virtex6-GTX-GTX1:A_TXDIFFCTRL">GTX1:A_TXDIFFCTRL[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[2]</a>
</td>
<td title="R17.F29.B41">
<a href="#tile-virtex6-GTX-GTX1:A_TXDIFFCTRL">GTX1:A_TXDIFFCTRL[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B40">
<a href="#tile-virtex6-GTX-GTX1:A_TXDIFFCTRL">GTX1:A_TXDIFFCTRL[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[0]</a>
</td>
<td title="R17.F29.B40">
<a href="#tile-virtex6-GTX-GTX1:A_TXDIFFCTRL">GTX1:A_TXDIFFCTRL[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TXDRIVE_DRP_EN">GTX1:TXDRIVE_DRP_EN</a>
</td>
<td title="R17.F29.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DRIVE_MODE">GTX1:TX_DRIVE_MODE[0]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_4">GTX1:TX_MARGIN_FULL_4[5]</a>
</td>
<td title="R17.F29.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_4">GTX1:TX_MARGIN_FULL_4[6]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_4">GTX1:TX_MARGIN_FULL_4[3]</a>
</td>
<td title="R17.F29.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_4">GTX1:TX_MARGIN_FULL_4[4]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_4">GTX1:TX_MARGIN_FULL_4[1]</a>
</td>
<td title="R17.F29.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_4">GTX1:TX_MARGIN_FULL_4[2]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_4">GTX1:TX_MARGIN_LOW_4[6]</a>
</td>
<td title="R17.F29.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_4">GTX1:TX_MARGIN_FULL_4[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_4">GTX1:TX_MARGIN_LOW_4[4]</a>
</td>
<td title="R17.F29.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_4">GTX1:TX_MARGIN_LOW_4[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_4">GTX1:TX_MARGIN_LOW_4[2]</a>
</td>
<td title="R17.F29.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_4">GTX1:TX_MARGIN_LOW_4[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_4">GTX1:TX_MARGIN_LOW_4[0]</a>
</td>
<td title="R17.F29.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_4">GTX1:TX_MARGIN_LOW_4[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B31">
<a href="#tile-virtex6-GTX-GTX1:A_TXSWING">GTX1:A_TXSWING</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[14]</a>
</td>
<td title="R17.F29.B31">
<a href="#tile-virtex6-GTX-GTX1:A_TXDEEMPH">GTX1:A_TXDEEMPH</a>
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_3">GTX1:TX_MARGIN_FULL_3[5]</a>
</td>
<td title="R17.F29.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_3">GTX1:TX_MARGIN_FULL_3[6]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_3">GTX1:TX_MARGIN_FULL_3[3]</a>
</td>
<td title="R17.F29.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_3">GTX1:TX_MARGIN_FULL_3[4]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B28">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_3">GTX1:TX_MARGIN_FULL_3[1]</a>
</td>
<td title="R17.F29.B28">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_3">GTX1:TX_MARGIN_FULL_3[2]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B27">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_3">GTX1:TX_MARGIN_LOW_3[6]</a>
</td>
<td title="R17.F29.B27">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_3">GTX1:TX_MARGIN_FULL_3[0]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_3">GTX1:TX_MARGIN_LOW_3[4]</a>
</td>
<td title="R17.F29.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_3">GTX1:TX_MARGIN_LOW_3[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_3">GTX1:TX_MARGIN_LOW_3[2]</a>
</td>
<td title="R17.F29.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_3">GTX1:TX_MARGIN_LOW_3[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_3">GTX1:TX_MARGIN_LOW_3[0]</a>
</td>
<td title="R17.F29.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_3">GTX1:TX_MARGIN_LOW_3[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TXDRIVE_LOOPBACK_HIZ">~GTX1:TXDRIVE_LOOPBACK_HIZ</a>
</td>
<td title="R17.F29.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TXDRIVE_LOOPBACK_PD">~GTX1:TXDRIVE_LOOPBACK_PD</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_2">GTX1:TX_MARGIN_FULL_2[5]</a>
</td>
<td title="R17.F29.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_2">GTX1:TX_MARGIN_FULL_2[6]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_2">GTX1:TX_MARGIN_FULL_2[3]</a>
</td>
<td title="R17.F29.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_2">GTX1:TX_MARGIN_FULL_2[4]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_2">GTX1:TX_MARGIN_FULL_2[1]</a>
</td>
<td title="R17.F29.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_2">GTX1:TX_MARGIN_FULL_2[2]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_2">GTX1:TX_MARGIN_LOW_2[6]</a>
</td>
<td title="R17.F29.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_2">GTX1:TX_MARGIN_FULL_2[0]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_2">GTX1:TX_MARGIN_LOW_2[4]</a>
</td>
<td title="R17.F29.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_2">GTX1:TX_MARGIN_LOW_2[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_2">GTX1:TX_MARGIN_LOW_2[2]</a>
</td>
<td title="R17.F29.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_2">GTX1:TX_MARGIN_LOW_2[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_2">GTX1:TX_MARGIN_LOW_2[0]</a>
</td>
<td title="R17.F29.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_2">GTX1:TX_MARGIN_LOW_2[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_TDCC_CFG">GTX1:TX_TDCC_CFG[0]</a>
</td>
<td title="R17.F29.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_TDCC_CFG">GTX1:TX_TDCC_CFG[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_1">GTX1:TX_MARGIN_FULL_1[5]</a>
</td>
<td title="R17.F29.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_1">GTX1:TX_MARGIN_FULL_1[6]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_1">GTX1:TX_MARGIN_FULL_1[3]</a>
</td>
<td title="R17.F29.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_1">GTX1:TX_MARGIN_FULL_1[4]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_1">GTX1:TX_MARGIN_FULL_1[1]</a>
</td>
<td title="R17.F29.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_1">GTX1:TX_MARGIN_FULL_1[2]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_1">GTX1:TX_MARGIN_LOW_1[6]</a>
</td>
<td title="R17.F29.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_1">GTX1:TX_MARGIN_FULL_1[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_1">GTX1:TX_MARGIN_LOW_1[4]</a>
</td>
<td title="R17.F29.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_1">GTX1:TX_MARGIN_LOW_1[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_1">GTX1:TX_MARGIN_LOW_1[2]</a>
</td>
<td title="R17.F29.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_1">GTX1:TX_MARGIN_LOW_1[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_1">GTX1:TX_MARGIN_LOW_1[0]</a>
</td>
<td title="R17.F29.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_1">GTX1:TX_MARGIN_LOW_1[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLKPCS_SEL">GTX1:TXOUTCLKPCS_SEL</a>
</td>
<td title="R17.F29.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[15]</a>
<a href="#tile-virtex6-GTX-GTX1:INV.DCLK">~GTX1:INV.DCLK</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_0">GTX1:TX_MARGIN_FULL_0[5]</a>
</td>
<td title="R17.F29.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_0">GTX1:TX_MARGIN_FULL_0[6]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_0">GTX1:TX_MARGIN_FULL_0[3]</a>
</td>
<td title="R17.F29.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_0">GTX1:TX_MARGIN_FULL_0[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B4">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_0">GTX1:TX_MARGIN_FULL_0[1]</a>
</td>
<td title="R17.F29.B4">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_0">GTX1:TX_MARGIN_FULL_0[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B3">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_0">GTX1:TX_MARGIN_LOW_0[6]</a>
</td>
<td title="R17.F29.B3">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_0">GTX1:TX_MARGIN_FULL_0[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B2">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_0">GTX1:TX_MARGIN_LOW_0[4]</a>
</td>
<td title="R17.F29.B2">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_0">GTX1:TX_MARGIN_LOW_0[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_0">GTX1:TX_MARGIN_LOW_0[2]</a>
</td>
<td title="R17.F29.B1">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_0">GTX1:TX_MARGIN_LOW_0[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R17.F28.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_0">GTX1:TX_MARGIN_LOW_0[0]</a>
</td>
<td title="R17.F29.B0">
<a href="#tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_0">GTX1:TX_MARGIN_LOW_0[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R18</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[14]</a>
</td>
<td title="R18.F29.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[12]</a>
</td>
<td title="R18.F29.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[10]</a>
</td>
<td title="R18.F29.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY[8]</a>
</td>
<td title="R18.F29.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY[6]</a>
</td>
<td title="R18.F29.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY[4]</a>
</td>
<td title="R18.F29.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY[2]</a>
</td>
<td title="R18.F29.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY[0]</a>
</td>
<td title="R18.F29.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B55">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[14]</a>
</td>
<td title="R18.F29.B55">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[12]</a>
</td>
<td title="R18.F29.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[10]</a>
</td>
<td title="R18.F29.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY[8]</a>
</td>
<td title="R18.F29.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[6]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY[6]</a>
</td>
<td title="R18.F29.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[4]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY[4]</a>
</td>
<td title="R18.F29.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[5]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[2]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY[2]</a>
</td>
<td title="R18.F29.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[3]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[0]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY[0]</a>
</td>
<td title="R18.F29.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46[1]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[14]</a>
</td>
<td title="R18.F29.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[12]</a>
</td>
<td title="R18.F29.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_USRCLK_CFG">GTX1:TX_USRCLK_CFG[4]</a>
</td>
<td title="R18.F29.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_USRCLK_CFG">GTX1:TX_USRCLK_CFG[5]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_USRCLK_CFG">GTX1:TX_USRCLK_CFG[2]</a>
</td>
<td title="R18.F29.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_USRCLK_CFG">GTX1:TX_USRCLK_CFG[3]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_USRCLK_CFG">GTX1:TX_USRCLK_CFG[0]</a>
</td>
<td title="R18.F29.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_USRCLK_CFG">GTX1:TX_USRCLK_CFG[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_BYTECLK_CFG">GTX1:TX_BYTECLK_CFG[4]</a>
</td>
<td title="R18.F29.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_BYTECLK_CFG">GTX1:TX_BYTECLK_CFG[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_BYTECLK_CFG">GTX1:TX_BYTECLK_CFG[2]</a>
</td>
<td title="R18.F29.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_BYTECLK_CFG">GTX1:TX_BYTECLK_CFG[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_BYTECLK_CFG">GTX1:TX_BYTECLK_CFG[0]</a>
</td>
<td title="R18.F29.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_BYTECLK_CFG">GTX1:TX_BYTECLK_CFG[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[14]</a>
</td>
<td title="R18.F29.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[12]</a>
</td>
<td title="R18.F29.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[10]</a>
</td>
<td title="R18.F29.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[8]</a>
<a href="#tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE[8]</a>
</td>
<td title="R18.F29.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[9]</a>
<a href="#tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[6]</a>
<a href="#tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE[6]</a>
</td>
<td title="R18.F29.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[7]</a>
<a href="#tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[4]</a>
<a href="#tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE[4]</a>
</td>
<td title="R18.F29.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[5]</a>
<a href="#tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[2]</a>
<a href="#tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE[2]</a>
</td>
<td title="R18.F29.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[3]</a>
<a href="#tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[0]</a>
<a href="#tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE[0]</a>
</td>
<td title="R18.F29.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44[1]</a>
<a href="#tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[14]</a>
<a href="#tile-virtex6-GTX-GTX1:INV.GREFCLKTX">~GTX1:INV.GREFCLKTX</a>
</td>
<td title="R18.F29.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[15]</a>
<a href="#tile-virtex6-GTX-GTX1:INV.GREFCLKRX">~GTX1:INV.GREFCLKRX</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[12]</a>
</td>
<td title="R18.F29.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[13]</a>
<a href="#tile-virtex6-GTX-GTX1:INV.SCANCLK">~GTX1:INV.SCANCLK</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[10]</a>
<a href="#tile-virtex6-GTX-GTX1:INV.TSTCLK0">~GTX1:INV.TSTCLK0</a>
</td>
<td title="R18.F29.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[11]</a>
<a href="#tile-virtex6-GTX-GTX1:INV.TSTCLK1">~GTX1:INV.TSTCLK1</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B28">
<a href="#tile-virtex6-GTX-BUFDS1:MUX.HCLK_OUT">BUFDS1:MUX.HCLK_OUT[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[8]</a>
</td>
<td title="R18.F29.B28">
<a href="#tile-virtex6-GTX-BUFDS1:MUX.HCLK_OUT">BUFDS1:MUX.HCLK_OUT[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B27">
<a href="#tile-virtex6-GTX-BUFDS0:MUX.HCLK_OUT">BUFDS0:MUX.HCLK_OUT[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[6]</a>
</td>
<td title="R18.F29.B27">
<a href="#tile-virtex6-GTX-BUFDS0:MUX.HCLK_OUT">BUFDS0:MUX.HCLK_OUT[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[4]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_CTRL">GTX1:RXRECCLK_CTRL[1]</a>
</td>
<td title="R18.F29.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[5]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_CTRL">GTX1:RXRECCLK_CTRL[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_CTRL">GTX1:TXOUTCLK_CTRL[0]</a>
</td>
<td title="R18.F29.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[3]</a>
<a href="#tile-virtex6-GTX-GTX1:RXRECCLK_CTRL">GTX1:RXRECCLK_CTRL[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_CTRL">GTX1:TXOUTCLK_CTRL[2]</a>
</td>
<td title="R18.F29.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TXOUTCLK_CTRL">GTX1:TXOUTCLK_CTRL[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[14]</a>
</td>
<td title="R18.F29.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[12]</a>
</td>
<td title="R18.F29.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[10]</a>
</td>
<td title="R18.F29.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[8]</a>
</td>
<td title="R18.F29.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[6]</a>
</td>
<td title="R18.F29.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[4]</a>
</td>
<td title="R18.F29.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[2]</a>
</td>
<td title="R18.F29.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[0]</a>
</td>
<td title="R18.F29.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[30]</a>
</td>
<td title="R18.F29.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[31]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[28]</a>
</td>
<td title="R18.F29.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[29]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[26]</a>
</td>
<td title="R18.F29.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[27]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[24]</a>
</td>
<td title="R18.F29.B12">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[25]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[22]</a>
</td>
<td title="R18.F29.B11">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[23]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[20]</a>
</td>
<td title="R18.F29.B10">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[21]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[18]</a>
</td>
<td title="R18.F29.B9">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[19]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[16]</a>
</td>
<td title="R18.F29.B8">
<a href="#tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR[17]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[14]</a>
</td>
<td title="R18.F29.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[12]</a>
</td>
<td title="R18.F29.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[10]</a>
</td>
<td title="R18.F29.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B4">
<a href="#tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[8]</a>
</td>
<td title="R18.F29.B4">
<a href="#tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B3">
<a href="#tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[6]</a>
</td>
<td title="R18.F29.B3">
<a href="#tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B2">
<a href="#tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[4]</a>
</td>
<td title="R18.F29.B2">
<a href="#tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B1">
<a href="#tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[2]</a>
</td>
<td title="R18.F29.B1">
<a href="#tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R18.F28.B0">
<a href="#tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[0]</a>
</td>
<td title="R18.F29.B0">
<a href="#tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R19</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[14]</a>
</td>
<td title="R19.F29.B63">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[12]</a>
</td>
<td title="R19.F29.B62">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[10]</a>
</td>
<td title="R19.F29.B61">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[8]</a>
</td>
<td title="R19.F29.B60">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[6]</a>
</td>
<td title="R19.F29.B59">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[4]</a>
</td>
<td title="R19.F29.B58">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[2]</a>
</td>
<td title="R19.F29.B57">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[0]</a>
</td>
<td title="R19.F29.B56">
<a href="#tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B55">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[14]</a>
</td>
<td title="R19.F29.B55">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[12]</a>
</td>
<td title="R19.F29.B54">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[10]</a>
</td>
<td title="R19.F29.B53">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[8]</a>
</td>
<td title="R19.F29.B52">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[6]</a>
</td>
<td title="R19.F29.B51">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[4]</a>
</td>
<td title="R19.F29.B50">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[2]</a>
</td>
<td title="R19.F29.B49">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[0]</a>
</td>
<td title="R19.F29.B48">
<a href="#tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_OVRDSETTING">GTX1:RX_DLYALIGN_OVRDSETTING[6]</a>
</td>
<td title="R19.F29.B47">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[15]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_OVRDSETTING">GTX1:RX_DLYALIGN_OVRDSETTING[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[12]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_OVRDSETTING">GTX1:RX_DLYALIGN_OVRDSETTING[4]</a>
</td>
<td title="R19.F29.B46">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[13]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_OVRDSETTING">GTX1:RX_DLYALIGN_OVRDSETTING[5]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_OVRDSETTING">GTX1:RX_DLYALIGN_OVRDSETTING[2]</a>
</td>
<td title="R19.F29.B45">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[11]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_OVRDSETTING">GTX1:RX_DLYALIGN_OVRDSETTING[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_OVRDSETTING">GTX1:RX_DLYALIGN_OVRDSETTING[0]</a>
</td>
<td title="R19.F29.B44">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_OVRDSETTING">GTX1:RX_DLYALIGN_OVRDSETTING[1]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[6]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_LPFINC">GTX1:RX_DLYALIGN_LPFINC[2]</a>
</td>
<td title="R19.F29.B43">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_LPFINC">GTX1:RX_DLYALIGN_LPFINC[3]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[4]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_LPFINC">GTX1:RX_DLYALIGN_LPFINC[0]</a>
</td>
<td title="R19.F29.B42">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[5]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_LPFINC">GTX1:RX_DLYALIGN_LPFINC[1]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[2]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_CTRINC">GTX1:RX_DLYALIGN_CTRINC[2]</a>
</td>
<td title="R19.F29.B41">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[3]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_CTRINC">GTX1:RX_DLYALIGN_CTRINC[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[0]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_CTRINC">GTX1:RX_DLYALIGN_CTRINC[0]</a>
</td>
<td title="R19.F29.B40">
<a href="#tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D[1]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_CTRINC">GTX1:RX_DLYALIGN_CTRINC[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[14]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_OVRDSETTING">GTX1:TX_DLYALIGN_OVRDSETTING[6]</a>
</td>
<td title="R19.F29.B39">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[15]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_OVRDSETTING">GTX1:TX_DLYALIGN_OVRDSETTING[7]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[12]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_OVRDSETTING">GTX1:TX_DLYALIGN_OVRDSETTING[4]</a>
</td>
<td title="R19.F29.B38">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[13]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_OVRDSETTING">GTX1:TX_DLYALIGN_OVRDSETTING[5]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[10]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_OVRDSETTING">GTX1:TX_DLYALIGN_OVRDSETTING[2]</a>
</td>
<td title="R19.F29.B37">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[11]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_OVRDSETTING">GTX1:TX_DLYALIGN_OVRDSETTING[3]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[8]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_OVRDSETTING">GTX1:TX_DLYALIGN_OVRDSETTING[0]</a>
</td>
<td title="R19.F29.B36">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[9]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_OVRDSETTING">GTX1:TX_DLYALIGN_OVRDSETTING[1]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[6]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_LPFINC">GTX1:TX_DLYALIGN_LPFINC[2]</a>
</td>
<td title="R19.F29.B35">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[7]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_LPFINC">GTX1:TX_DLYALIGN_LPFINC[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_LPFINC">GTX1:TX_DLYALIGN_LPFINC[0]</a>
</td>
<td title="R19.F29.B34">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_LPFINC">GTX1:TX_DLYALIGN_LPFINC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[2]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_CTRINC">GTX1:TX_DLYALIGN_CTRINC[2]</a>
</td>
<td title="R19.F29.B33">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_CTRINC">GTX1:TX_DLYALIGN_CTRINC[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[0]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_CTRINC">GTX1:TX_DLYALIGN_CTRINC[0]</a>
</td>
<td title="R19.F29.B32">
<a href="#tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C[1]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_CTRINC">GTX1:TX_DLYALIGN_CTRINC[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[14]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_EN_REALIGN_RESET_BUF2">GTX1:RX_EN_REALIGN_RESET_BUF2</a>
</td>
<td title="R19.F29.B31">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[12]</a>
</td>
<td title="R19.F29.B30">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[10]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_EDGESET">GTX1:RX_DLYALIGN_EDGESET[4]</a>
</td>
<td title="R19.F29.B29">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B28">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[8]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_EDGESET">GTX1:RX_DLYALIGN_EDGESET[2]</a>
</td>
<td title="R19.F29.B28">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[9]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_EDGESET">GTX1:RX_DLYALIGN_EDGESET[3]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B27">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[6]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_EDGESET">GTX1:RX_DLYALIGN_EDGESET[0]</a>
</td>
<td title="R19.F29.B27">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[7]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_EDGESET">GTX1:RX_DLYALIGN_EDGESET[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[4]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_MONSEL">GTX1:TX_DLYALIGN_MONSEL[1]</a>
</td>
<td title="R19.F29.B26">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[5]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_MONSEL">GTX1:TX_DLYALIGN_MONSEL[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[2]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_MONSEL">GTX1:RX_DLYALIGN_MONSEL[2]</a>
</td>
<td title="R19.F29.B25">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[3]</a>
<a href="#tile-virtex6-GTX-GTX1:TX_DLYALIGN_MONSEL">GTX1:TX_DLYALIGN_MONSEL[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[0]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_MONSEL">GTX1:RX_DLYALIGN_MONSEL[0]</a>
</td>
<td title="R19.F29.B24">
<a href="#tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B[1]</a>
<a href="#tile-virtex6-GTX-GTX1:RX_DLYALIGN_MONSEL">GTX1:RX_DLYALIGN_MONSEL[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[14]</a>
</td>
<td title="R19.F29.B23">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[12]</a>
</td>
<td title="R19.F29.B22">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[10]</a>
</td>
<td title="R19.F29.B21">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[8]</a>
</td>
<td title="R19.F29.B20">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[6]</a>
</td>
<td title="R19.F29.B19">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[4]</a>
</td>
<td title="R19.F29.B18">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[2]</a>
</td>
<td title="R19.F29.B17">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[0]</a>
</td>
<td title="R19.F29.B16">
<a href="#tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[14]</a>
</td>
<td title="R19.F29.B15">
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[12]</a>
</td>
<td title="R19.F29.B14">
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[10]</a>
</td>
<td title="R19.F29.B13">
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B12">
<a href="#tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[8]</a>
</td>
<td title="R19.F29.B12">
<a href="#tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B11">
<a href="#tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[6]</a>
</td>
<td title="R19.F29.B11">
<a href="#tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B10">
<a href="#tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[4]</a>
</td>
<td title="R19.F29.B10">
<a href="#tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B9">
<a href="#tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[2]</a>
</td>
<td title="R19.F29.B9">
<a href="#tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B8">
<a href="#tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[0]</a>
</td>
<td title="R19.F29.B8">
<a href="#tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[14]</a>
</td>
<td title="R19.F29.B7">
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[12]</a>
</td>
<td title="R19.F29.B6">
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[10]</a>
</td>
<td title="R19.F29.B5">
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B4">
<a href="#tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY[8]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[8]</a>
</td>
<td title="R19.F29.B4">
<a href="#tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY[9]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B3">
<a href="#tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY[6]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[6]</a>
</td>
<td title="R19.F29.B3">
<a href="#tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY[7]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B2">
<a href="#tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY[4]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[4]</a>
</td>
<td title="R19.F29.B2">
<a href="#tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY[5]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B1">
<a href="#tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY[2]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[2]</a>
</td>
<td title="R19.F29.B1">
<a href="#tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY[3]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R19.F28.B0">
<a href="#tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY[0]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[0]</a>
</td>
<td title="R19.F29.B0">
<a href="#tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY[1]</a>
<a href="#tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R20</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_IDLE_LO_CNT">GTX2:RX_IDLE_LO_CNT[2]</a>
</td>
<td title="R20.F29.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_IDLE_LO_CNT">GTX2:RX_IDLE_LO_CNT[3]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_IDLE_LO_CNT">GTX2:RX_IDLE_LO_CNT[0]</a>
</td>
<td title="R20.F29.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_IDLE_LO_CNT">GTX2:RX_IDLE_LO_CNT[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B61">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_LEN">GTX2:CHAN_BOND_SEQ_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[10]</a>
</td>
<td title="R20.F29.B61">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_LEN">GTX2:CHAN_BOND_SEQ_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B60">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[8]</a>
</td>
<td title="R20.F29.B60">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B59">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[6]</a>
</td>
<td title="R20.F29.B59">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B58">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[4]</a>
</td>
<td title="R20.F29.B58">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B57">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[2]</a>
</td>
<td title="R20.F29.B57">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B56">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[0]</a>
</td>
<td title="R20.F29.B56">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B55">
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_LOS_INVALID_INCR">GTX2:RX_LOS_INVALID_INCR[1]</a>
</td>
<td title="R20.F29.B55">
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_LOS_INVALID_INCR">GTX2:RX_LOS_INVALID_INCR[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_LOS_THRESHOLD">GTX2:RX_LOS_THRESHOLD[2]</a>
</td>
<td title="R20.F29.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_LOS_INVALID_INCR">GTX2:RX_LOS_INVALID_INCR[0]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_LOS_THRESHOLD">GTX2:RX_LOS_THRESHOLD[0]</a>
</td>
<td title="R20.F29.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[11]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_LOS_THRESHOLD">GTX2:RX_LOS_THRESHOLD[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B52">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[8]</a>
</td>
<td title="R20.F29.B52">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B51">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[6]</a>
</td>
<td title="R20.F29.B51">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B50">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[4]</a>
</td>
<td title="R20.F29.B50">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B49">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[2]</a>
</td>
<td title="R20.F29.B49">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B48">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[0]</a>
</td>
<td title="R20.F29.B48">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[14]</a>
<a href="#tile-virtex6-GTX-GTX2:INV.RXUSRCLK">~GTX2:INV.RXUSRCLK</a>
</td>
<td title="R20.F29.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[15]</a>
<a href="#tile-virtex6-GTX-GTX2:INV.RXUSRCLK2">~GTX2:INV.RXUSRCLK2</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B46">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_1_MAX_SKEW">GTX2:CHAN_BOND_1_MAX_SKEW[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[12]</a>
</td>
<td title="R20.F29.B46">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_1_MAX_SKEW">GTX2:CHAN_BOND_1_MAX_SKEW[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B45">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_1_MAX_SKEW">GTX2:CHAN_BOND_1_MAX_SKEW[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[10]</a>
</td>
<td title="R20.F29.B45">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_1_MAX_SKEW">GTX2:CHAN_BOND_1_MAX_SKEW[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B44">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[8]</a>
</td>
<td title="R20.F29.B44">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B43">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[6]</a>
</td>
<td title="R20.F29.B43">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B42">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[4]</a>
</td>
<td title="R20.F29.B42">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B41">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[2]</a>
</td>
<td title="R20.F29.B41">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B40">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[0]</a>
</td>
<td title="R20.F29.B40">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_BUFFER_USE">GTX2:RX_BUFFER_USE</a>
</td>
<td title="R20.F29.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_LOSS_OF_SYNC_FSM">GTX2:RX_LOSS_OF_SYNC_FSM</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B38">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_ENABLE">GTX2:CHAN_BOND_SEQ_1_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[12]</a>
</td>
<td title="R20.F29.B38">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_ENABLE">GTX2:CHAN_BOND_SEQ_1_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B37">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_ENABLE">GTX2:CHAN_BOND_SEQ_1_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[10]</a>
</td>
<td title="R20.F29.B37">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_ENABLE">GTX2:CHAN_BOND_SEQ_1_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B36">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[8]</a>
</td>
<td title="R20.F29.B36">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B35">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[6]</a>
</td>
<td title="R20.F29.B35">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B34">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[4]</a>
</td>
<td title="R20.F29.B34">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B33">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[2]</a>
</td>
<td title="R20.F29.B33">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B32">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[0]</a>
</td>
<td title="R20.F29.B32">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B31">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[14]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[14]</a>
</td>
<td title="R20.F29.B31">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[15]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B30">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[12]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[12]</a>
</td>
<td title="R20.F29.B30">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[13]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B29">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[10]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[10]</a>
</td>
<td title="R20.F29.B29">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[11]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B28">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[8]</a>
</td>
<td title="R20.F29.B28">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B27">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[6]</a>
</td>
<td title="R20.F29.B27">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B26">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[4]</a>
</td>
<td title="R20.F29.B26">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B25">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[2]</a>
</td>
<td title="R20.F29.B25">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B24">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[0]</a>
</td>
<td title="R20.F29.B24">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[14]</a>
</td>
<td title="R20.F29.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[12]</a>
</td>
<td title="R20.F29.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[10]</a>
</td>
<td title="R20.F29.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[11]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[8]</a>
</td>
<td title="R20.F29.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[6]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[6]</a>
</td>
<td title="R20.F29.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[4]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[4]</a>
</td>
<td title="R20.F29.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[5]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[2]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[2]</a>
</td>
<td title="R20.F29.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[3]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[0]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[0]</a>
</td>
<td title="R20.F29.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02[1]</a>
<a href="#tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[14]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RXSYNC_CFG">GTX2:PMA_RXSYNC_CFG[5]</a>
</td>
<td title="R20.F29.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RXSYNC_CFG">GTX2:PMA_RXSYNC_CFG[6]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[12]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RXSYNC_CFG">GTX2:PMA_RXSYNC_CFG[3]</a>
</td>
<td title="R20.F29.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RXSYNC_CFG">GTX2:PMA_RXSYNC_CFG[4]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RXSYNC_CFG">GTX2:PMA_RXSYNC_CFG[1]</a>
</td>
<td title="R20.F29.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[11]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RXSYNC_CFG">GTX2:PMA_RXSYNC_CFG[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[24]</a>
</td>
<td title="R20.F29.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RXSYNC_CFG">GTX2:PMA_RXSYNC_CFG[0]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[22]</a>
</td>
<td title="R20.F29.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[23]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[20]</a>
</td>
<td title="R20.F29.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[21]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[18]</a>
</td>
<td title="R20.F29.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[19]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[16]</a>
</td>
<td title="R20.F29.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[17]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[14]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[14]</a>
</td>
<td title="R20.F29.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[12]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[12]</a>
</td>
<td title="R20.F29.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[10]</a>
</td>
<td title="R20.F29.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[11]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[8]</a>
</td>
<td title="R20.F29.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[6]</a>
</td>
<td title="R20.F29.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[4]</a>
</td>
<td title="R20.F29.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[2]</a>
</td>
<td title="R20.F29.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R20.F28.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[0]</a>
</td>
<td title="R20.F29.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R21</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B63">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MIN_LAT">GTX2:CLK_COR_MIN_LAT[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[14]</a>
</td>
<td title="R21.F29.B63">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MIN_LAT">GTX2:CLK_COR_MIN_LAT[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B62">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MIN_LAT">GTX2:CLK_COR_MIN_LAT[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[12]</a>
</td>
<td title="R21.F29.B62">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MIN_LAT">GTX2:CLK_COR_MIN_LAT[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B61">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MIN_LAT">GTX2:CLK_COR_MIN_LAT[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[10]</a>
</td>
<td title="R21.F29.B61">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MIN_LAT">GTX2:CLK_COR_MIN_LAT[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B60">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[8]</a>
</td>
<td title="R21.F29.B60">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B59">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[6]</a>
</td>
<td title="R21.F29.B59">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B58">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[4]</a>
</td>
<td title="R21.F29.B58">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B57">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[2]</a>
</td>
<td title="R21.F29.B57">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B56">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[0]</a>
</td>
<td title="R21.F29.B56">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B55">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_REPEAT_WAIT">GTX2:CLK_COR_REPEAT_WAIT[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[14]</a>
</td>
<td title="R21.F29.B55">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_KEEP_IDLE">GTX2:CLK_COR_KEEP_IDLE</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B54">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_REPEAT_WAIT">GTX2:CLK_COR_REPEAT_WAIT[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[12]</a>
</td>
<td title="R21.F29.B54">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_REPEAT_WAIT">GTX2:CLK_COR_REPEAT_WAIT[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B53">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_REPEAT_WAIT">GTX2:CLK_COR_REPEAT_WAIT[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[10]</a>
</td>
<td title="R21.F29.B53">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_REPEAT_WAIT">GTX2:CLK_COR_REPEAT_WAIT[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B52">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[8]</a>
</td>
<td title="R21.F29.B52">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B51">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[6]</a>
</td>
<td title="R21.F29.B51">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B50">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[4]</a>
</td>
<td title="R21.F29.B50">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B49">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[2]</a>
</td>
<td title="R21.F29.B49">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B48">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[0]</a>
</td>
<td title="R21.F29.B48">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B47">
<a href="#tile-virtex6-GTX-GTX2:CLK_CORRECT_USE">GTX2:CLK_CORRECT_USE</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[14]</a>
</td>
<td title="R21.F29.B47">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_PRECEDENCE">GTX2:CLK_COR_PRECEDENCE</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B46">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_ENABLE">GTX2:CLK_COR_SEQ_1_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[12]</a>
</td>
<td title="R21.F29.B46">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_ENABLE">GTX2:CLK_COR_SEQ_1_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B45">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_ENABLE">GTX2:CLK_COR_SEQ_1_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[10]</a>
</td>
<td title="R21.F29.B45">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_ENABLE">GTX2:CLK_COR_SEQ_1_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B44">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[8]</a>
</td>
<td title="R21.F29.B44">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B43">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[6]</a>
</td>
<td title="R21.F29.B43">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B42">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[4]</a>
</td>
<td title="R21.F29.B42">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B41">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[2]</a>
</td>
<td title="R21.F29.B41">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B40">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[0]</a>
</td>
<td title="R21.F29.B40">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[14]</a>
</td>
<td title="R21.F29.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_OVRD_THRESH">GTX2:RXBUF_OVRD_THRESH</a>
</td>
<td title="R21.F29.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_FIFO_ADDR_MODE">GTX2:RX_FIFO_ADDR_MODE[0]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_UDFL_THRESH">GTX2:RXBUF_UDFL_THRESH[4]</a>
</td>
<td title="R21.F29.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[11]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_UDFL_THRESH">GTX2:RXBUF_UDFL_THRESH[5]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_UDFL_THRESH">GTX2:RXBUF_UDFL_THRESH[2]</a>
</td>
<td title="R21.F29.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_UDFL_THRESH">GTX2:RXBUF_UDFL_THRESH[3]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[6]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_UDFL_THRESH">GTX2:RXBUF_UDFL_THRESH[0]</a>
</td>
<td title="R21.F29.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_UDFL_THRESH">GTX2:RXBUF_UDFL_THRESH[1]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[4]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_OVFL_THRESH">GTX2:RXBUF_OVFL_THRESH[4]</a>
</td>
<td title="R21.F29.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[5]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_OVFL_THRESH">GTX2:RXBUF_OVFL_THRESH[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[2]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_OVFL_THRESH">GTX2:RXBUF_OVFL_THRESH[2]</a>
</td>
<td title="R21.F29.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[3]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_OVFL_THRESH">GTX2:RXBUF_OVFL_THRESH[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[0]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_OVFL_THRESH">GTX2:RXBUF_OVFL_THRESH[0]</a>
</td>
<td title="R21.F29.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C[1]</a>
<a href="#tile-virtex6-GTX-GTX2:RXBUF_OVFL_THRESH">GTX2:RXBUF_OVFL_THRESH[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_IDLE_HI_CNT">GTX2:RX_IDLE_HI_CNT[2]</a>
</td>
<td title="R21.F29.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_IDLE_HI_CNT">GTX2:RX_IDLE_HI_CNT[3]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_IDLE_HI_CNT">GTX2:RX_IDLE_HI_CNT[0]</a>
</td>
<td title="R21.F29.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_IDLE_HI_CNT">GTX2:RX_IDLE_HI_CNT[1]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EN_IDLE_RESET_BUF">GTX2:RX_EN_IDLE_RESET_BUF</a>
</td>
<td title="R21.F29.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[11]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_XCLK_SEL">GTX2:RX_XCLK_SEL[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B28">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[8]</a>
</td>
<td title="R21.F29.B28">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B27">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[6]</a>
</td>
<td title="R21.F29.B27">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B26">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[4]</a>
</td>
<td title="R21.F29.B26">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B25">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[2]</a>
</td>
<td title="R21.F29.B25">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B24">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[0]</a>
</td>
<td title="R21.F29.B24">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B23">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_USE">GTX2:CHAN_BOND_SEQ_2_USE</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[14]</a>
</td>
<td title="R21.F29.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EN_IDLE_RESET_PH">GTX2:RX_EN_IDLE_RESET_PH</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B22">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_CFG">GTX2:CHAN_BOND_SEQ_2_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[12]</a>
</td>
<td title="R21.F29.B22">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_CFG">GTX2:CHAN_BOND_SEQ_2_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B21">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_CFG">GTX2:CHAN_BOND_SEQ_2_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[10]</a>
</td>
<td title="R21.F29.B21">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_CFG">GTX2:CHAN_BOND_SEQ_2_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B20">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[8]</a>
</td>
<td title="R21.F29.B20">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B19">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[6]</a>
</td>
<td title="R21.F29.B19">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B18">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[4]</a>
</td>
<td title="R21.F29.B18">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B17">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[2]</a>
</td>
<td title="R21.F29.B17">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B16">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[0]</a>
</td>
<td title="R21.F29.B16">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B15">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_KEEP_ALIGN">GTX2:CHAN_BOND_KEEP_ALIGN</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[14]</a>
</td>
<td title="R21.F29.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EN_MODE_RESET_BUF">GTX2:RX_EN_MODE_RESET_BUF</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B14">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_2_MAX_SKEW">GTX2:CHAN_BOND_2_MAX_SKEW[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[12]</a>
</td>
<td title="R21.F29.B14">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_2_MAX_SKEW">GTX2:CHAN_BOND_2_MAX_SKEW[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B13">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_2_MAX_SKEW">GTX2:CHAN_BOND_2_MAX_SKEW[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[10]</a>
</td>
<td title="R21.F29.B13">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_2_MAX_SKEW">GTX2:CHAN_BOND_2_MAX_SKEW[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B12">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[8]</a>
</td>
<td title="R21.F29.B12">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B11">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[6]</a>
</td>
<td title="R21.F29.B11">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B10">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[4]</a>
</td>
<td title="R21.F29.B10">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B9">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[2]</a>
</td>
<td title="R21.F29.B9">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B8">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[0]</a>
</td>
<td title="R21.F29.B8">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EN_REALIGN_RESET_BUF">GTX2:RX_EN_REALIGN_RESET_BUF</a>
</td>
<td title="R21.F29.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EN_RATE_RESET_BUF">GTX2:RX_EN_RATE_RESET_BUF</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B6">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_ENABLE">GTX2:CHAN_BOND_SEQ_2_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[12]</a>
</td>
<td title="R21.F29.B6">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_ENABLE">GTX2:CHAN_BOND_SEQ_2_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B5">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_ENABLE">GTX2:CHAN_BOND_SEQ_2_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[10]</a>
</td>
<td title="R21.F29.B5">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_ENABLE">GTX2:CHAN_BOND_SEQ_2_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B4">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[8]</a>
</td>
<td title="R21.F29.B4">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B3">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[6]</a>
</td>
<td title="R21.F29.B3">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B2">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[4]</a>
</td>
<td title="R21.F29.B2">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B1">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[2]</a>
</td>
<td title="R21.F29.B1">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R21.F28.B0">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[0]</a>
</td>
<td title="R21.F29.B0">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R22</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DATA_WIDTH">GTX2:RX_DATA_WIDTH[2]</a>
</td>
<td title="R22.F29.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[15]</a>
<a href="#tile-virtex6-GTX-GTX2:GEN_RXUSRCLK">GTX2:GEN_RXUSRCLK</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DATA_WIDTH">GTX2:RX_DATA_WIDTH[0]</a>
</td>
<td title="R22.F29.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DATA_WIDTH">GTX2:RX_DATA_WIDTH[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B61">
<a href="#tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG[16]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[10]</a>
</td>
<td title="R22.F29.B61">
<a href="#tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_CFG">GTX2:CHAN_BOND_SEQ_2_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_CLK25_DIVIDER">GTX2:RX_CLK25_DIVIDER[3]</a>
</td>
<td title="R22.F29.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_CLK25_DIVIDER">GTX2:RX_CLK25_DIVIDER[4]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[6]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_CLK25_DIVIDER">GTX2:RX_CLK25_DIVIDER[1]</a>
</td>
<td title="R22.F29.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_CLK25_DIVIDER">GTX2:RX_CLK25_DIVIDER[2]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B58">
<a href="#tile-virtex6-GTX-GTX2:AC_CAP_DIS">GTX2:AC_CAP_DIS</a>
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[4]</a>
</td>
<td title="R22.F29.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[5]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_CLK25_DIVIDER">GTX2:RX_CLK25_DIVIDER[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[2]</a>
<a href="#tile-virtex6-GTX-GTX2:OOBDETECT_THRESHOLD">GTX2:OOBDETECT_THRESHOLD[2]</a>
</td>
<td title="R22.F29.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[3]</a>
<a href="#tile-virtex6-GTX-GTX2:GTX_CFG_PWRUP">GTX2:GTX_CFG_PWRUP</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[0]</a>
<a href="#tile-virtex6-GTX-GTX2:OOBDETECT_THRESHOLD">GTX2:OOBDETECT_THRESHOLD[0]</a>
</td>
<td title="R22.F29.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17[1]</a>
<a href="#tile-virtex6-GTX-GTX2:OOBDETECT_THRESHOLD">GTX2:OOBDETECT_THRESHOLD[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B55">
<a href="#tile-virtex6-GTX-GTX2:CDR_PH_ADJ_TIME">GTX2:CDR_PH_ADJ_TIME[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[14]</a>
</td>
<td title="R22.F29.B55">
<a href="#tile-virtex6-GTX-GTX2:CDR_PH_ADJ_TIME">GTX2:CDR_PH_ADJ_TIME[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B54">
<a href="#tile-virtex6-GTX-GTX2:CDR_PH_ADJ_TIME">GTX2:CDR_PH_ADJ_TIME[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[12]</a>
</td>
<td title="R22.F29.B54">
<a href="#tile-virtex6-GTX-GTX2:CDR_PH_ADJ_TIME">GTX2:CDR_PH_ADJ_TIME[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[26]</a>
</td>
<td title="R22.F29.B53">
<a href="#tile-virtex6-GTX-GTX2:CDR_PH_ADJ_TIME">GTX2:CDR_PH_ADJ_TIME[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[24]</a>
</td>
<td title="R22.F29.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[25]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[22]</a>
</td>
<td title="R22.F29.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[23]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[20]</a>
</td>
<td title="R22.F29.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[21]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[18]</a>
</td>
<td title="R22.F29.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[16]</a>
</td>
<td title="R22.F29.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[14]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[14]</a>
</td>
<td title="R22.F29.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[12]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[12]</a>
</td>
<td title="R22.F29.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[10]</a>
</td>
<td title="R22.F29.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[11]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[8]</a>
</td>
<td title="R22.F29.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[6]</a>
</td>
<td title="R22.F29.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[4]</a>
</td>
<td title="R22.F29.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[2]</a>
</td>
<td title="R22.F29.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[0]</a>
</td>
<td title="R22.F29.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B39">
<a href="#tile-virtex6-GTX-GTX2:ALIGN_COMMA_WORD">GTX2:ALIGN_COMMA_WORD[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[14]</a>
</td>
<td title="R22.F29.B39">
<a href="#tile-virtex6-GTX-GTX2:DEC_VALID_COMMA_ONLY">GTX2:DEC_VALID_COMMA_ONLY</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[12]</a>
<a href="#tile-virtex6-GTX-GTX2:USR_CODE_ERR_CLR">GTX2:USR_CODE_ERR_CLR</a>
</td>
<td title="R22.F29.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DECODE_SEQ_MATCH">GTX2:RX_DECODE_SEQ_MATCH</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B37">
<a href="#tile-virtex6-GTX-GTX2:DEC_PCOMMA_DETECT">GTX2:DEC_PCOMMA_DETECT</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[10]</a>
</td>
<td title="R22.F29.B37">
<a href="#tile-virtex6-GTX-GTX2:DEC_MCOMMA_DETECT">GTX2:DEC_MCOMMA_DETECT</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B36">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[8]</a>
</td>
<td title="R22.F29.B36">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B35">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[6]</a>
</td>
<td title="R22.F29.B35">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B34">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[4]</a>
</td>
<td title="R22.F29.B34">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B33">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[2]</a>
</td>
<td title="R22.F29.B33">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B32">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[0]</a>
</td>
<td title="R22.F29.B32">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_SLIDE_AUTO_WAIT">GTX2:RX_SLIDE_AUTO_WAIT[2]</a>
</td>
<td title="R22.F29.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_SLIDE_AUTO_WAIT">GTX2:RX_SLIDE_AUTO_WAIT[3]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_SLIDE_AUTO_WAIT">GTX2:RX_SLIDE_AUTO_WAIT[0]</a>
</td>
<td title="R22.F29.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_SLIDE_AUTO_WAIT">GTX2:RX_SLIDE_AUTO_WAIT[1]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B29">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_DET_LEN">GTX2:CLK_COR_DET_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[10]</a>
</td>
<td title="R22.F29.B29">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_DET_LEN">GTX2:CLK_COR_DET_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B28">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[8]</a>
</td>
<td title="R22.F29.B28">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B27">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[6]</a>
</td>
<td title="R22.F29.B27">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B26">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[4]</a>
</td>
<td title="R22.F29.B26">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B25">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[2]</a>
</td>
<td title="R22.F29.B25">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B24">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[0]</a>
</td>
<td title="R22.F29.B24">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[14]</a>
<a href="#tile-virtex6-GTX-GTX2:SHOW_REALIGN_COMMA">GTX2:SHOW_REALIGN_COMMA</a>
</td>
<td title="R22.F29.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_CDR_FORCE_ROTATE">GTX2:RX_CDR_FORCE_ROTATE</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_SLIDE_MODE">GTX2:RX_SLIDE_MODE[0]</a>
</td>
<td title="R22.F29.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_SLIDE_MODE">GTX2:RX_SLIDE_MODE[1]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B21">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_ADJ_LEN">GTX2:CLK_COR_ADJ_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[10]</a>
</td>
<td title="R22.F29.B21">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_ADJ_LEN">GTX2:CLK_COR_ADJ_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B20">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[8]</a>
</td>
<td title="R22.F29.B20">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B19">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[6]</a>
</td>
<td title="R22.F29.B19">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B18">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[4]</a>
</td>
<td title="R22.F29.B18">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B17">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[2]</a>
</td>
<td title="R22.F29.B17">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B16">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[0]</a>
</td>
<td title="R22.F29.B16">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B15">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_USE">GTX2:CLK_COR_SEQ_2_USE</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[14]</a>
</td>
<td title="R22.F29.B15">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_INSERT_IDLE_FLAG">GTX2:CLK_COR_INSERT_IDLE_FLAG</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B14">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_ENABLE">GTX2:CLK_COR_SEQ_2_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[12]</a>
</td>
<td title="R22.F29.B14">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_ENABLE">GTX2:CLK_COR_SEQ_2_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B13">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_ENABLE">GTX2:CLK_COR_SEQ_2_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[10]</a>
</td>
<td title="R22.F29.B13">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_ENABLE">GTX2:CLK_COR_SEQ_2_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B12">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[8]</a>
</td>
<td title="R22.F29.B12">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B11">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[6]</a>
</td>
<td title="R22.F29.B11">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B10">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[4]</a>
</td>
<td title="R22.F29.B10">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B9">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[2]</a>
</td>
<td title="R22.F29.B9">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B8">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[0]</a>
</td>
<td title="R22.F29.B8">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B7">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MAX_LAT">GTX2:CLK_COR_MAX_LAT[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[14]</a>
</td>
<td title="R22.F29.B7">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MAX_LAT">GTX2:CLK_COR_MAX_LAT[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B6">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MAX_LAT">GTX2:CLK_COR_MAX_LAT[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[12]</a>
</td>
<td title="R22.F29.B6">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MAX_LAT">GTX2:CLK_COR_MAX_LAT[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B5">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MAX_LAT">GTX2:CLK_COR_MAX_LAT[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[10]</a>
</td>
<td title="R22.F29.B5">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_MAX_LAT">GTX2:CLK_COR_MAX_LAT[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B4">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[8]</a>
</td>
<td title="R22.F29.B4">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B3">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[6]</a>
</td>
<td title="R22.F29.B3">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B2">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[4]</a>
</td>
<td title="R22.F29.B2">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B1">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[2]</a>
</td>
<td title="R22.F29.B1">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R22.F28.B0">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[0]</a>
</td>
<td title="R22.F29.B0">
<a href="#tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R23</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_OUT">GTX2:TXPLL_DIVSEL_OUT[0]</a>
</td>
<td title="R23.F29.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_OUT">GTX2:TXPLL_DIVSEL_OUT[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_LKDET_CFG">GTX2:TXPLL_LKDET_CFG[1]</a>
</td>
<td title="R23.F29.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_LKDET_CFG">GTX2:TXPLL_LKDET_CFG[2]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B61">
<a href="#tile-virtex6-GTX-GTX2:A_TXPOWERDOWN">GTX2:A_TXPOWERDOWN[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[10]</a>
</td>
<td title="R23.F29.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_LKDET_CFG">GTX2:TXPLL_LKDET_CFG[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_CLK_SOURCE">GTX2:TX_CLK_SOURCE[0]</a>
</td>
<td title="R23.F29.B60">
<a href="#tile-virtex6-GTX-GTX2:A_TXPOWERDOWN">GTX2:A_TXPOWERDOWN[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL45_FB">GTX2:TXPLL_DIVSEL45_FB[0]</a>
</td>
<td title="R23.F29.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_STARTUP_EN">GTX2:TXPLL_STARTUP_EN</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_FB">GTX2:TXPLL_DIVSEL_FB[4]</a>
</td>
<td title="R23.F29.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_FB">GTX2:TXPLL_DIVSEL_FB[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_FB">GTX2:TXPLL_DIVSEL_FB[2]</a>
</td>
<td title="R23.F29.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_FB">GTX2:TXPLL_DIVSEL_FB[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[0]</a>
</td>
<td title="R23.F29.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_FB">GTX2:TXPLL_DIVSEL_FB[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B55">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_CP_CFG">GTX2:TXPLL_CP_CFG[6]</a>
</td>
<td title="R23.F29.B55">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_CP_CFG">GTX2:TXPLL_CP_CFG[7]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_CP_CFG">GTX2:TXPLL_CP_CFG[4]</a>
</td>
<td title="R23.F29.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_CP_CFG">GTX2:TXPLL_CP_CFG[5]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_CP_CFG">GTX2:TXPLL_CP_CFG[2]</a>
</td>
<td title="R23.F29.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_CP_CFG">GTX2:TXPLL_CP_CFG[3]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_CP_CFG">GTX2:TXPLL_CP_CFG[0]</a>
</td>
<td title="R23.F29.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_CP_CFG">GTX2:TXPLL_CP_CFG[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[22]</a>
</td>
<td title="R23.F29.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[23]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[20]</a>
</td>
<td title="R23.F29.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[21]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[18]</a>
</td>
<td title="R23.F29.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[16]</a>
</td>
<td title="R23.F29.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[14]</a>
</td>
<td title="R23.F29.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[12]</a>
</td>
<td title="R23.F29.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[10]</a>
</td>
<td title="R23.F29.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[8]</a>
</td>
<td title="R23.F29.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[6]</a>
</td>
<td title="R23.F29.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[4]</a>
</td>
<td title="R23.F29.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[2]</a>
</td>
<td title="R23.F29.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[0]</a>
</td>
<td title="R23.F29.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B39">
<a href="#tile-virtex6-GTX-GTX2:A_RXPLLPOWERDOWN">GTX2:A_RXPLLPOWERDOWN</a>
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[14]</a>
</td>
<td title="R23.F29.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_OVERSAMPLE_MODE">GTX2:RX_OVERSAMPLE_MODE</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B38">
<a href="#tile-virtex6-GTX-GTX2:A_PLLCLKRXRESET">GTX2:A_PLLCLKRXRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[12]</a>
</td>
<td title="R23.F29.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PLL_DRP_EN">GTX2:PLL_DRP_EN</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B37">
<a href="#tile-virtex6-GTX-GTX2:A_PLLRXRESET">GTX2:A_PLLRXRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[10]</a>
</td>
<td title="R23.F29.B37">
<a href="#tile-virtex6-GTX-GTX2:A_RXPLLLKDETEN">GTX2:A_RXPLLLKDETEN</a>
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLLREFSEL_STATIC">GTX2:RXPLLREFSEL_STATIC[1]</a>
</td>
<td title="R23.F29.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLLREFSEL_STATIC">GTX2:RXPLLREFSEL_STATIC[2]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[6]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLLREFSEL_MODE">GTX2:RXPLLREFSEL_MODE[0]</a>
</td>
<td title="R23.F29.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLLREFSEL_STATIC">GTX2:RXPLLREFSEL_STATIC[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[4]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_REF">GTX2:RXPLL_DIVSEL_REF[4]</a>
</td>
<td title="R23.F29.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[5]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_REF">GTX2:RXPLL_DIVSEL_REF[0]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[2]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_REF">GTX2:RXPLL_DIVSEL_REF[2]</a>
</td>
<td title="R23.F29.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[3]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_REF">GTX2:RXPLL_DIVSEL_REF[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[0]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLLREFSEL_TESTCLK">GTX2:RXPLLREFSEL_TESTCLK[0]</a>
</td>
<td title="R23.F29.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C[1]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_REF">GTX2:RXPLL_DIVSEL_REF[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_OUT">GTX2:RXPLL_DIVSEL_OUT[0]</a>
</td>
<td title="R23.F29.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_OUT">GTX2:RXPLL_DIVSEL_OUT[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_LKDET_CFG">GTX2:RXPLL_LKDET_CFG[1]</a>
</td>
<td title="R23.F29.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_LKDET_CFG">GTX2:RXPLL_LKDET_CFG[2]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B29">
<a href="#tile-virtex6-GTX-GTX2:A_RXPOWERDOWN">GTX2:A_RXPOWERDOWN[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[10]</a>
</td>
<td title="R23.F29.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[11]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_LKDET_CFG">GTX2:RXPLL_LKDET_CFG[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[8]</a>
</td>
<td title="R23.F29.B28">
<a href="#tile-virtex6-GTX-GTX2:A_RXPOWERDOWN">GTX2:A_RXPOWERDOWN[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[6]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL45_FB">GTX2:RXPLL_DIVSEL45_FB[0]</a>
</td>
<td title="R23.F29.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_STARTUP_EN">GTX2:RXPLL_STARTUP_EN</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[4]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_FB">GTX2:RXPLL_DIVSEL_FB[4]</a>
</td>
<td title="R23.F29.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[5]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_FB">GTX2:RXPLL_DIVSEL_FB[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[2]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_FB">GTX2:RXPLL_DIVSEL_FB[2]</a>
</td>
<td title="R23.F29.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[3]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_FB">GTX2:RXPLL_DIVSEL_FB[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[0]</a>
</td>
<td title="R23.F29.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B[1]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_FB">GTX2:RXPLL_DIVSEL_FB[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_CP_CFG">GTX2:RXPLL_CP_CFG[6]</a>
</td>
<td title="R23.F29.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_CP_CFG">GTX2:RXPLL_CP_CFG[7]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_CP_CFG">GTX2:RXPLL_CP_CFG[4]</a>
</td>
<td title="R23.F29.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_CP_CFG">GTX2:RXPLL_CP_CFG[5]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_CP_CFG">GTX2:RXPLL_CP_CFG[2]</a>
</td>
<td title="R23.F29.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[11]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_CP_CFG">GTX2:RXPLL_CP_CFG[3]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_CP_CFG">GTX2:RXPLL_CP_CFG[0]</a>
</td>
<td title="R23.F29.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_CP_CFG">GTX2:RXPLL_CP_CFG[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[6]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[22]</a>
</td>
<td title="R23.F29.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[23]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[4]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[20]</a>
</td>
<td title="R23.F29.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[5]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[21]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[2]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[18]</a>
</td>
<td title="R23.F29.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[3]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[19]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[0]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[16]</a>
</td>
<td title="R23.F29.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A[1]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[17]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[14]</a>
</td>
<td title="R23.F29.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[12]</a>
</td>
<td title="R23.F29.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[10]</a>
</td>
<td title="R23.F29.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[11]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[8]</a>
</td>
<td title="R23.F29.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[6]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[6]</a>
</td>
<td title="R23.F29.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[4]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[4]</a>
</td>
<td title="R23.F29.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[5]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[2]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[2]</a>
</td>
<td title="R23.F29.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[3]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[0]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[0]</a>
</td>
<td title="R23.F29.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19[1]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RESET_DRP_EN">GTX2:RESET_DRP_EN</a>
</td>
<td title="R23.F29.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[15]</a>
<a href="#tile-virtex6-GTX-GTX2:MASTER_DRP_EN">GTX2:MASTER_DRP_EN</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B6">
<a href="#tile-virtex6-GTX-GTX2:A_RXCDRPHASERESET">GTX2:A_RXCDRPHASERESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[12]</a>
</td>
<td title="R23.F29.B6">
<a href="#tile-virtex6-GTX-GTX2:A_RXDFERESET">GTX2:A_RXDFERESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B5">
<a href="#tile-virtex6-GTX-GTX2:A_RXCDRHOLD">GTX2:A_RXCDRHOLD</a>
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[10]</a>
</td>
<td title="R23.F29.B5">
<a href="#tile-virtex6-GTX-GTX2:A_RXCDRFREQRESET">GTX2:A_RXCDRFREQRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B4">
<a href="#tile-virtex6-GTX-GTX2:A_RXRESET">GTX2:A_RXRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[8]</a>
</td>
<td title="R23.F29.B4">
<a href="#tile-virtex6-GTX-GTX2:A_TXRESET">GTX2:A_TXRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B3">
<a href="#tile-virtex6-GTX-GTX2:A_GTXRXRESET">GTX2:A_GTXRXRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[6]</a>
</td>
<td title="R23.F29.B3">
<a href="#tile-virtex6-GTX-GTX2:A_RXBUFRESET">GTX2:A_RXBUFRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B2">
<a href="#tile-virtex6-GTX-GTX2:A_RXCDRRESET">GTX2:A_RXCDRRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[4]</a>
</td>
<td title="R23.F29.B2">
<a href="#tile-virtex6-GTX-GTX2:A_GTXTXRESET">GTX2:A_GTXTXRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[2]</a>
<a href="#tile-virtex6-GTX-GTX2:GEARBOX_ENDEC">GTX2:GEARBOX_ENDEC[2]</a>
</td>
<td title="R23.F29.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[3]</a>
<a href="#tile-virtex6-GTX-GTX2:RXGEARBOX_USE">GTX2:RXGEARBOX_USE</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R23.F28.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[0]</a>
<a href="#tile-virtex6-GTX-GTX2:GEARBOX_ENDEC">GTX2:GEARBOX_ENDEC[0]</a>
</td>
<td title="R23.F29.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18[1]</a>
<a href="#tile-virtex6-GTX-GTX2:GEARBOX_ENDEC">GTX2:GEARBOX_ENDEC[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R24</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[14]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_IDLE_VAL">GTX2:SATA_IDLE_VAL[2]</a>
</td>
<td title="R24.F29.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_EN_RATE_RESET_BUF">GTX2:TX_EN_RATE_RESET_BUF</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[12]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_IDLE_VAL">GTX2:SATA_IDLE_VAL[0]</a>
</td>
<td title="R24.F29.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[13]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_IDLE_VAL">GTX2:SATA_IDLE_VAL[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[10]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_INIT">GTX2:SATA_MIN_INIT[4]</a>
</td>
<td title="R24.F29.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[11]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_INIT">GTX2:SATA_MIN_INIT[5]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[8]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_INIT">GTX2:SATA_MIN_INIT[2]</a>
</td>
<td title="R24.F29.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[9]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_INIT">GTX2:SATA_MIN_INIT[3]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[6]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_INIT">GTX2:SATA_MIN_INIT[0]</a>
</td>
<td title="R24.F29.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[7]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_INIT">GTX2:SATA_MIN_INIT[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[4]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_INIT">GTX2:SATA_MAX_INIT[4]</a>
</td>
<td title="R24.F29.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[5]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_INIT">GTX2:SATA_MAX_INIT[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[2]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_INIT">GTX2:SATA_MAX_INIT[2]</a>
</td>
<td title="R24.F29.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[3]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_INIT">GTX2:SATA_MAX_INIT[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[0]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_INIT">GTX2:SATA_MAX_INIT[0]</a>
</td>
<td title="R24.F29.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27[1]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_INIT">GTX2:SATA_MAX_INIT[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B55">
<a href="#tile-virtex6-GTX-GTX2:BGTEST_CFG">GTX2:BGTEST_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[14]</a>
</td>
<td title="R24.F29.B55">
<a href="#tile-virtex6-GTX-GTX2:BGTEST_CFG">GTX2:BGTEST_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_SATA">GTX2:TXPLL_SATA[0]</a>
</td>
<td title="R24.F29.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_SATA">GTX2:TXPLL_SATA[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[10]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_WAKE">GTX2:SATA_MIN_WAKE[4]</a>
</td>
<td title="R24.F29.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[11]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_WAKE">GTX2:SATA_MIN_WAKE[5]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[8]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_WAKE">GTX2:SATA_MIN_WAKE[2]</a>
</td>
<td title="R24.F29.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[9]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_WAKE">GTX2:SATA_MIN_WAKE[3]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[6]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_WAKE">GTX2:SATA_MIN_WAKE[0]</a>
</td>
<td title="R24.F29.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[7]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_WAKE">GTX2:SATA_MIN_WAKE[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[4]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_WAKE">GTX2:SATA_MAX_WAKE[4]</a>
</td>
<td title="R24.F29.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[5]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_WAKE">GTX2:SATA_MAX_WAKE[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[2]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_WAKE">GTX2:SATA_MAX_WAKE[2]</a>
</td>
<td title="R24.F29.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[3]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_WAKE">GTX2:SATA_MAX_WAKE[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[0]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_WAKE">GTX2:SATA_MAX_WAKE[0]</a>
</td>
<td title="R24.F29.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26[1]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_WAKE">GTX2:SATA_MAX_WAKE[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B47">
<a href="#tile-virtex6-GTX-GTX2:A_RXENPMAPHASEALIGN">GTX2:A_RXENPMAPHASEALIGN</a>
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[14]</a>
</td>
<td title="R24.F29.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_PMADATA_OPT">GTX2:TX_PMADATA_OPT</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[12]</a>
<a href="#tile-virtex6-GTX-GTX2:POLARITY_DRP_EN">GTX2:POLARITY_DRP_EN</a>
</td>
<td title="R24.F29.B46">
<a href="#tile-virtex6-GTX-GTX2:A_RXPMASETPHASE">GTX2:A_RXPMASETPHASE</a>
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B45">
<a href="#tile-virtex6-GTX-GTX2:A_RXPOLARITY">GTX2:A_RXPOLARITY</a>
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[10]</a>
</td>
<td title="R24.F29.B45">
<a href="#tile-virtex6-GTX-GTX2:A_TXPOLARITY">GTX2:A_TXPOLARITY</a>
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B44">
<a href="#tile-virtex6-GTX-GTX2:CM_TRIM">GTX2:CM_TRIM[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[8]</a>
</td>
<td title="R24.F29.B44">
<a href="#tile-virtex6-GTX-GTX2:CM_TRIM">GTX2:CM_TRIM[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_NON_P2">GTX2:TRANS_TIME_NON_P2[6]</a>
</td>
<td title="R24.F29.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_NON_P2">GTX2:TRANS_TIME_NON_P2[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_NON_P2">GTX2:TRANS_TIME_NON_P2[4]</a>
</td>
<td title="R24.F29.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_NON_P2">GTX2:TRANS_TIME_NON_P2[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_NON_P2">GTX2:TRANS_TIME_NON_P2[2]</a>
</td>
<td title="R24.F29.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_NON_P2">GTX2:TRANS_TIME_NON_P2[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_NON_P2">GTX2:TRANS_TIME_NON_P2[0]</a>
</td>
<td title="R24.F29.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_NON_P2">GTX2:TRANS_TIME_NON_P2[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B39">
<a href="#tile-virtex6-GTX-GTX2:COM_BURST_VAL">GTX2:COM_BURST_VAL[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[14]</a>
</td>
<td title="R24.F29.B39">
<a href="#tile-virtex6-GTX-GTX2:COM_BURST_VAL">GTX2:COM_BURST_VAL[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B38">
<a href="#tile-virtex6-GTX-GTX2:COM_BURST_VAL">GTX2:COM_BURST_VAL[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[12]</a>
</td>
<td title="R24.F29.B38">
<a href="#tile-virtex6-GTX-GTX2:COM_BURST_VAL">GTX2:COM_BURST_VAL[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[10]</a>
</td>
<td title="R24.F29.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[8]</a>
</td>
<td title="R24.F29.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[6]</a>
</td>
<td title="R24.F29.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[4]</a>
</td>
<td title="R24.F29.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[2]</a>
</td>
<td title="R24.F29.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[0]</a>
</td>
<td title="R24.F29.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_CLK25_DIVIDER">GTX2:TX_CLK25_DIVIDER[4]</a>
</td>
<td title="R24.F29.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_CLK25_DIVIDER">GTX2:TX_CLK25_DIVIDER[2]</a>
</td>
<td title="R24.F29.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_CLK25_DIVIDER">GTX2:TX_CLK25_DIVIDER[3]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_CLK25_DIVIDER">GTX2:TX_CLK25_DIVIDER[0]</a>
</td>
<td title="R24.F29.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_CLK25_DIVIDER">GTX2:TX_CLK25_DIVIDER[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2[8]</a>
</td>
<td title="R24.F29.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2[6]</a>
</td>
<td title="R24.F29.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2[4]</a>
</td>
<td title="R24.F29.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2[2]</a>
</td>
<td title="R24.F29.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2[0]</a>
</td>
<td title="R24.F29.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[14]</a>
</td>
<td title="R24.F29.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CAS_CLK_EN">GTX2:PMA_CAS_CLK_EN</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[12]</a>
</td>
<td title="R24.F29.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[10]</a>
</td>
<td title="R24.F29.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[8]</a>
</td>
<td title="R24.F29.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[6]</a>
</td>
<td title="R24.F29.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[4]</a>
</td>
<td title="R24.F29.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[2]</a>
</td>
<td title="R24.F29.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[0]</a>
</td>
<td title="R24.F29.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B15">
<a href="#tile-virtex6-GTX-GTX2:A_TXELECIDLE">GTX2:A_TXELECIDLE</a>
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[14]</a>
</td>
<td title="R24.F29.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PCI_EXPRESS_MODE">GTX2:PCI_EXPRESS_MODE</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[12]</a>
</td>
<td title="R24.F29.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[10]</a>
</td>
<td title="R24.F29.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[8]</a>
</td>
<td title="R24.F29.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[6]</a>
</td>
<td title="R24.F29.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[4]</a>
</td>
<td title="R24.F29.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[2]</a>
</td>
<td title="R24.F29.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[0]</a>
</td>
<td title="R24.F29.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B7">
<a href="#tile-virtex6-GTX-GTX2:A_TXPLLPOWERDOWN">GTX2:A_TXPLLPOWERDOWN</a>
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[14]</a>
</td>
<td title="R24.F29.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_OVERSAMPLE_MODE">GTX2:TX_OVERSAMPLE_MODE</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B6">
<a href="#tile-virtex6-GTX-GTX2:A_PLLCLKTXRESET">GTX2:A_PLLCLKTXRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[12]</a>
</td>
<td title="R24.F29.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PDELIDLE_DRP_EN">GTX2:PDELIDLE_DRP_EN</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B5">
<a href="#tile-virtex6-GTX-GTX2:A_PLLTXRESET">GTX2:A_PLLTXRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[10]</a>
</td>
<td title="R24.F29.B5">
<a href="#tile-virtex6-GTX-GTX2:A_TXPLLLKDETEN">GTX2:A_TXPLLLKDETEN</a>
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLLREFSEL_STATIC">GTX2:TXPLLREFSEL_STATIC[1]</a>
</td>
<td title="R24.F29.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLLREFSEL_STATIC">GTX2:TXPLLREFSEL_STATIC[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLLREFSEL_MODE">GTX2:TXPLLREFSEL_MODE[0]</a>
</td>
<td title="R24.F29.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLLREFSEL_STATIC">GTX2:TXPLLREFSEL_STATIC[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_REF">GTX2:TXPLL_DIVSEL_REF[4]</a>
</td>
<td title="R24.F29.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_REF">GTX2:TXPLL_DIVSEL_REF[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_REF">GTX2:TXPLL_DIVSEL_REF[2]</a>
</td>
<td title="R24.F29.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_REF">GTX2:TXPLL_DIVSEL_REF[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R24.F28.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLLREFSEL_TESTCLK">GTX2:TXPLLREFSEL_TESTCLK[0]</a>
</td>
<td title="R24.F29.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_REF">GTX2:TXPLL_DIVSEL_REF[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R25</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_XCLK_SEL">GTX2:TX_XCLK_SEL[0]</a>
</td>
<td title="R25.F29.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TXGEARBOX_USE">GTX2:TXGEARBOX_USE</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_IDLE_ASSERT_DELAY">GTX2:TX_IDLE_ASSERT_DELAY[1]</a>
</td>
<td title="R25.F29.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_IDLE_ASSERT_DELAY">GTX2:TX_IDLE_ASSERT_DELAY[2]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B61">
<a href="#tile-virtex6-GTX-GTX2:COMMA_DOUBLE">GTX2:COMMA_DOUBLE</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[10]</a>
</td>
<td title="R25.F29.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_IDLE_ASSERT_DELAY">GTX2:TX_IDLE_ASSERT_DELAY[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B60">
<a href="#tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[8]</a>
</td>
<td title="R25.F29.B60">
<a href="#tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B59">
<a href="#tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[6]</a>
</td>
<td title="R25.F29.B59">
<a href="#tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B58">
<a href="#tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[4]</a>
</td>
<td title="R25.F29.B58">
<a href="#tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B57">
<a href="#tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[2]</a>
</td>
<td title="R25.F29.B57">
<a href="#tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B56">
<a href="#tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[0]</a>
</td>
<td title="R25.F29.B56">
<a href="#tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B55">
<a href="#tile-virtex6-GTX-GTX2:DFE_CAL_TIME">GTX2:DFE_CAL_TIME[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[14]</a>
</td>
<td title="R25.F29.B55">
<a href="#tile-virtex6-GTX-GTX2:DFE_CAL_TIME">GTX2:DFE_CAL_TIME[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B54">
<a href="#tile-virtex6-GTX-GTX2:DFE_CAL_TIME">GTX2:DFE_CAL_TIME[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[12]</a>
</td>
<td title="R25.F29.B54">
<a href="#tile-virtex6-GTX-GTX2:DFE_CAL_TIME">GTX2:DFE_CAL_TIME[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EYE_SCANMODE">GTX2:RX_EYE_SCANMODE[1]</a>
</td>
<td title="R25.F29.B53">
<a href="#tile-virtex6-GTX-GTX2:DFE_CAL_TIME">GTX2:DFE_CAL_TIME[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RCV_TERM_VTTRX">GTX2:RCV_TERM_VTTRX</a>
</td>
<td title="R25.F29.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EYE_SCANMODE">GTX2:RX_EYE_SCANMODE[0]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TERMINATION_OVRD">GTX2:TERMINATION_OVRD</a>
</td>
<td title="R25.F29.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RCV_TERM_GND">GTX2:RCV_TERM_GND</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TERMINATION_CTRL">GTX2:TERMINATION_CTRL[4]</a>
</td>
<td title="R25.F29.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TERMINATION_CTRL">GTX2:TERMINATION_CTRL[2]</a>
</td>
<td title="R25.F29.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TERMINATION_CTRL">GTX2:TERMINATION_CTRL[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TERMINATION_CTRL">GTX2:TERMINATION_CTRL[0]</a>
</td>
<td title="R25.F29.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TERMINATION_CTRL">GTX2:TERMINATION_CTRL[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EYE_OFFSET">GTX2:RX_EYE_OFFSET[6]</a>
</td>
<td title="R25.F29.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EYE_OFFSET">GTX2:RX_EYE_OFFSET[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EYE_OFFSET">GTX2:RX_EYE_OFFSET[4]</a>
</td>
<td title="R25.F29.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EYE_OFFSET">GTX2:RX_EYE_OFFSET[5]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EYE_OFFSET">GTX2:RX_EYE_OFFSET[2]</a>
</td>
<td title="R25.F29.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[11]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EYE_OFFSET">GTX2:RX_EYE_OFFSET[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EYE_OFFSET">GTX2:RX_EYE_OFFSET[0]</a>
</td>
<td title="R25.F29.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EYE_OFFSET">GTX2:RX_EYE_OFFSET[1]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B43">
<a href="#tile-virtex6-GTX-GTX2:DFE_CFG">GTX2:DFE_CFG[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[6]</a>
</td>
<td title="R25.F29.B43">
<a href="#tile-virtex6-GTX-GTX2:DFE_CFG">GTX2:DFE_CFG[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B42">
<a href="#tile-virtex6-GTX-GTX2:DFE_CFG">GTX2:DFE_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[4]</a>
</td>
<td title="R25.F29.B42">
<a href="#tile-virtex6-GTX-GTX2:DFE_CFG">GTX2:DFE_CFG[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B41">
<a href="#tile-virtex6-GTX-GTX2:DFE_CFG">GTX2:DFE_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[2]</a>
</td>
<td title="R25.F29.B41">
<a href="#tile-virtex6-GTX-GTX2:DFE_CFG">GTX2:DFE_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B40">
<a href="#tile-virtex6-GTX-GTX2:DFE_CFG">GTX2:DFE_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[0]</a>
</td>
<td title="R25.F29.B40">
<a href="#tile-virtex6-GTX-GTX2:DFE_CFG">GTX2:DFE_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B39">
<a href="#tile-virtex6-GTX-GTX2:A_DFECLKDLYADJ">GTX2:A_DFECLKDLYADJ[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[14]</a>
</td>
<td title="R25.F29.B39">
<a href="#tile-virtex6-GTX-GTX2:DFE_DRP_EN">GTX2:DFE_DRP_EN</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B38">
<a href="#tile-virtex6-GTX-GTX2:A_DFECLKDLYADJ">GTX2:A_DFECLKDLYADJ[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[12]</a>
</td>
<td title="R25.F29.B38">
<a href="#tile-virtex6-GTX-GTX2:A_DFECLKDLYADJ">GTX2:A_DFECLKDLYADJ[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B37">
<a href="#tile-virtex6-GTX-GTX2:A_DFECLKDLYADJ">GTX2:A_DFECLKDLYADJ[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[10]</a>
</td>
<td title="R25.F29.B37">
<a href="#tile-virtex6-GTX-GTX2:A_DFECLKDLYADJ">GTX2:A_DFECLKDLYADJ[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B36">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP4">GTX2:A_DFETAP4[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[8]</a>
</td>
<td title="R25.F29.B36">
<a href="#tile-virtex6-GTX-GTX2:A_DFECLKDLYADJ">GTX2:A_DFECLKDLYADJ[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B35">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP4">GTX2:A_DFETAP4[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[6]</a>
</td>
<td title="R25.F29.B35">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP4">GTX2:A_DFETAP4[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B34">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP2">GTX2:A_DFETAP2[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[4]</a>
</td>
<td title="R25.F29.B34">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP4">GTX2:A_DFETAP4[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B33">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP2">GTX2:A_DFETAP2[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[2]</a>
</td>
<td title="R25.F29.B33">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP2">GTX2:A_DFETAP2[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B32">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP2">GTX2:A_DFETAP2[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[0]</a>
</td>
<td title="R25.F29.B32">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP2">GTX2:A_DFETAP2[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B31">
<a href="#tile-virtex6-GTX-GTX2:A_DFEDLYOVRD">GTX2:A_DFEDLYOVRD</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[14]</a>
</td>
<td title="R25.F29.B31">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAPOVRD">GTX2:A_DFETAPOVRD</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[12]</a>
</td>
<td title="R25.F29.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EN_IDLE_RESET_FR">GTX2:RX_EN_IDLE_RESET_FR</a>
</td>
<td title="R25.F29.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[11]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EN_IDLE_HOLD_DFE">GTX2:RX_EN_IDLE_HOLD_DFE</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B28">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP3">GTX2:A_DFETAP3[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[8]</a>
</td>
<td title="R25.F29.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EN_IDLE_HOLD_CDR">GTX2:RX_EN_IDLE_HOLD_CDR</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B27">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP3">GTX2:A_DFETAP3[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[6]</a>
</td>
<td title="R25.F29.B27">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP3">GTX2:A_DFETAP3[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B26">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP1">GTX2:A_DFETAP1[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[4]</a>
</td>
<td title="R25.F29.B26">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP3">GTX2:A_DFETAP3[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B25">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP1">GTX2:A_DFETAP1[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[2]</a>
</td>
<td title="R25.F29.B25">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP1">GTX2:A_DFETAP1[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B24">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP1">GTX2:A_DFETAP1[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[0]</a>
</td>
<td title="R25.F29.B24">
<a href="#tile-virtex6-GTX-GTX2:A_DFETAP1">GTX2:A_DFETAP1[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B23">
<a href="#tile-virtex6-GTX-GTX2:A_PRBSCNTRESET">GTX2:A_PRBSCNTRESET</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[14]</a>
</td>
<td title="R25.F29.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PRBS_DRP_EN">GTX2:PRBS_DRP_EN</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B22">
<a href="#tile-virtex6-GTX-GTX2:A_TXENPRBSTST">GTX2:A_TXENPRBSTST[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[12]</a>
</td>
<td title="R25.F29.B22">
<a href="#tile-virtex6-GTX-GTX2:A_TXENPRBSTST">GTX2:A_TXENPRBSTST[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B21">
<a href="#tile-virtex6-GTX-GTX2:A_TXPRBSFORCEERR">GTX2:A_TXPRBSFORCEERR</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[10]</a>
</td>
<td title="R25.F29.B21">
<a href="#tile-virtex6-GTX-GTX2:A_TXENPRBSTST">GTX2:A_TXENPRBSTST[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RXPRBSERR_LOOPBACK">GTX2:RXPRBSERR_LOOPBACK</a>
</td>
<td title="R25.F29.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B19">
<a href="#tile-virtex6-GTX-GTX2:A_RXENPRBSTST">GTX2:A_RXENPRBSTST[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[6]</a>
</td>
<td title="R25.F29.B19">
<a href="#tile-virtex6-GTX-GTX2:A_RXENPRBSTST">GTX2:A_RXENPRBSTST[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[4]</a>
</td>
<td title="R25.F29.B18">
<a href="#tile-virtex6-GTX-GTX2:A_RXENPRBSTST">GTX2:A_RXENPRBSTST[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B17">
<a href="#tile-virtex6-GTX-GTX2:A_LOOPBACK">GTX2:A_LOOPBACK[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[2]</a>
</td>
<td title="R25.F29.B17">
<a href="#tile-virtex6-GTX-GTX2:A_LOOPBACK">GTX2:A_LOOPBACK[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[0]</a>
<a href="#tile-virtex6-GTX-GTX2:LOOPBACK_DRP_EN">GTX2:LOOPBACK_DRP_EN</a>
</td>
<td title="R25.F29.B16">
<a href="#tile-virtex6-GTX-GTX2:A_LOOPBACK">GTX2:A_LOOPBACK[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B15">
<a href="#tile-virtex6-GTX-GTX2:A_RXENSAMPLEALIGN">GTX2:A_RXENSAMPLEALIGN</a>
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[14]</a>
</td>
<td title="R25.F29.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PHASEALIGN_DRP_EN">GTX2:PHASEALIGN_DRP_EN</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B14">
<a href="#tile-virtex6-GTX-GTX2:A_TXPMASETPHASE">GTX2:A_TXPMASETPHASE</a>
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[12]</a>
</td>
<td title="R25.F29.B14">
<a href="#tile-virtex6-GTX-GTX2:A_TXENPMAPHASEALIGN">GTX2:A_TXENPMAPHASEALIGN</a>
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[10]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MIN_COMSAS">GTX2:SAS_MIN_COMSAS[4]</a>
</td>
<td title="R25.F29.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[11]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MIN_COMSAS">GTX2:SAS_MIN_COMSAS[5]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[8]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MIN_COMSAS">GTX2:SAS_MIN_COMSAS[2]</a>
</td>
<td title="R25.F29.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[9]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MIN_COMSAS">GTX2:SAS_MIN_COMSAS[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[6]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MIN_COMSAS">GTX2:SAS_MIN_COMSAS[0]</a>
</td>
<td title="R25.F29.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[7]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MIN_COMSAS">GTX2:SAS_MIN_COMSAS[1]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[4]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MAX_COMSAS">GTX2:SAS_MAX_COMSAS[4]</a>
</td>
<td title="R25.F29.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[5]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MAX_COMSAS">GTX2:SAS_MAX_COMSAS[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[2]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MAX_COMSAS">GTX2:SAS_MAX_COMSAS[2]</a>
</td>
<td title="R25.F29.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[3]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MAX_COMSAS">GTX2:SAS_MAX_COMSAS[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[0]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MAX_COMSAS">GTX2:SAS_MAX_COMSAS[0]</a>
</td>
<td title="R25.F29.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29[1]</a>
<a href="#tile-virtex6-GTX-GTX2:SAS_MAX_COMSAS">GTX2:SAS_MAX_COMSAS[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[14]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_BURST_VAL">GTX2:SATA_BURST_VAL[2]</a>
</td>
<td title="R25.F29.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[12]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_BURST_VAL">GTX2:SATA_BURST_VAL[0]</a>
</td>
<td title="R25.F29.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[13]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_BURST_VAL">GTX2:SATA_BURST_VAL[1]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[10]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_BURST">GTX2:SATA_MIN_BURST[4]</a>
</td>
<td title="R25.F29.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[11]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_BURST">GTX2:SATA_MIN_BURST[5]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[8]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_BURST">GTX2:SATA_MIN_BURST[2]</a>
</td>
<td title="R25.F29.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[9]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_BURST">GTX2:SATA_MIN_BURST[3]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[6]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_BURST">GTX2:SATA_MIN_BURST[0]</a>
</td>
<td title="R25.F29.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[7]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MIN_BURST">GTX2:SATA_MIN_BURST[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[4]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_BURST">GTX2:SATA_MAX_BURST[4]</a>
</td>
<td title="R25.F29.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[5]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_BURST">GTX2:SATA_MAX_BURST[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[2]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_BURST">GTX2:SATA_MAX_BURST[2]</a>
</td>
<td title="R25.F29.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[3]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_BURST">GTX2:SATA_MAX_BURST[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R25.F28.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[0]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_BURST">GTX2:SATA_MAX_BURST[0]</a>
</td>
<td title="R25.F29.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28[1]</a>
<a href="#tile-virtex6-GTX-GTX2:SATA_MAX_BURST">GTX2:SATA_MAX_BURST[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R26</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[14]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[14]</a>
</td>
<td title="R26.F29.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[12]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[12]</a>
</td>
<td title="R26.F29.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[10]</a>
</td>
<td title="R26.F29.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[11]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[8]</a>
</td>
<td title="R26.F29.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[6]</a>
</td>
<td title="R26.F29.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[4]</a>
</td>
<td title="R26.F29.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[2]</a>
</td>
<td title="R26.F29.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[0]</a>
</td>
<td title="R26.F29.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B55">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[14]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[74]</a>
</td>
<td title="R26.F29.B55">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[75]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[12]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[72]</a>
</td>
<td title="R26.F29.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[73]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[70]</a>
</td>
<td title="R26.F29.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[11]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[71]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[68]</a>
</td>
<td title="R26.F29.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[69]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[66]</a>
</td>
<td title="R26.F29.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[67]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[64]</a>
</td>
<td title="R26.F29.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[65]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[18]</a>
</td>
<td title="R26.F29.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[16]</a>
</td>
<td title="R26.F29.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[14]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[62]</a>
</td>
<td title="R26.F29.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[63]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[12]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[60]</a>
</td>
<td title="R26.F29.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[61]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[58]</a>
</td>
<td title="R26.F29.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[11]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[59]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[56]</a>
</td>
<td title="R26.F29.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[57]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[54]</a>
</td>
<td title="R26.F29.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[55]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[52]</a>
</td>
<td title="R26.F29.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[53]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[50]</a>
</td>
<td title="R26.F29.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[51]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[48]</a>
</td>
<td title="R26.F29.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[49]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[14]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[46]</a>
</td>
<td title="R26.F29.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[47]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[12]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[44]</a>
</td>
<td title="R26.F29.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[45]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[42]</a>
</td>
<td title="R26.F29.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[11]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[43]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[40]</a>
</td>
<td title="R26.F29.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[41]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[38]</a>
</td>
<td title="R26.F29.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[39]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[36]</a>
</td>
<td title="R26.F29.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[37]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[34]</a>
</td>
<td title="R26.F29.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[35]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[32]</a>
</td>
<td title="R26.F29.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[33]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[14]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[30]</a>
</td>
<td title="R26.F29.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[31]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[12]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[28]</a>
</td>
<td title="R26.F29.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[29]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[26]</a>
</td>
<td title="R26.F29.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[11]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[27]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[24]</a>
</td>
<td title="R26.F29.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[25]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[22]</a>
</td>
<td title="R26.F29.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[23]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[20]</a>
</td>
<td title="R26.F29.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[21]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[18]</a>
</td>
<td title="R26.F29.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[19]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[16]</a>
</td>
<td title="R26.F29.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[17]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[14]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[14]</a>
</td>
<td title="R26.F29.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[15]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[12]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[12]</a>
</td>
<td title="R26.F29.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[13]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[10]</a>
</td>
<td title="R26.F29.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[11]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[8]</a>
</td>
<td title="R26.F29.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[6]</a>
</td>
<td title="R26.F29.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[4]</a>
</td>
<td title="R26.F29.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[2]</a>
</td>
<td title="R26.F29.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[0]</a>
</td>
<td title="R26.F29.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DATA_WIDTH">GTX2:TX_DATA_WIDTH[2]</a>
</td>
<td title="R26.F29.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[15]</a>
<a href="#tile-virtex6-GTX-GTX2:GEN_TXUSRCLK">GTX2:GEN_TXUSRCLK</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DATA_WIDTH">GTX2:TX_DATA_WIDTH[0]</a>
</td>
<td title="R26.F29.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DATA_WIDTH">GTX2:TX_DATA_WIDTH[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[10]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_DETECT">GTX2:PCOMMA_DETECT</a>
</td>
<td title="R26.F29.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_BUFFER_USE">GTX2:TX_BUFFER_USE</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[8]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE[8]</a>
</td>
<td title="R26.F29.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[9]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[6]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE[6]</a>
</td>
<td title="R26.F29.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[7]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[4]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE[4]</a>
</td>
<td title="R26.F29.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[5]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[2]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE[2]</a>
</td>
<td title="R26.F29.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[3]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[0]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE[0]</a>
</td>
<td title="R26.F29.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31[1]</a>
<a href="#tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[14]</a>
<a href="#tile-virtex6-GTX-GTX2:INV.TXUSRCLK">~GTX2:INV.TXUSRCLK</a>
</td>
<td title="R26.F29.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[15]</a>
<a href="#tile-virtex6-GTX-GTX2:INV.TXUSRCLK2">~GTX2:INV.TXUSRCLK2</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_IDLE_DEASSERT_DELAY">GTX2:TX_IDLE_DEASSERT_DELAY[1]</a>
</td>
<td title="R26.F29.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_IDLE_DEASSERT_DELAY">GTX2:TX_IDLE_DEASSERT_DELAY[2]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[10]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_DETECT">GTX2:MCOMMA_DETECT</a>
</td>
<td title="R26.F29.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_IDLE_DEASSERT_DELAY">GTX2:TX_IDLE_DEASSERT_DELAY[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[8]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE[8]</a>
</td>
<td title="R26.F29.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[9]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[6]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE[6]</a>
</td>
<td title="R26.F29.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[7]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[4]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE[4]</a>
</td>
<td title="R26.F29.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[5]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[2]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE[2]</a>
</td>
<td title="R26.F29.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[3]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R26.F28.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[0]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE[0]</a>
</td>
<td title="R26.F29.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30[1]</a>
<a href="#tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R27</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[14]</a>
</td>
<td title="R27.F29.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[12]</a>
</td>
<td title="R27.F29.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[10]</a>
</td>
<td title="R27.F29.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[8]</a>
</td>
<td title="R27.F29.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_RATE">GTX2:TRANS_TIME_RATE[6]</a>
</td>
<td title="R27.F29.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_RATE">GTX2:TRANS_TIME_RATE[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_RATE">GTX2:TRANS_TIME_RATE[4]</a>
</td>
<td title="R27.F29.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_RATE">GTX2:TRANS_TIME_RATE[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_RATE">GTX2:TRANS_TIME_RATE[2]</a>
</td>
<td title="R27.F29.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_RATE">GTX2:TRANS_TIME_RATE[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_RATE">GTX2:TRANS_TIME_RATE[0]</a>
</td>
<td title="R27.F29.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TRANS_TIME_RATE">GTX2:TRANS_TIME_RATE[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B55">
<a href="#tile-virtex6-GTX-GTX2:A_TXMARGIN">GTX2:A_TXMARGIN[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[14]</a>
</td>
<td title="R27.F29.B55">
<a href="#tile-virtex6-GTX-GTX2:A_TXMARGIN">GTX2:A_TXMARGIN[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[12]</a>
</td>
<td title="R27.F29.B54">
<a href="#tile-virtex6-GTX-GTX2:A_TXMARGIN">GTX2:A_TXMARGIN[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[10]</a>
</td>
<td title="R27.F29.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DEEMPH_1">GTX2:TX_DEEMPH_1[3]</a>
</td>
<td title="R27.F29.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DEEMPH_1">GTX2:TX_DEEMPH_1[4]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DEEMPH_1">GTX2:TX_DEEMPH_1[1]</a>
</td>
<td title="R27.F29.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DEEMPH_1">GTX2:TX_DEEMPH_1[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DEEMPH_0">GTX2:TX_DEEMPH_0[4]</a>
</td>
<td title="R27.F29.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DEEMPH_1">GTX2:TX_DEEMPH_1[0]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DEEMPH_0">GTX2:TX_DEEMPH_0[2]</a>
</td>
<td title="R27.F29.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DEEMPH_0">GTX2:TX_DEEMPH_0[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DEEMPH_0">GTX2:TX_DEEMPH_0[0]</a>
</td>
<td title="R27.F29.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DEEMPH_0">GTX2:TX_DEEMPH_0[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B47">
<a href="#tile-virtex6-GTX-GTX2:A_TXPOSTEMPHASIS">GTX2:A_TXPOSTEMPHASIS[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[14]</a>
</td>
<td title="R27.F29.B47">
<a href="#tile-virtex6-GTX-GTX2:A_TXPOSTEMPHASIS">GTX2:A_TXPOSTEMPHASIS[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B46">
<a href="#tile-virtex6-GTX-GTX2:A_TXPOSTEMPHASIS">GTX2:A_TXPOSTEMPHASIS[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[12]</a>
</td>
<td title="R27.F29.B46">
<a href="#tile-virtex6-GTX-GTX2:A_TXPOSTEMPHASIS">GTX2:A_TXPOSTEMPHASIS[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B45">
<a href="#tile-virtex6-GTX-GTX2:A_TXPREEMPHASIS">GTX2:A_TXPREEMPHASIS[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[10]</a>
</td>
<td title="R27.F29.B45">
<a href="#tile-virtex6-GTX-GTX2:A_TXPOSTEMPHASIS">GTX2:A_TXPOSTEMPHASIS[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B44">
<a href="#tile-virtex6-GTX-GTX2:A_TXPREEMPHASIS">GTX2:A_TXPREEMPHASIS[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[8]</a>
</td>
<td title="R27.F29.B44">
<a href="#tile-virtex6-GTX-GTX2:A_TXPREEMPHASIS">GTX2:A_TXPREEMPHASIS[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B43">
<a href="#tile-virtex6-GTX-GTX2:A_TXBUFDIFFCTRL">GTX2:A_TXBUFDIFFCTRL[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[6]</a>
</td>
<td title="R27.F29.B43">
<a href="#tile-virtex6-GTX-GTX2:A_TXPREEMPHASIS">GTX2:A_TXPREEMPHASIS[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B42">
<a href="#tile-virtex6-GTX-GTX2:A_TXBUFDIFFCTRL">GTX2:A_TXBUFDIFFCTRL[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[4]</a>
</td>
<td title="R27.F29.B42">
<a href="#tile-virtex6-GTX-GTX2:A_TXBUFDIFFCTRL">GTX2:A_TXBUFDIFFCTRL[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B41">
<a href="#tile-virtex6-GTX-GTX2:A_TXDIFFCTRL">GTX2:A_TXDIFFCTRL[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[2]</a>
</td>
<td title="R27.F29.B41">
<a href="#tile-virtex6-GTX-GTX2:A_TXDIFFCTRL">GTX2:A_TXDIFFCTRL[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B40">
<a href="#tile-virtex6-GTX-GTX2:A_TXDIFFCTRL">GTX2:A_TXDIFFCTRL[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[0]</a>
</td>
<td title="R27.F29.B40">
<a href="#tile-virtex6-GTX-GTX2:A_TXDIFFCTRL">GTX2:A_TXDIFFCTRL[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TXDRIVE_DRP_EN">GTX2:TXDRIVE_DRP_EN</a>
</td>
<td title="R27.F29.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DRIVE_MODE">GTX2:TX_DRIVE_MODE[0]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_4">GTX2:TX_MARGIN_FULL_4[5]</a>
</td>
<td title="R27.F29.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_4">GTX2:TX_MARGIN_FULL_4[6]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_4">GTX2:TX_MARGIN_FULL_4[3]</a>
</td>
<td title="R27.F29.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_4">GTX2:TX_MARGIN_FULL_4[4]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_4">GTX2:TX_MARGIN_FULL_4[1]</a>
</td>
<td title="R27.F29.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_4">GTX2:TX_MARGIN_FULL_4[2]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_4">GTX2:TX_MARGIN_LOW_4[6]</a>
</td>
<td title="R27.F29.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_4">GTX2:TX_MARGIN_FULL_4[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_4">GTX2:TX_MARGIN_LOW_4[4]</a>
</td>
<td title="R27.F29.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_4">GTX2:TX_MARGIN_LOW_4[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_4">GTX2:TX_MARGIN_LOW_4[2]</a>
</td>
<td title="R27.F29.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_4">GTX2:TX_MARGIN_LOW_4[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_4">GTX2:TX_MARGIN_LOW_4[0]</a>
</td>
<td title="R27.F29.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_4">GTX2:TX_MARGIN_LOW_4[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B31">
<a href="#tile-virtex6-GTX-GTX2:A_TXSWING">GTX2:A_TXSWING</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[14]</a>
</td>
<td title="R27.F29.B31">
<a href="#tile-virtex6-GTX-GTX2:A_TXDEEMPH">GTX2:A_TXDEEMPH</a>
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_3">GTX2:TX_MARGIN_FULL_3[5]</a>
</td>
<td title="R27.F29.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_3">GTX2:TX_MARGIN_FULL_3[6]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_3">GTX2:TX_MARGIN_FULL_3[3]</a>
</td>
<td title="R27.F29.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_3">GTX2:TX_MARGIN_FULL_3[4]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_3">GTX2:TX_MARGIN_FULL_3[1]</a>
</td>
<td title="R27.F29.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_3">GTX2:TX_MARGIN_FULL_3[2]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_3">GTX2:TX_MARGIN_LOW_3[6]</a>
</td>
<td title="R27.F29.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_3">GTX2:TX_MARGIN_FULL_3[0]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_3">GTX2:TX_MARGIN_LOW_3[4]</a>
</td>
<td title="R27.F29.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_3">GTX2:TX_MARGIN_LOW_3[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_3">GTX2:TX_MARGIN_LOW_3[2]</a>
</td>
<td title="R27.F29.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_3">GTX2:TX_MARGIN_LOW_3[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_3">GTX2:TX_MARGIN_LOW_3[0]</a>
</td>
<td title="R27.F29.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_3">GTX2:TX_MARGIN_LOW_3[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TXDRIVE_LOOPBACK_HIZ">~GTX2:TXDRIVE_LOOPBACK_HIZ</a>
</td>
<td title="R27.F29.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TXDRIVE_LOOPBACK_PD">~GTX2:TXDRIVE_LOOPBACK_PD</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_2">GTX2:TX_MARGIN_FULL_2[5]</a>
</td>
<td title="R27.F29.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_2">GTX2:TX_MARGIN_FULL_2[6]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_2">GTX2:TX_MARGIN_FULL_2[3]</a>
</td>
<td title="R27.F29.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_2">GTX2:TX_MARGIN_FULL_2[4]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_2">GTX2:TX_MARGIN_FULL_2[1]</a>
</td>
<td title="R27.F29.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_2">GTX2:TX_MARGIN_FULL_2[2]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_2">GTX2:TX_MARGIN_LOW_2[6]</a>
</td>
<td title="R27.F29.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_2">GTX2:TX_MARGIN_FULL_2[0]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_2">GTX2:TX_MARGIN_LOW_2[4]</a>
</td>
<td title="R27.F29.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_2">GTX2:TX_MARGIN_LOW_2[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_2">GTX2:TX_MARGIN_LOW_2[2]</a>
</td>
<td title="R27.F29.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_2">GTX2:TX_MARGIN_LOW_2[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_2">GTX2:TX_MARGIN_LOW_2[0]</a>
</td>
<td title="R27.F29.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_2">GTX2:TX_MARGIN_LOW_2[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_TDCC_CFG">GTX2:TX_TDCC_CFG[0]</a>
</td>
<td title="R27.F29.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_TDCC_CFG">GTX2:TX_TDCC_CFG[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_1">GTX2:TX_MARGIN_FULL_1[5]</a>
</td>
<td title="R27.F29.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_1">GTX2:TX_MARGIN_FULL_1[6]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_1">GTX2:TX_MARGIN_FULL_1[3]</a>
</td>
<td title="R27.F29.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_1">GTX2:TX_MARGIN_FULL_1[4]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_1">GTX2:TX_MARGIN_FULL_1[1]</a>
</td>
<td title="R27.F29.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_1">GTX2:TX_MARGIN_FULL_1[2]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_1">GTX2:TX_MARGIN_LOW_1[6]</a>
</td>
<td title="R27.F29.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_1">GTX2:TX_MARGIN_FULL_1[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_1">GTX2:TX_MARGIN_LOW_1[4]</a>
</td>
<td title="R27.F29.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_1">GTX2:TX_MARGIN_LOW_1[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_1">GTX2:TX_MARGIN_LOW_1[2]</a>
</td>
<td title="R27.F29.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_1">GTX2:TX_MARGIN_LOW_1[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_1">GTX2:TX_MARGIN_LOW_1[0]</a>
</td>
<td title="R27.F29.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_1">GTX2:TX_MARGIN_LOW_1[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLKPCS_SEL">GTX2:TXOUTCLKPCS_SEL</a>
</td>
<td title="R27.F29.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[15]</a>
<a href="#tile-virtex6-GTX-GTX2:INV.DCLK">~GTX2:INV.DCLK</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_0">GTX2:TX_MARGIN_FULL_0[5]</a>
</td>
<td title="R27.F29.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_0">GTX2:TX_MARGIN_FULL_0[6]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_0">GTX2:TX_MARGIN_FULL_0[3]</a>
</td>
<td title="R27.F29.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_0">GTX2:TX_MARGIN_FULL_0[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_0">GTX2:TX_MARGIN_FULL_0[1]</a>
</td>
<td title="R27.F29.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_0">GTX2:TX_MARGIN_FULL_0[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_0">GTX2:TX_MARGIN_LOW_0[6]</a>
</td>
<td title="R27.F29.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_0">GTX2:TX_MARGIN_FULL_0[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_0">GTX2:TX_MARGIN_LOW_0[4]</a>
</td>
<td title="R27.F29.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_0">GTX2:TX_MARGIN_LOW_0[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_0">GTX2:TX_MARGIN_LOW_0[2]</a>
</td>
<td title="R27.F29.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_0">GTX2:TX_MARGIN_LOW_0[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R27.F28.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_0">GTX2:TX_MARGIN_LOW_0[0]</a>
</td>
<td title="R27.F29.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_0">GTX2:TX_MARGIN_LOW_0[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R28</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[14]</a>
</td>
<td title="R28.F29.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[12]</a>
</td>
<td title="R28.F29.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[10]</a>
</td>
<td title="R28.F29.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY[8]</a>
</td>
<td title="R28.F29.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY[6]</a>
</td>
<td title="R28.F29.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY[4]</a>
</td>
<td title="R28.F29.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY[2]</a>
</td>
<td title="R28.F29.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY[0]</a>
</td>
<td title="R28.F29.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B55">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[14]</a>
</td>
<td title="R28.F29.B55">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[12]</a>
</td>
<td title="R28.F29.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[10]</a>
</td>
<td title="R28.F29.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY[8]</a>
</td>
<td title="R28.F29.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[6]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY[6]</a>
</td>
<td title="R28.F29.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[4]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY[4]</a>
</td>
<td title="R28.F29.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[5]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[2]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY[2]</a>
</td>
<td title="R28.F29.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[3]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[0]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY[0]</a>
</td>
<td title="R28.F29.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46[1]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[14]</a>
</td>
<td title="R28.F29.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[12]</a>
</td>
<td title="R28.F29.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_USRCLK_CFG">GTX2:TX_USRCLK_CFG[4]</a>
</td>
<td title="R28.F29.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_USRCLK_CFG">GTX2:TX_USRCLK_CFG[5]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_USRCLK_CFG">GTX2:TX_USRCLK_CFG[2]</a>
</td>
<td title="R28.F29.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_USRCLK_CFG">GTX2:TX_USRCLK_CFG[3]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_USRCLK_CFG">GTX2:TX_USRCLK_CFG[0]</a>
</td>
<td title="R28.F29.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_USRCLK_CFG">GTX2:TX_USRCLK_CFG[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_BYTECLK_CFG">GTX2:TX_BYTECLK_CFG[4]</a>
</td>
<td title="R28.F29.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_BYTECLK_CFG">GTX2:TX_BYTECLK_CFG[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_BYTECLK_CFG">GTX2:TX_BYTECLK_CFG[2]</a>
</td>
<td title="R28.F29.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_BYTECLK_CFG">GTX2:TX_BYTECLK_CFG[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_BYTECLK_CFG">GTX2:TX_BYTECLK_CFG[0]</a>
</td>
<td title="R28.F29.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_BYTECLK_CFG">GTX2:TX_BYTECLK_CFG[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[14]</a>
</td>
<td title="R28.F29.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[12]</a>
</td>
<td title="R28.F29.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[10]</a>
</td>
<td title="R28.F29.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[8]</a>
<a href="#tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE[8]</a>
</td>
<td title="R28.F29.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[9]</a>
<a href="#tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[6]</a>
<a href="#tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE[6]</a>
</td>
<td title="R28.F29.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[7]</a>
<a href="#tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[4]</a>
<a href="#tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE[4]</a>
</td>
<td title="R28.F29.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[5]</a>
<a href="#tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[2]</a>
<a href="#tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE[2]</a>
</td>
<td title="R28.F29.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[3]</a>
<a href="#tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[0]</a>
<a href="#tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE[0]</a>
</td>
<td title="R28.F29.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44[1]</a>
<a href="#tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[14]</a>
<a href="#tile-virtex6-GTX-GTX2:INV.GREFCLKTX">~GTX2:INV.GREFCLKTX</a>
</td>
<td title="R28.F29.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[15]</a>
<a href="#tile-virtex6-GTX-GTX2:INV.GREFCLKRX">~GTX2:INV.GREFCLKRX</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[12]</a>
</td>
<td title="R28.F29.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[13]</a>
<a href="#tile-virtex6-GTX-GTX2:INV.SCANCLK">~GTX2:INV.SCANCLK</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[10]</a>
<a href="#tile-virtex6-GTX-GTX2:INV.TSTCLK0">~GTX2:INV.TSTCLK0</a>
</td>
<td title="R28.F29.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[11]</a>
<a href="#tile-virtex6-GTX-GTX2:INV.TSTCLK1">~GTX2:INV.TSTCLK1</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[8]</a>
</td>
<td title="R28.F29.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[6]</a>
</td>
<td title="R28.F29.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[4]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_CTRL">GTX2:RXRECCLK_CTRL[1]</a>
</td>
<td title="R28.F29.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[5]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_CTRL">GTX2:RXRECCLK_CTRL[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_CTRL">GTX2:TXOUTCLK_CTRL[0]</a>
</td>
<td title="R28.F29.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[3]</a>
<a href="#tile-virtex6-GTX-GTX2:RXRECCLK_CTRL">GTX2:RXRECCLK_CTRL[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_CTRL">GTX2:TXOUTCLK_CTRL[2]</a>
</td>
<td title="R28.F29.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TXOUTCLK_CTRL">GTX2:TXOUTCLK_CTRL[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[14]</a>
</td>
<td title="R28.F29.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[12]</a>
</td>
<td title="R28.F29.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[10]</a>
</td>
<td title="R28.F29.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[8]</a>
</td>
<td title="R28.F29.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[6]</a>
</td>
<td title="R28.F29.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[4]</a>
</td>
<td title="R28.F29.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[2]</a>
</td>
<td title="R28.F29.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[0]</a>
</td>
<td title="R28.F29.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[30]</a>
</td>
<td title="R28.F29.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[31]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[28]</a>
</td>
<td title="R28.F29.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[29]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[26]</a>
</td>
<td title="R28.F29.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[27]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[24]</a>
</td>
<td title="R28.F29.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[25]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[22]</a>
</td>
<td title="R28.F29.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[23]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[20]</a>
</td>
<td title="R28.F29.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[21]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[18]</a>
</td>
<td title="R28.F29.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[19]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[16]</a>
</td>
<td title="R28.F29.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR[17]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[14]</a>
</td>
<td title="R28.F29.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[12]</a>
</td>
<td title="R28.F29.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[10]</a>
</td>
<td title="R28.F29.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B4">
<a href="#tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX[8]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[8]</a>
</td>
<td title="R28.F29.B4">
<a href="#tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX[9]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B3">
<a href="#tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX[6]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[6]</a>
</td>
<td title="R28.F29.B3">
<a href="#tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX[7]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B2">
<a href="#tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX[4]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[4]</a>
</td>
<td title="R28.F29.B2">
<a href="#tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX[5]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B1">
<a href="#tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX[2]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[2]</a>
</td>
<td title="R28.F29.B1">
<a href="#tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX[3]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R28.F28.B0">
<a href="#tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX[0]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[0]</a>
</td>
<td title="R28.F29.B0">
<a href="#tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX[1]</a>
<a href="#tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R29</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[14]</a>
</td>
<td title="R29.F29.B63">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[12]</a>
</td>
<td title="R29.F29.B62">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[10]</a>
</td>
<td title="R29.F29.B61">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[8]</a>
</td>
<td title="R29.F29.B60">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[6]</a>
</td>
<td title="R29.F29.B59">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[4]</a>
</td>
<td title="R29.F29.B58">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[2]</a>
</td>
<td title="R29.F29.B57">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[0]</a>
</td>
<td title="R29.F29.B56">
<a href="#tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B55">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[14]</a>
</td>
<td title="R29.F29.B55">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[12]</a>
</td>
<td title="R29.F29.B54">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[10]</a>
</td>
<td title="R29.F29.B53">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[8]</a>
</td>
<td title="R29.F29.B52">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[6]</a>
</td>
<td title="R29.F29.B51">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[4]</a>
</td>
<td title="R29.F29.B50">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[2]</a>
</td>
<td title="R29.F29.B49">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[0]</a>
</td>
<td title="R29.F29.B48">
<a href="#tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_OVRDSETTING">GTX2:RX_DLYALIGN_OVRDSETTING[6]</a>
</td>
<td title="R29.F29.B47">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[15]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_OVRDSETTING">GTX2:RX_DLYALIGN_OVRDSETTING[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[12]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_OVRDSETTING">GTX2:RX_DLYALIGN_OVRDSETTING[4]</a>
</td>
<td title="R29.F29.B46">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[13]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_OVRDSETTING">GTX2:RX_DLYALIGN_OVRDSETTING[5]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_OVRDSETTING">GTX2:RX_DLYALIGN_OVRDSETTING[2]</a>
</td>
<td title="R29.F29.B45">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[11]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_OVRDSETTING">GTX2:RX_DLYALIGN_OVRDSETTING[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_OVRDSETTING">GTX2:RX_DLYALIGN_OVRDSETTING[0]</a>
</td>
<td title="R29.F29.B44">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_OVRDSETTING">GTX2:RX_DLYALIGN_OVRDSETTING[1]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[6]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_LPFINC">GTX2:RX_DLYALIGN_LPFINC[2]</a>
</td>
<td title="R29.F29.B43">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_LPFINC">GTX2:RX_DLYALIGN_LPFINC[3]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[4]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_LPFINC">GTX2:RX_DLYALIGN_LPFINC[0]</a>
</td>
<td title="R29.F29.B42">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[5]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_LPFINC">GTX2:RX_DLYALIGN_LPFINC[1]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[2]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_CTRINC">GTX2:RX_DLYALIGN_CTRINC[2]</a>
</td>
<td title="R29.F29.B41">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[3]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_CTRINC">GTX2:RX_DLYALIGN_CTRINC[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[0]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_CTRINC">GTX2:RX_DLYALIGN_CTRINC[0]</a>
</td>
<td title="R29.F29.B40">
<a href="#tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D[1]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_CTRINC">GTX2:RX_DLYALIGN_CTRINC[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[14]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_OVRDSETTING">GTX2:TX_DLYALIGN_OVRDSETTING[6]</a>
</td>
<td title="R29.F29.B39">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[15]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_OVRDSETTING">GTX2:TX_DLYALIGN_OVRDSETTING[7]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[12]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_OVRDSETTING">GTX2:TX_DLYALIGN_OVRDSETTING[4]</a>
</td>
<td title="R29.F29.B38">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[13]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_OVRDSETTING">GTX2:TX_DLYALIGN_OVRDSETTING[5]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[10]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_OVRDSETTING">GTX2:TX_DLYALIGN_OVRDSETTING[2]</a>
</td>
<td title="R29.F29.B37">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[11]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_OVRDSETTING">GTX2:TX_DLYALIGN_OVRDSETTING[3]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[8]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_OVRDSETTING">GTX2:TX_DLYALIGN_OVRDSETTING[0]</a>
</td>
<td title="R29.F29.B36">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[9]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_OVRDSETTING">GTX2:TX_DLYALIGN_OVRDSETTING[1]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[6]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_LPFINC">GTX2:TX_DLYALIGN_LPFINC[2]</a>
</td>
<td title="R29.F29.B35">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[7]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_LPFINC">GTX2:TX_DLYALIGN_LPFINC[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_LPFINC">GTX2:TX_DLYALIGN_LPFINC[0]</a>
</td>
<td title="R29.F29.B34">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_LPFINC">GTX2:TX_DLYALIGN_LPFINC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[2]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_CTRINC">GTX2:TX_DLYALIGN_CTRINC[2]</a>
</td>
<td title="R29.F29.B33">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_CTRINC">GTX2:TX_DLYALIGN_CTRINC[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[0]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_CTRINC">GTX2:TX_DLYALIGN_CTRINC[0]</a>
</td>
<td title="R29.F29.B32">
<a href="#tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C[1]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_CTRINC">GTX2:TX_DLYALIGN_CTRINC[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[14]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_EN_REALIGN_RESET_BUF2">GTX2:RX_EN_REALIGN_RESET_BUF2</a>
</td>
<td title="R29.F29.B31">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[12]</a>
</td>
<td title="R29.F29.B30">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[10]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_EDGESET">GTX2:RX_DLYALIGN_EDGESET[4]</a>
</td>
<td title="R29.F29.B29">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[8]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_EDGESET">GTX2:RX_DLYALIGN_EDGESET[2]</a>
</td>
<td title="R29.F29.B28">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[9]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_EDGESET">GTX2:RX_DLYALIGN_EDGESET[3]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[6]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_EDGESET">GTX2:RX_DLYALIGN_EDGESET[0]</a>
</td>
<td title="R29.F29.B27">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[7]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_EDGESET">GTX2:RX_DLYALIGN_EDGESET[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[4]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_MONSEL">GTX2:TX_DLYALIGN_MONSEL[1]</a>
</td>
<td title="R29.F29.B26">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[5]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_MONSEL">GTX2:TX_DLYALIGN_MONSEL[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[2]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_MONSEL">GTX2:RX_DLYALIGN_MONSEL[2]</a>
</td>
<td title="R29.F29.B25">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[3]</a>
<a href="#tile-virtex6-GTX-GTX2:TX_DLYALIGN_MONSEL">GTX2:TX_DLYALIGN_MONSEL[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[0]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_MONSEL">GTX2:RX_DLYALIGN_MONSEL[0]</a>
</td>
<td title="R29.F29.B24">
<a href="#tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B[1]</a>
<a href="#tile-virtex6-GTX-GTX2:RX_DLYALIGN_MONSEL">GTX2:RX_DLYALIGN_MONSEL[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[14]</a>
</td>
<td title="R29.F29.B23">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[12]</a>
</td>
<td title="R29.F29.B22">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[10]</a>
</td>
<td title="R29.F29.B21">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[8]</a>
</td>
<td title="R29.F29.B20">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[6]</a>
</td>
<td title="R29.F29.B19">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[4]</a>
</td>
<td title="R29.F29.B18">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[2]</a>
</td>
<td title="R29.F29.B17">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[0]</a>
</td>
<td title="R29.F29.B16">
<a href="#tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[14]</a>
</td>
<td title="R29.F29.B15">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[12]</a>
</td>
<td title="R29.F29.B14">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[10]</a>
</td>
<td title="R29.F29.B13">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[8]</a>
</td>
<td title="R29.F29.B12">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[6]</a>
</td>
<td title="R29.F29.B11">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[4]</a>
</td>
<td title="R29.F29.B10">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[2]</a>
</td>
<td title="R29.F29.B9">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[0]</a>
</td>
<td title="R29.F29.B8">
<a href="#tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[14]</a>
</td>
<td title="R29.F29.B7">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[12]</a>
</td>
<td title="R29.F29.B6">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[10]</a>
</td>
<td title="R29.F29.B5">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[8]</a>
</td>
<td title="R29.F29.B4">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[6]</a>
</td>
<td title="R29.F29.B3">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[4]</a>
</td>
<td title="R29.F29.B2">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[2]</a>
</td>
<td title="R29.F29.B1">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R29.F28.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[0]</a>
</td>
<td title="R29.F29.B0">
<a href="#tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R30</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_IDLE_LO_CNT">GTX3:RX_IDLE_LO_CNT[2]</a>
</td>
<td title="R30.F29.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_IDLE_LO_CNT">GTX3:RX_IDLE_LO_CNT[3]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_IDLE_LO_CNT">GTX3:RX_IDLE_LO_CNT[0]</a>
</td>
<td title="R30.F29.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_IDLE_LO_CNT">GTX3:RX_IDLE_LO_CNT[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B61">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_LEN">GTX3:CHAN_BOND_SEQ_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[10]</a>
</td>
<td title="R30.F29.B61">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_LEN">GTX3:CHAN_BOND_SEQ_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B60">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[8]</a>
</td>
<td title="R30.F29.B60">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B59">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[6]</a>
</td>
<td title="R30.F29.B59">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B58">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[4]</a>
</td>
<td title="R30.F29.B58">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B57">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[2]</a>
</td>
<td title="R30.F29.B57">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B56">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[0]</a>
</td>
<td title="R30.F29.B56">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B55">
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_LOS_INVALID_INCR">GTX3:RX_LOS_INVALID_INCR[1]</a>
</td>
<td title="R30.F29.B55">
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_LOS_INVALID_INCR">GTX3:RX_LOS_INVALID_INCR[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_LOS_THRESHOLD">GTX3:RX_LOS_THRESHOLD[2]</a>
</td>
<td title="R30.F29.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_LOS_INVALID_INCR">GTX3:RX_LOS_INVALID_INCR[0]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_LOS_THRESHOLD">GTX3:RX_LOS_THRESHOLD[0]</a>
</td>
<td title="R30.F29.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[11]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_LOS_THRESHOLD">GTX3:RX_LOS_THRESHOLD[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B52">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[8]</a>
</td>
<td title="R30.F29.B52">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B51">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[6]</a>
</td>
<td title="R30.F29.B51">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B50">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[4]</a>
</td>
<td title="R30.F29.B50">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B49">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[2]</a>
</td>
<td title="R30.F29.B49">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B48">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[0]</a>
</td>
<td title="R30.F29.B48">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[14]</a>
<a href="#tile-virtex6-GTX-GTX3:INV.RXUSRCLK">~GTX3:INV.RXUSRCLK</a>
</td>
<td title="R30.F29.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[15]</a>
<a href="#tile-virtex6-GTX-GTX3:INV.RXUSRCLK2">~GTX3:INV.RXUSRCLK2</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B46">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_1_MAX_SKEW">GTX3:CHAN_BOND_1_MAX_SKEW[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[12]</a>
</td>
<td title="R30.F29.B46">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_1_MAX_SKEW">GTX3:CHAN_BOND_1_MAX_SKEW[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B45">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_1_MAX_SKEW">GTX3:CHAN_BOND_1_MAX_SKEW[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[10]</a>
</td>
<td title="R30.F29.B45">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_1_MAX_SKEW">GTX3:CHAN_BOND_1_MAX_SKEW[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B44">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[8]</a>
</td>
<td title="R30.F29.B44">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B43">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[6]</a>
</td>
<td title="R30.F29.B43">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B42">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[4]</a>
</td>
<td title="R30.F29.B42">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B41">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[2]</a>
</td>
<td title="R30.F29.B41">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B40">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[0]</a>
</td>
<td title="R30.F29.B40">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_BUFFER_USE">GTX3:RX_BUFFER_USE</a>
</td>
<td title="R30.F29.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_LOSS_OF_SYNC_FSM">GTX3:RX_LOSS_OF_SYNC_FSM</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B38">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_ENABLE">GTX3:CHAN_BOND_SEQ_1_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[12]</a>
</td>
<td title="R30.F29.B38">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_ENABLE">GTX3:CHAN_BOND_SEQ_1_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B37">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_ENABLE">GTX3:CHAN_BOND_SEQ_1_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[10]</a>
</td>
<td title="R30.F29.B37">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_ENABLE">GTX3:CHAN_BOND_SEQ_1_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B36">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[8]</a>
</td>
<td title="R30.F29.B36">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B35">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[6]</a>
</td>
<td title="R30.F29.B35">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B34">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[4]</a>
</td>
<td title="R30.F29.B34">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B33">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[2]</a>
</td>
<td title="R30.F29.B33">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B32">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[0]</a>
</td>
<td title="R30.F29.B32">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B31">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[14]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[14]</a>
</td>
<td title="R30.F29.B31">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[15]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B30">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[12]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[12]</a>
</td>
<td title="R30.F29.B30">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[13]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B29">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[10]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[10]</a>
</td>
<td title="R30.F29.B29">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[11]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B28">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[8]</a>
</td>
<td title="R30.F29.B28">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B27">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[6]</a>
</td>
<td title="R30.F29.B27">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B26">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[4]</a>
</td>
<td title="R30.F29.B26">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B25">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[2]</a>
</td>
<td title="R30.F29.B25">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B24">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[0]</a>
</td>
<td title="R30.F29.B24">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[14]</a>
</td>
<td title="R30.F29.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[12]</a>
</td>
<td title="R30.F29.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[10]</a>
</td>
<td title="R30.F29.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[11]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[8]</a>
</td>
<td title="R30.F29.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[6]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[6]</a>
</td>
<td title="R30.F29.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[4]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[4]</a>
</td>
<td title="R30.F29.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[5]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[2]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[2]</a>
</td>
<td title="R30.F29.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[3]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[0]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[0]</a>
</td>
<td title="R30.F29.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02[1]</a>
<a href="#tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[14]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RXSYNC_CFG">GTX3:PMA_RXSYNC_CFG[5]</a>
</td>
<td title="R30.F29.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RXSYNC_CFG">GTX3:PMA_RXSYNC_CFG[6]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[12]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RXSYNC_CFG">GTX3:PMA_RXSYNC_CFG[3]</a>
</td>
<td title="R30.F29.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RXSYNC_CFG">GTX3:PMA_RXSYNC_CFG[4]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RXSYNC_CFG">GTX3:PMA_RXSYNC_CFG[1]</a>
</td>
<td title="R30.F29.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[11]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RXSYNC_CFG">GTX3:PMA_RXSYNC_CFG[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[24]</a>
</td>
<td title="R30.F29.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RXSYNC_CFG">GTX3:PMA_RXSYNC_CFG[0]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[22]</a>
</td>
<td title="R30.F29.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[23]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[20]</a>
</td>
<td title="R30.F29.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[21]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[18]</a>
</td>
<td title="R30.F29.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[19]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[16]</a>
</td>
<td title="R30.F29.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[17]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[14]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[14]</a>
</td>
<td title="R30.F29.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[12]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[12]</a>
</td>
<td title="R30.F29.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[10]</a>
</td>
<td title="R30.F29.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[11]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[8]</a>
</td>
<td title="R30.F29.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[6]</a>
</td>
<td title="R30.F29.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[4]</a>
</td>
<td title="R30.F29.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[2]</a>
</td>
<td title="R30.F29.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R30.F28.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[0]</a>
</td>
<td title="R30.F29.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R31</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B63">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MIN_LAT">GTX3:CLK_COR_MIN_LAT[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[14]</a>
</td>
<td title="R31.F29.B63">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MIN_LAT">GTX3:CLK_COR_MIN_LAT[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B62">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MIN_LAT">GTX3:CLK_COR_MIN_LAT[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[12]</a>
</td>
<td title="R31.F29.B62">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MIN_LAT">GTX3:CLK_COR_MIN_LAT[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B61">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MIN_LAT">GTX3:CLK_COR_MIN_LAT[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[10]</a>
</td>
<td title="R31.F29.B61">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MIN_LAT">GTX3:CLK_COR_MIN_LAT[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B60">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[8]</a>
</td>
<td title="R31.F29.B60">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B59">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[6]</a>
</td>
<td title="R31.F29.B59">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B58">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[4]</a>
</td>
<td title="R31.F29.B58">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B57">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[2]</a>
</td>
<td title="R31.F29.B57">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B56">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[0]</a>
</td>
<td title="R31.F29.B56">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B55">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_REPEAT_WAIT">GTX3:CLK_COR_REPEAT_WAIT[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[14]</a>
</td>
<td title="R31.F29.B55">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_KEEP_IDLE">GTX3:CLK_COR_KEEP_IDLE</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B54">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_REPEAT_WAIT">GTX3:CLK_COR_REPEAT_WAIT[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[12]</a>
</td>
<td title="R31.F29.B54">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_REPEAT_WAIT">GTX3:CLK_COR_REPEAT_WAIT[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B53">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_REPEAT_WAIT">GTX3:CLK_COR_REPEAT_WAIT[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[10]</a>
</td>
<td title="R31.F29.B53">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_REPEAT_WAIT">GTX3:CLK_COR_REPEAT_WAIT[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B52">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[8]</a>
</td>
<td title="R31.F29.B52">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B51">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[6]</a>
</td>
<td title="R31.F29.B51">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B50">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[4]</a>
</td>
<td title="R31.F29.B50">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B49">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[2]</a>
</td>
<td title="R31.F29.B49">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B48">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[0]</a>
</td>
<td title="R31.F29.B48">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B47">
<a href="#tile-virtex6-GTX-GTX3:CLK_CORRECT_USE">GTX3:CLK_CORRECT_USE</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[14]</a>
</td>
<td title="R31.F29.B47">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_PRECEDENCE">GTX3:CLK_COR_PRECEDENCE</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B46">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_ENABLE">GTX3:CLK_COR_SEQ_1_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[12]</a>
</td>
<td title="R31.F29.B46">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_ENABLE">GTX3:CLK_COR_SEQ_1_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B45">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_ENABLE">GTX3:CLK_COR_SEQ_1_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[10]</a>
</td>
<td title="R31.F29.B45">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_ENABLE">GTX3:CLK_COR_SEQ_1_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B44">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[8]</a>
</td>
<td title="R31.F29.B44">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B43">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[6]</a>
</td>
<td title="R31.F29.B43">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B42">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[4]</a>
</td>
<td title="R31.F29.B42">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B41">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[2]</a>
</td>
<td title="R31.F29.B41">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B40">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[0]</a>
</td>
<td title="R31.F29.B40">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[14]</a>
</td>
<td title="R31.F29.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_OVRD_THRESH">GTX3:RXBUF_OVRD_THRESH</a>
</td>
<td title="R31.F29.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_FIFO_ADDR_MODE">GTX3:RX_FIFO_ADDR_MODE[0]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_UDFL_THRESH">GTX3:RXBUF_UDFL_THRESH[4]</a>
</td>
<td title="R31.F29.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[11]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_UDFL_THRESH">GTX3:RXBUF_UDFL_THRESH[5]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_UDFL_THRESH">GTX3:RXBUF_UDFL_THRESH[2]</a>
</td>
<td title="R31.F29.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_UDFL_THRESH">GTX3:RXBUF_UDFL_THRESH[3]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[6]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_UDFL_THRESH">GTX3:RXBUF_UDFL_THRESH[0]</a>
</td>
<td title="R31.F29.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_UDFL_THRESH">GTX3:RXBUF_UDFL_THRESH[1]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[4]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_OVFL_THRESH">GTX3:RXBUF_OVFL_THRESH[4]</a>
</td>
<td title="R31.F29.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[5]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_OVFL_THRESH">GTX3:RXBUF_OVFL_THRESH[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[2]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_OVFL_THRESH">GTX3:RXBUF_OVFL_THRESH[2]</a>
</td>
<td title="R31.F29.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[3]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_OVFL_THRESH">GTX3:RXBUF_OVFL_THRESH[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[0]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_OVFL_THRESH">GTX3:RXBUF_OVFL_THRESH[0]</a>
</td>
<td title="R31.F29.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C[1]</a>
<a href="#tile-virtex6-GTX-GTX3:RXBUF_OVFL_THRESH">GTX3:RXBUF_OVFL_THRESH[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_IDLE_HI_CNT">GTX3:RX_IDLE_HI_CNT[2]</a>
</td>
<td title="R31.F29.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_IDLE_HI_CNT">GTX3:RX_IDLE_HI_CNT[3]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_IDLE_HI_CNT">GTX3:RX_IDLE_HI_CNT[0]</a>
</td>
<td title="R31.F29.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_IDLE_HI_CNT">GTX3:RX_IDLE_HI_CNT[1]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EN_IDLE_RESET_BUF">GTX3:RX_EN_IDLE_RESET_BUF</a>
</td>
<td title="R31.F29.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[11]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_XCLK_SEL">GTX3:RX_XCLK_SEL[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B28">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[8]</a>
</td>
<td title="R31.F29.B28">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B27">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[6]</a>
</td>
<td title="R31.F29.B27">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B26">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[4]</a>
</td>
<td title="R31.F29.B26">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B25">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[2]</a>
</td>
<td title="R31.F29.B25">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B24">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[0]</a>
</td>
<td title="R31.F29.B24">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B23">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_USE">GTX3:CHAN_BOND_SEQ_2_USE</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[14]</a>
</td>
<td title="R31.F29.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EN_IDLE_RESET_PH">GTX3:RX_EN_IDLE_RESET_PH</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B22">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_CFG">GTX3:CHAN_BOND_SEQ_2_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[12]</a>
</td>
<td title="R31.F29.B22">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_CFG">GTX3:CHAN_BOND_SEQ_2_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B21">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_CFG">GTX3:CHAN_BOND_SEQ_2_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[10]</a>
</td>
<td title="R31.F29.B21">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_CFG">GTX3:CHAN_BOND_SEQ_2_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B20">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[8]</a>
</td>
<td title="R31.F29.B20">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B19">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[6]</a>
</td>
<td title="R31.F29.B19">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B18">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[4]</a>
</td>
<td title="R31.F29.B18">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B17">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[2]</a>
</td>
<td title="R31.F29.B17">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B16">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[0]</a>
</td>
<td title="R31.F29.B16">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B15">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_KEEP_ALIGN">GTX3:CHAN_BOND_KEEP_ALIGN</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[14]</a>
</td>
<td title="R31.F29.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EN_MODE_RESET_BUF">GTX3:RX_EN_MODE_RESET_BUF</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B14">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_2_MAX_SKEW">GTX3:CHAN_BOND_2_MAX_SKEW[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[12]</a>
</td>
<td title="R31.F29.B14">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_2_MAX_SKEW">GTX3:CHAN_BOND_2_MAX_SKEW[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B13">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_2_MAX_SKEW">GTX3:CHAN_BOND_2_MAX_SKEW[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[10]</a>
</td>
<td title="R31.F29.B13">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_2_MAX_SKEW">GTX3:CHAN_BOND_2_MAX_SKEW[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B12">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[8]</a>
</td>
<td title="R31.F29.B12">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B11">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[6]</a>
</td>
<td title="R31.F29.B11">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B10">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[4]</a>
</td>
<td title="R31.F29.B10">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B9">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[2]</a>
</td>
<td title="R31.F29.B9">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B8">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[0]</a>
</td>
<td title="R31.F29.B8">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EN_REALIGN_RESET_BUF">GTX3:RX_EN_REALIGN_RESET_BUF</a>
</td>
<td title="R31.F29.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EN_RATE_RESET_BUF">GTX3:RX_EN_RATE_RESET_BUF</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B6">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_ENABLE">GTX3:CHAN_BOND_SEQ_2_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[12]</a>
</td>
<td title="R31.F29.B6">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_ENABLE">GTX3:CHAN_BOND_SEQ_2_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B5">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_ENABLE">GTX3:CHAN_BOND_SEQ_2_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[10]</a>
</td>
<td title="R31.F29.B5">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_ENABLE">GTX3:CHAN_BOND_SEQ_2_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B4">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[8]</a>
</td>
<td title="R31.F29.B4">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B3">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[6]</a>
</td>
<td title="R31.F29.B3">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B2">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[4]</a>
</td>
<td title="R31.F29.B2">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B1">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[2]</a>
</td>
<td title="R31.F29.B1">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R31.F28.B0">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[0]</a>
</td>
<td title="R31.F29.B0">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R32</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DATA_WIDTH">GTX3:RX_DATA_WIDTH[2]</a>
</td>
<td title="R32.F29.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[15]</a>
<a href="#tile-virtex6-GTX-GTX3:GEN_RXUSRCLK">GTX3:GEN_RXUSRCLK</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DATA_WIDTH">GTX3:RX_DATA_WIDTH[0]</a>
</td>
<td title="R32.F29.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DATA_WIDTH">GTX3:RX_DATA_WIDTH[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B61">
<a href="#tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG[16]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[10]</a>
</td>
<td title="R32.F29.B61">
<a href="#tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_CFG">GTX3:CHAN_BOND_SEQ_2_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_CLK25_DIVIDER">GTX3:RX_CLK25_DIVIDER[3]</a>
</td>
<td title="R32.F29.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_CLK25_DIVIDER">GTX3:RX_CLK25_DIVIDER[4]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[6]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_CLK25_DIVIDER">GTX3:RX_CLK25_DIVIDER[1]</a>
</td>
<td title="R32.F29.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_CLK25_DIVIDER">GTX3:RX_CLK25_DIVIDER[2]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B58">
<a href="#tile-virtex6-GTX-GTX3:AC_CAP_DIS">GTX3:AC_CAP_DIS</a>
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[4]</a>
</td>
<td title="R32.F29.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[5]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_CLK25_DIVIDER">GTX3:RX_CLK25_DIVIDER[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[2]</a>
<a href="#tile-virtex6-GTX-GTX3:OOBDETECT_THRESHOLD">GTX3:OOBDETECT_THRESHOLD[2]</a>
</td>
<td title="R32.F29.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[3]</a>
<a href="#tile-virtex6-GTX-GTX3:GTX_CFG_PWRUP">GTX3:GTX_CFG_PWRUP</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[0]</a>
<a href="#tile-virtex6-GTX-GTX3:OOBDETECT_THRESHOLD">GTX3:OOBDETECT_THRESHOLD[0]</a>
</td>
<td title="R32.F29.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17[1]</a>
<a href="#tile-virtex6-GTX-GTX3:OOBDETECT_THRESHOLD">GTX3:OOBDETECT_THRESHOLD[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B55">
<a href="#tile-virtex6-GTX-GTX3:CDR_PH_ADJ_TIME">GTX3:CDR_PH_ADJ_TIME[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[14]</a>
</td>
<td title="R32.F29.B55">
<a href="#tile-virtex6-GTX-GTX3:CDR_PH_ADJ_TIME">GTX3:CDR_PH_ADJ_TIME[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B54">
<a href="#tile-virtex6-GTX-GTX3:CDR_PH_ADJ_TIME">GTX3:CDR_PH_ADJ_TIME[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[12]</a>
</td>
<td title="R32.F29.B54">
<a href="#tile-virtex6-GTX-GTX3:CDR_PH_ADJ_TIME">GTX3:CDR_PH_ADJ_TIME[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[26]</a>
</td>
<td title="R32.F29.B53">
<a href="#tile-virtex6-GTX-GTX3:CDR_PH_ADJ_TIME">GTX3:CDR_PH_ADJ_TIME[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[24]</a>
</td>
<td title="R32.F29.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[25]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[22]</a>
</td>
<td title="R32.F29.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[23]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[20]</a>
</td>
<td title="R32.F29.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[21]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[18]</a>
</td>
<td title="R32.F29.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[16]</a>
</td>
<td title="R32.F29.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[14]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[14]</a>
</td>
<td title="R32.F29.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[12]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[12]</a>
</td>
<td title="R32.F29.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[10]</a>
</td>
<td title="R32.F29.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[11]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[8]</a>
</td>
<td title="R32.F29.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[6]</a>
</td>
<td title="R32.F29.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[4]</a>
</td>
<td title="R32.F29.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[2]</a>
</td>
<td title="R32.F29.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[0]</a>
</td>
<td title="R32.F29.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B39">
<a href="#tile-virtex6-GTX-GTX3:ALIGN_COMMA_WORD">GTX3:ALIGN_COMMA_WORD[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[14]</a>
</td>
<td title="R32.F29.B39">
<a href="#tile-virtex6-GTX-GTX3:DEC_VALID_COMMA_ONLY">GTX3:DEC_VALID_COMMA_ONLY</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[12]</a>
<a href="#tile-virtex6-GTX-GTX3:USR_CODE_ERR_CLR">GTX3:USR_CODE_ERR_CLR</a>
</td>
<td title="R32.F29.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DECODE_SEQ_MATCH">GTX3:RX_DECODE_SEQ_MATCH</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B37">
<a href="#tile-virtex6-GTX-GTX3:DEC_PCOMMA_DETECT">GTX3:DEC_PCOMMA_DETECT</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[10]</a>
</td>
<td title="R32.F29.B37">
<a href="#tile-virtex6-GTX-GTX3:DEC_MCOMMA_DETECT">GTX3:DEC_MCOMMA_DETECT</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B36">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[8]</a>
</td>
<td title="R32.F29.B36">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B35">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[6]</a>
</td>
<td title="R32.F29.B35">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B34">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[4]</a>
</td>
<td title="R32.F29.B34">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B33">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[2]</a>
</td>
<td title="R32.F29.B33">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B32">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[0]</a>
</td>
<td title="R32.F29.B32">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_SLIDE_AUTO_WAIT">GTX3:RX_SLIDE_AUTO_WAIT[2]</a>
</td>
<td title="R32.F29.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_SLIDE_AUTO_WAIT">GTX3:RX_SLIDE_AUTO_WAIT[3]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_SLIDE_AUTO_WAIT">GTX3:RX_SLIDE_AUTO_WAIT[0]</a>
</td>
<td title="R32.F29.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_SLIDE_AUTO_WAIT">GTX3:RX_SLIDE_AUTO_WAIT[1]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B29">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_DET_LEN">GTX3:CLK_COR_DET_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[10]</a>
</td>
<td title="R32.F29.B29">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_DET_LEN">GTX3:CLK_COR_DET_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B28">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[8]</a>
</td>
<td title="R32.F29.B28">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B27">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[6]</a>
</td>
<td title="R32.F29.B27">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B26">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[4]</a>
</td>
<td title="R32.F29.B26">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B25">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[2]</a>
</td>
<td title="R32.F29.B25">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B24">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[0]</a>
</td>
<td title="R32.F29.B24">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[14]</a>
<a href="#tile-virtex6-GTX-GTX3:SHOW_REALIGN_COMMA">GTX3:SHOW_REALIGN_COMMA</a>
</td>
<td title="R32.F29.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_CDR_FORCE_ROTATE">GTX3:RX_CDR_FORCE_ROTATE</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_SLIDE_MODE">GTX3:RX_SLIDE_MODE[0]</a>
</td>
<td title="R32.F29.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_SLIDE_MODE">GTX3:RX_SLIDE_MODE[1]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B21">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_ADJ_LEN">GTX3:CLK_COR_ADJ_LEN[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[10]</a>
</td>
<td title="R32.F29.B21">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_ADJ_LEN">GTX3:CLK_COR_ADJ_LEN[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B20">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[8]</a>
</td>
<td title="R32.F29.B20">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B19">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[6]</a>
</td>
<td title="R32.F29.B19">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B18">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[4]</a>
</td>
<td title="R32.F29.B18">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B17">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[2]</a>
</td>
<td title="R32.F29.B17">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B16">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[0]</a>
</td>
<td title="R32.F29.B16">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B15">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_USE">GTX3:CLK_COR_SEQ_2_USE</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[14]</a>
</td>
<td title="R32.F29.B15">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_INSERT_IDLE_FLAG">GTX3:CLK_COR_INSERT_IDLE_FLAG</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B14">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_ENABLE">GTX3:CLK_COR_SEQ_2_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[12]</a>
</td>
<td title="R32.F29.B14">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_ENABLE">GTX3:CLK_COR_SEQ_2_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B13">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_ENABLE">GTX3:CLK_COR_SEQ_2_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[10]</a>
</td>
<td title="R32.F29.B13">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_ENABLE">GTX3:CLK_COR_SEQ_2_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B12">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[8]</a>
</td>
<td title="R32.F29.B12">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B11">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[6]</a>
</td>
<td title="R32.F29.B11">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B10">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[4]</a>
</td>
<td title="R32.F29.B10">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B9">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[2]</a>
</td>
<td title="R32.F29.B9">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B8">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[0]</a>
</td>
<td title="R32.F29.B8">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B7">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MAX_LAT">GTX3:CLK_COR_MAX_LAT[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[14]</a>
</td>
<td title="R32.F29.B7">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MAX_LAT">GTX3:CLK_COR_MAX_LAT[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B6">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MAX_LAT">GTX3:CLK_COR_MAX_LAT[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[12]</a>
</td>
<td title="R32.F29.B6">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MAX_LAT">GTX3:CLK_COR_MAX_LAT[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B5">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MAX_LAT">GTX3:CLK_COR_MAX_LAT[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[10]</a>
</td>
<td title="R32.F29.B5">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_MAX_LAT">GTX3:CLK_COR_MAX_LAT[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B4">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[8]</a>
</td>
<td title="R32.F29.B4">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B3">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[6]</a>
</td>
<td title="R32.F29.B3">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B2">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[4]</a>
</td>
<td title="R32.F29.B2">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B1">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[2]</a>
</td>
<td title="R32.F29.B1">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R32.F28.B0">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[0]</a>
</td>
<td title="R32.F29.B0">
<a href="#tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R33</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_OUT">GTX3:TXPLL_DIVSEL_OUT[0]</a>
</td>
<td title="R33.F29.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_OUT">GTX3:TXPLL_DIVSEL_OUT[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_LKDET_CFG">GTX3:TXPLL_LKDET_CFG[1]</a>
</td>
<td title="R33.F29.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_LKDET_CFG">GTX3:TXPLL_LKDET_CFG[2]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B61">
<a href="#tile-virtex6-GTX-GTX3:A_TXPOWERDOWN">GTX3:A_TXPOWERDOWN[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[10]</a>
</td>
<td title="R33.F29.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_LKDET_CFG">GTX3:TXPLL_LKDET_CFG[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_CLK_SOURCE">GTX3:TX_CLK_SOURCE[0]</a>
</td>
<td title="R33.F29.B60">
<a href="#tile-virtex6-GTX-GTX3:A_TXPOWERDOWN">GTX3:A_TXPOWERDOWN[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL45_FB">GTX3:TXPLL_DIVSEL45_FB[0]</a>
</td>
<td title="R33.F29.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_STARTUP_EN">GTX3:TXPLL_STARTUP_EN</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_FB">GTX3:TXPLL_DIVSEL_FB[4]</a>
</td>
<td title="R33.F29.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_FB">GTX3:TXPLL_DIVSEL_FB[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_FB">GTX3:TXPLL_DIVSEL_FB[2]</a>
</td>
<td title="R33.F29.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_FB">GTX3:TXPLL_DIVSEL_FB[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[0]</a>
</td>
<td title="R33.F29.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_FB">GTX3:TXPLL_DIVSEL_FB[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B55">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_CP_CFG">GTX3:TXPLL_CP_CFG[6]</a>
</td>
<td title="R33.F29.B55">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_CP_CFG">GTX3:TXPLL_CP_CFG[7]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_CP_CFG">GTX3:TXPLL_CP_CFG[4]</a>
</td>
<td title="R33.F29.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_CP_CFG">GTX3:TXPLL_CP_CFG[5]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_CP_CFG">GTX3:TXPLL_CP_CFG[2]</a>
</td>
<td title="R33.F29.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_CP_CFG">GTX3:TXPLL_CP_CFG[3]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_CP_CFG">GTX3:TXPLL_CP_CFG[0]</a>
</td>
<td title="R33.F29.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_CP_CFG">GTX3:TXPLL_CP_CFG[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[22]</a>
</td>
<td title="R33.F29.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[23]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[20]</a>
</td>
<td title="R33.F29.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[21]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[18]</a>
</td>
<td title="R33.F29.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[16]</a>
</td>
<td title="R33.F29.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[14]</a>
</td>
<td title="R33.F29.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[12]</a>
</td>
<td title="R33.F29.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[10]</a>
</td>
<td title="R33.F29.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[8]</a>
</td>
<td title="R33.F29.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[6]</a>
</td>
<td title="R33.F29.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[4]</a>
</td>
<td title="R33.F29.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[2]</a>
</td>
<td title="R33.F29.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[0]</a>
</td>
<td title="R33.F29.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B39">
<a href="#tile-virtex6-GTX-GTX3:A_RXPLLPOWERDOWN">GTX3:A_RXPLLPOWERDOWN</a>
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[14]</a>
</td>
<td title="R33.F29.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_OVERSAMPLE_MODE">GTX3:RX_OVERSAMPLE_MODE</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B38">
<a href="#tile-virtex6-GTX-GTX3:A_PLLCLKRXRESET">GTX3:A_PLLCLKRXRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[12]</a>
</td>
<td title="R33.F29.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PLL_DRP_EN">GTX3:PLL_DRP_EN</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B37">
<a href="#tile-virtex6-GTX-GTX3:A_PLLRXRESET">GTX3:A_PLLRXRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[10]</a>
</td>
<td title="R33.F29.B37">
<a href="#tile-virtex6-GTX-GTX3:A_RXPLLLKDETEN">GTX3:A_RXPLLLKDETEN</a>
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLLREFSEL_STATIC">GTX3:RXPLLREFSEL_STATIC[1]</a>
</td>
<td title="R33.F29.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLLREFSEL_STATIC">GTX3:RXPLLREFSEL_STATIC[2]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[6]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLLREFSEL_MODE">GTX3:RXPLLREFSEL_MODE[0]</a>
</td>
<td title="R33.F29.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLLREFSEL_STATIC">GTX3:RXPLLREFSEL_STATIC[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[4]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_REF">GTX3:RXPLL_DIVSEL_REF[4]</a>
</td>
<td title="R33.F29.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[5]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_REF">GTX3:RXPLL_DIVSEL_REF[0]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[2]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_REF">GTX3:RXPLL_DIVSEL_REF[2]</a>
</td>
<td title="R33.F29.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[3]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_REF">GTX3:RXPLL_DIVSEL_REF[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[0]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLLREFSEL_TESTCLK">GTX3:RXPLLREFSEL_TESTCLK[0]</a>
</td>
<td title="R33.F29.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C[1]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_REF">GTX3:RXPLL_DIVSEL_REF[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_OUT">GTX3:RXPLL_DIVSEL_OUT[0]</a>
</td>
<td title="R33.F29.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_OUT">GTX3:RXPLL_DIVSEL_OUT[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_LKDET_CFG">GTX3:RXPLL_LKDET_CFG[1]</a>
</td>
<td title="R33.F29.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_LKDET_CFG">GTX3:RXPLL_LKDET_CFG[2]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B29">
<a href="#tile-virtex6-GTX-GTX3:A_RXPOWERDOWN">GTX3:A_RXPOWERDOWN[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[10]</a>
</td>
<td title="R33.F29.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[11]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_LKDET_CFG">GTX3:RXPLL_LKDET_CFG[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[8]</a>
</td>
<td title="R33.F29.B28">
<a href="#tile-virtex6-GTX-GTX3:A_RXPOWERDOWN">GTX3:A_RXPOWERDOWN[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[6]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL45_FB">GTX3:RXPLL_DIVSEL45_FB[0]</a>
</td>
<td title="R33.F29.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_STARTUP_EN">GTX3:RXPLL_STARTUP_EN</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[4]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_FB">GTX3:RXPLL_DIVSEL_FB[4]</a>
</td>
<td title="R33.F29.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[5]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_FB">GTX3:RXPLL_DIVSEL_FB[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[2]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_FB">GTX3:RXPLL_DIVSEL_FB[2]</a>
</td>
<td title="R33.F29.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[3]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_FB">GTX3:RXPLL_DIVSEL_FB[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[0]</a>
</td>
<td title="R33.F29.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B[1]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_FB">GTX3:RXPLL_DIVSEL_FB[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_CP_CFG">GTX3:RXPLL_CP_CFG[6]</a>
</td>
<td title="R33.F29.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_CP_CFG">GTX3:RXPLL_CP_CFG[7]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_CP_CFG">GTX3:RXPLL_CP_CFG[4]</a>
</td>
<td title="R33.F29.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_CP_CFG">GTX3:RXPLL_CP_CFG[5]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_CP_CFG">GTX3:RXPLL_CP_CFG[2]</a>
</td>
<td title="R33.F29.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[11]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_CP_CFG">GTX3:RXPLL_CP_CFG[3]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_CP_CFG">GTX3:RXPLL_CP_CFG[0]</a>
</td>
<td title="R33.F29.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_CP_CFG">GTX3:RXPLL_CP_CFG[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[6]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[22]</a>
</td>
<td title="R33.F29.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[23]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[4]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[20]</a>
</td>
<td title="R33.F29.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[5]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[21]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[2]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[18]</a>
</td>
<td title="R33.F29.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[3]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[19]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[0]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[16]</a>
</td>
<td title="R33.F29.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A[1]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[17]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[14]</a>
</td>
<td title="R33.F29.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[12]</a>
</td>
<td title="R33.F29.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[10]</a>
</td>
<td title="R33.F29.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[11]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[8]</a>
</td>
<td title="R33.F29.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[6]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[6]</a>
</td>
<td title="R33.F29.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[4]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[4]</a>
</td>
<td title="R33.F29.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[5]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[2]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[2]</a>
</td>
<td title="R33.F29.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[3]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[0]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[0]</a>
</td>
<td title="R33.F29.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19[1]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RESET_DRP_EN">GTX3:RESET_DRP_EN</a>
</td>
<td title="R33.F29.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[15]</a>
<a href="#tile-virtex6-GTX-GTX3:MASTER_DRP_EN">GTX3:MASTER_DRP_EN</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B6">
<a href="#tile-virtex6-GTX-GTX3:A_RXCDRPHASERESET">GTX3:A_RXCDRPHASERESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[12]</a>
</td>
<td title="R33.F29.B6">
<a href="#tile-virtex6-GTX-GTX3:A_RXDFERESET">GTX3:A_RXDFERESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B5">
<a href="#tile-virtex6-GTX-GTX3:A_RXCDRHOLD">GTX3:A_RXCDRHOLD</a>
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[10]</a>
</td>
<td title="R33.F29.B5">
<a href="#tile-virtex6-GTX-GTX3:A_RXCDRFREQRESET">GTX3:A_RXCDRFREQRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B4">
<a href="#tile-virtex6-GTX-GTX3:A_RXRESET">GTX3:A_RXRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[8]</a>
</td>
<td title="R33.F29.B4">
<a href="#tile-virtex6-GTX-GTX3:A_TXRESET">GTX3:A_TXRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B3">
<a href="#tile-virtex6-GTX-GTX3:A_GTXRXRESET">GTX3:A_GTXRXRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[6]</a>
</td>
<td title="R33.F29.B3">
<a href="#tile-virtex6-GTX-GTX3:A_RXBUFRESET">GTX3:A_RXBUFRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B2">
<a href="#tile-virtex6-GTX-GTX3:A_RXCDRRESET">GTX3:A_RXCDRRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[4]</a>
</td>
<td title="R33.F29.B2">
<a href="#tile-virtex6-GTX-GTX3:A_GTXTXRESET">GTX3:A_GTXTXRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[2]</a>
<a href="#tile-virtex6-GTX-GTX3:GEARBOX_ENDEC">GTX3:GEARBOX_ENDEC[2]</a>
</td>
<td title="R33.F29.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[3]</a>
<a href="#tile-virtex6-GTX-GTX3:RXGEARBOX_USE">GTX3:RXGEARBOX_USE</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R33.F28.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[0]</a>
<a href="#tile-virtex6-GTX-GTX3:GEARBOX_ENDEC">GTX3:GEARBOX_ENDEC[0]</a>
</td>
<td title="R33.F29.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18[1]</a>
<a href="#tile-virtex6-GTX-GTX3:GEARBOX_ENDEC">GTX3:GEARBOX_ENDEC[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R34</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[14]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_IDLE_VAL">GTX3:SATA_IDLE_VAL[2]</a>
</td>
<td title="R34.F29.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_EN_RATE_RESET_BUF">GTX3:TX_EN_RATE_RESET_BUF</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[12]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_IDLE_VAL">GTX3:SATA_IDLE_VAL[0]</a>
</td>
<td title="R34.F29.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[13]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_IDLE_VAL">GTX3:SATA_IDLE_VAL[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[10]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_INIT">GTX3:SATA_MIN_INIT[4]</a>
</td>
<td title="R34.F29.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[11]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_INIT">GTX3:SATA_MIN_INIT[5]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[8]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_INIT">GTX3:SATA_MIN_INIT[2]</a>
</td>
<td title="R34.F29.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[9]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_INIT">GTX3:SATA_MIN_INIT[3]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[6]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_INIT">GTX3:SATA_MIN_INIT[0]</a>
</td>
<td title="R34.F29.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[7]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_INIT">GTX3:SATA_MIN_INIT[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[4]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_INIT">GTX3:SATA_MAX_INIT[4]</a>
</td>
<td title="R34.F29.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[5]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_INIT">GTX3:SATA_MAX_INIT[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[2]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_INIT">GTX3:SATA_MAX_INIT[2]</a>
</td>
<td title="R34.F29.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[3]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_INIT">GTX3:SATA_MAX_INIT[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[0]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_INIT">GTX3:SATA_MAX_INIT[0]</a>
</td>
<td title="R34.F29.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27[1]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_INIT">GTX3:SATA_MAX_INIT[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B55">
<a href="#tile-virtex6-GTX-GTX3:BGTEST_CFG">GTX3:BGTEST_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[14]</a>
</td>
<td title="R34.F29.B55">
<a href="#tile-virtex6-GTX-GTX3:BGTEST_CFG">GTX3:BGTEST_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_SATA">GTX3:TXPLL_SATA[0]</a>
</td>
<td title="R34.F29.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_SATA">GTX3:TXPLL_SATA[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[10]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_WAKE">GTX3:SATA_MIN_WAKE[4]</a>
</td>
<td title="R34.F29.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[11]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_WAKE">GTX3:SATA_MIN_WAKE[5]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[8]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_WAKE">GTX3:SATA_MIN_WAKE[2]</a>
</td>
<td title="R34.F29.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[9]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_WAKE">GTX3:SATA_MIN_WAKE[3]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[6]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_WAKE">GTX3:SATA_MIN_WAKE[0]</a>
</td>
<td title="R34.F29.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[7]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_WAKE">GTX3:SATA_MIN_WAKE[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[4]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_WAKE">GTX3:SATA_MAX_WAKE[4]</a>
</td>
<td title="R34.F29.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[5]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_WAKE">GTX3:SATA_MAX_WAKE[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[2]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_WAKE">GTX3:SATA_MAX_WAKE[2]</a>
</td>
<td title="R34.F29.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[3]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_WAKE">GTX3:SATA_MAX_WAKE[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[0]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_WAKE">GTX3:SATA_MAX_WAKE[0]</a>
</td>
<td title="R34.F29.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26[1]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_WAKE">GTX3:SATA_MAX_WAKE[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B47">
<a href="#tile-virtex6-GTX-GTX3:A_RXENPMAPHASEALIGN">GTX3:A_RXENPMAPHASEALIGN</a>
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[14]</a>
</td>
<td title="R34.F29.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_PMADATA_OPT">GTX3:TX_PMADATA_OPT</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[12]</a>
<a href="#tile-virtex6-GTX-GTX3:POLARITY_DRP_EN">GTX3:POLARITY_DRP_EN</a>
</td>
<td title="R34.F29.B46">
<a href="#tile-virtex6-GTX-GTX3:A_RXPMASETPHASE">GTX3:A_RXPMASETPHASE</a>
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B45">
<a href="#tile-virtex6-GTX-GTX3:A_RXPOLARITY">GTX3:A_RXPOLARITY</a>
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[10]</a>
</td>
<td title="R34.F29.B45">
<a href="#tile-virtex6-GTX-GTX3:A_TXPOLARITY">GTX3:A_TXPOLARITY</a>
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B44">
<a href="#tile-virtex6-GTX-GTX3:CM_TRIM">GTX3:CM_TRIM[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[8]</a>
</td>
<td title="R34.F29.B44">
<a href="#tile-virtex6-GTX-GTX3:CM_TRIM">GTX3:CM_TRIM[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_NON_P2">GTX3:TRANS_TIME_NON_P2[6]</a>
</td>
<td title="R34.F29.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_NON_P2">GTX3:TRANS_TIME_NON_P2[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_NON_P2">GTX3:TRANS_TIME_NON_P2[4]</a>
</td>
<td title="R34.F29.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_NON_P2">GTX3:TRANS_TIME_NON_P2[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_NON_P2">GTX3:TRANS_TIME_NON_P2[2]</a>
</td>
<td title="R34.F29.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_NON_P2">GTX3:TRANS_TIME_NON_P2[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_NON_P2">GTX3:TRANS_TIME_NON_P2[0]</a>
</td>
<td title="R34.F29.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_NON_P2">GTX3:TRANS_TIME_NON_P2[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B39">
<a href="#tile-virtex6-GTX-GTX3:COM_BURST_VAL">GTX3:COM_BURST_VAL[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[14]</a>
</td>
<td title="R34.F29.B39">
<a href="#tile-virtex6-GTX-GTX3:COM_BURST_VAL">GTX3:COM_BURST_VAL[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B38">
<a href="#tile-virtex6-GTX-GTX3:COM_BURST_VAL">GTX3:COM_BURST_VAL[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[12]</a>
</td>
<td title="R34.F29.B38">
<a href="#tile-virtex6-GTX-GTX3:COM_BURST_VAL">GTX3:COM_BURST_VAL[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[10]</a>
</td>
<td title="R34.F29.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[8]</a>
</td>
<td title="R34.F29.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[6]</a>
</td>
<td title="R34.F29.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[4]</a>
</td>
<td title="R34.F29.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[2]</a>
</td>
<td title="R34.F29.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[0]</a>
</td>
<td title="R34.F29.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_CLK25_DIVIDER">GTX3:TX_CLK25_DIVIDER[4]</a>
</td>
<td title="R34.F29.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_CLK25_DIVIDER">GTX3:TX_CLK25_DIVIDER[2]</a>
</td>
<td title="R34.F29.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_CLK25_DIVIDER">GTX3:TX_CLK25_DIVIDER[3]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_CLK25_DIVIDER">GTX3:TX_CLK25_DIVIDER[0]</a>
</td>
<td title="R34.F29.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_CLK25_DIVIDER">GTX3:TX_CLK25_DIVIDER[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2[8]</a>
</td>
<td title="R34.F29.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2[6]</a>
</td>
<td title="R34.F29.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2[4]</a>
</td>
<td title="R34.F29.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2[2]</a>
</td>
<td title="R34.F29.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2[0]</a>
</td>
<td title="R34.F29.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[14]</a>
</td>
<td title="R34.F29.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CAS_CLK_EN">GTX3:PMA_CAS_CLK_EN</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[12]</a>
</td>
<td title="R34.F29.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[10]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT1">HCLK_GTX:MUX.SOUTHREFCLKOUT1[1]</a>
</td>
<td title="R34.F29.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[8]</a>
</td>
<td title="R34.F29.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[9]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT1">HCLK_GTX:MUX.SOUTHREFCLKOUT1[0]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[6]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT0">HCLK_GTX:MUX.SOUTHREFCLKOUT0[0]</a>
</td>
<td title="R34.F29.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[7]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT0">HCLK_GTX:MUX.SOUTHREFCLKOUT0[1]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[4]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT1">HCLK_GTX:MUX.NORTHREFCLKOUT1[1]</a>
</td>
<td title="R34.F29.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[2]</a>
</td>
<td title="R34.F29.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[3]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT1">HCLK_GTX:MUX.NORTHREFCLKOUT1[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[0]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT0">HCLK_GTX:MUX.NORTHREFCLKOUT0[0]</a>
</td>
<td title="R34.F29.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22[1]</a>
<a href="#tile-virtex6-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT0">HCLK_GTX:MUX.NORTHREFCLKOUT0[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B15">
<a href="#tile-virtex6-GTX-GTX3:A_TXELECIDLE">GTX3:A_TXELECIDLE</a>
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[14]</a>
</td>
<td title="R34.F29.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PCI_EXPRESS_MODE">GTX3:PCI_EXPRESS_MODE</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[12]</a>
</td>
<td title="R34.F29.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[10]</a>
</td>
<td title="R34.F29.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[8]</a>
</td>
<td title="R34.F29.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[6]</a>
</td>
<td title="R34.F29.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[4]</a>
</td>
<td title="R34.F29.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[2]</a>
</td>
<td title="R34.F29.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[0]</a>
</td>
<td title="R34.F29.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B7">
<a href="#tile-virtex6-GTX-GTX3:A_TXPLLPOWERDOWN">GTX3:A_TXPLLPOWERDOWN</a>
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[14]</a>
</td>
<td title="R34.F29.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_OVERSAMPLE_MODE">GTX3:TX_OVERSAMPLE_MODE</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B6">
<a href="#tile-virtex6-GTX-GTX3:A_PLLCLKTXRESET">GTX3:A_PLLCLKTXRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[12]</a>
</td>
<td title="R34.F29.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PDELIDLE_DRP_EN">GTX3:PDELIDLE_DRP_EN</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B5">
<a href="#tile-virtex6-GTX-GTX3:A_PLLTXRESET">GTX3:A_PLLTXRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[10]</a>
</td>
<td title="R34.F29.B5">
<a href="#tile-virtex6-GTX-GTX3:A_TXPLLLKDETEN">GTX3:A_TXPLLLKDETEN</a>
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLLREFSEL_STATIC">GTX3:TXPLLREFSEL_STATIC[1]</a>
</td>
<td title="R34.F29.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLLREFSEL_STATIC">GTX3:TXPLLREFSEL_STATIC[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLLREFSEL_MODE">GTX3:TXPLLREFSEL_MODE[0]</a>
</td>
<td title="R34.F29.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLLREFSEL_STATIC">GTX3:TXPLLREFSEL_STATIC[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_REF">GTX3:TXPLL_DIVSEL_REF[4]</a>
</td>
<td title="R34.F29.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_REF">GTX3:TXPLL_DIVSEL_REF[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_REF">GTX3:TXPLL_DIVSEL_REF[2]</a>
</td>
<td title="R34.F29.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_REF">GTX3:TXPLL_DIVSEL_REF[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R34.F28.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLLREFSEL_TESTCLK">GTX3:TXPLLREFSEL_TESTCLK[0]</a>
</td>
<td title="R34.F29.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_REF">GTX3:TXPLL_DIVSEL_REF[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R35</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_XCLK_SEL">GTX3:TX_XCLK_SEL[0]</a>
</td>
<td title="R35.F29.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TXGEARBOX_USE">GTX3:TXGEARBOX_USE</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_IDLE_ASSERT_DELAY">GTX3:TX_IDLE_ASSERT_DELAY[1]</a>
</td>
<td title="R35.F29.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_IDLE_ASSERT_DELAY">GTX3:TX_IDLE_ASSERT_DELAY[2]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B61">
<a href="#tile-virtex6-GTX-GTX3:COMMA_DOUBLE">GTX3:COMMA_DOUBLE</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[10]</a>
</td>
<td title="R35.F29.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_IDLE_ASSERT_DELAY">GTX3:TX_IDLE_ASSERT_DELAY[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B60">
<a href="#tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[8]</a>
</td>
<td title="R35.F29.B60">
<a href="#tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B59">
<a href="#tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[6]</a>
</td>
<td title="R35.F29.B59">
<a href="#tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B58">
<a href="#tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[4]</a>
</td>
<td title="R35.F29.B58">
<a href="#tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B57">
<a href="#tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[2]</a>
</td>
<td title="R35.F29.B57">
<a href="#tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B56">
<a href="#tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[0]</a>
</td>
<td title="R35.F29.B56">
<a href="#tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B55">
<a href="#tile-virtex6-GTX-GTX3:DFE_CAL_TIME">GTX3:DFE_CAL_TIME[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[14]</a>
</td>
<td title="R35.F29.B55">
<a href="#tile-virtex6-GTX-GTX3:DFE_CAL_TIME">GTX3:DFE_CAL_TIME[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B54">
<a href="#tile-virtex6-GTX-GTX3:DFE_CAL_TIME">GTX3:DFE_CAL_TIME[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[12]</a>
</td>
<td title="R35.F29.B54">
<a href="#tile-virtex6-GTX-GTX3:DFE_CAL_TIME">GTX3:DFE_CAL_TIME[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EYE_SCANMODE">GTX3:RX_EYE_SCANMODE[1]</a>
</td>
<td title="R35.F29.B53">
<a href="#tile-virtex6-GTX-GTX3:DFE_CAL_TIME">GTX3:DFE_CAL_TIME[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RCV_TERM_VTTRX">GTX3:RCV_TERM_VTTRX</a>
</td>
<td title="R35.F29.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EYE_SCANMODE">GTX3:RX_EYE_SCANMODE[0]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TERMINATION_OVRD">GTX3:TERMINATION_OVRD</a>
</td>
<td title="R35.F29.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RCV_TERM_GND">GTX3:RCV_TERM_GND</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TERMINATION_CTRL">GTX3:TERMINATION_CTRL[4]</a>
</td>
<td title="R35.F29.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TERMINATION_CTRL">GTX3:TERMINATION_CTRL[2]</a>
</td>
<td title="R35.F29.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TERMINATION_CTRL">GTX3:TERMINATION_CTRL[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TERMINATION_CTRL">GTX3:TERMINATION_CTRL[0]</a>
</td>
<td title="R35.F29.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TERMINATION_CTRL">GTX3:TERMINATION_CTRL[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EYE_OFFSET">GTX3:RX_EYE_OFFSET[6]</a>
</td>
<td title="R35.F29.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EYE_OFFSET">GTX3:RX_EYE_OFFSET[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EYE_OFFSET">GTX3:RX_EYE_OFFSET[4]</a>
</td>
<td title="R35.F29.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EYE_OFFSET">GTX3:RX_EYE_OFFSET[5]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EYE_OFFSET">GTX3:RX_EYE_OFFSET[2]</a>
</td>
<td title="R35.F29.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[11]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EYE_OFFSET">GTX3:RX_EYE_OFFSET[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EYE_OFFSET">GTX3:RX_EYE_OFFSET[0]</a>
</td>
<td title="R35.F29.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EYE_OFFSET">GTX3:RX_EYE_OFFSET[1]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B43">
<a href="#tile-virtex6-GTX-GTX3:DFE_CFG">GTX3:DFE_CFG[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[6]</a>
</td>
<td title="R35.F29.B43">
<a href="#tile-virtex6-GTX-GTX3:DFE_CFG">GTX3:DFE_CFG[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B42">
<a href="#tile-virtex6-GTX-GTX3:DFE_CFG">GTX3:DFE_CFG[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[4]</a>
</td>
<td title="R35.F29.B42">
<a href="#tile-virtex6-GTX-GTX3:DFE_CFG">GTX3:DFE_CFG[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B41">
<a href="#tile-virtex6-GTX-GTX3:DFE_CFG">GTX3:DFE_CFG[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[2]</a>
</td>
<td title="R35.F29.B41">
<a href="#tile-virtex6-GTX-GTX3:DFE_CFG">GTX3:DFE_CFG[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B40">
<a href="#tile-virtex6-GTX-GTX3:DFE_CFG">GTX3:DFE_CFG[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[0]</a>
</td>
<td title="R35.F29.B40">
<a href="#tile-virtex6-GTX-GTX3:DFE_CFG">GTX3:DFE_CFG[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B39">
<a href="#tile-virtex6-GTX-GTX3:A_DFECLKDLYADJ">GTX3:A_DFECLKDLYADJ[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[14]</a>
</td>
<td title="R35.F29.B39">
<a href="#tile-virtex6-GTX-GTX3:DFE_DRP_EN">GTX3:DFE_DRP_EN</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B38">
<a href="#tile-virtex6-GTX-GTX3:A_DFECLKDLYADJ">GTX3:A_DFECLKDLYADJ[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[12]</a>
</td>
<td title="R35.F29.B38">
<a href="#tile-virtex6-GTX-GTX3:A_DFECLKDLYADJ">GTX3:A_DFECLKDLYADJ[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B37">
<a href="#tile-virtex6-GTX-GTX3:A_DFECLKDLYADJ">GTX3:A_DFECLKDLYADJ[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[10]</a>
</td>
<td title="R35.F29.B37">
<a href="#tile-virtex6-GTX-GTX3:A_DFECLKDLYADJ">GTX3:A_DFECLKDLYADJ[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B36">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP4">GTX3:A_DFETAP4[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[8]</a>
</td>
<td title="R35.F29.B36">
<a href="#tile-virtex6-GTX-GTX3:A_DFECLKDLYADJ">GTX3:A_DFECLKDLYADJ[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B35">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP4">GTX3:A_DFETAP4[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[6]</a>
</td>
<td title="R35.F29.B35">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP4">GTX3:A_DFETAP4[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B34">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP2">GTX3:A_DFETAP2[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[4]</a>
</td>
<td title="R35.F29.B34">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP4">GTX3:A_DFETAP4[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B33">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP2">GTX3:A_DFETAP2[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[2]</a>
</td>
<td title="R35.F29.B33">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP2">GTX3:A_DFETAP2[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B32">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP2">GTX3:A_DFETAP2[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[0]</a>
</td>
<td title="R35.F29.B32">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP2">GTX3:A_DFETAP2[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B31">
<a href="#tile-virtex6-GTX-GTX3:A_DFEDLYOVRD">GTX3:A_DFEDLYOVRD</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[14]</a>
</td>
<td title="R35.F29.B31">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAPOVRD">GTX3:A_DFETAPOVRD</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[12]</a>
</td>
<td title="R35.F29.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EN_IDLE_RESET_FR">GTX3:RX_EN_IDLE_RESET_FR</a>
</td>
<td title="R35.F29.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[11]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EN_IDLE_HOLD_DFE">GTX3:RX_EN_IDLE_HOLD_DFE</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B28">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP3">GTX3:A_DFETAP3[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[8]</a>
</td>
<td title="R35.F29.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EN_IDLE_HOLD_CDR">GTX3:RX_EN_IDLE_HOLD_CDR</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B27">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP3">GTX3:A_DFETAP3[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[6]</a>
</td>
<td title="R35.F29.B27">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP3">GTX3:A_DFETAP3[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B26">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP1">GTX3:A_DFETAP1[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[4]</a>
</td>
<td title="R35.F29.B26">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP3">GTX3:A_DFETAP3[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B25">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP1">GTX3:A_DFETAP1[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[2]</a>
</td>
<td title="R35.F29.B25">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP1">GTX3:A_DFETAP1[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B24">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP1">GTX3:A_DFETAP1[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[0]</a>
</td>
<td title="R35.F29.B24">
<a href="#tile-virtex6-GTX-GTX3:A_DFETAP1">GTX3:A_DFETAP1[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B23">
<a href="#tile-virtex6-GTX-GTX3:A_PRBSCNTRESET">GTX3:A_PRBSCNTRESET</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[14]</a>
</td>
<td title="R35.F29.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PRBS_DRP_EN">GTX3:PRBS_DRP_EN</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B22">
<a href="#tile-virtex6-GTX-GTX3:A_TXENPRBSTST">GTX3:A_TXENPRBSTST[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[12]</a>
</td>
<td title="R35.F29.B22">
<a href="#tile-virtex6-GTX-GTX3:A_TXENPRBSTST">GTX3:A_TXENPRBSTST[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B21">
<a href="#tile-virtex6-GTX-GTX3:A_TXPRBSFORCEERR">GTX3:A_TXPRBSFORCEERR</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[10]</a>
</td>
<td title="R35.F29.B21">
<a href="#tile-virtex6-GTX-GTX3:A_TXENPRBSTST">GTX3:A_TXENPRBSTST[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RXPRBSERR_LOOPBACK">GTX3:RXPRBSERR_LOOPBACK</a>
</td>
<td title="R35.F29.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B19">
<a href="#tile-virtex6-GTX-GTX3:A_RXENPRBSTST">GTX3:A_RXENPRBSTST[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[6]</a>
</td>
<td title="R35.F29.B19">
<a href="#tile-virtex6-GTX-GTX3:A_RXENPRBSTST">GTX3:A_RXENPRBSTST[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[4]</a>
</td>
<td title="R35.F29.B18">
<a href="#tile-virtex6-GTX-GTX3:A_RXENPRBSTST">GTX3:A_RXENPRBSTST[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B17">
<a href="#tile-virtex6-GTX-GTX3:A_LOOPBACK">GTX3:A_LOOPBACK[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[2]</a>
</td>
<td title="R35.F29.B17">
<a href="#tile-virtex6-GTX-GTX3:A_LOOPBACK">GTX3:A_LOOPBACK[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[0]</a>
<a href="#tile-virtex6-GTX-GTX3:LOOPBACK_DRP_EN">GTX3:LOOPBACK_DRP_EN</a>
</td>
<td title="R35.F29.B16">
<a href="#tile-virtex6-GTX-GTX3:A_LOOPBACK">GTX3:A_LOOPBACK[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B15">
<a href="#tile-virtex6-GTX-GTX3:A_RXENSAMPLEALIGN">GTX3:A_RXENSAMPLEALIGN</a>
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[14]</a>
</td>
<td title="R35.F29.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PHASEALIGN_DRP_EN">GTX3:PHASEALIGN_DRP_EN</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B14">
<a href="#tile-virtex6-GTX-GTX3:A_TXPMASETPHASE">GTX3:A_TXPMASETPHASE</a>
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[12]</a>
</td>
<td title="R35.F29.B14">
<a href="#tile-virtex6-GTX-GTX3:A_TXENPMAPHASEALIGN">GTX3:A_TXENPMAPHASEALIGN</a>
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[10]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MIN_COMSAS">GTX3:SAS_MIN_COMSAS[4]</a>
</td>
<td title="R35.F29.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[11]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MIN_COMSAS">GTX3:SAS_MIN_COMSAS[5]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[8]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MIN_COMSAS">GTX3:SAS_MIN_COMSAS[2]</a>
</td>
<td title="R35.F29.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[9]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MIN_COMSAS">GTX3:SAS_MIN_COMSAS[3]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[6]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MIN_COMSAS">GTX3:SAS_MIN_COMSAS[0]</a>
</td>
<td title="R35.F29.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[7]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MIN_COMSAS">GTX3:SAS_MIN_COMSAS[1]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[4]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MAX_COMSAS">GTX3:SAS_MAX_COMSAS[4]</a>
</td>
<td title="R35.F29.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[5]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MAX_COMSAS">GTX3:SAS_MAX_COMSAS[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[2]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MAX_COMSAS">GTX3:SAS_MAX_COMSAS[2]</a>
</td>
<td title="R35.F29.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[3]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MAX_COMSAS">GTX3:SAS_MAX_COMSAS[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[0]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MAX_COMSAS">GTX3:SAS_MAX_COMSAS[0]</a>
</td>
<td title="R35.F29.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29[1]</a>
<a href="#tile-virtex6-GTX-GTX3:SAS_MAX_COMSAS">GTX3:SAS_MAX_COMSAS[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[14]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_BURST_VAL">GTX3:SATA_BURST_VAL[2]</a>
</td>
<td title="R35.F29.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[12]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_BURST_VAL">GTX3:SATA_BURST_VAL[0]</a>
</td>
<td title="R35.F29.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[13]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_BURST_VAL">GTX3:SATA_BURST_VAL[1]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[10]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_BURST">GTX3:SATA_MIN_BURST[4]</a>
</td>
<td title="R35.F29.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[11]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_BURST">GTX3:SATA_MIN_BURST[5]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[8]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_BURST">GTX3:SATA_MIN_BURST[2]</a>
</td>
<td title="R35.F29.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[9]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_BURST">GTX3:SATA_MIN_BURST[3]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[6]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_BURST">GTX3:SATA_MIN_BURST[0]</a>
</td>
<td title="R35.F29.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[7]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MIN_BURST">GTX3:SATA_MIN_BURST[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[4]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_BURST">GTX3:SATA_MAX_BURST[4]</a>
</td>
<td title="R35.F29.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[5]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_BURST">GTX3:SATA_MAX_BURST[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[2]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_BURST">GTX3:SATA_MAX_BURST[2]</a>
</td>
<td title="R35.F29.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[3]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_BURST">GTX3:SATA_MAX_BURST[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R35.F28.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[0]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_BURST">GTX3:SATA_MAX_BURST[0]</a>
</td>
<td title="R35.F29.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28[1]</a>
<a href="#tile-virtex6-GTX-GTX3:SATA_MAX_BURST">GTX3:SATA_MAX_BURST[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R36</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[14]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[14]</a>
</td>
<td title="R36.F29.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[12]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[12]</a>
</td>
<td title="R36.F29.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[10]</a>
</td>
<td title="R36.F29.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[11]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[8]</a>
</td>
<td title="R36.F29.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[6]</a>
</td>
<td title="R36.F29.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[4]</a>
</td>
<td title="R36.F29.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[2]</a>
</td>
<td title="R36.F29.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[0]</a>
</td>
<td title="R36.F29.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B55">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[14]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[74]</a>
</td>
<td title="R36.F29.B55">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[75]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[12]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[72]</a>
</td>
<td title="R36.F29.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[73]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[70]</a>
</td>
<td title="R36.F29.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[11]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[71]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[68]</a>
</td>
<td title="R36.F29.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[69]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[66]</a>
</td>
<td title="R36.F29.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[67]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[64]</a>
</td>
<td title="R36.F29.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[65]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[18]</a>
</td>
<td title="R36.F29.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[19]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[16]</a>
</td>
<td title="R36.F29.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG[17]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[14]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[62]</a>
</td>
<td title="R36.F29.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[63]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[12]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[60]</a>
</td>
<td title="R36.F29.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[61]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[58]</a>
</td>
<td title="R36.F29.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[11]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[59]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[56]</a>
</td>
<td title="R36.F29.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[57]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[54]</a>
</td>
<td title="R36.F29.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[55]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[52]</a>
</td>
<td title="R36.F29.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[53]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[50]</a>
</td>
<td title="R36.F29.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[51]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[48]</a>
</td>
<td title="R36.F29.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[49]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[14]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[46]</a>
</td>
<td title="R36.F29.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[47]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[12]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[44]</a>
</td>
<td title="R36.F29.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[45]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[42]</a>
</td>
<td title="R36.F29.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[11]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[43]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[40]</a>
</td>
<td title="R36.F29.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[41]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[38]</a>
</td>
<td title="R36.F29.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[39]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[36]</a>
</td>
<td title="R36.F29.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[37]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[34]</a>
</td>
<td title="R36.F29.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[35]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[32]</a>
</td>
<td title="R36.F29.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[33]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[14]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[30]</a>
</td>
<td title="R36.F29.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[31]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[12]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[28]</a>
</td>
<td title="R36.F29.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[29]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[26]</a>
</td>
<td title="R36.F29.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[11]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[27]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[24]</a>
</td>
<td title="R36.F29.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[25]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[22]</a>
</td>
<td title="R36.F29.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[23]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[20]</a>
</td>
<td title="R36.F29.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[21]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[18]</a>
</td>
<td title="R36.F29.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[19]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[16]</a>
</td>
<td title="R36.F29.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[17]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[14]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[14]</a>
</td>
<td title="R36.F29.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[15]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[12]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[12]</a>
</td>
<td title="R36.F29.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[13]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[10]</a>
</td>
<td title="R36.F29.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[11]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[8]</a>
</td>
<td title="R36.F29.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[6]</a>
</td>
<td title="R36.F29.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[4]</a>
</td>
<td title="R36.F29.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[2]</a>
</td>
<td title="R36.F29.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[0]</a>
</td>
<td title="R36.F29.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DATA_WIDTH">GTX3:TX_DATA_WIDTH[2]</a>
</td>
<td title="R36.F29.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[15]</a>
<a href="#tile-virtex6-GTX-GTX3:GEN_TXUSRCLK">GTX3:GEN_TXUSRCLK</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DATA_WIDTH">GTX3:TX_DATA_WIDTH[0]</a>
</td>
<td title="R36.F29.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DATA_WIDTH">GTX3:TX_DATA_WIDTH[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[10]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_DETECT">GTX3:PCOMMA_DETECT</a>
</td>
<td title="R36.F29.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_BUFFER_USE">GTX3:TX_BUFFER_USE</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[8]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE[8]</a>
</td>
<td title="R36.F29.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[9]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[6]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE[6]</a>
</td>
<td title="R36.F29.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[7]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[4]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE[4]</a>
</td>
<td title="R36.F29.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[5]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[2]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE[2]</a>
</td>
<td title="R36.F29.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[3]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[0]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE[0]</a>
</td>
<td title="R36.F29.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31[1]</a>
<a href="#tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[14]</a>
<a href="#tile-virtex6-GTX-GTX3:INV.TXUSRCLK">~GTX3:INV.TXUSRCLK</a>
</td>
<td title="R36.F29.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[15]</a>
<a href="#tile-virtex6-GTX-GTX3:INV.TXUSRCLK2">~GTX3:INV.TXUSRCLK2</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_IDLE_DEASSERT_DELAY">GTX3:TX_IDLE_DEASSERT_DELAY[1]</a>
</td>
<td title="R36.F29.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_IDLE_DEASSERT_DELAY">GTX3:TX_IDLE_DEASSERT_DELAY[2]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[10]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_DETECT">GTX3:MCOMMA_DETECT</a>
</td>
<td title="R36.F29.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_IDLE_DEASSERT_DELAY">GTX3:TX_IDLE_DEASSERT_DELAY[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[8]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE[8]</a>
</td>
<td title="R36.F29.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[9]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[6]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE[6]</a>
</td>
<td title="R36.F29.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[7]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[4]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE[4]</a>
</td>
<td title="R36.F29.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[5]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[2]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE[2]</a>
</td>
<td title="R36.F29.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[3]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R36.F28.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[0]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE[0]</a>
</td>
<td title="R36.F29.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30[1]</a>
<a href="#tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R37</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[14]</a>
</td>
<td title="R37.F29.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[12]</a>
</td>
<td title="R37.F29.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[10]</a>
</td>
<td title="R37.F29.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[8]</a>
</td>
<td title="R37.F29.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_RATE">GTX3:TRANS_TIME_RATE[6]</a>
</td>
<td title="R37.F29.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_RATE">GTX3:TRANS_TIME_RATE[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_RATE">GTX3:TRANS_TIME_RATE[4]</a>
</td>
<td title="R37.F29.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_RATE">GTX3:TRANS_TIME_RATE[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_RATE">GTX3:TRANS_TIME_RATE[2]</a>
</td>
<td title="R37.F29.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_RATE">GTX3:TRANS_TIME_RATE[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_RATE">GTX3:TRANS_TIME_RATE[0]</a>
</td>
<td title="R37.F29.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TRANS_TIME_RATE">GTX3:TRANS_TIME_RATE[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B55">
<a href="#tile-virtex6-GTX-GTX3:A_TXMARGIN">GTX3:A_TXMARGIN[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[14]</a>
</td>
<td title="R37.F29.B55">
<a href="#tile-virtex6-GTX-GTX3:A_TXMARGIN">GTX3:A_TXMARGIN[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[12]</a>
</td>
<td title="R37.F29.B54">
<a href="#tile-virtex6-GTX-GTX3:A_TXMARGIN">GTX3:A_TXMARGIN[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[10]</a>
</td>
<td title="R37.F29.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DEEMPH_1">GTX3:TX_DEEMPH_1[3]</a>
</td>
<td title="R37.F29.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DEEMPH_1">GTX3:TX_DEEMPH_1[4]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DEEMPH_1">GTX3:TX_DEEMPH_1[1]</a>
</td>
<td title="R37.F29.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DEEMPH_1">GTX3:TX_DEEMPH_1[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DEEMPH_0">GTX3:TX_DEEMPH_0[4]</a>
</td>
<td title="R37.F29.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DEEMPH_1">GTX3:TX_DEEMPH_1[0]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DEEMPH_0">GTX3:TX_DEEMPH_0[2]</a>
</td>
<td title="R37.F29.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DEEMPH_0">GTX3:TX_DEEMPH_0[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DEEMPH_0">GTX3:TX_DEEMPH_0[0]</a>
</td>
<td title="R37.F29.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DEEMPH_0">GTX3:TX_DEEMPH_0[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B47">
<a href="#tile-virtex6-GTX-GTX3:A_TXPOSTEMPHASIS">GTX3:A_TXPOSTEMPHASIS[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[14]</a>
</td>
<td title="R37.F29.B47">
<a href="#tile-virtex6-GTX-GTX3:A_TXPOSTEMPHASIS">GTX3:A_TXPOSTEMPHASIS[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B46">
<a href="#tile-virtex6-GTX-GTX3:A_TXPOSTEMPHASIS">GTX3:A_TXPOSTEMPHASIS[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[12]</a>
</td>
<td title="R37.F29.B46">
<a href="#tile-virtex6-GTX-GTX3:A_TXPOSTEMPHASIS">GTX3:A_TXPOSTEMPHASIS[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B45">
<a href="#tile-virtex6-GTX-GTX3:A_TXPREEMPHASIS">GTX3:A_TXPREEMPHASIS[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[10]</a>
</td>
<td title="R37.F29.B45">
<a href="#tile-virtex6-GTX-GTX3:A_TXPOSTEMPHASIS">GTX3:A_TXPOSTEMPHASIS[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[11]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B44">
<a href="#tile-virtex6-GTX-GTX3:A_TXPREEMPHASIS">GTX3:A_TXPREEMPHASIS[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[8]</a>
</td>
<td title="R37.F29.B44">
<a href="#tile-virtex6-GTX-GTX3:A_TXPREEMPHASIS">GTX3:A_TXPREEMPHASIS[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[9]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B43">
<a href="#tile-virtex6-GTX-GTX3:A_TXBUFDIFFCTRL">GTX3:A_TXBUFDIFFCTRL[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[6]</a>
</td>
<td title="R37.F29.B43">
<a href="#tile-virtex6-GTX-GTX3:A_TXPREEMPHASIS">GTX3:A_TXPREEMPHASIS[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B42">
<a href="#tile-virtex6-GTX-GTX3:A_TXBUFDIFFCTRL">GTX3:A_TXBUFDIFFCTRL[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[4]</a>
</td>
<td title="R37.F29.B42">
<a href="#tile-virtex6-GTX-GTX3:A_TXBUFDIFFCTRL">GTX3:A_TXBUFDIFFCTRL[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B41">
<a href="#tile-virtex6-GTX-GTX3:A_TXDIFFCTRL">GTX3:A_TXDIFFCTRL[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[2]</a>
</td>
<td title="R37.F29.B41">
<a href="#tile-virtex6-GTX-GTX3:A_TXDIFFCTRL">GTX3:A_TXDIFFCTRL[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B40">
<a href="#tile-virtex6-GTX-GTX3:A_TXDIFFCTRL">GTX3:A_TXDIFFCTRL[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[0]</a>
</td>
<td title="R37.F29.B40">
<a href="#tile-virtex6-GTX-GTX3:A_TXDIFFCTRL">GTX3:A_TXDIFFCTRL[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TXDRIVE_DRP_EN">GTX3:TXDRIVE_DRP_EN</a>
</td>
<td title="R37.F29.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DRIVE_MODE">GTX3:TX_DRIVE_MODE[0]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_4">GTX3:TX_MARGIN_FULL_4[5]</a>
</td>
<td title="R37.F29.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_4">GTX3:TX_MARGIN_FULL_4[6]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_4">GTX3:TX_MARGIN_FULL_4[3]</a>
</td>
<td title="R37.F29.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_4">GTX3:TX_MARGIN_FULL_4[4]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_4">GTX3:TX_MARGIN_FULL_4[1]</a>
</td>
<td title="R37.F29.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_4">GTX3:TX_MARGIN_FULL_4[2]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_4">GTX3:TX_MARGIN_LOW_4[6]</a>
</td>
<td title="R37.F29.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_4">GTX3:TX_MARGIN_FULL_4[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_4">GTX3:TX_MARGIN_LOW_4[4]</a>
</td>
<td title="R37.F29.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_4">GTX3:TX_MARGIN_LOW_4[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_4">GTX3:TX_MARGIN_LOW_4[2]</a>
</td>
<td title="R37.F29.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_4">GTX3:TX_MARGIN_LOW_4[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_4">GTX3:TX_MARGIN_LOW_4[0]</a>
</td>
<td title="R37.F29.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_4">GTX3:TX_MARGIN_LOW_4[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B31">
<a href="#tile-virtex6-GTX-GTX3:A_TXSWING">GTX3:A_TXSWING</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[14]</a>
</td>
<td title="R37.F29.B31">
<a href="#tile-virtex6-GTX-GTX3:A_TXDEEMPH">GTX3:A_TXDEEMPH</a>
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_3">GTX3:TX_MARGIN_FULL_3[5]</a>
</td>
<td title="R37.F29.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_3">GTX3:TX_MARGIN_FULL_3[6]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_3">GTX3:TX_MARGIN_FULL_3[3]</a>
</td>
<td title="R37.F29.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_3">GTX3:TX_MARGIN_FULL_3[4]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_3">GTX3:TX_MARGIN_FULL_3[1]</a>
</td>
<td title="R37.F29.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_3">GTX3:TX_MARGIN_FULL_3[2]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_3">GTX3:TX_MARGIN_LOW_3[6]</a>
</td>
<td title="R37.F29.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_3">GTX3:TX_MARGIN_FULL_3[0]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_3">GTX3:TX_MARGIN_LOW_3[4]</a>
</td>
<td title="R37.F29.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_3">GTX3:TX_MARGIN_LOW_3[5]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_3">GTX3:TX_MARGIN_LOW_3[2]</a>
</td>
<td title="R37.F29.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_3">GTX3:TX_MARGIN_LOW_3[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_3">GTX3:TX_MARGIN_LOW_3[0]</a>
</td>
<td title="R37.F29.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_3">GTX3:TX_MARGIN_LOW_3[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TXDRIVE_LOOPBACK_HIZ">~GTX3:TXDRIVE_LOOPBACK_HIZ</a>
</td>
<td title="R37.F29.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TXDRIVE_LOOPBACK_PD">~GTX3:TXDRIVE_LOOPBACK_PD</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_2">GTX3:TX_MARGIN_FULL_2[5]</a>
</td>
<td title="R37.F29.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_2">GTX3:TX_MARGIN_FULL_2[6]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_2">GTX3:TX_MARGIN_FULL_2[3]</a>
</td>
<td title="R37.F29.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_2">GTX3:TX_MARGIN_FULL_2[4]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_2">GTX3:TX_MARGIN_FULL_2[1]</a>
</td>
<td title="R37.F29.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_2">GTX3:TX_MARGIN_FULL_2[2]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_2">GTX3:TX_MARGIN_LOW_2[6]</a>
</td>
<td title="R37.F29.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_2">GTX3:TX_MARGIN_FULL_2[0]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_2">GTX3:TX_MARGIN_LOW_2[4]</a>
</td>
<td title="R37.F29.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_2">GTX3:TX_MARGIN_LOW_2[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_2">GTX3:TX_MARGIN_LOW_2[2]</a>
</td>
<td title="R37.F29.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_2">GTX3:TX_MARGIN_LOW_2[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_2">GTX3:TX_MARGIN_LOW_2[0]</a>
</td>
<td title="R37.F29.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_2">GTX3:TX_MARGIN_LOW_2[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_TDCC_CFG">GTX3:TX_TDCC_CFG[0]</a>
</td>
<td title="R37.F29.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_TDCC_CFG">GTX3:TX_TDCC_CFG[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_1">GTX3:TX_MARGIN_FULL_1[5]</a>
</td>
<td title="R37.F29.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_1">GTX3:TX_MARGIN_FULL_1[6]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_1">GTX3:TX_MARGIN_FULL_1[3]</a>
</td>
<td title="R37.F29.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_1">GTX3:TX_MARGIN_FULL_1[4]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_1">GTX3:TX_MARGIN_FULL_1[1]</a>
</td>
<td title="R37.F29.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_1">GTX3:TX_MARGIN_FULL_1[2]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_1">GTX3:TX_MARGIN_LOW_1[6]</a>
</td>
<td title="R37.F29.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_1">GTX3:TX_MARGIN_FULL_1[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_1">GTX3:TX_MARGIN_LOW_1[4]</a>
</td>
<td title="R37.F29.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_1">GTX3:TX_MARGIN_LOW_1[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_1">GTX3:TX_MARGIN_LOW_1[2]</a>
</td>
<td title="R37.F29.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_1">GTX3:TX_MARGIN_LOW_1[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_1">GTX3:TX_MARGIN_LOW_1[0]</a>
</td>
<td title="R37.F29.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_1">GTX3:TX_MARGIN_LOW_1[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLKPCS_SEL">GTX3:TXOUTCLKPCS_SEL</a>
</td>
<td title="R37.F29.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[15]</a>
<a href="#tile-virtex6-GTX-GTX3:INV.DCLK">~GTX3:INV.DCLK</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_0">GTX3:TX_MARGIN_FULL_0[5]</a>
</td>
<td title="R37.F29.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_0">GTX3:TX_MARGIN_FULL_0[6]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_0">GTX3:TX_MARGIN_FULL_0[3]</a>
</td>
<td title="R37.F29.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_0">GTX3:TX_MARGIN_FULL_0[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_0">GTX3:TX_MARGIN_FULL_0[1]</a>
</td>
<td title="R37.F29.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_0">GTX3:TX_MARGIN_FULL_0[2]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_0">GTX3:TX_MARGIN_LOW_0[6]</a>
</td>
<td title="R37.F29.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_0">GTX3:TX_MARGIN_FULL_0[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_0">GTX3:TX_MARGIN_LOW_0[4]</a>
</td>
<td title="R37.F29.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_0">GTX3:TX_MARGIN_LOW_0[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_0">GTX3:TX_MARGIN_LOW_0[2]</a>
</td>
<td title="R37.F29.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_0">GTX3:TX_MARGIN_LOW_0[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R37.F28.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_0">GTX3:TX_MARGIN_LOW_0[0]</a>
</td>
<td title="R37.F29.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_0">GTX3:TX_MARGIN_LOW_0[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R38</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[14]</a>
</td>
<td title="R38.F29.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[12]</a>
</td>
<td title="R38.F29.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[10]</a>
</td>
<td title="R38.F29.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY[8]</a>
</td>
<td title="R38.F29.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY[6]</a>
</td>
<td title="R38.F29.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY[4]</a>
</td>
<td title="R38.F29.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY[2]</a>
</td>
<td title="R38.F29.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY[0]</a>
</td>
<td title="R38.F29.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B55">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[14]</a>
</td>
<td title="R38.F29.B55">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[12]</a>
</td>
<td title="R38.F29.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[10]</a>
</td>
<td title="R38.F29.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY[8]</a>
</td>
<td title="R38.F29.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[6]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY[6]</a>
</td>
<td title="R38.F29.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[4]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY[4]</a>
</td>
<td title="R38.F29.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[5]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[2]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY[2]</a>
</td>
<td title="R38.F29.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[3]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[0]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY[0]</a>
</td>
<td title="R38.F29.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46[1]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[14]</a>
</td>
<td title="R38.F29.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[15]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[12]</a>
</td>
<td title="R38.F29.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[13]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_USRCLK_CFG">GTX3:TX_USRCLK_CFG[4]</a>
</td>
<td title="R38.F29.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_USRCLK_CFG">GTX3:TX_USRCLK_CFG[5]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_USRCLK_CFG">GTX3:TX_USRCLK_CFG[2]</a>
</td>
<td title="R38.F29.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_USRCLK_CFG">GTX3:TX_USRCLK_CFG[3]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_USRCLK_CFG">GTX3:TX_USRCLK_CFG[0]</a>
</td>
<td title="R38.F29.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_USRCLK_CFG">GTX3:TX_USRCLK_CFG[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_BYTECLK_CFG">GTX3:TX_BYTECLK_CFG[4]</a>
</td>
<td title="R38.F29.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_BYTECLK_CFG">GTX3:TX_BYTECLK_CFG[5]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_BYTECLK_CFG">GTX3:TX_BYTECLK_CFG[2]</a>
</td>
<td title="R38.F29.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_BYTECLK_CFG">GTX3:TX_BYTECLK_CFG[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_BYTECLK_CFG">GTX3:TX_BYTECLK_CFG[0]</a>
</td>
<td title="R38.F29.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_BYTECLK_CFG">GTX3:TX_BYTECLK_CFG[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[14]</a>
</td>
<td title="R38.F29.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[15]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[12]</a>
</td>
<td title="R38.F29.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[13]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[10]</a>
</td>
<td title="R38.F29.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[8]</a>
<a href="#tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE[8]</a>
</td>
<td title="R38.F29.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[9]</a>
<a href="#tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE[9]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[6]</a>
<a href="#tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE[6]</a>
</td>
<td title="R38.F29.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[7]</a>
<a href="#tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE[7]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[4]</a>
<a href="#tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE[4]</a>
</td>
<td title="R38.F29.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[5]</a>
<a href="#tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE[5]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[2]</a>
<a href="#tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE[2]</a>
</td>
<td title="R38.F29.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[3]</a>
<a href="#tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[0]</a>
<a href="#tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE[0]</a>
</td>
<td title="R38.F29.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44[1]</a>
<a href="#tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[14]</a>
<a href="#tile-virtex6-GTX-GTX3:INV.GREFCLKTX">~GTX3:INV.GREFCLKTX</a>
</td>
<td title="R38.F29.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[15]</a>
<a href="#tile-virtex6-GTX-GTX3:INV.GREFCLKRX">~GTX3:INV.GREFCLKRX</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[12]</a>
</td>
<td title="R38.F29.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[13]</a>
<a href="#tile-virtex6-GTX-GTX3:INV.SCANCLK">~GTX3:INV.SCANCLK</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[10]</a>
<a href="#tile-virtex6-GTX-GTX3:INV.TSTCLK0">~GTX3:INV.TSTCLK0</a>
</td>
<td title="R38.F29.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[11]</a>
<a href="#tile-virtex6-GTX-GTX3:INV.TSTCLK1">~GTX3:INV.TSTCLK1</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[8]</a>
</td>
<td title="R38.F29.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[9]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[6]</a>
</td>
<td title="R38.F29.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[7]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[4]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_CTRL">GTX3:RXRECCLK_CTRL[1]</a>
</td>
<td title="R38.F29.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[5]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_CTRL">GTX3:RXRECCLK_CTRL[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_CTRL">GTX3:TXOUTCLK_CTRL[0]</a>
</td>
<td title="R38.F29.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[3]</a>
<a href="#tile-virtex6-GTX-GTX3:RXRECCLK_CTRL">GTX3:RXRECCLK_CTRL[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_CTRL">GTX3:TXOUTCLK_CTRL[2]</a>
</td>
<td title="R38.F29.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TXOUTCLK_CTRL">GTX3:TXOUTCLK_CTRL[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[14]</a>
</td>
<td title="R38.F29.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[12]</a>
</td>
<td title="R38.F29.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[10]</a>
</td>
<td title="R38.F29.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[8]</a>
</td>
<td title="R38.F29.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[6]</a>
</td>
<td title="R38.F29.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[4]</a>
</td>
<td title="R38.F29.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[2]</a>
</td>
<td title="R38.F29.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[0]</a>
</td>
<td title="R38.F29.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[30]</a>
</td>
<td title="R38.F29.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[31]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[28]</a>
</td>
<td title="R38.F29.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[29]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[26]</a>
</td>
<td title="R38.F29.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[27]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[24]</a>
</td>
<td title="R38.F29.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[25]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[22]</a>
</td>
<td title="R38.F29.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[23]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[20]</a>
</td>
<td title="R38.F29.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[21]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[18]</a>
</td>
<td title="R38.F29.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[19]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[16]</a>
</td>
<td title="R38.F29.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR[17]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[14]</a>
</td>
<td title="R38.F29.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[12]</a>
</td>
<td title="R38.F29.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[10]</a>
</td>
<td title="R38.F29.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B4">
<a href="#tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX[8]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[8]</a>
</td>
<td title="R38.F29.B4">
<a href="#tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX[9]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B3">
<a href="#tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX[6]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[6]</a>
</td>
<td title="R38.F29.B3">
<a href="#tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX[7]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B2">
<a href="#tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX[4]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[4]</a>
</td>
<td title="R38.F29.B2">
<a href="#tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX[5]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B1">
<a href="#tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX[2]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[2]</a>
</td>
<td title="R38.F29.B1">
<a href="#tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX[3]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R38.F28.B0">
<a href="#tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX[0]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[0]</a>
</td>
<td title="R38.F29.B0">
<a href="#tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX[1]</a>
<a href="#tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 GTX rect R39</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[14]</a>
</td>
<td title="R39.F29.B63">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[15]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[12]</a>
</td>
<td title="R39.F29.B62">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[13]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[10]</a>
</td>
<td title="R39.F29.B61">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[11]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[8]</a>
</td>
<td title="R39.F29.B60">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[9]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[6]</a>
</td>
<td title="R39.F29.B59">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[7]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[4]</a>
</td>
<td title="R39.F29.B58">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[5]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[2]</a>
</td>
<td title="R39.F29.B57">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[0]</a>
</td>
<td title="R39.F29.B56">
<a href="#tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F[1]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B55">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[14]</a>
</td>
<td title="R39.F29.B55">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[12]</a>
</td>
<td title="R39.F29.B54">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[13]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[10]</a>
</td>
<td title="R39.F29.B53">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[11]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[8]</a>
</td>
<td title="R39.F29.B52">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[9]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[6]</a>
</td>
<td title="R39.F29.B51">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[4]</a>
</td>
<td title="R39.F29.B50">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[5]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[2]</a>
</td>
<td title="R39.F29.B49">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[0]</a>
</td>
<td title="R39.F29.B48">
<a href="#tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_OVRDSETTING">GTX3:RX_DLYALIGN_OVRDSETTING[6]</a>
</td>
<td title="R39.F29.B47">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[15]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_OVRDSETTING">GTX3:RX_DLYALIGN_OVRDSETTING[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[12]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_OVRDSETTING">GTX3:RX_DLYALIGN_OVRDSETTING[4]</a>
</td>
<td title="R39.F29.B46">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[13]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_OVRDSETTING">GTX3:RX_DLYALIGN_OVRDSETTING[5]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_OVRDSETTING">GTX3:RX_DLYALIGN_OVRDSETTING[2]</a>
</td>
<td title="R39.F29.B45">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[11]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_OVRDSETTING">GTX3:RX_DLYALIGN_OVRDSETTING[3]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_OVRDSETTING">GTX3:RX_DLYALIGN_OVRDSETTING[0]</a>
</td>
<td title="R39.F29.B44">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_OVRDSETTING">GTX3:RX_DLYALIGN_OVRDSETTING[1]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[6]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_LPFINC">GTX3:RX_DLYALIGN_LPFINC[2]</a>
</td>
<td title="R39.F29.B43">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_LPFINC">GTX3:RX_DLYALIGN_LPFINC[3]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[4]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_LPFINC">GTX3:RX_DLYALIGN_LPFINC[0]</a>
</td>
<td title="R39.F29.B42">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[5]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_LPFINC">GTX3:RX_DLYALIGN_LPFINC[1]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[2]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_CTRINC">GTX3:RX_DLYALIGN_CTRINC[2]</a>
</td>
<td title="R39.F29.B41">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[3]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_CTRINC">GTX3:RX_DLYALIGN_CTRINC[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[0]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_CTRINC">GTX3:RX_DLYALIGN_CTRINC[0]</a>
</td>
<td title="R39.F29.B40">
<a href="#tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D[1]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_CTRINC">GTX3:RX_DLYALIGN_CTRINC[1]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[14]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_OVRDSETTING">GTX3:TX_DLYALIGN_OVRDSETTING[6]</a>
</td>
<td title="R39.F29.B39">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[15]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_OVRDSETTING">GTX3:TX_DLYALIGN_OVRDSETTING[7]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[12]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_OVRDSETTING">GTX3:TX_DLYALIGN_OVRDSETTING[4]</a>
</td>
<td title="R39.F29.B38">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[13]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_OVRDSETTING">GTX3:TX_DLYALIGN_OVRDSETTING[5]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[10]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_OVRDSETTING">GTX3:TX_DLYALIGN_OVRDSETTING[2]</a>
</td>
<td title="R39.F29.B37">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[11]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_OVRDSETTING">GTX3:TX_DLYALIGN_OVRDSETTING[3]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[8]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_OVRDSETTING">GTX3:TX_DLYALIGN_OVRDSETTING[0]</a>
</td>
<td title="R39.F29.B36">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[9]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_OVRDSETTING">GTX3:TX_DLYALIGN_OVRDSETTING[1]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[6]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_LPFINC">GTX3:TX_DLYALIGN_LPFINC[2]</a>
</td>
<td title="R39.F29.B35">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[7]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_LPFINC">GTX3:TX_DLYALIGN_LPFINC[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_LPFINC">GTX3:TX_DLYALIGN_LPFINC[0]</a>
</td>
<td title="R39.F29.B34">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_LPFINC">GTX3:TX_DLYALIGN_LPFINC[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[2]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_CTRINC">GTX3:TX_DLYALIGN_CTRINC[2]</a>
</td>
<td title="R39.F29.B33">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_CTRINC">GTX3:TX_DLYALIGN_CTRINC[3]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[0]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_CTRINC">GTX3:TX_DLYALIGN_CTRINC[0]</a>
</td>
<td title="R39.F29.B32">
<a href="#tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C[1]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_CTRINC">GTX3:TX_DLYALIGN_CTRINC[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[14]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_EN_REALIGN_RESET_BUF2">GTX3:RX_EN_REALIGN_RESET_BUF2</a>
</td>
<td title="R39.F29.B31">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[15]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[12]</a>
</td>
<td title="R39.F29.B30">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[13]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[10]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_EDGESET">GTX3:RX_DLYALIGN_EDGESET[4]</a>
</td>
<td title="R39.F29.B29">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[11]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[8]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_EDGESET">GTX3:RX_DLYALIGN_EDGESET[2]</a>
</td>
<td title="R39.F29.B28">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[9]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_EDGESET">GTX3:RX_DLYALIGN_EDGESET[3]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[6]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_EDGESET">GTX3:RX_DLYALIGN_EDGESET[0]</a>
</td>
<td title="R39.F29.B27">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[7]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_EDGESET">GTX3:RX_DLYALIGN_EDGESET[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[4]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_MONSEL">GTX3:TX_DLYALIGN_MONSEL[1]</a>
</td>
<td title="R39.F29.B26">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[5]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_MONSEL">GTX3:TX_DLYALIGN_MONSEL[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[2]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_MONSEL">GTX3:RX_DLYALIGN_MONSEL[2]</a>
</td>
<td title="R39.F29.B25">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[3]</a>
<a href="#tile-virtex6-GTX-GTX3:TX_DLYALIGN_MONSEL">GTX3:TX_DLYALIGN_MONSEL[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[0]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_MONSEL">GTX3:RX_DLYALIGN_MONSEL[0]</a>
</td>
<td title="R39.F29.B24">
<a href="#tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B[1]</a>
<a href="#tile-virtex6-GTX-GTX3:RX_DLYALIGN_MONSEL">GTX3:RX_DLYALIGN_MONSEL[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[14]</a>
</td>
<td title="R39.F29.B23">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[15]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[12]</a>
</td>
<td title="R39.F29.B22">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[13]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[10]</a>
</td>
<td title="R39.F29.B21">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[11]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[8]</a>
</td>
<td title="R39.F29.B20">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[6]</a>
</td>
<td title="R39.F29.B19">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[7]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[4]</a>
</td>
<td title="R39.F29.B18">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[2]</a>
</td>
<td title="R39.F29.B17">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[0]</a>
</td>
<td title="R39.F29.B16">
<a href="#tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[14]</a>
</td>
<td title="R39.F29.B15">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[15]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[12]</a>
</td>
<td title="R39.F29.B14">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[13]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[10]</a>
</td>
<td title="R39.F29.B13">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[11]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[8]</a>
</td>
<td title="R39.F29.B12">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[9]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[6]</a>
</td>
<td title="R39.F29.B11">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[7]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[4]</a>
</td>
<td title="R39.F29.B10">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[5]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[2]</a>
</td>
<td title="R39.F29.B9">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[0]</a>
</td>
<td title="R39.F29.B8">
<a href="#tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49[1]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[14]</a>
</td>
<td title="R39.F29.B7">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[15]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[12]</a>
</td>
<td title="R39.F29.B6">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[13]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[10]</a>
</td>
<td title="R39.F29.B5">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[11]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[8]</a>
</td>
<td title="R39.F29.B4">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[9]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[6]</a>
</td>
<td title="R39.F29.B3">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[7]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[4]</a>
</td>
<td title="R39.F29.B2">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[5]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[2]</a>
</td>
<td title="R39.F29.B1">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R39.F28.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[0]</a>
</td>
<td title="R39.F29.B0">
<a href="#tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-BUFDS0:CLKCM_CFG">BUFDS0:CLKCM_CFG</th>
<th>11.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-BUFDS0:CLKRCV_TRST">BUFDS0:CLKRCV_TRST</th>
<th>15.F28.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-BUFDS1:CLKCM_CFG">BUFDS1:CLKCM_CFG</th>
<th>11.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-BUFDS1:CLKRCV_TRST">BUFDS1:CLKRCV_TRST</th>
<th>15.F29.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:AC_CAP_DIS">GTX0:AC_CAP_DIS</th>
<th>2.F28.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_DFEDLYOVRD">GTX0:A_DFEDLYOVRD</th>
<th>5.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_DFETAPOVRD">GTX0:A_DFETAPOVRD</th>
<th>5.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_GTXRXRESET">GTX0:A_GTXRXRESET</th>
<th>3.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_GTXTXRESET">GTX0:A_GTXTXRESET</th>
<th>3.F29.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_PLLCLKRXRESET">GTX0:A_PLLCLKRXRESET</th>
<th>3.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_PLLCLKTXRESET">GTX0:A_PLLCLKTXRESET</th>
<th>4.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_PLLRXRESET">GTX0:A_PLLRXRESET</th>
<th>3.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_PLLTXRESET">GTX0:A_PLLTXRESET</th>
<th>4.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_PRBSCNTRESET">GTX0:A_PRBSCNTRESET</th>
<th>5.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXBUFRESET">GTX0:A_RXBUFRESET</th>
<th>3.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXCDRFREQRESET">GTX0:A_RXCDRFREQRESET</th>
<th>3.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXCDRHOLD">GTX0:A_RXCDRHOLD</th>
<th>3.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXCDRPHASERESET">GTX0:A_RXCDRPHASERESET</th>
<th>3.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXCDRRESET">GTX0:A_RXCDRRESET</th>
<th>3.F28.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXDFERESET">GTX0:A_RXDFERESET</th>
<th>3.F29.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXENPMAPHASEALIGN">GTX0:A_RXENPMAPHASEALIGN</th>
<th>4.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXENSAMPLEALIGN">GTX0:A_RXENSAMPLEALIGN</th>
<th>5.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXPLLLKDETEN">GTX0:A_RXPLLLKDETEN</th>
<th>3.F29.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXPLLPOWERDOWN">GTX0:A_RXPLLPOWERDOWN</th>
<th>3.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXPMASETPHASE">GTX0:A_RXPMASETPHASE</th>
<th>4.F29.B46</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXPOLARITY">GTX0:A_RXPOLARITY</th>
<th>4.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXRESET">GTX0:A_RXRESET</th>
<th>3.F28.B4</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXDEEMPH">GTX0:A_TXDEEMPH</th>
<th>7.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXELECIDLE">GTX0:A_TXELECIDLE</th>
<th>4.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXENPMAPHASEALIGN">GTX0:A_TXENPMAPHASEALIGN</th>
<th>5.F29.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXPLLLKDETEN">GTX0:A_TXPLLLKDETEN</th>
<th>4.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXPLLPOWERDOWN">GTX0:A_TXPLLPOWERDOWN</th>
<th>4.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXPMASETPHASE">GTX0:A_TXPMASETPHASE</th>
<th>5.F28.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXPOLARITY">GTX0:A_TXPOLARITY</th>
<th>4.F29.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXPRBSFORCEERR">GTX0:A_TXPRBSFORCEERR</th>
<th>5.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXRESET">GTX0:A_TXRESET</th>
<th>3.F29.B4</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXSWING">GTX0:A_TXSWING</th>
<th>7.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_KEEP_ALIGN">GTX0:CHAN_BOND_KEEP_ALIGN</th>
<th>1.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_USE">GTX0:CHAN_BOND_SEQ_2_USE</th>
<th>1.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_CORRECT_USE">GTX0:CLK_CORRECT_USE</th>
<th>1.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_INSERT_IDLE_FLAG">GTX0:CLK_COR_INSERT_IDLE_FLAG</th>
<th>2.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_KEEP_IDLE">GTX0:CLK_COR_KEEP_IDLE</th>
<th>1.F29.B55</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_PRECEDENCE">GTX0:CLK_COR_PRECEDENCE</th>
<th>1.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_USE">GTX0:CLK_COR_SEQ_2_USE</th>
<th>2.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:COMMA_DOUBLE">GTX0:COMMA_DOUBLE</th>
<th>5.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DEC_MCOMMA_DETECT">GTX0:DEC_MCOMMA_DETECT</th>
<th>2.F29.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DEC_PCOMMA_DETECT">GTX0:DEC_PCOMMA_DETECT</th>
<th>2.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DEC_VALID_COMMA_ONLY">GTX0:DEC_VALID_COMMA_ONLY</th>
<th>2.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DFE_DRP_EN">GTX0:DFE_DRP_EN</th>
<th>5.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:GEN_RXUSRCLK">GTX0:GEN_RXUSRCLK</th>
<th>2.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:GEN_TXUSRCLK">GTX0:GEN_TXUSRCLK</th>
<th>6.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:GTX_CFG_PWRUP">GTX0:GTX_CFG_PWRUP</th>
<th>2.F29.B57</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:LOOPBACK_DRP_EN">GTX0:LOOPBACK_DRP_EN</th>
<th>5.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:MASTER_DRP_EN">GTX0:MASTER_DRP_EN</th>
<th>3.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:MCOMMA_DETECT">GTX0:MCOMMA_DETECT</th>
<th>6.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:PCI_EXPRESS_MODE">GTX0:PCI_EXPRESS_MODE</th>
<th>4.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:PCOMMA_DETECT">GTX0:PCOMMA_DETECT</th>
<th>6.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:PDELIDLE_DRP_EN">GTX0:PDELIDLE_DRP_EN</th>
<th>4.F29.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:PHASEALIGN_DRP_EN">GTX0:PHASEALIGN_DRP_EN</th>
<th>5.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:PLL_DRP_EN">GTX0:PLL_DRP_EN</th>
<th>3.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:PMA_CAS_CLK_EN">GTX0:PMA_CAS_CLK_EN</th>
<th>4.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:POLARITY_DRP_EN">GTX0:POLARITY_DRP_EN</th>
<th>4.F28.B46</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:PRBS_DRP_EN">GTX0:PRBS_DRP_EN</th>
<th>5.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RCV_TERM_GND">GTX0:RCV_TERM_GND</th>
<th>5.F29.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RCV_TERM_VTTRX">GTX0:RCV_TERM_VTTRX</th>
<th>5.F28.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RESET_DRP_EN">GTX0:RESET_DRP_EN</th>
<th>3.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXBUF_OVRD_THRESH">GTX0:RXBUF_OVRD_THRESH</th>
<th>1.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXGEARBOX_USE">GTX0:RXGEARBOX_USE</th>
<th>3.F29.B1</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXPLL_STARTUP_EN">GTX0:RXPLL_STARTUP_EN</th>
<th>3.F29.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXPRBSERR_LOOPBACK">GTX0:RXPRBSERR_LOOPBACK</th>
<th>5.F28.B20</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_BUFFER_USE">GTX0:RX_BUFFER_USE</th>
<th>0.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_CDR_FORCE_ROTATE">GTX0:RX_CDR_FORCE_ROTATE</th>
<th>2.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_DECODE_SEQ_MATCH">GTX0:RX_DECODE_SEQ_MATCH</th>
<th>2.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EN_IDLE_HOLD_CDR">GTX0:RX_EN_IDLE_HOLD_CDR</th>
<th>5.F29.B28</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EN_IDLE_HOLD_DFE">GTX0:RX_EN_IDLE_HOLD_DFE</th>
<th>5.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EN_IDLE_RESET_BUF">GTX0:RX_EN_IDLE_RESET_BUF</th>
<th>1.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EN_IDLE_RESET_FR">GTX0:RX_EN_IDLE_RESET_FR</th>
<th>5.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EN_IDLE_RESET_PH">GTX0:RX_EN_IDLE_RESET_PH</th>
<th>1.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EN_MODE_RESET_BUF">GTX0:RX_EN_MODE_RESET_BUF</th>
<th>1.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EN_RATE_RESET_BUF">GTX0:RX_EN_RATE_RESET_BUF</th>
<th>1.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EN_REALIGN_RESET_BUF">GTX0:RX_EN_REALIGN_RESET_BUF</th>
<th>1.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EN_REALIGN_RESET_BUF2">GTX0:RX_EN_REALIGN_RESET_BUF2</th>
<th>9.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_LOSS_OF_SYNC_FSM">GTX0:RX_LOSS_OF_SYNC_FSM</th>
<th>0.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_OVERSAMPLE_MODE">GTX0:RX_OVERSAMPLE_MODE</th>
<th>3.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SHOW_REALIGN_COMMA">GTX0:SHOW_REALIGN_COMMA</th>
<th>2.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TERMINATION_OVRD">GTX0:TERMINATION_OVRD</th>
<th>5.F28.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXDRIVE_DRP_EN">GTX0:TXDRIVE_DRP_EN</th>
<th>7.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXGEARBOX_USE">GTX0:TXGEARBOX_USE</th>
<th>5.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXOUTCLKPCS_SEL">GTX0:TXOUTCLKPCS_SEL</th>
<th>7.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLL_STARTUP_EN">GTX0:TXPLL_STARTUP_EN</th>
<th>3.F29.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_BUFFER_USE">GTX0:TX_BUFFER_USE</th>
<th>6.F29.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_EN_RATE_RESET_BUF">GTX0:TX_EN_RATE_RESET_BUF</th>
<th>4.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_OVERSAMPLE_MODE">GTX0:TX_OVERSAMPLE_MODE</th>
<th>4.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_PMADATA_OPT">GTX0:TX_PMADATA_OPT</th>
<th>4.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:USR_CODE_ERR_CLR">GTX0:USR_CODE_ERR_CLR</th>
<th>2.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:AC_CAP_DIS">GTX1:AC_CAP_DIS</th>
<th>12.F28.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_DFEDLYOVRD">GTX1:A_DFEDLYOVRD</th>
<th>15.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_DFETAPOVRD">GTX1:A_DFETAPOVRD</th>
<th>15.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_GTXRXRESET">GTX1:A_GTXRXRESET</th>
<th>13.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_GTXTXRESET">GTX1:A_GTXTXRESET</th>
<th>13.F29.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_PLLCLKRXRESET">GTX1:A_PLLCLKRXRESET</th>
<th>13.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_PLLCLKTXRESET">GTX1:A_PLLCLKTXRESET</th>
<th>14.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_PLLRXRESET">GTX1:A_PLLRXRESET</th>
<th>13.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_PLLTXRESET">GTX1:A_PLLTXRESET</th>
<th>14.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_PRBSCNTRESET">GTX1:A_PRBSCNTRESET</th>
<th>15.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXBUFRESET">GTX1:A_RXBUFRESET</th>
<th>13.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXCDRFREQRESET">GTX1:A_RXCDRFREQRESET</th>
<th>13.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXCDRHOLD">GTX1:A_RXCDRHOLD</th>
<th>13.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXCDRPHASERESET">GTX1:A_RXCDRPHASERESET</th>
<th>13.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXCDRRESET">GTX1:A_RXCDRRESET</th>
<th>13.F28.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXDFERESET">GTX1:A_RXDFERESET</th>
<th>13.F29.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXENPMAPHASEALIGN">GTX1:A_RXENPMAPHASEALIGN</th>
<th>14.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXENSAMPLEALIGN">GTX1:A_RXENSAMPLEALIGN</th>
<th>15.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXPLLLKDETEN">GTX1:A_RXPLLLKDETEN</th>
<th>13.F29.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXPLLPOWERDOWN">GTX1:A_RXPLLPOWERDOWN</th>
<th>13.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXPMASETPHASE">GTX1:A_RXPMASETPHASE</th>
<th>14.F29.B46</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXPOLARITY">GTX1:A_RXPOLARITY</th>
<th>14.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXRESET">GTX1:A_RXRESET</th>
<th>13.F28.B4</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXDEEMPH">GTX1:A_TXDEEMPH</th>
<th>17.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXELECIDLE">GTX1:A_TXELECIDLE</th>
<th>14.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXENPMAPHASEALIGN">GTX1:A_TXENPMAPHASEALIGN</th>
<th>15.F29.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXPLLLKDETEN">GTX1:A_TXPLLLKDETEN</th>
<th>14.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXPLLPOWERDOWN">GTX1:A_TXPLLPOWERDOWN</th>
<th>14.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXPMASETPHASE">GTX1:A_TXPMASETPHASE</th>
<th>15.F28.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXPOLARITY">GTX1:A_TXPOLARITY</th>
<th>14.F29.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXPRBSFORCEERR">GTX1:A_TXPRBSFORCEERR</th>
<th>15.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXRESET">GTX1:A_TXRESET</th>
<th>13.F29.B4</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXSWING">GTX1:A_TXSWING</th>
<th>17.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_KEEP_ALIGN">GTX1:CHAN_BOND_KEEP_ALIGN</th>
<th>11.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_USE">GTX1:CHAN_BOND_SEQ_2_USE</th>
<th>11.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_CORRECT_USE">GTX1:CLK_CORRECT_USE</th>
<th>11.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_INSERT_IDLE_FLAG">GTX1:CLK_COR_INSERT_IDLE_FLAG</th>
<th>12.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_KEEP_IDLE">GTX1:CLK_COR_KEEP_IDLE</th>
<th>11.F29.B55</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_PRECEDENCE">GTX1:CLK_COR_PRECEDENCE</th>
<th>11.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_USE">GTX1:CLK_COR_SEQ_2_USE</th>
<th>12.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:COMMA_DOUBLE">GTX1:COMMA_DOUBLE</th>
<th>15.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DEC_MCOMMA_DETECT">GTX1:DEC_MCOMMA_DETECT</th>
<th>12.F29.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DEC_PCOMMA_DETECT">GTX1:DEC_PCOMMA_DETECT</th>
<th>12.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DEC_VALID_COMMA_ONLY">GTX1:DEC_VALID_COMMA_ONLY</th>
<th>12.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DFE_DRP_EN">GTX1:DFE_DRP_EN</th>
<th>15.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:GEN_RXUSRCLK">GTX1:GEN_RXUSRCLK</th>
<th>12.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:GEN_TXUSRCLK">GTX1:GEN_TXUSRCLK</th>
<th>16.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:GTX_CFG_PWRUP">GTX1:GTX_CFG_PWRUP</th>
<th>12.F29.B57</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:LOOPBACK_DRP_EN">GTX1:LOOPBACK_DRP_EN</th>
<th>15.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:MASTER_DRP_EN">GTX1:MASTER_DRP_EN</th>
<th>13.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:MCOMMA_DETECT">GTX1:MCOMMA_DETECT</th>
<th>16.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PCI_EXPRESS_MODE">GTX1:PCI_EXPRESS_MODE</th>
<th>14.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PCOMMA_DETECT">GTX1:PCOMMA_DETECT</th>
<th>16.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PDELIDLE_DRP_EN">GTX1:PDELIDLE_DRP_EN</th>
<th>14.F29.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PHASEALIGN_DRP_EN">GTX1:PHASEALIGN_DRP_EN</th>
<th>15.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PLL_DRP_EN">GTX1:PLL_DRP_EN</th>
<th>13.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PMA_CAS_CLK_EN">GTX1:PMA_CAS_CLK_EN</th>
<th>14.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:POLARITY_DRP_EN">GTX1:POLARITY_DRP_EN</th>
<th>14.F28.B46</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PRBS_DRP_EN">GTX1:PRBS_DRP_EN</th>
<th>15.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RCV_TERM_GND">GTX1:RCV_TERM_GND</th>
<th>15.F29.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RCV_TERM_VTTRX">GTX1:RCV_TERM_VTTRX</th>
<th>15.F28.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RESET_DRP_EN">GTX1:RESET_DRP_EN</th>
<th>13.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXBUF_OVRD_THRESH">GTX1:RXBUF_OVRD_THRESH</th>
<th>11.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXGEARBOX_USE">GTX1:RXGEARBOX_USE</th>
<th>13.F29.B1</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLL_STARTUP_EN">GTX1:RXPLL_STARTUP_EN</th>
<th>13.F29.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPRBSERR_LOOPBACK">GTX1:RXPRBSERR_LOOPBACK</th>
<th>15.F28.B20</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_BUFFER_USE">GTX1:RX_BUFFER_USE</th>
<th>10.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_CDR_FORCE_ROTATE">GTX1:RX_CDR_FORCE_ROTATE</th>
<th>12.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_DECODE_SEQ_MATCH">GTX1:RX_DECODE_SEQ_MATCH</th>
<th>12.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EN_IDLE_HOLD_CDR">GTX1:RX_EN_IDLE_HOLD_CDR</th>
<th>15.F29.B28</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EN_IDLE_HOLD_DFE">GTX1:RX_EN_IDLE_HOLD_DFE</th>
<th>15.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EN_IDLE_RESET_BUF">GTX1:RX_EN_IDLE_RESET_BUF</th>
<th>11.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EN_IDLE_RESET_FR">GTX1:RX_EN_IDLE_RESET_FR</th>
<th>15.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EN_IDLE_RESET_PH">GTX1:RX_EN_IDLE_RESET_PH</th>
<th>11.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EN_MODE_RESET_BUF">GTX1:RX_EN_MODE_RESET_BUF</th>
<th>11.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EN_RATE_RESET_BUF">GTX1:RX_EN_RATE_RESET_BUF</th>
<th>11.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EN_REALIGN_RESET_BUF">GTX1:RX_EN_REALIGN_RESET_BUF</th>
<th>11.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EN_REALIGN_RESET_BUF2">GTX1:RX_EN_REALIGN_RESET_BUF2</th>
<th>19.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_LOSS_OF_SYNC_FSM">GTX1:RX_LOSS_OF_SYNC_FSM</th>
<th>10.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_OVERSAMPLE_MODE">GTX1:RX_OVERSAMPLE_MODE</th>
<th>13.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SHOW_REALIGN_COMMA">GTX1:SHOW_REALIGN_COMMA</th>
<th>12.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TERMINATION_OVRD">GTX1:TERMINATION_OVRD</th>
<th>15.F28.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXDRIVE_DRP_EN">GTX1:TXDRIVE_DRP_EN</th>
<th>17.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXGEARBOX_USE">GTX1:TXGEARBOX_USE</th>
<th>15.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXOUTCLKPCS_SEL">GTX1:TXOUTCLKPCS_SEL</th>
<th>17.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLL_STARTUP_EN">GTX1:TXPLL_STARTUP_EN</th>
<th>13.F29.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_BUFFER_USE">GTX1:TX_BUFFER_USE</th>
<th>16.F29.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_EN_RATE_RESET_BUF">GTX1:TX_EN_RATE_RESET_BUF</th>
<th>14.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_OVERSAMPLE_MODE">GTX1:TX_OVERSAMPLE_MODE</th>
<th>14.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_PMADATA_OPT">GTX1:TX_PMADATA_OPT</th>
<th>14.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:USR_CODE_ERR_CLR">GTX1:USR_CODE_ERR_CLR</th>
<th>12.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:AC_CAP_DIS">GTX2:AC_CAP_DIS</th>
<th>22.F28.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_DFEDLYOVRD">GTX2:A_DFEDLYOVRD</th>
<th>25.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_DFETAPOVRD">GTX2:A_DFETAPOVRD</th>
<th>25.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_GTXRXRESET">GTX2:A_GTXRXRESET</th>
<th>23.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_GTXTXRESET">GTX2:A_GTXTXRESET</th>
<th>23.F29.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_PLLCLKRXRESET">GTX2:A_PLLCLKRXRESET</th>
<th>23.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_PLLCLKTXRESET">GTX2:A_PLLCLKTXRESET</th>
<th>24.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_PLLRXRESET">GTX2:A_PLLRXRESET</th>
<th>23.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_PLLTXRESET">GTX2:A_PLLTXRESET</th>
<th>24.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_PRBSCNTRESET">GTX2:A_PRBSCNTRESET</th>
<th>25.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXBUFRESET">GTX2:A_RXBUFRESET</th>
<th>23.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXCDRFREQRESET">GTX2:A_RXCDRFREQRESET</th>
<th>23.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXCDRHOLD">GTX2:A_RXCDRHOLD</th>
<th>23.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXCDRPHASERESET">GTX2:A_RXCDRPHASERESET</th>
<th>23.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXCDRRESET">GTX2:A_RXCDRRESET</th>
<th>23.F28.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXDFERESET">GTX2:A_RXDFERESET</th>
<th>23.F29.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXENPMAPHASEALIGN">GTX2:A_RXENPMAPHASEALIGN</th>
<th>24.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXENSAMPLEALIGN">GTX2:A_RXENSAMPLEALIGN</th>
<th>25.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXPLLLKDETEN">GTX2:A_RXPLLLKDETEN</th>
<th>23.F29.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXPLLPOWERDOWN">GTX2:A_RXPLLPOWERDOWN</th>
<th>23.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXPMASETPHASE">GTX2:A_RXPMASETPHASE</th>
<th>24.F29.B46</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXPOLARITY">GTX2:A_RXPOLARITY</th>
<th>24.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXRESET">GTX2:A_RXRESET</th>
<th>23.F28.B4</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXDEEMPH">GTX2:A_TXDEEMPH</th>
<th>27.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXELECIDLE">GTX2:A_TXELECIDLE</th>
<th>24.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXENPMAPHASEALIGN">GTX2:A_TXENPMAPHASEALIGN</th>
<th>25.F29.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXPLLLKDETEN">GTX2:A_TXPLLLKDETEN</th>
<th>24.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXPLLPOWERDOWN">GTX2:A_TXPLLPOWERDOWN</th>
<th>24.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXPMASETPHASE">GTX2:A_TXPMASETPHASE</th>
<th>25.F28.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXPOLARITY">GTX2:A_TXPOLARITY</th>
<th>24.F29.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXPRBSFORCEERR">GTX2:A_TXPRBSFORCEERR</th>
<th>25.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXRESET">GTX2:A_TXRESET</th>
<th>23.F29.B4</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXSWING">GTX2:A_TXSWING</th>
<th>27.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_KEEP_ALIGN">GTX2:CHAN_BOND_KEEP_ALIGN</th>
<th>21.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_USE">GTX2:CHAN_BOND_SEQ_2_USE</th>
<th>21.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_CORRECT_USE">GTX2:CLK_CORRECT_USE</th>
<th>21.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_INSERT_IDLE_FLAG">GTX2:CLK_COR_INSERT_IDLE_FLAG</th>
<th>22.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_KEEP_IDLE">GTX2:CLK_COR_KEEP_IDLE</th>
<th>21.F29.B55</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_PRECEDENCE">GTX2:CLK_COR_PRECEDENCE</th>
<th>21.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_USE">GTX2:CLK_COR_SEQ_2_USE</th>
<th>22.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:COMMA_DOUBLE">GTX2:COMMA_DOUBLE</th>
<th>25.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DEC_MCOMMA_DETECT">GTX2:DEC_MCOMMA_DETECT</th>
<th>22.F29.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DEC_PCOMMA_DETECT">GTX2:DEC_PCOMMA_DETECT</th>
<th>22.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DEC_VALID_COMMA_ONLY">GTX2:DEC_VALID_COMMA_ONLY</th>
<th>22.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DFE_DRP_EN">GTX2:DFE_DRP_EN</th>
<th>25.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:GEN_RXUSRCLK">GTX2:GEN_RXUSRCLK</th>
<th>22.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:GEN_TXUSRCLK">GTX2:GEN_TXUSRCLK</th>
<th>26.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:GTX_CFG_PWRUP">GTX2:GTX_CFG_PWRUP</th>
<th>22.F29.B57</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:LOOPBACK_DRP_EN">GTX2:LOOPBACK_DRP_EN</th>
<th>25.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:MASTER_DRP_EN">GTX2:MASTER_DRP_EN</th>
<th>23.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:MCOMMA_DETECT">GTX2:MCOMMA_DETECT</th>
<th>26.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PCI_EXPRESS_MODE">GTX2:PCI_EXPRESS_MODE</th>
<th>24.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PCOMMA_DETECT">GTX2:PCOMMA_DETECT</th>
<th>26.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PDELIDLE_DRP_EN">GTX2:PDELIDLE_DRP_EN</th>
<th>24.F29.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PHASEALIGN_DRP_EN">GTX2:PHASEALIGN_DRP_EN</th>
<th>25.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PLL_DRP_EN">GTX2:PLL_DRP_EN</th>
<th>23.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PMA_CAS_CLK_EN">GTX2:PMA_CAS_CLK_EN</th>
<th>24.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:POLARITY_DRP_EN">GTX2:POLARITY_DRP_EN</th>
<th>24.F28.B46</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PRBS_DRP_EN">GTX2:PRBS_DRP_EN</th>
<th>25.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RCV_TERM_GND">GTX2:RCV_TERM_GND</th>
<th>25.F29.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RCV_TERM_VTTRX">GTX2:RCV_TERM_VTTRX</th>
<th>25.F28.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RESET_DRP_EN">GTX2:RESET_DRP_EN</th>
<th>23.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXBUF_OVRD_THRESH">GTX2:RXBUF_OVRD_THRESH</th>
<th>21.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXGEARBOX_USE">GTX2:RXGEARBOX_USE</th>
<th>23.F29.B1</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLL_STARTUP_EN">GTX2:RXPLL_STARTUP_EN</th>
<th>23.F29.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPRBSERR_LOOPBACK">GTX2:RXPRBSERR_LOOPBACK</th>
<th>25.F28.B20</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_BUFFER_USE">GTX2:RX_BUFFER_USE</th>
<th>20.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_CDR_FORCE_ROTATE">GTX2:RX_CDR_FORCE_ROTATE</th>
<th>22.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_DECODE_SEQ_MATCH">GTX2:RX_DECODE_SEQ_MATCH</th>
<th>22.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EN_IDLE_HOLD_CDR">GTX2:RX_EN_IDLE_HOLD_CDR</th>
<th>25.F29.B28</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EN_IDLE_HOLD_DFE">GTX2:RX_EN_IDLE_HOLD_DFE</th>
<th>25.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EN_IDLE_RESET_BUF">GTX2:RX_EN_IDLE_RESET_BUF</th>
<th>21.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EN_IDLE_RESET_FR">GTX2:RX_EN_IDLE_RESET_FR</th>
<th>25.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EN_IDLE_RESET_PH">GTX2:RX_EN_IDLE_RESET_PH</th>
<th>21.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EN_MODE_RESET_BUF">GTX2:RX_EN_MODE_RESET_BUF</th>
<th>21.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EN_RATE_RESET_BUF">GTX2:RX_EN_RATE_RESET_BUF</th>
<th>21.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EN_REALIGN_RESET_BUF">GTX2:RX_EN_REALIGN_RESET_BUF</th>
<th>21.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EN_REALIGN_RESET_BUF2">GTX2:RX_EN_REALIGN_RESET_BUF2</th>
<th>29.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_LOSS_OF_SYNC_FSM">GTX2:RX_LOSS_OF_SYNC_FSM</th>
<th>20.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_OVERSAMPLE_MODE">GTX2:RX_OVERSAMPLE_MODE</th>
<th>23.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SHOW_REALIGN_COMMA">GTX2:SHOW_REALIGN_COMMA</th>
<th>22.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TERMINATION_OVRD">GTX2:TERMINATION_OVRD</th>
<th>25.F28.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXDRIVE_DRP_EN">GTX2:TXDRIVE_DRP_EN</th>
<th>27.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXGEARBOX_USE">GTX2:TXGEARBOX_USE</th>
<th>25.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXOUTCLKPCS_SEL">GTX2:TXOUTCLKPCS_SEL</th>
<th>27.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLL_STARTUP_EN">GTX2:TXPLL_STARTUP_EN</th>
<th>23.F29.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_BUFFER_USE">GTX2:TX_BUFFER_USE</th>
<th>26.F29.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_EN_RATE_RESET_BUF">GTX2:TX_EN_RATE_RESET_BUF</th>
<th>24.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_OVERSAMPLE_MODE">GTX2:TX_OVERSAMPLE_MODE</th>
<th>24.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_PMADATA_OPT">GTX2:TX_PMADATA_OPT</th>
<th>24.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:USR_CODE_ERR_CLR">GTX2:USR_CODE_ERR_CLR</th>
<th>22.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:AC_CAP_DIS">GTX3:AC_CAP_DIS</th>
<th>32.F28.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_DFEDLYOVRD">GTX3:A_DFEDLYOVRD</th>
<th>35.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_DFETAPOVRD">GTX3:A_DFETAPOVRD</th>
<th>35.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_GTXRXRESET">GTX3:A_GTXRXRESET</th>
<th>33.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_GTXTXRESET">GTX3:A_GTXTXRESET</th>
<th>33.F29.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_PLLCLKRXRESET">GTX3:A_PLLCLKRXRESET</th>
<th>33.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_PLLCLKTXRESET">GTX3:A_PLLCLKTXRESET</th>
<th>34.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_PLLRXRESET">GTX3:A_PLLRXRESET</th>
<th>33.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_PLLTXRESET">GTX3:A_PLLTXRESET</th>
<th>34.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_PRBSCNTRESET">GTX3:A_PRBSCNTRESET</th>
<th>35.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXBUFRESET">GTX3:A_RXBUFRESET</th>
<th>33.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXCDRFREQRESET">GTX3:A_RXCDRFREQRESET</th>
<th>33.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXCDRHOLD">GTX3:A_RXCDRHOLD</th>
<th>33.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXCDRPHASERESET">GTX3:A_RXCDRPHASERESET</th>
<th>33.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXCDRRESET">GTX3:A_RXCDRRESET</th>
<th>33.F28.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXDFERESET">GTX3:A_RXDFERESET</th>
<th>33.F29.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXENPMAPHASEALIGN">GTX3:A_RXENPMAPHASEALIGN</th>
<th>34.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXENSAMPLEALIGN">GTX3:A_RXENSAMPLEALIGN</th>
<th>35.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXPLLLKDETEN">GTX3:A_RXPLLLKDETEN</th>
<th>33.F29.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXPLLPOWERDOWN">GTX3:A_RXPLLPOWERDOWN</th>
<th>33.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXPMASETPHASE">GTX3:A_RXPMASETPHASE</th>
<th>34.F29.B46</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXPOLARITY">GTX3:A_RXPOLARITY</th>
<th>34.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXRESET">GTX3:A_RXRESET</th>
<th>33.F28.B4</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXDEEMPH">GTX3:A_TXDEEMPH</th>
<th>37.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXELECIDLE">GTX3:A_TXELECIDLE</th>
<th>34.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXENPMAPHASEALIGN">GTX3:A_TXENPMAPHASEALIGN</th>
<th>35.F29.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXPLLLKDETEN">GTX3:A_TXPLLLKDETEN</th>
<th>34.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXPLLPOWERDOWN">GTX3:A_TXPLLPOWERDOWN</th>
<th>34.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXPMASETPHASE">GTX3:A_TXPMASETPHASE</th>
<th>35.F28.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXPOLARITY">GTX3:A_TXPOLARITY</th>
<th>34.F29.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXPRBSFORCEERR">GTX3:A_TXPRBSFORCEERR</th>
<th>35.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXRESET">GTX3:A_TXRESET</th>
<th>33.F29.B4</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXSWING">GTX3:A_TXSWING</th>
<th>37.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_KEEP_ALIGN">GTX3:CHAN_BOND_KEEP_ALIGN</th>
<th>31.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_USE">GTX3:CHAN_BOND_SEQ_2_USE</th>
<th>31.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_CORRECT_USE">GTX3:CLK_CORRECT_USE</th>
<th>31.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_INSERT_IDLE_FLAG">GTX3:CLK_COR_INSERT_IDLE_FLAG</th>
<th>32.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_KEEP_IDLE">GTX3:CLK_COR_KEEP_IDLE</th>
<th>31.F29.B55</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_PRECEDENCE">GTX3:CLK_COR_PRECEDENCE</th>
<th>31.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_USE">GTX3:CLK_COR_SEQ_2_USE</th>
<th>32.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:COMMA_DOUBLE">GTX3:COMMA_DOUBLE</th>
<th>35.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DEC_MCOMMA_DETECT">GTX3:DEC_MCOMMA_DETECT</th>
<th>32.F29.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DEC_PCOMMA_DETECT">GTX3:DEC_PCOMMA_DETECT</th>
<th>32.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DEC_VALID_COMMA_ONLY">GTX3:DEC_VALID_COMMA_ONLY</th>
<th>32.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DFE_DRP_EN">GTX3:DFE_DRP_EN</th>
<th>35.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:GEN_RXUSRCLK">GTX3:GEN_RXUSRCLK</th>
<th>32.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:GEN_TXUSRCLK">GTX3:GEN_TXUSRCLK</th>
<th>36.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:GTX_CFG_PWRUP">GTX3:GTX_CFG_PWRUP</th>
<th>32.F29.B57</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:LOOPBACK_DRP_EN">GTX3:LOOPBACK_DRP_EN</th>
<th>35.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:MASTER_DRP_EN">GTX3:MASTER_DRP_EN</th>
<th>33.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:MCOMMA_DETECT">GTX3:MCOMMA_DETECT</th>
<th>36.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PCI_EXPRESS_MODE">GTX3:PCI_EXPRESS_MODE</th>
<th>34.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PCOMMA_DETECT">GTX3:PCOMMA_DETECT</th>
<th>36.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PDELIDLE_DRP_EN">GTX3:PDELIDLE_DRP_EN</th>
<th>34.F29.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PHASEALIGN_DRP_EN">GTX3:PHASEALIGN_DRP_EN</th>
<th>35.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PLL_DRP_EN">GTX3:PLL_DRP_EN</th>
<th>33.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PMA_CAS_CLK_EN">GTX3:PMA_CAS_CLK_EN</th>
<th>34.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:POLARITY_DRP_EN">GTX3:POLARITY_DRP_EN</th>
<th>34.F28.B46</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PRBS_DRP_EN">GTX3:PRBS_DRP_EN</th>
<th>35.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RCV_TERM_GND">GTX3:RCV_TERM_GND</th>
<th>35.F29.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RCV_TERM_VTTRX">GTX3:RCV_TERM_VTTRX</th>
<th>35.F28.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RESET_DRP_EN">GTX3:RESET_DRP_EN</th>
<th>33.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXBUF_OVRD_THRESH">GTX3:RXBUF_OVRD_THRESH</th>
<th>31.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXGEARBOX_USE">GTX3:RXGEARBOX_USE</th>
<th>33.F29.B1</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLL_STARTUP_EN">GTX3:RXPLL_STARTUP_EN</th>
<th>33.F29.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPRBSERR_LOOPBACK">GTX3:RXPRBSERR_LOOPBACK</th>
<th>35.F28.B20</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_BUFFER_USE">GTX3:RX_BUFFER_USE</th>
<th>30.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_CDR_FORCE_ROTATE">GTX3:RX_CDR_FORCE_ROTATE</th>
<th>32.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_DECODE_SEQ_MATCH">GTX3:RX_DECODE_SEQ_MATCH</th>
<th>32.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EN_IDLE_HOLD_CDR">GTX3:RX_EN_IDLE_HOLD_CDR</th>
<th>35.F29.B28</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EN_IDLE_HOLD_DFE">GTX3:RX_EN_IDLE_HOLD_DFE</th>
<th>35.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EN_IDLE_RESET_BUF">GTX3:RX_EN_IDLE_RESET_BUF</th>
<th>31.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EN_IDLE_RESET_FR">GTX3:RX_EN_IDLE_RESET_FR</th>
<th>35.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EN_IDLE_RESET_PH">GTX3:RX_EN_IDLE_RESET_PH</th>
<th>31.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EN_MODE_RESET_BUF">GTX3:RX_EN_MODE_RESET_BUF</th>
<th>31.F29.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EN_RATE_RESET_BUF">GTX3:RX_EN_RATE_RESET_BUF</th>
<th>31.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EN_REALIGN_RESET_BUF">GTX3:RX_EN_REALIGN_RESET_BUF</th>
<th>31.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EN_REALIGN_RESET_BUF2">GTX3:RX_EN_REALIGN_RESET_BUF2</th>
<th>39.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_LOSS_OF_SYNC_FSM">GTX3:RX_LOSS_OF_SYNC_FSM</th>
<th>30.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_OVERSAMPLE_MODE">GTX3:RX_OVERSAMPLE_MODE</th>
<th>33.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SHOW_REALIGN_COMMA">GTX3:SHOW_REALIGN_COMMA</th>
<th>32.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TERMINATION_OVRD">GTX3:TERMINATION_OVRD</th>
<th>35.F28.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXDRIVE_DRP_EN">GTX3:TXDRIVE_DRP_EN</th>
<th>37.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXGEARBOX_USE">GTX3:TXGEARBOX_USE</th>
<th>35.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXOUTCLKPCS_SEL">GTX3:TXOUTCLKPCS_SEL</th>
<th>37.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLL_STARTUP_EN">GTX3:TXPLL_STARTUP_EN</th>
<th>33.F29.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_BUFFER_USE">GTX3:TX_BUFFER_USE</th>
<th>36.F29.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_EN_RATE_RESET_BUF">GTX3:TX_EN_RATE_RESET_BUF</th>
<th>34.F29.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_OVERSAMPLE_MODE">GTX3:TX_OVERSAMPLE_MODE</th>
<th>34.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_PMADATA_OPT">GTX3:TX_PMADATA_OPT</th>
<th>34.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:USR_CODE_ERR_CLR">GTX3:USR_CODE_ERR_CLR</th>
<th>32.F28.B38</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-BUFDS0:MUX.HCLK_OUT">BUFDS0:MUX.HCLK_OUT</th>
<th>18.F28.B27</th>
<th>18.F29.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-BUFDS1:MUX.HCLK_OUT">BUFDS1:MUX.HCLK_OUT</th>
<th>18.F28.B28</th>
<th>18.F29.B28</th>
</tr>

</thead>

<tbody>
<tr><td>O</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>ODIV2</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CLKTESTSIG</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-BUFDS0:REFCLKOUT_DLY">BUFDS0:REFCLKOUT_DLY</th>
<th>19.F29.B4</th>
<th>19.F28.B4</th>
<th>19.F29.B3</th>
<th>19.F28.B3</th>
<th>19.F29.B2</th>
<th>19.F28.B2</th>
<th>19.F29.B1</th>
<th>19.F28.B1</th>
<th>19.F29.B0</th>
<th>19.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-BUFDS1:REFCLKOUT_DLY">BUFDS1:REFCLKOUT_DLY</th>
<th>19.F29.B12</th>
<th>19.F28.B12</th>
<th>19.F29.B11</th>
<th>19.F28.B11</th>
<th>19.F29.B10</th>
<th>19.F28.B10</th>
<th>19.F29.B9</th>
<th>19.F28.B9</th>
<th>19.F29.B8</th>
<th>19.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXEQMIX">GTX0:A_RXEQMIX</th>
<th>8.F29.B4</th>
<th>8.F28.B4</th>
<th>8.F29.B3</th>
<th>8.F28.B3</th>
<th>8.F29.B2</th>
<th>8.F28.B2</th>
<th>8.F29.B1</th>
<th>8.F28.B1</th>
<th>8.F29.B0</th>
<th>8.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_1">GTX0:CHAN_BOND_SEQ_1_1</th>
<th>0.F29.B36</th>
<th>0.F28.B36</th>
<th>0.F29.B35</th>
<th>0.F28.B35</th>
<th>0.F29.B34</th>
<th>0.F28.B34</th>
<th>0.F29.B33</th>
<th>0.F28.B33</th>
<th>0.F29.B32</th>
<th>0.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_2">GTX0:CHAN_BOND_SEQ_1_2</th>
<th>0.F29.B44</th>
<th>0.F28.B44</th>
<th>0.F29.B43</th>
<th>0.F28.B43</th>
<th>0.F29.B42</th>
<th>0.F28.B42</th>
<th>0.F29.B41</th>
<th>0.F28.B41</th>
<th>0.F29.B40</th>
<th>0.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_3">GTX0:CHAN_BOND_SEQ_1_3</th>
<th>0.F29.B52</th>
<th>0.F28.B52</th>
<th>0.F29.B51</th>
<th>0.F28.B51</th>
<th>0.F29.B50</th>
<th>0.F28.B50</th>
<th>0.F29.B49</th>
<th>0.F28.B49</th>
<th>0.F29.B48</th>
<th>0.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_4">GTX0:CHAN_BOND_SEQ_1_4</th>
<th>0.F29.B60</th>
<th>0.F28.B60</th>
<th>0.F29.B59</th>
<th>0.F28.B59</th>
<th>0.F29.B58</th>
<th>0.F28.B58</th>
<th>0.F29.B57</th>
<th>0.F28.B57</th>
<th>0.F29.B56</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_1">GTX0:CHAN_BOND_SEQ_2_1</th>
<th>1.F29.B4</th>
<th>1.F28.B4</th>
<th>1.F29.B3</th>
<th>1.F28.B3</th>
<th>1.F29.B2</th>
<th>1.F28.B2</th>
<th>1.F29.B1</th>
<th>1.F28.B1</th>
<th>1.F29.B0</th>
<th>1.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_2">GTX0:CHAN_BOND_SEQ_2_2</th>
<th>1.F29.B12</th>
<th>1.F28.B12</th>
<th>1.F29.B11</th>
<th>1.F28.B11</th>
<th>1.F29.B10</th>
<th>1.F28.B10</th>
<th>1.F29.B9</th>
<th>1.F28.B9</th>
<th>1.F29.B8</th>
<th>1.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_3">GTX0:CHAN_BOND_SEQ_2_3</th>
<th>1.F29.B20</th>
<th>1.F28.B20</th>
<th>1.F29.B19</th>
<th>1.F28.B19</th>
<th>1.F29.B18</th>
<th>1.F28.B18</th>
<th>1.F29.B17</th>
<th>1.F28.B17</th>
<th>1.F29.B16</th>
<th>1.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_4">GTX0:CHAN_BOND_SEQ_2_4</th>
<th>1.F29.B28</th>
<th>1.F28.B28</th>
<th>1.F29.B27</th>
<th>1.F28.B27</th>
<th>1.F29.B26</th>
<th>1.F28.B26</th>
<th>1.F29.B25</th>
<th>1.F28.B25</th>
<th>1.F29.B24</th>
<th>1.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_1">GTX0:CLK_COR_SEQ_1_1</th>
<th>1.F29.B44</th>
<th>1.F28.B44</th>
<th>1.F29.B43</th>
<th>1.F28.B43</th>
<th>1.F29.B42</th>
<th>1.F28.B42</th>
<th>1.F29.B41</th>
<th>1.F28.B41</th>
<th>1.F29.B40</th>
<th>1.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_2">GTX0:CLK_COR_SEQ_1_2</th>
<th>1.F29.B52</th>
<th>1.F28.B52</th>
<th>1.F29.B51</th>
<th>1.F28.B51</th>
<th>1.F29.B50</th>
<th>1.F28.B50</th>
<th>1.F29.B49</th>
<th>1.F28.B49</th>
<th>1.F29.B48</th>
<th>1.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_3">GTX0:CLK_COR_SEQ_1_3</th>
<th>1.F29.B60</th>
<th>1.F28.B60</th>
<th>1.F29.B59</th>
<th>1.F28.B59</th>
<th>1.F29.B58</th>
<th>1.F28.B58</th>
<th>1.F29.B57</th>
<th>1.F28.B57</th>
<th>1.F29.B56</th>
<th>1.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_4">GTX0:CLK_COR_SEQ_1_4</th>
<th>2.F29.B4</th>
<th>2.F28.B4</th>
<th>2.F29.B3</th>
<th>2.F28.B3</th>
<th>2.F29.B2</th>
<th>2.F28.B2</th>
<th>2.F29.B1</th>
<th>2.F28.B1</th>
<th>2.F29.B0</th>
<th>2.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_1">GTX0:CLK_COR_SEQ_2_1</th>
<th>2.F29.B12</th>
<th>2.F28.B12</th>
<th>2.F29.B11</th>
<th>2.F28.B11</th>
<th>2.F29.B10</th>
<th>2.F28.B10</th>
<th>2.F29.B9</th>
<th>2.F28.B9</th>
<th>2.F29.B8</th>
<th>2.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_2">GTX0:CLK_COR_SEQ_2_2</th>
<th>2.F29.B20</th>
<th>2.F28.B20</th>
<th>2.F29.B19</th>
<th>2.F28.B19</th>
<th>2.F29.B18</th>
<th>2.F28.B18</th>
<th>2.F29.B17</th>
<th>2.F28.B17</th>
<th>2.F29.B16</th>
<th>2.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_3">GTX0:CLK_COR_SEQ_2_3</th>
<th>2.F29.B28</th>
<th>2.F28.B28</th>
<th>2.F29.B27</th>
<th>2.F28.B27</th>
<th>2.F29.B26</th>
<th>2.F28.B26</th>
<th>2.F29.B25</th>
<th>2.F28.B25</th>
<th>2.F29.B24</th>
<th>2.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_4">GTX0:CLK_COR_SEQ_2_4</th>
<th>2.F29.B36</th>
<th>2.F28.B36</th>
<th>2.F29.B35</th>
<th>2.F28.B35</th>
<th>2.F29.B34</th>
<th>2.F28.B34</th>
<th>2.F29.B33</th>
<th>2.F28.B33</th>
<th>2.F29.B32</th>
<th>2.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:COMMA_10B_ENABLE">GTX0:COMMA_10B_ENABLE</th>
<th>5.F29.B60</th>
<th>5.F28.B60</th>
<th>5.F29.B59</th>
<th>5.F28.B59</th>
<th>5.F29.B58</th>
<th>5.F28.B58</th>
<th>5.F29.B57</th>
<th>5.F28.B57</th>
<th>5.F29.B56</th>
<th>5.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:MCOMMA_10B_VALUE">GTX0:MCOMMA_10B_VALUE</th>
<th>6.F29.B4</th>
<th>6.F28.B4</th>
<th>6.F29.B3</th>
<th>6.F28.B3</th>
<th>6.F29.B2</th>
<th>6.F28.B2</th>
<th>6.F29.B1</th>
<th>6.F28.B1</th>
<th>6.F29.B0</th>
<th>6.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:PCOMMA_10B_VALUE">GTX0:PCOMMA_10B_VALUE</th>
<th>6.F29.B12</th>
<th>6.F28.B12</th>
<th>6.F29.B11</th>
<th>6.F28.B11</th>
<th>6.F29.B10</th>
<th>6.F28.B10</th>
<th>6.F29.B9</th>
<th>6.F28.B9</th>
<th>6.F29.B8</th>
<th>6.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:POWER_SAVE">GTX0:POWER_SAVE</th>
<th>8.F29.B36</th>
<th>8.F28.B36</th>
<th>8.F29.B35</th>
<th>8.F28.B35</th>
<th>8.F29.B34</th>
<th>8.F28.B34</th>
<th>8.F29.B33</th>
<th>8.F28.B33</th>
<th>8.F29.B32</th>
<th>8.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXRECCLK_DLY">GTX0:RXRECCLK_DLY</th>
<th>8.F29.B52</th>
<th>8.F28.B52</th>
<th>8.F29.B51</th>
<th>8.F28.B51</th>
<th>8.F29.B50</th>
<th>8.F28.B50</th>
<th>8.F29.B49</th>
<th>8.F28.B49</th>
<th>8.F29.B48</th>
<th>8.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TRANS_TIME_TO_P2">GTX0:TRANS_TIME_TO_P2</th>
<th>4.F29.B28</th>
<th>4.F28.B28</th>
<th>4.F29.B27</th>
<th>4.F28.B27</th>
<th>4.F29.B26</th>
<th>4.F28.B26</th>
<th>4.F29.B25</th>
<th>4.F28.B25</th>
<th>4.F29.B24</th>
<th>4.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXOUTCLK_DLY">GTX0:TXOUTCLK_DLY</th>
<th>8.F29.B60</th>
<th>8.F28.B60</th>
<th>8.F29.B59</th>
<th>8.F28.B59</th>
<th>8.F29.B58</th>
<th>8.F28.B58</th>
<th>8.F29.B57</th>
<th>8.F28.B57</th>
<th>8.F29.B56</th>
<th>8.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXEQMIX">GTX1:A_RXEQMIX</th>
<th>18.F29.B4</th>
<th>18.F28.B4</th>
<th>18.F29.B3</th>
<th>18.F28.B3</th>
<th>18.F29.B2</th>
<th>18.F28.B2</th>
<th>18.F29.B1</th>
<th>18.F28.B1</th>
<th>18.F29.B0</th>
<th>18.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_1">GTX1:CHAN_BOND_SEQ_1_1</th>
<th>10.F29.B36</th>
<th>10.F28.B36</th>
<th>10.F29.B35</th>
<th>10.F28.B35</th>
<th>10.F29.B34</th>
<th>10.F28.B34</th>
<th>10.F29.B33</th>
<th>10.F28.B33</th>
<th>10.F29.B32</th>
<th>10.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_2">GTX1:CHAN_BOND_SEQ_1_2</th>
<th>10.F29.B44</th>
<th>10.F28.B44</th>
<th>10.F29.B43</th>
<th>10.F28.B43</th>
<th>10.F29.B42</th>
<th>10.F28.B42</th>
<th>10.F29.B41</th>
<th>10.F28.B41</th>
<th>10.F29.B40</th>
<th>10.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_3">GTX1:CHAN_BOND_SEQ_1_3</th>
<th>10.F29.B52</th>
<th>10.F28.B52</th>
<th>10.F29.B51</th>
<th>10.F28.B51</th>
<th>10.F29.B50</th>
<th>10.F28.B50</th>
<th>10.F29.B49</th>
<th>10.F28.B49</th>
<th>10.F29.B48</th>
<th>10.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_4">GTX1:CHAN_BOND_SEQ_1_4</th>
<th>10.F29.B60</th>
<th>10.F28.B60</th>
<th>10.F29.B59</th>
<th>10.F28.B59</th>
<th>10.F29.B58</th>
<th>10.F28.B58</th>
<th>10.F29.B57</th>
<th>10.F28.B57</th>
<th>10.F29.B56</th>
<th>10.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_1">GTX1:CHAN_BOND_SEQ_2_1</th>
<th>11.F29.B4</th>
<th>11.F28.B4</th>
<th>11.F29.B3</th>
<th>11.F28.B3</th>
<th>11.F29.B2</th>
<th>11.F28.B2</th>
<th>11.F29.B1</th>
<th>11.F28.B1</th>
<th>11.F29.B0</th>
<th>11.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_2">GTX1:CHAN_BOND_SEQ_2_2</th>
<th>11.F29.B12</th>
<th>11.F28.B12</th>
<th>11.F29.B11</th>
<th>11.F28.B11</th>
<th>11.F29.B10</th>
<th>11.F28.B10</th>
<th>11.F29.B9</th>
<th>11.F28.B9</th>
<th>11.F29.B8</th>
<th>11.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_3">GTX1:CHAN_BOND_SEQ_2_3</th>
<th>11.F29.B20</th>
<th>11.F28.B20</th>
<th>11.F29.B19</th>
<th>11.F28.B19</th>
<th>11.F29.B18</th>
<th>11.F28.B18</th>
<th>11.F29.B17</th>
<th>11.F28.B17</th>
<th>11.F29.B16</th>
<th>11.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_4">GTX1:CHAN_BOND_SEQ_2_4</th>
<th>11.F29.B28</th>
<th>11.F28.B28</th>
<th>11.F29.B27</th>
<th>11.F28.B27</th>
<th>11.F29.B26</th>
<th>11.F28.B26</th>
<th>11.F29.B25</th>
<th>11.F28.B25</th>
<th>11.F29.B24</th>
<th>11.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_1">GTX1:CLK_COR_SEQ_1_1</th>
<th>11.F29.B44</th>
<th>11.F28.B44</th>
<th>11.F29.B43</th>
<th>11.F28.B43</th>
<th>11.F29.B42</th>
<th>11.F28.B42</th>
<th>11.F29.B41</th>
<th>11.F28.B41</th>
<th>11.F29.B40</th>
<th>11.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_2">GTX1:CLK_COR_SEQ_1_2</th>
<th>11.F29.B52</th>
<th>11.F28.B52</th>
<th>11.F29.B51</th>
<th>11.F28.B51</th>
<th>11.F29.B50</th>
<th>11.F28.B50</th>
<th>11.F29.B49</th>
<th>11.F28.B49</th>
<th>11.F29.B48</th>
<th>11.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_3">GTX1:CLK_COR_SEQ_1_3</th>
<th>11.F29.B60</th>
<th>11.F28.B60</th>
<th>11.F29.B59</th>
<th>11.F28.B59</th>
<th>11.F29.B58</th>
<th>11.F28.B58</th>
<th>11.F29.B57</th>
<th>11.F28.B57</th>
<th>11.F29.B56</th>
<th>11.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_4">GTX1:CLK_COR_SEQ_1_4</th>
<th>12.F29.B4</th>
<th>12.F28.B4</th>
<th>12.F29.B3</th>
<th>12.F28.B3</th>
<th>12.F29.B2</th>
<th>12.F28.B2</th>
<th>12.F29.B1</th>
<th>12.F28.B1</th>
<th>12.F29.B0</th>
<th>12.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_1">GTX1:CLK_COR_SEQ_2_1</th>
<th>12.F29.B12</th>
<th>12.F28.B12</th>
<th>12.F29.B11</th>
<th>12.F28.B11</th>
<th>12.F29.B10</th>
<th>12.F28.B10</th>
<th>12.F29.B9</th>
<th>12.F28.B9</th>
<th>12.F29.B8</th>
<th>12.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_2">GTX1:CLK_COR_SEQ_2_2</th>
<th>12.F29.B20</th>
<th>12.F28.B20</th>
<th>12.F29.B19</th>
<th>12.F28.B19</th>
<th>12.F29.B18</th>
<th>12.F28.B18</th>
<th>12.F29.B17</th>
<th>12.F28.B17</th>
<th>12.F29.B16</th>
<th>12.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_3">GTX1:CLK_COR_SEQ_2_3</th>
<th>12.F29.B28</th>
<th>12.F28.B28</th>
<th>12.F29.B27</th>
<th>12.F28.B27</th>
<th>12.F29.B26</th>
<th>12.F28.B26</th>
<th>12.F29.B25</th>
<th>12.F28.B25</th>
<th>12.F29.B24</th>
<th>12.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_4">GTX1:CLK_COR_SEQ_2_4</th>
<th>12.F29.B36</th>
<th>12.F28.B36</th>
<th>12.F29.B35</th>
<th>12.F28.B35</th>
<th>12.F29.B34</th>
<th>12.F28.B34</th>
<th>12.F29.B33</th>
<th>12.F28.B33</th>
<th>12.F29.B32</th>
<th>12.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:COMMA_10B_ENABLE">GTX1:COMMA_10B_ENABLE</th>
<th>15.F29.B60</th>
<th>15.F28.B60</th>
<th>15.F29.B59</th>
<th>15.F28.B59</th>
<th>15.F29.B58</th>
<th>15.F28.B58</th>
<th>15.F29.B57</th>
<th>15.F28.B57</th>
<th>15.F29.B56</th>
<th>15.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:MCOMMA_10B_VALUE">GTX1:MCOMMA_10B_VALUE</th>
<th>16.F29.B4</th>
<th>16.F28.B4</th>
<th>16.F29.B3</th>
<th>16.F28.B3</th>
<th>16.F29.B2</th>
<th>16.F28.B2</th>
<th>16.F29.B1</th>
<th>16.F28.B1</th>
<th>16.F29.B0</th>
<th>16.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PCOMMA_10B_VALUE">GTX1:PCOMMA_10B_VALUE</th>
<th>16.F29.B12</th>
<th>16.F28.B12</th>
<th>16.F29.B11</th>
<th>16.F28.B11</th>
<th>16.F29.B10</th>
<th>16.F28.B10</th>
<th>16.F29.B9</th>
<th>16.F28.B9</th>
<th>16.F29.B8</th>
<th>16.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:POWER_SAVE">GTX1:POWER_SAVE</th>
<th>18.F29.B36</th>
<th>18.F28.B36</th>
<th>18.F29.B35</th>
<th>18.F28.B35</th>
<th>18.F29.B34</th>
<th>18.F28.B34</th>
<th>18.F29.B33</th>
<th>18.F28.B33</th>
<th>18.F29.B32</th>
<th>18.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXRECCLK_DLY">GTX1:RXRECCLK_DLY</th>
<th>18.F29.B52</th>
<th>18.F28.B52</th>
<th>18.F29.B51</th>
<th>18.F28.B51</th>
<th>18.F29.B50</th>
<th>18.F28.B50</th>
<th>18.F29.B49</th>
<th>18.F28.B49</th>
<th>18.F29.B48</th>
<th>18.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TRANS_TIME_TO_P2">GTX1:TRANS_TIME_TO_P2</th>
<th>14.F29.B28</th>
<th>14.F28.B28</th>
<th>14.F29.B27</th>
<th>14.F28.B27</th>
<th>14.F29.B26</th>
<th>14.F28.B26</th>
<th>14.F29.B25</th>
<th>14.F28.B25</th>
<th>14.F29.B24</th>
<th>14.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXOUTCLK_DLY">GTX1:TXOUTCLK_DLY</th>
<th>18.F29.B60</th>
<th>18.F28.B60</th>
<th>18.F29.B59</th>
<th>18.F28.B59</th>
<th>18.F29.B58</th>
<th>18.F28.B58</th>
<th>18.F29.B57</th>
<th>18.F28.B57</th>
<th>18.F29.B56</th>
<th>18.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXEQMIX">GTX2:A_RXEQMIX</th>
<th>28.F29.B4</th>
<th>28.F28.B4</th>
<th>28.F29.B3</th>
<th>28.F28.B3</th>
<th>28.F29.B2</th>
<th>28.F28.B2</th>
<th>28.F29.B1</th>
<th>28.F28.B1</th>
<th>28.F29.B0</th>
<th>28.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_1">GTX2:CHAN_BOND_SEQ_1_1</th>
<th>20.F29.B36</th>
<th>20.F28.B36</th>
<th>20.F29.B35</th>
<th>20.F28.B35</th>
<th>20.F29.B34</th>
<th>20.F28.B34</th>
<th>20.F29.B33</th>
<th>20.F28.B33</th>
<th>20.F29.B32</th>
<th>20.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_2">GTX2:CHAN_BOND_SEQ_1_2</th>
<th>20.F29.B44</th>
<th>20.F28.B44</th>
<th>20.F29.B43</th>
<th>20.F28.B43</th>
<th>20.F29.B42</th>
<th>20.F28.B42</th>
<th>20.F29.B41</th>
<th>20.F28.B41</th>
<th>20.F29.B40</th>
<th>20.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_3">GTX2:CHAN_BOND_SEQ_1_3</th>
<th>20.F29.B52</th>
<th>20.F28.B52</th>
<th>20.F29.B51</th>
<th>20.F28.B51</th>
<th>20.F29.B50</th>
<th>20.F28.B50</th>
<th>20.F29.B49</th>
<th>20.F28.B49</th>
<th>20.F29.B48</th>
<th>20.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_4">GTX2:CHAN_BOND_SEQ_1_4</th>
<th>20.F29.B60</th>
<th>20.F28.B60</th>
<th>20.F29.B59</th>
<th>20.F28.B59</th>
<th>20.F29.B58</th>
<th>20.F28.B58</th>
<th>20.F29.B57</th>
<th>20.F28.B57</th>
<th>20.F29.B56</th>
<th>20.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_1">GTX2:CHAN_BOND_SEQ_2_1</th>
<th>21.F29.B4</th>
<th>21.F28.B4</th>
<th>21.F29.B3</th>
<th>21.F28.B3</th>
<th>21.F29.B2</th>
<th>21.F28.B2</th>
<th>21.F29.B1</th>
<th>21.F28.B1</th>
<th>21.F29.B0</th>
<th>21.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_2">GTX2:CHAN_BOND_SEQ_2_2</th>
<th>21.F29.B12</th>
<th>21.F28.B12</th>
<th>21.F29.B11</th>
<th>21.F28.B11</th>
<th>21.F29.B10</th>
<th>21.F28.B10</th>
<th>21.F29.B9</th>
<th>21.F28.B9</th>
<th>21.F29.B8</th>
<th>21.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_3">GTX2:CHAN_BOND_SEQ_2_3</th>
<th>21.F29.B20</th>
<th>21.F28.B20</th>
<th>21.F29.B19</th>
<th>21.F28.B19</th>
<th>21.F29.B18</th>
<th>21.F28.B18</th>
<th>21.F29.B17</th>
<th>21.F28.B17</th>
<th>21.F29.B16</th>
<th>21.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_4">GTX2:CHAN_BOND_SEQ_2_4</th>
<th>21.F29.B28</th>
<th>21.F28.B28</th>
<th>21.F29.B27</th>
<th>21.F28.B27</th>
<th>21.F29.B26</th>
<th>21.F28.B26</th>
<th>21.F29.B25</th>
<th>21.F28.B25</th>
<th>21.F29.B24</th>
<th>21.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_1">GTX2:CLK_COR_SEQ_1_1</th>
<th>21.F29.B44</th>
<th>21.F28.B44</th>
<th>21.F29.B43</th>
<th>21.F28.B43</th>
<th>21.F29.B42</th>
<th>21.F28.B42</th>
<th>21.F29.B41</th>
<th>21.F28.B41</th>
<th>21.F29.B40</th>
<th>21.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_2">GTX2:CLK_COR_SEQ_1_2</th>
<th>21.F29.B52</th>
<th>21.F28.B52</th>
<th>21.F29.B51</th>
<th>21.F28.B51</th>
<th>21.F29.B50</th>
<th>21.F28.B50</th>
<th>21.F29.B49</th>
<th>21.F28.B49</th>
<th>21.F29.B48</th>
<th>21.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_3">GTX2:CLK_COR_SEQ_1_3</th>
<th>21.F29.B60</th>
<th>21.F28.B60</th>
<th>21.F29.B59</th>
<th>21.F28.B59</th>
<th>21.F29.B58</th>
<th>21.F28.B58</th>
<th>21.F29.B57</th>
<th>21.F28.B57</th>
<th>21.F29.B56</th>
<th>21.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_4">GTX2:CLK_COR_SEQ_1_4</th>
<th>22.F29.B4</th>
<th>22.F28.B4</th>
<th>22.F29.B3</th>
<th>22.F28.B3</th>
<th>22.F29.B2</th>
<th>22.F28.B2</th>
<th>22.F29.B1</th>
<th>22.F28.B1</th>
<th>22.F29.B0</th>
<th>22.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_1">GTX2:CLK_COR_SEQ_2_1</th>
<th>22.F29.B12</th>
<th>22.F28.B12</th>
<th>22.F29.B11</th>
<th>22.F28.B11</th>
<th>22.F29.B10</th>
<th>22.F28.B10</th>
<th>22.F29.B9</th>
<th>22.F28.B9</th>
<th>22.F29.B8</th>
<th>22.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_2">GTX2:CLK_COR_SEQ_2_2</th>
<th>22.F29.B20</th>
<th>22.F28.B20</th>
<th>22.F29.B19</th>
<th>22.F28.B19</th>
<th>22.F29.B18</th>
<th>22.F28.B18</th>
<th>22.F29.B17</th>
<th>22.F28.B17</th>
<th>22.F29.B16</th>
<th>22.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_3">GTX2:CLK_COR_SEQ_2_3</th>
<th>22.F29.B28</th>
<th>22.F28.B28</th>
<th>22.F29.B27</th>
<th>22.F28.B27</th>
<th>22.F29.B26</th>
<th>22.F28.B26</th>
<th>22.F29.B25</th>
<th>22.F28.B25</th>
<th>22.F29.B24</th>
<th>22.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_4">GTX2:CLK_COR_SEQ_2_4</th>
<th>22.F29.B36</th>
<th>22.F28.B36</th>
<th>22.F29.B35</th>
<th>22.F28.B35</th>
<th>22.F29.B34</th>
<th>22.F28.B34</th>
<th>22.F29.B33</th>
<th>22.F28.B33</th>
<th>22.F29.B32</th>
<th>22.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:COMMA_10B_ENABLE">GTX2:COMMA_10B_ENABLE</th>
<th>25.F29.B60</th>
<th>25.F28.B60</th>
<th>25.F29.B59</th>
<th>25.F28.B59</th>
<th>25.F29.B58</th>
<th>25.F28.B58</th>
<th>25.F29.B57</th>
<th>25.F28.B57</th>
<th>25.F29.B56</th>
<th>25.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:MCOMMA_10B_VALUE">GTX2:MCOMMA_10B_VALUE</th>
<th>26.F29.B4</th>
<th>26.F28.B4</th>
<th>26.F29.B3</th>
<th>26.F28.B3</th>
<th>26.F29.B2</th>
<th>26.F28.B2</th>
<th>26.F29.B1</th>
<th>26.F28.B1</th>
<th>26.F29.B0</th>
<th>26.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PCOMMA_10B_VALUE">GTX2:PCOMMA_10B_VALUE</th>
<th>26.F29.B12</th>
<th>26.F28.B12</th>
<th>26.F29.B11</th>
<th>26.F28.B11</th>
<th>26.F29.B10</th>
<th>26.F28.B10</th>
<th>26.F29.B9</th>
<th>26.F28.B9</th>
<th>26.F29.B8</th>
<th>26.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:POWER_SAVE">GTX2:POWER_SAVE</th>
<th>28.F29.B36</th>
<th>28.F28.B36</th>
<th>28.F29.B35</th>
<th>28.F28.B35</th>
<th>28.F29.B34</th>
<th>28.F28.B34</th>
<th>28.F29.B33</th>
<th>28.F28.B33</th>
<th>28.F29.B32</th>
<th>28.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXRECCLK_DLY">GTX2:RXRECCLK_DLY</th>
<th>28.F29.B52</th>
<th>28.F28.B52</th>
<th>28.F29.B51</th>
<th>28.F28.B51</th>
<th>28.F29.B50</th>
<th>28.F28.B50</th>
<th>28.F29.B49</th>
<th>28.F28.B49</th>
<th>28.F29.B48</th>
<th>28.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TRANS_TIME_TO_P2">GTX2:TRANS_TIME_TO_P2</th>
<th>24.F29.B28</th>
<th>24.F28.B28</th>
<th>24.F29.B27</th>
<th>24.F28.B27</th>
<th>24.F29.B26</th>
<th>24.F28.B26</th>
<th>24.F29.B25</th>
<th>24.F28.B25</th>
<th>24.F29.B24</th>
<th>24.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXOUTCLK_DLY">GTX2:TXOUTCLK_DLY</th>
<th>28.F29.B60</th>
<th>28.F28.B60</th>
<th>28.F29.B59</th>
<th>28.F28.B59</th>
<th>28.F29.B58</th>
<th>28.F28.B58</th>
<th>28.F29.B57</th>
<th>28.F28.B57</th>
<th>28.F29.B56</th>
<th>28.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXEQMIX">GTX3:A_RXEQMIX</th>
<th>38.F29.B4</th>
<th>38.F28.B4</th>
<th>38.F29.B3</th>
<th>38.F28.B3</th>
<th>38.F29.B2</th>
<th>38.F28.B2</th>
<th>38.F29.B1</th>
<th>38.F28.B1</th>
<th>38.F29.B0</th>
<th>38.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_1">GTX3:CHAN_BOND_SEQ_1_1</th>
<th>30.F29.B36</th>
<th>30.F28.B36</th>
<th>30.F29.B35</th>
<th>30.F28.B35</th>
<th>30.F29.B34</th>
<th>30.F28.B34</th>
<th>30.F29.B33</th>
<th>30.F28.B33</th>
<th>30.F29.B32</th>
<th>30.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_2">GTX3:CHAN_BOND_SEQ_1_2</th>
<th>30.F29.B44</th>
<th>30.F28.B44</th>
<th>30.F29.B43</th>
<th>30.F28.B43</th>
<th>30.F29.B42</th>
<th>30.F28.B42</th>
<th>30.F29.B41</th>
<th>30.F28.B41</th>
<th>30.F29.B40</th>
<th>30.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_3">GTX3:CHAN_BOND_SEQ_1_3</th>
<th>30.F29.B52</th>
<th>30.F28.B52</th>
<th>30.F29.B51</th>
<th>30.F28.B51</th>
<th>30.F29.B50</th>
<th>30.F28.B50</th>
<th>30.F29.B49</th>
<th>30.F28.B49</th>
<th>30.F29.B48</th>
<th>30.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_4">GTX3:CHAN_BOND_SEQ_1_4</th>
<th>30.F29.B60</th>
<th>30.F28.B60</th>
<th>30.F29.B59</th>
<th>30.F28.B59</th>
<th>30.F29.B58</th>
<th>30.F28.B58</th>
<th>30.F29.B57</th>
<th>30.F28.B57</th>
<th>30.F29.B56</th>
<th>30.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_1">GTX3:CHAN_BOND_SEQ_2_1</th>
<th>31.F29.B4</th>
<th>31.F28.B4</th>
<th>31.F29.B3</th>
<th>31.F28.B3</th>
<th>31.F29.B2</th>
<th>31.F28.B2</th>
<th>31.F29.B1</th>
<th>31.F28.B1</th>
<th>31.F29.B0</th>
<th>31.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_2">GTX3:CHAN_BOND_SEQ_2_2</th>
<th>31.F29.B12</th>
<th>31.F28.B12</th>
<th>31.F29.B11</th>
<th>31.F28.B11</th>
<th>31.F29.B10</th>
<th>31.F28.B10</th>
<th>31.F29.B9</th>
<th>31.F28.B9</th>
<th>31.F29.B8</th>
<th>31.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_3">GTX3:CHAN_BOND_SEQ_2_3</th>
<th>31.F29.B20</th>
<th>31.F28.B20</th>
<th>31.F29.B19</th>
<th>31.F28.B19</th>
<th>31.F29.B18</th>
<th>31.F28.B18</th>
<th>31.F29.B17</th>
<th>31.F28.B17</th>
<th>31.F29.B16</th>
<th>31.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_4">GTX3:CHAN_BOND_SEQ_2_4</th>
<th>31.F29.B28</th>
<th>31.F28.B28</th>
<th>31.F29.B27</th>
<th>31.F28.B27</th>
<th>31.F29.B26</th>
<th>31.F28.B26</th>
<th>31.F29.B25</th>
<th>31.F28.B25</th>
<th>31.F29.B24</th>
<th>31.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_1">GTX3:CLK_COR_SEQ_1_1</th>
<th>31.F29.B44</th>
<th>31.F28.B44</th>
<th>31.F29.B43</th>
<th>31.F28.B43</th>
<th>31.F29.B42</th>
<th>31.F28.B42</th>
<th>31.F29.B41</th>
<th>31.F28.B41</th>
<th>31.F29.B40</th>
<th>31.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_2">GTX3:CLK_COR_SEQ_1_2</th>
<th>31.F29.B52</th>
<th>31.F28.B52</th>
<th>31.F29.B51</th>
<th>31.F28.B51</th>
<th>31.F29.B50</th>
<th>31.F28.B50</th>
<th>31.F29.B49</th>
<th>31.F28.B49</th>
<th>31.F29.B48</th>
<th>31.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_3">GTX3:CLK_COR_SEQ_1_3</th>
<th>31.F29.B60</th>
<th>31.F28.B60</th>
<th>31.F29.B59</th>
<th>31.F28.B59</th>
<th>31.F29.B58</th>
<th>31.F28.B58</th>
<th>31.F29.B57</th>
<th>31.F28.B57</th>
<th>31.F29.B56</th>
<th>31.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_4">GTX3:CLK_COR_SEQ_1_4</th>
<th>32.F29.B4</th>
<th>32.F28.B4</th>
<th>32.F29.B3</th>
<th>32.F28.B3</th>
<th>32.F29.B2</th>
<th>32.F28.B2</th>
<th>32.F29.B1</th>
<th>32.F28.B1</th>
<th>32.F29.B0</th>
<th>32.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_1">GTX3:CLK_COR_SEQ_2_1</th>
<th>32.F29.B12</th>
<th>32.F28.B12</th>
<th>32.F29.B11</th>
<th>32.F28.B11</th>
<th>32.F29.B10</th>
<th>32.F28.B10</th>
<th>32.F29.B9</th>
<th>32.F28.B9</th>
<th>32.F29.B8</th>
<th>32.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_2">GTX3:CLK_COR_SEQ_2_2</th>
<th>32.F29.B20</th>
<th>32.F28.B20</th>
<th>32.F29.B19</th>
<th>32.F28.B19</th>
<th>32.F29.B18</th>
<th>32.F28.B18</th>
<th>32.F29.B17</th>
<th>32.F28.B17</th>
<th>32.F29.B16</th>
<th>32.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_3">GTX3:CLK_COR_SEQ_2_3</th>
<th>32.F29.B28</th>
<th>32.F28.B28</th>
<th>32.F29.B27</th>
<th>32.F28.B27</th>
<th>32.F29.B26</th>
<th>32.F28.B26</th>
<th>32.F29.B25</th>
<th>32.F28.B25</th>
<th>32.F29.B24</th>
<th>32.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_4">GTX3:CLK_COR_SEQ_2_4</th>
<th>32.F29.B36</th>
<th>32.F28.B36</th>
<th>32.F29.B35</th>
<th>32.F28.B35</th>
<th>32.F29.B34</th>
<th>32.F28.B34</th>
<th>32.F29.B33</th>
<th>32.F28.B33</th>
<th>32.F29.B32</th>
<th>32.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:COMMA_10B_ENABLE">GTX3:COMMA_10B_ENABLE</th>
<th>35.F29.B60</th>
<th>35.F28.B60</th>
<th>35.F29.B59</th>
<th>35.F28.B59</th>
<th>35.F29.B58</th>
<th>35.F28.B58</th>
<th>35.F29.B57</th>
<th>35.F28.B57</th>
<th>35.F29.B56</th>
<th>35.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:MCOMMA_10B_VALUE">GTX3:MCOMMA_10B_VALUE</th>
<th>36.F29.B4</th>
<th>36.F28.B4</th>
<th>36.F29.B3</th>
<th>36.F28.B3</th>
<th>36.F29.B2</th>
<th>36.F28.B2</th>
<th>36.F29.B1</th>
<th>36.F28.B1</th>
<th>36.F29.B0</th>
<th>36.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PCOMMA_10B_VALUE">GTX3:PCOMMA_10B_VALUE</th>
<th>36.F29.B12</th>
<th>36.F28.B12</th>
<th>36.F29.B11</th>
<th>36.F28.B11</th>
<th>36.F29.B10</th>
<th>36.F28.B10</th>
<th>36.F29.B9</th>
<th>36.F28.B9</th>
<th>36.F29.B8</th>
<th>36.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:POWER_SAVE">GTX3:POWER_SAVE</th>
<th>38.F29.B36</th>
<th>38.F28.B36</th>
<th>38.F29.B35</th>
<th>38.F28.B35</th>
<th>38.F29.B34</th>
<th>38.F28.B34</th>
<th>38.F29.B33</th>
<th>38.F28.B33</th>
<th>38.F29.B32</th>
<th>38.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXRECCLK_DLY">GTX3:RXRECCLK_DLY</th>
<th>38.F29.B52</th>
<th>38.F28.B52</th>
<th>38.F29.B51</th>
<th>38.F28.B51</th>
<th>38.F29.B50</th>
<th>38.F28.B50</th>
<th>38.F29.B49</th>
<th>38.F28.B49</th>
<th>38.F29.B48</th>
<th>38.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TRANS_TIME_TO_P2">GTX3:TRANS_TIME_TO_P2</th>
<th>34.F29.B28</th>
<th>34.F28.B28</th>
<th>34.F29.B27</th>
<th>34.F28.B27</th>
<th>34.F29.B26</th>
<th>34.F28.B26</th>
<th>34.F29.B25</th>
<th>34.F28.B25</th>
<th>34.F29.B24</th>
<th>34.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXOUTCLK_DLY">GTX3:TXOUTCLK_DLY</th>
<th>38.F29.B60</th>
<th>38.F28.B60</th>
<th>38.F29.B59</th>
<th>38.F28.B59</th>
<th>38.F29.B58</th>
<th>38.F28.B58</th>
<th>38.F29.B57</th>
<th>38.F28.B57</th>
<th>38.F29.B56</th>
<th>38.F28.B56</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:ALIGN_COMMA_WORD">GTX0:ALIGN_COMMA_WORD</th>
<th>2.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:ALIGN_COMMA_WORD">GTX1:ALIGN_COMMA_WORD</th>
<th>12.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:ALIGN_COMMA_WORD">GTX2:ALIGN_COMMA_WORD</th>
<th>22.F28.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:ALIGN_COMMA_WORD">GTX3:ALIGN_COMMA_WORD</th>
<th>32.F28.B39</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:A_DFECLKDLYADJ">GTX0:A_DFECLKDLYADJ</th>
<th>5.F28.B39</th>
<th>5.F29.B38</th>
<th>5.F28.B38</th>
<th>5.F29.B37</th>
<th>5.F28.B37</th>
<th>5.F29.B36</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_MAX_LAT">GTX0:CLK_COR_MAX_LAT</th>
<th>2.F29.B7</th>
<th>2.F28.B7</th>
<th>2.F29.B6</th>
<th>2.F28.B6</th>
<th>2.F29.B5</th>
<th>2.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_MIN_LAT">GTX0:CLK_COR_MIN_LAT</th>
<th>1.F29.B63</th>
<th>1.F28.B63</th>
<th>1.F29.B62</th>
<th>1.F28.B62</th>
<th>1.F29.B61</th>
<th>1.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXBUF_OVFL_THRESH">GTX0:RXBUF_OVFL_THRESH</th>
<th>1.F29.B34</th>
<th>1.F28.B34</th>
<th>1.F29.B33</th>
<th>1.F28.B33</th>
<th>1.F29.B32</th>
<th>1.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXBUF_UDFL_THRESH">GTX0:RXBUF_UDFL_THRESH</th>
<th>1.F29.B37</th>
<th>1.F28.B37</th>
<th>1.F29.B36</th>
<th>1.F28.B36</th>
<th>1.F29.B35</th>
<th>1.F28.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SAS_MAX_COMSAS">GTX0:SAS_MAX_COMSAS</th>
<th>5.F29.B10</th>
<th>5.F28.B10</th>
<th>5.F29.B9</th>
<th>5.F28.B9</th>
<th>5.F29.B8</th>
<th>5.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SAS_MIN_COMSAS">GTX0:SAS_MIN_COMSAS</th>
<th>5.F29.B13</th>
<th>5.F28.B13</th>
<th>5.F29.B12</th>
<th>5.F28.B12</th>
<th>5.F29.B11</th>
<th>5.F28.B11</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SATA_MAX_BURST">GTX0:SATA_MAX_BURST</th>
<th>5.F29.B2</th>
<th>5.F28.B2</th>
<th>5.F29.B1</th>
<th>5.F28.B1</th>
<th>5.F29.B0</th>
<th>5.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SATA_MAX_INIT">GTX0:SATA_MAX_INIT</th>
<th>4.F29.B58</th>
<th>4.F28.B58</th>
<th>4.F29.B57</th>
<th>4.F28.B57</th>
<th>4.F29.B56</th>
<th>4.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SATA_MAX_WAKE">GTX0:SATA_MAX_WAKE</th>
<th>4.F29.B50</th>
<th>4.F28.B50</th>
<th>4.F29.B49</th>
<th>4.F28.B49</th>
<th>4.F29.B48</th>
<th>4.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SATA_MIN_BURST">GTX0:SATA_MIN_BURST</th>
<th>5.F29.B5</th>
<th>5.F28.B5</th>
<th>5.F29.B4</th>
<th>5.F28.B4</th>
<th>5.F29.B3</th>
<th>5.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SATA_MIN_INIT">GTX0:SATA_MIN_INIT</th>
<th>4.F29.B61</th>
<th>4.F28.B61</th>
<th>4.F29.B60</th>
<th>4.F28.B60</th>
<th>4.F29.B59</th>
<th>4.F28.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SATA_MIN_WAKE">GTX0:SATA_MIN_WAKE</th>
<th>4.F29.B53</th>
<th>4.F28.B53</th>
<th>4.F29.B52</th>
<th>4.F28.B52</th>
<th>4.F29.B51</th>
<th>4.F28.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_BYTECLK_CFG">GTX0:TX_BYTECLK_CFG</th>
<th>8.F29.B42</th>
<th>8.F28.B42</th>
<th>8.F29.B41</th>
<th>8.F28.B41</th>
<th>8.F29.B40</th>
<th>8.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_USRCLK_CFG">GTX0:TX_USRCLK_CFG</th>
<th>8.F29.B45</th>
<th>8.F28.B45</th>
<th>8.F29.B44</th>
<th>8.F28.B44</th>
<th>8.F29.B43</th>
<th>8.F28.B43</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_DFECLKDLYADJ">GTX1:A_DFECLKDLYADJ</th>
<th>15.F28.B39</th>
<th>15.F29.B38</th>
<th>15.F28.B38</th>
<th>15.F29.B37</th>
<th>15.F28.B37</th>
<th>15.F29.B36</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_MAX_LAT">GTX1:CLK_COR_MAX_LAT</th>
<th>12.F29.B7</th>
<th>12.F28.B7</th>
<th>12.F29.B6</th>
<th>12.F28.B6</th>
<th>12.F29.B5</th>
<th>12.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_MIN_LAT">GTX1:CLK_COR_MIN_LAT</th>
<th>11.F29.B63</th>
<th>11.F28.B63</th>
<th>11.F29.B62</th>
<th>11.F28.B62</th>
<th>11.F29.B61</th>
<th>11.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXBUF_OVFL_THRESH">GTX1:RXBUF_OVFL_THRESH</th>
<th>11.F29.B34</th>
<th>11.F28.B34</th>
<th>11.F29.B33</th>
<th>11.F28.B33</th>
<th>11.F29.B32</th>
<th>11.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXBUF_UDFL_THRESH">GTX1:RXBUF_UDFL_THRESH</th>
<th>11.F29.B37</th>
<th>11.F28.B37</th>
<th>11.F29.B36</th>
<th>11.F28.B36</th>
<th>11.F29.B35</th>
<th>11.F28.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SAS_MAX_COMSAS">GTX1:SAS_MAX_COMSAS</th>
<th>15.F29.B10</th>
<th>15.F28.B10</th>
<th>15.F29.B9</th>
<th>15.F28.B9</th>
<th>15.F29.B8</th>
<th>15.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SAS_MIN_COMSAS">GTX1:SAS_MIN_COMSAS</th>
<th>15.F29.B13</th>
<th>15.F28.B13</th>
<th>15.F29.B12</th>
<th>15.F28.B12</th>
<th>15.F29.B11</th>
<th>15.F28.B11</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SATA_MAX_BURST">GTX1:SATA_MAX_BURST</th>
<th>15.F29.B2</th>
<th>15.F28.B2</th>
<th>15.F29.B1</th>
<th>15.F28.B1</th>
<th>15.F29.B0</th>
<th>15.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SATA_MAX_INIT">GTX1:SATA_MAX_INIT</th>
<th>14.F29.B58</th>
<th>14.F28.B58</th>
<th>14.F29.B57</th>
<th>14.F28.B57</th>
<th>14.F29.B56</th>
<th>14.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SATA_MAX_WAKE">GTX1:SATA_MAX_WAKE</th>
<th>14.F29.B50</th>
<th>14.F28.B50</th>
<th>14.F29.B49</th>
<th>14.F28.B49</th>
<th>14.F29.B48</th>
<th>14.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SATA_MIN_BURST">GTX1:SATA_MIN_BURST</th>
<th>15.F29.B5</th>
<th>15.F28.B5</th>
<th>15.F29.B4</th>
<th>15.F28.B4</th>
<th>15.F29.B3</th>
<th>15.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SATA_MIN_INIT">GTX1:SATA_MIN_INIT</th>
<th>14.F29.B61</th>
<th>14.F28.B61</th>
<th>14.F29.B60</th>
<th>14.F28.B60</th>
<th>14.F29.B59</th>
<th>14.F28.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SATA_MIN_WAKE">GTX1:SATA_MIN_WAKE</th>
<th>14.F29.B53</th>
<th>14.F28.B53</th>
<th>14.F29.B52</th>
<th>14.F28.B52</th>
<th>14.F29.B51</th>
<th>14.F28.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_BYTECLK_CFG">GTX1:TX_BYTECLK_CFG</th>
<th>18.F29.B42</th>
<th>18.F28.B42</th>
<th>18.F29.B41</th>
<th>18.F28.B41</th>
<th>18.F29.B40</th>
<th>18.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_USRCLK_CFG">GTX1:TX_USRCLK_CFG</th>
<th>18.F29.B45</th>
<th>18.F28.B45</th>
<th>18.F29.B44</th>
<th>18.F28.B44</th>
<th>18.F29.B43</th>
<th>18.F28.B43</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_DFECLKDLYADJ">GTX2:A_DFECLKDLYADJ</th>
<th>25.F28.B39</th>
<th>25.F29.B38</th>
<th>25.F28.B38</th>
<th>25.F29.B37</th>
<th>25.F28.B37</th>
<th>25.F29.B36</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_MAX_LAT">GTX2:CLK_COR_MAX_LAT</th>
<th>22.F29.B7</th>
<th>22.F28.B7</th>
<th>22.F29.B6</th>
<th>22.F28.B6</th>
<th>22.F29.B5</th>
<th>22.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_MIN_LAT">GTX2:CLK_COR_MIN_LAT</th>
<th>21.F29.B63</th>
<th>21.F28.B63</th>
<th>21.F29.B62</th>
<th>21.F28.B62</th>
<th>21.F29.B61</th>
<th>21.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXBUF_OVFL_THRESH">GTX2:RXBUF_OVFL_THRESH</th>
<th>21.F29.B34</th>
<th>21.F28.B34</th>
<th>21.F29.B33</th>
<th>21.F28.B33</th>
<th>21.F29.B32</th>
<th>21.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXBUF_UDFL_THRESH">GTX2:RXBUF_UDFL_THRESH</th>
<th>21.F29.B37</th>
<th>21.F28.B37</th>
<th>21.F29.B36</th>
<th>21.F28.B36</th>
<th>21.F29.B35</th>
<th>21.F28.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SAS_MAX_COMSAS">GTX2:SAS_MAX_COMSAS</th>
<th>25.F29.B10</th>
<th>25.F28.B10</th>
<th>25.F29.B9</th>
<th>25.F28.B9</th>
<th>25.F29.B8</th>
<th>25.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SAS_MIN_COMSAS">GTX2:SAS_MIN_COMSAS</th>
<th>25.F29.B13</th>
<th>25.F28.B13</th>
<th>25.F29.B12</th>
<th>25.F28.B12</th>
<th>25.F29.B11</th>
<th>25.F28.B11</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SATA_MAX_BURST">GTX2:SATA_MAX_BURST</th>
<th>25.F29.B2</th>
<th>25.F28.B2</th>
<th>25.F29.B1</th>
<th>25.F28.B1</th>
<th>25.F29.B0</th>
<th>25.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SATA_MAX_INIT">GTX2:SATA_MAX_INIT</th>
<th>24.F29.B58</th>
<th>24.F28.B58</th>
<th>24.F29.B57</th>
<th>24.F28.B57</th>
<th>24.F29.B56</th>
<th>24.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SATA_MAX_WAKE">GTX2:SATA_MAX_WAKE</th>
<th>24.F29.B50</th>
<th>24.F28.B50</th>
<th>24.F29.B49</th>
<th>24.F28.B49</th>
<th>24.F29.B48</th>
<th>24.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SATA_MIN_BURST">GTX2:SATA_MIN_BURST</th>
<th>25.F29.B5</th>
<th>25.F28.B5</th>
<th>25.F29.B4</th>
<th>25.F28.B4</th>
<th>25.F29.B3</th>
<th>25.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SATA_MIN_INIT">GTX2:SATA_MIN_INIT</th>
<th>24.F29.B61</th>
<th>24.F28.B61</th>
<th>24.F29.B60</th>
<th>24.F28.B60</th>
<th>24.F29.B59</th>
<th>24.F28.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SATA_MIN_WAKE">GTX2:SATA_MIN_WAKE</th>
<th>24.F29.B53</th>
<th>24.F28.B53</th>
<th>24.F29.B52</th>
<th>24.F28.B52</th>
<th>24.F29.B51</th>
<th>24.F28.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_BYTECLK_CFG">GTX2:TX_BYTECLK_CFG</th>
<th>28.F29.B42</th>
<th>28.F28.B42</th>
<th>28.F29.B41</th>
<th>28.F28.B41</th>
<th>28.F29.B40</th>
<th>28.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_USRCLK_CFG">GTX2:TX_USRCLK_CFG</th>
<th>28.F29.B45</th>
<th>28.F28.B45</th>
<th>28.F29.B44</th>
<th>28.F28.B44</th>
<th>28.F29.B43</th>
<th>28.F28.B43</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_DFECLKDLYADJ">GTX3:A_DFECLKDLYADJ</th>
<th>35.F28.B39</th>
<th>35.F29.B38</th>
<th>35.F28.B38</th>
<th>35.F29.B37</th>
<th>35.F28.B37</th>
<th>35.F29.B36</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_MAX_LAT">GTX3:CLK_COR_MAX_LAT</th>
<th>32.F29.B7</th>
<th>32.F28.B7</th>
<th>32.F29.B6</th>
<th>32.F28.B6</th>
<th>32.F29.B5</th>
<th>32.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_MIN_LAT">GTX3:CLK_COR_MIN_LAT</th>
<th>31.F29.B63</th>
<th>31.F28.B63</th>
<th>31.F29.B62</th>
<th>31.F28.B62</th>
<th>31.F29.B61</th>
<th>31.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXBUF_OVFL_THRESH">GTX3:RXBUF_OVFL_THRESH</th>
<th>31.F29.B34</th>
<th>31.F28.B34</th>
<th>31.F29.B33</th>
<th>31.F28.B33</th>
<th>31.F29.B32</th>
<th>31.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXBUF_UDFL_THRESH">GTX3:RXBUF_UDFL_THRESH</th>
<th>31.F29.B37</th>
<th>31.F28.B37</th>
<th>31.F29.B36</th>
<th>31.F28.B36</th>
<th>31.F29.B35</th>
<th>31.F28.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SAS_MAX_COMSAS">GTX3:SAS_MAX_COMSAS</th>
<th>35.F29.B10</th>
<th>35.F28.B10</th>
<th>35.F29.B9</th>
<th>35.F28.B9</th>
<th>35.F29.B8</th>
<th>35.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SAS_MIN_COMSAS">GTX3:SAS_MIN_COMSAS</th>
<th>35.F29.B13</th>
<th>35.F28.B13</th>
<th>35.F29.B12</th>
<th>35.F28.B12</th>
<th>35.F29.B11</th>
<th>35.F28.B11</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SATA_MAX_BURST">GTX3:SATA_MAX_BURST</th>
<th>35.F29.B2</th>
<th>35.F28.B2</th>
<th>35.F29.B1</th>
<th>35.F28.B1</th>
<th>35.F29.B0</th>
<th>35.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SATA_MAX_INIT">GTX3:SATA_MAX_INIT</th>
<th>34.F29.B58</th>
<th>34.F28.B58</th>
<th>34.F29.B57</th>
<th>34.F28.B57</th>
<th>34.F29.B56</th>
<th>34.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SATA_MAX_WAKE">GTX3:SATA_MAX_WAKE</th>
<th>34.F29.B50</th>
<th>34.F28.B50</th>
<th>34.F29.B49</th>
<th>34.F28.B49</th>
<th>34.F29.B48</th>
<th>34.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SATA_MIN_BURST">GTX3:SATA_MIN_BURST</th>
<th>35.F29.B5</th>
<th>35.F28.B5</th>
<th>35.F29.B4</th>
<th>35.F28.B4</th>
<th>35.F29.B3</th>
<th>35.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SATA_MIN_INIT">GTX3:SATA_MIN_INIT</th>
<th>34.F29.B61</th>
<th>34.F28.B61</th>
<th>34.F29.B60</th>
<th>34.F28.B60</th>
<th>34.F29.B59</th>
<th>34.F28.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SATA_MIN_WAKE">GTX3:SATA_MIN_WAKE</th>
<th>34.F29.B53</th>
<th>34.F28.B53</th>
<th>34.F29.B52</th>
<th>34.F28.B52</th>
<th>34.F29.B51</th>
<th>34.F28.B51</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_BYTECLK_CFG">GTX3:TX_BYTECLK_CFG</th>
<th>38.F29.B42</th>
<th>38.F28.B42</th>
<th>38.F29.B41</th>
<th>38.F28.B41</th>
<th>38.F29.B40</th>
<th>38.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_USRCLK_CFG">GTX3:TX_USRCLK_CFG</th>
<th>38.F29.B45</th>
<th>38.F28.B45</th>
<th>38.F29.B44</th>
<th>38.F28.B44</th>
<th>38.F29.B43</th>
<th>38.F28.B43</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:A_DFETAP1">GTX0:A_DFETAP1</th>
<th>5.F28.B26</th>
<th>5.F29.B25</th>
<th>5.F28.B25</th>
<th>5.F29.B24</th>
<th>5.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_DFETAP2">GTX0:A_DFETAP2</th>
<th>5.F28.B34</th>
<th>5.F29.B33</th>
<th>5.F28.B33</th>
<th>5.F29.B32</th>
<th>5.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXPOSTEMPHASIS">GTX0:A_TXPOSTEMPHASIS</th>
<th>7.F29.B47</th>
<th>7.F28.B47</th>
<th>7.F29.B46</th>
<th>7.F28.B46</th>
<th>7.F29.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CDR_PH_ADJ_TIME">GTX0:CDR_PH_ADJ_TIME</th>
<th>2.F29.B55</th>
<th>2.F28.B55</th>
<th>2.F29.B54</th>
<th>2.F28.B54</th>
<th>2.F29.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_CFG">GTX0:CHAN_BOND_SEQ_2_CFG</th>
<th>2.F29.B61</th>
<th>1.F29.B22</th>
<th>1.F28.B22</th>
<th>1.F29.B21</th>
<th>1.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_REPEAT_WAIT">GTX0:CLK_COR_REPEAT_WAIT</th>
<th>1.F28.B55</th>
<th>1.F29.B54</th>
<th>1.F28.B54</th>
<th>1.F29.B53</th>
<th>1.F28.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DFE_CAL_TIME">GTX0:DFE_CAL_TIME</th>
<th>5.F29.B55</th>
<th>5.F28.B55</th>
<th>5.F29.B54</th>
<th>5.F28.B54</th>
<th>5.F29.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_DLYALIGN_EDGESET">GTX0:RX_DLYALIGN_EDGESET</th>
<th>9.F28.B29</th>
<th>9.F29.B28</th>
<th>9.F28.B28</th>
<th>9.F29.B27</th>
<th>9.F28.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TERMINATION_CTRL">GTX0:TERMINATION_CTRL</th>
<th>5.F28.B50</th>
<th>5.F29.B49</th>
<th>5.F28.B49</th>
<th>5.F29.B48</th>
<th>5.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_DEEMPH_0">GTX0:TX_DEEMPH_0</th>
<th>7.F28.B50</th>
<th>7.F29.B49</th>
<th>7.F28.B49</th>
<th>7.F29.B48</th>
<th>7.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_DEEMPH_1">GTX0:TX_DEEMPH_1</th>
<th>7.F29.B52</th>
<th>7.F28.B52</th>
<th>7.F29.B51</th>
<th>7.F28.B51</th>
<th>7.F29.B50</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_DFETAP1">GTX1:A_DFETAP1</th>
<th>15.F28.B26</th>
<th>15.F29.B25</th>
<th>15.F28.B25</th>
<th>15.F29.B24</th>
<th>15.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_DFETAP2">GTX1:A_DFETAP2</th>
<th>15.F28.B34</th>
<th>15.F29.B33</th>
<th>15.F28.B33</th>
<th>15.F29.B32</th>
<th>15.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXPOSTEMPHASIS">GTX1:A_TXPOSTEMPHASIS</th>
<th>17.F29.B47</th>
<th>17.F28.B47</th>
<th>17.F29.B46</th>
<th>17.F28.B46</th>
<th>17.F29.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CDR_PH_ADJ_TIME">GTX1:CDR_PH_ADJ_TIME</th>
<th>12.F29.B55</th>
<th>12.F28.B55</th>
<th>12.F29.B54</th>
<th>12.F28.B54</th>
<th>12.F29.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_CFG">GTX1:CHAN_BOND_SEQ_2_CFG</th>
<th>12.F29.B61</th>
<th>11.F29.B22</th>
<th>11.F28.B22</th>
<th>11.F29.B21</th>
<th>11.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_REPEAT_WAIT">GTX1:CLK_COR_REPEAT_WAIT</th>
<th>11.F28.B55</th>
<th>11.F29.B54</th>
<th>11.F28.B54</th>
<th>11.F29.B53</th>
<th>11.F28.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DFE_CAL_TIME">GTX1:DFE_CAL_TIME</th>
<th>15.F29.B55</th>
<th>15.F28.B55</th>
<th>15.F29.B54</th>
<th>15.F28.B54</th>
<th>15.F29.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_DLYALIGN_EDGESET">GTX1:RX_DLYALIGN_EDGESET</th>
<th>19.F28.B29</th>
<th>19.F29.B28</th>
<th>19.F28.B28</th>
<th>19.F29.B27</th>
<th>19.F28.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TERMINATION_CTRL">GTX1:TERMINATION_CTRL</th>
<th>15.F28.B50</th>
<th>15.F29.B49</th>
<th>15.F28.B49</th>
<th>15.F29.B48</th>
<th>15.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_DEEMPH_0">GTX1:TX_DEEMPH_0</th>
<th>17.F28.B50</th>
<th>17.F29.B49</th>
<th>17.F28.B49</th>
<th>17.F29.B48</th>
<th>17.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_DEEMPH_1">GTX1:TX_DEEMPH_1</th>
<th>17.F29.B52</th>
<th>17.F28.B52</th>
<th>17.F29.B51</th>
<th>17.F28.B51</th>
<th>17.F29.B50</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_DFETAP1">GTX2:A_DFETAP1</th>
<th>25.F28.B26</th>
<th>25.F29.B25</th>
<th>25.F28.B25</th>
<th>25.F29.B24</th>
<th>25.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_DFETAP2">GTX2:A_DFETAP2</th>
<th>25.F28.B34</th>
<th>25.F29.B33</th>
<th>25.F28.B33</th>
<th>25.F29.B32</th>
<th>25.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXPOSTEMPHASIS">GTX2:A_TXPOSTEMPHASIS</th>
<th>27.F29.B47</th>
<th>27.F28.B47</th>
<th>27.F29.B46</th>
<th>27.F28.B46</th>
<th>27.F29.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CDR_PH_ADJ_TIME">GTX2:CDR_PH_ADJ_TIME</th>
<th>22.F29.B55</th>
<th>22.F28.B55</th>
<th>22.F29.B54</th>
<th>22.F28.B54</th>
<th>22.F29.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_CFG">GTX2:CHAN_BOND_SEQ_2_CFG</th>
<th>22.F29.B61</th>
<th>21.F29.B22</th>
<th>21.F28.B22</th>
<th>21.F29.B21</th>
<th>21.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_REPEAT_WAIT">GTX2:CLK_COR_REPEAT_WAIT</th>
<th>21.F28.B55</th>
<th>21.F29.B54</th>
<th>21.F28.B54</th>
<th>21.F29.B53</th>
<th>21.F28.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DFE_CAL_TIME">GTX2:DFE_CAL_TIME</th>
<th>25.F29.B55</th>
<th>25.F28.B55</th>
<th>25.F29.B54</th>
<th>25.F28.B54</th>
<th>25.F29.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_DLYALIGN_EDGESET">GTX2:RX_DLYALIGN_EDGESET</th>
<th>29.F28.B29</th>
<th>29.F29.B28</th>
<th>29.F28.B28</th>
<th>29.F29.B27</th>
<th>29.F28.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TERMINATION_CTRL">GTX2:TERMINATION_CTRL</th>
<th>25.F28.B50</th>
<th>25.F29.B49</th>
<th>25.F28.B49</th>
<th>25.F29.B48</th>
<th>25.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_DEEMPH_0">GTX2:TX_DEEMPH_0</th>
<th>27.F28.B50</th>
<th>27.F29.B49</th>
<th>27.F28.B49</th>
<th>27.F29.B48</th>
<th>27.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_DEEMPH_1">GTX2:TX_DEEMPH_1</th>
<th>27.F29.B52</th>
<th>27.F28.B52</th>
<th>27.F29.B51</th>
<th>27.F28.B51</th>
<th>27.F29.B50</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_DFETAP1">GTX3:A_DFETAP1</th>
<th>35.F28.B26</th>
<th>35.F29.B25</th>
<th>35.F28.B25</th>
<th>35.F29.B24</th>
<th>35.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_DFETAP2">GTX3:A_DFETAP2</th>
<th>35.F28.B34</th>
<th>35.F29.B33</th>
<th>35.F28.B33</th>
<th>35.F29.B32</th>
<th>35.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXPOSTEMPHASIS">GTX3:A_TXPOSTEMPHASIS</th>
<th>37.F29.B47</th>
<th>37.F28.B47</th>
<th>37.F29.B46</th>
<th>37.F28.B46</th>
<th>37.F29.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CDR_PH_ADJ_TIME">GTX3:CDR_PH_ADJ_TIME</th>
<th>32.F29.B55</th>
<th>32.F28.B55</th>
<th>32.F29.B54</th>
<th>32.F28.B54</th>
<th>32.F29.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_CFG">GTX3:CHAN_BOND_SEQ_2_CFG</th>
<th>32.F29.B61</th>
<th>31.F29.B22</th>
<th>31.F28.B22</th>
<th>31.F29.B21</th>
<th>31.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_REPEAT_WAIT">GTX3:CLK_COR_REPEAT_WAIT</th>
<th>31.F28.B55</th>
<th>31.F29.B54</th>
<th>31.F28.B54</th>
<th>31.F29.B53</th>
<th>31.F28.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DFE_CAL_TIME">GTX3:DFE_CAL_TIME</th>
<th>35.F29.B55</th>
<th>35.F28.B55</th>
<th>35.F29.B54</th>
<th>35.F28.B54</th>
<th>35.F29.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_DLYALIGN_EDGESET">GTX3:RX_DLYALIGN_EDGESET</th>
<th>39.F28.B29</th>
<th>39.F29.B28</th>
<th>39.F28.B28</th>
<th>39.F29.B27</th>
<th>39.F28.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TERMINATION_CTRL">GTX3:TERMINATION_CTRL</th>
<th>35.F28.B50</th>
<th>35.F29.B49</th>
<th>35.F28.B49</th>
<th>35.F29.B48</th>
<th>35.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_DEEMPH_0">GTX3:TX_DEEMPH_0</th>
<th>37.F28.B50</th>
<th>37.F29.B49</th>
<th>37.F28.B49</th>
<th>37.F29.B48</th>
<th>37.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_DEEMPH_1">GTX3:TX_DEEMPH_1</th>
<th>37.F29.B52</th>
<th>37.F28.B52</th>
<th>37.F29.B51</th>
<th>37.F28.B51</th>
<th>37.F29.B50</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:A_DFETAP3">GTX0:A_DFETAP3</th>
<th>5.F28.B28</th>
<th>5.F29.B27</th>
<th>5.F28.B27</th>
<th>5.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_DFETAP4">GTX0:A_DFETAP4</th>
<th>5.F28.B36</th>
<th>5.F29.B35</th>
<th>5.F28.B35</th>
<th>5.F29.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXDIFFCTRL">GTX0:A_TXDIFFCTRL</th>
<th>7.F29.B41</th>
<th>7.F28.B41</th>
<th>7.F29.B40</th>
<th>7.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXPREEMPHASIS">GTX0:A_TXPREEMPHASIS</th>
<th>7.F28.B45</th>
<th>7.F29.B44</th>
<th>7.F28.B44</th>
<th>7.F29.B43</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_1_MAX_SKEW">GTX0:CHAN_BOND_1_MAX_SKEW</th>
<th>0.F29.B46</th>
<th>0.F28.B46</th>
<th>0.F29.B45</th>
<th>0.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_2_MAX_SKEW">GTX0:CHAN_BOND_2_MAX_SKEW</th>
<th>1.F29.B14</th>
<th>1.F28.B14</th>
<th>1.F29.B13</th>
<th>1.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_1_ENABLE">GTX0:CHAN_BOND_SEQ_1_ENABLE</th>
<th>0.F29.B38</th>
<th>0.F28.B38</th>
<th>0.F29.B37</th>
<th>0.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_2_ENABLE">GTX0:CHAN_BOND_SEQ_2_ENABLE</th>
<th>1.F29.B6</th>
<th>1.F28.B6</th>
<th>1.F29.B5</th>
<th>1.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_1_ENABLE">GTX0:CLK_COR_SEQ_1_ENABLE</th>
<th>1.F29.B46</th>
<th>1.F28.B46</th>
<th>1.F29.B45</th>
<th>1.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_SEQ_2_ENABLE">GTX0:CLK_COR_SEQ_2_ENABLE</th>
<th>2.F29.B14</th>
<th>2.F28.B14</th>
<th>2.F29.B13</th>
<th>2.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:COM_BURST_VAL">GTX0:COM_BURST_VAL</th>
<th>4.F29.B39</th>
<th>4.F28.B39</th>
<th>4.F29.B38</th>
<th>4.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_DLYALIGN_CTRINC">GTX0:RX_DLYALIGN_CTRINC</th>
<th>9.F29.B41</th>
<th>9.F28.B41</th>
<th>9.F29.B40</th>
<th>9.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_DLYALIGN_LPFINC">GTX0:RX_DLYALIGN_LPFINC</th>
<th>9.F29.B43</th>
<th>9.F28.B43</th>
<th>9.F29.B42</th>
<th>9.F28.B42</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_IDLE_HI_CNT">GTX0:RX_IDLE_HI_CNT</th>
<th>1.F29.B31</th>
<th>1.F28.B31</th>
<th>1.F29.B30</th>
<th>1.F28.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_IDLE_LO_CNT">GTX0:RX_IDLE_LO_CNT</th>
<th>0.F29.B63</th>
<th>0.F28.B63</th>
<th>0.F29.B62</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_SLIDE_AUTO_WAIT">GTX0:RX_SLIDE_AUTO_WAIT</th>
<th>2.F29.B31</th>
<th>2.F28.B31</th>
<th>2.F29.B30</th>
<th>2.F28.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_DLYALIGN_CTRINC">GTX0:TX_DLYALIGN_CTRINC</th>
<th>9.F29.B33</th>
<th>9.F28.B33</th>
<th>9.F29.B32</th>
<th>9.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_DLYALIGN_LPFINC">GTX0:TX_DLYALIGN_LPFINC</th>
<th>9.F29.B35</th>
<th>9.F28.B35</th>
<th>9.F29.B34</th>
<th>9.F28.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_DFETAP3">GTX1:A_DFETAP3</th>
<th>15.F28.B28</th>
<th>15.F29.B27</th>
<th>15.F28.B27</th>
<th>15.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_DFETAP4">GTX1:A_DFETAP4</th>
<th>15.F28.B36</th>
<th>15.F29.B35</th>
<th>15.F28.B35</th>
<th>15.F29.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXDIFFCTRL">GTX1:A_TXDIFFCTRL</th>
<th>17.F29.B41</th>
<th>17.F28.B41</th>
<th>17.F29.B40</th>
<th>17.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXPREEMPHASIS">GTX1:A_TXPREEMPHASIS</th>
<th>17.F28.B45</th>
<th>17.F29.B44</th>
<th>17.F28.B44</th>
<th>17.F29.B43</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_1_MAX_SKEW">GTX1:CHAN_BOND_1_MAX_SKEW</th>
<th>10.F29.B46</th>
<th>10.F28.B46</th>
<th>10.F29.B45</th>
<th>10.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_2_MAX_SKEW">GTX1:CHAN_BOND_2_MAX_SKEW</th>
<th>11.F29.B14</th>
<th>11.F28.B14</th>
<th>11.F29.B13</th>
<th>11.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_1_ENABLE">GTX1:CHAN_BOND_SEQ_1_ENABLE</th>
<th>10.F29.B38</th>
<th>10.F28.B38</th>
<th>10.F29.B37</th>
<th>10.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_2_ENABLE">GTX1:CHAN_BOND_SEQ_2_ENABLE</th>
<th>11.F29.B6</th>
<th>11.F28.B6</th>
<th>11.F29.B5</th>
<th>11.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_1_ENABLE">GTX1:CLK_COR_SEQ_1_ENABLE</th>
<th>11.F29.B46</th>
<th>11.F28.B46</th>
<th>11.F29.B45</th>
<th>11.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_SEQ_2_ENABLE">GTX1:CLK_COR_SEQ_2_ENABLE</th>
<th>12.F29.B14</th>
<th>12.F28.B14</th>
<th>12.F29.B13</th>
<th>12.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:COM_BURST_VAL">GTX1:COM_BURST_VAL</th>
<th>14.F29.B39</th>
<th>14.F28.B39</th>
<th>14.F29.B38</th>
<th>14.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_DLYALIGN_CTRINC">GTX1:RX_DLYALIGN_CTRINC</th>
<th>19.F29.B41</th>
<th>19.F28.B41</th>
<th>19.F29.B40</th>
<th>19.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_DLYALIGN_LPFINC">GTX1:RX_DLYALIGN_LPFINC</th>
<th>19.F29.B43</th>
<th>19.F28.B43</th>
<th>19.F29.B42</th>
<th>19.F28.B42</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_IDLE_HI_CNT">GTX1:RX_IDLE_HI_CNT</th>
<th>11.F29.B31</th>
<th>11.F28.B31</th>
<th>11.F29.B30</th>
<th>11.F28.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_IDLE_LO_CNT">GTX1:RX_IDLE_LO_CNT</th>
<th>10.F29.B63</th>
<th>10.F28.B63</th>
<th>10.F29.B62</th>
<th>10.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_SLIDE_AUTO_WAIT">GTX1:RX_SLIDE_AUTO_WAIT</th>
<th>12.F29.B31</th>
<th>12.F28.B31</th>
<th>12.F29.B30</th>
<th>12.F28.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_DLYALIGN_CTRINC">GTX1:TX_DLYALIGN_CTRINC</th>
<th>19.F29.B33</th>
<th>19.F28.B33</th>
<th>19.F29.B32</th>
<th>19.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_DLYALIGN_LPFINC">GTX1:TX_DLYALIGN_LPFINC</th>
<th>19.F29.B35</th>
<th>19.F28.B35</th>
<th>19.F29.B34</th>
<th>19.F28.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_DFETAP3">GTX2:A_DFETAP3</th>
<th>25.F28.B28</th>
<th>25.F29.B27</th>
<th>25.F28.B27</th>
<th>25.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_DFETAP4">GTX2:A_DFETAP4</th>
<th>25.F28.B36</th>
<th>25.F29.B35</th>
<th>25.F28.B35</th>
<th>25.F29.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXDIFFCTRL">GTX2:A_TXDIFFCTRL</th>
<th>27.F29.B41</th>
<th>27.F28.B41</th>
<th>27.F29.B40</th>
<th>27.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXPREEMPHASIS">GTX2:A_TXPREEMPHASIS</th>
<th>27.F28.B45</th>
<th>27.F29.B44</th>
<th>27.F28.B44</th>
<th>27.F29.B43</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_1_MAX_SKEW">GTX2:CHAN_BOND_1_MAX_SKEW</th>
<th>20.F29.B46</th>
<th>20.F28.B46</th>
<th>20.F29.B45</th>
<th>20.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_2_MAX_SKEW">GTX2:CHAN_BOND_2_MAX_SKEW</th>
<th>21.F29.B14</th>
<th>21.F28.B14</th>
<th>21.F29.B13</th>
<th>21.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_1_ENABLE">GTX2:CHAN_BOND_SEQ_1_ENABLE</th>
<th>20.F29.B38</th>
<th>20.F28.B38</th>
<th>20.F29.B37</th>
<th>20.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_2_ENABLE">GTX2:CHAN_BOND_SEQ_2_ENABLE</th>
<th>21.F29.B6</th>
<th>21.F28.B6</th>
<th>21.F29.B5</th>
<th>21.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_1_ENABLE">GTX2:CLK_COR_SEQ_1_ENABLE</th>
<th>21.F29.B46</th>
<th>21.F28.B46</th>
<th>21.F29.B45</th>
<th>21.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_SEQ_2_ENABLE">GTX2:CLK_COR_SEQ_2_ENABLE</th>
<th>22.F29.B14</th>
<th>22.F28.B14</th>
<th>22.F29.B13</th>
<th>22.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:COM_BURST_VAL">GTX2:COM_BURST_VAL</th>
<th>24.F29.B39</th>
<th>24.F28.B39</th>
<th>24.F29.B38</th>
<th>24.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_DLYALIGN_CTRINC">GTX2:RX_DLYALIGN_CTRINC</th>
<th>29.F29.B41</th>
<th>29.F28.B41</th>
<th>29.F29.B40</th>
<th>29.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_DLYALIGN_LPFINC">GTX2:RX_DLYALIGN_LPFINC</th>
<th>29.F29.B43</th>
<th>29.F28.B43</th>
<th>29.F29.B42</th>
<th>29.F28.B42</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_IDLE_HI_CNT">GTX2:RX_IDLE_HI_CNT</th>
<th>21.F29.B31</th>
<th>21.F28.B31</th>
<th>21.F29.B30</th>
<th>21.F28.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_IDLE_LO_CNT">GTX2:RX_IDLE_LO_CNT</th>
<th>20.F29.B63</th>
<th>20.F28.B63</th>
<th>20.F29.B62</th>
<th>20.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_SLIDE_AUTO_WAIT">GTX2:RX_SLIDE_AUTO_WAIT</th>
<th>22.F29.B31</th>
<th>22.F28.B31</th>
<th>22.F29.B30</th>
<th>22.F28.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_DLYALIGN_CTRINC">GTX2:TX_DLYALIGN_CTRINC</th>
<th>29.F29.B33</th>
<th>29.F28.B33</th>
<th>29.F29.B32</th>
<th>29.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_DLYALIGN_LPFINC">GTX2:TX_DLYALIGN_LPFINC</th>
<th>29.F29.B35</th>
<th>29.F28.B35</th>
<th>29.F29.B34</th>
<th>29.F28.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_DFETAP3">GTX3:A_DFETAP3</th>
<th>35.F28.B28</th>
<th>35.F29.B27</th>
<th>35.F28.B27</th>
<th>35.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_DFETAP4">GTX3:A_DFETAP4</th>
<th>35.F28.B36</th>
<th>35.F29.B35</th>
<th>35.F28.B35</th>
<th>35.F29.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXDIFFCTRL">GTX3:A_TXDIFFCTRL</th>
<th>37.F29.B41</th>
<th>37.F28.B41</th>
<th>37.F29.B40</th>
<th>37.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXPREEMPHASIS">GTX3:A_TXPREEMPHASIS</th>
<th>37.F28.B45</th>
<th>37.F29.B44</th>
<th>37.F28.B44</th>
<th>37.F29.B43</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_1_MAX_SKEW">GTX3:CHAN_BOND_1_MAX_SKEW</th>
<th>30.F29.B46</th>
<th>30.F28.B46</th>
<th>30.F29.B45</th>
<th>30.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_2_MAX_SKEW">GTX3:CHAN_BOND_2_MAX_SKEW</th>
<th>31.F29.B14</th>
<th>31.F28.B14</th>
<th>31.F29.B13</th>
<th>31.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_1_ENABLE">GTX3:CHAN_BOND_SEQ_1_ENABLE</th>
<th>30.F29.B38</th>
<th>30.F28.B38</th>
<th>30.F29.B37</th>
<th>30.F28.B37</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_2_ENABLE">GTX3:CHAN_BOND_SEQ_2_ENABLE</th>
<th>31.F29.B6</th>
<th>31.F28.B6</th>
<th>31.F29.B5</th>
<th>31.F28.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_1_ENABLE">GTX3:CLK_COR_SEQ_1_ENABLE</th>
<th>31.F29.B46</th>
<th>31.F28.B46</th>
<th>31.F29.B45</th>
<th>31.F28.B45</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_SEQ_2_ENABLE">GTX3:CLK_COR_SEQ_2_ENABLE</th>
<th>32.F29.B14</th>
<th>32.F28.B14</th>
<th>32.F29.B13</th>
<th>32.F28.B13</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:COM_BURST_VAL">GTX3:COM_BURST_VAL</th>
<th>34.F29.B39</th>
<th>34.F28.B39</th>
<th>34.F29.B38</th>
<th>34.F28.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_DLYALIGN_CTRINC">GTX3:RX_DLYALIGN_CTRINC</th>
<th>39.F29.B41</th>
<th>39.F28.B41</th>
<th>39.F29.B40</th>
<th>39.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_DLYALIGN_LPFINC">GTX3:RX_DLYALIGN_LPFINC</th>
<th>39.F29.B43</th>
<th>39.F28.B43</th>
<th>39.F29.B42</th>
<th>39.F28.B42</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_IDLE_HI_CNT">GTX3:RX_IDLE_HI_CNT</th>
<th>31.F29.B31</th>
<th>31.F28.B31</th>
<th>31.F29.B30</th>
<th>31.F28.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_IDLE_LO_CNT">GTX3:RX_IDLE_LO_CNT</th>
<th>30.F29.B63</th>
<th>30.F28.B63</th>
<th>30.F29.B62</th>
<th>30.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_SLIDE_AUTO_WAIT">GTX3:RX_SLIDE_AUTO_WAIT</th>
<th>32.F29.B31</th>
<th>32.F28.B31</th>
<th>32.F29.B30</th>
<th>32.F28.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_DLYALIGN_CTRINC">GTX3:TX_DLYALIGN_CTRINC</th>
<th>39.F29.B33</th>
<th>39.F28.B33</th>
<th>39.F29.B32</th>
<th>39.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_DLYALIGN_LPFINC">GTX3:TX_DLYALIGN_LPFINC</th>
<th>39.F29.B35</th>
<th>39.F28.B35</th>
<th>39.F29.B34</th>
<th>39.F28.B34</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:A_LOOPBACK">GTX0:A_LOOPBACK</th>
<th>5.F29.B17</th>
<th>5.F28.B17</th>
<th>5.F29.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_RXENPRBSTST">GTX0:A_RXENPRBSTST</th>
<th>5.F29.B19</th>
<th>5.F28.B19</th>
<th>5.F29.B18</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXBUFDIFFCTRL">GTX0:A_TXBUFDIFFCTRL</th>
<th>7.F28.B43</th>
<th>7.F29.B42</th>
<th>7.F28.B42</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXENPRBSTST">GTX0:A_TXENPRBSTST</th>
<th>5.F29.B22</th>
<th>5.F28.B22</th>
<th>5.F29.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXMARGIN">GTX0:A_TXMARGIN</th>
<th>7.F29.B55</th>
<th>7.F28.B55</th>
<th>7.F29.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:GEARBOX_ENDEC">GTX0:GEARBOX_ENDEC</th>
<th>3.F28.B1</th>
<th>3.F29.B0</th>
<th>3.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:OOBDETECT_THRESHOLD">GTX0:OOBDETECT_THRESHOLD</th>
<th>2.F28.B57</th>
<th>2.F29.B56</th>
<th>2.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXPLL_LKDET_CFG">GTX0:RXPLL_LKDET_CFG</th>
<th>3.F29.B30</th>
<th>3.F28.B30</th>
<th>3.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_DLYALIGN_MONSEL">GTX0:RX_DLYALIGN_MONSEL</th>
<th>9.F28.B25</th>
<th>9.F29.B24</th>
<th>9.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SATA_BURST_VAL">GTX0:SATA_BURST_VAL</th>
<th>5.F28.B7</th>
<th>5.F29.B6</th>
<th>5.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:SATA_IDLE_VAL">GTX0:SATA_IDLE_VAL</th>
<th>4.F28.B63</th>
<th>4.F29.B62</th>
<th>4.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLL_LKDET_CFG">GTX0:TXPLL_LKDET_CFG</th>
<th>3.F29.B62</th>
<th>3.F28.B62</th>
<th>3.F29.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_DLYALIGN_MONSEL">GTX0:TX_DLYALIGN_MONSEL</th>
<th>9.F29.B26</th>
<th>9.F28.B26</th>
<th>9.F29.B25</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_IDLE_ASSERT_DELAY">GTX0:TX_IDLE_ASSERT_DELAY</th>
<th>5.F29.B62</th>
<th>5.F28.B62</th>
<th>5.F29.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_IDLE_DEASSERT_DELAY">GTX0:TX_IDLE_DEASSERT_DELAY</th>
<th>6.F29.B6</th>
<th>6.F28.B6</th>
<th>6.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_LOOPBACK">GTX1:A_LOOPBACK</th>
<th>15.F29.B17</th>
<th>15.F28.B17</th>
<th>15.F29.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXENPRBSTST">GTX1:A_RXENPRBSTST</th>
<th>15.F29.B19</th>
<th>15.F28.B19</th>
<th>15.F29.B18</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXBUFDIFFCTRL">GTX1:A_TXBUFDIFFCTRL</th>
<th>17.F28.B43</th>
<th>17.F29.B42</th>
<th>17.F28.B42</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXENPRBSTST">GTX1:A_TXENPRBSTST</th>
<th>15.F29.B22</th>
<th>15.F28.B22</th>
<th>15.F29.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXMARGIN">GTX1:A_TXMARGIN</th>
<th>17.F29.B55</th>
<th>17.F28.B55</th>
<th>17.F29.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:GEARBOX_ENDEC">GTX1:GEARBOX_ENDEC</th>
<th>13.F28.B1</th>
<th>13.F29.B0</th>
<th>13.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:OOBDETECT_THRESHOLD">GTX1:OOBDETECT_THRESHOLD</th>
<th>12.F28.B57</th>
<th>12.F29.B56</th>
<th>12.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLL_LKDET_CFG">GTX1:RXPLL_LKDET_CFG</th>
<th>13.F29.B30</th>
<th>13.F28.B30</th>
<th>13.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_DLYALIGN_MONSEL">GTX1:RX_DLYALIGN_MONSEL</th>
<th>19.F28.B25</th>
<th>19.F29.B24</th>
<th>19.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SATA_BURST_VAL">GTX1:SATA_BURST_VAL</th>
<th>15.F28.B7</th>
<th>15.F29.B6</th>
<th>15.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:SATA_IDLE_VAL">GTX1:SATA_IDLE_VAL</th>
<th>14.F28.B63</th>
<th>14.F29.B62</th>
<th>14.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLL_LKDET_CFG">GTX1:TXPLL_LKDET_CFG</th>
<th>13.F29.B62</th>
<th>13.F28.B62</th>
<th>13.F29.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_DLYALIGN_MONSEL">GTX1:TX_DLYALIGN_MONSEL</th>
<th>19.F29.B26</th>
<th>19.F28.B26</th>
<th>19.F29.B25</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_IDLE_ASSERT_DELAY">GTX1:TX_IDLE_ASSERT_DELAY</th>
<th>15.F29.B62</th>
<th>15.F28.B62</th>
<th>15.F29.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_IDLE_DEASSERT_DELAY">GTX1:TX_IDLE_DEASSERT_DELAY</th>
<th>16.F29.B6</th>
<th>16.F28.B6</th>
<th>16.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_LOOPBACK">GTX2:A_LOOPBACK</th>
<th>25.F29.B17</th>
<th>25.F28.B17</th>
<th>25.F29.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXENPRBSTST">GTX2:A_RXENPRBSTST</th>
<th>25.F29.B19</th>
<th>25.F28.B19</th>
<th>25.F29.B18</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXBUFDIFFCTRL">GTX2:A_TXBUFDIFFCTRL</th>
<th>27.F28.B43</th>
<th>27.F29.B42</th>
<th>27.F28.B42</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXENPRBSTST">GTX2:A_TXENPRBSTST</th>
<th>25.F29.B22</th>
<th>25.F28.B22</th>
<th>25.F29.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXMARGIN">GTX2:A_TXMARGIN</th>
<th>27.F29.B55</th>
<th>27.F28.B55</th>
<th>27.F29.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:GEARBOX_ENDEC">GTX2:GEARBOX_ENDEC</th>
<th>23.F28.B1</th>
<th>23.F29.B0</th>
<th>23.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:OOBDETECT_THRESHOLD">GTX2:OOBDETECT_THRESHOLD</th>
<th>22.F28.B57</th>
<th>22.F29.B56</th>
<th>22.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLL_LKDET_CFG">GTX2:RXPLL_LKDET_CFG</th>
<th>23.F29.B30</th>
<th>23.F28.B30</th>
<th>23.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_DLYALIGN_MONSEL">GTX2:RX_DLYALIGN_MONSEL</th>
<th>29.F28.B25</th>
<th>29.F29.B24</th>
<th>29.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SATA_BURST_VAL">GTX2:SATA_BURST_VAL</th>
<th>25.F28.B7</th>
<th>25.F29.B6</th>
<th>25.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:SATA_IDLE_VAL">GTX2:SATA_IDLE_VAL</th>
<th>24.F28.B63</th>
<th>24.F29.B62</th>
<th>24.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLL_LKDET_CFG">GTX2:TXPLL_LKDET_CFG</th>
<th>23.F29.B62</th>
<th>23.F28.B62</th>
<th>23.F29.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_DLYALIGN_MONSEL">GTX2:TX_DLYALIGN_MONSEL</th>
<th>29.F29.B26</th>
<th>29.F28.B26</th>
<th>29.F29.B25</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_IDLE_ASSERT_DELAY">GTX2:TX_IDLE_ASSERT_DELAY</th>
<th>25.F29.B62</th>
<th>25.F28.B62</th>
<th>25.F29.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_IDLE_DEASSERT_DELAY">GTX2:TX_IDLE_DEASSERT_DELAY</th>
<th>26.F29.B6</th>
<th>26.F28.B6</th>
<th>26.F29.B5</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_LOOPBACK">GTX3:A_LOOPBACK</th>
<th>35.F29.B17</th>
<th>35.F28.B17</th>
<th>35.F29.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXENPRBSTST">GTX3:A_RXENPRBSTST</th>
<th>35.F29.B19</th>
<th>35.F28.B19</th>
<th>35.F29.B18</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXBUFDIFFCTRL">GTX3:A_TXBUFDIFFCTRL</th>
<th>37.F28.B43</th>
<th>37.F29.B42</th>
<th>37.F28.B42</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXENPRBSTST">GTX3:A_TXENPRBSTST</th>
<th>35.F29.B22</th>
<th>35.F28.B22</th>
<th>35.F29.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXMARGIN">GTX3:A_TXMARGIN</th>
<th>37.F29.B55</th>
<th>37.F28.B55</th>
<th>37.F29.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:GEARBOX_ENDEC">GTX3:GEARBOX_ENDEC</th>
<th>33.F28.B1</th>
<th>33.F29.B0</th>
<th>33.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:OOBDETECT_THRESHOLD">GTX3:OOBDETECT_THRESHOLD</th>
<th>32.F28.B57</th>
<th>32.F29.B56</th>
<th>32.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLL_LKDET_CFG">GTX3:RXPLL_LKDET_CFG</th>
<th>33.F29.B30</th>
<th>33.F28.B30</th>
<th>33.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_DLYALIGN_MONSEL">GTX3:RX_DLYALIGN_MONSEL</th>
<th>39.F28.B25</th>
<th>39.F29.B24</th>
<th>39.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SATA_BURST_VAL">GTX3:SATA_BURST_VAL</th>
<th>35.F28.B7</th>
<th>35.F29.B6</th>
<th>35.F28.B6</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:SATA_IDLE_VAL">GTX3:SATA_IDLE_VAL</th>
<th>34.F28.B63</th>
<th>34.F29.B62</th>
<th>34.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLL_LKDET_CFG">GTX3:TXPLL_LKDET_CFG</th>
<th>33.F29.B62</th>
<th>33.F28.B62</th>
<th>33.F29.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_DLYALIGN_MONSEL">GTX3:TX_DLYALIGN_MONSEL</th>
<th>39.F29.B26</th>
<th>39.F28.B26</th>
<th>39.F29.B25</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_IDLE_ASSERT_DELAY">GTX3:TX_IDLE_ASSERT_DELAY</th>
<th>35.F29.B62</th>
<th>35.F28.B62</th>
<th>35.F29.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_IDLE_DEASSERT_DELAY">GTX3:TX_IDLE_DEASSERT_DELAY</th>
<th>36.F29.B6</th>
<th>36.F28.B6</th>
<th>36.F29.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:A_RXPOWERDOWN">GTX0:A_RXPOWERDOWN</th>
<th>3.F28.B29</th>
<th>3.F29.B28</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:A_TXPOWERDOWN">GTX0:A_TXPOWERDOWN</th>
<th>3.F28.B61</th>
<th>3.F29.B60</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:BGTEST_CFG">GTX0:BGTEST_CFG</th>
<th>4.F29.B55</th>
<th>4.F28.B55</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CM_TRIM">GTX0:CM_TRIM</th>
<th>4.F29.B44</th>
<th>4.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EYE_SCANMODE">GTX0:RX_EYE_SCANMODE</th>
<th>5.F28.B53</th>
<th>5.F29.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLL_SATA">GTX0:TXPLL_SATA</th>
<th>4.F29.B54</th>
<th>4.F28.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_TDCC_CFG">GTX0:TX_TDCC_CFG</th>
<th>7.F29.B15</th>
<th>7.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_RXPOWERDOWN">GTX1:A_RXPOWERDOWN</th>
<th>13.F28.B29</th>
<th>13.F29.B28</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:A_TXPOWERDOWN">GTX1:A_TXPOWERDOWN</th>
<th>13.F28.B61</th>
<th>13.F29.B60</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:BGTEST_CFG">GTX1:BGTEST_CFG</th>
<th>14.F29.B55</th>
<th>14.F28.B55</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CM_TRIM">GTX1:CM_TRIM</th>
<th>14.F29.B44</th>
<th>14.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EYE_SCANMODE">GTX1:RX_EYE_SCANMODE</th>
<th>15.F28.B53</th>
<th>15.F29.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLL_SATA">GTX1:TXPLL_SATA</th>
<th>14.F29.B54</th>
<th>14.F28.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_TDCC_CFG">GTX1:TX_TDCC_CFG</th>
<th>17.F29.B15</th>
<th>17.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_RXPOWERDOWN">GTX2:A_RXPOWERDOWN</th>
<th>23.F28.B29</th>
<th>23.F29.B28</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:A_TXPOWERDOWN">GTX2:A_TXPOWERDOWN</th>
<th>23.F28.B61</th>
<th>23.F29.B60</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:BGTEST_CFG">GTX2:BGTEST_CFG</th>
<th>24.F29.B55</th>
<th>24.F28.B55</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CM_TRIM">GTX2:CM_TRIM</th>
<th>24.F29.B44</th>
<th>24.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EYE_SCANMODE">GTX2:RX_EYE_SCANMODE</th>
<th>25.F28.B53</th>
<th>25.F29.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLL_SATA">GTX2:TXPLL_SATA</th>
<th>24.F29.B54</th>
<th>24.F28.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_TDCC_CFG">GTX2:TX_TDCC_CFG</th>
<th>27.F29.B15</th>
<th>27.F28.B15</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_RXPOWERDOWN">GTX3:A_RXPOWERDOWN</th>
<th>33.F28.B29</th>
<th>33.F29.B28</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:A_TXPOWERDOWN">GTX3:A_TXPOWERDOWN</th>
<th>33.F28.B61</th>
<th>33.F29.B60</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:BGTEST_CFG">GTX3:BGTEST_CFG</th>
<th>34.F29.B55</th>
<th>34.F28.B55</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CM_TRIM">GTX3:CM_TRIM</th>
<th>34.F29.B44</th>
<th>34.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EYE_SCANMODE">GTX3:RX_EYE_SCANMODE</th>
<th>35.F28.B53</th>
<th>35.F29.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLL_SATA">GTX3:TXPLL_SATA</th>
<th>34.F29.B54</th>
<th>34.F28.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_TDCC_CFG">GTX3:TX_TDCC_CFG</th>
<th>37.F29.B15</th>
<th>37.F28.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:BIAS_CFG">GTX0:BIAS_CFG</th>
<th>2.F28.B61</th>
<th>0.F29.B31</th>
<th>0.F28.B31</th>
<th>0.F29.B30</th>
<th>0.F28.B30</th>
<th>0.F29.B29</th>
<th>0.F28.B29</th>
<th>0.F29.B28</th>
<th>0.F28.B28</th>
<th>0.F29.B27</th>
<th>0.F28.B27</th>
<th>0.F29.B26</th>
<th>0.F28.B26</th>
<th>0.F29.B25</th>
<th>0.F28.B25</th>
<th>0.F29.B24</th>
<th>0.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:BIAS_CFG">GTX1:BIAS_CFG</th>
<th>12.F28.B61</th>
<th>10.F29.B31</th>
<th>10.F28.B31</th>
<th>10.F29.B30</th>
<th>10.F28.B30</th>
<th>10.F29.B29</th>
<th>10.F28.B29</th>
<th>10.F29.B28</th>
<th>10.F28.B28</th>
<th>10.F29.B27</th>
<th>10.F28.B27</th>
<th>10.F29.B26</th>
<th>10.F28.B26</th>
<th>10.F29.B25</th>
<th>10.F28.B25</th>
<th>10.F29.B24</th>
<th>10.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:BIAS_CFG">GTX2:BIAS_CFG</th>
<th>22.F28.B61</th>
<th>20.F29.B31</th>
<th>20.F28.B31</th>
<th>20.F29.B30</th>
<th>20.F28.B30</th>
<th>20.F29.B29</th>
<th>20.F28.B29</th>
<th>20.F29.B28</th>
<th>20.F28.B28</th>
<th>20.F29.B27</th>
<th>20.F28.B27</th>
<th>20.F29.B26</th>
<th>20.F28.B26</th>
<th>20.F29.B25</th>
<th>20.F28.B25</th>
<th>20.F29.B24</th>
<th>20.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:BIAS_CFG">GTX3:BIAS_CFG</th>
<th>32.F28.B61</th>
<th>30.F29.B31</th>
<th>30.F28.B31</th>
<th>30.F29.B30</th>
<th>30.F28.B30</th>
<th>30.F29.B29</th>
<th>30.F28.B29</th>
<th>30.F29.B28</th>
<th>30.F28.B28</th>
<th>30.F29.B27</th>
<th>30.F28.B27</th>
<th>30.F29.B26</th>
<th>30.F28.B26</th>
<th>30.F29.B25</th>
<th>30.F28.B25</th>
<th>30.F29.B24</th>
<th>30.F28.B24</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:CHAN_BOND_SEQ_LEN">GTX0:CHAN_BOND_SEQ_LEN</th>
<th>0.F29.B61</th>
<th>0.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_ADJ_LEN">GTX0:CLK_COR_ADJ_LEN</th>
<th>2.F29.B21</th>
<th>2.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:CLK_COR_DET_LEN">GTX0:CLK_COR_DET_LEN</th>
<th>2.F29.B29</th>
<th>2.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CHAN_BOND_SEQ_LEN">GTX1:CHAN_BOND_SEQ_LEN</th>
<th>10.F29.B61</th>
<th>10.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_ADJ_LEN">GTX1:CLK_COR_ADJ_LEN</th>
<th>12.F29.B21</th>
<th>12.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:CLK_COR_DET_LEN">GTX1:CLK_COR_DET_LEN</th>
<th>12.F29.B29</th>
<th>12.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CHAN_BOND_SEQ_LEN">GTX2:CHAN_BOND_SEQ_LEN</th>
<th>20.F29.B61</th>
<th>20.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_ADJ_LEN">GTX2:CLK_COR_ADJ_LEN</th>
<th>22.F29.B21</th>
<th>22.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:CLK_COR_DET_LEN">GTX2:CLK_COR_DET_LEN</th>
<th>22.F29.B29</th>
<th>22.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CHAN_BOND_SEQ_LEN">GTX3:CHAN_BOND_SEQ_LEN</th>
<th>30.F29.B61</th>
<th>30.F28.B61</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_ADJ_LEN">GTX3:CLK_COR_ADJ_LEN</th>
<th>32.F29.B21</th>
<th>32.F28.B21</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:CLK_COR_DET_LEN">GTX3:CLK_COR_DET_LEN</th>
<th>32.F29.B29</th>
<th>32.F28.B29</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:DFE_CFG">GTX0:DFE_CFG</th>
<th>5.F29.B43</th>
<th>5.F28.B43</th>
<th>5.F29.B42</th>
<th>5.F28.B42</th>
<th>5.F29.B41</th>
<th>5.F28.B41</th>
<th>5.F29.B40</th>
<th>5.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXPLL_CP_CFG">GTX0:RXPLL_CP_CFG</th>
<th>3.F29.B23</th>
<th>3.F28.B23</th>
<th>3.F29.B22</th>
<th>3.F28.B22</th>
<th>3.F29.B21</th>
<th>3.F28.B21</th>
<th>3.F29.B20</th>
<th>3.F28.B20</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_DLYALIGN_OVRDSETTING">GTX0:RX_DLYALIGN_OVRDSETTING</th>
<th>9.F29.B47</th>
<th>9.F28.B47</th>
<th>9.F29.B46</th>
<th>9.F28.B46</th>
<th>9.F29.B45</th>
<th>9.F28.B45</th>
<th>9.F29.B44</th>
<th>9.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RX_EYE_OFFSET">GTX0:RX_EYE_OFFSET</th>
<th>5.F29.B47</th>
<th>5.F28.B47</th>
<th>5.F29.B46</th>
<th>5.F28.B46</th>
<th>5.F29.B45</th>
<th>5.F28.B45</th>
<th>5.F29.B44</th>
<th>5.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TRANS_TIME_NON_P2">GTX0:TRANS_TIME_NON_P2</th>
<th>4.F29.B43</th>
<th>4.F28.B43</th>
<th>4.F29.B42</th>
<th>4.F28.B42</th>
<th>4.F29.B41</th>
<th>4.F28.B41</th>
<th>4.F29.B40</th>
<th>4.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TRANS_TIME_RATE">GTX0:TRANS_TIME_RATE</th>
<th>7.F29.B59</th>
<th>7.F28.B59</th>
<th>7.F29.B58</th>
<th>7.F28.B58</th>
<th>7.F29.B57</th>
<th>7.F28.B57</th>
<th>7.F29.B56</th>
<th>7.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLL_CP_CFG">GTX0:TXPLL_CP_CFG</th>
<th>3.F29.B55</th>
<th>3.F28.B55</th>
<th>3.F29.B54</th>
<th>3.F28.B54</th>
<th>3.F29.B53</th>
<th>3.F28.B53</th>
<th>3.F29.B52</th>
<th>3.F28.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_DLYALIGN_OVRDSETTING">GTX0:TX_DLYALIGN_OVRDSETTING</th>
<th>9.F29.B39</th>
<th>9.F28.B39</th>
<th>9.F29.B38</th>
<th>9.F28.B38</th>
<th>9.F29.B37</th>
<th>9.F28.B37</th>
<th>9.F29.B36</th>
<th>9.F28.B36</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DFE_CFG">GTX1:DFE_CFG</th>
<th>15.F29.B43</th>
<th>15.F28.B43</th>
<th>15.F29.B42</th>
<th>15.F28.B42</th>
<th>15.F29.B41</th>
<th>15.F28.B41</th>
<th>15.F29.B40</th>
<th>15.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLL_CP_CFG">GTX1:RXPLL_CP_CFG</th>
<th>13.F29.B23</th>
<th>13.F28.B23</th>
<th>13.F29.B22</th>
<th>13.F28.B22</th>
<th>13.F29.B21</th>
<th>13.F28.B21</th>
<th>13.F29.B20</th>
<th>13.F28.B20</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_DLYALIGN_OVRDSETTING">GTX1:RX_DLYALIGN_OVRDSETTING</th>
<th>19.F29.B47</th>
<th>19.F28.B47</th>
<th>19.F29.B46</th>
<th>19.F28.B46</th>
<th>19.F29.B45</th>
<th>19.F28.B45</th>
<th>19.F29.B44</th>
<th>19.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_EYE_OFFSET">GTX1:RX_EYE_OFFSET</th>
<th>15.F29.B47</th>
<th>15.F28.B47</th>
<th>15.F29.B46</th>
<th>15.F28.B46</th>
<th>15.F29.B45</th>
<th>15.F28.B45</th>
<th>15.F29.B44</th>
<th>15.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TRANS_TIME_NON_P2">GTX1:TRANS_TIME_NON_P2</th>
<th>14.F29.B43</th>
<th>14.F28.B43</th>
<th>14.F29.B42</th>
<th>14.F28.B42</th>
<th>14.F29.B41</th>
<th>14.F28.B41</th>
<th>14.F29.B40</th>
<th>14.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TRANS_TIME_RATE">GTX1:TRANS_TIME_RATE</th>
<th>17.F29.B59</th>
<th>17.F28.B59</th>
<th>17.F29.B58</th>
<th>17.F28.B58</th>
<th>17.F29.B57</th>
<th>17.F28.B57</th>
<th>17.F29.B56</th>
<th>17.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLL_CP_CFG">GTX1:TXPLL_CP_CFG</th>
<th>13.F29.B55</th>
<th>13.F28.B55</th>
<th>13.F29.B54</th>
<th>13.F28.B54</th>
<th>13.F29.B53</th>
<th>13.F28.B53</th>
<th>13.F29.B52</th>
<th>13.F28.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_DLYALIGN_OVRDSETTING">GTX1:TX_DLYALIGN_OVRDSETTING</th>
<th>19.F29.B39</th>
<th>19.F28.B39</th>
<th>19.F29.B38</th>
<th>19.F28.B38</th>
<th>19.F29.B37</th>
<th>19.F28.B37</th>
<th>19.F29.B36</th>
<th>19.F28.B36</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DFE_CFG">GTX2:DFE_CFG</th>
<th>25.F29.B43</th>
<th>25.F28.B43</th>
<th>25.F29.B42</th>
<th>25.F28.B42</th>
<th>25.F29.B41</th>
<th>25.F28.B41</th>
<th>25.F29.B40</th>
<th>25.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLL_CP_CFG">GTX2:RXPLL_CP_CFG</th>
<th>23.F29.B23</th>
<th>23.F28.B23</th>
<th>23.F29.B22</th>
<th>23.F28.B22</th>
<th>23.F29.B21</th>
<th>23.F28.B21</th>
<th>23.F29.B20</th>
<th>23.F28.B20</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_DLYALIGN_OVRDSETTING">GTX2:RX_DLYALIGN_OVRDSETTING</th>
<th>29.F29.B47</th>
<th>29.F28.B47</th>
<th>29.F29.B46</th>
<th>29.F28.B46</th>
<th>29.F29.B45</th>
<th>29.F28.B45</th>
<th>29.F29.B44</th>
<th>29.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_EYE_OFFSET">GTX2:RX_EYE_OFFSET</th>
<th>25.F29.B47</th>
<th>25.F28.B47</th>
<th>25.F29.B46</th>
<th>25.F28.B46</th>
<th>25.F29.B45</th>
<th>25.F28.B45</th>
<th>25.F29.B44</th>
<th>25.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TRANS_TIME_NON_P2">GTX2:TRANS_TIME_NON_P2</th>
<th>24.F29.B43</th>
<th>24.F28.B43</th>
<th>24.F29.B42</th>
<th>24.F28.B42</th>
<th>24.F29.B41</th>
<th>24.F28.B41</th>
<th>24.F29.B40</th>
<th>24.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TRANS_TIME_RATE">GTX2:TRANS_TIME_RATE</th>
<th>27.F29.B59</th>
<th>27.F28.B59</th>
<th>27.F29.B58</th>
<th>27.F28.B58</th>
<th>27.F29.B57</th>
<th>27.F28.B57</th>
<th>27.F29.B56</th>
<th>27.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLL_CP_CFG">GTX2:TXPLL_CP_CFG</th>
<th>23.F29.B55</th>
<th>23.F28.B55</th>
<th>23.F29.B54</th>
<th>23.F28.B54</th>
<th>23.F29.B53</th>
<th>23.F28.B53</th>
<th>23.F29.B52</th>
<th>23.F28.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_DLYALIGN_OVRDSETTING">GTX2:TX_DLYALIGN_OVRDSETTING</th>
<th>29.F29.B39</th>
<th>29.F28.B39</th>
<th>29.F29.B38</th>
<th>29.F28.B38</th>
<th>29.F29.B37</th>
<th>29.F28.B37</th>
<th>29.F29.B36</th>
<th>29.F28.B36</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DFE_CFG">GTX3:DFE_CFG</th>
<th>35.F29.B43</th>
<th>35.F28.B43</th>
<th>35.F29.B42</th>
<th>35.F28.B42</th>
<th>35.F29.B41</th>
<th>35.F28.B41</th>
<th>35.F29.B40</th>
<th>35.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLL_CP_CFG">GTX3:RXPLL_CP_CFG</th>
<th>33.F29.B23</th>
<th>33.F28.B23</th>
<th>33.F29.B22</th>
<th>33.F28.B22</th>
<th>33.F29.B21</th>
<th>33.F28.B21</th>
<th>33.F29.B20</th>
<th>33.F28.B20</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_DLYALIGN_OVRDSETTING">GTX3:RX_DLYALIGN_OVRDSETTING</th>
<th>39.F29.B47</th>
<th>39.F28.B47</th>
<th>39.F29.B46</th>
<th>39.F28.B46</th>
<th>39.F29.B45</th>
<th>39.F28.B45</th>
<th>39.F29.B44</th>
<th>39.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_EYE_OFFSET">GTX3:RX_EYE_OFFSET</th>
<th>35.F29.B47</th>
<th>35.F28.B47</th>
<th>35.F29.B46</th>
<th>35.F28.B46</th>
<th>35.F29.B45</th>
<th>35.F28.B45</th>
<th>35.F29.B44</th>
<th>35.F28.B44</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TRANS_TIME_NON_P2">GTX3:TRANS_TIME_NON_P2</th>
<th>34.F29.B43</th>
<th>34.F28.B43</th>
<th>34.F29.B42</th>
<th>34.F28.B42</th>
<th>34.F29.B41</th>
<th>34.F28.B41</th>
<th>34.F29.B40</th>
<th>34.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TRANS_TIME_RATE">GTX3:TRANS_TIME_RATE</th>
<th>37.F29.B59</th>
<th>37.F28.B59</th>
<th>37.F29.B58</th>
<th>37.F28.B58</th>
<th>37.F29.B57</th>
<th>37.F28.B57</th>
<th>37.F29.B56</th>
<th>37.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLL_CP_CFG">GTX3:TXPLL_CP_CFG</th>
<th>33.F29.B55</th>
<th>33.F28.B55</th>
<th>33.F29.B54</th>
<th>33.F28.B54</th>
<th>33.F29.B53</th>
<th>33.F28.B53</th>
<th>33.F29.B52</th>
<th>33.F28.B52</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_DLYALIGN_OVRDSETTING">GTX3:TX_DLYALIGN_OVRDSETTING</th>
<th>39.F29.B39</th>
<th>39.F28.B39</th>
<th>39.F29.B38</th>
<th>39.F28.B38</th>
<th>39.F29.B37</th>
<th>39.F28.B37</th>
<th>39.F29.B36</th>
<th>39.F28.B36</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:DRP00">GTX0:DRP00</th>
<th>0.F29.B7</th>
<th>0.F28.B7</th>
<th>0.F29.B6</th>
<th>0.F28.B6</th>
<th>0.F29.B5</th>
<th>0.F28.B5</th>
<th>0.F29.B4</th>
<th>0.F28.B4</th>
<th>0.F29.B3</th>
<th>0.F28.B3</th>
<th>0.F29.B2</th>
<th>0.F28.B2</th>
<th>0.F29.B1</th>
<th>0.F28.B1</th>
<th>0.F29.B0</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP01">GTX0:DRP01</th>
<th>0.F29.B15</th>
<th>0.F28.B15</th>
<th>0.F29.B14</th>
<th>0.F28.B14</th>
<th>0.F29.B13</th>
<th>0.F28.B13</th>
<th>0.F29.B12</th>
<th>0.F28.B12</th>
<th>0.F29.B11</th>
<th>0.F28.B11</th>
<th>0.F29.B10</th>
<th>0.F28.B10</th>
<th>0.F29.B9</th>
<th>0.F28.B9</th>
<th>0.F29.B8</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP02">GTX0:DRP02</th>
<th>0.F29.B23</th>
<th>0.F28.B23</th>
<th>0.F29.B22</th>
<th>0.F28.B22</th>
<th>0.F29.B21</th>
<th>0.F28.B21</th>
<th>0.F29.B20</th>
<th>0.F28.B20</th>
<th>0.F29.B19</th>
<th>0.F28.B19</th>
<th>0.F29.B18</th>
<th>0.F28.B18</th>
<th>0.F29.B17</th>
<th>0.F28.B17</th>
<th>0.F29.B16</th>
<th>0.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP03">GTX0:DRP03</th>
<th>0.F29.B31</th>
<th>0.F28.B31</th>
<th>0.F29.B30</th>
<th>0.F28.B30</th>
<th>0.F29.B29</th>
<th>0.F28.B29</th>
<th>0.F29.B28</th>
<th>0.F28.B28</th>
<th>0.F29.B27</th>
<th>0.F28.B27</th>
<th>0.F29.B26</th>
<th>0.F28.B26</th>
<th>0.F29.B25</th>
<th>0.F28.B25</th>
<th>0.F29.B24</th>
<th>0.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP04">GTX0:DRP04</th>
<th>0.F29.B39</th>
<th>0.F28.B39</th>
<th>0.F29.B38</th>
<th>0.F28.B38</th>
<th>0.F29.B37</th>
<th>0.F28.B37</th>
<th>0.F29.B36</th>
<th>0.F28.B36</th>
<th>0.F29.B35</th>
<th>0.F28.B35</th>
<th>0.F29.B34</th>
<th>0.F28.B34</th>
<th>0.F29.B33</th>
<th>0.F28.B33</th>
<th>0.F29.B32</th>
<th>0.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP05">GTX0:DRP05</th>
<th>0.F29.B47</th>
<th>0.F28.B47</th>
<th>0.F29.B46</th>
<th>0.F28.B46</th>
<th>0.F29.B45</th>
<th>0.F28.B45</th>
<th>0.F29.B44</th>
<th>0.F28.B44</th>
<th>0.F29.B43</th>
<th>0.F28.B43</th>
<th>0.F29.B42</th>
<th>0.F28.B42</th>
<th>0.F29.B41</th>
<th>0.F28.B41</th>
<th>0.F29.B40</th>
<th>0.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP06">GTX0:DRP06</th>
<th>0.F29.B55</th>
<th>0.F28.B55</th>
<th>0.F29.B54</th>
<th>0.F28.B54</th>
<th>0.F29.B53</th>
<th>0.F28.B53</th>
<th>0.F29.B52</th>
<th>0.F28.B52</th>
<th>0.F29.B51</th>
<th>0.F28.B51</th>
<th>0.F29.B50</th>
<th>0.F28.B50</th>
<th>0.F29.B49</th>
<th>0.F28.B49</th>
<th>0.F29.B48</th>
<th>0.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP07">GTX0:DRP07</th>
<th>0.F29.B63</th>
<th>0.F28.B63</th>
<th>0.F29.B62</th>
<th>0.F28.B62</th>
<th>0.F29.B61</th>
<th>0.F28.B61</th>
<th>0.F29.B60</th>
<th>0.F28.B60</th>
<th>0.F29.B59</th>
<th>0.F28.B59</th>
<th>0.F29.B58</th>
<th>0.F28.B58</th>
<th>0.F29.B57</th>
<th>0.F28.B57</th>
<th>0.F29.B56</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP08">GTX0:DRP08</th>
<th>1.F29.B7</th>
<th>1.F28.B7</th>
<th>1.F29.B6</th>
<th>1.F28.B6</th>
<th>1.F29.B5</th>
<th>1.F28.B5</th>
<th>1.F29.B4</th>
<th>1.F28.B4</th>
<th>1.F29.B3</th>
<th>1.F28.B3</th>
<th>1.F29.B2</th>
<th>1.F28.B2</th>
<th>1.F29.B1</th>
<th>1.F28.B1</th>
<th>1.F29.B0</th>
<th>1.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP09">GTX0:DRP09</th>
<th>1.F29.B15</th>
<th>1.F28.B15</th>
<th>1.F29.B14</th>
<th>1.F28.B14</th>
<th>1.F29.B13</th>
<th>1.F28.B13</th>
<th>1.F29.B12</th>
<th>1.F28.B12</th>
<th>1.F29.B11</th>
<th>1.F28.B11</th>
<th>1.F29.B10</th>
<th>1.F28.B10</th>
<th>1.F29.B9</th>
<th>1.F28.B9</th>
<th>1.F29.B8</th>
<th>1.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP0A">GTX0:DRP0A</th>
<th>1.F29.B23</th>
<th>1.F28.B23</th>
<th>1.F29.B22</th>
<th>1.F28.B22</th>
<th>1.F29.B21</th>
<th>1.F28.B21</th>
<th>1.F29.B20</th>
<th>1.F28.B20</th>
<th>1.F29.B19</th>
<th>1.F28.B19</th>
<th>1.F29.B18</th>
<th>1.F28.B18</th>
<th>1.F29.B17</th>
<th>1.F28.B17</th>
<th>1.F29.B16</th>
<th>1.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP0B">GTX0:DRP0B</th>
<th>1.F29.B31</th>
<th>1.F28.B31</th>
<th>1.F29.B30</th>
<th>1.F28.B30</th>
<th>1.F29.B29</th>
<th>1.F28.B29</th>
<th>1.F29.B28</th>
<th>1.F28.B28</th>
<th>1.F29.B27</th>
<th>1.F28.B27</th>
<th>1.F29.B26</th>
<th>1.F28.B26</th>
<th>1.F29.B25</th>
<th>1.F28.B25</th>
<th>1.F29.B24</th>
<th>1.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP0C">GTX0:DRP0C</th>
<th>1.F29.B39</th>
<th>1.F28.B39</th>
<th>1.F29.B38</th>
<th>1.F28.B38</th>
<th>1.F29.B37</th>
<th>1.F28.B37</th>
<th>1.F29.B36</th>
<th>1.F28.B36</th>
<th>1.F29.B35</th>
<th>1.F28.B35</th>
<th>1.F29.B34</th>
<th>1.F28.B34</th>
<th>1.F29.B33</th>
<th>1.F28.B33</th>
<th>1.F29.B32</th>
<th>1.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP0D">GTX0:DRP0D</th>
<th>1.F29.B47</th>
<th>1.F28.B47</th>
<th>1.F29.B46</th>
<th>1.F28.B46</th>
<th>1.F29.B45</th>
<th>1.F28.B45</th>
<th>1.F29.B44</th>
<th>1.F28.B44</th>
<th>1.F29.B43</th>
<th>1.F28.B43</th>
<th>1.F29.B42</th>
<th>1.F28.B42</th>
<th>1.F29.B41</th>
<th>1.F28.B41</th>
<th>1.F29.B40</th>
<th>1.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP0E">GTX0:DRP0E</th>
<th>1.F29.B55</th>
<th>1.F28.B55</th>
<th>1.F29.B54</th>
<th>1.F28.B54</th>
<th>1.F29.B53</th>
<th>1.F28.B53</th>
<th>1.F29.B52</th>
<th>1.F28.B52</th>
<th>1.F29.B51</th>
<th>1.F28.B51</th>
<th>1.F29.B50</th>
<th>1.F28.B50</th>
<th>1.F29.B49</th>
<th>1.F28.B49</th>
<th>1.F29.B48</th>
<th>1.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP0F">GTX0:DRP0F</th>
<th>1.F29.B63</th>
<th>1.F28.B63</th>
<th>1.F29.B62</th>
<th>1.F28.B62</th>
<th>1.F29.B61</th>
<th>1.F28.B61</th>
<th>1.F29.B60</th>
<th>1.F28.B60</th>
<th>1.F29.B59</th>
<th>1.F28.B59</th>
<th>1.F29.B58</th>
<th>1.F28.B58</th>
<th>1.F29.B57</th>
<th>1.F28.B57</th>
<th>1.F29.B56</th>
<th>1.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP10">GTX0:DRP10</th>
<th>2.F29.B7</th>
<th>2.F28.B7</th>
<th>2.F29.B6</th>
<th>2.F28.B6</th>
<th>2.F29.B5</th>
<th>2.F28.B5</th>
<th>2.F29.B4</th>
<th>2.F28.B4</th>
<th>2.F29.B3</th>
<th>2.F28.B3</th>
<th>2.F29.B2</th>
<th>2.F28.B2</th>
<th>2.F29.B1</th>
<th>2.F28.B1</th>
<th>2.F29.B0</th>
<th>2.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP11">GTX0:DRP11</th>
<th>2.F29.B15</th>
<th>2.F28.B15</th>
<th>2.F29.B14</th>
<th>2.F28.B14</th>
<th>2.F29.B13</th>
<th>2.F28.B13</th>
<th>2.F29.B12</th>
<th>2.F28.B12</th>
<th>2.F29.B11</th>
<th>2.F28.B11</th>
<th>2.F29.B10</th>
<th>2.F28.B10</th>
<th>2.F29.B9</th>
<th>2.F28.B9</th>
<th>2.F29.B8</th>
<th>2.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP12">GTX0:DRP12</th>
<th>2.F29.B23</th>
<th>2.F28.B23</th>
<th>2.F29.B22</th>
<th>2.F28.B22</th>
<th>2.F29.B21</th>
<th>2.F28.B21</th>
<th>2.F29.B20</th>
<th>2.F28.B20</th>
<th>2.F29.B19</th>
<th>2.F28.B19</th>
<th>2.F29.B18</th>
<th>2.F28.B18</th>
<th>2.F29.B17</th>
<th>2.F28.B17</th>
<th>2.F29.B16</th>
<th>2.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP13">GTX0:DRP13</th>
<th>2.F29.B31</th>
<th>2.F28.B31</th>
<th>2.F29.B30</th>
<th>2.F28.B30</th>
<th>2.F29.B29</th>
<th>2.F28.B29</th>
<th>2.F29.B28</th>
<th>2.F28.B28</th>
<th>2.F29.B27</th>
<th>2.F28.B27</th>
<th>2.F29.B26</th>
<th>2.F28.B26</th>
<th>2.F29.B25</th>
<th>2.F28.B25</th>
<th>2.F29.B24</th>
<th>2.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP14">GTX0:DRP14</th>
<th>2.F29.B39</th>
<th>2.F28.B39</th>
<th>2.F29.B38</th>
<th>2.F28.B38</th>
<th>2.F29.B37</th>
<th>2.F28.B37</th>
<th>2.F29.B36</th>
<th>2.F28.B36</th>
<th>2.F29.B35</th>
<th>2.F28.B35</th>
<th>2.F29.B34</th>
<th>2.F28.B34</th>
<th>2.F29.B33</th>
<th>2.F28.B33</th>
<th>2.F29.B32</th>
<th>2.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP15">GTX0:DRP15</th>
<th>2.F29.B47</th>
<th>2.F28.B47</th>
<th>2.F29.B46</th>
<th>2.F28.B46</th>
<th>2.F29.B45</th>
<th>2.F28.B45</th>
<th>2.F29.B44</th>
<th>2.F28.B44</th>
<th>2.F29.B43</th>
<th>2.F28.B43</th>
<th>2.F29.B42</th>
<th>2.F28.B42</th>
<th>2.F29.B41</th>
<th>2.F28.B41</th>
<th>2.F29.B40</th>
<th>2.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP16">GTX0:DRP16</th>
<th>2.F29.B55</th>
<th>2.F28.B55</th>
<th>2.F29.B54</th>
<th>2.F28.B54</th>
<th>2.F29.B53</th>
<th>2.F28.B53</th>
<th>2.F29.B52</th>
<th>2.F28.B52</th>
<th>2.F29.B51</th>
<th>2.F28.B51</th>
<th>2.F29.B50</th>
<th>2.F28.B50</th>
<th>2.F29.B49</th>
<th>2.F28.B49</th>
<th>2.F29.B48</th>
<th>2.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP17">GTX0:DRP17</th>
<th>2.F29.B63</th>
<th>2.F28.B63</th>
<th>2.F29.B62</th>
<th>2.F28.B62</th>
<th>2.F29.B61</th>
<th>2.F28.B61</th>
<th>2.F29.B60</th>
<th>2.F28.B60</th>
<th>2.F29.B59</th>
<th>2.F28.B59</th>
<th>2.F29.B58</th>
<th>2.F28.B58</th>
<th>2.F29.B57</th>
<th>2.F28.B57</th>
<th>2.F29.B56</th>
<th>2.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP18">GTX0:DRP18</th>
<th>3.F29.B7</th>
<th>3.F28.B7</th>
<th>3.F29.B6</th>
<th>3.F28.B6</th>
<th>3.F29.B5</th>
<th>3.F28.B5</th>
<th>3.F29.B4</th>
<th>3.F28.B4</th>
<th>3.F29.B3</th>
<th>3.F28.B3</th>
<th>3.F29.B2</th>
<th>3.F28.B2</th>
<th>3.F29.B1</th>
<th>3.F28.B1</th>
<th>3.F29.B0</th>
<th>3.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP19">GTX0:DRP19</th>
<th>3.F29.B15</th>
<th>3.F28.B15</th>
<th>3.F29.B14</th>
<th>3.F28.B14</th>
<th>3.F29.B13</th>
<th>3.F28.B13</th>
<th>3.F29.B12</th>
<th>3.F28.B12</th>
<th>3.F29.B11</th>
<th>3.F28.B11</th>
<th>3.F29.B10</th>
<th>3.F28.B10</th>
<th>3.F29.B9</th>
<th>3.F28.B9</th>
<th>3.F29.B8</th>
<th>3.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP1A">GTX0:DRP1A</th>
<th>3.F29.B23</th>
<th>3.F28.B23</th>
<th>3.F29.B22</th>
<th>3.F28.B22</th>
<th>3.F29.B21</th>
<th>3.F28.B21</th>
<th>3.F29.B20</th>
<th>3.F28.B20</th>
<th>3.F29.B19</th>
<th>3.F28.B19</th>
<th>3.F29.B18</th>
<th>3.F28.B18</th>
<th>3.F29.B17</th>
<th>3.F28.B17</th>
<th>3.F29.B16</th>
<th>3.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP1B">GTX0:DRP1B</th>
<th>3.F29.B31</th>
<th>3.F28.B31</th>
<th>3.F29.B30</th>
<th>3.F28.B30</th>
<th>3.F29.B29</th>
<th>3.F28.B29</th>
<th>3.F29.B28</th>
<th>3.F28.B28</th>
<th>3.F29.B27</th>
<th>3.F28.B27</th>
<th>3.F29.B26</th>
<th>3.F28.B26</th>
<th>3.F29.B25</th>
<th>3.F28.B25</th>
<th>3.F29.B24</th>
<th>3.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP1C">GTX0:DRP1C</th>
<th>3.F29.B39</th>
<th>3.F28.B39</th>
<th>3.F29.B38</th>
<th>3.F28.B38</th>
<th>3.F29.B37</th>
<th>3.F28.B37</th>
<th>3.F29.B36</th>
<th>3.F28.B36</th>
<th>3.F29.B35</th>
<th>3.F28.B35</th>
<th>3.F29.B34</th>
<th>3.F28.B34</th>
<th>3.F29.B33</th>
<th>3.F28.B33</th>
<th>3.F29.B32</th>
<th>3.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP1D">GTX0:DRP1D</th>
<th>3.F29.B47</th>
<th>3.F28.B47</th>
<th>3.F29.B46</th>
<th>3.F28.B46</th>
<th>3.F29.B45</th>
<th>3.F28.B45</th>
<th>3.F29.B44</th>
<th>3.F28.B44</th>
<th>3.F29.B43</th>
<th>3.F28.B43</th>
<th>3.F29.B42</th>
<th>3.F28.B42</th>
<th>3.F29.B41</th>
<th>3.F28.B41</th>
<th>3.F29.B40</th>
<th>3.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP1E">GTX0:DRP1E</th>
<th>3.F29.B55</th>
<th>3.F28.B55</th>
<th>3.F29.B54</th>
<th>3.F28.B54</th>
<th>3.F29.B53</th>
<th>3.F28.B53</th>
<th>3.F29.B52</th>
<th>3.F28.B52</th>
<th>3.F29.B51</th>
<th>3.F28.B51</th>
<th>3.F29.B50</th>
<th>3.F28.B50</th>
<th>3.F29.B49</th>
<th>3.F28.B49</th>
<th>3.F29.B48</th>
<th>3.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP1F">GTX0:DRP1F</th>
<th>3.F29.B63</th>
<th>3.F28.B63</th>
<th>3.F29.B62</th>
<th>3.F28.B62</th>
<th>3.F29.B61</th>
<th>3.F28.B61</th>
<th>3.F29.B60</th>
<th>3.F28.B60</th>
<th>3.F29.B59</th>
<th>3.F28.B59</th>
<th>3.F29.B58</th>
<th>3.F28.B58</th>
<th>3.F29.B57</th>
<th>3.F28.B57</th>
<th>3.F29.B56</th>
<th>3.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP20">GTX0:DRP20</th>
<th>4.F29.B7</th>
<th>4.F28.B7</th>
<th>4.F29.B6</th>
<th>4.F28.B6</th>
<th>4.F29.B5</th>
<th>4.F28.B5</th>
<th>4.F29.B4</th>
<th>4.F28.B4</th>
<th>4.F29.B3</th>
<th>4.F28.B3</th>
<th>4.F29.B2</th>
<th>4.F28.B2</th>
<th>4.F29.B1</th>
<th>4.F28.B1</th>
<th>4.F29.B0</th>
<th>4.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP21">GTX0:DRP21</th>
<th>4.F29.B15</th>
<th>4.F28.B15</th>
<th>4.F29.B14</th>
<th>4.F28.B14</th>
<th>4.F29.B13</th>
<th>4.F28.B13</th>
<th>4.F29.B12</th>
<th>4.F28.B12</th>
<th>4.F29.B11</th>
<th>4.F28.B11</th>
<th>4.F29.B10</th>
<th>4.F28.B10</th>
<th>4.F29.B9</th>
<th>4.F28.B9</th>
<th>4.F29.B8</th>
<th>4.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP22">GTX0:DRP22</th>
<th>4.F29.B23</th>
<th>4.F28.B23</th>
<th>4.F29.B22</th>
<th>4.F28.B22</th>
<th>4.F29.B21</th>
<th>4.F28.B21</th>
<th>4.F29.B20</th>
<th>4.F28.B20</th>
<th>4.F29.B19</th>
<th>4.F28.B19</th>
<th>4.F29.B18</th>
<th>4.F28.B18</th>
<th>4.F29.B17</th>
<th>4.F28.B17</th>
<th>4.F29.B16</th>
<th>4.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP23">GTX0:DRP23</th>
<th>4.F29.B31</th>
<th>4.F28.B31</th>
<th>4.F29.B30</th>
<th>4.F28.B30</th>
<th>4.F29.B29</th>
<th>4.F28.B29</th>
<th>4.F29.B28</th>
<th>4.F28.B28</th>
<th>4.F29.B27</th>
<th>4.F28.B27</th>
<th>4.F29.B26</th>
<th>4.F28.B26</th>
<th>4.F29.B25</th>
<th>4.F28.B25</th>
<th>4.F29.B24</th>
<th>4.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP24">GTX0:DRP24</th>
<th>4.F29.B39</th>
<th>4.F28.B39</th>
<th>4.F29.B38</th>
<th>4.F28.B38</th>
<th>4.F29.B37</th>
<th>4.F28.B37</th>
<th>4.F29.B36</th>
<th>4.F28.B36</th>
<th>4.F29.B35</th>
<th>4.F28.B35</th>
<th>4.F29.B34</th>
<th>4.F28.B34</th>
<th>4.F29.B33</th>
<th>4.F28.B33</th>
<th>4.F29.B32</th>
<th>4.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP25">GTX0:DRP25</th>
<th>4.F29.B47</th>
<th>4.F28.B47</th>
<th>4.F29.B46</th>
<th>4.F28.B46</th>
<th>4.F29.B45</th>
<th>4.F28.B45</th>
<th>4.F29.B44</th>
<th>4.F28.B44</th>
<th>4.F29.B43</th>
<th>4.F28.B43</th>
<th>4.F29.B42</th>
<th>4.F28.B42</th>
<th>4.F29.B41</th>
<th>4.F28.B41</th>
<th>4.F29.B40</th>
<th>4.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP26">GTX0:DRP26</th>
<th>4.F29.B55</th>
<th>4.F28.B55</th>
<th>4.F29.B54</th>
<th>4.F28.B54</th>
<th>4.F29.B53</th>
<th>4.F28.B53</th>
<th>4.F29.B52</th>
<th>4.F28.B52</th>
<th>4.F29.B51</th>
<th>4.F28.B51</th>
<th>4.F29.B50</th>
<th>4.F28.B50</th>
<th>4.F29.B49</th>
<th>4.F28.B49</th>
<th>4.F29.B48</th>
<th>4.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP27">GTX0:DRP27</th>
<th>4.F29.B63</th>
<th>4.F28.B63</th>
<th>4.F29.B62</th>
<th>4.F28.B62</th>
<th>4.F29.B61</th>
<th>4.F28.B61</th>
<th>4.F29.B60</th>
<th>4.F28.B60</th>
<th>4.F29.B59</th>
<th>4.F28.B59</th>
<th>4.F29.B58</th>
<th>4.F28.B58</th>
<th>4.F29.B57</th>
<th>4.F28.B57</th>
<th>4.F29.B56</th>
<th>4.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP28">GTX0:DRP28</th>
<th>5.F29.B7</th>
<th>5.F28.B7</th>
<th>5.F29.B6</th>
<th>5.F28.B6</th>
<th>5.F29.B5</th>
<th>5.F28.B5</th>
<th>5.F29.B4</th>
<th>5.F28.B4</th>
<th>5.F29.B3</th>
<th>5.F28.B3</th>
<th>5.F29.B2</th>
<th>5.F28.B2</th>
<th>5.F29.B1</th>
<th>5.F28.B1</th>
<th>5.F29.B0</th>
<th>5.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP29">GTX0:DRP29</th>
<th>5.F29.B15</th>
<th>5.F28.B15</th>
<th>5.F29.B14</th>
<th>5.F28.B14</th>
<th>5.F29.B13</th>
<th>5.F28.B13</th>
<th>5.F29.B12</th>
<th>5.F28.B12</th>
<th>5.F29.B11</th>
<th>5.F28.B11</th>
<th>5.F29.B10</th>
<th>5.F28.B10</th>
<th>5.F29.B9</th>
<th>5.F28.B9</th>
<th>5.F29.B8</th>
<th>5.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP2A">GTX0:DRP2A</th>
<th>5.F29.B23</th>
<th>5.F28.B23</th>
<th>5.F29.B22</th>
<th>5.F28.B22</th>
<th>5.F29.B21</th>
<th>5.F28.B21</th>
<th>5.F29.B20</th>
<th>5.F28.B20</th>
<th>5.F29.B19</th>
<th>5.F28.B19</th>
<th>5.F29.B18</th>
<th>5.F28.B18</th>
<th>5.F29.B17</th>
<th>5.F28.B17</th>
<th>5.F29.B16</th>
<th>5.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP2B">GTX0:DRP2B</th>
<th>5.F29.B31</th>
<th>5.F28.B31</th>
<th>5.F29.B30</th>
<th>5.F28.B30</th>
<th>5.F29.B29</th>
<th>5.F28.B29</th>
<th>5.F29.B28</th>
<th>5.F28.B28</th>
<th>5.F29.B27</th>
<th>5.F28.B27</th>
<th>5.F29.B26</th>
<th>5.F28.B26</th>
<th>5.F29.B25</th>
<th>5.F28.B25</th>
<th>5.F29.B24</th>
<th>5.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP2C">GTX0:DRP2C</th>
<th>5.F29.B39</th>
<th>5.F28.B39</th>
<th>5.F29.B38</th>
<th>5.F28.B38</th>
<th>5.F29.B37</th>
<th>5.F28.B37</th>
<th>5.F29.B36</th>
<th>5.F28.B36</th>
<th>5.F29.B35</th>
<th>5.F28.B35</th>
<th>5.F29.B34</th>
<th>5.F28.B34</th>
<th>5.F29.B33</th>
<th>5.F28.B33</th>
<th>5.F29.B32</th>
<th>5.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP2D">GTX0:DRP2D</th>
<th>5.F29.B47</th>
<th>5.F28.B47</th>
<th>5.F29.B46</th>
<th>5.F28.B46</th>
<th>5.F29.B45</th>
<th>5.F28.B45</th>
<th>5.F29.B44</th>
<th>5.F28.B44</th>
<th>5.F29.B43</th>
<th>5.F28.B43</th>
<th>5.F29.B42</th>
<th>5.F28.B42</th>
<th>5.F29.B41</th>
<th>5.F28.B41</th>
<th>5.F29.B40</th>
<th>5.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP2E">GTX0:DRP2E</th>
<th>5.F29.B55</th>
<th>5.F28.B55</th>
<th>5.F29.B54</th>
<th>5.F28.B54</th>
<th>5.F29.B53</th>
<th>5.F28.B53</th>
<th>5.F29.B52</th>
<th>5.F28.B52</th>
<th>5.F29.B51</th>
<th>5.F28.B51</th>
<th>5.F29.B50</th>
<th>5.F28.B50</th>
<th>5.F29.B49</th>
<th>5.F28.B49</th>
<th>5.F29.B48</th>
<th>5.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP2F">GTX0:DRP2F</th>
<th>5.F29.B63</th>
<th>5.F28.B63</th>
<th>5.F29.B62</th>
<th>5.F28.B62</th>
<th>5.F29.B61</th>
<th>5.F28.B61</th>
<th>5.F29.B60</th>
<th>5.F28.B60</th>
<th>5.F29.B59</th>
<th>5.F28.B59</th>
<th>5.F29.B58</th>
<th>5.F28.B58</th>
<th>5.F29.B57</th>
<th>5.F28.B57</th>
<th>5.F29.B56</th>
<th>5.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP30">GTX0:DRP30</th>
<th>6.F29.B7</th>
<th>6.F28.B7</th>
<th>6.F29.B6</th>
<th>6.F28.B6</th>
<th>6.F29.B5</th>
<th>6.F28.B5</th>
<th>6.F29.B4</th>
<th>6.F28.B4</th>
<th>6.F29.B3</th>
<th>6.F28.B3</th>
<th>6.F29.B2</th>
<th>6.F28.B2</th>
<th>6.F29.B1</th>
<th>6.F28.B1</th>
<th>6.F29.B0</th>
<th>6.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP31">GTX0:DRP31</th>
<th>6.F29.B15</th>
<th>6.F28.B15</th>
<th>6.F29.B14</th>
<th>6.F28.B14</th>
<th>6.F29.B13</th>
<th>6.F28.B13</th>
<th>6.F29.B12</th>
<th>6.F28.B12</th>
<th>6.F29.B11</th>
<th>6.F28.B11</th>
<th>6.F29.B10</th>
<th>6.F28.B10</th>
<th>6.F29.B9</th>
<th>6.F28.B9</th>
<th>6.F29.B8</th>
<th>6.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP32">GTX0:DRP32</th>
<th>6.F29.B23</th>
<th>6.F28.B23</th>
<th>6.F29.B22</th>
<th>6.F28.B22</th>
<th>6.F29.B21</th>
<th>6.F28.B21</th>
<th>6.F29.B20</th>
<th>6.F28.B20</th>
<th>6.F29.B19</th>
<th>6.F28.B19</th>
<th>6.F29.B18</th>
<th>6.F28.B18</th>
<th>6.F29.B17</th>
<th>6.F28.B17</th>
<th>6.F29.B16</th>
<th>6.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP33">GTX0:DRP33</th>
<th>6.F29.B31</th>
<th>6.F28.B31</th>
<th>6.F29.B30</th>
<th>6.F28.B30</th>
<th>6.F29.B29</th>
<th>6.F28.B29</th>
<th>6.F29.B28</th>
<th>6.F28.B28</th>
<th>6.F29.B27</th>
<th>6.F28.B27</th>
<th>6.F29.B26</th>
<th>6.F28.B26</th>
<th>6.F29.B25</th>
<th>6.F28.B25</th>
<th>6.F29.B24</th>
<th>6.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP34">GTX0:DRP34</th>
<th>6.F29.B39</th>
<th>6.F28.B39</th>
<th>6.F29.B38</th>
<th>6.F28.B38</th>
<th>6.F29.B37</th>
<th>6.F28.B37</th>
<th>6.F29.B36</th>
<th>6.F28.B36</th>
<th>6.F29.B35</th>
<th>6.F28.B35</th>
<th>6.F29.B34</th>
<th>6.F28.B34</th>
<th>6.F29.B33</th>
<th>6.F28.B33</th>
<th>6.F29.B32</th>
<th>6.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP35">GTX0:DRP35</th>
<th>6.F29.B47</th>
<th>6.F28.B47</th>
<th>6.F29.B46</th>
<th>6.F28.B46</th>
<th>6.F29.B45</th>
<th>6.F28.B45</th>
<th>6.F29.B44</th>
<th>6.F28.B44</th>
<th>6.F29.B43</th>
<th>6.F28.B43</th>
<th>6.F29.B42</th>
<th>6.F28.B42</th>
<th>6.F29.B41</th>
<th>6.F28.B41</th>
<th>6.F29.B40</th>
<th>6.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP36">GTX0:DRP36</th>
<th>6.F29.B55</th>
<th>6.F28.B55</th>
<th>6.F29.B54</th>
<th>6.F28.B54</th>
<th>6.F29.B53</th>
<th>6.F28.B53</th>
<th>6.F29.B52</th>
<th>6.F28.B52</th>
<th>6.F29.B51</th>
<th>6.F28.B51</th>
<th>6.F29.B50</th>
<th>6.F28.B50</th>
<th>6.F29.B49</th>
<th>6.F28.B49</th>
<th>6.F29.B48</th>
<th>6.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP37">GTX0:DRP37</th>
<th>6.F29.B63</th>
<th>6.F28.B63</th>
<th>6.F29.B62</th>
<th>6.F28.B62</th>
<th>6.F29.B61</th>
<th>6.F28.B61</th>
<th>6.F29.B60</th>
<th>6.F28.B60</th>
<th>6.F29.B59</th>
<th>6.F28.B59</th>
<th>6.F29.B58</th>
<th>6.F28.B58</th>
<th>6.F29.B57</th>
<th>6.F28.B57</th>
<th>6.F29.B56</th>
<th>6.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP38">GTX0:DRP38</th>
<th>7.F29.B7</th>
<th>7.F28.B7</th>
<th>7.F29.B6</th>
<th>7.F28.B6</th>
<th>7.F29.B5</th>
<th>7.F28.B5</th>
<th>7.F29.B4</th>
<th>7.F28.B4</th>
<th>7.F29.B3</th>
<th>7.F28.B3</th>
<th>7.F29.B2</th>
<th>7.F28.B2</th>
<th>7.F29.B1</th>
<th>7.F28.B1</th>
<th>7.F29.B0</th>
<th>7.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP39">GTX0:DRP39</th>
<th>7.F29.B15</th>
<th>7.F28.B15</th>
<th>7.F29.B14</th>
<th>7.F28.B14</th>
<th>7.F29.B13</th>
<th>7.F28.B13</th>
<th>7.F29.B12</th>
<th>7.F28.B12</th>
<th>7.F29.B11</th>
<th>7.F28.B11</th>
<th>7.F29.B10</th>
<th>7.F28.B10</th>
<th>7.F29.B9</th>
<th>7.F28.B9</th>
<th>7.F29.B8</th>
<th>7.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP3A">GTX0:DRP3A</th>
<th>7.F29.B23</th>
<th>7.F28.B23</th>
<th>7.F29.B22</th>
<th>7.F28.B22</th>
<th>7.F29.B21</th>
<th>7.F28.B21</th>
<th>7.F29.B20</th>
<th>7.F28.B20</th>
<th>7.F29.B19</th>
<th>7.F28.B19</th>
<th>7.F29.B18</th>
<th>7.F28.B18</th>
<th>7.F29.B17</th>
<th>7.F28.B17</th>
<th>7.F29.B16</th>
<th>7.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP3B">GTX0:DRP3B</th>
<th>7.F29.B31</th>
<th>7.F28.B31</th>
<th>7.F29.B30</th>
<th>7.F28.B30</th>
<th>7.F29.B29</th>
<th>7.F28.B29</th>
<th>7.F29.B28</th>
<th>7.F28.B28</th>
<th>7.F29.B27</th>
<th>7.F28.B27</th>
<th>7.F29.B26</th>
<th>7.F28.B26</th>
<th>7.F29.B25</th>
<th>7.F28.B25</th>
<th>7.F29.B24</th>
<th>7.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP3C">GTX0:DRP3C</th>
<th>7.F29.B39</th>
<th>7.F28.B39</th>
<th>7.F29.B38</th>
<th>7.F28.B38</th>
<th>7.F29.B37</th>
<th>7.F28.B37</th>
<th>7.F29.B36</th>
<th>7.F28.B36</th>
<th>7.F29.B35</th>
<th>7.F28.B35</th>
<th>7.F29.B34</th>
<th>7.F28.B34</th>
<th>7.F29.B33</th>
<th>7.F28.B33</th>
<th>7.F29.B32</th>
<th>7.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP3D">GTX0:DRP3D</th>
<th>7.F29.B47</th>
<th>7.F28.B47</th>
<th>7.F29.B46</th>
<th>7.F28.B46</th>
<th>7.F29.B45</th>
<th>7.F28.B45</th>
<th>7.F29.B44</th>
<th>7.F28.B44</th>
<th>7.F29.B43</th>
<th>7.F28.B43</th>
<th>7.F29.B42</th>
<th>7.F28.B42</th>
<th>7.F29.B41</th>
<th>7.F28.B41</th>
<th>7.F29.B40</th>
<th>7.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP3E">GTX0:DRP3E</th>
<th>7.F29.B55</th>
<th>7.F28.B55</th>
<th>7.F29.B54</th>
<th>7.F28.B54</th>
<th>7.F29.B53</th>
<th>7.F28.B53</th>
<th>7.F29.B52</th>
<th>7.F28.B52</th>
<th>7.F29.B51</th>
<th>7.F28.B51</th>
<th>7.F29.B50</th>
<th>7.F28.B50</th>
<th>7.F29.B49</th>
<th>7.F28.B49</th>
<th>7.F29.B48</th>
<th>7.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP3F">GTX0:DRP3F</th>
<th>7.F29.B63</th>
<th>7.F28.B63</th>
<th>7.F29.B62</th>
<th>7.F28.B62</th>
<th>7.F29.B61</th>
<th>7.F28.B61</th>
<th>7.F29.B60</th>
<th>7.F28.B60</th>
<th>7.F29.B59</th>
<th>7.F28.B59</th>
<th>7.F29.B58</th>
<th>7.F28.B58</th>
<th>7.F29.B57</th>
<th>7.F28.B57</th>
<th>7.F29.B56</th>
<th>7.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP40">GTX0:DRP40</th>
<th>8.F29.B7</th>
<th>8.F28.B7</th>
<th>8.F29.B6</th>
<th>8.F28.B6</th>
<th>8.F29.B5</th>
<th>8.F28.B5</th>
<th>8.F29.B4</th>
<th>8.F28.B4</th>
<th>8.F29.B3</th>
<th>8.F28.B3</th>
<th>8.F29.B2</th>
<th>8.F28.B2</th>
<th>8.F29.B1</th>
<th>8.F28.B1</th>
<th>8.F29.B0</th>
<th>8.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP41">GTX0:DRP41</th>
<th>8.F29.B15</th>
<th>8.F28.B15</th>
<th>8.F29.B14</th>
<th>8.F28.B14</th>
<th>8.F29.B13</th>
<th>8.F28.B13</th>
<th>8.F29.B12</th>
<th>8.F28.B12</th>
<th>8.F29.B11</th>
<th>8.F28.B11</th>
<th>8.F29.B10</th>
<th>8.F28.B10</th>
<th>8.F29.B9</th>
<th>8.F28.B9</th>
<th>8.F29.B8</th>
<th>8.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP42">GTX0:DRP42</th>
<th>8.F29.B23</th>
<th>8.F28.B23</th>
<th>8.F29.B22</th>
<th>8.F28.B22</th>
<th>8.F29.B21</th>
<th>8.F28.B21</th>
<th>8.F29.B20</th>
<th>8.F28.B20</th>
<th>8.F29.B19</th>
<th>8.F28.B19</th>
<th>8.F29.B18</th>
<th>8.F28.B18</th>
<th>8.F29.B17</th>
<th>8.F28.B17</th>
<th>8.F29.B16</th>
<th>8.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP43">GTX0:DRP43</th>
<th>8.F29.B31</th>
<th>8.F28.B31</th>
<th>8.F29.B30</th>
<th>8.F28.B30</th>
<th>8.F29.B29</th>
<th>8.F28.B29</th>
<th>8.F29.B28</th>
<th>8.F28.B28</th>
<th>8.F29.B27</th>
<th>8.F28.B27</th>
<th>8.F29.B26</th>
<th>8.F28.B26</th>
<th>8.F29.B25</th>
<th>8.F28.B25</th>
<th>8.F29.B24</th>
<th>8.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP44">GTX0:DRP44</th>
<th>8.F29.B39</th>
<th>8.F28.B39</th>
<th>8.F29.B38</th>
<th>8.F28.B38</th>
<th>8.F29.B37</th>
<th>8.F28.B37</th>
<th>8.F29.B36</th>
<th>8.F28.B36</th>
<th>8.F29.B35</th>
<th>8.F28.B35</th>
<th>8.F29.B34</th>
<th>8.F28.B34</th>
<th>8.F29.B33</th>
<th>8.F28.B33</th>
<th>8.F29.B32</th>
<th>8.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP45">GTX0:DRP45</th>
<th>8.F29.B47</th>
<th>8.F28.B47</th>
<th>8.F29.B46</th>
<th>8.F28.B46</th>
<th>8.F29.B45</th>
<th>8.F28.B45</th>
<th>8.F29.B44</th>
<th>8.F28.B44</th>
<th>8.F29.B43</th>
<th>8.F28.B43</th>
<th>8.F29.B42</th>
<th>8.F28.B42</th>
<th>8.F29.B41</th>
<th>8.F28.B41</th>
<th>8.F29.B40</th>
<th>8.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP46">GTX0:DRP46</th>
<th>8.F29.B55</th>
<th>8.F28.B55</th>
<th>8.F29.B54</th>
<th>8.F28.B54</th>
<th>8.F29.B53</th>
<th>8.F28.B53</th>
<th>8.F29.B52</th>
<th>8.F28.B52</th>
<th>8.F29.B51</th>
<th>8.F28.B51</th>
<th>8.F29.B50</th>
<th>8.F28.B50</th>
<th>8.F29.B49</th>
<th>8.F28.B49</th>
<th>8.F29.B48</th>
<th>8.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP47">GTX0:DRP47</th>
<th>8.F29.B63</th>
<th>8.F28.B63</th>
<th>8.F29.B62</th>
<th>8.F28.B62</th>
<th>8.F29.B61</th>
<th>8.F28.B61</th>
<th>8.F29.B60</th>
<th>8.F28.B60</th>
<th>8.F29.B59</th>
<th>8.F28.B59</th>
<th>8.F29.B58</th>
<th>8.F28.B58</th>
<th>8.F29.B57</th>
<th>8.F28.B57</th>
<th>8.F29.B56</th>
<th>8.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP48">GTX0:DRP48</th>
<th>9.F29.B7</th>
<th>9.F28.B7</th>
<th>9.F29.B6</th>
<th>9.F28.B6</th>
<th>9.F29.B5</th>
<th>9.F28.B5</th>
<th>9.F29.B4</th>
<th>9.F28.B4</th>
<th>9.F29.B3</th>
<th>9.F28.B3</th>
<th>9.F29.B2</th>
<th>9.F28.B2</th>
<th>9.F29.B1</th>
<th>9.F28.B1</th>
<th>9.F29.B0</th>
<th>9.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP49">GTX0:DRP49</th>
<th>9.F29.B15</th>
<th>9.F28.B15</th>
<th>9.F29.B14</th>
<th>9.F28.B14</th>
<th>9.F29.B13</th>
<th>9.F28.B13</th>
<th>9.F29.B12</th>
<th>9.F28.B12</th>
<th>9.F29.B11</th>
<th>9.F28.B11</th>
<th>9.F29.B10</th>
<th>9.F28.B10</th>
<th>9.F29.B9</th>
<th>9.F28.B9</th>
<th>9.F29.B8</th>
<th>9.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP4A">GTX0:DRP4A</th>
<th>9.F29.B23</th>
<th>9.F28.B23</th>
<th>9.F29.B22</th>
<th>9.F28.B22</th>
<th>9.F29.B21</th>
<th>9.F28.B21</th>
<th>9.F29.B20</th>
<th>9.F28.B20</th>
<th>9.F29.B19</th>
<th>9.F28.B19</th>
<th>9.F29.B18</th>
<th>9.F28.B18</th>
<th>9.F29.B17</th>
<th>9.F28.B17</th>
<th>9.F29.B16</th>
<th>9.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP4B">GTX0:DRP4B</th>
<th>9.F29.B31</th>
<th>9.F28.B31</th>
<th>9.F29.B30</th>
<th>9.F28.B30</th>
<th>9.F29.B29</th>
<th>9.F28.B29</th>
<th>9.F29.B28</th>
<th>9.F28.B28</th>
<th>9.F29.B27</th>
<th>9.F28.B27</th>
<th>9.F29.B26</th>
<th>9.F28.B26</th>
<th>9.F29.B25</th>
<th>9.F28.B25</th>
<th>9.F29.B24</th>
<th>9.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP4C">GTX0:DRP4C</th>
<th>9.F29.B39</th>
<th>9.F28.B39</th>
<th>9.F29.B38</th>
<th>9.F28.B38</th>
<th>9.F29.B37</th>
<th>9.F28.B37</th>
<th>9.F29.B36</th>
<th>9.F28.B36</th>
<th>9.F29.B35</th>
<th>9.F28.B35</th>
<th>9.F29.B34</th>
<th>9.F28.B34</th>
<th>9.F29.B33</th>
<th>9.F28.B33</th>
<th>9.F29.B32</th>
<th>9.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP4D">GTX0:DRP4D</th>
<th>9.F29.B47</th>
<th>9.F28.B47</th>
<th>9.F29.B46</th>
<th>9.F28.B46</th>
<th>9.F29.B45</th>
<th>9.F28.B45</th>
<th>9.F29.B44</th>
<th>9.F28.B44</th>
<th>9.F29.B43</th>
<th>9.F28.B43</th>
<th>9.F29.B42</th>
<th>9.F28.B42</th>
<th>9.F29.B41</th>
<th>9.F28.B41</th>
<th>9.F29.B40</th>
<th>9.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP4E">GTX0:DRP4E</th>
<th>9.F29.B55</th>
<th>9.F28.B55</th>
<th>9.F29.B54</th>
<th>9.F28.B54</th>
<th>9.F29.B53</th>
<th>9.F28.B53</th>
<th>9.F29.B52</th>
<th>9.F28.B52</th>
<th>9.F29.B51</th>
<th>9.F28.B51</th>
<th>9.F29.B50</th>
<th>9.F28.B50</th>
<th>9.F29.B49</th>
<th>9.F28.B49</th>
<th>9.F29.B48</th>
<th>9.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:DRP4F">GTX0:DRP4F</th>
<th>9.F29.B63</th>
<th>9.F28.B63</th>
<th>9.F29.B62</th>
<th>9.F28.B62</th>
<th>9.F29.B61</th>
<th>9.F28.B61</th>
<th>9.F29.B60</th>
<th>9.F28.B60</th>
<th>9.F29.B59</th>
<th>9.F28.B59</th>
<th>9.F29.B58</th>
<th>9.F28.B58</th>
<th>9.F29.B57</th>
<th>9.F28.B57</th>
<th>9.F29.B56</th>
<th>9.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXUSRCLK_DLY">GTX0:RXUSRCLK_DLY</th>
<th>0.F29.B23</th>
<th>0.F28.B23</th>
<th>0.F29.B22</th>
<th>0.F28.B22</th>
<th>0.F29.B21</th>
<th>0.F28.B21</th>
<th>0.F29.B20</th>
<th>0.F28.B20</th>
<th>0.F29.B19</th>
<th>0.F28.B19</th>
<th>0.F29.B18</th>
<th>0.F28.B18</th>
<th>0.F29.B17</th>
<th>0.F28.B17</th>
<th>0.F29.B16</th>
<th>0.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP00">GTX1:DRP00</th>
<th>10.F29.B7</th>
<th>10.F28.B7</th>
<th>10.F29.B6</th>
<th>10.F28.B6</th>
<th>10.F29.B5</th>
<th>10.F28.B5</th>
<th>10.F29.B4</th>
<th>10.F28.B4</th>
<th>10.F29.B3</th>
<th>10.F28.B3</th>
<th>10.F29.B2</th>
<th>10.F28.B2</th>
<th>10.F29.B1</th>
<th>10.F28.B1</th>
<th>10.F29.B0</th>
<th>10.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP01">GTX1:DRP01</th>
<th>10.F29.B15</th>
<th>10.F28.B15</th>
<th>10.F29.B14</th>
<th>10.F28.B14</th>
<th>10.F29.B13</th>
<th>10.F28.B13</th>
<th>10.F29.B12</th>
<th>10.F28.B12</th>
<th>10.F29.B11</th>
<th>10.F28.B11</th>
<th>10.F29.B10</th>
<th>10.F28.B10</th>
<th>10.F29.B9</th>
<th>10.F28.B9</th>
<th>10.F29.B8</th>
<th>10.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP02">GTX1:DRP02</th>
<th>10.F29.B23</th>
<th>10.F28.B23</th>
<th>10.F29.B22</th>
<th>10.F28.B22</th>
<th>10.F29.B21</th>
<th>10.F28.B21</th>
<th>10.F29.B20</th>
<th>10.F28.B20</th>
<th>10.F29.B19</th>
<th>10.F28.B19</th>
<th>10.F29.B18</th>
<th>10.F28.B18</th>
<th>10.F29.B17</th>
<th>10.F28.B17</th>
<th>10.F29.B16</th>
<th>10.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP03">GTX1:DRP03</th>
<th>10.F29.B31</th>
<th>10.F28.B31</th>
<th>10.F29.B30</th>
<th>10.F28.B30</th>
<th>10.F29.B29</th>
<th>10.F28.B29</th>
<th>10.F29.B28</th>
<th>10.F28.B28</th>
<th>10.F29.B27</th>
<th>10.F28.B27</th>
<th>10.F29.B26</th>
<th>10.F28.B26</th>
<th>10.F29.B25</th>
<th>10.F28.B25</th>
<th>10.F29.B24</th>
<th>10.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP04">GTX1:DRP04</th>
<th>10.F29.B39</th>
<th>10.F28.B39</th>
<th>10.F29.B38</th>
<th>10.F28.B38</th>
<th>10.F29.B37</th>
<th>10.F28.B37</th>
<th>10.F29.B36</th>
<th>10.F28.B36</th>
<th>10.F29.B35</th>
<th>10.F28.B35</th>
<th>10.F29.B34</th>
<th>10.F28.B34</th>
<th>10.F29.B33</th>
<th>10.F28.B33</th>
<th>10.F29.B32</th>
<th>10.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP05">GTX1:DRP05</th>
<th>10.F29.B47</th>
<th>10.F28.B47</th>
<th>10.F29.B46</th>
<th>10.F28.B46</th>
<th>10.F29.B45</th>
<th>10.F28.B45</th>
<th>10.F29.B44</th>
<th>10.F28.B44</th>
<th>10.F29.B43</th>
<th>10.F28.B43</th>
<th>10.F29.B42</th>
<th>10.F28.B42</th>
<th>10.F29.B41</th>
<th>10.F28.B41</th>
<th>10.F29.B40</th>
<th>10.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP06">GTX1:DRP06</th>
<th>10.F29.B55</th>
<th>10.F28.B55</th>
<th>10.F29.B54</th>
<th>10.F28.B54</th>
<th>10.F29.B53</th>
<th>10.F28.B53</th>
<th>10.F29.B52</th>
<th>10.F28.B52</th>
<th>10.F29.B51</th>
<th>10.F28.B51</th>
<th>10.F29.B50</th>
<th>10.F28.B50</th>
<th>10.F29.B49</th>
<th>10.F28.B49</th>
<th>10.F29.B48</th>
<th>10.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP07">GTX1:DRP07</th>
<th>10.F29.B63</th>
<th>10.F28.B63</th>
<th>10.F29.B62</th>
<th>10.F28.B62</th>
<th>10.F29.B61</th>
<th>10.F28.B61</th>
<th>10.F29.B60</th>
<th>10.F28.B60</th>
<th>10.F29.B59</th>
<th>10.F28.B59</th>
<th>10.F29.B58</th>
<th>10.F28.B58</th>
<th>10.F29.B57</th>
<th>10.F28.B57</th>
<th>10.F29.B56</th>
<th>10.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP08">GTX1:DRP08</th>
<th>11.F29.B7</th>
<th>11.F28.B7</th>
<th>11.F29.B6</th>
<th>11.F28.B6</th>
<th>11.F29.B5</th>
<th>11.F28.B5</th>
<th>11.F29.B4</th>
<th>11.F28.B4</th>
<th>11.F29.B3</th>
<th>11.F28.B3</th>
<th>11.F29.B2</th>
<th>11.F28.B2</th>
<th>11.F29.B1</th>
<th>11.F28.B1</th>
<th>11.F29.B0</th>
<th>11.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP09">GTX1:DRP09</th>
<th>11.F29.B15</th>
<th>11.F28.B15</th>
<th>11.F29.B14</th>
<th>11.F28.B14</th>
<th>11.F29.B13</th>
<th>11.F28.B13</th>
<th>11.F29.B12</th>
<th>11.F28.B12</th>
<th>11.F29.B11</th>
<th>11.F28.B11</th>
<th>11.F29.B10</th>
<th>11.F28.B10</th>
<th>11.F29.B9</th>
<th>11.F28.B9</th>
<th>11.F29.B8</th>
<th>11.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP0A">GTX1:DRP0A</th>
<th>11.F29.B23</th>
<th>11.F28.B23</th>
<th>11.F29.B22</th>
<th>11.F28.B22</th>
<th>11.F29.B21</th>
<th>11.F28.B21</th>
<th>11.F29.B20</th>
<th>11.F28.B20</th>
<th>11.F29.B19</th>
<th>11.F28.B19</th>
<th>11.F29.B18</th>
<th>11.F28.B18</th>
<th>11.F29.B17</th>
<th>11.F28.B17</th>
<th>11.F29.B16</th>
<th>11.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP0B">GTX1:DRP0B</th>
<th>11.F29.B31</th>
<th>11.F28.B31</th>
<th>11.F29.B30</th>
<th>11.F28.B30</th>
<th>11.F29.B29</th>
<th>11.F28.B29</th>
<th>11.F29.B28</th>
<th>11.F28.B28</th>
<th>11.F29.B27</th>
<th>11.F28.B27</th>
<th>11.F29.B26</th>
<th>11.F28.B26</th>
<th>11.F29.B25</th>
<th>11.F28.B25</th>
<th>11.F29.B24</th>
<th>11.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP0C">GTX1:DRP0C</th>
<th>11.F29.B39</th>
<th>11.F28.B39</th>
<th>11.F29.B38</th>
<th>11.F28.B38</th>
<th>11.F29.B37</th>
<th>11.F28.B37</th>
<th>11.F29.B36</th>
<th>11.F28.B36</th>
<th>11.F29.B35</th>
<th>11.F28.B35</th>
<th>11.F29.B34</th>
<th>11.F28.B34</th>
<th>11.F29.B33</th>
<th>11.F28.B33</th>
<th>11.F29.B32</th>
<th>11.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP0D">GTX1:DRP0D</th>
<th>11.F29.B47</th>
<th>11.F28.B47</th>
<th>11.F29.B46</th>
<th>11.F28.B46</th>
<th>11.F29.B45</th>
<th>11.F28.B45</th>
<th>11.F29.B44</th>
<th>11.F28.B44</th>
<th>11.F29.B43</th>
<th>11.F28.B43</th>
<th>11.F29.B42</th>
<th>11.F28.B42</th>
<th>11.F29.B41</th>
<th>11.F28.B41</th>
<th>11.F29.B40</th>
<th>11.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP0E">GTX1:DRP0E</th>
<th>11.F29.B55</th>
<th>11.F28.B55</th>
<th>11.F29.B54</th>
<th>11.F28.B54</th>
<th>11.F29.B53</th>
<th>11.F28.B53</th>
<th>11.F29.B52</th>
<th>11.F28.B52</th>
<th>11.F29.B51</th>
<th>11.F28.B51</th>
<th>11.F29.B50</th>
<th>11.F28.B50</th>
<th>11.F29.B49</th>
<th>11.F28.B49</th>
<th>11.F29.B48</th>
<th>11.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP0F">GTX1:DRP0F</th>
<th>11.F29.B63</th>
<th>11.F28.B63</th>
<th>11.F29.B62</th>
<th>11.F28.B62</th>
<th>11.F29.B61</th>
<th>11.F28.B61</th>
<th>11.F29.B60</th>
<th>11.F28.B60</th>
<th>11.F29.B59</th>
<th>11.F28.B59</th>
<th>11.F29.B58</th>
<th>11.F28.B58</th>
<th>11.F29.B57</th>
<th>11.F28.B57</th>
<th>11.F29.B56</th>
<th>11.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP10">GTX1:DRP10</th>
<th>12.F29.B7</th>
<th>12.F28.B7</th>
<th>12.F29.B6</th>
<th>12.F28.B6</th>
<th>12.F29.B5</th>
<th>12.F28.B5</th>
<th>12.F29.B4</th>
<th>12.F28.B4</th>
<th>12.F29.B3</th>
<th>12.F28.B3</th>
<th>12.F29.B2</th>
<th>12.F28.B2</th>
<th>12.F29.B1</th>
<th>12.F28.B1</th>
<th>12.F29.B0</th>
<th>12.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP11">GTX1:DRP11</th>
<th>12.F29.B15</th>
<th>12.F28.B15</th>
<th>12.F29.B14</th>
<th>12.F28.B14</th>
<th>12.F29.B13</th>
<th>12.F28.B13</th>
<th>12.F29.B12</th>
<th>12.F28.B12</th>
<th>12.F29.B11</th>
<th>12.F28.B11</th>
<th>12.F29.B10</th>
<th>12.F28.B10</th>
<th>12.F29.B9</th>
<th>12.F28.B9</th>
<th>12.F29.B8</th>
<th>12.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP12">GTX1:DRP12</th>
<th>12.F29.B23</th>
<th>12.F28.B23</th>
<th>12.F29.B22</th>
<th>12.F28.B22</th>
<th>12.F29.B21</th>
<th>12.F28.B21</th>
<th>12.F29.B20</th>
<th>12.F28.B20</th>
<th>12.F29.B19</th>
<th>12.F28.B19</th>
<th>12.F29.B18</th>
<th>12.F28.B18</th>
<th>12.F29.B17</th>
<th>12.F28.B17</th>
<th>12.F29.B16</th>
<th>12.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP13">GTX1:DRP13</th>
<th>12.F29.B31</th>
<th>12.F28.B31</th>
<th>12.F29.B30</th>
<th>12.F28.B30</th>
<th>12.F29.B29</th>
<th>12.F28.B29</th>
<th>12.F29.B28</th>
<th>12.F28.B28</th>
<th>12.F29.B27</th>
<th>12.F28.B27</th>
<th>12.F29.B26</th>
<th>12.F28.B26</th>
<th>12.F29.B25</th>
<th>12.F28.B25</th>
<th>12.F29.B24</th>
<th>12.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP14">GTX1:DRP14</th>
<th>12.F29.B39</th>
<th>12.F28.B39</th>
<th>12.F29.B38</th>
<th>12.F28.B38</th>
<th>12.F29.B37</th>
<th>12.F28.B37</th>
<th>12.F29.B36</th>
<th>12.F28.B36</th>
<th>12.F29.B35</th>
<th>12.F28.B35</th>
<th>12.F29.B34</th>
<th>12.F28.B34</th>
<th>12.F29.B33</th>
<th>12.F28.B33</th>
<th>12.F29.B32</th>
<th>12.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP15">GTX1:DRP15</th>
<th>12.F29.B47</th>
<th>12.F28.B47</th>
<th>12.F29.B46</th>
<th>12.F28.B46</th>
<th>12.F29.B45</th>
<th>12.F28.B45</th>
<th>12.F29.B44</th>
<th>12.F28.B44</th>
<th>12.F29.B43</th>
<th>12.F28.B43</th>
<th>12.F29.B42</th>
<th>12.F28.B42</th>
<th>12.F29.B41</th>
<th>12.F28.B41</th>
<th>12.F29.B40</th>
<th>12.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP16">GTX1:DRP16</th>
<th>12.F29.B55</th>
<th>12.F28.B55</th>
<th>12.F29.B54</th>
<th>12.F28.B54</th>
<th>12.F29.B53</th>
<th>12.F28.B53</th>
<th>12.F29.B52</th>
<th>12.F28.B52</th>
<th>12.F29.B51</th>
<th>12.F28.B51</th>
<th>12.F29.B50</th>
<th>12.F28.B50</th>
<th>12.F29.B49</th>
<th>12.F28.B49</th>
<th>12.F29.B48</th>
<th>12.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP17">GTX1:DRP17</th>
<th>12.F29.B63</th>
<th>12.F28.B63</th>
<th>12.F29.B62</th>
<th>12.F28.B62</th>
<th>12.F29.B61</th>
<th>12.F28.B61</th>
<th>12.F29.B60</th>
<th>12.F28.B60</th>
<th>12.F29.B59</th>
<th>12.F28.B59</th>
<th>12.F29.B58</th>
<th>12.F28.B58</th>
<th>12.F29.B57</th>
<th>12.F28.B57</th>
<th>12.F29.B56</th>
<th>12.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP18">GTX1:DRP18</th>
<th>13.F29.B7</th>
<th>13.F28.B7</th>
<th>13.F29.B6</th>
<th>13.F28.B6</th>
<th>13.F29.B5</th>
<th>13.F28.B5</th>
<th>13.F29.B4</th>
<th>13.F28.B4</th>
<th>13.F29.B3</th>
<th>13.F28.B3</th>
<th>13.F29.B2</th>
<th>13.F28.B2</th>
<th>13.F29.B1</th>
<th>13.F28.B1</th>
<th>13.F29.B0</th>
<th>13.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP19">GTX1:DRP19</th>
<th>13.F29.B15</th>
<th>13.F28.B15</th>
<th>13.F29.B14</th>
<th>13.F28.B14</th>
<th>13.F29.B13</th>
<th>13.F28.B13</th>
<th>13.F29.B12</th>
<th>13.F28.B12</th>
<th>13.F29.B11</th>
<th>13.F28.B11</th>
<th>13.F29.B10</th>
<th>13.F28.B10</th>
<th>13.F29.B9</th>
<th>13.F28.B9</th>
<th>13.F29.B8</th>
<th>13.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP1A">GTX1:DRP1A</th>
<th>13.F29.B23</th>
<th>13.F28.B23</th>
<th>13.F29.B22</th>
<th>13.F28.B22</th>
<th>13.F29.B21</th>
<th>13.F28.B21</th>
<th>13.F29.B20</th>
<th>13.F28.B20</th>
<th>13.F29.B19</th>
<th>13.F28.B19</th>
<th>13.F29.B18</th>
<th>13.F28.B18</th>
<th>13.F29.B17</th>
<th>13.F28.B17</th>
<th>13.F29.B16</th>
<th>13.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP1B">GTX1:DRP1B</th>
<th>13.F29.B31</th>
<th>13.F28.B31</th>
<th>13.F29.B30</th>
<th>13.F28.B30</th>
<th>13.F29.B29</th>
<th>13.F28.B29</th>
<th>13.F29.B28</th>
<th>13.F28.B28</th>
<th>13.F29.B27</th>
<th>13.F28.B27</th>
<th>13.F29.B26</th>
<th>13.F28.B26</th>
<th>13.F29.B25</th>
<th>13.F28.B25</th>
<th>13.F29.B24</th>
<th>13.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP1C">GTX1:DRP1C</th>
<th>13.F29.B39</th>
<th>13.F28.B39</th>
<th>13.F29.B38</th>
<th>13.F28.B38</th>
<th>13.F29.B37</th>
<th>13.F28.B37</th>
<th>13.F29.B36</th>
<th>13.F28.B36</th>
<th>13.F29.B35</th>
<th>13.F28.B35</th>
<th>13.F29.B34</th>
<th>13.F28.B34</th>
<th>13.F29.B33</th>
<th>13.F28.B33</th>
<th>13.F29.B32</th>
<th>13.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP1D">GTX1:DRP1D</th>
<th>13.F29.B47</th>
<th>13.F28.B47</th>
<th>13.F29.B46</th>
<th>13.F28.B46</th>
<th>13.F29.B45</th>
<th>13.F28.B45</th>
<th>13.F29.B44</th>
<th>13.F28.B44</th>
<th>13.F29.B43</th>
<th>13.F28.B43</th>
<th>13.F29.B42</th>
<th>13.F28.B42</th>
<th>13.F29.B41</th>
<th>13.F28.B41</th>
<th>13.F29.B40</th>
<th>13.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP1E">GTX1:DRP1E</th>
<th>13.F29.B55</th>
<th>13.F28.B55</th>
<th>13.F29.B54</th>
<th>13.F28.B54</th>
<th>13.F29.B53</th>
<th>13.F28.B53</th>
<th>13.F29.B52</th>
<th>13.F28.B52</th>
<th>13.F29.B51</th>
<th>13.F28.B51</th>
<th>13.F29.B50</th>
<th>13.F28.B50</th>
<th>13.F29.B49</th>
<th>13.F28.B49</th>
<th>13.F29.B48</th>
<th>13.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP1F">GTX1:DRP1F</th>
<th>13.F29.B63</th>
<th>13.F28.B63</th>
<th>13.F29.B62</th>
<th>13.F28.B62</th>
<th>13.F29.B61</th>
<th>13.F28.B61</th>
<th>13.F29.B60</th>
<th>13.F28.B60</th>
<th>13.F29.B59</th>
<th>13.F28.B59</th>
<th>13.F29.B58</th>
<th>13.F28.B58</th>
<th>13.F29.B57</th>
<th>13.F28.B57</th>
<th>13.F29.B56</th>
<th>13.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP20">GTX1:DRP20</th>
<th>14.F29.B7</th>
<th>14.F28.B7</th>
<th>14.F29.B6</th>
<th>14.F28.B6</th>
<th>14.F29.B5</th>
<th>14.F28.B5</th>
<th>14.F29.B4</th>
<th>14.F28.B4</th>
<th>14.F29.B3</th>
<th>14.F28.B3</th>
<th>14.F29.B2</th>
<th>14.F28.B2</th>
<th>14.F29.B1</th>
<th>14.F28.B1</th>
<th>14.F29.B0</th>
<th>14.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP21">GTX1:DRP21</th>
<th>14.F29.B15</th>
<th>14.F28.B15</th>
<th>14.F29.B14</th>
<th>14.F28.B14</th>
<th>14.F29.B13</th>
<th>14.F28.B13</th>
<th>14.F29.B12</th>
<th>14.F28.B12</th>
<th>14.F29.B11</th>
<th>14.F28.B11</th>
<th>14.F29.B10</th>
<th>14.F28.B10</th>
<th>14.F29.B9</th>
<th>14.F28.B9</th>
<th>14.F29.B8</th>
<th>14.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP22">GTX1:DRP22</th>
<th>14.F29.B23</th>
<th>14.F28.B23</th>
<th>14.F29.B22</th>
<th>14.F28.B22</th>
<th>14.F29.B21</th>
<th>14.F28.B21</th>
<th>14.F29.B20</th>
<th>14.F28.B20</th>
<th>14.F29.B19</th>
<th>14.F28.B19</th>
<th>14.F29.B18</th>
<th>14.F28.B18</th>
<th>14.F29.B17</th>
<th>14.F28.B17</th>
<th>14.F29.B16</th>
<th>14.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP23">GTX1:DRP23</th>
<th>14.F29.B31</th>
<th>14.F28.B31</th>
<th>14.F29.B30</th>
<th>14.F28.B30</th>
<th>14.F29.B29</th>
<th>14.F28.B29</th>
<th>14.F29.B28</th>
<th>14.F28.B28</th>
<th>14.F29.B27</th>
<th>14.F28.B27</th>
<th>14.F29.B26</th>
<th>14.F28.B26</th>
<th>14.F29.B25</th>
<th>14.F28.B25</th>
<th>14.F29.B24</th>
<th>14.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP24">GTX1:DRP24</th>
<th>14.F29.B39</th>
<th>14.F28.B39</th>
<th>14.F29.B38</th>
<th>14.F28.B38</th>
<th>14.F29.B37</th>
<th>14.F28.B37</th>
<th>14.F29.B36</th>
<th>14.F28.B36</th>
<th>14.F29.B35</th>
<th>14.F28.B35</th>
<th>14.F29.B34</th>
<th>14.F28.B34</th>
<th>14.F29.B33</th>
<th>14.F28.B33</th>
<th>14.F29.B32</th>
<th>14.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP25">GTX1:DRP25</th>
<th>14.F29.B47</th>
<th>14.F28.B47</th>
<th>14.F29.B46</th>
<th>14.F28.B46</th>
<th>14.F29.B45</th>
<th>14.F28.B45</th>
<th>14.F29.B44</th>
<th>14.F28.B44</th>
<th>14.F29.B43</th>
<th>14.F28.B43</th>
<th>14.F29.B42</th>
<th>14.F28.B42</th>
<th>14.F29.B41</th>
<th>14.F28.B41</th>
<th>14.F29.B40</th>
<th>14.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP26">GTX1:DRP26</th>
<th>14.F29.B55</th>
<th>14.F28.B55</th>
<th>14.F29.B54</th>
<th>14.F28.B54</th>
<th>14.F29.B53</th>
<th>14.F28.B53</th>
<th>14.F29.B52</th>
<th>14.F28.B52</th>
<th>14.F29.B51</th>
<th>14.F28.B51</th>
<th>14.F29.B50</th>
<th>14.F28.B50</th>
<th>14.F29.B49</th>
<th>14.F28.B49</th>
<th>14.F29.B48</th>
<th>14.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP27">GTX1:DRP27</th>
<th>14.F29.B63</th>
<th>14.F28.B63</th>
<th>14.F29.B62</th>
<th>14.F28.B62</th>
<th>14.F29.B61</th>
<th>14.F28.B61</th>
<th>14.F29.B60</th>
<th>14.F28.B60</th>
<th>14.F29.B59</th>
<th>14.F28.B59</th>
<th>14.F29.B58</th>
<th>14.F28.B58</th>
<th>14.F29.B57</th>
<th>14.F28.B57</th>
<th>14.F29.B56</th>
<th>14.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP28">GTX1:DRP28</th>
<th>15.F29.B7</th>
<th>15.F28.B7</th>
<th>15.F29.B6</th>
<th>15.F28.B6</th>
<th>15.F29.B5</th>
<th>15.F28.B5</th>
<th>15.F29.B4</th>
<th>15.F28.B4</th>
<th>15.F29.B3</th>
<th>15.F28.B3</th>
<th>15.F29.B2</th>
<th>15.F28.B2</th>
<th>15.F29.B1</th>
<th>15.F28.B1</th>
<th>15.F29.B0</th>
<th>15.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP29">GTX1:DRP29</th>
<th>15.F29.B15</th>
<th>15.F28.B15</th>
<th>15.F29.B14</th>
<th>15.F28.B14</th>
<th>15.F29.B13</th>
<th>15.F28.B13</th>
<th>15.F29.B12</th>
<th>15.F28.B12</th>
<th>15.F29.B11</th>
<th>15.F28.B11</th>
<th>15.F29.B10</th>
<th>15.F28.B10</th>
<th>15.F29.B9</th>
<th>15.F28.B9</th>
<th>15.F29.B8</th>
<th>15.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP2A">GTX1:DRP2A</th>
<th>15.F29.B23</th>
<th>15.F28.B23</th>
<th>15.F29.B22</th>
<th>15.F28.B22</th>
<th>15.F29.B21</th>
<th>15.F28.B21</th>
<th>15.F29.B20</th>
<th>15.F28.B20</th>
<th>15.F29.B19</th>
<th>15.F28.B19</th>
<th>15.F29.B18</th>
<th>15.F28.B18</th>
<th>15.F29.B17</th>
<th>15.F28.B17</th>
<th>15.F29.B16</th>
<th>15.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP2B">GTX1:DRP2B</th>
<th>15.F29.B31</th>
<th>15.F28.B31</th>
<th>15.F29.B30</th>
<th>15.F28.B30</th>
<th>15.F29.B29</th>
<th>15.F28.B29</th>
<th>15.F29.B28</th>
<th>15.F28.B28</th>
<th>15.F29.B27</th>
<th>15.F28.B27</th>
<th>15.F29.B26</th>
<th>15.F28.B26</th>
<th>15.F29.B25</th>
<th>15.F28.B25</th>
<th>15.F29.B24</th>
<th>15.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP2C">GTX1:DRP2C</th>
<th>15.F29.B39</th>
<th>15.F28.B39</th>
<th>15.F29.B38</th>
<th>15.F28.B38</th>
<th>15.F29.B37</th>
<th>15.F28.B37</th>
<th>15.F29.B36</th>
<th>15.F28.B36</th>
<th>15.F29.B35</th>
<th>15.F28.B35</th>
<th>15.F29.B34</th>
<th>15.F28.B34</th>
<th>15.F29.B33</th>
<th>15.F28.B33</th>
<th>15.F29.B32</th>
<th>15.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP2D">GTX1:DRP2D</th>
<th>15.F29.B47</th>
<th>15.F28.B47</th>
<th>15.F29.B46</th>
<th>15.F28.B46</th>
<th>15.F29.B45</th>
<th>15.F28.B45</th>
<th>15.F29.B44</th>
<th>15.F28.B44</th>
<th>15.F29.B43</th>
<th>15.F28.B43</th>
<th>15.F29.B42</th>
<th>15.F28.B42</th>
<th>15.F29.B41</th>
<th>15.F28.B41</th>
<th>15.F29.B40</th>
<th>15.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP2E">GTX1:DRP2E</th>
<th>15.F29.B55</th>
<th>15.F28.B55</th>
<th>15.F29.B54</th>
<th>15.F28.B54</th>
<th>15.F29.B53</th>
<th>15.F28.B53</th>
<th>15.F29.B52</th>
<th>15.F28.B52</th>
<th>15.F29.B51</th>
<th>15.F28.B51</th>
<th>15.F29.B50</th>
<th>15.F28.B50</th>
<th>15.F29.B49</th>
<th>15.F28.B49</th>
<th>15.F29.B48</th>
<th>15.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP2F">GTX1:DRP2F</th>
<th>15.F29.B63</th>
<th>15.F28.B63</th>
<th>15.F29.B62</th>
<th>15.F28.B62</th>
<th>15.F29.B61</th>
<th>15.F28.B61</th>
<th>15.F29.B60</th>
<th>15.F28.B60</th>
<th>15.F29.B59</th>
<th>15.F28.B59</th>
<th>15.F29.B58</th>
<th>15.F28.B58</th>
<th>15.F29.B57</th>
<th>15.F28.B57</th>
<th>15.F29.B56</th>
<th>15.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP30">GTX1:DRP30</th>
<th>16.F29.B7</th>
<th>16.F28.B7</th>
<th>16.F29.B6</th>
<th>16.F28.B6</th>
<th>16.F29.B5</th>
<th>16.F28.B5</th>
<th>16.F29.B4</th>
<th>16.F28.B4</th>
<th>16.F29.B3</th>
<th>16.F28.B3</th>
<th>16.F29.B2</th>
<th>16.F28.B2</th>
<th>16.F29.B1</th>
<th>16.F28.B1</th>
<th>16.F29.B0</th>
<th>16.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP31">GTX1:DRP31</th>
<th>16.F29.B15</th>
<th>16.F28.B15</th>
<th>16.F29.B14</th>
<th>16.F28.B14</th>
<th>16.F29.B13</th>
<th>16.F28.B13</th>
<th>16.F29.B12</th>
<th>16.F28.B12</th>
<th>16.F29.B11</th>
<th>16.F28.B11</th>
<th>16.F29.B10</th>
<th>16.F28.B10</th>
<th>16.F29.B9</th>
<th>16.F28.B9</th>
<th>16.F29.B8</th>
<th>16.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP32">GTX1:DRP32</th>
<th>16.F29.B23</th>
<th>16.F28.B23</th>
<th>16.F29.B22</th>
<th>16.F28.B22</th>
<th>16.F29.B21</th>
<th>16.F28.B21</th>
<th>16.F29.B20</th>
<th>16.F28.B20</th>
<th>16.F29.B19</th>
<th>16.F28.B19</th>
<th>16.F29.B18</th>
<th>16.F28.B18</th>
<th>16.F29.B17</th>
<th>16.F28.B17</th>
<th>16.F29.B16</th>
<th>16.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP33">GTX1:DRP33</th>
<th>16.F29.B31</th>
<th>16.F28.B31</th>
<th>16.F29.B30</th>
<th>16.F28.B30</th>
<th>16.F29.B29</th>
<th>16.F28.B29</th>
<th>16.F29.B28</th>
<th>16.F28.B28</th>
<th>16.F29.B27</th>
<th>16.F28.B27</th>
<th>16.F29.B26</th>
<th>16.F28.B26</th>
<th>16.F29.B25</th>
<th>16.F28.B25</th>
<th>16.F29.B24</th>
<th>16.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP34">GTX1:DRP34</th>
<th>16.F29.B39</th>
<th>16.F28.B39</th>
<th>16.F29.B38</th>
<th>16.F28.B38</th>
<th>16.F29.B37</th>
<th>16.F28.B37</th>
<th>16.F29.B36</th>
<th>16.F28.B36</th>
<th>16.F29.B35</th>
<th>16.F28.B35</th>
<th>16.F29.B34</th>
<th>16.F28.B34</th>
<th>16.F29.B33</th>
<th>16.F28.B33</th>
<th>16.F29.B32</th>
<th>16.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP35">GTX1:DRP35</th>
<th>16.F29.B47</th>
<th>16.F28.B47</th>
<th>16.F29.B46</th>
<th>16.F28.B46</th>
<th>16.F29.B45</th>
<th>16.F28.B45</th>
<th>16.F29.B44</th>
<th>16.F28.B44</th>
<th>16.F29.B43</th>
<th>16.F28.B43</th>
<th>16.F29.B42</th>
<th>16.F28.B42</th>
<th>16.F29.B41</th>
<th>16.F28.B41</th>
<th>16.F29.B40</th>
<th>16.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP36">GTX1:DRP36</th>
<th>16.F29.B55</th>
<th>16.F28.B55</th>
<th>16.F29.B54</th>
<th>16.F28.B54</th>
<th>16.F29.B53</th>
<th>16.F28.B53</th>
<th>16.F29.B52</th>
<th>16.F28.B52</th>
<th>16.F29.B51</th>
<th>16.F28.B51</th>
<th>16.F29.B50</th>
<th>16.F28.B50</th>
<th>16.F29.B49</th>
<th>16.F28.B49</th>
<th>16.F29.B48</th>
<th>16.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP37">GTX1:DRP37</th>
<th>16.F29.B63</th>
<th>16.F28.B63</th>
<th>16.F29.B62</th>
<th>16.F28.B62</th>
<th>16.F29.B61</th>
<th>16.F28.B61</th>
<th>16.F29.B60</th>
<th>16.F28.B60</th>
<th>16.F29.B59</th>
<th>16.F28.B59</th>
<th>16.F29.B58</th>
<th>16.F28.B58</th>
<th>16.F29.B57</th>
<th>16.F28.B57</th>
<th>16.F29.B56</th>
<th>16.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP38">GTX1:DRP38</th>
<th>17.F29.B7</th>
<th>17.F28.B7</th>
<th>17.F29.B6</th>
<th>17.F28.B6</th>
<th>17.F29.B5</th>
<th>17.F28.B5</th>
<th>17.F29.B4</th>
<th>17.F28.B4</th>
<th>17.F29.B3</th>
<th>17.F28.B3</th>
<th>17.F29.B2</th>
<th>17.F28.B2</th>
<th>17.F29.B1</th>
<th>17.F28.B1</th>
<th>17.F29.B0</th>
<th>17.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP39">GTX1:DRP39</th>
<th>17.F29.B15</th>
<th>17.F28.B15</th>
<th>17.F29.B14</th>
<th>17.F28.B14</th>
<th>17.F29.B13</th>
<th>17.F28.B13</th>
<th>17.F29.B12</th>
<th>17.F28.B12</th>
<th>17.F29.B11</th>
<th>17.F28.B11</th>
<th>17.F29.B10</th>
<th>17.F28.B10</th>
<th>17.F29.B9</th>
<th>17.F28.B9</th>
<th>17.F29.B8</th>
<th>17.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP3A">GTX1:DRP3A</th>
<th>17.F29.B23</th>
<th>17.F28.B23</th>
<th>17.F29.B22</th>
<th>17.F28.B22</th>
<th>17.F29.B21</th>
<th>17.F28.B21</th>
<th>17.F29.B20</th>
<th>17.F28.B20</th>
<th>17.F29.B19</th>
<th>17.F28.B19</th>
<th>17.F29.B18</th>
<th>17.F28.B18</th>
<th>17.F29.B17</th>
<th>17.F28.B17</th>
<th>17.F29.B16</th>
<th>17.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP3B">GTX1:DRP3B</th>
<th>17.F29.B31</th>
<th>17.F28.B31</th>
<th>17.F29.B30</th>
<th>17.F28.B30</th>
<th>17.F29.B29</th>
<th>17.F28.B29</th>
<th>17.F29.B28</th>
<th>17.F28.B28</th>
<th>17.F29.B27</th>
<th>17.F28.B27</th>
<th>17.F29.B26</th>
<th>17.F28.B26</th>
<th>17.F29.B25</th>
<th>17.F28.B25</th>
<th>17.F29.B24</th>
<th>17.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP3C">GTX1:DRP3C</th>
<th>17.F29.B39</th>
<th>17.F28.B39</th>
<th>17.F29.B38</th>
<th>17.F28.B38</th>
<th>17.F29.B37</th>
<th>17.F28.B37</th>
<th>17.F29.B36</th>
<th>17.F28.B36</th>
<th>17.F29.B35</th>
<th>17.F28.B35</th>
<th>17.F29.B34</th>
<th>17.F28.B34</th>
<th>17.F29.B33</th>
<th>17.F28.B33</th>
<th>17.F29.B32</th>
<th>17.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP3D">GTX1:DRP3D</th>
<th>17.F29.B47</th>
<th>17.F28.B47</th>
<th>17.F29.B46</th>
<th>17.F28.B46</th>
<th>17.F29.B45</th>
<th>17.F28.B45</th>
<th>17.F29.B44</th>
<th>17.F28.B44</th>
<th>17.F29.B43</th>
<th>17.F28.B43</th>
<th>17.F29.B42</th>
<th>17.F28.B42</th>
<th>17.F29.B41</th>
<th>17.F28.B41</th>
<th>17.F29.B40</th>
<th>17.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP3E">GTX1:DRP3E</th>
<th>17.F29.B55</th>
<th>17.F28.B55</th>
<th>17.F29.B54</th>
<th>17.F28.B54</th>
<th>17.F29.B53</th>
<th>17.F28.B53</th>
<th>17.F29.B52</th>
<th>17.F28.B52</th>
<th>17.F29.B51</th>
<th>17.F28.B51</th>
<th>17.F29.B50</th>
<th>17.F28.B50</th>
<th>17.F29.B49</th>
<th>17.F28.B49</th>
<th>17.F29.B48</th>
<th>17.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP3F">GTX1:DRP3F</th>
<th>17.F29.B63</th>
<th>17.F28.B63</th>
<th>17.F29.B62</th>
<th>17.F28.B62</th>
<th>17.F29.B61</th>
<th>17.F28.B61</th>
<th>17.F29.B60</th>
<th>17.F28.B60</th>
<th>17.F29.B59</th>
<th>17.F28.B59</th>
<th>17.F29.B58</th>
<th>17.F28.B58</th>
<th>17.F29.B57</th>
<th>17.F28.B57</th>
<th>17.F29.B56</th>
<th>17.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP40">GTX1:DRP40</th>
<th>18.F29.B7</th>
<th>18.F28.B7</th>
<th>18.F29.B6</th>
<th>18.F28.B6</th>
<th>18.F29.B5</th>
<th>18.F28.B5</th>
<th>18.F29.B4</th>
<th>18.F28.B4</th>
<th>18.F29.B3</th>
<th>18.F28.B3</th>
<th>18.F29.B2</th>
<th>18.F28.B2</th>
<th>18.F29.B1</th>
<th>18.F28.B1</th>
<th>18.F29.B0</th>
<th>18.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP41">GTX1:DRP41</th>
<th>18.F29.B15</th>
<th>18.F28.B15</th>
<th>18.F29.B14</th>
<th>18.F28.B14</th>
<th>18.F29.B13</th>
<th>18.F28.B13</th>
<th>18.F29.B12</th>
<th>18.F28.B12</th>
<th>18.F29.B11</th>
<th>18.F28.B11</th>
<th>18.F29.B10</th>
<th>18.F28.B10</th>
<th>18.F29.B9</th>
<th>18.F28.B9</th>
<th>18.F29.B8</th>
<th>18.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP42">GTX1:DRP42</th>
<th>18.F29.B23</th>
<th>18.F28.B23</th>
<th>18.F29.B22</th>
<th>18.F28.B22</th>
<th>18.F29.B21</th>
<th>18.F28.B21</th>
<th>18.F29.B20</th>
<th>18.F28.B20</th>
<th>18.F29.B19</th>
<th>18.F28.B19</th>
<th>18.F29.B18</th>
<th>18.F28.B18</th>
<th>18.F29.B17</th>
<th>18.F28.B17</th>
<th>18.F29.B16</th>
<th>18.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP43">GTX1:DRP43</th>
<th>18.F29.B31</th>
<th>18.F28.B31</th>
<th>18.F29.B30</th>
<th>18.F28.B30</th>
<th>18.F29.B29</th>
<th>18.F28.B29</th>
<th>18.F29.B28</th>
<th>18.F28.B28</th>
<th>18.F29.B27</th>
<th>18.F28.B27</th>
<th>18.F29.B26</th>
<th>18.F28.B26</th>
<th>18.F29.B25</th>
<th>18.F28.B25</th>
<th>18.F29.B24</th>
<th>18.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP44">GTX1:DRP44</th>
<th>18.F29.B39</th>
<th>18.F28.B39</th>
<th>18.F29.B38</th>
<th>18.F28.B38</th>
<th>18.F29.B37</th>
<th>18.F28.B37</th>
<th>18.F29.B36</th>
<th>18.F28.B36</th>
<th>18.F29.B35</th>
<th>18.F28.B35</th>
<th>18.F29.B34</th>
<th>18.F28.B34</th>
<th>18.F29.B33</th>
<th>18.F28.B33</th>
<th>18.F29.B32</th>
<th>18.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP45">GTX1:DRP45</th>
<th>18.F29.B47</th>
<th>18.F28.B47</th>
<th>18.F29.B46</th>
<th>18.F28.B46</th>
<th>18.F29.B45</th>
<th>18.F28.B45</th>
<th>18.F29.B44</th>
<th>18.F28.B44</th>
<th>18.F29.B43</th>
<th>18.F28.B43</th>
<th>18.F29.B42</th>
<th>18.F28.B42</th>
<th>18.F29.B41</th>
<th>18.F28.B41</th>
<th>18.F29.B40</th>
<th>18.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP46">GTX1:DRP46</th>
<th>18.F29.B55</th>
<th>18.F28.B55</th>
<th>18.F29.B54</th>
<th>18.F28.B54</th>
<th>18.F29.B53</th>
<th>18.F28.B53</th>
<th>18.F29.B52</th>
<th>18.F28.B52</th>
<th>18.F29.B51</th>
<th>18.F28.B51</th>
<th>18.F29.B50</th>
<th>18.F28.B50</th>
<th>18.F29.B49</th>
<th>18.F28.B49</th>
<th>18.F29.B48</th>
<th>18.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP47">GTX1:DRP47</th>
<th>18.F29.B63</th>
<th>18.F28.B63</th>
<th>18.F29.B62</th>
<th>18.F28.B62</th>
<th>18.F29.B61</th>
<th>18.F28.B61</th>
<th>18.F29.B60</th>
<th>18.F28.B60</th>
<th>18.F29.B59</th>
<th>18.F28.B59</th>
<th>18.F29.B58</th>
<th>18.F28.B58</th>
<th>18.F29.B57</th>
<th>18.F28.B57</th>
<th>18.F29.B56</th>
<th>18.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP48">GTX1:DRP48</th>
<th>19.F29.B7</th>
<th>19.F28.B7</th>
<th>19.F29.B6</th>
<th>19.F28.B6</th>
<th>19.F29.B5</th>
<th>19.F28.B5</th>
<th>19.F29.B4</th>
<th>19.F28.B4</th>
<th>19.F29.B3</th>
<th>19.F28.B3</th>
<th>19.F29.B2</th>
<th>19.F28.B2</th>
<th>19.F29.B1</th>
<th>19.F28.B1</th>
<th>19.F29.B0</th>
<th>19.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP49">GTX1:DRP49</th>
<th>19.F29.B15</th>
<th>19.F28.B15</th>
<th>19.F29.B14</th>
<th>19.F28.B14</th>
<th>19.F29.B13</th>
<th>19.F28.B13</th>
<th>19.F29.B12</th>
<th>19.F28.B12</th>
<th>19.F29.B11</th>
<th>19.F28.B11</th>
<th>19.F29.B10</th>
<th>19.F28.B10</th>
<th>19.F29.B9</th>
<th>19.F28.B9</th>
<th>19.F29.B8</th>
<th>19.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP4A">GTX1:DRP4A</th>
<th>19.F29.B23</th>
<th>19.F28.B23</th>
<th>19.F29.B22</th>
<th>19.F28.B22</th>
<th>19.F29.B21</th>
<th>19.F28.B21</th>
<th>19.F29.B20</th>
<th>19.F28.B20</th>
<th>19.F29.B19</th>
<th>19.F28.B19</th>
<th>19.F29.B18</th>
<th>19.F28.B18</th>
<th>19.F29.B17</th>
<th>19.F28.B17</th>
<th>19.F29.B16</th>
<th>19.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP4B">GTX1:DRP4B</th>
<th>19.F29.B31</th>
<th>19.F28.B31</th>
<th>19.F29.B30</th>
<th>19.F28.B30</th>
<th>19.F29.B29</th>
<th>19.F28.B29</th>
<th>19.F29.B28</th>
<th>19.F28.B28</th>
<th>19.F29.B27</th>
<th>19.F28.B27</th>
<th>19.F29.B26</th>
<th>19.F28.B26</th>
<th>19.F29.B25</th>
<th>19.F28.B25</th>
<th>19.F29.B24</th>
<th>19.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP4C">GTX1:DRP4C</th>
<th>19.F29.B39</th>
<th>19.F28.B39</th>
<th>19.F29.B38</th>
<th>19.F28.B38</th>
<th>19.F29.B37</th>
<th>19.F28.B37</th>
<th>19.F29.B36</th>
<th>19.F28.B36</th>
<th>19.F29.B35</th>
<th>19.F28.B35</th>
<th>19.F29.B34</th>
<th>19.F28.B34</th>
<th>19.F29.B33</th>
<th>19.F28.B33</th>
<th>19.F29.B32</th>
<th>19.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP4D">GTX1:DRP4D</th>
<th>19.F29.B47</th>
<th>19.F28.B47</th>
<th>19.F29.B46</th>
<th>19.F28.B46</th>
<th>19.F29.B45</th>
<th>19.F28.B45</th>
<th>19.F29.B44</th>
<th>19.F28.B44</th>
<th>19.F29.B43</th>
<th>19.F28.B43</th>
<th>19.F29.B42</th>
<th>19.F28.B42</th>
<th>19.F29.B41</th>
<th>19.F28.B41</th>
<th>19.F29.B40</th>
<th>19.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP4E">GTX1:DRP4E</th>
<th>19.F29.B55</th>
<th>19.F28.B55</th>
<th>19.F29.B54</th>
<th>19.F28.B54</th>
<th>19.F29.B53</th>
<th>19.F28.B53</th>
<th>19.F29.B52</th>
<th>19.F28.B52</th>
<th>19.F29.B51</th>
<th>19.F28.B51</th>
<th>19.F29.B50</th>
<th>19.F28.B50</th>
<th>19.F29.B49</th>
<th>19.F28.B49</th>
<th>19.F29.B48</th>
<th>19.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:DRP4F">GTX1:DRP4F</th>
<th>19.F29.B63</th>
<th>19.F28.B63</th>
<th>19.F29.B62</th>
<th>19.F28.B62</th>
<th>19.F29.B61</th>
<th>19.F28.B61</th>
<th>19.F29.B60</th>
<th>19.F28.B60</th>
<th>19.F29.B59</th>
<th>19.F28.B59</th>
<th>19.F29.B58</th>
<th>19.F28.B58</th>
<th>19.F29.B57</th>
<th>19.F28.B57</th>
<th>19.F29.B56</th>
<th>19.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXUSRCLK_DLY">GTX1:RXUSRCLK_DLY</th>
<th>10.F29.B23</th>
<th>10.F28.B23</th>
<th>10.F29.B22</th>
<th>10.F28.B22</th>
<th>10.F29.B21</th>
<th>10.F28.B21</th>
<th>10.F29.B20</th>
<th>10.F28.B20</th>
<th>10.F29.B19</th>
<th>10.F28.B19</th>
<th>10.F29.B18</th>
<th>10.F28.B18</th>
<th>10.F29.B17</th>
<th>10.F28.B17</th>
<th>10.F29.B16</th>
<th>10.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP00">GTX2:DRP00</th>
<th>20.F29.B7</th>
<th>20.F28.B7</th>
<th>20.F29.B6</th>
<th>20.F28.B6</th>
<th>20.F29.B5</th>
<th>20.F28.B5</th>
<th>20.F29.B4</th>
<th>20.F28.B4</th>
<th>20.F29.B3</th>
<th>20.F28.B3</th>
<th>20.F29.B2</th>
<th>20.F28.B2</th>
<th>20.F29.B1</th>
<th>20.F28.B1</th>
<th>20.F29.B0</th>
<th>20.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP01">GTX2:DRP01</th>
<th>20.F29.B15</th>
<th>20.F28.B15</th>
<th>20.F29.B14</th>
<th>20.F28.B14</th>
<th>20.F29.B13</th>
<th>20.F28.B13</th>
<th>20.F29.B12</th>
<th>20.F28.B12</th>
<th>20.F29.B11</th>
<th>20.F28.B11</th>
<th>20.F29.B10</th>
<th>20.F28.B10</th>
<th>20.F29.B9</th>
<th>20.F28.B9</th>
<th>20.F29.B8</th>
<th>20.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP02">GTX2:DRP02</th>
<th>20.F29.B23</th>
<th>20.F28.B23</th>
<th>20.F29.B22</th>
<th>20.F28.B22</th>
<th>20.F29.B21</th>
<th>20.F28.B21</th>
<th>20.F29.B20</th>
<th>20.F28.B20</th>
<th>20.F29.B19</th>
<th>20.F28.B19</th>
<th>20.F29.B18</th>
<th>20.F28.B18</th>
<th>20.F29.B17</th>
<th>20.F28.B17</th>
<th>20.F29.B16</th>
<th>20.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP03">GTX2:DRP03</th>
<th>20.F29.B31</th>
<th>20.F28.B31</th>
<th>20.F29.B30</th>
<th>20.F28.B30</th>
<th>20.F29.B29</th>
<th>20.F28.B29</th>
<th>20.F29.B28</th>
<th>20.F28.B28</th>
<th>20.F29.B27</th>
<th>20.F28.B27</th>
<th>20.F29.B26</th>
<th>20.F28.B26</th>
<th>20.F29.B25</th>
<th>20.F28.B25</th>
<th>20.F29.B24</th>
<th>20.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP04">GTX2:DRP04</th>
<th>20.F29.B39</th>
<th>20.F28.B39</th>
<th>20.F29.B38</th>
<th>20.F28.B38</th>
<th>20.F29.B37</th>
<th>20.F28.B37</th>
<th>20.F29.B36</th>
<th>20.F28.B36</th>
<th>20.F29.B35</th>
<th>20.F28.B35</th>
<th>20.F29.B34</th>
<th>20.F28.B34</th>
<th>20.F29.B33</th>
<th>20.F28.B33</th>
<th>20.F29.B32</th>
<th>20.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP05">GTX2:DRP05</th>
<th>20.F29.B47</th>
<th>20.F28.B47</th>
<th>20.F29.B46</th>
<th>20.F28.B46</th>
<th>20.F29.B45</th>
<th>20.F28.B45</th>
<th>20.F29.B44</th>
<th>20.F28.B44</th>
<th>20.F29.B43</th>
<th>20.F28.B43</th>
<th>20.F29.B42</th>
<th>20.F28.B42</th>
<th>20.F29.B41</th>
<th>20.F28.B41</th>
<th>20.F29.B40</th>
<th>20.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP06">GTX2:DRP06</th>
<th>20.F29.B55</th>
<th>20.F28.B55</th>
<th>20.F29.B54</th>
<th>20.F28.B54</th>
<th>20.F29.B53</th>
<th>20.F28.B53</th>
<th>20.F29.B52</th>
<th>20.F28.B52</th>
<th>20.F29.B51</th>
<th>20.F28.B51</th>
<th>20.F29.B50</th>
<th>20.F28.B50</th>
<th>20.F29.B49</th>
<th>20.F28.B49</th>
<th>20.F29.B48</th>
<th>20.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP07">GTX2:DRP07</th>
<th>20.F29.B63</th>
<th>20.F28.B63</th>
<th>20.F29.B62</th>
<th>20.F28.B62</th>
<th>20.F29.B61</th>
<th>20.F28.B61</th>
<th>20.F29.B60</th>
<th>20.F28.B60</th>
<th>20.F29.B59</th>
<th>20.F28.B59</th>
<th>20.F29.B58</th>
<th>20.F28.B58</th>
<th>20.F29.B57</th>
<th>20.F28.B57</th>
<th>20.F29.B56</th>
<th>20.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP08">GTX2:DRP08</th>
<th>21.F29.B7</th>
<th>21.F28.B7</th>
<th>21.F29.B6</th>
<th>21.F28.B6</th>
<th>21.F29.B5</th>
<th>21.F28.B5</th>
<th>21.F29.B4</th>
<th>21.F28.B4</th>
<th>21.F29.B3</th>
<th>21.F28.B3</th>
<th>21.F29.B2</th>
<th>21.F28.B2</th>
<th>21.F29.B1</th>
<th>21.F28.B1</th>
<th>21.F29.B0</th>
<th>21.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP09">GTX2:DRP09</th>
<th>21.F29.B15</th>
<th>21.F28.B15</th>
<th>21.F29.B14</th>
<th>21.F28.B14</th>
<th>21.F29.B13</th>
<th>21.F28.B13</th>
<th>21.F29.B12</th>
<th>21.F28.B12</th>
<th>21.F29.B11</th>
<th>21.F28.B11</th>
<th>21.F29.B10</th>
<th>21.F28.B10</th>
<th>21.F29.B9</th>
<th>21.F28.B9</th>
<th>21.F29.B8</th>
<th>21.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP0A">GTX2:DRP0A</th>
<th>21.F29.B23</th>
<th>21.F28.B23</th>
<th>21.F29.B22</th>
<th>21.F28.B22</th>
<th>21.F29.B21</th>
<th>21.F28.B21</th>
<th>21.F29.B20</th>
<th>21.F28.B20</th>
<th>21.F29.B19</th>
<th>21.F28.B19</th>
<th>21.F29.B18</th>
<th>21.F28.B18</th>
<th>21.F29.B17</th>
<th>21.F28.B17</th>
<th>21.F29.B16</th>
<th>21.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP0B">GTX2:DRP0B</th>
<th>21.F29.B31</th>
<th>21.F28.B31</th>
<th>21.F29.B30</th>
<th>21.F28.B30</th>
<th>21.F29.B29</th>
<th>21.F28.B29</th>
<th>21.F29.B28</th>
<th>21.F28.B28</th>
<th>21.F29.B27</th>
<th>21.F28.B27</th>
<th>21.F29.B26</th>
<th>21.F28.B26</th>
<th>21.F29.B25</th>
<th>21.F28.B25</th>
<th>21.F29.B24</th>
<th>21.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP0C">GTX2:DRP0C</th>
<th>21.F29.B39</th>
<th>21.F28.B39</th>
<th>21.F29.B38</th>
<th>21.F28.B38</th>
<th>21.F29.B37</th>
<th>21.F28.B37</th>
<th>21.F29.B36</th>
<th>21.F28.B36</th>
<th>21.F29.B35</th>
<th>21.F28.B35</th>
<th>21.F29.B34</th>
<th>21.F28.B34</th>
<th>21.F29.B33</th>
<th>21.F28.B33</th>
<th>21.F29.B32</th>
<th>21.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP0D">GTX2:DRP0D</th>
<th>21.F29.B47</th>
<th>21.F28.B47</th>
<th>21.F29.B46</th>
<th>21.F28.B46</th>
<th>21.F29.B45</th>
<th>21.F28.B45</th>
<th>21.F29.B44</th>
<th>21.F28.B44</th>
<th>21.F29.B43</th>
<th>21.F28.B43</th>
<th>21.F29.B42</th>
<th>21.F28.B42</th>
<th>21.F29.B41</th>
<th>21.F28.B41</th>
<th>21.F29.B40</th>
<th>21.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP0E">GTX2:DRP0E</th>
<th>21.F29.B55</th>
<th>21.F28.B55</th>
<th>21.F29.B54</th>
<th>21.F28.B54</th>
<th>21.F29.B53</th>
<th>21.F28.B53</th>
<th>21.F29.B52</th>
<th>21.F28.B52</th>
<th>21.F29.B51</th>
<th>21.F28.B51</th>
<th>21.F29.B50</th>
<th>21.F28.B50</th>
<th>21.F29.B49</th>
<th>21.F28.B49</th>
<th>21.F29.B48</th>
<th>21.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP0F">GTX2:DRP0F</th>
<th>21.F29.B63</th>
<th>21.F28.B63</th>
<th>21.F29.B62</th>
<th>21.F28.B62</th>
<th>21.F29.B61</th>
<th>21.F28.B61</th>
<th>21.F29.B60</th>
<th>21.F28.B60</th>
<th>21.F29.B59</th>
<th>21.F28.B59</th>
<th>21.F29.B58</th>
<th>21.F28.B58</th>
<th>21.F29.B57</th>
<th>21.F28.B57</th>
<th>21.F29.B56</th>
<th>21.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP10">GTX2:DRP10</th>
<th>22.F29.B7</th>
<th>22.F28.B7</th>
<th>22.F29.B6</th>
<th>22.F28.B6</th>
<th>22.F29.B5</th>
<th>22.F28.B5</th>
<th>22.F29.B4</th>
<th>22.F28.B4</th>
<th>22.F29.B3</th>
<th>22.F28.B3</th>
<th>22.F29.B2</th>
<th>22.F28.B2</th>
<th>22.F29.B1</th>
<th>22.F28.B1</th>
<th>22.F29.B0</th>
<th>22.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP11">GTX2:DRP11</th>
<th>22.F29.B15</th>
<th>22.F28.B15</th>
<th>22.F29.B14</th>
<th>22.F28.B14</th>
<th>22.F29.B13</th>
<th>22.F28.B13</th>
<th>22.F29.B12</th>
<th>22.F28.B12</th>
<th>22.F29.B11</th>
<th>22.F28.B11</th>
<th>22.F29.B10</th>
<th>22.F28.B10</th>
<th>22.F29.B9</th>
<th>22.F28.B9</th>
<th>22.F29.B8</th>
<th>22.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP12">GTX2:DRP12</th>
<th>22.F29.B23</th>
<th>22.F28.B23</th>
<th>22.F29.B22</th>
<th>22.F28.B22</th>
<th>22.F29.B21</th>
<th>22.F28.B21</th>
<th>22.F29.B20</th>
<th>22.F28.B20</th>
<th>22.F29.B19</th>
<th>22.F28.B19</th>
<th>22.F29.B18</th>
<th>22.F28.B18</th>
<th>22.F29.B17</th>
<th>22.F28.B17</th>
<th>22.F29.B16</th>
<th>22.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP13">GTX2:DRP13</th>
<th>22.F29.B31</th>
<th>22.F28.B31</th>
<th>22.F29.B30</th>
<th>22.F28.B30</th>
<th>22.F29.B29</th>
<th>22.F28.B29</th>
<th>22.F29.B28</th>
<th>22.F28.B28</th>
<th>22.F29.B27</th>
<th>22.F28.B27</th>
<th>22.F29.B26</th>
<th>22.F28.B26</th>
<th>22.F29.B25</th>
<th>22.F28.B25</th>
<th>22.F29.B24</th>
<th>22.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP14">GTX2:DRP14</th>
<th>22.F29.B39</th>
<th>22.F28.B39</th>
<th>22.F29.B38</th>
<th>22.F28.B38</th>
<th>22.F29.B37</th>
<th>22.F28.B37</th>
<th>22.F29.B36</th>
<th>22.F28.B36</th>
<th>22.F29.B35</th>
<th>22.F28.B35</th>
<th>22.F29.B34</th>
<th>22.F28.B34</th>
<th>22.F29.B33</th>
<th>22.F28.B33</th>
<th>22.F29.B32</th>
<th>22.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP15">GTX2:DRP15</th>
<th>22.F29.B47</th>
<th>22.F28.B47</th>
<th>22.F29.B46</th>
<th>22.F28.B46</th>
<th>22.F29.B45</th>
<th>22.F28.B45</th>
<th>22.F29.B44</th>
<th>22.F28.B44</th>
<th>22.F29.B43</th>
<th>22.F28.B43</th>
<th>22.F29.B42</th>
<th>22.F28.B42</th>
<th>22.F29.B41</th>
<th>22.F28.B41</th>
<th>22.F29.B40</th>
<th>22.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP16">GTX2:DRP16</th>
<th>22.F29.B55</th>
<th>22.F28.B55</th>
<th>22.F29.B54</th>
<th>22.F28.B54</th>
<th>22.F29.B53</th>
<th>22.F28.B53</th>
<th>22.F29.B52</th>
<th>22.F28.B52</th>
<th>22.F29.B51</th>
<th>22.F28.B51</th>
<th>22.F29.B50</th>
<th>22.F28.B50</th>
<th>22.F29.B49</th>
<th>22.F28.B49</th>
<th>22.F29.B48</th>
<th>22.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP17">GTX2:DRP17</th>
<th>22.F29.B63</th>
<th>22.F28.B63</th>
<th>22.F29.B62</th>
<th>22.F28.B62</th>
<th>22.F29.B61</th>
<th>22.F28.B61</th>
<th>22.F29.B60</th>
<th>22.F28.B60</th>
<th>22.F29.B59</th>
<th>22.F28.B59</th>
<th>22.F29.B58</th>
<th>22.F28.B58</th>
<th>22.F29.B57</th>
<th>22.F28.B57</th>
<th>22.F29.B56</th>
<th>22.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP18">GTX2:DRP18</th>
<th>23.F29.B7</th>
<th>23.F28.B7</th>
<th>23.F29.B6</th>
<th>23.F28.B6</th>
<th>23.F29.B5</th>
<th>23.F28.B5</th>
<th>23.F29.B4</th>
<th>23.F28.B4</th>
<th>23.F29.B3</th>
<th>23.F28.B3</th>
<th>23.F29.B2</th>
<th>23.F28.B2</th>
<th>23.F29.B1</th>
<th>23.F28.B1</th>
<th>23.F29.B0</th>
<th>23.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP19">GTX2:DRP19</th>
<th>23.F29.B15</th>
<th>23.F28.B15</th>
<th>23.F29.B14</th>
<th>23.F28.B14</th>
<th>23.F29.B13</th>
<th>23.F28.B13</th>
<th>23.F29.B12</th>
<th>23.F28.B12</th>
<th>23.F29.B11</th>
<th>23.F28.B11</th>
<th>23.F29.B10</th>
<th>23.F28.B10</th>
<th>23.F29.B9</th>
<th>23.F28.B9</th>
<th>23.F29.B8</th>
<th>23.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP1A">GTX2:DRP1A</th>
<th>23.F29.B23</th>
<th>23.F28.B23</th>
<th>23.F29.B22</th>
<th>23.F28.B22</th>
<th>23.F29.B21</th>
<th>23.F28.B21</th>
<th>23.F29.B20</th>
<th>23.F28.B20</th>
<th>23.F29.B19</th>
<th>23.F28.B19</th>
<th>23.F29.B18</th>
<th>23.F28.B18</th>
<th>23.F29.B17</th>
<th>23.F28.B17</th>
<th>23.F29.B16</th>
<th>23.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP1B">GTX2:DRP1B</th>
<th>23.F29.B31</th>
<th>23.F28.B31</th>
<th>23.F29.B30</th>
<th>23.F28.B30</th>
<th>23.F29.B29</th>
<th>23.F28.B29</th>
<th>23.F29.B28</th>
<th>23.F28.B28</th>
<th>23.F29.B27</th>
<th>23.F28.B27</th>
<th>23.F29.B26</th>
<th>23.F28.B26</th>
<th>23.F29.B25</th>
<th>23.F28.B25</th>
<th>23.F29.B24</th>
<th>23.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP1C">GTX2:DRP1C</th>
<th>23.F29.B39</th>
<th>23.F28.B39</th>
<th>23.F29.B38</th>
<th>23.F28.B38</th>
<th>23.F29.B37</th>
<th>23.F28.B37</th>
<th>23.F29.B36</th>
<th>23.F28.B36</th>
<th>23.F29.B35</th>
<th>23.F28.B35</th>
<th>23.F29.B34</th>
<th>23.F28.B34</th>
<th>23.F29.B33</th>
<th>23.F28.B33</th>
<th>23.F29.B32</th>
<th>23.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP1D">GTX2:DRP1D</th>
<th>23.F29.B47</th>
<th>23.F28.B47</th>
<th>23.F29.B46</th>
<th>23.F28.B46</th>
<th>23.F29.B45</th>
<th>23.F28.B45</th>
<th>23.F29.B44</th>
<th>23.F28.B44</th>
<th>23.F29.B43</th>
<th>23.F28.B43</th>
<th>23.F29.B42</th>
<th>23.F28.B42</th>
<th>23.F29.B41</th>
<th>23.F28.B41</th>
<th>23.F29.B40</th>
<th>23.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP1E">GTX2:DRP1E</th>
<th>23.F29.B55</th>
<th>23.F28.B55</th>
<th>23.F29.B54</th>
<th>23.F28.B54</th>
<th>23.F29.B53</th>
<th>23.F28.B53</th>
<th>23.F29.B52</th>
<th>23.F28.B52</th>
<th>23.F29.B51</th>
<th>23.F28.B51</th>
<th>23.F29.B50</th>
<th>23.F28.B50</th>
<th>23.F29.B49</th>
<th>23.F28.B49</th>
<th>23.F29.B48</th>
<th>23.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP1F">GTX2:DRP1F</th>
<th>23.F29.B63</th>
<th>23.F28.B63</th>
<th>23.F29.B62</th>
<th>23.F28.B62</th>
<th>23.F29.B61</th>
<th>23.F28.B61</th>
<th>23.F29.B60</th>
<th>23.F28.B60</th>
<th>23.F29.B59</th>
<th>23.F28.B59</th>
<th>23.F29.B58</th>
<th>23.F28.B58</th>
<th>23.F29.B57</th>
<th>23.F28.B57</th>
<th>23.F29.B56</th>
<th>23.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP20">GTX2:DRP20</th>
<th>24.F29.B7</th>
<th>24.F28.B7</th>
<th>24.F29.B6</th>
<th>24.F28.B6</th>
<th>24.F29.B5</th>
<th>24.F28.B5</th>
<th>24.F29.B4</th>
<th>24.F28.B4</th>
<th>24.F29.B3</th>
<th>24.F28.B3</th>
<th>24.F29.B2</th>
<th>24.F28.B2</th>
<th>24.F29.B1</th>
<th>24.F28.B1</th>
<th>24.F29.B0</th>
<th>24.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP21">GTX2:DRP21</th>
<th>24.F29.B15</th>
<th>24.F28.B15</th>
<th>24.F29.B14</th>
<th>24.F28.B14</th>
<th>24.F29.B13</th>
<th>24.F28.B13</th>
<th>24.F29.B12</th>
<th>24.F28.B12</th>
<th>24.F29.B11</th>
<th>24.F28.B11</th>
<th>24.F29.B10</th>
<th>24.F28.B10</th>
<th>24.F29.B9</th>
<th>24.F28.B9</th>
<th>24.F29.B8</th>
<th>24.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP22">GTX2:DRP22</th>
<th>24.F29.B23</th>
<th>24.F28.B23</th>
<th>24.F29.B22</th>
<th>24.F28.B22</th>
<th>24.F29.B21</th>
<th>24.F28.B21</th>
<th>24.F29.B20</th>
<th>24.F28.B20</th>
<th>24.F29.B19</th>
<th>24.F28.B19</th>
<th>24.F29.B18</th>
<th>24.F28.B18</th>
<th>24.F29.B17</th>
<th>24.F28.B17</th>
<th>24.F29.B16</th>
<th>24.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP23">GTX2:DRP23</th>
<th>24.F29.B31</th>
<th>24.F28.B31</th>
<th>24.F29.B30</th>
<th>24.F28.B30</th>
<th>24.F29.B29</th>
<th>24.F28.B29</th>
<th>24.F29.B28</th>
<th>24.F28.B28</th>
<th>24.F29.B27</th>
<th>24.F28.B27</th>
<th>24.F29.B26</th>
<th>24.F28.B26</th>
<th>24.F29.B25</th>
<th>24.F28.B25</th>
<th>24.F29.B24</th>
<th>24.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP24">GTX2:DRP24</th>
<th>24.F29.B39</th>
<th>24.F28.B39</th>
<th>24.F29.B38</th>
<th>24.F28.B38</th>
<th>24.F29.B37</th>
<th>24.F28.B37</th>
<th>24.F29.B36</th>
<th>24.F28.B36</th>
<th>24.F29.B35</th>
<th>24.F28.B35</th>
<th>24.F29.B34</th>
<th>24.F28.B34</th>
<th>24.F29.B33</th>
<th>24.F28.B33</th>
<th>24.F29.B32</th>
<th>24.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP25">GTX2:DRP25</th>
<th>24.F29.B47</th>
<th>24.F28.B47</th>
<th>24.F29.B46</th>
<th>24.F28.B46</th>
<th>24.F29.B45</th>
<th>24.F28.B45</th>
<th>24.F29.B44</th>
<th>24.F28.B44</th>
<th>24.F29.B43</th>
<th>24.F28.B43</th>
<th>24.F29.B42</th>
<th>24.F28.B42</th>
<th>24.F29.B41</th>
<th>24.F28.B41</th>
<th>24.F29.B40</th>
<th>24.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP26">GTX2:DRP26</th>
<th>24.F29.B55</th>
<th>24.F28.B55</th>
<th>24.F29.B54</th>
<th>24.F28.B54</th>
<th>24.F29.B53</th>
<th>24.F28.B53</th>
<th>24.F29.B52</th>
<th>24.F28.B52</th>
<th>24.F29.B51</th>
<th>24.F28.B51</th>
<th>24.F29.B50</th>
<th>24.F28.B50</th>
<th>24.F29.B49</th>
<th>24.F28.B49</th>
<th>24.F29.B48</th>
<th>24.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP27">GTX2:DRP27</th>
<th>24.F29.B63</th>
<th>24.F28.B63</th>
<th>24.F29.B62</th>
<th>24.F28.B62</th>
<th>24.F29.B61</th>
<th>24.F28.B61</th>
<th>24.F29.B60</th>
<th>24.F28.B60</th>
<th>24.F29.B59</th>
<th>24.F28.B59</th>
<th>24.F29.B58</th>
<th>24.F28.B58</th>
<th>24.F29.B57</th>
<th>24.F28.B57</th>
<th>24.F29.B56</th>
<th>24.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP28">GTX2:DRP28</th>
<th>25.F29.B7</th>
<th>25.F28.B7</th>
<th>25.F29.B6</th>
<th>25.F28.B6</th>
<th>25.F29.B5</th>
<th>25.F28.B5</th>
<th>25.F29.B4</th>
<th>25.F28.B4</th>
<th>25.F29.B3</th>
<th>25.F28.B3</th>
<th>25.F29.B2</th>
<th>25.F28.B2</th>
<th>25.F29.B1</th>
<th>25.F28.B1</th>
<th>25.F29.B0</th>
<th>25.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP29">GTX2:DRP29</th>
<th>25.F29.B15</th>
<th>25.F28.B15</th>
<th>25.F29.B14</th>
<th>25.F28.B14</th>
<th>25.F29.B13</th>
<th>25.F28.B13</th>
<th>25.F29.B12</th>
<th>25.F28.B12</th>
<th>25.F29.B11</th>
<th>25.F28.B11</th>
<th>25.F29.B10</th>
<th>25.F28.B10</th>
<th>25.F29.B9</th>
<th>25.F28.B9</th>
<th>25.F29.B8</th>
<th>25.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP2A">GTX2:DRP2A</th>
<th>25.F29.B23</th>
<th>25.F28.B23</th>
<th>25.F29.B22</th>
<th>25.F28.B22</th>
<th>25.F29.B21</th>
<th>25.F28.B21</th>
<th>25.F29.B20</th>
<th>25.F28.B20</th>
<th>25.F29.B19</th>
<th>25.F28.B19</th>
<th>25.F29.B18</th>
<th>25.F28.B18</th>
<th>25.F29.B17</th>
<th>25.F28.B17</th>
<th>25.F29.B16</th>
<th>25.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP2B">GTX2:DRP2B</th>
<th>25.F29.B31</th>
<th>25.F28.B31</th>
<th>25.F29.B30</th>
<th>25.F28.B30</th>
<th>25.F29.B29</th>
<th>25.F28.B29</th>
<th>25.F29.B28</th>
<th>25.F28.B28</th>
<th>25.F29.B27</th>
<th>25.F28.B27</th>
<th>25.F29.B26</th>
<th>25.F28.B26</th>
<th>25.F29.B25</th>
<th>25.F28.B25</th>
<th>25.F29.B24</th>
<th>25.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP2C">GTX2:DRP2C</th>
<th>25.F29.B39</th>
<th>25.F28.B39</th>
<th>25.F29.B38</th>
<th>25.F28.B38</th>
<th>25.F29.B37</th>
<th>25.F28.B37</th>
<th>25.F29.B36</th>
<th>25.F28.B36</th>
<th>25.F29.B35</th>
<th>25.F28.B35</th>
<th>25.F29.B34</th>
<th>25.F28.B34</th>
<th>25.F29.B33</th>
<th>25.F28.B33</th>
<th>25.F29.B32</th>
<th>25.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP2D">GTX2:DRP2D</th>
<th>25.F29.B47</th>
<th>25.F28.B47</th>
<th>25.F29.B46</th>
<th>25.F28.B46</th>
<th>25.F29.B45</th>
<th>25.F28.B45</th>
<th>25.F29.B44</th>
<th>25.F28.B44</th>
<th>25.F29.B43</th>
<th>25.F28.B43</th>
<th>25.F29.B42</th>
<th>25.F28.B42</th>
<th>25.F29.B41</th>
<th>25.F28.B41</th>
<th>25.F29.B40</th>
<th>25.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP2E">GTX2:DRP2E</th>
<th>25.F29.B55</th>
<th>25.F28.B55</th>
<th>25.F29.B54</th>
<th>25.F28.B54</th>
<th>25.F29.B53</th>
<th>25.F28.B53</th>
<th>25.F29.B52</th>
<th>25.F28.B52</th>
<th>25.F29.B51</th>
<th>25.F28.B51</th>
<th>25.F29.B50</th>
<th>25.F28.B50</th>
<th>25.F29.B49</th>
<th>25.F28.B49</th>
<th>25.F29.B48</th>
<th>25.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP2F">GTX2:DRP2F</th>
<th>25.F29.B63</th>
<th>25.F28.B63</th>
<th>25.F29.B62</th>
<th>25.F28.B62</th>
<th>25.F29.B61</th>
<th>25.F28.B61</th>
<th>25.F29.B60</th>
<th>25.F28.B60</th>
<th>25.F29.B59</th>
<th>25.F28.B59</th>
<th>25.F29.B58</th>
<th>25.F28.B58</th>
<th>25.F29.B57</th>
<th>25.F28.B57</th>
<th>25.F29.B56</th>
<th>25.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP30">GTX2:DRP30</th>
<th>26.F29.B7</th>
<th>26.F28.B7</th>
<th>26.F29.B6</th>
<th>26.F28.B6</th>
<th>26.F29.B5</th>
<th>26.F28.B5</th>
<th>26.F29.B4</th>
<th>26.F28.B4</th>
<th>26.F29.B3</th>
<th>26.F28.B3</th>
<th>26.F29.B2</th>
<th>26.F28.B2</th>
<th>26.F29.B1</th>
<th>26.F28.B1</th>
<th>26.F29.B0</th>
<th>26.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP31">GTX2:DRP31</th>
<th>26.F29.B15</th>
<th>26.F28.B15</th>
<th>26.F29.B14</th>
<th>26.F28.B14</th>
<th>26.F29.B13</th>
<th>26.F28.B13</th>
<th>26.F29.B12</th>
<th>26.F28.B12</th>
<th>26.F29.B11</th>
<th>26.F28.B11</th>
<th>26.F29.B10</th>
<th>26.F28.B10</th>
<th>26.F29.B9</th>
<th>26.F28.B9</th>
<th>26.F29.B8</th>
<th>26.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP32">GTX2:DRP32</th>
<th>26.F29.B23</th>
<th>26.F28.B23</th>
<th>26.F29.B22</th>
<th>26.F28.B22</th>
<th>26.F29.B21</th>
<th>26.F28.B21</th>
<th>26.F29.B20</th>
<th>26.F28.B20</th>
<th>26.F29.B19</th>
<th>26.F28.B19</th>
<th>26.F29.B18</th>
<th>26.F28.B18</th>
<th>26.F29.B17</th>
<th>26.F28.B17</th>
<th>26.F29.B16</th>
<th>26.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP33">GTX2:DRP33</th>
<th>26.F29.B31</th>
<th>26.F28.B31</th>
<th>26.F29.B30</th>
<th>26.F28.B30</th>
<th>26.F29.B29</th>
<th>26.F28.B29</th>
<th>26.F29.B28</th>
<th>26.F28.B28</th>
<th>26.F29.B27</th>
<th>26.F28.B27</th>
<th>26.F29.B26</th>
<th>26.F28.B26</th>
<th>26.F29.B25</th>
<th>26.F28.B25</th>
<th>26.F29.B24</th>
<th>26.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP34">GTX2:DRP34</th>
<th>26.F29.B39</th>
<th>26.F28.B39</th>
<th>26.F29.B38</th>
<th>26.F28.B38</th>
<th>26.F29.B37</th>
<th>26.F28.B37</th>
<th>26.F29.B36</th>
<th>26.F28.B36</th>
<th>26.F29.B35</th>
<th>26.F28.B35</th>
<th>26.F29.B34</th>
<th>26.F28.B34</th>
<th>26.F29.B33</th>
<th>26.F28.B33</th>
<th>26.F29.B32</th>
<th>26.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP35">GTX2:DRP35</th>
<th>26.F29.B47</th>
<th>26.F28.B47</th>
<th>26.F29.B46</th>
<th>26.F28.B46</th>
<th>26.F29.B45</th>
<th>26.F28.B45</th>
<th>26.F29.B44</th>
<th>26.F28.B44</th>
<th>26.F29.B43</th>
<th>26.F28.B43</th>
<th>26.F29.B42</th>
<th>26.F28.B42</th>
<th>26.F29.B41</th>
<th>26.F28.B41</th>
<th>26.F29.B40</th>
<th>26.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP36">GTX2:DRP36</th>
<th>26.F29.B55</th>
<th>26.F28.B55</th>
<th>26.F29.B54</th>
<th>26.F28.B54</th>
<th>26.F29.B53</th>
<th>26.F28.B53</th>
<th>26.F29.B52</th>
<th>26.F28.B52</th>
<th>26.F29.B51</th>
<th>26.F28.B51</th>
<th>26.F29.B50</th>
<th>26.F28.B50</th>
<th>26.F29.B49</th>
<th>26.F28.B49</th>
<th>26.F29.B48</th>
<th>26.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP37">GTX2:DRP37</th>
<th>26.F29.B63</th>
<th>26.F28.B63</th>
<th>26.F29.B62</th>
<th>26.F28.B62</th>
<th>26.F29.B61</th>
<th>26.F28.B61</th>
<th>26.F29.B60</th>
<th>26.F28.B60</th>
<th>26.F29.B59</th>
<th>26.F28.B59</th>
<th>26.F29.B58</th>
<th>26.F28.B58</th>
<th>26.F29.B57</th>
<th>26.F28.B57</th>
<th>26.F29.B56</th>
<th>26.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP38">GTX2:DRP38</th>
<th>27.F29.B7</th>
<th>27.F28.B7</th>
<th>27.F29.B6</th>
<th>27.F28.B6</th>
<th>27.F29.B5</th>
<th>27.F28.B5</th>
<th>27.F29.B4</th>
<th>27.F28.B4</th>
<th>27.F29.B3</th>
<th>27.F28.B3</th>
<th>27.F29.B2</th>
<th>27.F28.B2</th>
<th>27.F29.B1</th>
<th>27.F28.B1</th>
<th>27.F29.B0</th>
<th>27.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP39">GTX2:DRP39</th>
<th>27.F29.B15</th>
<th>27.F28.B15</th>
<th>27.F29.B14</th>
<th>27.F28.B14</th>
<th>27.F29.B13</th>
<th>27.F28.B13</th>
<th>27.F29.B12</th>
<th>27.F28.B12</th>
<th>27.F29.B11</th>
<th>27.F28.B11</th>
<th>27.F29.B10</th>
<th>27.F28.B10</th>
<th>27.F29.B9</th>
<th>27.F28.B9</th>
<th>27.F29.B8</th>
<th>27.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP3A">GTX2:DRP3A</th>
<th>27.F29.B23</th>
<th>27.F28.B23</th>
<th>27.F29.B22</th>
<th>27.F28.B22</th>
<th>27.F29.B21</th>
<th>27.F28.B21</th>
<th>27.F29.B20</th>
<th>27.F28.B20</th>
<th>27.F29.B19</th>
<th>27.F28.B19</th>
<th>27.F29.B18</th>
<th>27.F28.B18</th>
<th>27.F29.B17</th>
<th>27.F28.B17</th>
<th>27.F29.B16</th>
<th>27.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP3B">GTX2:DRP3B</th>
<th>27.F29.B31</th>
<th>27.F28.B31</th>
<th>27.F29.B30</th>
<th>27.F28.B30</th>
<th>27.F29.B29</th>
<th>27.F28.B29</th>
<th>27.F29.B28</th>
<th>27.F28.B28</th>
<th>27.F29.B27</th>
<th>27.F28.B27</th>
<th>27.F29.B26</th>
<th>27.F28.B26</th>
<th>27.F29.B25</th>
<th>27.F28.B25</th>
<th>27.F29.B24</th>
<th>27.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP3C">GTX2:DRP3C</th>
<th>27.F29.B39</th>
<th>27.F28.B39</th>
<th>27.F29.B38</th>
<th>27.F28.B38</th>
<th>27.F29.B37</th>
<th>27.F28.B37</th>
<th>27.F29.B36</th>
<th>27.F28.B36</th>
<th>27.F29.B35</th>
<th>27.F28.B35</th>
<th>27.F29.B34</th>
<th>27.F28.B34</th>
<th>27.F29.B33</th>
<th>27.F28.B33</th>
<th>27.F29.B32</th>
<th>27.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP3D">GTX2:DRP3D</th>
<th>27.F29.B47</th>
<th>27.F28.B47</th>
<th>27.F29.B46</th>
<th>27.F28.B46</th>
<th>27.F29.B45</th>
<th>27.F28.B45</th>
<th>27.F29.B44</th>
<th>27.F28.B44</th>
<th>27.F29.B43</th>
<th>27.F28.B43</th>
<th>27.F29.B42</th>
<th>27.F28.B42</th>
<th>27.F29.B41</th>
<th>27.F28.B41</th>
<th>27.F29.B40</th>
<th>27.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP3E">GTX2:DRP3E</th>
<th>27.F29.B55</th>
<th>27.F28.B55</th>
<th>27.F29.B54</th>
<th>27.F28.B54</th>
<th>27.F29.B53</th>
<th>27.F28.B53</th>
<th>27.F29.B52</th>
<th>27.F28.B52</th>
<th>27.F29.B51</th>
<th>27.F28.B51</th>
<th>27.F29.B50</th>
<th>27.F28.B50</th>
<th>27.F29.B49</th>
<th>27.F28.B49</th>
<th>27.F29.B48</th>
<th>27.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP3F">GTX2:DRP3F</th>
<th>27.F29.B63</th>
<th>27.F28.B63</th>
<th>27.F29.B62</th>
<th>27.F28.B62</th>
<th>27.F29.B61</th>
<th>27.F28.B61</th>
<th>27.F29.B60</th>
<th>27.F28.B60</th>
<th>27.F29.B59</th>
<th>27.F28.B59</th>
<th>27.F29.B58</th>
<th>27.F28.B58</th>
<th>27.F29.B57</th>
<th>27.F28.B57</th>
<th>27.F29.B56</th>
<th>27.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP40">GTX2:DRP40</th>
<th>28.F29.B7</th>
<th>28.F28.B7</th>
<th>28.F29.B6</th>
<th>28.F28.B6</th>
<th>28.F29.B5</th>
<th>28.F28.B5</th>
<th>28.F29.B4</th>
<th>28.F28.B4</th>
<th>28.F29.B3</th>
<th>28.F28.B3</th>
<th>28.F29.B2</th>
<th>28.F28.B2</th>
<th>28.F29.B1</th>
<th>28.F28.B1</th>
<th>28.F29.B0</th>
<th>28.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP41">GTX2:DRP41</th>
<th>28.F29.B15</th>
<th>28.F28.B15</th>
<th>28.F29.B14</th>
<th>28.F28.B14</th>
<th>28.F29.B13</th>
<th>28.F28.B13</th>
<th>28.F29.B12</th>
<th>28.F28.B12</th>
<th>28.F29.B11</th>
<th>28.F28.B11</th>
<th>28.F29.B10</th>
<th>28.F28.B10</th>
<th>28.F29.B9</th>
<th>28.F28.B9</th>
<th>28.F29.B8</th>
<th>28.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP42">GTX2:DRP42</th>
<th>28.F29.B23</th>
<th>28.F28.B23</th>
<th>28.F29.B22</th>
<th>28.F28.B22</th>
<th>28.F29.B21</th>
<th>28.F28.B21</th>
<th>28.F29.B20</th>
<th>28.F28.B20</th>
<th>28.F29.B19</th>
<th>28.F28.B19</th>
<th>28.F29.B18</th>
<th>28.F28.B18</th>
<th>28.F29.B17</th>
<th>28.F28.B17</th>
<th>28.F29.B16</th>
<th>28.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP43">GTX2:DRP43</th>
<th>28.F29.B31</th>
<th>28.F28.B31</th>
<th>28.F29.B30</th>
<th>28.F28.B30</th>
<th>28.F29.B29</th>
<th>28.F28.B29</th>
<th>28.F29.B28</th>
<th>28.F28.B28</th>
<th>28.F29.B27</th>
<th>28.F28.B27</th>
<th>28.F29.B26</th>
<th>28.F28.B26</th>
<th>28.F29.B25</th>
<th>28.F28.B25</th>
<th>28.F29.B24</th>
<th>28.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP44">GTX2:DRP44</th>
<th>28.F29.B39</th>
<th>28.F28.B39</th>
<th>28.F29.B38</th>
<th>28.F28.B38</th>
<th>28.F29.B37</th>
<th>28.F28.B37</th>
<th>28.F29.B36</th>
<th>28.F28.B36</th>
<th>28.F29.B35</th>
<th>28.F28.B35</th>
<th>28.F29.B34</th>
<th>28.F28.B34</th>
<th>28.F29.B33</th>
<th>28.F28.B33</th>
<th>28.F29.B32</th>
<th>28.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP45">GTX2:DRP45</th>
<th>28.F29.B47</th>
<th>28.F28.B47</th>
<th>28.F29.B46</th>
<th>28.F28.B46</th>
<th>28.F29.B45</th>
<th>28.F28.B45</th>
<th>28.F29.B44</th>
<th>28.F28.B44</th>
<th>28.F29.B43</th>
<th>28.F28.B43</th>
<th>28.F29.B42</th>
<th>28.F28.B42</th>
<th>28.F29.B41</th>
<th>28.F28.B41</th>
<th>28.F29.B40</th>
<th>28.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP46">GTX2:DRP46</th>
<th>28.F29.B55</th>
<th>28.F28.B55</th>
<th>28.F29.B54</th>
<th>28.F28.B54</th>
<th>28.F29.B53</th>
<th>28.F28.B53</th>
<th>28.F29.B52</th>
<th>28.F28.B52</th>
<th>28.F29.B51</th>
<th>28.F28.B51</th>
<th>28.F29.B50</th>
<th>28.F28.B50</th>
<th>28.F29.B49</th>
<th>28.F28.B49</th>
<th>28.F29.B48</th>
<th>28.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP47">GTX2:DRP47</th>
<th>28.F29.B63</th>
<th>28.F28.B63</th>
<th>28.F29.B62</th>
<th>28.F28.B62</th>
<th>28.F29.B61</th>
<th>28.F28.B61</th>
<th>28.F29.B60</th>
<th>28.F28.B60</th>
<th>28.F29.B59</th>
<th>28.F28.B59</th>
<th>28.F29.B58</th>
<th>28.F28.B58</th>
<th>28.F29.B57</th>
<th>28.F28.B57</th>
<th>28.F29.B56</th>
<th>28.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP48">GTX2:DRP48</th>
<th>29.F29.B7</th>
<th>29.F28.B7</th>
<th>29.F29.B6</th>
<th>29.F28.B6</th>
<th>29.F29.B5</th>
<th>29.F28.B5</th>
<th>29.F29.B4</th>
<th>29.F28.B4</th>
<th>29.F29.B3</th>
<th>29.F28.B3</th>
<th>29.F29.B2</th>
<th>29.F28.B2</th>
<th>29.F29.B1</th>
<th>29.F28.B1</th>
<th>29.F29.B0</th>
<th>29.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP49">GTX2:DRP49</th>
<th>29.F29.B15</th>
<th>29.F28.B15</th>
<th>29.F29.B14</th>
<th>29.F28.B14</th>
<th>29.F29.B13</th>
<th>29.F28.B13</th>
<th>29.F29.B12</th>
<th>29.F28.B12</th>
<th>29.F29.B11</th>
<th>29.F28.B11</th>
<th>29.F29.B10</th>
<th>29.F28.B10</th>
<th>29.F29.B9</th>
<th>29.F28.B9</th>
<th>29.F29.B8</th>
<th>29.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP4A">GTX2:DRP4A</th>
<th>29.F29.B23</th>
<th>29.F28.B23</th>
<th>29.F29.B22</th>
<th>29.F28.B22</th>
<th>29.F29.B21</th>
<th>29.F28.B21</th>
<th>29.F29.B20</th>
<th>29.F28.B20</th>
<th>29.F29.B19</th>
<th>29.F28.B19</th>
<th>29.F29.B18</th>
<th>29.F28.B18</th>
<th>29.F29.B17</th>
<th>29.F28.B17</th>
<th>29.F29.B16</th>
<th>29.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP4B">GTX2:DRP4B</th>
<th>29.F29.B31</th>
<th>29.F28.B31</th>
<th>29.F29.B30</th>
<th>29.F28.B30</th>
<th>29.F29.B29</th>
<th>29.F28.B29</th>
<th>29.F29.B28</th>
<th>29.F28.B28</th>
<th>29.F29.B27</th>
<th>29.F28.B27</th>
<th>29.F29.B26</th>
<th>29.F28.B26</th>
<th>29.F29.B25</th>
<th>29.F28.B25</th>
<th>29.F29.B24</th>
<th>29.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP4C">GTX2:DRP4C</th>
<th>29.F29.B39</th>
<th>29.F28.B39</th>
<th>29.F29.B38</th>
<th>29.F28.B38</th>
<th>29.F29.B37</th>
<th>29.F28.B37</th>
<th>29.F29.B36</th>
<th>29.F28.B36</th>
<th>29.F29.B35</th>
<th>29.F28.B35</th>
<th>29.F29.B34</th>
<th>29.F28.B34</th>
<th>29.F29.B33</th>
<th>29.F28.B33</th>
<th>29.F29.B32</th>
<th>29.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP4D">GTX2:DRP4D</th>
<th>29.F29.B47</th>
<th>29.F28.B47</th>
<th>29.F29.B46</th>
<th>29.F28.B46</th>
<th>29.F29.B45</th>
<th>29.F28.B45</th>
<th>29.F29.B44</th>
<th>29.F28.B44</th>
<th>29.F29.B43</th>
<th>29.F28.B43</th>
<th>29.F29.B42</th>
<th>29.F28.B42</th>
<th>29.F29.B41</th>
<th>29.F28.B41</th>
<th>29.F29.B40</th>
<th>29.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP4E">GTX2:DRP4E</th>
<th>29.F29.B55</th>
<th>29.F28.B55</th>
<th>29.F29.B54</th>
<th>29.F28.B54</th>
<th>29.F29.B53</th>
<th>29.F28.B53</th>
<th>29.F29.B52</th>
<th>29.F28.B52</th>
<th>29.F29.B51</th>
<th>29.F28.B51</th>
<th>29.F29.B50</th>
<th>29.F28.B50</th>
<th>29.F29.B49</th>
<th>29.F28.B49</th>
<th>29.F29.B48</th>
<th>29.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:DRP4F">GTX2:DRP4F</th>
<th>29.F29.B63</th>
<th>29.F28.B63</th>
<th>29.F29.B62</th>
<th>29.F28.B62</th>
<th>29.F29.B61</th>
<th>29.F28.B61</th>
<th>29.F29.B60</th>
<th>29.F28.B60</th>
<th>29.F29.B59</th>
<th>29.F28.B59</th>
<th>29.F29.B58</th>
<th>29.F28.B58</th>
<th>29.F29.B57</th>
<th>29.F28.B57</th>
<th>29.F29.B56</th>
<th>29.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXUSRCLK_DLY">GTX2:RXUSRCLK_DLY</th>
<th>20.F29.B23</th>
<th>20.F28.B23</th>
<th>20.F29.B22</th>
<th>20.F28.B22</th>
<th>20.F29.B21</th>
<th>20.F28.B21</th>
<th>20.F29.B20</th>
<th>20.F28.B20</th>
<th>20.F29.B19</th>
<th>20.F28.B19</th>
<th>20.F29.B18</th>
<th>20.F28.B18</th>
<th>20.F29.B17</th>
<th>20.F28.B17</th>
<th>20.F29.B16</th>
<th>20.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP00">GTX3:DRP00</th>
<th>30.F29.B7</th>
<th>30.F28.B7</th>
<th>30.F29.B6</th>
<th>30.F28.B6</th>
<th>30.F29.B5</th>
<th>30.F28.B5</th>
<th>30.F29.B4</th>
<th>30.F28.B4</th>
<th>30.F29.B3</th>
<th>30.F28.B3</th>
<th>30.F29.B2</th>
<th>30.F28.B2</th>
<th>30.F29.B1</th>
<th>30.F28.B1</th>
<th>30.F29.B0</th>
<th>30.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP01">GTX3:DRP01</th>
<th>30.F29.B15</th>
<th>30.F28.B15</th>
<th>30.F29.B14</th>
<th>30.F28.B14</th>
<th>30.F29.B13</th>
<th>30.F28.B13</th>
<th>30.F29.B12</th>
<th>30.F28.B12</th>
<th>30.F29.B11</th>
<th>30.F28.B11</th>
<th>30.F29.B10</th>
<th>30.F28.B10</th>
<th>30.F29.B9</th>
<th>30.F28.B9</th>
<th>30.F29.B8</th>
<th>30.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP02">GTX3:DRP02</th>
<th>30.F29.B23</th>
<th>30.F28.B23</th>
<th>30.F29.B22</th>
<th>30.F28.B22</th>
<th>30.F29.B21</th>
<th>30.F28.B21</th>
<th>30.F29.B20</th>
<th>30.F28.B20</th>
<th>30.F29.B19</th>
<th>30.F28.B19</th>
<th>30.F29.B18</th>
<th>30.F28.B18</th>
<th>30.F29.B17</th>
<th>30.F28.B17</th>
<th>30.F29.B16</th>
<th>30.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP03">GTX3:DRP03</th>
<th>30.F29.B31</th>
<th>30.F28.B31</th>
<th>30.F29.B30</th>
<th>30.F28.B30</th>
<th>30.F29.B29</th>
<th>30.F28.B29</th>
<th>30.F29.B28</th>
<th>30.F28.B28</th>
<th>30.F29.B27</th>
<th>30.F28.B27</th>
<th>30.F29.B26</th>
<th>30.F28.B26</th>
<th>30.F29.B25</th>
<th>30.F28.B25</th>
<th>30.F29.B24</th>
<th>30.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP04">GTX3:DRP04</th>
<th>30.F29.B39</th>
<th>30.F28.B39</th>
<th>30.F29.B38</th>
<th>30.F28.B38</th>
<th>30.F29.B37</th>
<th>30.F28.B37</th>
<th>30.F29.B36</th>
<th>30.F28.B36</th>
<th>30.F29.B35</th>
<th>30.F28.B35</th>
<th>30.F29.B34</th>
<th>30.F28.B34</th>
<th>30.F29.B33</th>
<th>30.F28.B33</th>
<th>30.F29.B32</th>
<th>30.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP05">GTX3:DRP05</th>
<th>30.F29.B47</th>
<th>30.F28.B47</th>
<th>30.F29.B46</th>
<th>30.F28.B46</th>
<th>30.F29.B45</th>
<th>30.F28.B45</th>
<th>30.F29.B44</th>
<th>30.F28.B44</th>
<th>30.F29.B43</th>
<th>30.F28.B43</th>
<th>30.F29.B42</th>
<th>30.F28.B42</th>
<th>30.F29.B41</th>
<th>30.F28.B41</th>
<th>30.F29.B40</th>
<th>30.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP06">GTX3:DRP06</th>
<th>30.F29.B55</th>
<th>30.F28.B55</th>
<th>30.F29.B54</th>
<th>30.F28.B54</th>
<th>30.F29.B53</th>
<th>30.F28.B53</th>
<th>30.F29.B52</th>
<th>30.F28.B52</th>
<th>30.F29.B51</th>
<th>30.F28.B51</th>
<th>30.F29.B50</th>
<th>30.F28.B50</th>
<th>30.F29.B49</th>
<th>30.F28.B49</th>
<th>30.F29.B48</th>
<th>30.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP07">GTX3:DRP07</th>
<th>30.F29.B63</th>
<th>30.F28.B63</th>
<th>30.F29.B62</th>
<th>30.F28.B62</th>
<th>30.F29.B61</th>
<th>30.F28.B61</th>
<th>30.F29.B60</th>
<th>30.F28.B60</th>
<th>30.F29.B59</th>
<th>30.F28.B59</th>
<th>30.F29.B58</th>
<th>30.F28.B58</th>
<th>30.F29.B57</th>
<th>30.F28.B57</th>
<th>30.F29.B56</th>
<th>30.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP08">GTX3:DRP08</th>
<th>31.F29.B7</th>
<th>31.F28.B7</th>
<th>31.F29.B6</th>
<th>31.F28.B6</th>
<th>31.F29.B5</th>
<th>31.F28.B5</th>
<th>31.F29.B4</th>
<th>31.F28.B4</th>
<th>31.F29.B3</th>
<th>31.F28.B3</th>
<th>31.F29.B2</th>
<th>31.F28.B2</th>
<th>31.F29.B1</th>
<th>31.F28.B1</th>
<th>31.F29.B0</th>
<th>31.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP09">GTX3:DRP09</th>
<th>31.F29.B15</th>
<th>31.F28.B15</th>
<th>31.F29.B14</th>
<th>31.F28.B14</th>
<th>31.F29.B13</th>
<th>31.F28.B13</th>
<th>31.F29.B12</th>
<th>31.F28.B12</th>
<th>31.F29.B11</th>
<th>31.F28.B11</th>
<th>31.F29.B10</th>
<th>31.F28.B10</th>
<th>31.F29.B9</th>
<th>31.F28.B9</th>
<th>31.F29.B8</th>
<th>31.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP0A">GTX3:DRP0A</th>
<th>31.F29.B23</th>
<th>31.F28.B23</th>
<th>31.F29.B22</th>
<th>31.F28.B22</th>
<th>31.F29.B21</th>
<th>31.F28.B21</th>
<th>31.F29.B20</th>
<th>31.F28.B20</th>
<th>31.F29.B19</th>
<th>31.F28.B19</th>
<th>31.F29.B18</th>
<th>31.F28.B18</th>
<th>31.F29.B17</th>
<th>31.F28.B17</th>
<th>31.F29.B16</th>
<th>31.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP0B">GTX3:DRP0B</th>
<th>31.F29.B31</th>
<th>31.F28.B31</th>
<th>31.F29.B30</th>
<th>31.F28.B30</th>
<th>31.F29.B29</th>
<th>31.F28.B29</th>
<th>31.F29.B28</th>
<th>31.F28.B28</th>
<th>31.F29.B27</th>
<th>31.F28.B27</th>
<th>31.F29.B26</th>
<th>31.F28.B26</th>
<th>31.F29.B25</th>
<th>31.F28.B25</th>
<th>31.F29.B24</th>
<th>31.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP0C">GTX3:DRP0C</th>
<th>31.F29.B39</th>
<th>31.F28.B39</th>
<th>31.F29.B38</th>
<th>31.F28.B38</th>
<th>31.F29.B37</th>
<th>31.F28.B37</th>
<th>31.F29.B36</th>
<th>31.F28.B36</th>
<th>31.F29.B35</th>
<th>31.F28.B35</th>
<th>31.F29.B34</th>
<th>31.F28.B34</th>
<th>31.F29.B33</th>
<th>31.F28.B33</th>
<th>31.F29.B32</th>
<th>31.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP0D">GTX3:DRP0D</th>
<th>31.F29.B47</th>
<th>31.F28.B47</th>
<th>31.F29.B46</th>
<th>31.F28.B46</th>
<th>31.F29.B45</th>
<th>31.F28.B45</th>
<th>31.F29.B44</th>
<th>31.F28.B44</th>
<th>31.F29.B43</th>
<th>31.F28.B43</th>
<th>31.F29.B42</th>
<th>31.F28.B42</th>
<th>31.F29.B41</th>
<th>31.F28.B41</th>
<th>31.F29.B40</th>
<th>31.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP0E">GTX3:DRP0E</th>
<th>31.F29.B55</th>
<th>31.F28.B55</th>
<th>31.F29.B54</th>
<th>31.F28.B54</th>
<th>31.F29.B53</th>
<th>31.F28.B53</th>
<th>31.F29.B52</th>
<th>31.F28.B52</th>
<th>31.F29.B51</th>
<th>31.F28.B51</th>
<th>31.F29.B50</th>
<th>31.F28.B50</th>
<th>31.F29.B49</th>
<th>31.F28.B49</th>
<th>31.F29.B48</th>
<th>31.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP0F">GTX3:DRP0F</th>
<th>31.F29.B63</th>
<th>31.F28.B63</th>
<th>31.F29.B62</th>
<th>31.F28.B62</th>
<th>31.F29.B61</th>
<th>31.F28.B61</th>
<th>31.F29.B60</th>
<th>31.F28.B60</th>
<th>31.F29.B59</th>
<th>31.F28.B59</th>
<th>31.F29.B58</th>
<th>31.F28.B58</th>
<th>31.F29.B57</th>
<th>31.F28.B57</th>
<th>31.F29.B56</th>
<th>31.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP10">GTX3:DRP10</th>
<th>32.F29.B7</th>
<th>32.F28.B7</th>
<th>32.F29.B6</th>
<th>32.F28.B6</th>
<th>32.F29.B5</th>
<th>32.F28.B5</th>
<th>32.F29.B4</th>
<th>32.F28.B4</th>
<th>32.F29.B3</th>
<th>32.F28.B3</th>
<th>32.F29.B2</th>
<th>32.F28.B2</th>
<th>32.F29.B1</th>
<th>32.F28.B1</th>
<th>32.F29.B0</th>
<th>32.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP11">GTX3:DRP11</th>
<th>32.F29.B15</th>
<th>32.F28.B15</th>
<th>32.F29.B14</th>
<th>32.F28.B14</th>
<th>32.F29.B13</th>
<th>32.F28.B13</th>
<th>32.F29.B12</th>
<th>32.F28.B12</th>
<th>32.F29.B11</th>
<th>32.F28.B11</th>
<th>32.F29.B10</th>
<th>32.F28.B10</th>
<th>32.F29.B9</th>
<th>32.F28.B9</th>
<th>32.F29.B8</th>
<th>32.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP12">GTX3:DRP12</th>
<th>32.F29.B23</th>
<th>32.F28.B23</th>
<th>32.F29.B22</th>
<th>32.F28.B22</th>
<th>32.F29.B21</th>
<th>32.F28.B21</th>
<th>32.F29.B20</th>
<th>32.F28.B20</th>
<th>32.F29.B19</th>
<th>32.F28.B19</th>
<th>32.F29.B18</th>
<th>32.F28.B18</th>
<th>32.F29.B17</th>
<th>32.F28.B17</th>
<th>32.F29.B16</th>
<th>32.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP13">GTX3:DRP13</th>
<th>32.F29.B31</th>
<th>32.F28.B31</th>
<th>32.F29.B30</th>
<th>32.F28.B30</th>
<th>32.F29.B29</th>
<th>32.F28.B29</th>
<th>32.F29.B28</th>
<th>32.F28.B28</th>
<th>32.F29.B27</th>
<th>32.F28.B27</th>
<th>32.F29.B26</th>
<th>32.F28.B26</th>
<th>32.F29.B25</th>
<th>32.F28.B25</th>
<th>32.F29.B24</th>
<th>32.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP14">GTX3:DRP14</th>
<th>32.F29.B39</th>
<th>32.F28.B39</th>
<th>32.F29.B38</th>
<th>32.F28.B38</th>
<th>32.F29.B37</th>
<th>32.F28.B37</th>
<th>32.F29.B36</th>
<th>32.F28.B36</th>
<th>32.F29.B35</th>
<th>32.F28.B35</th>
<th>32.F29.B34</th>
<th>32.F28.B34</th>
<th>32.F29.B33</th>
<th>32.F28.B33</th>
<th>32.F29.B32</th>
<th>32.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP15">GTX3:DRP15</th>
<th>32.F29.B47</th>
<th>32.F28.B47</th>
<th>32.F29.B46</th>
<th>32.F28.B46</th>
<th>32.F29.B45</th>
<th>32.F28.B45</th>
<th>32.F29.B44</th>
<th>32.F28.B44</th>
<th>32.F29.B43</th>
<th>32.F28.B43</th>
<th>32.F29.B42</th>
<th>32.F28.B42</th>
<th>32.F29.B41</th>
<th>32.F28.B41</th>
<th>32.F29.B40</th>
<th>32.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP16">GTX3:DRP16</th>
<th>32.F29.B55</th>
<th>32.F28.B55</th>
<th>32.F29.B54</th>
<th>32.F28.B54</th>
<th>32.F29.B53</th>
<th>32.F28.B53</th>
<th>32.F29.B52</th>
<th>32.F28.B52</th>
<th>32.F29.B51</th>
<th>32.F28.B51</th>
<th>32.F29.B50</th>
<th>32.F28.B50</th>
<th>32.F29.B49</th>
<th>32.F28.B49</th>
<th>32.F29.B48</th>
<th>32.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP17">GTX3:DRP17</th>
<th>32.F29.B63</th>
<th>32.F28.B63</th>
<th>32.F29.B62</th>
<th>32.F28.B62</th>
<th>32.F29.B61</th>
<th>32.F28.B61</th>
<th>32.F29.B60</th>
<th>32.F28.B60</th>
<th>32.F29.B59</th>
<th>32.F28.B59</th>
<th>32.F29.B58</th>
<th>32.F28.B58</th>
<th>32.F29.B57</th>
<th>32.F28.B57</th>
<th>32.F29.B56</th>
<th>32.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP18">GTX3:DRP18</th>
<th>33.F29.B7</th>
<th>33.F28.B7</th>
<th>33.F29.B6</th>
<th>33.F28.B6</th>
<th>33.F29.B5</th>
<th>33.F28.B5</th>
<th>33.F29.B4</th>
<th>33.F28.B4</th>
<th>33.F29.B3</th>
<th>33.F28.B3</th>
<th>33.F29.B2</th>
<th>33.F28.B2</th>
<th>33.F29.B1</th>
<th>33.F28.B1</th>
<th>33.F29.B0</th>
<th>33.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP19">GTX3:DRP19</th>
<th>33.F29.B15</th>
<th>33.F28.B15</th>
<th>33.F29.B14</th>
<th>33.F28.B14</th>
<th>33.F29.B13</th>
<th>33.F28.B13</th>
<th>33.F29.B12</th>
<th>33.F28.B12</th>
<th>33.F29.B11</th>
<th>33.F28.B11</th>
<th>33.F29.B10</th>
<th>33.F28.B10</th>
<th>33.F29.B9</th>
<th>33.F28.B9</th>
<th>33.F29.B8</th>
<th>33.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP1A">GTX3:DRP1A</th>
<th>33.F29.B23</th>
<th>33.F28.B23</th>
<th>33.F29.B22</th>
<th>33.F28.B22</th>
<th>33.F29.B21</th>
<th>33.F28.B21</th>
<th>33.F29.B20</th>
<th>33.F28.B20</th>
<th>33.F29.B19</th>
<th>33.F28.B19</th>
<th>33.F29.B18</th>
<th>33.F28.B18</th>
<th>33.F29.B17</th>
<th>33.F28.B17</th>
<th>33.F29.B16</th>
<th>33.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP1B">GTX3:DRP1B</th>
<th>33.F29.B31</th>
<th>33.F28.B31</th>
<th>33.F29.B30</th>
<th>33.F28.B30</th>
<th>33.F29.B29</th>
<th>33.F28.B29</th>
<th>33.F29.B28</th>
<th>33.F28.B28</th>
<th>33.F29.B27</th>
<th>33.F28.B27</th>
<th>33.F29.B26</th>
<th>33.F28.B26</th>
<th>33.F29.B25</th>
<th>33.F28.B25</th>
<th>33.F29.B24</th>
<th>33.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP1C">GTX3:DRP1C</th>
<th>33.F29.B39</th>
<th>33.F28.B39</th>
<th>33.F29.B38</th>
<th>33.F28.B38</th>
<th>33.F29.B37</th>
<th>33.F28.B37</th>
<th>33.F29.B36</th>
<th>33.F28.B36</th>
<th>33.F29.B35</th>
<th>33.F28.B35</th>
<th>33.F29.B34</th>
<th>33.F28.B34</th>
<th>33.F29.B33</th>
<th>33.F28.B33</th>
<th>33.F29.B32</th>
<th>33.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP1D">GTX3:DRP1D</th>
<th>33.F29.B47</th>
<th>33.F28.B47</th>
<th>33.F29.B46</th>
<th>33.F28.B46</th>
<th>33.F29.B45</th>
<th>33.F28.B45</th>
<th>33.F29.B44</th>
<th>33.F28.B44</th>
<th>33.F29.B43</th>
<th>33.F28.B43</th>
<th>33.F29.B42</th>
<th>33.F28.B42</th>
<th>33.F29.B41</th>
<th>33.F28.B41</th>
<th>33.F29.B40</th>
<th>33.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP1E">GTX3:DRP1E</th>
<th>33.F29.B55</th>
<th>33.F28.B55</th>
<th>33.F29.B54</th>
<th>33.F28.B54</th>
<th>33.F29.B53</th>
<th>33.F28.B53</th>
<th>33.F29.B52</th>
<th>33.F28.B52</th>
<th>33.F29.B51</th>
<th>33.F28.B51</th>
<th>33.F29.B50</th>
<th>33.F28.B50</th>
<th>33.F29.B49</th>
<th>33.F28.B49</th>
<th>33.F29.B48</th>
<th>33.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP1F">GTX3:DRP1F</th>
<th>33.F29.B63</th>
<th>33.F28.B63</th>
<th>33.F29.B62</th>
<th>33.F28.B62</th>
<th>33.F29.B61</th>
<th>33.F28.B61</th>
<th>33.F29.B60</th>
<th>33.F28.B60</th>
<th>33.F29.B59</th>
<th>33.F28.B59</th>
<th>33.F29.B58</th>
<th>33.F28.B58</th>
<th>33.F29.B57</th>
<th>33.F28.B57</th>
<th>33.F29.B56</th>
<th>33.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP20">GTX3:DRP20</th>
<th>34.F29.B7</th>
<th>34.F28.B7</th>
<th>34.F29.B6</th>
<th>34.F28.B6</th>
<th>34.F29.B5</th>
<th>34.F28.B5</th>
<th>34.F29.B4</th>
<th>34.F28.B4</th>
<th>34.F29.B3</th>
<th>34.F28.B3</th>
<th>34.F29.B2</th>
<th>34.F28.B2</th>
<th>34.F29.B1</th>
<th>34.F28.B1</th>
<th>34.F29.B0</th>
<th>34.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP21">GTX3:DRP21</th>
<th>34.F29.B15</th>
<th>34.F28.B15</th>
<th>34.F29.B14</th>
<th>34.F28.B14</th>
<th>34.F29.B13</th>
<th>34.F28.B13</th>
<th>34.F29.B12</th>
<th>34.F28.B12</th>
<th>34.F29.B11</th>
<th>34.F28.B11</th>
<th>34.F29.B10</th>
<th>34.F28.B10</th>
<th>34.F29.B9</th>
<th>34.F28.B9</th>
<th>34.F29.B8</th>
<th>34.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP22">GTX3:DRP22</th>
<th>34.F29.B23</th>
<th>34.F28.B23</th>
<th>34.F29.B22</th>
<th>34.F28.B22</th>
<th>34.F29.B21</th>
<th>34.F28.B21</th>
<th>34.F29.B20</th>
<th>34.F28.B20</th>
<th>34.F29.B19</th>
<th>34.F28.B19</th>
<th>34.F29.B18</th>
<th>34.F28.B18</th>
<th>34.F29.B17</th>
<th>34.F28.B17</th>
<th>34.F29.B16</th>
<th>34.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP23">GTX3:DRP23</th>
<th>34.F29.B31</th>
<th>34.F28.B31</th>
<th>34.F29.B30</th>
<th>34.F28.B30</th>
<th>34.F29.B29</th>
<th>34.F28.B29</th>
<th>34.F29.B28</th>
<th>34.F28.B28</th>
<th>34.F29.B27</th>
<th>34.F28.B27</th>
<th>34.F29.B26</th>
<th>34.F28.B26</th>
<th>34.F29.B25</th>
<th>34.F28.B25</th>
<th>34.F29.B24</th>
<th>34.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP24">GTX3:DRP24</th>
<th>34.F29.B39</th>
<th>34.F28.B39</th>
<th>34.F29.B38</th>
<th>34.F28.B38</th>
<th>34.F29.B37</th>
<th>34.F28.B37</th>
<th>34.F29.B36</th>
<th>34.F28.B36</th>
<th>34.F29.B35</th>
<th>34.F28.B35</th>
<th>34.F29.B34</th>
<th>34.F28.B34</th>
<th>34.F29.B33</th>
<th>34.F28.B33</th>
<th>34.F29.B32</th>
<th>34.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP25">GTX3:DRP25</th>
<th>34.F29.B47</th>
<th>34.F28.B47</th>
<th>34.F29.B46</th>
<th>34.F28.B46</th>
<th>34.F29.B45</th>
<th>34.F28.B45</th>
<th>34.F29.B44</th>
<th>34.F28.B44</th>
<th>34.F29.B43</th>
<th>34.F28.B43</th>
<th>34.F29.B42</th>
<th>34.F28.B42</th>
<th>34.F29.B41</th>
<th>34.F28.B41</th>
<th>34.F29.B40</th>
<th>34.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP26">GTX3:DRP26</th>
<th>34.F29.B55</th>
<th>34.F28.B55</th>
<th>34.F29.B54</th>
<th>34.F28.B54</th>
<th>34.F29.B53</th>
<th>34.F28.B53</th>
<th>34.F29.B52</th>
<th>34.F28.B52</th>
<th>34.F29.B51</th>
<th>34.F28.B51</th>
<th>34.F29.B50</th>
<th>34.F28.B50</th>
<th>34.F29.B49</th>
<th>34.F28.B49</th>
<th>34.F29.B48</th>
<th>34.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP27">GTX3:DRP27</th>
<th>34.F29.B63</th>
<th>34.F28.B63</th>
<th>34.F29.B62</th>
<th>34.F28.B62</th>
<th>34.F29.B61</th>
<th>34.F28.B61</th>
<th>34.F29.B60</th>
<th>34.F28.B60</th>
<th>34.F29.B59</th>
<th>34.F28.B59</th>
<th>34.F29.B58</th>
<th>34.F28.B58</th>
<th>34.F29.B57</th>
<th>34.F28.B57</th>
<th>34.F29.B56</th>
<th>34.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP28">GTX3:DRP28</th>
<th>35.F29.B7</th>
<th>35.F28.B7</th>
<th>35.F29.B6</th>
<th>35.F28.B6</th>
<th>35.F29.B5</th>
<th>35.F28.B5</th>
<th>35.F29.B4</th>
<th>35.F28.B4</th>
<th>35.F29.B3</th>
<th>35.F28.B3</th>
<th>35.F29.B2</th>
<th>35.F28.B2</th>
<th>35.F29.B1</th>
<th>35.F28.B1</th>
<th>35.F29.B0</th>
<th>35.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP29">GTX3:DRP29</th>
<th>35.F29.B15</th>
<th>35.F28.B15</th>
<th>35.F29.B14</th>
<th>35.F28.B14</th>
<th>35.F29.B13</th>
<th>35.F28.B13</th>
<th>35.F29.B12</th>
<th>35.F28.B12</th>
<th>35.F29.B11</th>
<th>35.F28.B11</th>
<th>35.F29.B10</th>
<th>35.F28.B10</th>
<th>35.F29.B9</th>
<th>35.F28.B9</th>
<th>35.F29.B8</th>
<th>35.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP2A">GTX3:DRP2A</th>
<th>35.F29.B23</th>
<th>35.F28.B23</th>
<th>35.F29.B22</th>
<th>35.F28.B22</th>
<th>35.F29.B21</th>
<th>35.F28.B21</th>
<th>35.F29.B20</th>
<th>35.F28.B20</th>
<th>35.F29.B19</th>
<th>35.F28.B19</th>
<th>35.F29.B18</th>
<th>35.F28.B18</th>
<th>35.F29.B17</th>
<th>35.F28.B17</th>
<th>35.F29.B16</th>
<th>35.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP2B">GTX3:DRP2B</th>
<th>35.F29.B31</th>
<th>35.F28.B31</th>
<th>35.F29.B30</th>
<th>35.F28.B30</th>
<th>35.F29.B29</th>
<th>35.F28.B29</th>
<th>35.F29.B28</th>
<th>35.F28.B28</th>
<th>35.F29.B27</th>
<th>35.F28.B27</th>
<th>35.F29.B26</th>
<th>35.F28.B26</th>
<th>35.F29.B25</th>
<th>35.F28.B25</th>
<th>35.F29.B24</th>
<th>35.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP2C">GTX3:DRP2C</th>
<th>35.F29.B39</th>
<th>35.F28.B39</th>
<th>35.F29.B38</th>
<th>35.F28.B38</th>
<th>35.F29.B37</th>
<th>35.F28.B37</th>
<th>35.F29.B36</th>
<th>35.F28.B36</th>
<th>35.F29.B35</th>
<th>35.F28.B35</th>
<th>35.F29.B34</th>
<th>35.F28.B34</th>
<th>35.F29.B33</th>
<th>35.F28.B33</th>
<th>35.F29.B32</th>
<th>35.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP2D">GTX3:DRP2D</th>
<th>35.F29.B47</th>
<th>35.F28.B47</th>
<th>35.F29.B46</th>
<th>35.F28.B46</th>
<th>35.F29.B45</th>
<th>35.F28.B45</th>
<th>35.F29.B44</th>
<th>35.F28.B44</th>
<th>35.F29.B43</th>
<th>35.F28.B43</th>
<th>35.F29.B42</th>
<th>35.F28.B42</th>
<th>35.F29.B41</th>
<th>35.F28.B41</th>
<th>35.F29.B40</th>
<th>35.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP2E">GTX3:DRP2E</th>
<th>35.F29.B55</th>
<th>35.F28.B55</th>
<th>35.F29.B54</th>
<th>35.F28.B54</th>
<th>35.F29.B53</th>
<th>35.F28.B53</th>
<th>35.F29.B52</th>
<th>35.F28.B52</th>
<th>35.F29.B51</th>
<th>35.F28.B51</th>
<th>35.F29.B50</th>
<th>35.F28.B50</th>
<th>35.F29.B49</th>
<th>35.F28.B49</th>
<th>35.F29.B48</th>
<th>35.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP2F">GTX3:DRP2F</th>
<th>35.F29.B63</th>
<th>35.F28.B63</th>
<th>35.F29.B62</th>
<th>35.F28.B62</th>
<th>35.F29.B61</th>
<th>35.F28.B61</th>
<th>35.F29.B60</th>
<th>35.F28.B60</th>
<th>35.F29.B59</th>
<th>35.F28.B59</th>
<th>35.F29.B58</th>
<th>35.F28.B58</th>
<th>35.F29.B57</th>
<th>35.F28.B57</th>
<th>35.F29.B56</th>
<th>35.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP30">GTX3:DRP30</th>
<th>36.F29.B7</th>
<th>36.F28.B7</th>
<th>36.F29.B6</th>
<th>36.F28.B6</th>
<th>36.F29.B5</th>
<th>36.F28.B5</th>
<th>36.F29.B4</th>
<th>36.F28.B4</th>
<th>36.F29.B3</th>
<th>36.F28.B3</th>
<th>36.F29.B2</th>
<th>36.F28.B2</th>
<th>36.F29.B1</th>
<th>36.F28.B1</th>
<th>36.F29.B0</th>
<th>36.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP31">GTX3:DRP31</th>
<th>36.F29.B15</th>
<th>36.F28.B15</th>
<th>36.F29.B14</th>
<th>36.F28.B14</th>
<th>36.F29.B13</th>
<th>36.F28.B13</th>
<th>36.F29.B12</th>
<th>36.F28.B12</th>
<th>36.F29.B11</th>
<th>36.F28.B11</th>
<th>36.F29.B10</th>
<th>36.F28.B10</th>
<th>36.F29.B9</th>
<th>36.F28.B9</th>
<th>36.F29.B8</th>
<th>36.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP32">GTX3:DRP32</th>
<th>36.F29.B23</th>
<th>36.F28.B23</th>
<th>36.F29.B22</th>
<th>36.F28.B22</th>
<th>36.F29.B21</th>
<th>36.F28.B21</th>
<th>36.F29.B20</th>
<th>36.F28.B20</th>
<th>36.F29.B19</th>
<th>36.F28.B19</th>
<th>36.F29.B18</th>
<th>36.F28.B18</th>
<th>36.F29.B17</th>
<th>36.F28.B17</th>
<th>36.F29.B16</th>
<th>36.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP33">GTX3:DRP33</th>
<th>36.F29.B31</th>
<th>36.F28.B31</th>
<th>36.F29.B30</th>
<th>36.F28.B30</th>
<th>36.F29.B29</th>
<th>36.F28.B29</th>
<th>36.F29.B28</th>
<th>36.F28.B28</th>
<th>36.F29.B27</th>
<th>36.F28.B27</th>
<th>36.F29.B26</th>
<th>36.F28.B26</th>
<th>36.F29.B25</th>
<th>36.F28.B25</th>
<th>36.F29.B24</th>
<th>36.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP34">GTX3:DRP34</th>
<th>36.F29.B39</th>
<th>36.F28.B39</th>
<th>36.F29.B38</th>
<th>36.F28.B38</th>
<th>36.F29.B37</th>
<th>36.F28.B37</th>
<th>36.F29.B36</th>
<th>36.F28.B36</th>
<th>36.F29.B35</th>
<th>36.F28.B35</th>
<th>36.F29.B34</th>
<th>36.F28.B34</th>
<th>36.F29.B33</th>
<th>36.F28.B33</th>
<th>36.F29.B32</th>
<th>36.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP35">GTX3:DRP35</th>
<th>36.F29.B47</th>
<th>36.F28.B47</th>
<th>36.F29.B46</th>
<th>36.F28.B46</th>
<th>36.F29.B45</th>
<th>36.F28.B45</th>
<th>36.F29.B44</th>
<th>36.F28.B44</th>
<th>36.F29.B43</th>
<th>36.F28.B43</th>
<th>36.F29.B42</th>
<th>36.F28.B42</th>
<th>36.F29.B41</th>
<th>36.F28.B41</th>
<th>36.F29.B40</th>
<th>36.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP36">GTX3:DRP36</th>
<th>36.F29.B55</th>
<th>36.F28.B55</th>
<th>36.F29.B54</th>
<th>36.F28.B54</th>
<th>36.F29.B53</th>
<th>36.F28.B53</th>
<th>36.F29.B52</th>
<th>36.F28.B52</th>
<th>36.F29.B51</th>
<th>36.F28.B51</th>
<th>36.F29.B50</th>
<th>36.F28.B50</th>
<th>36.F29.B49</th>
<th>36.F28.B49</th>
<th>36.F29.B48</th>
<th>36.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP37">GTX3:DRP37</th>
<th>36.F29.B63</th>
<th>36.F28.B63</th>
<th>36.F29.B62</th>
<th>36.F28.B62</th>
<th>36.F29.B61</th>
<th>36.F28.B61</th>
<th>36.F29.B60</th>
<th>36.F28.B60</th>
<th>36.F29.B59</th>
<th>36.F28.B59</th>
<th>36.F29.B58</th>
<th>36.F28.B58</th>
<th>36.F29.B57</th>
<th>36.F28.B57</th>
<th>36.F29.B56</th>
<th>36.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP38">GTX3:DRP38</th>
<th>37.F29.B7</th>
<th>37.F28.B7</th>
<th>37.F29.B6</th>
<th>37.F28.B6</th>
<th>37.F29.B5</th>
<th>37.F28.B5</th>
<th>37.F29.B4</th>
<th>37.F28.B4</th>
<th>37.F29.B3</th>
<th>37.F28.B3</th>
<th>37.F29.B2</th>
<th>37.F28.B2</th>
<th>37.F29.B1</th>
<th>37.F28.B1</th>
<th>37.F29.B0</th>
<th>37.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP39">GTX3:DRP39</th>
<th>37.F29.B15</th>
<th>37.F28.B15</th>
<th>37.F29.B14</th>
<th>37.F28.B14</th>
<th>37.F29.B13</th>
<th>37.F28.B13</th>
<th>37.F29.B12</th>
<th>37.F28.B12</th>
<th>37.F29.B11</th>
<th>37.F28.B11</th>
<th>37.F29.B10</th>
<th>37.F28.B10</th>
<th>37.F29.B9</th>
<th>37.F28.B9</th>
<th>37.F29.B8</th>
<th>37.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP3A">GTX3:DRP3A</th>
<th>37.F29.B23</th>
<th>37.F28.B23</th>
<th>37.F29.B22</th>
<th>37.F28.B22</th>
<th>37.F29.B21</th>
<th>37.F28.B21</th>
<th>37.F29.B20</th>
<th>37.F28.B20</th>
<th>37.F29.B19</th>
<th>37.F28.B19</th>
<th>37.F29.B18</th>
<th>37.F28.B18</th>
<th>37.F29.B17</th>
<th>37.F28.B17</th>
<th>37.F29.B16</th>
<th>37.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP3B">GTX3:DRP3B</th>
<th>37.F29.B31</th>
<th>37.F28.B31</th>
<th>37.F29.B30</th>
<th>37.F28.B30</th>
<th>37.F29.B29</th>
<th>37.F28.B29</th>
<th>37.F29.B28</th>
<th>37.F28.B28</th>
<th>37.F29.B27</th>
<th>37.F28.B27</th>
<th>37.F29.B26</th>
<th>37.F28.B26</th>
<th>37.F29.B25</th>
<th>37.F28.B25</th>
<th>37.F29.B24</th>
<th>37.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP3C">GTX3:DRP3C</th>
<th>37.F29.B39</th>
<th>37.F28.B39</th>
<th>37.F29.B38</th>
<th>37.F28.B38</th>
<th>37.F29.B37</th>
<th>37.F28.B37</th>
<th>37.F29.B36</th>
<th>37.F28.B36</th>
<th>37.F29.B35</th>
<th>37.F28.B35</th>
<th>37.F29.B34</th>
<th>37.F28.B34</th>
<th>37.F29.B33</th>
<th>37.F28.B33</th>
<th>37.F29.B32</th>
<th>37.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP3D">GTX3:DRP3D</th>
<th>37.F29.B47</th>
<th>37.F28.B47</th>
<th>37.F29.B46</th>
<th>37.F28.B46</th>
<th>37.F29.B45</th>
<th>37.F28.B45</th>
<th>37.F29.B44</th>
<th>37.F28.B44</th>
<th>37.F29.B43</th>
<th>37.F28.B43</th>
<th>37.F29.B42</th>
<th>37.F28.B42</th>
<th>37.F29.B41</th>
<th>37.F28.B41</th>
<th>37.F29.B40</th>
<th>37.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP3E">GTX3:DRP3E</th>
<th>37.F29.B55</th>
<th>37.F28.B55</th>
<th>37.F29.B54</th>
<th>37.F28.B54</th>
<th>37.F29.B53</th>
<th>37.F28.B53</th>
<th>37.F29.B52</th>
<th>37.F28.B52</th>
<th>37.F29.B51</th>
<th>37.F28.B51</th>
<th>37.F29.B50</th>
<th>37.F28.B50</th>
<th>37.F29.B49</th>
<th>37.F28.B49</th>
<th>37.F29.B48</th>
<th>37.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP3F">GTX3:DRP3F</th>
<th>37.F29.B63</th>
<th>37.F28.B63</th>
<th>37.F29.B62</th>
<th>37.F28.B62</th>
<th>37.F29.B61</th>
<th>37.F28.B61</th>
<th>37.F29.B60</th>
<th>37.F28.B60</th>
<th>37.F29.B59</th>
<th>37.F28.B59</th>
<th>37.F29.B58</th>
<th>37.F28.B58</th>
<th>37.F29.B57</th>
<th>37.F28.B57</th>
<th>37.F29.B56</th>
<th>37.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP40">GTX3:DRP40</th>
<th>38.F29.B7</th>
<th>38.F28.B7</th>
<th>38.F29.B6</th>
<th>38.F28.B6</th>
<th>38.F29.B5</th>
<th>38.F28.B5</th>
<th>38.F29.B4</th>
<th>38.F28.B4</th>
<th>38.F29.B3</th>
<th>38.F28.B3</th>
<th>38.F29.B2</th>
<th>38.F28.B2</th>
<th>38.F29.B1</th>
<th>38.F28.B1</th>
<th>38.F29.B0</th>
<th>38.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP41">GTX3:DRP41</th>
<th>38.F29.B15</th>
<th>38.F28.B15</th>
<th>38.F29.B14</th>
<th>38.F28.B14</th>
<th>38.F29.B13</th>
<th>38.F28.B13</th>
<th>38.F29.B12</th>
<th>38.F28.B12</th>
<th>38.F29.B11</th>
<th>38.F28.B11</th>
<th>38.F29.B10</th>
<th>38.F28.B10</th>
<th>38.F29.B9</th>
<th>38.F28.B9</th>
<th>38.F29.B8</th>
<th>38.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP42">GTX3:DRP42</th>
<th>38.F29.B23</th>
<th>38.F28.B23</th>
<th>38.F29.B22</th>
<th>38.F28.B22</th>
<th>38.F29.B21</th>
<th>38.F28.B21</th>
<th>38.F29.B20</th>
<th>38.F28.B20</th>
<th>38.F29.B19</th>
<th>38.F28.B19</th>
<th>38.F29.B18</th>
<th>38.F28.B18</th>
<th>38.F29.B17</th>
<th>38.F28.B17</th>
<th>38.F29.B16</th>
<th>38.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP43">GTX3:DRP43</th>
<th>38.F29.B31</th>
<th>38.F28.B31</th>
<th>38.F29.B30</th>
<th>38.F28.B30</th>
<th>38.F29.B29</th>
<th>38.F28.B29</th>
<th>38.F29.B28</th>
<th>38.F28.B28</th>
<th>38.F29.B27</th>
<th>38.F28.B27</th>
<th>38.F29.B26</th>
<th>38.F28.B26</th>
<th>38.F29.B25</th>
<th>38.F28.B25</th>
<th>38.F29.B24</th>
<th>38.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP44">GTX3:DRP44</th>
<th>38.F29.B39</th>
<th>38.F28.B39</th>
<th>38.F29.B38</th>
<th>38.F28.B38</th>
<th>38.F29.B37</th>
<th>38.F28.B37</th>
<th>38.F29.B36</th>
<th>38.F28.B36</th>
<th>38.F29.B35</th>
<th>38.F28.B35</th>
<th>38.F29.B34</th>
<th>38.F28.B34</th>
<th>38.F29.B33</th>
<th>38.F28.B33</th>
<th>38.F29.B32</th>
<th>38.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP45">GTX3:DRP45</th>
<th>38.F29.B47</th>
<th>38.F28.B47</th>
<th>38.F29.B46</th>
<th>38.F28.B46</th>
<th>38.F29.B45</th>
<th>38.F28.B45</th>
<th>38.F29.B44</th>
<th>38.F28.B44</th>
<th>38.F29.B43</th>
<th>38.F28.B43</th>
<th>38.F29.B42</th>
<th>38.F28.B42</th>
<th>38.F29.B41</th>
<th>38.F28.B41</th>
<th>38.F29.B40</th>
<th>38.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP46">GTX3:DRP46</th>
<th>38.F29.B55</th>
<th>38.F28.B55</th>
<th>38.F29.B54</th>
<th>38.F28.B54</th>
<th>38.F29.B53</th>
<th>38.F28.B53</th>
<th>38.F29.B52</th>
<th>38.F28.B52</th>
<th>38.F29.B51</th>
<th>38.F28.B51</th>
<th>38.F29.B50</th>
<th>38.F28.B50</th>
<th>38.F29.B49</th>
<th>38.F28.B49</th>
<th>38.F29.B48</th>
<th>38.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP47">GTX3:DRP47</th>
<th>38.F29.B63</th>
<th>38.F28.B63</th>
<th>38.F29.B62</th>
<th>38.F28.B62</th>
<th>38.F29.B61</th>
<th>38.F28.B61</th>
<th>38.F29.B60</th>
<th>38.F28.B60</th>
<th>38.F29.B59</th>
<th>38.F28.B59</th>
<th>38.F29.B58</th>
<th>38.F28.B58</th>
<th>38.F29.B57</th>
<th>38.F28.B57</th>
<th>38.F29.B56</th>
<th>38.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP48">GTX3:DRP48</th>
<th>39.F29.B7</th>
<th>39.F28.B7</th>
<th>39.F29.B6</th>
<th>39.F28.B6</th>
<th>39.F29.B5</th>
<th>39.F28.B5</th>
<th>39.F29.B4</th>
<th>39.F28.B4</th>
<th>39.F29.B3</th>
<th>39.F28.B3</th>
<th>39.F29.B2</th>
<th>39.F28.B2</th>
<th>39.F29.B1</th>
<th>39.F28.B1</th>
<th>39.F29.B0</th>
<th>39.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP49">GTX3:DRP49</th>
<th>39.F29.B15</th>
<th>39.F28.B15</th>
<th>39.F29.B14</th>
<th>39.F28.B14</th>
<th>39.F29.B13</th>
<th>39.F28.B13</th>
<th>39.F29.B12</th>
<th>39.F28.B12</th>
<th>39.F29.B11</th>
<th>39.F28.B11</th>
<th>39.F29.B10</th>
<th>39.F28.B10</th>
<th>39.F29.B9</th>
<th>39.F28.B9</th>
<th>39.F29.B8</th>
<th>39.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP4A">GTX3:DRP4A</th>
<th>39.F29.B23</th>
<th>39.F28.B23</th>
<th>39.F29.B22</th>
<th>39.F28.B22</th>
<th>39.F29.B21</th>
<th>39.F28.B21</th>
<th>39.F29.B20</th>
<th>39.F28.B20</th>
<th>39.F29.B19</th>
<th>39.F28.B19</th>
<th>39.F29.B18</th>
<th>39.F28.B18</th>
<th>39.F29.B17</th>
<th>39.F28.B17</th>
<th>39.F29.B16</th>
<th>39.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP4B">GTX3:DRP4B</th>
<th>39.F29.B31</th>
<th>39.F28.B31</th>
<th>39.F29.B30</th>
<th>39.F28.B30</th>
<th>39.F29.B29</th>
<th>39.F28.B29</th>
<th>39.F29.B28</th>
<th>39.F28.B28</th>
<th>39.F29.B27</th>
<th>39.F28.B27</th>
<th>39.F29.B26</th>
<th>39.F28.B26</th>
<th>39.F29.B25</th>
<th>39.F28.B25</th>
<th>39.F29.B24</th>
<th>39.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP4C">GTX3:DRP4C</th>
<th>39.F29.B39</th>
<th>39.F28.B39</th>
<th>39.F29.B38</th>
<th>39.F28.B38</th>
<th>39.F29.B37</th>
<th>39.F28.B37</th>
<th>39.F29.B36</th>
<th>39.F28.B36</th>
<th>39.F29.B35</th>
<th>39.F28.B35</th>
<th>39.F29.B34</th>
<th>39.F28.B34</th>
<th>39.F29.B33</th>
<th>39.F28.B33</th>
<th>39.F29.B32</th>
<th>39.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP4D">GTX3:DRP4D</th>
<th>39.F29.B47</th>
<th>39.F28.B47</th>
<th>39.F29.B46</th>
<th>39.F28.B46</th>
<th>39.F29.B45</th>
<th>39.F28.B45</th>
<th>39.F29.B44</th>
<th>39.F28.B44</th>
<th>39.F29.B43</th>
<th>39.F28.B43</th>
<th>39.F29.B42</th>
<th>39.F28.B42</th>
<th>39.F29.B41</th>
<th>39.F28.B41</th>
<th>39.F29.B40</th>
<th>39.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP4E">GTX3:DRP4E</th>
<th>39.F29.B55</th>
<th>39.F28.B55</th>
<th>39.F29.B54</th>
<th>39.F28.B54</th>
<th>39.F29.B53</th>
<th>39.F28.B53</th>
<th>39.F29.B52</th>
<th>39.F28.B52</th>
<th>39.F29.B51</th>
<th>39.F28.B51</th>
<th>39.F29.B50</th>
<th>39.F28.B50</th>
<th>39.F29.B49</th>
<th>39.F28.B49</th>
<th>39.F29.B48</th>
<th>39.F28.B48</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:DRP4F">GTX3:DRP4F</th>
<th>39.F29.B63</th>
<th>39.F28.B63</th>
<th>39.F29.B62</th>
<th>39.F28.B62</th>
<th>39.F29.B61</th>
<th>39.F28.B61</th>
<th>39.F29.B60</th>
<th>39.F28.B60</th>
<th>39.F29.B59</th>
<th>39.F28.B59</th>
<th>39.F29.B58</th>
<th>39.F28.B58</th>
<th>39.F29.B57</th>
<th>39.F28.B57</th>
<th>39.F29.B56</th>
<th>39.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXUSRCLK_DLY">GTX3:RXUSRCLK_DLY</th>
<th>30.F29.B23</th>
<th>30.F28.B23</th>
<th>30.F29.B22</th>
<th>30.F28.B22</th>
<th>30.F29.B21</th>
<th>30.F28.B21</th>
<th>30.F29.B20</th>
<th>30.F28.B20</th>
<th>30.F29.B19</th>
<th>30.F28.B19</th>
<th>30.F29.B18</th>
<th>30.F28.B18</th>
<th>30.F29.B17</th>
<th>30.F28.B17</th>
<th>30.F29.B16</th>
<th>30.F28.B16</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:INV.DCLK">GTX0:INV.DCLK</th>
<th>7.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:INV.GREFCLKRX">GTX0:INV.GREFCLKRX</th>
<th>8.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:INV.GREFCLKTX">GTX0:INV.GREFCLKTX</th>
<th>8.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:INV.RXUSRCLK">GTX0:INV.RXUSRCLK</th>
<th>0.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:INV.RXUSRCLK2">GTX0:INV.RXUSRCLK2</th>
<th>0.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:INV.SCANCLK">GTX0:INV.SCANCLK</th>
<th>8.F29.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:INV.TSTCLK0">GTX0:INV.TSTCLK0</th>
<th>8.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:INV.TSTCLK1">GTX0:INV.TSTCLK1</th>
<th>8.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:INV.TXUSRCLK">GTX0:INV.TXUSRCLK</th>
<th>6.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:INV.TXUSRCLK2">GTX0:INV.TXUSRCLK2</th>
<th>6.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXDRIVE_LOOPBACK_HIZ">GTX0:TXDRIVE_LOOPBACK_HIZ</th>
<th>7.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXDRIVE_LOOPBACK_PD">GTX0:TXDRIVE_LOOPBACK_PD</th>
<th>7.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:INV.DCLK">GTX1:INV.DCLK</th>
<th>17.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:INV.GREFCLKRX">GTX1:INV.GREFCLKRX</th>
<th>18.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:INV.GREFCLKTX">GTX1:INV.GREFCLKTX</th>
<th>18.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:INV.RXUSRCLK">GTX1:INV.RXUSRCLK</th>
<th>10.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:INV.RXUSRCLK2">GTX1:INV.RXUSRCLK2</th>
<th>10.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:INV.SCANCLK">GTX1:INV.SCANCLK</th>
<th>18.F29.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:INV.TSTCLK0">GTX1:INV.TSTCLK0</th>
<th>18.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:INV.TSTCLK1">GTX1:INV.TSTCLK1</th>
<th>18.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:INV.TXUSRCLK">GTX1:INV.TXUSRCLK</th>
<th>16.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:INV.TXUSRCLK2">GTX1:INV.TXUSRCLK2</th>
<th>16.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXDRIVE_LOOPBACK_HIZ">GTX1:TXDRIVE_LOOPBACK_HIZ</th>
<th>17.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXDRIVE_LOOPBACK_PD">GTX1:TXDRIVE_LOOPBACK_PD</th>
<th>17.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:INV.DCLK">GTX2:INV.DCLK</th>
<th>27.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:INV.GREFCLKRX">GTX2:INV.GREFCLKRX</th>
<th>28.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:INV.GREFCLKTX">GTX2:INV.GREFCLKTX</th>
<th>28.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:INV.RXUSRCLK">GTX2:INV.RXUSRCLK</th>
<th>20.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:INV.RXUSRCLK2">GTX2:INV.RXUSRCLK2</th>
<th>20.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:INV.SCANCLK">GTX2:INV.SCANCLK</th>
<th>28.F29.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:INV.TSTCLK0">GTX2:INV.TSTCLK0</th>
<th>28.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:INV.TSTCLK1">GTX2:INV.TSTCLK1</th>
<th>28.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:INV.TXUSRCLK">GTX2:INV.TXUSRCLK</th>
<th>26.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:INV.TXUSRCLK2">GTX2:INV.TXUSRCLK2</th>
<th>26.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXDRIVE_LOOPBACK_HIZ">GTX2:TXDRIVE_LOOPBACK_HIZ</th>
<th>27.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXDRIVE_LOOPBACK_PD">GTX2:TXDRIVE_LOOPBACK_PD</th>
<th>27.F29.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:INV.DCLK">GTX3:INV.DCLK</th>
<th>37.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:INV.GREFCLKRX">GTX3:INV.GREFCLKRX</th>
<th>38.F29.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:INV.GREFCLKTX">GTX3:INV.GREFCLKTX</th>
<th>38.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:INV.RXUSRCLK">GTX3:INV.RXUSRCLK</th>
<th>30.F28.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:INV.RXUSRCLK2">GTX3:INV.RXUSRCLK2</th>
<th>30.F29.B47</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:INV.SCANCLK">GTX3:INV.SCANCLK</th>
<th>38.F29.B30</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:INV.TSTCLK0">GTX3:INV.TSTCLK0</th>
<th>38.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:INV.TSTCLK1">GTX3:INV.TSTCLK1</th>
<th>38.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:INV.TXUSRCLK">GTX3:INV.TXUSRCLK</th>
<th>36.F28.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:INV.TXUSRCLK2">GTX3:INV.TXUSRCLK2</th>
<th>36.F29.B7</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXDRIVE_LOOPBACK_HIZ">GTX3:TXDRIVE_LOOPBACK_HIZ</th>
<th>37.F28.B23</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXDRIVE_LOOPBACK_PD">GTX3:TXDRIVE_LOOPBACK_PD</th>
<th>37.F29.B23</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:PMA_CDR_SCAN">GTX0:PMA_CDR_SCAN</th>
<th>2.F28.B53</th>
<th>2.F29.B52</th>
<th>2.F28.B52</th>
<th>2.F29.B51</th>
<th>2.F28.B51</th>
<th>2.F29.B50</th>
<th>2.F28.B50</th>
<th>2.F29.B49</th>
<th>2.F28.B49</th>
<th>2.F29.B48</th>
<th>2.F28.B48</th>
<th>2.F29.B47</th>
<th>2.F28.B47</th>
<th>2.F29.B46</th>
<th>2.F28.B46</th>
<th>2.F29.B45</th>
<th>2.F28.B45</th>
<th>2.F29.B44</th>
<th>2.F28.B44</th>
<th>2.F29.B43</th>
<th>2.F28.B43</th>
<th>2.F29.B42</th>
<th>2.F28.B42</th>
<th>2.F29.B41</th>
<th>2.F28.B41</th>
<th>2.F29.B40</th>
<th>2.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PMA_CDR_SCAN">GTX1:PMA_CDR_SCAN</th>
<th>12.F28.B53</th>
<th>12.F29.B52</th>
<th>12.F28.B52</th>
<th>12.F29.B51</th>
<th>12.F28.B51</th>
<th>12.F29.B50</th>
<th>12.F28.B50</th>
<th>12.F29.B49</th>
<th>12.F28.B49</th>
<th>12.F29.B48</th>
<th>12.F28.B48</th>
<th>12.F29.B47</th>
<th>12.F28.B47</th>
<th>12.F29.B46</th>
<th>12.F28.B46</th>
<th>12.F29.B45</th>
<th>12.F28.B45</th>
<th>12.F29.B44</th>
<th>12.F28.B44</th>
<th>12.F29.B43</th>
<th>12.F28.B43</th>
<th>12.F29.B42</th>
<th>12.F28.B42</th>
<th>12.F29.B41</th>
<th>12.F28.B41</th>
<th>12.F29.B40</th>
<th>12.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PMA_CDR_SCAN">GTX2:PMA_CDR_SCAN</th>
<th>22.F28.B53</th>
<th>22.F29.B52</th>
<th>22.F28.B52</th>
<th>22.F29.B51</th>
<th>22.F28.B51</th>
<th>22.F29.B50</th>
<th>22.F28.B50</th>
<th>22.F29.B49</th>
<th>22.F28.B49</th>
<th>22.F29.B48</th>
<th>22.F28.B48</th>
<th>22.F29.B47</th>
<th>22.F28.B47</th>
<th>22.F29.B46</th>
<th>22.F28.B46</th>
<th>22.F29.B45</th>
<th>22.F28.B45</th>
<th>22.F29.B44</th>
<th>22.F28.B44</th>
<th>22.F29.B43</th>
<th>22.F28.B43</th>
<th>22.F29.B42</th>
<th>22.F28.B42</th>
<th>22.F29.B41</th>
<th>22.F28.B41</th>
<th>22.F29.B40</th>
<th>22.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PMA_CDR_SCAN">GTX3:PMA_CDR_SCAN</th>
<th>32.F28.B53</th>
<th>32.F29.B52</th>
<th>32.F28.B52</th>
<th>32.F29.B51</th>
<th>32.F28.B51</th>
<th>32.F29.B50</th>
<th>32.F28.B50</th>
<th>32.F29.B49</th>
<th>32.F28.B49</th>
<th>32.F29.B48</th>
<th>32.F28.B48</th>
<th>32.F29.B47</th>
<th>32.F28.B47</th>
<th>32.F29.B46</th>
<th>32.F28.B46</th>
<th>32.F29.B45</th>
<th>32.F28.B45</th>
<th>32.F29.B44</th>
<th>32.F28.B44</th>
<th>32.F29.B43</th>
<th>32.F28.B43</th>
<th>32.F29.B42</th>
<th>32.F28.B42</th>
<th>32.F29.B41</th>
<th>32.F28.B41</th>
<th>32.F29.B40</th>
<th>32.F28.B40</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[26]</td>
<td>[25]</td>
<td>[24]</td>
<td>[23]</td>
<td>[22]</td>
<td>[21]</td>
<td>[20]</td>
<td>[19]</td>
<td>[18]</td>
<td>[17]</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:PMA_CFG">GTX0:PMA_CFG</th>
<th>6.F29.B55</th>
<th>6.F28.B55</th>
<th>6.F29.B54</th>
<th>6.F28.B54</th>
<th>6.F29.B53</th>
<th>6.F28.B53</th>
<th>6.F29.B52</th>
<th>6.F28.B52</th>
<th>6.F29.B51</th>
<th>6.F28.B51</th>
<th>6.F29.B50</th>
<th>6.F28.B50</th>
<th>6.F29.B47</th>
<th>6.F28.B47</th>
<th>6.F29.B46</th>
<th>6.F28.B46</th>
<th>6.F29.B45</th>
<th>6.F28.B45</th>
<th>6.F29.B44</th>
<th>6.F28.B44</th>
<th>6.F29.B43</th>
<th>6.F28.B43</th>
<th>6.F29.B42</th>
<th>6.F28.B42</th>
<th>6.F29.B41</th>
<th>6.F28.B41</th>
<th>6.F29.B40</th>
<th>6.F28.B40</th>
<th>6.F29.B39</th>
<th>6.F28.B39</th>
<th>6.F29.B38</th>
<th>6.F28.B38</th>
<th>6.F29.B37</th>
<th>6.F28.B37</th>
<th>6.F29.B36</th>
<th>6.F28.B36</th>
<th>6.F29.B35</th>
<th>6.F28.B35</th>
<th>6.F29.B34</th>
<th>6.F28.B34</th>
<th>6.F29.B33</th>
<th>6.F28.B33</th>
<th>6.F29.B32</th>
<th>6.F28.B32</th>
<th>6.F29.B31</th>
<th>6.F28.B31</th>
<th>6.F29.B30</th>
<th>6.F28.B30</th>
<th>6.F29.B29</th>
<th>6.F28.B29</th>
<th>6.F29.B28</th>
<th>6.F28.B28</th>
<th>6.F29.B27</th>
<th>6.F28.B27</th>
<th>6.F29.B26</th>
<th>6.F28.B26</th>
<th>6.F29.B25</th>
<th>6.F28.B25</th>
<th>6.F29.B24</th>
<th>6.F28.B24</th>
<th>6.F29.B23</th>
<th>6.F28.B23</th>
<th>6.F29.B22</th>
<th>6.F28.B22</th>
<th>6.F29.B21</th>
<th>6.F28.B21</th>
<th>6.F29.B20</th>
<th>6.F28.B20</th>
<th>6.F29.B19</th>
<th>6.F28.B19</th>
<th>6.F29.B18</th>
<th>6.F28.B18</th>
<th>6.F29.B17</th>
<th>6.F28.B17</th>
<th>6.F29.B16</th>
<th>6.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PMA_CFG">GTX1:PMA_CFG</th>
<th>16.F29.B55</th>
<th>16.F28.B55</th>
<th>16.F29.B54</th>
<th>16.F28.B54</th>
<th>16.F29.B53</th>
<th>16.F28.B53</th>
<th>16.F29.B52</th>
<th>16.F28.B52</th>
<th>16.F29.B51</th>
<th>16.F28.B51</th>
<th>16.F29.B50</th>
<th>16.F28.B50</th>
<th>16.F29.B47</th>
<th>16.F28.B47</th>
<th>16.F29.B46</th>
<th>16.F28.B46</th>
<th>16.F29.B45</th>
<th>16.F28.B45</th>
<th>16.F29.B44</th>
<th>16.F28.B44</th>
<th>16.F29.B43</th>
<th>16.F28.B43</th>
<th>16.F29.B42</th>
<th>16.F28.B42</th>
<th>16.F29.B41</th>
<th>16.F28.B41</th>
<th>16.F29.B40</th>
<th>16.F28.B40</th>
<th>16.F29.B39</th>
<th>16.F28.B39</th>
<th>16.F29.B38</th>
<th>16.F28.B38</th>
<th>16.F29.B37</th>
<th>16.F28.B37</th>
<th>16.F29.B36</th>
<th>16.F28.B36</th>
<th>16.F29.B35</th>
<th>16.F28.B35</th>
<th>16.F29.B34</th>
<th>16.F28.B34</th>
<th>16.F29.B33</th>
<th>16.F28.B33</th>
<th>16.F29.B32</th>
<th>16.F28.B32</th>
<th>16.F29.B31</th>
<th>16.F28.B31</th>
<th>16.F29.B30</th>
<th>16.F28.B30</th>
<th>16.F29.B29</th>
<th>16.F28.B29</th>
<th>16.F29.B28</th>
<th>16.F28.B28</th>
<th>16.F29.B27</th>
<th>16.F28.B27</th>
<th>16.F29.B26</th>
<th>16.F28.B26</th>
<th>16.F29.B25</th>
<th>16.F28.B25</th>
<th>16.F29.B24</th>
<th>16.F28.B24</th>
<th>16.F29.B23</th>
<th>16.F28.B23</th>
<th>16.F29.B22</th>
<th>16.F28.B22</th>
<th>16.F29.B21</th>
<th>16.F28.B21</th>
<th>16.F29.B20</th>
<th>16.F28.B20</th>
<th>16.F29.B19</th>
<th>16.F28.B19</th>
<th>16.F29.B18</th>
<th>16.F28.B18</th>
<th>16.F29.B17</th>
<th>16.F28.B17</th>
<th>16.F29.B16</th>
<th>16.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PMA_CFG">GTX2:PMA_CFG</th>
<th>26.F29.B55</th>
<th>26.F28.B55</th>
<th>26.F29.B54</th>
<th>26.F28.B54</th>
<th>26.F29.B53</th>
<th>26.F28.B53</th>
<th>26.F29.B52</th>
<th>26.F28.B52</th>
<th>26.F29.B51</th>
<th>26.F28.B51</th>
<th>26.F29.B50</th>
<th>26.F28.B50</th>
<th>26.F29.B47</th>
<th>26.F28.B47</th>
<th>26.F29.B46</th>
<th>26.F28.B46</th>
<th>26.F29.B45</th>
<th>26.F28.B45</th>
<th>26.F29.B44</th>
<th>26.F28.B44</th>
<th>26.F29.B43</th>
<th>26.F28.B43</th>
<th>26.F29.B42</th>
<th>26.F28.B42</th>
<th>26.F29.B41</th>
<th>26.F28.B41</th>
<th>26.F29.B40</th>
<th>26.F28.B40</th>
<th>26.F29.B39</th>
<th>26.F28.B39</th>
<th>26.F29.B38</th>
<th>26.F28.B38</th>
<th>26.F29.B37</th>
<th>26.F28.B37</th>
<th>26.F29.B36</th>
<th>26.F28.B36</th>
<th>26.F29.B35</th>
<th>26.F28.B35</th>
<th>26.F29.B34</th>
<th>26.F28.B34</th>
<th>26.F29.B33</th>
<th>26.F28.B33</th>
<th>26.F29.B32</th>
<th>26.F28.B32</th>
<th>26.F29.B31</th>
<th>26.F28.B31</th>
<th>26.F29.B30</th>
<th>26.F28.B30</th>
<th>26.F29.B29</th>
<th>26.F28.B29</th>
<th>26.F29.B28</th>
<th>26.F28.B28</th>
<th>26.F29.B27</th>
<th>26.F28.B27</th>
<th>26.F29.B26</th>
<th>26.F28.B26</th>
<th>26.F29.B25</th>
<th>26.F28.B25</th>
<th>26.F29.B24</th>
<th>26.F28.B24</th>
<th>26.F29.B23</th>
<th>26.F28.B23</th>
<th>26.F29.B22</th>
<th>26.F28.B22</th>
<th>26.F29.B21</th>
<th>26.F28.B21</th>
<th>26.F29.B20</th>
<th>26.F28.B20</th>
<th>26.F29.B19</th>
<th>26.F28.B19</th>
<th>26.F29.B18</th>
<th>26.F28.B18</th>
<th>26.F29.B17</th>
<th>26.F28.B17</th>
<th>26.F29.B16</th>
<th>26.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PMA_CFG">GTX3:PMA_CFG</th>
<th>36.F29.B55</th>
<th>36.F28.B55</th>
<th>36.F29.B54</th>
<th>36.F28.B54</th>
<th>36.F29.B53</th>
<th>36.F28.B53</th>
<th>36.F29.B52</th>
<th>36.F28.B52</th>
<th>36.F29.B51</th>
<th>36.F28.B51</th>
<th>36.F29.B50</th>
<th>36.F28.B50</th>
<th>36.F29.B47</th>
<th>36.F28.B47</th>
<th>36.F29.B46</th>
<th>36.F28.B46</th>
<th>36.F29.B45</th>
<th>36.F28.B45</th>
<th>36.F29.B44</th>
<th>36.F28.B44</th>
<th>36.F29.B43</th>
<th>36.F28.B43</th>
<th>36.F29.B42</th>
<th>36.F28.B42</th>
<th>36.F29.B41</th>
<th>36.F28.B41</th>
<th>36.F29.B40</th>
<th>36.F28.B40</th>
<th>36.F29.B39</th>
<th>36.F28.B39</th>
<th>36.F29.B38</th>
<th>36.F28.B38</th>
<th>36.F29.B37</th>
<th>36.F28.B37</th>
<th>36.F29.B36</th>
<th>36.F28.B36</th>
<th>36.F29.B35</th>
<th>36.F28.B35</th>
<th>36.F29.B34</th>
<th>36.F28.B34</th>
<th>36.F29.B33</th>
<th>36.F28.B33</th>
<th>36.F29.B32</th>
<th>36.F28.B32</th>
<th>36.F29.B31</th>
<th>36.F28.B31</th>
<th>36.F29.B30</th>
<th>36.F28.B30</th>
<th>36.F29.B29</th>
<th>36.F28.B29</th>
<th>36.F29.B28</th>
<th>36.F28.B28</th>
<th>36.F29.B27</th>
<th>36.F28.B27</th>
<th>36.F29.B26</th>
<th>36.F28.B26</th>
<th>36.F29.B25</th>
<th>36.F28.B25</th>
<th>36.F29.B24</th>
<th>36.F28.B24</th>
<th>36.F29.B23</th>
<th>36.F28.B23</th>
<th>36.F29.B22</th>
<th>36.F28.B22</th>
<th>36.F29.B21</th>
<th>36.F28.B21</th>
<th>36.F29.B20</th>
<th>36.F28.B20</th>
<th>36.F29.B19</th>
<th>36.F28.B19</th>
<th>36.F29.B18</th>
<th>36.F28.B18</th>
<th>36.F29.B17</th>
<th>36.F28.B17</th>
<th>36.F29.B16</th>
<th>36.F28.B16</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[75]</td>
<td>[74]</td>
<td>[73]</td>
<td>[72]</td>
<td>[71]</td>
<td>[70]</td>
<td>[69]</td>
<td>[68]</td>
<td>[67]</td>
<td>[66]</td>
<td>[65]</td>
<td>[64]</td>
<td>[63]</td>
<td>[62]</td>
<td>[61]</td>
<td>[60]</td>
<td>[59]</td>
<td>[58]</td>
<td>[57]</td>
<td>[56]</td>
<td>[55]</td>
<td>[54]</td>
<td>[53]</td>
<td>[52]</td>
<td>[51]</td>
<td>[50]</td>
<td>[49]</td>
<td>[48]</td>
<td>[47]</td>
<td>[46]</td>
<td>[45]</td>
<td>[44]</td>
<td>[43]</td>
<td>[42]</td>
<td>[41]</td>
<td>[40]</td>
<td>[39]</td>
<td>[38]</td>
<td>[37]</td>
<td>[36]</td>
<td>[35]</td>
<td>[34]</td>
<td>[33]</td>
<td>[32]</td>
<td>[31]</td>
<td>[30]</td>
<td>[29]</td>
<td>[28]</td>
<td>[27]</td>
<td>[26]</td>
<td>[25]</td>
<td>[24]</td>
<td>[23]</td>
<td>[22]</td>
<td>[21]</td>
<td>[20]</td>
<td>[19]</td>
<td>[18]</td>
<td>[17]</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:PMA_RXSYNC_CFG">GTX0:PMA_RXSYNC_CFG</th>
<th>0.F29.B15</th>
<th>0.F28.B15</th>
<th>0.F29.B14</th>
<th>0.F28.B14</th>
<th>0.F29.B13</th>
<th>0.F28.B13</th>
<th>0.F29.B12</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_0">GTX0:TX_MARGIN_FULL_0</th>
<th>7.F29.B6</th>
<th>7.F28.B6</th>
<th>7.F29.B5</th>
<th>7.F28.B5</th>
<th>7.F29.B4</th>
<th>7.F28.B4</th>
<th>7.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_1">GTX0:TX_MARGIN_FULL_1</th>
<th>7.F29.B14</th>
<th>7.F28.B14</th>
<th>7.F29.B13</th>
<th>7.F28.B13</th>
<th>7.F29.B12</th>
<th>7.F28.B12</th>
<th>7.F29.B11</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_2">GTX0:TX_MARGIN_FULL_2</th>
<th>7.F29.B22</th>
<th>7.F28.B22</th>
<th>7.F29.B21</th>
<th>7.F28.B21</th>
<th>7.F29.B20</th>
<th>7.F28.B20</th>
<th>7.F29.B19</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_3">GTX0:TX_MARGIN_FULL_3</th>
<th>7.F29.B30</th>
<th>7.F28.B30</th>
<th>7.F29.B29</th>
<th>7.F28.B29</th>
<th>7.F29.B28</th>
<th>7.F28.B28</th>
<th>7.F29.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_MARGIN_FULL_4">GTX0:TX_MARGIN_FULL_4</th>
<th>7.F29.B38</th>
<th>7.F28.B38</th>
<th>7.F29.B37</th>
<th>7.F28.B37</th>
<th>7.F29.B36</th>
<th>7.F28.B36</th>
<th>7.F29.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_0">GTX0:TX_MARGIN_LOW_0</th>
<th>7.F28.B3</th>
<th>7.F29.B2</th>
<th>7.F28.B2</th>
<th>7.F29.B1</th>
<th>7.F28.B1</th>
<th>7.F29.B0</th>
<th>7.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_1">GTX0:TX_MARGIN_LOW_1</th>
<th>7.F28.B11</th>
<th>7.F29.B10</th>
<th>7.F28.B10</th>
<th>7.F29.B9</th>
<th>7.F28.B9</th>
<th>7.F29.B8</th>
<th>7.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_2">GTX0:TX_MARGIN_LOW_2</th>
<th>7.F28.B19</th>
<th>7.F29.B18</th>
<th>7.F28.B18</th>
<th>7.F29.B17</th>
<th>7.F28.B17</th>
<th>7.F29.B16</th>
<th>7.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_3">GTX0:TX_MARGIN_LOW_3</th>
<th>7.F28.B27</th>
<th>7.F29.B26</th>
<th>7.F28.B26</th>
<th>7.F29.B25</th>
<th>7.F28.B25</th>
<th>7.F29.B24</th>
<th>7.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_MARGIN_LOW_4">GTX0:TX_MARGIN_LOW_4</th>
<th>7.F28.B35</th>
<th>7.F29.B34</th>
<th>7.F28.B34</th>
<th>7.F29.B33</th>
<th>7.F28.B33</th>
<th>7.F29.B32</th>
<th>7.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PMA_RXSYNC_CFG">GTX1:PMA_RXSYNC_CFG</th>
<th>10.F29.B15</th>
<th>10.F28.B15</th>
<th>10.F29.B14</th>
<th>10.F28.B14</th>
<th>10.F29.B13</th>
<th>10.F28.B13</th>
<th>10.F29.B12</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_0">GTX1:TX_MARGIN_FULL_0</th>
<th>17.F29.B6</th>
<th>17.F28.B6</th>
<th>17.F29.B5</th>
<th>17.F28.B5</th>
<th>17.F29.B4</th>
<th>17.F28.B4</th>
<th>17.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_1">GTX1:TX_MARGIN_FULL_1</th>
<th>17.F29.B14</th>
<th>17.F28.B14</th>
<th>17.F29.B13</th>
<th>17.F28.B13</th>
<th>17.F29.B12</th>
<th>17.F28.B12</th>
<th>17.F29.B11</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_2">GTX1:TX_MARGIN_FULL_2</th>
<th>17.F29.B22</th>
<th>17.F28.B22</th>
<th>17.F29.B21</th>
<th>17.F28.B21</th>
<th>17.F29.B20</th>
<th>17.F28.B20</th>
<th>17.F29.B19</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_3">GTX1:TX_MARGIN_FULL_3</th>
<th>17.F29.B30</th>
<th>17.F28.B30</th>
<th>17.F29.B29</th>
<th>17.F28.B29</th>
<th>17.F29.B28</th>
<th>17.F28.B28</th>
<th>17.F29.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_MARGIN_FULL_4">GTX1:TX_MARGIN_FULL_4</th>
<th>17.F29.B38</th>
<th>17.F28.B38</th>
<th>17.F29.B37</th>
<th>17.F28.B37</th>
<th>17.F29.B36</th>
<th>17.F28.B36</th>
<th>17.F29.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_0">GTX1:TX_MARGIN_LOW_0</th>
<th>17.F28.B3</th>
<th>17.F29.B2</th>
<th>17.F28.B2</th>
<th>17.F29.B1</th>
<th>17.F28.B1</th>
<th>17.F29.B0</th>
<th>17.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_1">GTX1:TX_MARGIN_LOW_1</th>
<th>17.F28.B11</th>
<th>17.F29.B10</th>
<th>17.F28.B10</th>
<th>17.F29.B9</th>
<th>17.F28.B9</th>
<th>17.F29.B8</th>
<th>17.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_2">GTX1:TX_MARGIN_LOW_2</th>
<th>17.F28.B19</th>
<th>17.F29.B18</th>
<th>17.F28.B18</th>
<th>17.F29.B17</th>
<th>17.F28.B17</th>
<th>17.F29.B16</th>
<th>17.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_3">GTX1:TX_MARGIN_LOW_3</th>
<th>17.F28.B27</th>
<th>17.F29.B26</th>
<th>17.F28.B26</th>
<th>17.F29.B25</th>
<th>17.F28.B25</th>
<th>17.F29.B24</th>
<th>17.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_MARGIN_LOW_4">GTX1:TX_MARGIN_LOW_4</th>
<th>17.F28.B35</th>
<th>17.F29.B34</th>
<th>17.F28.B34</th>
<th>17.F29.B33</th>
<th>17.F28.B33</th>
<th>17.F29.B32</th>
<th>17.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PMA_RXSYNC_CFG">GTX2:PMA_RXSYNC_CFG</th>
<th>20.F29.B15</th>
<th>20.F28.B15</th>
<th>20.F29.B14</th>
<th>20.F28.B14</th>
<th>20.F29.B13</th>
<th>20.F28.B13</th>
<th>20.F29.B12</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_0">GTX2:TX_MARGIN_FULL_0</th>
<th>27.F29.B6</th>
<th>27.F28.B6</th>
<th>27.F29.B5</th>
<th>27.F28.B5</th>
<th>27.F29.B4</th>
<th>27.F28.B4</th>
<th>27.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_1">GTX2:TX_MARGIN_FULL_1</th>
<th>27.F29.B14</th>
<th>27.F28.B14</th>
<th>27.F29.B13</th>
<th>27.F28.B13</th>
<th>27.F29.B12</th>
<th>27.F28.B12</th>
<th>27.F29.B11</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_2">GTX2:TX_MARGIN_FULL_2</th>
<th>27.F29.B22</th>
<th>27.F28.B22</th>
<th>27.F29.B21</th>
<th>27.F28.B21</th>
<th>27.F29.B20</th>
<th>27.F28.B20</th>
<th>27.F29.B19</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_3">GTX2:TX_MARGIN_FULL_3</th>
<th>27.F29.B30</th>
<th>27.F28.B30</th>
<th>27.F29.B29</th>
<th>27.F28.B29</th>
<th>27.F29.B28</th>
<th>27.F28.B28</th>
<th>27.F29.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_MARGIN_FULL_4">GTX2:TX_MARGIN_FULL_4</th>
<th>27.F29.B38</th>
<th>27.F28.B38</th>
<th>27.F29.B37</th>
<th>27.F28.B37</th>
<th>27.F29.B36</th>
<th>27.F28.B36</th>
<th>27.F29.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_0">GTX2:TX_MARGIN_LOW_0</th>
<th>27.F28.B3</th>
<th>27.F29.B2</th>
<th>27.F28.B2</th>
<th>27.F29.B1</th>
<th>27.F28.B1</th>
<th>27.F29.B0</th>
<th>27.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_1">GTX2:TX_MARGIN_LOW_1</th>
<th>27.F28.B11</th>
<th>27.F29.B10</th>
<th>27.F28.B10</th>
<th>27.F29.B9</th>
<th>27.F28.B9</th>
<th>27.F29.B8</th>
<th>27.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_2">GTX2:TX_MARGIN_LOW_2</th>
<th>27.F28.B19</th>
<th>27.F29.B18</th>
<th>27.F28.B18</th>
<th>27.F29.B17</th>
<th>27.F28.B17</th>
<th>27.F29.B16</th>
<th>27.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_3">GTX2:TX_MARGIN_LOW_3</th>
<th>27.F28.B27</th>
<th>27.F29.B26</th>
<th>27.F28.B26</th>
<th>27.F29.B25</th>
<th>27.F28.B25</th>
<th>27.F29.B24</th>
<th>27.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_MARGIN_LOW_4">GTX2:TX_MARGIN_LOW_4</th>
<th>27.F28.B35</th>
<th>27.F29.B34</th>
<th>27.F28.B34</th>
<th>27.F29.B33</th>
<th>27.F28.B33</th>
<th>27.F29.B32</th>
<th>27.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PMA_RXSYNC_CFG">GTX3:PMA_RXSYNC_CFG</th>
<th>30.F29.B15</th>
<th>30.F28.B15</th>
<th>30.F29.B14</th>
<th>30.F28.B14</th>
<th>30.F29.B13</th>
<th>30.F28.B13</th>
<th>30.F29.B12</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_0">GTX3:TX_MARGIN_FULL_0</th>
<th>37.F29.B6</th>
<th>37.F28.B6</th>
<th>37.F29.B5</th>
<th>37.F28.B5</th>
<th>37.F29.B4</th>
<th>37.F28.B4</th>
<th>37.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_1">GTX3:TX_MARGIN_FULL_1</th>
<th>37.F29.B14</th>
<th>37.F28.B14</th>
<th>37.F29.B13</th>
<th>37.F28.B13</th>
<th>37.F29.B12</th>
<th>37.F28.B12</th>
<th>37.F29.B11</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_2">GTX3:TX_MARGIN_FULL_2</th>
<th>37.F29.B22</th>
<th>37.F28.B22</th>
<th>37.F29.B21</th>
<th>37.F28.B21</th>
<th>37.F29.B20</th>
<th>37.F28.B20</th>
<th>37.F29.B19</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_3">GTX3:TX_MARGIN_FULL_3</th>
<th>37.F29.B30</th>
<th>37.F28.B30</th>
<th>37.F29.B29</th>
<th>37.F28.B29</th>
<th>37.F29.B28</th>
<th>37.F28.B28</th>
<th>37.F29.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_MARGIN_FULL_4">GTX3:TX_MARGIN_FULL_4</th>
<th>37.F29.B38</th>
<th>37.F28.B38</th>
<th>37.F29.B37</th>
<th>37.F28.B37</th>
<th>37.F29.B36</th>
<th>37.F28.B36</th>
<th>37.F29.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_0">GTX3:TX_MARGIN_LOW_0</th>
<th>37.F28.B3</th>
<th>37.F29.B2</th>
<th>37.F28.B2</th>
<th>37.F29.B1</th>
<th>37.F28.B1</th>
<th>37.F29.B0</th>
<th>37.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_1">GTX3:TX_MARGIN_LOW_1</th>
<th>37.F28.B11</th>
<th>37.F29.B10</th>
<th>37.F28.B10</th>
<th>37.F29.B9</th>
<th>37.F28.B9</th>
<th>37.F29.B8</th>
<th>37.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_2">GTX3:TX_MARGIN_LOW_2</th>
<th>37.F28.B19</th>
<th>37.F29.B18</th>
<th>37.F28.B18</th>
<th>37.F29.B17</th>
<th>37.F28.B17</th>
<th>37.F29.B16</th>
<th>37.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_3">GTX3:TX_MARGIN_LOW_3</th>
<th>37.F28.B27</th>
<th>37.F29.B26</th>
<th>37.F28.B26</th>
<th>37.F29.B25</th>
<th>37.F28.B25</th>
<th>37.F29.B24</th>
<th>37.F28.B24</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_MARGIN_LOW_4">GTX3:TX_MARGIN_LOW_4</th>
<th>37.F28.B35</th>
<th>37.F29.B34</th>
<th>37.F28.B34</th>
<th>37.F29.B33</th>
<th>37.F28.B33</th>
<th>37.F29.B32</th>
<th>37.F28.B32</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:PMA_RX_CFG">GTX0:PMA_RX_CFG</th>
<th>0.F28.B12</th>
<th>0.F29.B11</th>
<th>0.F28.B11</th>
<th>0.F29.B10</th>
<th>0.F28.B10</th>
<th>0.F29.B9</th>
<th>0.F28.B9</th>
<th>0.F29.B8</th>
<th>0.F28.B8</th>
<th>0.F29.B7</th>
<th>0.F28.B7</th>
<th>0.F29.B6</th>
<th>0.F28.B6</th>
<th>0.F29.B5</th>
<th>0.F28.B5</th>
<th>0.F29.B4</th>
<th>0.F28.B4</th>
<th>0.F29.B3</th>
<th>0.F28.B3</th>
<th>0.F29.B2</th>
<th>0.F28.B2</th>
<th>0.F29.B1</th>
<th>0.F28.B1</th>
<th>0.F29.B0</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PMA_RX_CFG">GTX1:PMA_RX_CFG</th>
<th>10.F28.B12</th>
<th>10.F29.B11</th>
<th>10.F28.B11</th>
<th>10.F29.B10</th>
<th>10.F28.B10</th>
<th>10.F29.B9</th>
<th>10.F28.B9</th>
<th>10.F29.B8</th>
<th>10.F28.B8</th>
<th>10.F29.B7</th>
<th>10.F28.B7</th>
<th>10.F29.B6</th>
<th>10.F28.B6</th>
<th>10.F29.B5</th>
<th>10.F28.B5</th>
<th>10.F29.B4</th>
<th>10.F28.B4</th>
<th>10.F29.B3</th>
<th>10.F28.B3</th>
<th>10.F29.B2</th>
<th>10.F28.B2</th>
<th>10.F29.B1</th>
<th>10.F28.B1</th>
<th>10.F29.B0</th>
<th>10.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PMA_RX_CFG">GTX2:PMA_RX_CFG</th>
<th>20.F28.B12</th>
<th>20.F29.B11</th>
<th>20.F28.B11</th>
<th>20.F29.B10</th>
<th>20.F28.B10</th>
<th>20.F29.B9</th>
<th>20.F28.B9</th>
<th>20.F29.B8</th>
<th>20.F28.B8</th>
<th>20.F29.B7</th>
<th>20.F28.B7</th>
<th>20.F29.B6</th>
<th>20.F28.B6</th>
<th>20.F29.B5</th>
<th>20.F28.B5</th>
<th>20.F29.B4</th>
<th>20.F28.B4</th>
<th>20.F29.B3</th>
<th>20.F28.B3</th>
<th>20.F29.B2</th>
<th>20.F28.B2</th>
<th>20.F29.B1</th>
<th>20.F28.B1</th>
<th>20.F29.B0</th>
<th>20.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PMA_RX_CFG">GTX3:PMA_RX_CFG</th>
<th>30.F28.B12</th>
<th>30.F29.B11</th>
<th>30.F28.B11</th>
<th>30.F29.B10</th>
<th>30.F28.B10</th>
<th>30.F29.B9</th>
<th>30.F28.B9</th>
<th>30.F29.B8</th>
<th>30.F28.B8</th>
<th>30.F29.B7</th>
<th>30.F28.B7</th>
<th>30.F29.B6</th>
<th>30.F28.B6</th>
<th>30.F29.B5</th>
<th>30.F28.B5</th>
<th>30.F29.B4</th>
<th>30.F28.B4</th>
<th>30.F29.B3</th>
<th>30.F28.B3</th>
<th>30.F29.B2</th>
<th>30.F28.B2</th>
<th>30.F29.B1</th>
<th>30.F28.B1</th>
<th>30.F29.B0</th>
<th>30.F28.B0</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[24]</td>
<td>[23]</td>
<td>[22]</td>
<td>[21]</td>
<td>[20]</td>
<td>[19]</td>
<td>[18]</td>
<td>[17]</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:PMA_TX_CFG">GTX0:PMA_TX_CFG</th>
<th>6.F29.B49</th>
<th>6.F28.B49</th>
<th>6.F29.B48</th>
<th>6.F28.B48</th>
<th>6.F29.B63</th>
<th>6.F28.B63</th>
<th>6.F29.B62</th>
<th>6.F28.B62</th>
<th>6.F29.B61</th>
<th>6.F28.B61</th>
<th>6.F29.B60</th>
<th>6.F28.B60</th>
<th>6.F29.B59</th>
<th>6.F28.B59</th>
<th>6.F29.B58</th>
<th>6.F28.B58</th>
<th>6.F29.B57</th>
<th>6.F28.B57</th>
<th>6.F29.B56</th>
<th>6.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:PMA_TX_CFG">GTX1:PMA_TX_CFG</th>
<th>16.F29.B49</th>
<th>16.F28.B49</th>
<th>16.F29.B48</th>
<th>16.F28.B48</th>
<th>16.F29.B63</th>
<th>16.F28.B63</th>
<th>16.F29.B62</th>
<th>16.F28.B62</th>
<th>16.F29.B61</th>
<th>16.F28.B61</th>
<th>16.F29.B60</th>
<th>16.F28.B60</th>
<th>16.F29.B59</th>
<th>16.F28.B59</th>
<th>16.F29.B58</th>
<th>16.F28.B58</th>
<th>16.F29.B57</th>
<th>16.F28.B57</th>
<th>16.F29.B56</th>
<th>16.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:PMA_TX_CFG">GTX2:PMA_TX_CFG</th>
<th>26.F29.B49</th>
<th>26.F28.B49</th>
<th>26.F29.B48</th>
<th>26.F28.B48</th>
<th>26.F29.B63</th>
<th>26.F28.B63</th>
<th>26.F29.B62</th>
<th>26.F28.B62</th>
<th>26.F29.B61</th>
<th>26.F28.B61</th>
<th>26.F29.B60</th>
<th>26.F28.B60</th>
<th>26.F29.B59</th>
<th>26.F28.B59</th>
<th>26.F29.B58</th>
<th>26.F28.B58</th>
<th>26.F29.B57</th>
<th>26.F28.B57</th>
<th>26.F29.B56</th>
<th>26.F28.B56</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:PMA_TX_CFG">GTX3:PMA_TX_CFG</th>
<th>36.F29.B49</th>
<th>36.F28.B49</th>
<th>36.F29.B48</th>
<th>36.F28.B48</th>
<th>36.F29.B63</th>
<th>36.F28.B63</th>
<th>36.F29.B62</th>
<th>36.F28.B62</th>
<th>36.F29.B61</th>
<th>36.F28.B61</th>
<th>36.F29.B60</th>
<th>36.F28.B60</th>
<th>36.F29.B59</th>
<th>36.F28.B59</th>
<th>36.F29.B58</th>
<th>36.F28.B58</th>
<th>36.F29.B57</th>
<th>36.F28.B57</th>
<th>36.F29.B56</th>
<th>36.F28.B56</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[19]</td>
<td>[18]</td>
<td>[17]</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RXPLLREFSEL_MODE">GTX0:RXPLLREFSEL_MODE</th>
<th>3.F28.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLLREFSEL_MODE">GTX0:TXPLLREFSEL_MODE</th>
<th>4.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLLREFSEL_MODE">GTX1:RXPLLREFSEL_MODE</th>
<th>13.F28.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLLREFSEL_MODE">GTX1:TXPLLREFSEL_MODE</th>
<th>14.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLLREFSEL_MODE">GTX2:RXPLLREFSEL_MODE</th>
<th>23.F28.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLLREFSEL_MODE">GTX2:TXPLLREFSEL_MODE</th>
<th>24.F28.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLLREFSEL_MODE">GTX3:RXPLLREFSEL_MODE</th>
<th>33.F28.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLLREFSEL_MODE">GTX3:TXPLLREFSEL_MODE</th>
<th>34.F28.B3</th>
</tr>

</thead>

<tbody>
<tr><td>STATIC</td>
<td>0</td>
</tr>

<tr><td>DYNAMIC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RXPLLREFSEL_STATIC">GTX0:RXPLLREFSEL_STATIC</th>
<th>3.F29.B36</th>
<th>3.F28.B36</th>
<th>3.F29.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLLREFSEL_STATIC">GTX0:TXPLLREFSEL_STATIC</th>
<th>4.F29.B4</th>
<th>4.F28.B4</th>
<th>4.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLLREFSEL_STATIC">GTX1:RXPLLREFSEL_STATIC</th>
<th>13.F29.B36</th>
<th>13.F28.B36</th>
<th>13.F29.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLLREFSEL_STATIC">GTX1:TXPLLREFSEL_STATIC</th>
<th>14.F29.B4</th>
<th>14.F28.B4</th>
<th>14.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLLREFSEL_STATIC">GTX2:RXPLLREFSEL_STATIC</th>
<th>23.F29.B36</th>
<th>23.F28.B36</th>
<th>23.F29.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLLREFSEL_STATIC">GTX2:TXPLLREFSEL_STATIC</th>
<th>24.F29.B4</th>
<th>24.F28.B4</th>
<th>24.F29.B3</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLLREFSEL_STATIC">GTX3:RXPLLREFSEL_STATIC</th>
<th>33.F29.B36</th>
<th>33.F28.B36</th>
<th>33.F29.B35</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLLREFSEL_STATIC">GTX3:TXPLLREFSEL_STATIC</th>
<th>34.F29.B4</th>
<th>34.F28.B4</th>
<th>34.F29.B3</th>
</tr>

</thead>

<tbody>
<tr><td>MGTREFCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MGTREFCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NORTHREFCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NORTHREFCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SOUTHREFCLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SOUTHREFCLK1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CAS_CLK</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TESTCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RXPLLREFSEL_TESTCLK">GTX0:RXPLLREFSEL_TESTCLK</th>
<th>3.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLLREFSEL_TESTCLK">GTX0:TXPLLREFSEL_TESTCLK</th>
<th>4.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLLREFSEL_TESTCLK">GTX1:RXPLLREFSEL_TESTCLK</th>
<th>13.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLLREFSEL_TESTCLK">GTX1:TXPLLREFSEL_TESTCLK</th>
<th>14.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLLREFSEL_TESTCLK">GTX2:RXPLLREFSEL_TESTCLK</th>
<th>23.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLLREFSEL_TESTCLK">GTX2:TXPLLREFSEL_TESTCLK</th>
<th>24.F28.B0</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLLREFSEL_TESTCLK">GTX3:RXPLLREFSEL_TESTCLK</th>
<th>33.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLLREFSEL_TESTCLK">GTX3:TXPLLREFSEL_TESTCLK</th>
<th>34.F28.B0</th>
</tr>

</thead>

<tbody>
<tr><td>GREFCLK</td>
<td>0</td>
</tr>

<tr><td>PERFCLK</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RXPLL_COM_CFG">GTX0:RXPLL_COM_CFG</th>
<th>3.F29.B19</th>
<th>3.F28.B19</th>
<th>3.F29.B18</th>
<th>3.F28.B18</th>
<th>3.F29.B17</th>
<th>3.F28.B17</th>
<th>3.F29.B16</th>
<th>3.F28.B16</th>
<th>3.F29.B15</th>
<th>3.F28.B15</th>
<th>3.F29.B14</th>
<th>3.F28.B14</th>
<th>3.F29.B13</th>
<th>3.F28.B13</th>
<th>3.F29.B12</th>
<th>3.F28.B12</th>
<th>3.F29.B11</th>
<th>3.F28.B11</th>
<th>3.F29.B10</th>
<th>3.F28.B10</th>
<th>3.F29.B9</th>
<th>3.F28.B9</th>
<th>3.F29.B8</th>
<th>3.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLL_COM_CFG">GTX0:TXPLL_COM_CFG</th>
<th>3.F29.B51</th>
<th>3.F28.B51</th>
<th>3.F29.B50</th>
<th>3.F28.B50</th>
<th>3.F29.B49</th>
<th>3.F28.B49</th>
<th>3.F29.B48</th>
<th>3.F28.B48</th>
<th>3.F29.B47</th>
<th>3.F28.B47</th>
<th>3.F29.B46</th>
<th>3.F28.B46</th>
<th>3.F29.B45</th>
<th>3.F28.B45</th>
<th>3.F29.B44</th>
<th>3.F28.B44</th>
<th>3.F29.B43</th>
<th>3.F28.B43</th>
<th>3.F29.B42</th>
<th>3.F28.B42</th>
<th>3.F29.B41</th>
<th>3.F28.B41</th>
<th>3.F29.B40</th>
<th>3.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLL_COM_CFG">GTX1:RXPLL_COM_CFG</th>
<th>13.F29.B19</th>
<th>13.F28.B19</th>
<th>13.F29.B18</th>
<th>13.F28.B18</th>
<th>13.F29.B17</th>
<th>13.F28.B17</th>
<th>13.F29.B16</th>
<th>13.F28.B16</th>
<th>13.F29.B15</th>
<th>13.F28.B15</th>
<th>13.F29.B14</th>
<th>13.F28.B14</th>
<th>13.F29.B13</th>
<th>13.F28.B13</th>
<th>13.F29.B12</th>
<th>13.F28.B12</th>
<th>13.F29.B11</th>
<th>13.F28.B11</th>
<th>13.F29.B10</th>
<th>13.F28.B10</th>
<th>13.F29.B9</th>
<th>13.F28.B9</th>
<th>13.F29.B8</th>
<th>13.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLL_COM_CFG">GTX1:TXPLL_COM_CFG</th>
<th>13.F29.B51</th>
<th>13.F28.B51</th>
<th>13.F29.B50</th>
<th>13.F28.B50</th>
<th>13.F29.B49</th>
<th>13.F28.B49</th>
<th>13.F29.B48</th>
<th>13.F28.B48</th>
<th>13.F29.B47</th>
<th>13.F28.B47</th>
<th>13.F29.B46</th>
<th>13.F28.B46</th>
<th>13.F29.B45</th>
<th>13.F28.B45</th>
<th>13.F29.B44</th>
<th>13.F28.B44</th>
<th>13.F29.B43</th>
<th>13.F28.B43</th>
<th>13.F29.B42</th>
<th>13.F28.B42</th>
<th>13.F29.B41</th>
<th>13.F28.B41</th>
<th>13.F29.B40</th>
<th>13.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLL_COM_CFG">GTX2:RXPLL_COM_CFG</th>
<th>23.F29.B19</th>
<th>23.F28.B19</th>
<th>23.F29.B18</th>
<th>23.F28.B18</th>
<th>23.F29.B17</th>
<th>23.F28.B17</th>
<th>23.F29.B16</th>
<th>23.F28.B16</th>
<th>23.F29.B15</th>
<th>23.F28.B15</th>
<th>23.F29.B14</th>
<th>23.F28.B14</th>
<th>23.F29.B13</th>
<th>23.F28.B13</th>
<th>23.F29.B12</th>
<th>23.F28.B12</th>
<th>23.F29.B11</th>
<th>23.F28.B11</th>
<th>23.F29.B10</th>
<th>23.F28.B10</th>
<th>23.F29.B9</th>
<th>23.F28.B9</th>
<th>23.F29.B8</th>
<th>23.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLL_COM_CFG">GTX2:TXPLL_COM_CFG</th>
<th>23.F29.B51</th>
<th>23.F28.B51</th>
<th>23.F29.B50</th>
<th>23.F28.B50</th>
<th>23.F29.B49</th>
<th>23.F28.B49</th>
<th>23.F29.B48</th>
<th>23.F28.B48</th>
<th>23.F29.B47</th>
<th>23.F28.B47</th>
<th>23.F29.B46</th>
<th>23.F28.B46</th>
<th>23.F29.B45</th>
<th>23.F28.B45</th>
<th>23.F29.B44</th>
<th>23.F28.B44</th>
<th>23.F29.B43</th>
<th>23.F28.B43</th>
<th>23.F29.B42</th>
<th>23.F28.B42</th>
<th>23.F29.B41</th>
<th>23.F28.B41</th>
<th>23.F29.B40</th>
<th>23.F28.B40</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLL_COM_CFG">GTX3:RXPLL_COM_CFG</th>
<th>33.F29.B19</th>
<th>33.F28.B19</th>
<th>33.F29.B18</th>
<th>33.F28.B18</th>
<th>33.F29.B17</th>
<th>33.F28.B17</th>
<th>33.F29.B16</th>
<th>33.F28.B16</th>
<th>33.F29.B15</th>
<th>33.F28.B15</th>
<th>33.F29.B14</th>
<th>33.F28.B14</th>
<th>33.F29.B13</th>
<th>33.F28.B13</th>
<th>33.F29.B12</th>
<th>33.F28.B12</th>
<th>33.F29.B11</th>
<th>33.F28.B11</th>
<th>33.F29.B10</th>
<th>33.F28.B10</th>
<th>33.F29.B9</th>
<th>33.F28.B9</th>
<th>33.F29.B8</th>
<th>33.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLL_COM_CFG">GTX3:TXPLL_COM_CFG</th>
<th>33.F29.B51</th>
<th>33.F28.B51</th>
<th>33.F29.B50</th>
<th>33.F28.B50</th>
<th>33.F29.B49</th>
<th>33.F28.B49</th>
<th>33.F29.B48</th>
<th>33.F28.B48</th>
<th>33.F29.B47</th>
<th>33.F28.B47</th>
<th>33.F29.B46</th>
<th>33.F28.B46</th>
<th>33.F29.B45</th>
<th>33.F28.B45</th>
<th>33.F29.B44</th>
<th>33.F28.B44</th>
<th>33.F29.B43</th>
<th>33.F28.B43</th>
<th>33.F29.B42</th>
<th>33.F28.B42</th>
<th>33.F29.B41</th>
<th>33.F28.B41</th>
<th>33.F29.B40</th>
<th>33.F28.B40</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[23]</td>
<td>[22]</td>
<td>[21]</td>
<td>[20]</td>
<td>[19]</td>
<td>[18]</td>
<td>[17]</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RXPLL_DIVSEL45_FB">GTX0:RXPLL_DIVSEL45_FB</th>
<th>3.F28.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLL_DIVSEL45_FB">GTX0:TXPLL_DIVSEL45_FB</th>
<th>3.F28.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLL_DIVSEL45_FB">GTX1:RXPLL_DIVSEL45_FB</th>
<th>13.F28.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLL_DIVSEL45_FB">GTX1:TXPLL_DIVSEL45_FB</th>
<th>13.F28.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLL_DIVSEL45_FB">GTX2:RXPLL_DIVSEL45_FB</th>
<th>23.F28.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLL_DIVSEL45_FB">GTX2:TXPLL_DIVSEL45_FB</th>
<th>23.F28.B59</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLL_DIVSEL45_FB">GTX3:RXPLL_DIVSEL45_FB</th>
<th>33.F28.B27</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLL_DIVSEL45_FB">GTX3:TXPLL_DIVSEL45_FB</th>
<th>33.F28.B59</th>
</tr>

</thead>

<tbody>
<tr><td>4</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_FB">GTX0:RXPLL_DIVSEL_FB</th>
<th>3.F28.B26</th>
<th>3.F29.B25</th>
<th>3.F28.B25</th>
<th>3.F29.B24</th>
<th>3.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_REF">GTX0:RXPLL_DIVSEL_REF</th>
<th>3.F28.B34</th>
<th>3.F29.B33</th>
<th>3.F28.B33</th>
<th>3.F29.B32</th>
<th>3.F29.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_FB">GTX0:TXPLL_DIVSEL_FB</th>
<th>3.F28.B58</th>
<th>3.F29.B57</th>
<th>3.F28.B57</th>
<th>3.F29.B56</th>
<th>3.F29.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_REF">GTX0:TXPLL_DIVSEL_REF</th>
<th>4.F28.B2</th>
<th>4.F29.B1</th>
<th>4.F28.B1</th>
<th>4.F29.B0</th>
<th>4.F29.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_FB">GTX1:RXPLL_DIVSEL_FB</th>
<th>13.F28.B26</th>
<th>13.F29.B25</th>
<th>13.F28.B25</th>
<th>13.F29.B24</th>
<th>13.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_REF">GTX1:RXPLL_DIVSEL_REF</th>
<th>13.F28.B34</th>
<th>13.F29.B33</th>
<th>13.F28.B33</th>
<th>13.F29.B32</th>
<th>13.F29.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_FB">GTX1:TXPLL_DIVSEL_FB</th>
<th>13.F28.B58</th>
<th>13.F29.B57</th>
<th>13.F28.B57</th>
<th>13.F29.B56</th>
<th>13.F29.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_REF">GTX1:TXPLL_DIVSEL_REF</th>
<th>14.F28.B2</th>
<th>14.F29.B1</th>
<th>14.F28.B1</th>
<th>14.F29.B0</th>
<th>14.F29.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_FB">GTX2:RXPLL_DIVSEL_FB</th>
<th>23.F28.B26</th>
<th>23.F29.B25</th>
<th>23.F28.B25</th>
<th>23.F29.B24</th>
<th>23.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_REF">GTX2:RXPLL_DIVSEL_REF</th>
<th>23.F28.B34</th>
<th>23.F29.B33</th>
<th>23.F28.B33</th>
<th>23.F29.B32</th>
<th>23.F29.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_FB">GTX2:TXPLL_DIVSEL_FB</th>
<th>23.F28.B58</th>
<th>23.F29.B57</th>
<th>23.F28.B57</th>
<th>23.F29.B56</th>
<th>23.F29.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_REF">GTX2:TXPLL_DIVSEL_REF</th>
<th>24.F28.B2</th>
<th>24.F29.B1</th>
<th>24.F28.B1</th>
<th>24.F29.B0</th>
<th>24.F29.B2</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_FB">GTX3:RXPLL_DIVSEL_FB</th>
<th>33.F28.B26</th>
<th>33.F29.B25</th>
<th>33.F28.B25</th>
<th>33.F29.B24</th>
<th>33.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_REF">GTX3:RXPLL_DIVSEL_REF</th>
<th>33.F28.B34</th>
<th>33.F29.B33</th>
<th>33.F28.B33</th>
<th>33.F29.B32</th>
<th>33.F29.B34</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_FB">GTX3:TXPLL_DIVSEL_FB</th>
<th>33.F28.B58</th>
<th>33.F29.B57</th>
<th>33.F28.B57</th>
<th>33.F29.B56</th>
<th>33.F29.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_REF">GTX3:TXPLL_DIVSEL_REF</th>
<th>34.F28.B2</th>
<th>34.F29.B1</th>
<th>34.F28.B1</th>
<th>34.F29.B0</th>
<th>34.F29.B2</th>
</tr>

</thead>

<tbody>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>12</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>16</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>20</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RXPLL_DIVSEL_OUT">GTX0:RXPLL_DIVSEL_OUT</th>
<th>3.F29.B31</th>
<th>3.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TXPLL_DIVSEL_OUT">GTX0:TXPLL_DIVSEL_OUT</th>
<th>3.F29.B63</th>
<th>3.F28.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXPLL_DIVSEL_OUT">GTX1:RXPLL_DIVSEL_OUT</th>
<th>13.F29.B31</th>
<th>13.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXPLL_DIVSEL_OUT">GTX1:TXPLL_DIVSEL_OUT</th>
<th>13.F29.B63</th>
<th>13.F28.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXPLL_DIVSEL_OUT">GTX2:RXPLL_DIVSEL_OUT</th>
<th>23.F29.B31</th>
<th>23.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXPLL_DIVSEL_OUT">GTX2:TXPLL_DIVSEL_OUT</th>
<th>23.F29.B63</th>
<th>23.F28.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXPLL_DIVSEL_OUT">GTX3:RXPLL_DIVSEL_OUT</th>
<th>33.F29.B31</th>
<th>33.F28.B31</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXPLL_DIVSEL_OUT">GTX3:TXPLL_DIVSEL_OUT</th>
<th>33.F29.B63</th>
<th>33.F28.B63</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RXRECCLK_CTRL">GTX0:RXRECCLK_CTRL</th>
<th>8.F29.B25</th>
<th>8.F28.B26</th>
<th>8.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RXRECCLK_CTRL">GTX1:RXRECCLK_CTRL</th>
<th>18.F29.B25</th>
<th>18.F28.B26</th>
<th>18.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RXRECCLK_CTRL">GTX2:RXRECCLK_CTRL</th>
<th>28.F29.B25</th>
<th>28.F28.B26</th>
<th>28.F29.B26</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RXRECCLK_CTRL">GTX3:RXRECCLK_CTRL</th>
<th>38.F29.B25</th>
<th>38.F28.B26</th>
<th>38.F29.B26</th>
</tr>

</thead>

<tbody>
<tr><td>RXRECCLKPCS</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RXPLLREFCLK_DIV2</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RXRECCLKPMA_DIV2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF_HIGH</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>RXRECCLKPMA_DIV1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF_LOW</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RXPLLREFCLK_DIV1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CLKTESTSIG1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RX_CLK25_DIVIDER">GTX0:RX_CLK25_DIVIDER</th>
<th>2.F29.B60</th>
<th>2.F28.B60</th>
<th>2.F29.B59</th>
<th>2.F28.B59</th>
<th>2.F29.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_CLK25_DIVIDER">GTX0:TX_CLK25_DIVIDER</th>
<th>4.F28.B31</th>
<th>4.F29.B30</th>
<th>4.F28.B30</th>
<th>4.F29.B29</th>
<th>4.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_CLK25_DIVIDER">GTX1:RX_CLK25_DIVIDER</th>
<th>12.F29.B60</th>
<th>12.F28.B60</th>
<th>12.F29.B59</th>
<th>12.F28.B59</th>
<th>12.F29.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_CLK25_DIVIDER">GTX1:TX_CLK25_DIVIDER</th>
<th>14.F28.B31</th>
<th>14.F29.B30</th>
<th>14.F28.B30</th>
<th>14.F29.B29</th>
<th>14.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_CLK25_DIVIDER">GTX2:RX_CLK25_DIVIDER</th>
<th>22.F29.B60</th>
<th>22.F28.B60</th>
<th>22.F29.B59</th>
<th>22.F28.B59</th>
<th>22.F29.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_CLK25_DIVIDER">GTX2:TX_CLK25_DIVIDER</th>
<th>24.F28.B31</th>
<th>24.F29.B30</th>
<th>24.F28.B30</th>
<th>24.F29.B29</th>
<th>24.F28.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_CLK25_DIVIDER">GTX3:RX_CLK25_DIVIDER</th>
<th>32.F29.B60</th>
<th>32.F28.B60</th>
<th>32.F29.B59</th>
<th>32.F28.B59</th>
<th>32.F29.B58</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_CLK25_DIVIDER">GTX3:TX_CLK25_DIVIDER</th>
<th>34.F28.B31</th>
<th>34.F29.B30</th>
<th>34.F28.B30</th>
<th>34.F29.B29</th>
<th>34.F28.B29</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>9</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>11</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>13</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>17</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>19</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>20</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>21</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>22</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>23</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>24</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>25</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>26</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>27</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>28</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>29</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>30</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>31</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>32</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RX_DATA_WIDTH">GTX0:RX_DATA_WIDTH</th>
<th>2.F28.B63</th>
<th>2.F29.B62</th>
<th>2.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX0:TX_DATA_WIDTH">GTX0:TX_DATA_WIDTH</th>
<th>6.F28.B15</th>
<th>6.F29.B14</th>
<th>6.F28.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_DATA_WIDTH">GTX1:RX_DATA_WIDTH</th>
<th>12.F28.B63</th>
<th>12.F29.B62</th>
<th>12.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_DATA_WIDTH">GTX1:TX_DATA_WIDTH</th>
<th>16.F28.B15</th>
<th>16.F29.B14</th>
<th>16.F28.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_DATA_WIDTH">GTX2:RX_DATA_WIDTH</th>
<th>22.F28.B63</th>
<th>22.F29.B62</th>
<th>22.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_DATA_WIDTH">GTX2:TX_DATA_WIDTH</th>
<th>26.F28.B15</th>
<th>26.F29.B14</th>
<th>26.F28.B14</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_DATA_WIDTH">GTX3:RX_DATA_WIDTH</th>
<th>32.F28.B63</th>
<th>32.F29.B62</th>
<th>32.F28.B62</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_DATA_WIDTH">GTX3:TX_DATA_WIDTH</th>
<th>36.F28.B15</th>
<th>36.F29.B14</th>
<th>36.F28.B14</th>
</tr>

</thead>

<tbody>
<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>16</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>20</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>32</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>40</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RX_FIFO_ADDR_MODE">GTX0:RX_FIFO_ADDR_MODE</th>
<th>1.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_FIFO_ADDR_MODE">GTX1:RX_FIFO_ADDR_MODE</th>
<th>11.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_FIFO_ADDR_MODE">GTX2:RX_FIFO_ADDR_MODE</th>
<th>21.F29.B38</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_FIFO_ADDR_MODE">GTX3:RX_FIFO_ADDR_MODE</th>
<th>31.F29.B38</th>
</tr>

</thead>

<tbody>
<tr><td>FULL</td>
<td>0</td>
</tr>

<tr><td>FAST</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RX_LOS_INVALID_INCR">GTX0:RX_LOS_INVALID_INCR</th>
<th>0.F29.B55</th>
<th>0.F28.B55</th>
<th>0.F29.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_LOS_INVALID_INCR">GTX1:RX_LOS_INVALID_INCR</th>
<th>10.F29.B55</th>
<th>10.F28.B55</th>
<th>10.F29.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_LOS_INVALID_INCR">GTX2:RX_LOS_INVALID_INCR</th>
<th>20.F29.B55</th>
<th>20.F28.B55</th>
<th>20.F29.B54</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_LOS_INVALID_INCR">GTX3:RX_LOS_INVALID_INCR</th>
<th>30.F29.B55</th>
<th>30.F28.B55</th>
<th>30.F29.B54</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>16</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>32</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>64</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>128</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RX_LOS_THRESHOLD">GTX0:RX_LOS_THRESHOLD</th>
<th>0.F28.B54</th>
<th>0.F29.B53</th>
<th>0.F28.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_LOS_THRESHOLD">GTX1:RX_LOS_THRESHOLD</th>
<th>10.F28.B54</th>
<th>10.F29.B53</th>
<th>10.F28.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_LOS_THRESHOLD">GTX2:RX_LOS_THRESHOLD</th>
<th>20.F28.B54</th>
<th>20.F29.B53</th>
<th>20.F28.B53</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_LOS_THRESHOLD">GTX3:RX_LOS_THRESHOLD</th>
<th>30.F28.B54</th>
<th>30.F29.B53</th>
<th>30.F28.B53</th>
</tr>

</thead>

<tbody>
<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>16</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>32</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>64</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>128</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>256</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>512</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RX_SLIDE_MODE">GTX0:RX_SLIDE_MODE</th>
<th>2.F29.B22</th>
<th>2.F28.B22</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_SLIDE_MODE">GTX1:RX_SLIDE_MODE</th>
<th>12.F29.B22</th>
<th>12.F28.B22</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_SLIDE_MODE">GTX2:RX_SLIDE_MODE</th>
<th>22.F29.B22</th>
<th>22.F28.B22</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_SLIDE_MODE">GTX3:RX_SLIDE_MODE</th>
<th>32.F29.B22</th>
<th>32.F28.B22</th>
</tr>

</thead>

<tbody>
<tr><td>#OFF</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>AUTO</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PCS</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PMA</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:RX_XCLK_SEL">GTX0:RX_XCLK_SEL</th>
<th>1.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:RX_XCLK_SEL">GTX1:RX_XCLK_SEL</th>
<th>11.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:RX_XCLK_SEL">GTX2:RX_XCLK_SEL</th>
<th>21.F29.B29</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:RX_XCLK_SEL">GTX3:RX_XCLK_SEL</th>
<th>31.F29.B29</th>
</tr>

</thead>

<tbody>
<tr><td>RXREC</td>
<td>0</td>
</tr>

<tr><td>RXUSR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:TRANS_TIME_FROM_P2">GTX0:TRANS_TIME_FROM_P2</th>
<th>4.F29.B37</th>
<th>4.F28.B37</th>
<th>4.F29.B36</th>
<th>4.F28.B36</th>
<th>4.F29.B35</th>
<th>4.F28.B35</th>
<th>4.F29.B34</th>
<th>4.F28.B34</th>
<th>4.F29.B33</th>
<th>4.F28.B33</th>
<th>4.F29.B32</th>
<th>4.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TRANS_TIME_FROM_P2">GTX1:TRANS_TIME_FROM_P2</th>
<th>14.F29.B37</th>
<th>14.F28.B37</th>
<th>14.F29.B36</th>
<th>14.F28.B36</th>
<th>14.F29.B35</th>
<th>14.F28.B35</th>
<th>14.F29.B34</th>
<th>14.F28.B34</th>
<th>14.F29.B33</th>
<th>14.F28.B33</th>
<th>14.F29.B32</th>
<th>14.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TRANS_TIME_FROM_P2">GTX2:TRANS_TIME_FROM_P2</th>
<th>24.F29.B37</th>
<th>24.F28.B37</th>
<th>24.F29.B36</th>
<th>24.F28.B36</th>
<th>24.F29.B35</th>
<th>24.F28.B35</th>
<th>24.F29.B34</th>
<th>24.F28.B34</th>
<th>24.F29.B33</th>
<th>24.F28.B33</th>
<th>24.F29.B32</th>
<th>24.F28.B32</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TRANS_TIME_FROM_P2">GTX3:TRANS_TIME_FROM_P2</th>
<th>34.F29.B37</th>
<th>34.F28.B37</th>
<th>34.F29.B36</th>
<th>34.F28.B36</th>
<th>34.F29.B35</th>
<th>34.F28.B35</th>
<th>34.F29.B34</th>
<th>34.F28.B34</th>
<th>34.F29.B33</th>
<th>34.F28.B33</th>
<th>34.F29.B32</th>
<th>34.F28.B32</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:TST_ATTR">GTX0:TST_ATTR</th>
<th>8.F29.B15</th>
<th>8.F28.B15</th>
<th>8.F29.B14</th>
<th>8.F28.B14</th>
<th>8.F29.B13</th>
<th>8.F28.B13</th>
<th>8.F29.B12</th>
<th>8.F28.B12</th>
<th>8.F29.B11</th>
<th>8.F28.B11</th>
<th>8.F29.B10</th>
<th>8.F28.B10</th>
<th>8.F29.B9</th>
<th>8.F28.B9</th>
<th>8.F29.B8</th>
<th>8.F28.B8</th>
<th>8.F29.B23</th>
<th>8.F28.B23</th>
<th>8.F29.B22</th>
<th>8.F28.B22</th>
<th>8.F29.B21</th>
<th>8.F28.B21</th>
<th>8.F29.B20</th>
<th>8.F28.B20</th>
<th>8.F29.B19</th>
<th>8.F28.B19</th>
<th>8.F29.B18</th>
<th>8.F28.B18</th>
<th>8.F29.B17</th>
<th>8.F28.B17</th>
<th>8.F29.B16</th>
<th>8.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TST_ATTR">GTX1:TST_ATTR</th>
<th>18.F29.B15</th>
<th>18.F28.B15</th>
<th>18.F29.B14</th>
<th>18.F28.B14</th>
<th>18.F29.B13</th>
<th>18.F28.B13</th>
<th>18.F29.B12</th>
<th>18.F28.B12</th>
<th>18.F29.B11</th>
<th>18.F28.B11</th>
<th>18.F29.B10</th>
<th>18.F28.B10</th>
<th>18.F29.B9</th>
<th>18.F28.B9</th>
<th>18.F29.B8</th>
<th>18.F28.B8</th>
<th>18.F29.B23</th>
<th>18.F28.B23</th>
<th>18.F29.B22</th>
<th>18.F28.B22</th>
<th>18.F29.B21</th>
<th>18.F28.B21</th>
<th>18.F29.B20</th>
<th>18.F28.B20</th>
<th>18.F29.B19</th>
<th>18.F28.B19</th>
<th>18.F29.B18</th>
<th>18.F28.B18</th>
<th>18.F29.B17</th>
<th>18.F28.B17</th>
<th>18.F29.B16</th>
<th>18.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TST_ATTR">GTX2:TST_ATTR</th>
<th>28.F29.B15</th>
<th>28.F28.B15</th>
<th>28.F29.B14</th>
<th>28.F28.B14</th>
<th>28.F29.B13</th>
<th>28.F28.B13</th>
<th>28.F29.B12</th>
<th>28.F28.B12</th>
<th>28.F29.B11</th>
<th>28.F28.B11</th>
<th>28.F29.B10</th>
<th>28.F28.B10</th>
<th>28.F29.B9</th>
<th>28.F28.B9</th>
<th>28.F29.B8</th>
<th>28.F28.B8</th>
<th>28.F29.B23</th>
<th>28.F28.B23</th>
<th>28.F29.B22</th>
<th>28.F28.B22</th>
<th>28.F29.B21</th>
<th>28.F28.B21</th>
<th>28.F29.B20</th>
<th>28.F28.B20</th>
<th>28.F29.B19</th>
<th>28.F28.B19</th>
<th>28.F29.B18</th>
<th>28.F28.B18</th>
<th>28.F29.B17</th>
<th>28.F28.B17</th>
<th>28.F29.B16</th>
<th>28.F28.B16</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TST_ATTR">GTX3:TST_ATTR</th>
<th>38.F29.B15</th>
<th>38.F28.B15</th>
<th>38.F29.B14</th>
<th>38.F28.B14</th>
<th>38.F29.B13</th>
<th>38.F28.B13</th>
<th>38.F29.B12</th>
<th>38.F28.B12</th>
<th>38.F29.B11</th>
<th>38.F28.B11</th>
<th>38.F29.B10</th>
<th>38.F28.B10</th>
<th>38.F29.B9</th>
<th>38.F28.B9</th>
<th>38.F29.B8</th>
<th>38.F28.B8</th>
<th>38.F29.B23</th>
<th>38.F28.B23</th>
<th>38.F29.B22</th>
<th>38.F28.B22</th>
<th>38.F29.B21</th>
<th>38.F28.B21</th>
<th>38.F29.B20</th>
<th>38.F28.B20</th>
<th>38.F29.B19</th>
<th>38.F28.B19</th>
<th>38.F29.B18</th>
<th>38.F28.B18</th>
<th>38.F29.B17</th>
<th>38.F28.B17</th>
<th>38.F29.B16</th>
<th>38.F28.B16</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[31]</td>
<td>[30]</td>
<td>[29]</td>
<td>[28]</td>
<td>[27]</td>
<td>[26]</td>
<td>[25]</td>
<td>[24]</td>
<td>[23]</td>
<td>[22]</td>
<td>[21]</td>
<td>[20]</td>
<td>[19]</td>
<td>[18]</td>
<td>[17]</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:TXOUTCLK_CTRL">GTX0:TXOUTCLK_CTRL</th>
<th>8.F28.B24</th>
<th>8.F29.B24</th>
<th>8.F28.B25</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TXOUTCLK_CTRL">GTX1:TXOUTCLK_CTRL</th>
<th>18.F28.B24</th>
<th>18.F29.B24</th>
<th>18.F28.B25</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TXOUTCLK_CTRL">GTX2:TXOUTCLK_CTRL</th>
<th>28.F28.B24</th>
<th>28.F29.B24</th>
<th>28.F28.B25</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TXOUTCLK_CTRL">GTX3:TXOUTCLK_CTRL</th>
<th>38.F28.B24</th>
<th>38.F29.B24</th>
<th>38.F28.B25</th>
</tr>

</thead>

<tbody>
<tr><td>TXOUTCLKPCS</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TXPLLREFCLK_DIV2</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TXOUTCLKPMA_DIV2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF_HIGH</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>TXOUTCLKPMA_DIV1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF_LOW</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TXPLLREFCLK_DIV1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CLKTESTSIG0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:TX_CLK_SOURCE">GTX0:TX_CLK_SOURCE</th>
<th>3.F28.B60</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_CLK_SOURCE">GTX1:TX_CLK_SOURCE</th>
<th>13.F28.B60</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_CLK_SOURCE">GTX2:TX_CLK_SOURCE</th>
<th>23.F28.B60</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_CLK_SOURCE">GTX3:TX_CLK_SOURCE</th>
<th>33.F28.B60</th>
</tr>

</thead>

<tbody>
<tr><td>TXPLL</td>
<td>0</td>
</tr>

<tr><td>RXPLL</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:TX_DETECT_RX_CFG">GTX0:TX_DETECT_RX_CFG</th>
<th>4.F29.B14</th>
<th>4.F28.B14</th>
<th>4.F29.B13</th>
<th>4.F28.B13</th>
<th>4.F29.B12</th>
<th>4.F28.B12</th>
<th>4.F29.B11</th>
<th>4.F28.B11</th>
<th>4.F29.B10</th>
<th>4.F28.B10</th>
<th>4.F29.B9</th>
<th>4.F28.B9</th>
<th>4.F29.B8</th>
<th>4.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_DETECT_RX_CFG">GTX1:TX_DETECT_RX_CFG</th>
<th>14.F29.B14</th>
<th>14.F28.B14</th>
<th>14.F29.B13</th>
<th>14.F28.B13</th>
<th>14.F29.B12</th>
<th>14.F28.B12</th>
<th>14.F29.B11</th>
<th>14.F28.B11</th>
<th>14.F29.B10</th>
<th>14.F28.B10</th>
<th>14.F29.B9</th>
<th>14.F28.B9</th>
<th>14.F29.B8</th>
<th>14.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_DETECT_RX_CFG">GTX2:TX_DETECT_RX_CFG</th>
<th>24.F29.B14</th>
<th>24.F28.B14</th>
<th>24.F29.B13</th>
<th>24.F28.B13</th>
<th>24.F29.B12</th>
<th>24.F28.B12</th>
<th>24.F29.B11</th>
<th>24.F28.B11</th>
<th>24.F29.B10</th>
<th>24.F28.B10</th>
<th>24.F29.B9</th>
<th>24.F28.B9</th>
<th>24.F29.B8</th>
<th>24.F28.B8</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_DETECT_RX_CFG">GTX3:TX_DETECT_RX_CFG</th>
<th>34.F29.B14</th>
<th>34.F28.B14</th>
<th>34.F29.B13</th>
<th>34.F28.B13</th>
<th>34.F29.B12</th>
<th>34.F28.B12</th>
<th>34.F29.B11</th>
<th>34.F28.B11</th>
<th>34.F29.B10</th>
<th>34.F28.B10</th>
<th>34.F29.B9</th>
<th>34.F28.B9</th>
<th>34.F29.B8</th>
<th>34.F28.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:TX_DRIVE_MODE">GTX0:TX_DRIVE_MODE</th>
<th>7.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_DRIVE_MODE">GTX1:TX_DRIVE_MODE</th>
<th>17.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_DRIVE_MODE">GTX2:TX_DRIVE_MODE</th>
<th>27.F29.B39</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_DRIVE_MODE">GTX3:TX_DRIVE_MODE</th>
<th>37.F29.B39</th>
</tr>

</thead>

<tbody>
<tr><td>DIRECT</td>
<td>0</td>
</tr>

<tr><td>PIPE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-GTX0:TX_XCLK_SEL">GTX0:TX_XCLK_SEL</th>
<th>5.F28.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX1:TX_XCLK_SEL">GTX1:TX_XCLK_SEL</th>
<th>15.F28.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX2:TX_XCLK_SEL">GTX2:TX_XCLK_SEL</th>
<th>25.F28.B63</th>
</tr>

<tr><th id="tile-virtex6-GTX-GTX3:TX_XCLK_SEL">GTX3:TX_XCLK_SEL</th>
<th>35.F28.B63</th>
</tr>

</thead>

<tbody>
<tr><td>TXOUT</td>
<td>0</td>
</tr>

<tr><td>TXUSR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT0">HCLK_GTX:MUX.NORTHREFCLKOUT0</th>
<th>34.F29.B16</th>
<th>34.F28.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NORTHREFCLKIN0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MGTREFCLKOUT0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>MGTREFCLKOUT1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-HCLK_GTX:MUX.NORTHREFCLKOUT1">HCLK_GTX:MUX.NORTHREFCLKOUT1</th>
<th>34.F28.B18</th>
<th>34.F29.B17</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NORTHREFCLKIN1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MGTREFCLKOUT0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>MGTREFCLKOUT1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-HCLK_GTX:MUX.PERFCLK">HCLK_GTX:MUX.PERFCLK</th>
<th>14.F29.B22</th>
<th>14.F28.B22</th>
<th>14.F28.B23</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PERF0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PERF1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PERF2</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PERF3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT0">HCLK_GTX:MUX.SOUTHREFCLKOUT0</th>
<th>34.F29.B19</th>
<th>34.F28.B19</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SOUTHREFCLKIN0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MGTREFCLKIN0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>MGTREFCLKIN1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-GTX-HCLK_GTX:MUX.SOUTHREFCLKOUT1">HCLK_GTX:MUX.SOUTHREFCLKOUT1</th>
<th>34.F28.B21</th>
<th>34.F29.B20</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SOUTHREFCLKIN1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MGTREFCLKIN0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>MGTREFCLKIN1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex6/pcie.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex6/gth.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex6/pcie.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex6/gth.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
