#include <linux/kernel.h>
#include <linux/pinctrl/pinctrl.h>

#include "pinctrl-lg1k.h"

static struct pinmux_reg pinmux_regs[] = {
	[0] { 0xc3300920, },
	[1] { 0xc930743c, },
	[2] { 0xc93084f4, },
	[3] { 0xc93084f8, },
	[4] { 0xc93084fc, },
	[5] { 0xc930b460, },
	[6] { 0xc930b464, },
	[7] { 0xc930b468, },
	[8] { 0xc930e42c, },
	[9] { 0xc930e430, },
	[10] { 0xc930e434, },
	[11] { 0xc930e438, },
	[12] { 0xc930e43c, },
	[13] { 0xc930e440, },
	[14] { 0xc930e444, },
	[15] { 0xc930e448, },
	[16] { 0xc930e44c, },
	[17] { 0xc9c71604, },
	[18] { 0xc930e424, },
	[19] { 0xc930e5b0, },
	[20] { 0xc930b46c, },
	[21] { 0xc3780008, },
};

static struct gpio_pinmux_desc gpio_pinmux_descs[] = {
	{  27, 1, { &pinmux_regs[12], 0x00010000, 0x00010000, }, },
	{  28, 1, { &pinmux_regs[12], 0x00001000, 0x00001000, }, },
	{  29, 1, { &pinmux_regs[12], 0x00000100, 0x00000100, }, },
	{  30, 1, { &pinmux_regs[12], 0x00000010, 0x00000010, }, },
	{  31, 1, { &pinmux_regs[12], 0x00000001, 0x00000001, }, },
	{  32, 1, { &pinmux_regs[13], 0x10000000, 0x10000000, }, },
	{  33, 1, { &pinmux_regs[13], 0x01000000, 0x01000000, }, },
	{  34, 1, { &pinmux_regs[13], 0x00100000, 0x00100000, }, },
	{  35, 1, { &pinmux_regs[13], 0x00010000, 0x00010000, }, },
	{  36, 1, { &pinmux_regs[13], 0x00001000, 0x00001000, }, },
	{  37, 1, { &pinmux_regs[13], 0x00000100, 0x00000100, }, },
	{  38, 1, { &pinmux_regs[13], 0x00000010, 0x00000010, }, },
	{  39, 1, { &pinmux_regs[13], 0x00000001, 0x00000001, }, },
	{  40, 1, { &pinmux_regs[14], 0x10000000, 0x10000000, }, },
	{  41, 1, { &pinmux_regs[6], 0x00000010, 0x00000010, }, },
	{  43, 1, { &pinmux_regs[6], 0x00000001, 0x00000001, }, },
	{  44, 1, { &pinmux_regs[14], 0x00001000, 0x00001000, }, },
	{  45, 1, { &pinmux_regs[14], 0x00000100, 0x00000100, }, },
	{  46, 1, { &pinmux_regs[14], 0x00000010, 0x00000010, }, },
	{  47, 1, { &pinmux_regs[14], 0x00000001, 0x00000001, }, },
	{  48, 1, { &pinmux_regs[0], 0x10000000, 0x10000000, }, },
	{  49, 1, { &pinmux_regs[0], 0x01000000, 0x01000000, }, },
	{  50, 1, { &pinmux_regs[0], 0x00100000, 0x00100000, }, },
	{  51, 1, { &pinmux_regs[0], 0x00010000, 0x00010000, }, },
	{  52, 1, { &pinmux_regs[0], 0x00001000, 0x00001000, }, },
	{  53, 1, { &pinmux_regs[0], 0x00000100, 0x00000100, }, },
	{  54, 1, { &pinmux_regs[0], 0x00000010, 0x00000010, }, },
	{  55, 1, { &pinmux_regs[0], 0x00000001, 0x00000001, }, },
	{  56, 5, { &pinmux_regs[20], 0x00000001, 0x00000001, }, },
	{  56, 1, { &pinmux_regs[7], 0x10000000, 0x10000000, }, },
	{  57, 1, { &pinmux_regs[7], 0x01000000, 0x01000000, }, },
	{  58, 1, { &pinmux_regs[7], 0x00100000, 0x00100000, }, },
	{  59, 1, { &pinmux_regs[7], 0x00010000, 0x00010000, }, },
	{  60, 1, { &pinmux_regs[7], 0x00001000, 0x00001000, }, },
	{  61, 1, { &pinmux_regs[7], 0x00000100, 0x00000100, }, },
	{  62, 1, { &pinmux_regs[7], 0x00000010, 0x00000010, }, },
	{  63, 1, { &pinmux_regs[7], 0x00000001, 0x00000001, }, },
	{  65, 1, { &pinmux_regs[15], 0x01000000, 0x01000000, }, },
	{  66, 1, { &pinmux_regs[15], 0x00100000, 0x00100000, }, },
	{  67, 1, { &pinmux_regs[15], 0x00010000, 0x00010000, }, },
	{  68, 1, { &pinmux_regs[15], 0x00001000, 0x00001000, }, },
	{  69, 1, { &pinmux_regs[15], 0x00000100, 0x00000100, }, },
	{  70, 1, { &pinmux_regs[15], 0x00000010, 0x00000010, }, },
	{  71, 1, { &pinmux_regs[15], 0x00000001, 0x00000001, }, },
	{  72, 1, { &pinmux_regs[16], 0x10000000, 0x10000000, }, },
	{  73, 1, { &pinmux_regs[16], 0x01000000, 0x01000000, }, },
	{  74, 1, { &pinmux_regs[16], 0x00100000, 0x00100000, }, },
	{  75, 1, { &pinmux_regs[16], 0x00010000, 0x00010000, }, },
	{  76, 1, { &pinmux_regs[16], 0x00001000, 0x00001000, }, },
	{  77, 1, { &pinmux_regs[16], 0x00000100, 0x00000100, }, },
	{  78, 1, { &pinmux_regs[16], 0x00000010, 0x00000010, }, },
	{  79, 1, { &pinmux_regs[16], 0x00000001, 0x00000001, }, },
	{  81, 1, { &pinmux_regs[17], 0x00000100, 0x00000100, }, },
	{  82, 1, { &pinmux_regs[17], 0x00000010, 0x00000010, }, },
	{  83, 1, { &pinmux_regs[5], 0x00010000, 0x00010000, }, },
	{  84, 1, { &pinmux_regs[5], 0x00001000, 0x00001000, }, },
	{  85, 1, { &pinmux_regs[5], 0x00000100, 0x00000100, }, },
	{  86, 1, { &pinmux_regs[5], 0x00000010, 0x00000010, }, },
	{  87, 1, { &pinmux_regs[5], 0x00000001, 0x00000001, }, },
	{  88, 1, { &pinmux_regs[2], 0x00100000, 0x00100000, }, },
	{  89, 1, { &pinmux_regs[2], 0x00010000, 0x00010000, }, },
	{  90, 1, { &pinmux_regs[2], 0x00001000, 0x00001000, }, },
	{  91, 1, { &pinmux_regs[2], 0x00000100, 0x00000100, }, },
	{  92, 1, { &pinmux_regs[2], 0x00000010, 0x00000010, }, },
	{  93, 1, { &pinmux_regs[2], 0x00000001, 0x00000001, }, },
	{  96, 1, { &pinmux_regs[8], 0x10000000, 0x10000000, }, },
	{  97, 1, { &pinmux_regs[8], 0x01000000, 0x01000000, }, },
	{  98, 1, { &pinmux_regs[8], 0x00100000, 0x00100000, }, },
	{  99, 1, { &pinmux_regs[8], 0x00010000, 0x00010000, }, },
	{ 100, 1, { &pinmux_regs[8], 0x00001000, 0x00001000, }, },
	{ 101, 1, { &pinmux_regs[8], 0x00000100, 0x00000100, }, },
	{ 102, 1, { &pinmux_regs[8], 0x00000010, 0x00000010, }, },
	{ 103, 1, { &pinmux_regs[8], 0x00000001, 0x00000001, }, },
	{ 104, 1, { &pinmux_regs[9], 0x10000000, 0x10000000, }, },
	{ 105, 1, { &pinmux_regs[9], 0x01000000, 0x01000000, }, },
	{ 106, 1, { &pinmux_regs[9], 0x00100000, 0x00100000, }, },
	{ 107, 1, { &pinmux_regs[9], 0x00010000, 0x00010000, }, },
	{ 108, 1, { &pinmux_regs[9], 0x00001000, 0x00001000, }, },
	{ 109, 1, { &pinmux_regs[9], 0x00000100, 0x00000100, }, },
	{ 110, 1, { &pinmux_regs[9], 0x00000010, 0x00000010, }, },
	{ 111, 1, { &pinmux_regs[9], 0x00000001, 0x00000001, }, },
	{ 112, 1, { &pinmux_regs[3], 0x10000000, 0x10000000, }, },
	{ 113, 1, { &pinmux_regs[3], 0x01000000, 0x01000000, }, },
	{ 114, 1, { &pinmux_regs[3], 0x00100000, 0x00100000, }, },
	{ 115, 1, { &pinmux_regs[3], 0x00010000, 0x00010000, }, },
	{ 116, 1, { &pinmux_regs[3], 0x00001000, 0x00001000, }, },
	{ 117, 1, { &pinmux_regs[3], 0x00000100, 0x00000100, }, },
	{ 118, 1, { &pinmux_regs[3], 0x00000010, 0x00000010, }, },
	{ 119, 1, { &pinmux_regs[3], 0x00000001, 0x00000001, }, },
	{ 120, 1, { &pinmux_regs[4], 0x10000000, 0x10000000, }, },
	{ 121, 1, { &pinmux_regs[4], 0x01000000, 0x01000000, }, },
	{ 122, 1, { &pinmux_regs[4], 0x00100000, 0x00100000, }, },
	{ 123, 1, { &pinmux_regs[4], 0x00010000, 0x00010000, }, },
	{ 124, 1, { &pinmux_regs[4], 0x00001000, 0x00001000, }, },
	{ 125, 1, { &pinmux_regs[4], 0x00000100, 0x00000100, }, },
	{ 126, 1, { &pinmux_regs[4], 0x00000010, 0x00000010, }, },
	{ 127, 1, { &pinmux_regs[4], 0x00000001, 0x00000001, }, },
	{ 128, 1, { &pinmux_regs[10], 0x00000010, 0x00000010, }, },
	{ 129, 1, { &pinmux_regs[10], 0x00000001, 0x00000001, }, },
	{ 132, 1, { &pinmux_regs[1], 0x00001000, 0x00001000, }, },
	{ 133, 1, { &pinmux_regs[1], 0x00000100, 0x00000100, }, },
	{ 134, 1, { &pinmux_regs[1], 0x00000010, 0x00000010, }, },
	{ 135, 1, { &pinmux_regs[1], 0x00000001, 0x00000001, }, },
	{ 136, 1, { &pinmux_regs[11], 0x10000000, 0x10000000, }, },
	{ 138, 1, { &pinmux_regs[11], 0x00100000, 0x00100000, }, },
	{ 139, 1, { &pinmux_regs[11], 0x00010000, 0x00010000, }, },
	{ 140, 1, { &pinmux_regs[11], 0x00001000, 0x00001000, }, },
	{ 141, 1, { &pinmux_regs[11], 0x00000100, 0x00000100, }, },
	{ 142, 1, { &pinmux_regs[11], 0x00000010, 0x00000010, }, },
	{ 143, 1, { &pinmux_regs[11], 0x00000001, 0x00000001, }, },
};

static struct pinctrl_pin_desc const pin_descs[] = {
	PINCTRL_PIN(0, "AK1:GPIO0/PWM_IN_CH9"),
	PINCTRL_PIN(1, "AJ2:GPIO1/PWM_IN_CH8"),
	PINCTRL_PIN(2, "AK2:GPIO2/PWM_IN_CH7"),
	PINCTRL_PIN(3, "AH2:GPIO3/PWM_IN_CH6"),
	PINCTRL_PIN(4, "AH3:GPIO4/PWM_IN_CH5"),
	PINCTRL_PIN(5, "AH1:GPIO5/PWM_IN_CH4"),
	PINCTRL_PIN(6, "AJ3:GPIO6/PWM_IN_CH3"),
	PINCTRL_PIN(7, "AF7:GPIO7/PWM_IN_CH2"),
	PINCTRL_PIN(8, "AH5:GPIO8/PWM_IN_CH1"),
	PINCTRL_PIN(9, "AG6:GPIO9/PWM_IN_CH0"),
	PINCTRL_PIN(10, "AH7:GPIO10//PWM_OUT_CH0"),
	PINCTRL_PIN(11, "AH6:GPIO11/PWM_OUT_CH2"),
	PINCTRL_PIN(12, "AE7:GPIO12/PWM_OUT_CH1"),
	PINCTRL_PIN(13, "AG7:GPIO13"),
	PINCTRL_PIN(14, "AD7:GPIO14"),
	PINCTRL_PIN(15, "AC7:GPIO15"),
	PINCTRL_PIN(16, "AB7:GPIO16/AUD_PCMI3LRCH1"),
	PINCTRL_PIN(17, "Y6:GPIO17/AUD_PCMI3LRCH2"),
	PINCTRL_PIN(18, "AB6:GPIO18/LED_SCL_I/PHY_SCL(HDMI)"),
	PINCTRL_PIN(19, "AA6:GPIO19/LED_SDA_I/PHY_SDA(HDMI)"),
	PINCTRL_PIN(20, "AB5:GPIO20/VS_IN/EB_ADDR_OUT21"),
	PINCTRL_PIN(21, "AC5:GPIO21/AUD_DACRLRCH/EB_ADDR_OUT20"),
	PINCTRL_PIN(22, "Y5:GPIO22/UART2_RXD/EB_ADDR_OUT19"),
	PINCTRL_PIN(23, "Y7:GPIO23/UART2_TXD/EB_ADDR_OUT18"),
	PINCTRL_PIN(24, "AA7:GPIO24/SCL8/EB_ADDR_OUT16"),
	PINCTRL_PIN(25, "W5:GPIO25/SDA8/EB_ADDR_OUT17"),
	PINCTRL_PIN(26, "AM13:GPIO26"),
	PINCTRL_PIN(27, "AN3:WOV_PDM1_DATAIN/GPIO27"),
	PINCTRL_PIN(28, "AP1:WOV_PDM_CLKOUT/GPIO28"),
	PINCTRL_PIN(29, "AP2:GPIO29/MICOM_SPI_DO"),
	PINCTRL_PIN(30, "AP3:GPIO30/MICOM_SPI_CLK"),
	PINCTRL_PIN(31, "AR2:GPIO31/MICOM_SPI_CS"),
	PINCTRL_PIN(32, "AN10:SPI_CS1/GPIO32/JTAG_TMS1"),
	PINCTRL_PIN(33, "AM10:SPI_SCLK1/GPIO33/JTAG_TCK1"),
	PINCTRL_PIN(34, "AN9:SPI_DO1/GPIO34/JTAG_TDO1"),
	PINCTRL_PIN(35, "AL10:SPI_DI1/GPIO35/JTAG_TDI1"),
	PINCTRL_PIN(36, "AJ5:SPI_CS0/GPIO36"),
	PINCTRL_PIN(37, "AK6:SPI_SCLK0/GPIO37"),
	PINCTRL_PIN(38, "AK7:SPI_DO0/GPIO38"),
	PINCTRL_PIN(39, "AJ6:SPI_DI0/GPIO39/JTAG_TRST1"),
	PINCTRL_PIN(40, "AU5:DISEQC/GPIO40"),
	PINCTRL_PIN(41, "L7:BOOT_MODE/GPIO41"),
	PINCTRL_PIN(43, "L6:PWM0/GPIO43"),
	PINCTRL_PIN(44, "AU21:IFAGC_S/GPIO44"),
	PINCTRL_PIN(45, "AM28:STPI0_VAL/GPIO45/PWM_OUT_CH1"),
	PINCTRL_PIN(46, "AN30:STPI0_SOP/GPIO46/PWM_OUT_CH0"),
	PINCTRL_PIN(47, "AM27:STPI0_CLK/GPIO47"),
	PINCTRL_PIN(48, "AK33:HDMI_1_SCL/GPIO48/JTAG_HDMI_TMS"),
	PINCTRL_PIN(49, "AK32:HDMI_1_SDA/GPIO49/JTAG_HDMI_TCK"),
	PINCTRL_PIN(50, "AJ33:HDMI_2_SCL/GPIO50/JTAG_HDMI_TDO"),
	PINCTRL_PIN(51, "AJ32:HDMI_2_SDA/GPIO51/JTAG_HDMI_TDI"),
	PINCTRL_PIN(52, "AG33:HDMI_3_SCL/GPIO52"),
	PINCTRL_PIN(53, "AG32:HDMI_3_SDA/GPIO53"),
	PINCTRL_PIN(54, "AF33:HDMI_4_SCL/GPIO54"),
	PINCTRL_PIN(55, "AF32:HDMI_4_SDA/GPIO55"),
	PINCTRL_PIN(56, "R6:DIM1_MOSI/GPIO56/JTAG_TDI2"),
	PINCTRL_PIN(57, "N6:DIM1_SCLK/GPIO57/JTAG_TCK2"),
	PINCTRL_PIN(58, "N5:DIM0_MOSI/GPIO58/JTAG_TDO2"),
	PINCTRL_PIN(59, "P5:DIM0_SCLK/GPIO59/JTAG_TMS2"),
	PINCTRL_PIN(60, "K5:L_VSOUT_LD/GPIO60/JTAG_TRST2"),
	PINCTRL_PIN(61, "L5:PWM2/GPIO61"),
	PINCTRL_PIN(62, "M6:PWM1/GPIO62"),
	PINCTRL_PIN(63, "K6:GPIO63/PWM_IN"),
	PINCTRL_PIN(65, "AM34:TP_DVB_DATA0/GPIO65/PWM_IN0"),
	PINCTRL_PIN(66, "AM32:TP_DVB_DATA1/GPIO66/PWM_IN1"),
	PINCTRL_PIN(67, "AL32:TP_DVB_DATA2/GPIO67/PWM_IN2"),
	PINCTRL_PIN(68, "AP32:TP_DVB_DATA3/GPIO68/PWM_IN3"),
	PINCTRL_PIN(69, "AL33:TP_DVB_DATA4/DEMOD2_S_DATA/GPIO69/PWM_IN4"),
	PINCTRL_PIN(70, "AN33:TP_DVB_DATA5/DEMOD2_S_VAL/GPIO70/PWM_IN5"),
	PINCTRL_PIN(71, "AM31:TP_DVB_DATA6/DEMOD2_S_SOP/GPIO71/PWM_IN6"),
	PINCTRL_PIN(72, "AL9:SDA5/GPIO72"),
	PINCTRL_PIN(73, "AM9:SCL5/GPIO73"),
	PINCTRL_PIN(74, "AM7:SDA4/GPIO74"),
	PINCTRL_PIN(75, "AL7:SCL4/GPIO75"),
	PINCTRL_PIN(76, "AL8:SDA3/GPIO76"),
	PINCTRL_PIN(77, "AM8:SCL3/GPIO77"),
	PINCTRL_PIN(78, "AL6:SDA2/GPIO78"),
	PINCTRL_PIN(79, "AN7:SCL2/GPIO79"),
	PINCTRL_PIN(81, "V6:DACSCK/GPIO81"),
	PINCTRL_PIN(82, "U5:AUDCLK_OUT/GPIO82"),
	PINCTRL_PIN(83, "W7:DACCLFCH/GPIO83"),
	PINCTRL_PIN(84, "W6:DACSLRCH/GPIO84"),
	PINCTRL_PIN(85, "N7:PCMI3SCK/GPIO85"),
	PINCTRL_PIN(86, "R7:PCMI3LRCK/GPIO86"),
	PINCTRL_PIN(87, "P7:PCMI3LRCH/GPIO87"),
	PINCTRL_PIN(88, "M37:GPIO88/EB_WAIT"),
	PINCTRL_PIN(89, "R35:GPIO89/EB_ADDR15"),
	PINCTRL_PIN(90, "U35:GPIO90/EB_CS0"),
	PINCTRL_PIN(91, "V37:GPIO91/EB_CS1"),
	PINCTRL_PIN(92, "V36:GPIO92/EB_CS2"),
	PINCTRL_PIN(93, "V35:GPIO93/EB_CS3"),
	PINCTRL_PIN(94, "AB32:GPIO94"),
	PINCTRL_PIN(95, "AB33:GPIO95"),
	PINCTRL_PIN(96, "AM30:STPI0_DATA0/GPIO96/PWM_OUT_CH2"),
	PINCTRL_PIN(97, "AM29:STPI0_DATA1/GPIO97"),
	PINCTRL_PIN(98, "AP30:STPI0_DATA2/GPIO98"),
	PINCTRL_PIN(99, "AP27:STPI0_DATA3/GPIO99"),
	PINCTRL_PIN(100, "AN29:STPI0_DATA4/DEMOD1_S_DATA/GPIO100"),
	PINCTRL_PIN(101, "AN28:STPI0_DATA5/DEMOD1_S_VAL/GPIO101"),
	PINCTRL_PIN(102, "AN31:STPI0_DATA6/DEMOD1_S_SOP/GPIO102"),
	PINCTRL_PIN(103, "AP29:STPI0_DATA7/DEMOD1_S_CLK/GPIO103"),
	PINCTRL_PIN(104, "AP33:TP_DVB_DATA7/DEMOD2_S_CLK/GPIO104/PWM_IN7"),
	PINCTRL_PIN(105, "AF6:UART0_TXD/GPIO105"),
	PINCTRL_PIN(106, "AF5:UART0_RXD/GPIO106"),
	PINCTRL_PIN(107, "AC6:GPIO107/UART1_RTS"),
	PINCTRL_PIN(108, "AD6:GPIO108/UART1_CTS"),
	PINCTRL_PIN(109, "AE6:UART1_TXD/GPIO109"),
	PINCTRL_PIN(110, "AE5:UART1_RXD/GPIO110"),
	PINCTRL_PIN(111, "AM33:TP_DVB_VAL/GPIO111/PWM_IN8"),
	PINCTRL_PIN(112, "J37:EB_ADDR0/GPIO112"),
	PINCTRL_PIN(113, "K36:EB_ADDR1/GPIO113"),
	PINCTRL_PIN(114, "K35:EB_ADDR2/GPIO114"),
	PINCTRL_PIN(115, "L37:EB_ADDR3/GPIO115"),
	PINCTRL_PIN(116, "L36:EB_ADDR4/GPIO116"),
	PINCTRL_PIN(117, "L35:EB_ADDR5/GPIO117"),
	PINCTRL_PIN(118, "M36:EB_ADDR6/GPIO118"),
	PINCTRL_PIN(119, "M35:EB_ADDR7/GPIO119"),
	PINCTRL_PIN(120, "G37:EB_DATA0/GPIO120"),
	PINCTRL_PIN(121, "G36:EB_DATA1/GPIO121"),
	PINCTRL_PIN(122, "G35:EB_DATA2/GPIO122"),
	PINCTRL_PIN(123, "H37:EB_DATA3/GPIO123"),
	PINCTRL_PIN(124, "H36:EB_DATA4/GPIO124"),
	PINCTRL_PIN(125, "H35:EB_DATA5/GPIO125"),
	PINCTRL_PIN(126, "J36:EB_DATA6/GPIO126"),
	PINCTRL_PIN(127, "J35:EB_DATA7/GPIO127"),
	PINCTRL_PIN(128, "AN32:TP_DVB_SOP/GPIO128/PWM_IN9"),
	PINCTRL_PIN(129, "AN34:TP_DVB_CLK/GPIO129"),
	PINCTRL_PIN(132, "H33:JJTAG_TRST0/GPIO132/SC_DATA"),
	PINCTRL_PIN(133, "G33:JTAG_TDI0/GPIO133/SC_RST"),
	PINCTRL_PIN(134, "H32:JTAG_TMS0/GPIO134/SC_VCC_SEL"),
	PINCTRL_PIN(135, "J33:JTAG_TDO0/GPIO135/SC_VCCEN"),
	PINCTRL_PIN(136, "AN6:SDA1/GPIO136"),
	PINCTRL_PIN(138, "AL5:SDA0/GPIO138"),
	PINCTRL_PIN(139, "AL2:RGMII_RXD_0/GPIO139"),
	PINCTRL_PIN(140, "AL3:RGMII_RXD_1/GPIO140"),
	PINCTRL_PIN(141, "AM2:RGMII_RXD_2/GPIO141"),
	PINCTRL_PIN(142, "AM3:RGMII_RXD_3/GPIO142"),
	PINCTRL_PIN(143, "AL1:RGMII_RX_CTL/GPIO143"),
};

static unsigned int const spi0_pins[] = { 37, 38, 39, };
static unsigned int const spi0_cs_pins[] = { 36, };
static unsigned int const spi1_pins[] = { 33, 34, 35, };
static unsigned int const spi1_cs_pins[] = { 32, };
static unsigned int const rgmii_pins[] = { 139, 140, 141, 142, 143, };
static unsigned int const rgmii_irq_pins[] = { 39, };

static struct pinmux_desc const spi0_pinmux_descs[] = {
	{ &pinmux_regs[19], 0x00000008, 0x00000000, },
	{ &pinmux_regs[13], 0x00000111, 0x00000000, },
};
static struct pinmux_desc const spi0_cs_pinmux_descs[] = {
	{ &pinmux_regs[13], 0x00001000, 0x00000000, },
};
static struct pinmux_desc const spi1_pinmux_descs[] = {
	{ &pinmux_regs[18], 0x00000000, 0x00000100, },
	{ &pinmux_regs[19], 0x00000004, 0x00000000, },
	{ &pinmux_regs[13], 0x01110000, 0x00000000, },
};
static struct pinmux_desc const spi1_cs_pinmux_descs[] = {
	{ &pinmux_regs[13], 0x10000000, 0x00000000, },
};
static struct pinmux_desc const rgmii_pinmux_descs[] = {
	{ &pinmux_regs[21], 0x00000000, 0x00000001, },
	{ &pinmux_regs[18], 0x00000000, 0x00000010, },
};
static struct pinmux_desc const rgmii_irq_pinmux_descs[] = {
	{ &pinmux_regs[13], 0x00000000, 0x00000001, },
};

static struct group_desc const group_descs[] = {
	GROUP_DESC(spi0),
	GROUP_DESC(spi0_cs),
	GROUP_DESC(spi1),
	GROUP_DESC(spi1_cs),
	GROUP_DESC(rgmii),
	GROUP_DESC(rgmii_irq),
};

static char const *const spi0_groups[] = { "spi0", "spi0_cs", };
static char const *const spi1_groups[] = { "spi1", "spi1_cs", };
static char const *const rgmii_groups[] = { "rgmii", "rgmii_irq", };

static struct function_desc const function_descs[] = {
	FUNCTION_DESC(spi0),
	FUNCTION_DESC(spi1),
	FUNCTION_DESC(rgmii),
};

#define MACHINE_NAME	"lg1212"

#include "pinctrl-lg1k.c"
