Analysis & Elaboration report for Problema3
Tue Aug 06 18:01:34 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |twobit_tb
  5. Parameter Settings for User Entity Instance: Problema3:problema3
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "Problema3:problema3"
  8. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Aug 06 18:01:34 2024       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; Problema3                                   ;
; Top-level Entity Name         ; twobit_tb                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |twobit_tb ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Problema3:problema3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; twobit_tb          ; Problema3          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Problema3:problema3"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; segA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; segB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Aug 06 18:01:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file problema3.sv
    Info (12023): Found entity 1: Problema3 File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file twobit_tb.sv
    Info (12023): Found entity 1: twobit_tb File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/twobit_tb.sv Line: 1
Info (12127): Elaborating entity "twobit_tb" for the top level hierarchy
Info (12128): Elaborating entity "Problema3" for hierarchy "Problema3:problema3" File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/twobit_tb.sv Line: 15
Warning (10230): Verilog HDL assignment warning at Problema3.sv(13): truncated value with size 32 to match size of target (2) File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 13
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(34): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 34
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(38): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 38
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(42): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 42
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(46): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 46
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(50): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 50
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(54): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 54
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(58): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 58
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(62): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 62
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(66): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 66
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(70): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 70
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(74): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 74
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(78): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 78
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(82): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 82
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(86): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 86
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(90): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 90
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(94): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 94
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(98): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 98
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(102): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 102
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(106): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 106
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(110): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 110
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(114): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 114
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(118): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 118
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(122): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 122
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(126): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 126
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(130): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 130
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(134): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 134
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(138): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 138
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(142): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 142
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(147): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 147
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(151): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 151
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(155): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 155
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(159): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 159
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(163): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 163
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(167): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 167
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(171): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 171
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(175): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 175
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(179): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 179
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(183): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 183
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(187): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 187
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(191): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 191
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(195): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 195
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(199): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 199
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(203): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 203
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(207): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 207
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(212): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 212
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(216): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 216
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(220): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 220
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(224): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 224
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(228): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 228
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(232): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 232
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(236): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 236
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(240): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 240
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(244): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 244
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(248): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 248
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(252): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 252
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(256): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 256
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(260): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 260
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(264): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 264
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(268): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 268
Warning (10199): Verilog HDL Case Statement warning at Problema3.sv(272): case item expression never matches the case expression File: C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv Line: 272
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 4774 megabytes
    Info: Processing ended: Tue Aug 06 18:01:34 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


