INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/CPE133.srcs/sources_1/new/Lab0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/CPE133.srcs/sim_1/new/Lab0Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab0Sim
WARNING: [VRFC 10-1581] illegal format specifier   for display [C:/Users/duggie/CPE133/CPE133.srcs/sim_1/new/Lab0Sim.sv:38]
