--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

Design file:              ISERDES_8bit.ncd
Physical constraint file: ISERDES_8bit.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.863ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X50Y217.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.286ns (Levels of Logic = 6)
  Clock Path Skew:      -0.389ns (0.114 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y212.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X50Y212.G2     net (fanout=2)        0.531   PhaseSwitch/TimingCnt/count<5>
    SLICE_X50Y212.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (1.755ns logic, 0.531ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_6 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.207ns (Levels of Logic = 5)
  Clock Path Skew:      -0.389ns (0.114 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_6 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y213.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_6
    SLICE_X50Y213.F2     net (fanout=2)        0.526   PhaseSwitch/TimingCnt/count<6>
    SLICE_X50Y213.COUT   Topcyf                0.576   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<6>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (1.681ns logic, 0.526ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.511ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.331 - 0.333)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y210.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X50Y210.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<1>
    SLICE_X50Y210.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y211.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y211.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y212.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y212.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (1.933ns logic, 0.578ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_14 (SLICE_X50Y217.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.231ns (Levels of Logic = 6)
  Clock Path Skew:      -0.389ns (0.114 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y212.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X50Y212.G2     net (fanout=2)        0.531   PhaseSwitch/TimingCnt/count<5>
    SLICE_X50Y212.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (1.700ns logic, 0.531ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_6 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 5)
  Clock Path Skew:      -0.389ns (0.114 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_6 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y213.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_6
    SLICE_X50Y213.F2     net (fanout=2)        0.526   PhaseSwitch/TimingCnt/count<6>
    SLICE_X50Y213.COUT   Topcyf                0.576   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<6>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (1.626ns logic, 0.526ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.456ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.331 - 0.333)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y210.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X50Y210.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<1>
    SLICE_X50Y210.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y211.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y211.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y212.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y212.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y217.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (1.878ns logic, 0.578ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_13 (SLICE_X50Y216.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 5)
  Clock Path Skew:      -0.389ns (0.114 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y212.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X50Y212.G2     net (fanout=2)        0.531   PhaseSwitch/TimingCnt/count<5>
    SLICE_X50Y212.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (1.666ns logic, 0.531ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_6 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.118ns (Levels of Logic = 4)
  Clock Path Skew:      -0.389ns (0.114 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_6 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y213.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_6
    SLICE_X50Y213.F2     net (fanout=2)        0.526   PhaseSwitch/TimingCnt/count<6>
    SLICE_X50Y213.COUT   Topcyf                0.576   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<6>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (1.592ns logic, 0.526ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.331 - 0.333)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y210.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X50Y210.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<1>
    SLICE_X50Y210.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y211.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y211.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y212.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y212.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y215.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y216.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.844ns logic, 0.578ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_7 (SLICE_X50Y213.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/TimingCnt/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y213.YQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X50Y213.G4     net (fanout=2)        0.331   PhaseSwitch/TimingCnt/count<7>
    SLICE_X50Y213.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<7>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<7>
                                                       PhaseSwitch/TimingCnt/count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.467ns logic, 0.331ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_0 (SLICE_X50Y210.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y210.XQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X50Y210.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<0>
    SLICE_X50Y210.CLK    Tckf        (-Th)    -0.157   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<0>
                                                       PhaseSwitch/TimingCnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.488ns logic, 0.319ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_4 (SLICE_X50Y212.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_4 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_4 to PhaseSwitch/TimingCnt/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y212.XQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_4
    SLICE_X50Y212.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<4>
    SLICE_X50Y212.CLK    Tckf        (-Th)    -0.157   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<4>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<4>
                                                       PhaseSwitch/TimingCnt/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.488ns logic, 0.319ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_0/CK
  Location pin: SLICE_X50Y210.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_1/CK
  Location pin: SLICE_X50Y210.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<2>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_2/CK
  Location pin: SLICE_X50Y211.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.717ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_15 (SLICE_X54Y198.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.529ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y191.XQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X54Y191.F1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X54Y191.COUT   Topcyf                0.576   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (1.948ns logic, 0.581ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y192.YQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X54Y192.G1     net (fanout=2)        0.578   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X54Y192.COUT   Topcyg                0.561   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.844ns logic, 0.578ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_5 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.304ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_5 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y193.YQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count_5
    SLICE_X54Y193.G2     net (fanout=3)        0.549   PhaseSwitch/SysClkCnt/count<5>
    SLICE_X54Y193.COUT   Topcyg                0.561   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count<5>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (1.755ns logic, 0.549ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_14 (SLICE_X54Y198.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.474ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y191.XQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X54Y191.F1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X54Y191.COUT   Topcyf                0.576   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CLK    Tcinck                0.423   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (1.893ns logic, 0.581ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y192.YQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X54Y192.G1     net (fanout=2)        0.578   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X54Y192.COUT   Topcyg                0.561   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CLK    Tcinck                0.423   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.789ns logic, 0.578ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_5 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.249ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_5 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y193.YQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count_5
    SLICE_X54Y193.G2     net (fanout=3)        0.549   PhaseSwitch/SysClkCnt/count<5>
    SLICE_X54Y193.COUT   Topcyg                0.561   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count<5>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y198.CLK    Tcinck                0.423   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (1.700ns logic, 0.549ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_13 (SLICE_X54Y197.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y191.XQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X54Y191.F1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X54Y191.COUT   Topcyf                0.576   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.859ns logic, 0.581ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.333ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y192.YQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X54Y192.G1     net (fanout=2)        0.578   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X54Y192.COUT   Topcyg                0.561   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (1.755ns logic, 0.578ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_5 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.215ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_5 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y193.YQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count_5
    SLICE_X54Y193.G2     net (fanout=3)        0.549   PhaseSwitch/SysClkCnt/count<5>
    SLICE_X54Y193.COUT   Topcyg                0.561   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count<5>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y195.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y196.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y197.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (1.666ns logic, 0.549ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_1 (SLICE_X54Y191.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y191.YQ     Tcko                  0.331   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X54Y191.G4     net (fanout=2)        0.337   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X54Y191.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<1>
                                                       PhaseSwitch/SysClkCnt/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.467ns logic, 0.337ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_2 (SLICE_X54Y192.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_2 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_2 to PhaseSwitch/SysClkCnt/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y192.XQ     Tcko                  0.331   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    SLICE_X54Y192.F4     net (fanout=2)        0.319   PhaseSwitch/SysClkCnt/count<2>
    SLICE_X54Y192.CLK    Tckf        (-Th)    -0.157   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<2>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.488ns logic, 0.319ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_14 (SLICE_X54Y198.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_14 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_14 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y198.XQ     Tcko                  0.331   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    SLICE_X54Y198.F4     net (fanout=3)        0.331   PhaseSwitch/SysClkCnt/count<14>
    SLICE_X54Y198.CLK    Tckf        (-Th)    -0.157   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/count<14>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.488ns logic, 0.331ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_0/CK
  Location pin: SLICE_X54Y191.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_1/CK
  Location pin: SLICE_X54Y191.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<2>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_2/CK
  Location pin: SLICE_X54Y192.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK0
  Logical resource: DLL/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: DLL/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.705ns.
--------------------------------------------------------------------------------

Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X44Y140.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF3 (FF)
  Destination:          Mshreg_DataN_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF3 to Mshreg_DataN_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.575   Data_p
                                                       IDDR_inst/FF3
    SLICE_X44Y140.BY     net (fanout=1)        1.834   Data_n
    SLICE_X44Y140.CLK    Tds                   0.296   DataN_1
                                                       Mshreg_DataN_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (0.871ns logic, 1.834ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X42Y140.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF2 (FF)
  Destination:          Mshreg_DataP_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF2 to Mshreg_DataP_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q1      Tickq                 0.594   Data_p
                                                       IDDR_inst/FF2
    SLICE_X42Y140.BY     net (fanout=1)        1.710   Data_p
    SLICE_X42Y140.CLK    Tds                   0.296   DataP_1
                                                       Mshreg_DataP_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (0.890ns logic, 1.710ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point DataN_del_3 (SLICE_X43Y138.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DataN_2 (FF)
  Destination:          DataN_del_3 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DataN_2 to DataN_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y140.YQ     Tcko                  0.340   DataN_2
                                                       DataN_2
    SLICE_X43Y138.BY     net (fanout=3)        0.401   DataN_2
    SLICE_X43Y138.CLK    Tdick                 0.292   DataN_del_3
                                                       DataN_del_3
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.632ns logic, 0.401ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DataP_del_3 (SLICE_X42Y141.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_2 (FF)
  Destination:          DataP_del_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.124 - 0.114)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_2 to DataP_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y141.YQ     Tcko                  0.313   DataP_2
                                                       DataP_2
    SLICE_X42Y141.BY     net (fanout=3)        0.329   DataP_2
    SLICE_X42Y141.CLK    Tckdi       (-Th)     0.081   DataP_del_3
                                                       DataP_del_3
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.232ns logic, 0.329ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point DataN_1 (SLICE_X44Y140.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_01 (FF)
  Destination:          DataN_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_01 to DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y140.YQ     Tcko                  0.331   DataN_1
                                                       DataN_01
    SLICE_X44Y140.BX     net (fanout=3)        0.313   DataN_01
    SLICE_X44Y140.CLK    Tckdi       (-Th)     0.082   DataN_1
                                                       DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.249ns logic, 0.313ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point DataP_1 (SLICE_X42Y140.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_01 (FF)
  Destination:          DataP_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_01 to DataP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y140.YQ     Tcko                  0.331   DataP_1
                                                       DataP_01
    SLICE_X42Y140.BX     net (fanout=3)        0.313   DataP_01
    SLICE_X42Y140.CLK    Tckdi       (-Th)     0.082   DataP_1
                                                       DataP_1
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.249ns logic, 0.313ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X44Y140.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataP_1/CLK
  Logical resource: Mshreg_DataP_01/SRL16E/WS
  Location pin: SLICE_X42Y140.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.753ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X44Y140.CLK
  Clock network: DCO
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.078ns.
--------------------------------------------------------------------------------

Paths for end point TriggerData_15 (SLICE_X103Y187.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.087ns (Levels of Logic = 0)
  Clock Path Skew:      -1.564ns (5.962 - 7.526)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y158.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X103Y187.SR    net (fanout=6)        1.776   FastTrigDes_o
    SLICE_X103Y187.CLK   Tsrck                 0.971   TriggerData_15
                                                       TriggerData_15
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (1.311ns logic, 1.776ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_12 (SLICE_X103Y187.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.087ns (Levels of Logic = 0)
  Clock Path Skew:      -1.564ns (5.962 - 7.526)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y158.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X103Y187.SR    net (fanout=6)        1.776   FastTrigDes_o
    SLICE_X103Y187.CLK   Tsrck                 0.971   TriggerData_15
                                                       TriggerData_12
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (1.311ns logic, 1.776ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_7 (SLICE_X93Y141.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.444ns (Levels of Logic = 0)
  Clock Path Skew:      -1.661ns (5.865 - 7.526)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y158.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X93Y141.SR     net (fanout=6)        1.133   FastTrigDes_o
    SLICE_X93Y141.CLK    Tsrck                 0.971   TriggerData_7
                                                       TriggerData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.311ns logic, 1.133ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point TriggerData_15 (SLICE_X103Y187.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TrigDes_o (FF)
  Destination:          TriggerData_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 0)
  Clock Path Skew:      -1.651ns (5.962 - 7.613)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: TrigDes_o to TriggerData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y188.YQ    Tcko                  0.331   TrigDes_o
                                                       TrigDes_o
    SLICE_X103Y187.BX    net (fanout=2)        0.352   TrigDes_o
    SLICE_X103Y187.CLK   Tckdi       (-Th)     0.079   TriggerData_15
                                                       TriggerData_15
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.252ns logic, 0.352ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X93Y146.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_5 (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 0)
  Clock Path Skew:      -1.604ns (5.865 - 7.469)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_5 to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y146.XQ     Tcko                  0.313   GroupAmp<5>
                                                       GroupAmp_5
    SLICE_X93Y146.BX     net (fanout=1)        0.676   GroupAmp<5>
    SLICE_X93Y146.CLK    Tckdi       (-Th)     0.079   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.234ns logic, 0.676ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_3 (SLICE_X92Y148.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_3 (FF)
  Destination:          TriggerData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      -1.604ns (5.868 - 7.472)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_3 to TriggerData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y148.XQ     Tcko                  0.313   GroupAmp<3>
                                                       GroupAmp_3
    SLICE_X92Y148.BX     net (fanout=1)        0.692   GroupAmp<3>
    SLICE_X92Y148.CLK    Tckdi       (-Th)     0.082   TriggerData_3
                                                       TriggerData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.231ns logic, 0.692ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_15/CK
  Location pin: SLICE_X103Y187.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_12/CK
  Location pin: SLICE_X103Y187.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_3/CLK
  Logical resource: TriggerData_3/CK
  Location pin: SLICE_X92Y148.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 734 paths analyzed, 274 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.550ns.
--------------------------------------------------------------------------------

Paths for end point GroupAmp_7 (SLICE_X84Y140.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LT_Trig/Trig (FF)
  Destination:          GroupAmp_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LT_Trig/Trig to GroupAmp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y156.YQ     Tcko                  0.360   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X76Y156.F1     net (fanout=6)        0.621   LT_Trig/Trig
    SLICE_X76Y156.X      Tilo                  0.195   LT_Trig/Trig
                                                       GroupLT_Trig_GroupAmp_Trig_AND_45_o1
    SLICE_X84Y140.CE     net (fanout=4)        1.572   GroupLT_Trig_GroupAmp_Trig_AND_45_o
    SLICE_X84Y140.CLK    Tceck                 0.554   GroupAmp<7>
                                                       GroupAmp_7
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.109ns logic, 2.193ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Amp_Trig/Trig (FF)
  Destination:          GroupAmp_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Amp_Trig/Trig to GroupAmp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y157.YQ     Tcko                  0.360   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X76Y156.F2     net (fanout=5)        0.542   Amp_Trig/Trig
    SLICE_X76Y156.X      Tilo                  0.195   LT_Trig/Trig
                                                       GroupLT_Trig_GroupAmp_Trig_AND_45_o1
    SLICE_X84Y140.CE     net (fanout=4)        1.572   GroupLT_Trig_GroupAmp_Trig_AND_45_o
    SLICE_X84Y140.CLK    Tceck                 0.554   GroupAmp<7>
                                                       GroupAmp_7
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.109ns logic, 2.114ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point GroupAmp_6 (SLICE_X84Y140.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LT_Trig/Trig (FF)
  Destination:          GroupAmp_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LT_Trig/Trig to GroupAmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y156.YQ     Tcko                  0.360   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X76Y156.F1     net (fanout=6)        0.621   LT_Trig/Trig
    SLICE_X76Y156.X      Tilo                  0.195   LT_Trig/Trig
                                                       GroupLT_Trig_GroupAmp_Trig_AND_45_o1
    SLICE_X84Y140.CE     net (fanout=4)        1.572   GroupLT_Trig_GroupAmp_Trig_AND_45_o
    SLICE_X84Y140.CLK    Tceck                 0.554   GroupAmp<7>
                                                       GroupAmp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.109ns logic, 2.193ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Amp_Trig/Trig (FF)
  Destination:          GroupAmp_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Amp_Trig/Trig to GroupAmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y157.YQ     Tcko                  0.360   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X76Y156.F2     net (fanout=5)        0.542   Amp_Trig/Trig
    SLICE_X76Y156.X      Tilo                  0.195   LT_Trig/Trig
                                                       GroupLT_Trig_GroupAmp_Trig_AND_45_o1
    SLICE_X84Y140.CE     net (fanout=4)        1.572   GroupLT_Trig_GroupAmp_Trig_AND_45_o
    SLICE_X84Y140.CLK    Tceck                 0.554   GroupAmp<7>
                                                       GroupAmp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.109ns logic, 2.114ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point GroupValue_Amp_Done (SLICE_X77Y156.G4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GroupSum_6 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.276ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GroupSum_6 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y142.YQ     Tcko                  0.340   GroupSum<7>
                                                       GroupSum_6
    SLICE_X72Y146.F2     net (fanout=2)        0.897   GroupSum<6>
    SLICE_X72Y146.COUT   Topcyf                0.576   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_lut<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X72Y147.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X72Y147.COUT   Tbyp                  0.089   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X77Y156.G4     net (fanout=1)        1.143   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X77Y156.CLK    Tgck                  0.231   GroupValue_Amp_Done
                                                       GroupValue_Amp_Done_rstpot
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (1.236ns logic, 2.040ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GroupSum_7 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.185ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GroupSum_7 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y142.XQ     Tcko                  0.340   GroupSum<7>
                                                       GroupSum_7
    SLICE_X72Y146.G3     net (fanout=2)        0.821   GroupSum<7>
    SLICE_X72Y146.COUT   Topcyg                0.561   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_lut<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X72Y147.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X72Y147.COUT   Tbyp                  0.089   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X77Y156.G4     net (fanout=1)        1.143   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X77Y156.CLK    Tgck                  0.231   GroupValue_Amp_Done
                                                       GroupValue_Amp_Done_rstpot
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (1.221ns logic, 1.964ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GroupSum_6 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.165ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GroupSum_6 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y142.YQ     Tcko                  0.340   GroupSum<7>
                                                       GroupSum_6
    SLICE_X72Y146.F2     net (fanout=2)        0.897   GroupSum<6>
    SLICE_X72Y146.COUT   Topcyf                0.465   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X72Y147.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X72Y147.COUT   Tbyp                  0.089   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X77Y156.G4     net (fanout=1)        1.143   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X77Y156.CLK    Tgck                  0.231   GroupValue_Amp_Done
                                                       GroupValue_Amp_Done_rstpot
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (1.125ns logic, 2.040ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point DelayGroupAmp_mid_3 (SLICE_X73Y144.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupSum_3 (FF)
  Destination:          DelayGroupAmp_mid_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.559ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.754 - 0.729)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: GroupSum_3 to DelayGroupAmp_mid_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y144.XQ     Tcko                  0.331   GroupSum<3>
                                                       GroupSum_3
    SLICE_X73Y144.BX     net (fanout=2)        0.307   GroupSum<3>
    SLICE_X73Y144.CLK    Tckdi       (-Th)     0.079   DelayGroupAmp_mid<3>
                                                       DelayGroupAmp_mid_3
    -------------------------------------------------  ---------------------------
    Total                                      0.559ns (0.252ns logic, 0.307ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point Sub_ped_delay_7 (SLICE_X52Y136.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Sub_Ped_7 (FF)
  Destination:          Sub_ped_delay_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.127 - 0.124)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Sub_Ped_7 to Sub_ped_delay_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y139.XQ     Tcko                  0.331   Sub_Ped_7
                                                       Sub_Ped_7
    SLICE_X52Y136.BX     net (fanout=2)        0.307   Sub_Ped_7
    SLICE_X52Y136.CLK    Tckdi       (-Th)     0.082   Sub_ped_delay<7>
                                                       Sub_ped_delay_7
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.249ns logic, 0.307ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point Sub_ped_delay_6 (SLICE_X52Y136.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Sub_Ped_6 (FF)
  Destination:          Sub_ped_delay_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.557ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.127 - 0.124)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Sub_Ped_6 to Sub_ped_delay_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y139.YQ     Tcko                  0.331   Sub_Ped_7
                                                       Sub_Ped_6
    SLICE_X52Y136.BY     net (fanout=2)        0.307   Sub_Ped_6
    SLICE_X52Y136.CLK    Tckdi       (-Th)     0.081   Sub_ped_delay<7>
                                                       Sub_ped_delay_6
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.250ns logic, 0.307ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DelayReset_2/CLK
  Logical resource: Mshreg_DelayReset_2/SRL16E/WS
  Location pin: SLICE_X74Y152.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: AverData_0/CLK
  Logical resource: Mshreg_AverData_0/WS
  Location pin: SLICE_X60Y139.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.128ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DelayReset_2/CLK
  Logical resource: Mshreg_DelayReset_2/SRL16E/WS
  Location pin: SLICE_X74Y152.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     10.078ns|            0|            0|            0|          753|
| TS_DLL_CLK0_BUF               |     25.000ns|     10.078ns|          N/A|            0|            0|           19|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      3.550ns|          N/A|            0|            0|          734|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.705|         |         |         |
ADC_DCO_LVDS_n<0>|    2.705|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.705|         |         |         |
ADC_DCO_LVDS_n<0>|    2.705|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCT_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCT_40         |    2.717|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    5.039|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    2.863|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1065 paths, 0 nets, and 432 connections

Design statistics:
   Minimum period:  10.078ns{1}   (Maximum frequency:  99.226MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 08 12:57:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 341 MB



