Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Jun  4 02:55:25 2024
| Host              : lagos running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -file ./par_timing_summary.rpt
| Design            : design_1
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.729        0.000                      0                69255        0.010        0.000                      0                69255        3.500        0.000                       0                 36917  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.729        0.000                      0                68967        0.010        0.000                      0                68967        3.500        0.000                       0                 36917  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.621        0.000                      0                  288        0.156        0.000                      0                  288  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/rdata_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 2.088ns (29.558%)  route 4.976ns (70.442%))
  Logic Levels:           18  (CARRY8=4 LUT1=1 LUT2=1 LUT4=6 LUT5=2 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.521ns (routing 0.295ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.265ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37107, routed)       1.521     1.684    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/pl_clk0
    SLICE_X47Y75         FDRE                                         r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.763 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/count_reg[2]/Q
                         net (fo=12, routed)          0.522     2.285    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/count_reg[4]_0[0]
    SLICE_X47Y75         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.395 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/i___227_i_4/O
                         net (fo=1, routed)           0.199     2.594    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/i___227_i_4_n_0
    SLICE_X47Y75         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     2.743 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/i___227_i_1/O
                         net (fo=9, routed)           0.492     3.235    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/count_reg[5]_0
    SLICE_X48Y51         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.331 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/i___87_i_1/O
                         net (fo=81, routed)          0.527     3.858    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/count_reg[5]_0
    SLICE_X50Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.982 f  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/_T_199_carry_i_3/O
                         net (fo=4, routed)           0.410     4.392    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/StreamArbiter_io_dram_cmd_bits_size[5]
    SLICE_X47Y67         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.427 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/_T_199_carry_i_11/O
                         net (fo=1, routed)           0.011     4.438    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdSplit/S[5]
    SLICE_X47Y67         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.593 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdSplit/_T_199_carry/CO[7]
                         net (fo=1, routed)           0.026     4.619    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdSplit/_T_199_carry_n_0
    SLICE_X47Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.735 f  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdSplit/_T_199_carry__0/O[7]
                         net (fo=1, routed)           0.219     4.954    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/i___180_i_1_5[15]
    SLICE_X48Y67         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.078 f  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/count[5]_i_10/O
                         net (fo=2, routed)           0.238     5.316    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/count[5]_i_10_n_0
    SLICE_X47Y66         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.412 f  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/i___180_i_2/O
                         net (fo=1, routed)           0.058     5.470    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/i___180_i_2_n_0
    SLICE_X47Y66         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.618 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/i___180_i_1/O
                         net (fo=15, routed)          0.310     5.928    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/i___180_i_4
    SLICE_X47Y66         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     6.024 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/_T_2073[2]_i_1/O
                         net (fo=7, routed)           0.425     6.449    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/wdataCounter/D[2]
    SLICE_X48Y52         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     6.539 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/wdataCounter/_T_201_carry_i_8/O
                         net (fo=1, routed)           0.009     6.548    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/wdataCounter_n_7
    SLICE_X48Y52         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.738 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/_T_201_carry/CO[7]
                         net (fo=1, routed)           0.026     6.764    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/_T_201_carry_n_0
    SLICE_X48Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     6.821 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/_T_201_carry__0/CO[2]
                         net (fo=2, routed)           0.288     7.109    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/CO[0]
    SLICE_X47Y57         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     7.159 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/count[8]_i_1/O
                         net (fo=29, routed)          0.254     7.413    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/maybeFull_reg
    SLICE_X47Y66         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     7.562 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/count[5]_i_1__0/O
                         net (fo=16, routed)          0.311     7.873    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/sr_reg[0][0]_2
    SLICE_X46Y75         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     7.998 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/mem_reg_0_63_0_6_i_4__0/O
                         net (fo=70, routed)          0.579     8.577    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/mem_reg_0_63_35_41/ADDRD2
    SLICE_X49Y68         RAMD64E (Prop_D6LUT_SLICEM_RADR2_O)
                                                      0.099     8.676 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/mem_reg_0_63_35_41/RAMD/O
                         net (fo=1, routed)           0.072     8.748    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/rdata0[38]
    SLICE_X49Y68         FDRE                                         r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/rdata_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37107, routed)       1.320    11.450    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/pl_clk0
    SLICE_X49Y68         FDRE                                         r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/rdata_reg[38]/C
                         clock pessimism              0.131    11.581    
                         clock uncertainty           -0.130    11.452    
    SLICE_X49Y68         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.477    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/rdata_reg[38]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  2.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.976%)  route 0.105ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.334ns (routing 0.265ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.295ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37107, routed)       1.334     1.464    ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X42Y69         FDRE                                         r  ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.523 r  ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[1]/Q
                         net (fo=2, routed)           0.105     1.628    ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIA1
    SLICE_X41Y70         RAMD32                                       r  ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37107, routed)       1.578     1.741    ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X41Y70         RAMD32                                       r  ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.181     1.560    
    SLICE_X41Y70         RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     1.618    ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0  zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.171ns (15.631%)  route 0.923ns (84.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.295ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.265ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37107, routed)       1.515     1.678    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y46         FDPE                                         r  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.759 f  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.328     2.087    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y44         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     2.177 f  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.595     2.772    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y41         FDCE                                         f  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37107, routed)       1.322    11.452    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y41         FDCE                                         r  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.136    11.588    
                         clock uncertainty           -0.130    11.459    
    SLICE_X50Y41         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.393    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -2.772    
  -------------------------------------------------------------------
                         slack                                  8.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.061ns (32.105%)  route 0.129ns (67.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.827ns (routing 0.160ns, distribution 0.667ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.180ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37107, routed)       0.827     0.920    ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y73         FDRE                                         r  ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.959 f  ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     0.985    ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y73         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.007 f  ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.103     1.110    ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X40Y72         FDPE                                         f  ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37107, routed)       0.942     1.058    ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X40Y72         FDPE                                         r  ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.084     0.974    
    SLICE_X40Y72         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.954    ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.156    





