Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 17:32:10 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_85_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 Sum17_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 1.168ns (34.323%)  route 2.235ns (65.677%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 6.465 - 4.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.921ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.836ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=17473, routed)       1.977     2.928    Sum17_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X120Y451       FDRE                                         r  Sum17_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y451       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.007 r  Sum17_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/Q
                         net (fo=1, routed)           0.112     3.119    Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/Q[9]
    SLICE_X120Y451       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.266 r  Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__1/O
                         net (fo=1, routed)           0.087     3.353    Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__1_n_0
    SLICE_X120Y451       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     3.442 r  Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__1/O
                         net (fo=1, routed)           0.091     3.533    Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__1_n_0
    SLICE_X121Y451       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.623 r  Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__1/O
                         net (fo=1, routed)           0.048     3.671    Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__1_n_0
    SLICE_X121Y451       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.724 r  Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__1/O
                         net (fo=4, routed)           0.409     4.133    Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X129Y446       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     4.283 r  Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__1/O
                         net (fo=1, routed)           0.013     4.296    Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X129Y446       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.488 r  Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.514    Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X129Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.529 r  Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.555    Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X129Y448       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.570 r  Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.596    Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X129Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.672 f  Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[1]
                         net (fo=6, routed)           0.528     5.200    Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/level5[26]
    SLICE_X126Y451       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     5.361 f  Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__1/O
                         net (fo=1, routed)           0.172     5.533    Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__1_n_0
    SLICE_X125Y451       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.583 f  Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__1/O
                         net (fo=6, routed)           0.056     5.639    Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__1_n_0
    SLICE_X125Y451       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.690 r  Sum17_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__1/O
                         net (fo=13, routed)          0.641     6.331    Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X129Y446       FDRE                                         r  Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=17473, routed)       1.805     6.465    Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X129Y446       FDRE                                         r  Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/C
                         clock pessimism              0.433     6.898    
                         clock uncertainty           -0.035     6.863    
    SLICE_X129Y446       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     6.789    Sum17_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.789    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  0.458    




