# mips-cpu

MIPS-1 CPU in VHDL with full integer instruction set. No caches, TLB-MMU, or FPU is implemented. See r3000_cpu.vhd for descriptions of a few non-critical bugs and purposeful deviations from the MIPS standards.

This project was completed in January 2016.
