
---------- Begin Simulation Statistics ----------
final_tick                               101169080807001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 935519                       # Simulator instruction rate (inst/s)
host_mem_usage                                1606156                       # Number of bytes of host memory used
host_op_rate                                  1104568                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6881.84                       # Real time elapsed on the host
host_tick_rate                               98297912                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6438093221                       # Number of instructions simulated
sim_ops                                    7601458956                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.676471                       # Number of seconds simulated
sim_ticks                                676470594501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       249856                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           61                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           61                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        3913    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         3913                      
system.ruby.DMA_Controller.I.deallocnet2from_in |        2889    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet2from_in::total         2889                      
system.ruby.DMA_Controller.S.SloadSEvent |          51    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           51                      
system.ruby.DMA_Controller.S.allocTBE    |        2892    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         2892                      
system.ruby.DMA_Controller.S.externalloadSnet0from_in |        3886    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSnet0from_in::total         3886                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |          27    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total           27                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |        8663    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total         8663                      
system.ruby.DMA_Controller.SloadSEvent   |          51    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           51                      
system.ruby.DMA_Controller.Stallmandatory_in |        8663    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total         8663                      
system.ruby.DMA_Controller.allocI_load   |        3913    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         3913                      
system.ruby.DMA_Controller.allocTBE      |        2892    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         2892                      
system.ruby.DMA_Controller.deallocnet2from_in |        2889    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet2from_in::total         2889                      
system.ruby.DMA_Controller.externalloadSnet0from_in |        3886    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSnet0from_in::total         3886                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |          27    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total           27                      
system.ruby.Directory_Controller.I.allocTBE |      566493     24.93%     24.93% |      581088     25.57%     50.50% |      547759     24.11%     74.61% |      577032     25.39%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      2272372                      
system.ruby.Directory_Controller.I.deallocTBE |      565681     24.93%     24.93% |      580284     25.57%     50.50% |      546942     24.10%     74.61% |      576231     25.39%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      2269138                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |         119     21.33%     21.33% |         125     22.40%     43.73% |         159     28.49%     72.22% |         155     27.78%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total          558                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |        1050     25.43%     25.43% |        1185     28.70%     54.13% |         828     20.05%     74.18% |        1066     25.82%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total         4129                      
system.ruby.Directory_Controller.M.allocTBE |      287260     24.68%     24.68% |      296019     25.43%     50.11% |      286374     24.60%     74.71% |      294379     25.29%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      1164032                      
system.ruby.Directory_Controller.M.deallocTBE |      287383     24.68%     24.68% |      296143     25.43%     50.11% |      286502     24.60%     74.71% |      294496     25.29%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      1164524                      
system.ruby.Directory_Controller.M_GetS.Progress |       16338     24.91%     24.91% |       16407     25.02%     49.93% |       16268     24.81%     74.74% |       16566     25.26%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        65579                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         230      8.65%      8.65% |         215      8.08%     16.73% |        1212     45.56%     62.29% |        1003     37.71%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total         2660                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |        3998     21.13%     21.13% |        4976     26.30%     47.43% |        4779     25.26%     72.69% |        5167     27.31%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total        18920                      
system.ruby.Directory_Controller.Progress |       16338     24.91%     24.91% |       16407     25.02%     49.93% |       16268     24.81%     74.74% |       16566     25.26%    100.00%
system.ruby.Directory_Controller.Progress::total        65579                      
system.ruby.Directory_Controller.S.allocTBE |      716363     24.97%     24.97% |      721832     25.16%     50.12% |      713601     24.87%     74.99% |      717597     25.01%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      2869393                      
system.ruby.Directory_Controller.S.deallocTBE |      717052     24.97%     24.97% |      722512     25.16%     50.12% |      714290     24.87%     74.99% |      718280     25.01%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      2872134                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |           8      2.11%      2.11% |           0      0.00%      2.11% |         362     95.51%     97.63% |           9      2.37%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total          379                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |        2358     21.90%     21.90% |        2478     23.01%     44.91% |        3509     32.59%     77.50% |        2423     22.50%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total        10768                      
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in |          11     40.74%     40.74% |           7     25.93%     66.67% |           1      3.70%     70.37% |           8     29.63%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in::total           27                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |         300     12.86%     12.86% |         253     10.85%     23.71% |        1189     50.99%     74.70% |         590     25.30%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total         2332                      
system.ruby.Directory_Controller.Stallreqto_in |        8074     20.30%     20.30% |        9239     23.23%     43.53% |       12039     30.27%     73.80% |       10421     26.20%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        39773                      
system.ruby.Directory_Controller.allocTBE |     1570116     24.90%     24.90% |     1598939     25.36%     50.26% |     1547734     24.54%     74.80% |     1589008     25.20%    100.00%
system.ruby.Directory_Controller.allocTBE::total      6305797                      
system.ruby.Directory_Controller.deallocTBE |     1570116     24.90%     24.90% |     1598939     25.36%     50.26% |     1547734     24.54%     74.80% |     1589007     25.20%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      6305796                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1996899562                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1996899562    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1996899562                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1997287311                      
system.ruby.IFETCH.latency_hist_seqr     |  1997287311    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1997287311                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       387749                      
system.ruby.IFETCH.miss_latency_hist_seqr |      387749    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       387749                      
system.ruby.L1Cache_Controller.I.allocI_load |      620208     26.58%     26.58% |      585616     25.10%     51.67% |      565563     24.24%     75.91% |      562207     24.09%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      2333594                      
system.ruby.L1Cache_Controller.I.allocI_store |      161656     25.99%     25.99% |      150534     24.20%     50.19% |      154669     24.87%     75.06% |      155118     24.94%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       621977                      
system.ruby.L1Cache_Controller.I.deallocnet0from_in |      288554     26.27%     26.27% |      275409     25.07%     51.34% |      266145     24.23%     75.57% |      268336     24.43%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet0from_in::total      1098444                      
system.ruby.L1Cache_Controller.I.deallocnet1from_in |           4     50.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet1from_in::total            8                      
system.ruby.L1Cache_Controller.I.deallocnet2from_in |      492303     26.57%     26.57% |      459749     24.81%     51.38% |      453088     24.45%     75.83% |      447971     24.17%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet2from_in::total      1853111                      
system.ruby.L1Cache_Controller.I_evict.Progress |           4     50.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.I_evict.Progress::total            8                      
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in |           3     42.86%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           4     57.14%    100.00%
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in::total            7                      
system.ruby.L1Cache_Controller.I_store.Progress |        1001     30.29%     30.29% |        1064     32.19%     62.48% |         640     19.36%     81.85% |         600     18.15%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         3305                      
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in |         773     20.87%     20.87% |         874     23.60%     44.48% |         989     26.71%     71.19% |        1067     28.81%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in::total         3703                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |        1356     86.26%     86.26% |          83      5.28%     91.54% |          67      4.26%     95.80% |          66      4.20%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total         1572                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in |          13     17.81%     17.81% |          17     23.29%     41.10% |          24     32.88%     73.97% |          19     26.03%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in::total           73                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    18549143     25.48%     25.48% |    18737953     25.74%     51.21% |    17888627     24.57%     75.78% |    17631704     24.22%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     72807427                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    15335888     26.20%     26.20% |    14998073     25.62%     51.82% |    14278153     24.39%     76.20% |    13930273     23.80%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     58542387                      
system.ruby.L1Cache_Controller.M.allocTBE |      311620     26.77%     26.77% |      289981     24.91%     51.68% |      282036     24.23%     75.91% |      280387     24.09%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      1164024                      
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in |      275546     27.11%     27.11% |      252300     24.82%     51.93% |      248276     24.43%     76.35% |      240358     23.65%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in::total      1016480                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |       36223     24.47%     24.47% |       37799     25.53%     50.00% |       33856     22.87%     72.87% |       40158     27.13%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total       148036                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        8349     22.30%     22.30% |        8222     21.96%     44.26% |       10530     28.13%     72.39% |       10336     27.61%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        37437                      
system.ruby.L1Cache_Controller.MloadMEvent |    18549143     25.48%     25.48% |    18737953     25.74%     51.21% |    17888627     24.57%     75.78% |    17631704     24.22%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     72807427                      
system.ruby.L1Cache_Controller.MstoreMEvent |    15335888     26.20%     26.20% |    14998073     25.62%     51.82% |    14278153     24.39%     76.20% |    13930273     23.80%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     58542387                      
system.ruby.L1Cache_Controller.Progress  |      174108     28.18%     28.18% |      161182     26.09%     54.27% |      140472     22.74%     77.00% |      142077     23.00%    100.00%
system.ruby.L1Cache_Controller.Progress::total       617839                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   589316512     25.54%     25.54% |   585898461     25.39%     50.94% |   565186109     24.50%     75.43% |   566869140     24.57%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2307270222                      
system.ruby.L1Cache_Controller.S.allocTBE |      642418     26.82%     26.82% |      599315     25.02%     51.83% |      580551     24.23%     76.07% |      573371     23.93%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      2395655                      
system.ruby.L1Cache_Controller.S.deallocTBE |       23064     35.17%     35.17% |       14572     22.22%     57.39% |       15890     24.23%     81.62% |       12050     18.38%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        65576                      
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in |      605735     26.71%     26.71% |      564800     24.90%     51.61% |      553742     24.42%     76.02% |      543763     23.98%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in::total      2268040                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |       14473     22.08%     22.08% |       20816     31.75%     53.83% |       11820     18.03%     71.87% |       18443     28.13%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total        65552                      
system.ruby.L1Cache_Controller.S_evict.Progress |           2     66.67%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            3                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |        1594     31.78%     31.78% |        1161     23.15%     54.92% |        1100     21.93%     76.85% |        1161     23.15%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         5016                      
system.ruby.L1Cache_Controller.S_evict.Stallnet1from_in |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallnet1from_in::total            2                      
system.ruby.L1Cache_Controller.S_store.Progress |      150113     27.67%     27.67% |      139566     25.72%     53.39% |      127463     23.49%     76.89% |      125398     23.11%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       542540                      
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in |        2012     30.86%     30.86% |        2083     31.95%     62.82% |        1230     18.87%     81.68% |        1194     18.32%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in::total         6519                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |       21632     30.72%     30.72% |       20469     29.07%     59.79% |       12300     17.47%     77.26% |       16010     22.74%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total        70411                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in |         892     30.21%     30.21% |         917     31.05%     61.26% |         591     20.01%     81.27% |         553     18.73%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in::total         2953                      
system.ruby.L1Cache_Controller.SloadSEvent |   589316512     25.54%     25.54% |   585898461     25.39%     50.94% |   565186109     24.50%     75.43% |   566869140     24.57%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2307270222                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        9946     23.42%     23.42% |        9383     22.10%     45.52% |       11630     27.39%     72.91% |       11501     27.09%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        42460                      
system.ruby.L1Cache_Controller.Stallnet0from_in |        3690     27.85%     27.85% |        3891     29.37%     57.22% |        2834     21.39%     78.62% |        2833     21.38%    100.00%
system.ruby.L1Cache_Controller.Stallnet0from_in::total        13248                      
system.ruby.L1Cache_Controller.Stallnet1from_in |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Stallnet1from_in::total            2                      
system.ruby.L1Cache_Controller.allocI_load |      620208     26.58%     26.58% |      585616     25.10%     51.67% |      565563     24.24%     75.91% |      562207     24.09%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      2333594                      
system.ruby.L1Cache_Controller.allocI_store |      161656     25.99%     25.99% |      150534     24.20%     50.19% |      154669     24.87%     75.06% |      155118     24.94%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       621977                      
system.ruby.L1Cache_Controller.allocTBE  |      954038     26.80%     26.80% |      889296     24.98%     51.78% |      862587     24.23%     76.02% |      853758     23.98%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      3559679                      
system.ruby.L1Cache_Controller.deallocTBE |       23064     35.17%     35.17% |       14572     22.22%     57.39% |       15890     24.23%     81.62% |       12050     18.38%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        65576                      
system.ruby.L1Cache_Controller.deallocnet0from_in |      288554     26.27%     26.27% |      275409     25.07%     51.34% |      266145     24.23%     75.57% |      268336     24.43%    100.00%
system.ruby.L1Cache_Controller.deallocnet0from_in::total      1098444                      
system.ruby.L1Cache_Controller.deallocnet1from_in |           4     50.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.deallocnet1from_in::total            8                      
system.ruby.L1Cache_Controller.deallocnet2from_in |      492303     26.57%     26.57% |      459749     24.81%     51.38% |      453088     24.45%     75.83% |      447971     24.17%    100.00%
system.ruby.L1Cache_Controller.deallocnet2from_in::total      1853111                      
system.ruby.L1Cache_Controller.externalloadSnet0from_in |      605735     26.71%     26.71% |      564800     24.90%     51.61% |      553742     24.42%     76.02% |      543763     23.98%    100.00%
system.ruby.L1Cache_Controller.externalloadSnet0from_in::total      2268040                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |       14473     22.08%     22.08% |       20816     31.75%     53.83% |       11820     18.03%     71.87% |       18443     28.13%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total        65552                      
system.ruby.L1Cache_Controller.externalstoreMnet1from_in |      275546     27.11%     27.11% |      252300     24.82%     51.93% |      248276     24.43%     76.35% |      240358     23.65%    100.00%
system.ruby.L1Cache_Controller.externalstoreMnet1from_in::total      1016480                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |       36223     24.47%     24.47% |       37799     25.53%     50.00% |       33856     22.87%     72.87% |       40158     27.13%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total       148036                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    383178087                      
system.ruby.LD.hit_latency_hist_seqr     |   383178087    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    383178087                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    385123930                      
system.ruby.LD.latency_hist_seqr         |   385123930    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     385123930                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      1945843                      
system.ruby.LD.miss_latency_hist_seqr    |     1945843    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      1945843                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      2088452                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     2088452    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      2088452                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      2188713                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     2188713    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      2188713                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       100261                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      100261    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       100261                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      2188713                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     2188713    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      2188713                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      2188713                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     2188713    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      2188713                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      3212193                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     3212193    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      3212193                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      3229838                      
system.ruby.RMW_Read.latency_hist_seqr   |     3229838    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      3229838                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        17645                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       17645    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        17645                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     51053029                      
system.ruby.ST.hit_latency_hist_seqr     |    51053029    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     51053029                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     52099639                      
system.ruby.ST.latency_hist_seqr         |    52099639    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      52099639                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      1046610                      
system.ruby.ST.miss_latency_hist_seqr    |     1046610    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      1046610                      
system.ruby.dir_cntrl0.net0From.avg_buf_msgs     0.003821                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net0From.avg_stall_time  3001.275961                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net1From.avg_buf_msgs     0.001186                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net1From.avg_stall_time  2999.991459                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net2From.avg_buf_msgs     0.002056                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net2From.avg_stall_time  2999.982007                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.001220                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4955.008373                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000815                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999828                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 14277.993196                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000817                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999766                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net0From.avg_buf_msgs     0.003899                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net0From.avg_stall_time  3000.886858                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net1From.avg_buf_msgs     0.001223                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net1From.avg_stall_time  2999.993284                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net2From.avg_buf_msgs     0.002072                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net2From.avg_stall_time  2999.970365                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.001250                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5079.298273                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000834                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999918                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 14532.235557                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000835                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999856                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net0From.avg_buf_msgs     0.003809                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net0From.avg_stall_time  3002.559112                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net1From.avg_buf_msgs     0.001178                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net1From.avg_stall_time  2999.988736                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net2From.avg_buf_msgs     0.002022                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net2From.avg_stall_time  2999.967507                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.001233                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5058.158641                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000804                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999905                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14452.599430                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000805                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999843                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net0From.avg_buf_msgs     0.003919                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net0From.avg_stall_time  3001.772183                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net1From.avg_buf_msgs     0.001214                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net1From.avg_stall_time  2999.994536                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net2From.avg_buf_msgs     0.002069                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net2From.avg_stall_time  2999.984210                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.001252                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5102.777940                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000827                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999996                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 14697.469145                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000828                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999933                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         2682                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time  3437.226879                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net0From.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net0From.avg_stall_time 14643.139791                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net2From.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net2From.avg_stall_time  1898.251051                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time    59.462720                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time  1783.572310                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time    59.294079                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   2438620036                      
system.ruby.hit_latency_hist_seqr        |  2438620036    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   2438620036                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            92                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.477115                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1250.537612                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net0From.avg_buf_msgs    35.790490                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net0From.avg_stall_time 15513.992721                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net1From.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net1From.avg_stall_time 16519.612361                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net2From.avg_buf_msgs     0.000365                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net2From.avg_stall_time  6509.612537                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001239                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.001313                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14258.476477                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   695.595334                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            60                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.473579                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1206.506117                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net0From.avg_buf_msgs    33.396860                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net0From.avg_stall_time 15624.762556                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net1From.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net1From.avg_stall_time 16496.283258                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net2From.avg_buf_msgs     0.000341                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net2From.avg_stall_time  6551.460809                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.001165                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.001448                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14047.952285                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   507.711259                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            60                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.456520                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1184.698882                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net0From.avg_buf_msgs    77.415421                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net0From.avg_stall_time 15307.522090                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net1From.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net1From.avg_stall_time 16594.541978                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net2From.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net2From.avg_stall_time  6555.891055                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.001127                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.001768                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000034                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14031.574689                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   516.105748                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            48                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.457346                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  1186.947817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net0From.avg_buf_msgs    39.700060                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net0From.avg_stall_time 15465.217486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net1From.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net1From.avg_stall_time 16435.341035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net2From.avg_buf_msgs     0.000332                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net2From.avg_stall_time  6541.917330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.001126                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.730573                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14376.207573                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   519.748119                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     2442118144                      
system.ruby.latency_hist_seqr            |  2442118144    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       2442118144                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      3498108                      
system.ruby.miss_latency_hist_seqr       |     3498108    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      3498108                      
system.ruby.network.average_flit_latency    16.606550                      
system.ruby.network.average_flit_network_latency    12.417468                      
system.ruby.network.average_flit_queueing_latency     4.189082                      
system.ruby.network.average_flit_vnet_latency |   14.157542                       |   15.029436                       |    5.035280                       |   15.091083                       |    9.909110                      
system.ruby.network.average_flit_vqueue_latency |    6.112041                       |    6.000000                       |    6.000005                       |    1.233242                       |    1.003742                      
system.ruby.network.average_hops             1.000649                      
system.ruby.network.average_packet_latency    15.701027                      
system.ruby.network.average_packet_network_latency    12.212070                      
system.ruby.network.average_packet_queueing_latency     3.488958                      
system.ruby.network.average_packet_vnet_latency |   18.295068                       |   25.043586                       |    5.035280                       |   25.126260                       |    8.226883                      
system.ruby.network.average_packet_vqueue_latency |    6.083027                       |    6.000001                       |    6.000005                       |    1.233242                       |    1.006014                      
system.ruby.network.avg_link_utilization     0.070069                      
system.ruby.network.avg_vc_load          |    0.020750     29.61%     29.61% |    0.002355      3.36%     32.98% |    0.002322      3.31%     36.29% |    0.002321      3.31%     39.60% |    0.008993     12.83%     52.43% |    0.001020      1.46%     53.89% |    0.001000      1.43%     55.32% |    0.001000      1.43%     56.75% |    0.003083      4.40%     61.14% |    0.000347      0.49%     61.64% |    0.000344      0.49%     62.13% |    0.000344      0.49%     62.62% |    0.002244      3.20%     65.82% |    0.000409      0.58%     66.41% |    0.000272      0.39%     66.80% |    0.000263      0.38%     67.17% |    0.017004     24.27%     91.44% |    0.002161      3.08%     94.52% |    0.001919      2.74%     97.26% |    0.001919      2.74%    100.00%
system.ruby.network.avg_vc_load::total       0.070069                      
system.ruby.network.ext_in_link_utilization     31592822                      
system.ruby.network.ext_out_link_utilization     31592821                      
system.ruby.network.flit_network_latency |   177304208                       |    81347468                       |     9362156                       |    21516112                       |   102772902                      
system.ruby.network.flit_queueing_latency |    76545112                       |    32475259                       |    11155882                       |     1758295                       |    10410363                      
system.ruby.network.flits_injected       |    12523664     39.64%     39.64% |     5412543     17.13%     56.77% |     1859312      5.89%     62.66% |     1425750      4.51%     67.17% |    10371557     32.83%    100.00%
system.ruby.network.flits_injected::total     31592826                      
system.ruby.network.flits_received       |    12523658     39.64%     39.64% |     5412543     17.13%     56.77% |     1859312      5.89%     62.66% |     1425750      4.51%     67.17% |    10371557     32.83%    100.00%
system.ruby.network.flits_received::total     31592820                      
system.ruby.network.int_link_utilization     31613338                      
system.ruby.network.packet_network_latency |    62860939                       |    27110058                       |     9362156                       |     7164753                       |    51877054                      
system.ruby.network.packet_queueing_latency |    20900976                       |     6495091                       |    11155882                       |      351659                       |     6343723                      
system.ruby.network.packets_injected     |     3435952     26.49%     26.49% |     1082515      8.35%     34.84% |     1859312     14.34%     49.18% |      285150      2.20%     51.38% |     6305797     48.62%    100.00%
system.ruby.network.packets_injected::total     12968726                      
system.ruby.network.packets_received     |     3435950     26.49%     26.49% |     1082515      8.35%     34.84% |     1859312     14.34%     49.18% |      285150      2.20%     51.38% |     6305797     48.62%    100.00%
system.ruby.network.packets_received::total     12968724                      
system.ruby.network.routers0.buffer_reads     16193360                      
system.ruby.network.routers0.buffer_writes     16193360                      
system.ruby.network.routers0.crossbar_activity     16193360                      
system.ruby.network.routers0.sw_input_arbiter_activity     16232276                      
system.ruby.network.routers0.sw_output_arbiter_activity     16193360                      
system.ruby.network.routers1.buffer_reads     15899533                      
system.ruby.network.routers1.buffer_writes     15899533                      
system.ruby.network.routers1.crossbar_activity     15899533                      
system.ruby.network.routers1.sw_input_arbiter_activity     15922146                      
system.ruby.network.routers1.sw_output_arbiter_activity     15899533                      
system.ruby.network.routers2.buffer_reads     15550653                      
system.ruby.network.routers2.buffer_writes     15550653                      
system.ruby.network.routers2.crossbar_activity     15550653                      
system.ruby.network.routers2.sw_input_arbiter_activity     15576469                      
system.ruby.network.routers2.sw_output_arbiter_activity     15550653                      
system.ruby.network.routers3.buffer_reads     15562613                      
system.ruby.network.routers3.buffer_writes     15562613                      
system.ruby.network.routers3.crossbar_activity     15562613                      
system.ruby.network.routers3.sw_input_arbiter_activity     15584576                      
system.ruby.network.routers3.sw_output_arbiter_activity     15562613                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   2442118147                      
system.ruby.outstanding_req_hist_seqr::mean     1.001941                      
system.ruby.outstanding_req_hist_seqr::gmean     1.001346                      
system.ruby.outstanding_req_hist_seqr::stdev     0.044014                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  2437377968     99.81%     99.81% |     4740179      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   2442118147                      
system.switch_cpus0.Branches                 47986450                       # Number of branches fetched
system.switch_cpus0.committedInsts          355297169                       # Number of instructions committed
system.switch_cpus0.committedOps            653592447                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           99664426                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                60316                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           14151880                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                19384                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000586                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          510069901                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 4521                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.999414                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1352940950                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1352147470.140172                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    267060772                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    151662910                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     44400606                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     294517578                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            294517578                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    354308118                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    279058924                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1435196                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      793479.859828                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    432633267                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           432633267                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    838715348                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    300762493                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           98416861                       # Number of load instructions
system.switch_cpus0.num_mem_refs            112532123                       # number of memory refs
system.switch_cpus0.num_store_insts          14115262                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1314563      0.20%      0.20% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        349298094     53.44%     53.64% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1269928      0.19%     53.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            31209      0.00%     53.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       87912925     13.45%     67.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            272      0.00%     67.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     67.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     67.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             224      0.00%     67.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         1294888      0.20%     67.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             448      0.00%     67.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc         137303      0.02%     67.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            92      0.00%     67.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     67.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     51002531      7.80%     75.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      9242659      1.41%     76.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      1363293      0.21%     76.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     37578808      5.75%     82.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     82.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       613149      0.09%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        27170116      4.16%     86.94% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        7899763      1.21%     88.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     71246745     10.90%     99.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      6215499      0.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         653592509                       # Class of executed instruction
system.switch_cpus1.Branches                 47834448                       # Number of branches fetched
system.switch_cpus1.committedInsts          353501307                       # Number of instructions committed
system.switch_cpus1.committedOps            648841038                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           99076146                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                59442                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           13904971                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                19274                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.010713                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          507284682                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 4447                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.989287                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1352941127                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1338447026.664251                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    266583494                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    151379531                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     44467769                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     291424207                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            291424207                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    350730894                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    276171648                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1310735                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      14494100.335749                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    430415890                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           430415890                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    832890417                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    299580069                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           97847520                       # Number of load instructions
system.switch_cpus1.num_mem_refs            111716365                       # number of memory refs
system.switch_cpus1.num_store_insts          13868845                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      1191097      0.18%      0.18% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        347458988     53.55%     53.73% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1266371      0.20%     53.93% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            41874      0.01%     53.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       86950945     13.40%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            320      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              56      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         1278121      0.20%     67.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             112      0.00%     67.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc         136652      0.02%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            24      0.00%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     50504861      7.78%     75.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      9156125      1.41%     76.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      1346440      0.21%     76.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     76.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     37187819      5.73%     82.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     82.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       604922      0.09%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        27336576      4.21%     87.00% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        7772787      1.20%     88.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     70510944     10.87%     99.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      6096058      0.94%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         648841092                       # Class of executed instruction
system.switch_cpus2.Branches                 46024911                       # Number of branches fetched
system.switch_cpus2.committedInsts          340827445                       # Number of instructions committed
system.switch_cpus2.committedOps            625384120                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           95351710                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                52865                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           13287365                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                19172                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.045952                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          489337390                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 4270                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.954048                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1352941088                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1290770300.641369                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    256926564                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    145755585                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     42929286                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     281627186                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            281627186                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    339184712                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    266837860                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1192866                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      62170787.358631                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    414387471                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           414387471                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    801577140                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    288425022                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           94148170                       # Number of load instructions
system.switch_cpus2.num_mem_refs            107399164                       # number of memory refs
system.switch_cpus2.num_store_insts          13250994                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      1161359      0.19%      0.19% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        334554747     53.50%     53.68% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1262025      0.20%     53.88% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            39447      0.01%     53.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       84003489     13.43%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            256      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd              56      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         1258871      0.20%     67.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             112      0.00%     67.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc         136466      0.02%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            24      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     48775066      7.80%     75.34% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.34% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.34% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      8825048      1.41%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      1327486      0.21%     76.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     76.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     36045018      5.76%     82.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     82.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       595538      0.10%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     82.83% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        26093304      4.17%     87.00% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7287028      1.17%     88.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     68054866     10.88%     99.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      5963966      0.95%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         625384172                       # Class of executed instruction
system.switch_cpus3.Branches                 46079500                       # Number of branches fetched
system.switch_cpus3.committedInsts          341760893                       # Number of instructions committed
system.switch_cpus3.committedOps            626934944                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           95418988                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                50805                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           13024113                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                19265                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.044607                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          490612766                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 4189                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.955393                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1352941102                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1292590656.880975                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    257839222                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    146559583                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     43082388                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     282661481                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            282661481                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    340579263                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    267869497                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1128531                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      60350445.119025                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    415241714                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           415241714                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    802865597                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    289241369                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           94204279                       # Number of load instructions
system.switch_cpus3.num_mem_refs            107191805                       # number of memory refs
system.switch_cpus3.num_store_insts          12987526                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      1193793      0.19%      0.19% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        335609010     53.53%     53.72% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         1265688      0.20%     53.92% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            39154      0.01%     53.93% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       84270140     13.44%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            272      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             108      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         1258698      0.20%     67.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     67.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             216      0.00%     67.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc         137667      0.02%     67.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     67.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     67.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            36      0.00%     67.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     67.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     67.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     67.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     48998550      7.82%     75.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      8870415      1.41%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      1327951      0.21%     77.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     36176294      5.77%     82.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     82.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       595196      0.09%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     82.90% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        25880574      4.13%     87.03% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        7066337      1.13%     88.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     68323705     10.90%     99.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      5921189      0.94%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         626934993                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           87                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           43                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 722916186.046512                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 328746022.766961                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      9820000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    993640500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           43                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 645159456501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  31085396000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 100492835954500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           80                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           39                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 764294987.179487                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 330091695.828807                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      1241000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    993768500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           39                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 646295370001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  29807504500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 100492977932500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            3                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean    396740000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value    396740000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    396740000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  79172321501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED    396740000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101089511745500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           41                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           20                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean    362352525                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 238519753.245406                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     19096500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    837497000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           20                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 668827059501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   7247050500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 100493006697000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 676470594501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 676470594501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 676470594501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 676470594501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      3063680                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3063680                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        47870                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              47870                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      4528918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              4528918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      4528918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             4528918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     47870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000645500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             269424                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      47870                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    47870                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             3030                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             3018                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             2981                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             3150                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3074                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             2745                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             2989                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             3003                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             2936                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             3121                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            2978                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            2923                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            2978                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            3132                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            2884                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            2928                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   447203420                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 239350000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             1344765920                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     9342.04                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28092.04                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   34406                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                71.87                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                47870                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  43724                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   3928                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    210                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      8                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        13463                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   227.558197                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   153.050139                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   209.726089                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         5686     42.23%     42.23% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         2842     21.11%     63.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         1548     11.50%     74.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1134      8.42%     83.27% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1473     10.94%     94.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          455      3.38%     97.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          145      1.08%     98.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          121      0.90%     99.56% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           59      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        13463                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               3063680                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3063680                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        4.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     4.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 676470127000                       # Total gap between requests
system.mem_ctrls2.avgGap                  14131400.19                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      3063680                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 4528918.218921149150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        47870                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   1344765920                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28092.04                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   71.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      1039292                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      1039292                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      1039292                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      1039292                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        47870                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        47870                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        47870                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        47870                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   3797714130                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   3797714130                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   3797714130                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   3797714130                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      1087162                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      1087162                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      1087162                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      1087162                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.044032                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.044032                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.044032                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.044032                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 79333.907040                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 79333.907040                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 79333.907040                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 79333.907040                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        47870                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        47870                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        47870                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        47870                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   2824186141                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   2824186141                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   2824186141                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   2824186141                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.044032                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.044032                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.044032                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.044032                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58996.994798                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58996.994798                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58996.994798                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58996.994798                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       773794                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       773794                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        47870                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        47870                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   3797714130                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   3797714130                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       821664                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       821664                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.058260                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.058260                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 79333.907040                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 79333.907040                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        47870                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        47870                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   2824186141                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   2824186141                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.058260                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.058260                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58996.994798                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58996.994798                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       265498                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       265498                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       265498                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       265498                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     42636.872510                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  100492610403500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 42636.872510                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.162647                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.162647                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        47870                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        47730                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.182610                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      17442462                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      1087162                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            46352880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            24637140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          170503200                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    53399923200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     15564389220                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    246657676800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      315863482440                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       466.928622                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 641108605252                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  22588800000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  12773189249                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            49780080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            26454945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          171288600                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    53399923200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     15502982550                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    246709512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      315859941375                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       466.923387                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 641243516500                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  22588800000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  12638278001                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      3120896                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3120896                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        48764                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              48764                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      4613498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              4613498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      4613498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             4613498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     48764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000631500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             271212                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      48764                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    48764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             3107                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             3091                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3093                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             3230                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3135                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             2843                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             3069                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             3085                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             2988                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             3176                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            3038                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            2928                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3024                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            3146                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            2872                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            2939                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   427541184                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 243820000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             1341866184                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8767.56                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27517.56                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   35486                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                72.77                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                48764                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  44591                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   3942                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    223                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        13278                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   235.042627                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   157.408413                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   215.650423                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         5443     40.99%     40.99% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         2819     21.23%     62.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         1514     11.40%     73.63% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1110      8.36%     81.99% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1542     11.61%     93.60% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          502      3.78%     97.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          148      1.11%     98.49% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          101      0.76%     99.25% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           99      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        13278                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               3120896                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3120896                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        4.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     4.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 676466568000                       # Total gap between requests
system.mem_ctrls3.avgGap                  13872253.47                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      3120896                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 4613498.392050782219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        48764                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   1341866184                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27517.56                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   72.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      1069607                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      1069607                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      1069607                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      1069607                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        48764                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        48764                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        48764                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        48764                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   3840263236                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   3840263236                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   3840263236                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   3840263236                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      1118371                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      1118371                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      1118371                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      1118371                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.043603                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.043603                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.043603                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.043603                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 78752.014519                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 78752.014519                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 78752.014519                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 78752.014519                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        48764                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        48764                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        48764                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        48764                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   2848744497                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   2848744497                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   2848744497                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   2848744497                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.043603                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.043603                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.043603                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.043603                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58419.007813                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58419.007813                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58419.007813                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58419.007813                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       795911                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       795911                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        48764                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        48764                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   3840263236                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   3840263236                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       844675                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       844675                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.057731                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.057731                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 78752.014519                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 78752.014519                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        48764                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        48764                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   2848744497                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   2848744497                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.057731                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.057731                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58419.007813                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58419.007813                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       273696                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       273696                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       273696                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       273696                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     43469.594032                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  100492610281500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 43469.594032                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.165823                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.165823                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        48764                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        48629                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.186020                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      17942700                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      1118371                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            45717420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            24299385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          172152540                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    53399923200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     15580243770                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    246644496480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      315866832795                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       466.933575                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 641073971252                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  22588800000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  12807823249                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            49087500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            26090625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          176022420                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    53399923200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     15590300280                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    246636027840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      315877451865                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       466.949272                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 641051413501                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  22588800000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  12830381000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      3063296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3063296                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        47864                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              47864                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      4528351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              4528351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      4528351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             4528351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     47864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             269400                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      47864                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    47864                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             3021                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             3034                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             3009                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             3156                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             3082                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             2748                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             3003                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             2989                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             2919                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             3122                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            2986                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            2916                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            2964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3121                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            2880                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            2914                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   433333178                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 239320000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1330783178                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9053.43                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27803.43                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   34379                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                71.83                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                47864                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  43760                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   3898                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    201                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        13483                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   227.187421                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   153.133977                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   208.885948                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         5625     41.72%     41.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2941     21.81%     63.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1530     11.35%     74.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1104      8.19%     83.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1522     11.29%     94.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          448      3.32%     97.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          140      1.04%     98.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          112      0.83%     99.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           61      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        13483                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               3063296                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3063296                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        4.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     4.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 676470137000                       # Total gap between requests
system.mem_ctrls0.avgGap                  14133171.84                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      3063296                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 4528350.566752494313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        47864                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1330783178                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27803.43                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   71.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      1055159                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      1055159                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      1055159                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      1055159                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        47864                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        47864                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        47864                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        47864                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   3783488636                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   3783488636                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   3783488636                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   3783488636                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      1103023                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      1103023                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      1103023                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      1103023                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.043393                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.043393                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.043393                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.043393                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79046.645412                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79046.645412                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79046.645412                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79046.645412                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        47864                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        47864                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        47864                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        47864                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   2810078891                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   2810078891                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   2810078891                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   2810078891                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.043393                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.043393                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.043393                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.043393                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58709.654250                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58709.654250                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58709.654250                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58709.654250                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       787962                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       787962                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        47864                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        47864                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   3783488636                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   3783488636                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       835826                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       835826                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.057266                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.057266                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79046.645412                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79046.645412                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        47864                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        47864                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   2810078891                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   2810078891                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.057266                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.057266                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58709.654250                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58709.654250                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       267197                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       267197                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       267197                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       267197                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     42622.345862                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  100492610508500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 42622.345862                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.162591                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.162591                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        47864                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        47713                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.182587                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      17696232                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      1103023                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            46024440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            24458775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          170089080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    53399923200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     15571232640                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    246651604800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      315863332935                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       466.928401                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 641093584500                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  22588800000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  12788210001                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            50258460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            26709210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          171659880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    53399923200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     15556430310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    246664463040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      315869444100                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       466.937435                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 641126583000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  22588800000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  12755211501                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      3123968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3123968                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        48812                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              48812                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      4618040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              4618040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      4618040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             4618040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     48812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000651500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             271300                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      48812                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    48812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             3114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             3083                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3099                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             3232                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3161                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             2843                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             3062                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             3079                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             2988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             3171                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            3030                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            2954                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3011                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            3170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            2859                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            2956                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   444380945                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 244060000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             1359605945                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9103.93                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27853.93                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   35532                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.79                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                48812                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  44623                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   3976                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    208                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        13279                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   235.251450                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   157.380858                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   216.080402                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         5442     40.98%     40.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2840     21.39%     62.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1471     11.08%     73.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1111      8.37%     81.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1566     11.79%     93.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          487      3.67%     97.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          164      1.24%     98.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          109      0.82%     99.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           89      0.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        13279                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               3123968                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3123968                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        4.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     4.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 676470383000                       # Total gap between requests
system.mem_ctrls1.avgGap                  13858690.14                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      3123968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 4618039.609400023706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        48812                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   1359605945                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27853.93                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   72.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      1079083                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      1079083                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      1079083                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      1079083                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        48812                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        48812                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        48812                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        48812                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   3860509688                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   3860509688                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   3860509688                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   3860509688                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      1127895                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      1127895                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      1127895                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      1127895                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.043277                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.043277                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.043277                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.043277                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79089.356879                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79089.356879                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79089.356879                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79089.356879                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        48812                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        48812                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        48812                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        48812                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   2868031705                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   2868031705                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   2868031705                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   2868031705                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.043277                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.043277                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.043277                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.043277                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58756.693129                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58756.693129                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58756.693129                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58756.693129                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       803459                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       803459                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        48812                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        48812                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   3860509688                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   3860509688                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       852271                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       852271                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.057273                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.057273                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79089.356879                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79089.356879                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        48812                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        48812                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   2868031705                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   2868031705                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.057273                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.057273                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58756.693129                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58756.693129                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       275624                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       275624                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       275624                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       275624                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     43502.128089                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  100492610386500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 43502.128089                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.165947                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.165947                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        48812                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        48668                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.186203                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      18095132                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      1127895                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            45831660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            24356310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          172352460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    53399923200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     15669252120                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    246569021760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      315880737510                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       466.954129                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 640877870251                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  22588800000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  13003924250                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            48987540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            26037495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          176165220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    53399923200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     15659720580                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    246577528320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      315888362355                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       466.965401                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 640899839502                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  22588800000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  12981954999                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  240                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 240                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3107                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3107                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1394                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1426                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          236                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          236                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3364                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3150                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2788                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2812                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2852                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               115000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101169080807001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1763835                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1929301                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              292500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1954800                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1146000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             1512500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1052500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               89497                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1281000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1796829                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
