

================================================================
== Vitis HLS Report for 'matprod_Pipeline_2'
================================================================
* Date:           Wed Dec  6 16:38:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         | Pipeline|
    |   min   |         max         |    min    |     max     | min |         max         |   Type  |
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+
    |        4|  2305843009213693952|  40.000 ns|  2.3e+10 sec|    4|  2305843009213693952|       no|
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |          |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        | Loop Name|   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- Loop 1  |        2|  2305843009213693952|         2|          1|          1|  1 ~ 2305843009213693951|       yes|
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     99|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     314|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     314|    153|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_24_fu_108_p2         |         +|   0|  0|  68|          61|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond14_fu_114_p2       |      icmp|   0|  0|  27|          61|          61|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  99|         124|          65|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index3_load  |   9|          2|   61|        122|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |loop_index3_fu_52                  |   9|          2|   61|        122|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|  126|        252|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_24_reg_158                  |  61|   0|   61|          0|
    |exitcond14_reg_163                |   1|   0|    1|          0|
    |gmem_addr_read_reg_153            |  64|   0|   64|          0|
    |loop_index3_fu_52                 |  61|   0|   61|          0|
    |loop_index3_load_reg_148          |  61|   0|   61|          0|
    |sext_ln24_cast_reg_138            |  61|   0|   61|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 314|   0|  314|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    8|       m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                gmem|       pointer|
|p_cast1_cast         |   in|   61|     ap_none|        p_cast1_cast|        scalar|
|m2_buffer_address0   |  out|   10|   ap_memory|           m2_buffer|         array|
|m2_buffer_ce0        |  out|    1|   ap_memory|           m2_buffer|         array|
|m2_buffer_we0        |  out|    1|   ap_memory|           m2_buffer|         array|
|m2_buffer_d0         |  out|   64|   ap_memory|           m2_buffer|         array|
|sext_ln24            |   in|   32|     ap_none|           sext_ln24|        scalar|
+---------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln24"   --->   Operation 6 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_cast1_cast_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %p_cast1_cast"   --->   Operation 7 'read' 'p_cast1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i32 %sext_ln24_read"   --->   Operation 8 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_cast1_cast_cast = sext i61 %p_cast1_cast_read"   --->   Operation 9 'sext' 'p_cast1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i61 0, i61 %loop_index3"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%loop_index3_load = load i61 %loop_index3"   --->   Operation 13 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %p_cast1_cast_cast"   --->   Operation 14 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr"   --->   Operation 15 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 16 [1/1] (3.48ns)   --->   "%empty_24 = add i61 %loop_index3_load, i61 1"   --->   Operation 16 'add' 'empty_24' <Predicate = true> <Delay = 3.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.82ns)   --->   "%exitcond14 = icmp_eq  i61 %empty_24, i61 %sext_ln24_cast"   --->   Operation 17 'icmp' 'exitcond14' <Predicate = true> <Delay = 2.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond14, void %loop-memcpy-expansion2.loop-memcpy-expansion2_crit_edge, void %VITIS_LOOP_26_1.loopexit.exitStub"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%loop_index3_cast = zext i61 %loop_index3_load"   --->   Operation 20 'zext' 'loop_index3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = bitcast i64 %gmem_addr_read"   --->   Operation 22 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%m2_buffer_addr = getelementptr i64 %m2_buffer, i64 0, i64 %loop_index3_cast"   --->   Operation 23 'getelementptr' 'm2_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln0 = store i64 %empty, i10 %m2_buffer_addr"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 2305843009213693951, i64 0"   --->   Operation 25 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln0 = store i61 %empty_24, i61 %loop_index3"   --->   Operation 26 'store' 'store_ln0' <Predicate = (!exitcond14)> <Delay = 1.61>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (exitcond14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sext_ln24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index3       (alloca           ) [ 0111]
sext_ln24_read    (read             ) [ 0000]
p_cast1_cast_read (read             ) [ 0000]
sext_ln24_cast    (sext             ) [ 0110]
p_cast1_cast_cast (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
loop_index3_load  (load             ) [ 0101]
gmem_addr         (getelementptr    ) [ 0000]
gmem_addr_read    (read             ) [ 0101]
empty_24          (add              ) [ 0101]
exitcond14        (icmp             ) [ 0101]
br_ln0            (br               ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
loop_index3_cast  (zext             ) [ 0000]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty             (bitcast          ) [ 0000]
m2_buffer_addr    (getelementptr    ) [ 0000]
store_ln0         (store            ) [ 0000]
empty_25          (speclooptripcount) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cast1_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast1_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m2_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln24">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="loop_index3_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index3/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln24_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln24_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_cast1_cast_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="61" slack="0"/>
<pin id="64" dir="0" index="1" bw="61" slack="0"/>
<pin id="65" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast1_cast_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="gmem_addr_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="m2_buffer_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="61" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_buffer_addr/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln24_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_cast1_cast_cast_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="61" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1_cast_cast/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="61" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="loop_index3_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="61" slack="1"/>
<pin id="101" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index3_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="gmem_addr_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="1"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_24_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="61" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exitcond14_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="61" slack="0"/>
<pin id="116" dir="0" index="1" bw="61" slack="1"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond14/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="loop_index3_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="61" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index3_cast/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="empty_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="1"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="61" slack="1"/>
<pin id="129" dir="0" index="1" bw="61" slack="2"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="loop_index3_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="61" slack="0"/>
<pin id="133" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opset="loop_index3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="sext_ln24_cast_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="61" slack="1"/>
<pin id="140" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_cast "/>
</bind>
</comp>

<comp id="143" class="1005" name="p_cast1_cast_cast_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast1_cast_cast "/>
</bind>
</comp>

<comp id="148" class="1005" name="loop_index3_load_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="61" slack="1"/>
<pin id="150" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="loop_index3_load "/>
</bind>
</comp>

<comp id="153" class="1005" name="gmem_addr_read_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="empty_24_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="61" slack="1"/>
<pin id="160" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="163" class="1005" name="exitcond14_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="56" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="62" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="102" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="119" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="126"><net_src comp="123" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="134"><net_src comp="52" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="141"><net_src comp="86" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="146"><net_src comp="90" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="151"><net_src comp="99" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="156"><net_src comp="68" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="161"><net_src comp="108" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="166"><net_src comp="114" pin="2"/><net_sink comp="163" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: m2_buffer | {3 }
 - Input state : 
	Port: matprod_Pipeline_2 : gmem | {2 }
	Port: matprod_Pipeline_2 : p_cast1_cast | {1 }
	Port: matprod_Pipeline_2 : sext_ln24 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		gmem_addr_read : 1
		empty_24 : 1
		exitcond14 : 2
		br_ln0 : 3
	State 3
		m2_buffer_addr : 1
		store_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        empty_24_fu_108       |    0    |    68   |
|----------|------------------------------|---------|---------|
|   icmp   |       exitcond14_fu_114      |    0    |    27   |
|----------|------------------------------|---------|---------|
|          |   sext_ln24_read_read_fu_56  |    0    |    0    |
|   read   | p_cast1_cast_read_read_fu_62 |    0    |    0    |
|          |   gmem_addr_read_read_fu_68  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln24_cast_fu_86     |    0    |    0    |
|          |    p_cast1_cast_cast_fu_90   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |    loop_index3_cast_fu_119   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    95   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     empty_24_reg_158    |   61   |
|    exitcond14_reg_163   |    1   |
|  gmem_addr_read_reg_153 |   64   |
| loop_index3_load_reg_148|   61   |
|   loop_index3_reg_131   |   61   |
|p_cast1_cast_cast_reg_143|   64   |
|  sext_ln24_cast_reg_138 |   61   |
+-------------------------+--------+
|          Total          |   373  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   95   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   373  |    -   |
+-----------+--------+--------+
|   Total   |   373  |   95   |
+-----------+--------+--------+
