$comment
	File created using the following command:
		vcd file booth.msim.vcd -direction
$end
$date
	Wed Dec 15 10:07:10 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module booth_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 6 " input_mr [5:0] $end
$var reg 6 # md [5:0] $end
$var reg 6 $ mr [5:0] $end
$var reg 1 % rst_PC $end
$var wire 1 & init_reg_saida $end
$var wire 1 ' result [11] $end
$var wire 1 ( result [10] $end
$var wire 1 ) result [9] $end
$var wire 1 * result [8] $end
$var wire 1 + result [7] $end
$var wire 1 , result [6] $end
$var wire 1 - result [5] $end
$var wire 1 . result [4] $end
$var wire 1 / result [3] $end
$var wire 1 0 result [2] $end
$var wire 1 1 result [1] $end
$var wire 1 2 result [0] $end
$var wire 1 3 saida_adder [11] $end
$var wire 1 4 saida_adder [10] $end
$var wire 1 5 saida_adder [9] $end
$var wire 1 6 saida_adder [8] $end
$var wire 1 7 saida_adder [7] $end
$var wire 1 8 saida_adder [6] $end
$var wire 1 9 saida_adder [5] $end
$var wire 1 : saida_adder [4] $end
$var wire 1 ; saida_adder [3] $end
$var wire 1 < saida_adder [2] $end
$var wire 1 = saida_adder [1] $end
$var wire 1 > saida_adder [0] $end
$var wire 1 ? saidaReg1 [11] $end
$var wire 1 @ saidaReg1 [10] $end
$var wire 1 A saidaReg1 [9] $end
$var wire 1 B saidaReg1 [8] $end
$var wire 1 C saidaReg1 [7] $end
$var wire 1 D saidaReg1 [6] $end
$var wire 1 E saidaReg1 [5] $end
$var wire 1 F saidaReg1 [4] $end
$var wire 1 G saidaReg1 [3] $end
$var wire 1 H saidaReg1 [2] $end
$var wire 1 I saidaReg1 [1] $end
$var wire 1 J saidaReg1 [0] $end
$var wire 1 K saidaReg2 [11] $end
$var wire 1 L saidaReg2 [10] $end
$var wire 1 M saidaReg2 [9] $end
$var wire 1 N saidaReg2 [8] $end
$var wire 1 O saidaReg2 [7] $end
$var wire 1 P saidaReg2 [6] $end
$var wire 1 Q saidaReg2 [5] $end
$var wire 1 R saidaReg2 [4] $end
$var wire 1 S saidaReg2 [3] $end
$var wire 1 T saidaReg2 [2] $end
$var wire 1 U saidaReg2 [1] $end
$var wire 1 V saidaReg2 [0] $end
$var wire 1 W saidaReg3 [11] $end
$var wire 1 X saidaReg3 [10] $end
$var wire 1 Y saidaReg3 [9] $end
$var wire 1 Z saidaReg3 [8] $end
$var wire 1 [ saidaReg3 [7] $end
$var wire 1 \ saidaReg3 [6] $end
$var wire 1 ] saidaReg3 [5] $end
$var wire 1 ^ saidaReg3 [4] $end
$var wire 1 _ saidaReg3 [3] $end
$var wire 1 ` saidaReg3 [2] $end
$var wire 1 a saidaReg3 [1] $end
$var wire 1 b saidaReg3 [0] $end
$var wire 1 c selec_mux_saida [1] $end
$var wire 1 d selec_mux_saida [0] $end
$var wire 1 e selec_mux_saida1 [11] $end
$var wire 1 f selec_mux_saida1 [10] $end
$var wire 1 g selec_mux_saida1 [9] $end
$var wire 1 h selec_mux_saida1 [8] $end
$var wire 1 i selec_mux_saida1 [7] $end
$var wire 1 j selec_mux_saida1 [6] $end
$var wire 1 k selec_mux_saida1 [5] $end
$var wire 1 l selec_mux_saida1 [4] $end
$var wire 1 m selec_mux_saida1 [3] $end
$var wire 1 n selec_mux_saida1 [2] $end
$var wire 1 o selec_mux_saida1 [1] $end
$var wire 1 p selec_mux_saida1 [0] $end
$var wire 1 q write_reg2_saida $end
$var wire 1 r write_reg3_saida $end
$var wire 1 s write_reg_saida $end
$var wire 1 t sampler $end
$scope module i1 $end
$var wire 1 u gnd $end
$var wire 1 v vcc $end
$var wire 1 w unknown $end
$var tri1 1 x devclrn $end
$var tri1 1 y devpor $end
$var tri1 1 z devoe $end
$var wire 1 { state_machine|state.s6~q $end
$var wire 1 | state_machine|state~16_combout $end
$var wire 1 } input_mr[0]~input_o $end
$var wire 1 ~ input_mr[1]~input_o $end
$var wire 1 !! input_mr[2]~input_o $end
$var wire 1 "! input_mr[3]~input_o $end
$var wire 1 #! input_mr[4]~input_o $end
$var wire 1 $! input_mr[5]~input_o $end
$var wire 1 %! mr[5]~input_o $end
$var wire 1 &! result[0]~output_o $end
$var wire 1 '! result[1]~output_o $end
$var wire 1 (! result[2]~output_o $end
$var wire 1 )! result[3]~output_o $end
$var wire 1 *! result[4]~output_o $end
$var wire 1 +! result[5]~output_o $end
$var wire 1 ,! result[6]~output_o $end
$var wire 1 -! result[7]~output_o $end
$var wire 1 .! result[8]~output_o $end
$var wire 1 /! result[9]~output_o $end
$var wire 1 0! result[10]~output_o $end
$var wire 1 1! result[11]~output_o $end
$var wire 1 2! saidaReg2[0]~output_o $end
$var wire 1 3! saidaReg2[1]~output_o $end
$var wire 1 4! saidaReg2[2]~output_o $end
$var wire 1 5! saidaReg2[3]~output_o $end
$var wire 1 6! saidaReg2[4]~output_o $end
$var wire 1 7! saidaReg2[5]~output_o $end
$var wire 1 8! saidaReg2[6]~output_o $end
$var wire 1 9! saidaReg2[7]~output_o $end
$var wire 1 :! saidaReg2[8]~output_o $end
$var wire 1 ;! saidaReg2[9]~output_o $end
$var wire 1 <! saidaReg2[10]~output_o $end
$var wire 1 =! saidaReg2[11]~output_o $end
$var wire 1 >! saidaReg3[0]~output_o $end
$var wire 1 ?! saidaReg3[1]~output_o $end
$var wire 1 @! saidaReg3[2]~output_o $end
$var wire 1 A! saidaReg3[3]~output_o $end
$var wire 1 B! saidaReg3[4]~output_o $end
$var wire 1 C! saidaReg3[5]~output_o $end
$var wire 1 D! saidaReg3[6]~output_o $end
$var wire 1 E! saidaReg3[7]~output_o $end
$var wire 1 F! saidaReg3[8]~output_o $end
$var wire 1 G! saidaReg3[9]~output_o $end
$var wire 1 H! saidaReg3[10]~output_o $end
$var wire 1 I! saidaReg3[11]~output_o $end
$var wire 1 J! selec_mux_saida1[0]~output_o $end
$var wire 1 K! selec_mux_saida1[1]~output_o $end
$var wire 1 L! selec_mux_saida1[2]~output_o $end
$var wire 1 M! selec_mux_saida1[3]~output_o $end
$var wire 1 N! selec_mux_saida1[4]~output_o $end
$var wire 1 O! selec_mux_saida1[5]~output_o $end
$var wire 1 P! selec_mux_saida1[6]~output_o $end
$var wire 1 Q! selec_mux_saida1[7]~output_o $end
$var wire 1 R! selec_mux_saida1[8]~output_o $end
$var wire 1 S! selec_mux_saida1[9]~output_o $end
$var wire 1 T! selec_mux_saida1[10]~output_o $end
$var wire 1 U! selec_mux_saida1[11]~output_o $end
$var wire 1 V! saidaReg1[0]~output_o $end
$var wire 1 W! saidaReg1[1]~output_o $end
$var wire 1 X! saidaReg1[2]~output_o $end
$var wire 1 Y! saidaReg1[3]~output_o $end
$var wire 1 Z! saidaReg1[4]~output_o $end
$var wire 1 [! saidaReg1[5]~output_o $end
$var wire 1 \! saidaReg1[6]~output_o $end
$var wire 1 ]! saidaReg1[7]~output_o $end
$var wire 1 ^! saidaReg1[8]~output_o $end
$var wire 1 _! saidaReg1[9]~output_o $end
$var wire 1 `! saidaReg1[10]~output_o $end
$var wire 1 a! saidaReg1[11]~output_o $end
$var wire 1 b! selec_mux_saida[0]~output_o $end
$var wire 1 c! selec_mux_saida[1]~output_o $end
$var wire 1 d! write_reg_saida~output_o $end
$var wire 1 e! write_reg2_saida~output_o $end
$var wire 1 f! write_reg3_saida~output_o $end
$var wire 1 g! init_reg_saida~output_o $end
$var wire 1 h! saida_adder[0]~output_o $end
$var wire 1 i! saida_adder[1]~output_o $end
$var wire 1 j! saida_adder[2]~output_o $end
$var wire 1 k! saida_adder[3]~output_o $end
$var wire 1 l! saida_adder[4]~output_o $end
$var wire 1 m! saida_adder[5]~output_o $end
$var wire 1 n! saida_adder[6]~output_o $end
$var wire 1 o! saida_adder[7]~output_o $end
$var wire 1 p! saida_adder[8]~output_o $end
$var wire 1 q! saida_adder[9]~output_o $end
$var wire 1 r! saida_adder[10]~output_o $end
$var wire 1 s! saida_adder[11]~output_o $end
$var wire 1 t! mr[3]~input_o $end
$var wire 1 u! rst_PC~input_o $end
$var wire 1 v! state_machine|state~20_combout $end
$var wire 1 w! state_machine|state.s3~q $end
$var wire 1 x! state_machine|mr_with_bit_n~0_combout $end
$var wire 1 y! mr[1]~input_o $end
$var wire 1 z! state_machine|Selector2~0_combout $end
$var wire 1 {! mr[4]~input_o $end
$var wire 1 |! mr[2]~input_o $end
$var wire 1 }! mr[0]~input_o $end
$var wire 1 ~! state_machine|Selector1~0_combout $end
$var wire 1 !" md[0]~input_o $end
$var wire 1 "" dec|result_dec[0]~0_combout $end
$var wire 1 #" state_machine|state~17_combout $end
$var wire 1 $" state_machine|state.s4~q $end
$var wire 1 %" state_machine|state~18_combout $end
$var wire 1 &" state_machine|state.s5~q $end
$var wire 1 '" state_machine|WideOr0~combout $end
$var wire 1 (" state_machine|Selector0~0_combout $end
$var wire 1 )" md[1]~input_o $end
$var wire 1 *" dec|result_dec[1]~1_combout $end
$var wire 1 +" dec|result_dec[1]~2_combout $end
$var wire 1 ," dec|result_dec[2]~3_combout $end
$var wire 1 -" md[2]~input_o $end
$var wire 1 ." dec|result_dec[2]~4_combout $end
$var wire 1 /" dec|Add0~1_combout $end
$var wire 1 0" dec|result_dec[2]~5_combout $end
$var wire 1 1" dec|result_dec[2]~6_combout $end
$var wire 1 2" dec|result_dec[3]~7_combout $end
$var wire 1 3" md[3]~input_o $end
$var wire 1 4" dec|result_dec[3]~8_combout $end
$var wire 1 5" dec|Add0~2_combout $end
$var wire 1 6" dec|result_dec[3]~9_combout $end
$var wire 1 7" dec|result_dec[3]~10_combout $end
$var wire 1 8" dec|result_dec[4]~11_combout $end
$var wire 1 9" md[4]~input_o $end
$var wire 1 :" dec|result_dec[4]~12_combout $end
$var wire 1 ;" dec|Add0~3_combout $end
$var wire 1 <" dec|result_dec[4]~13_combout $end
$var wire 1 =" dec|result_dec[4]~14_combout $end
$var wire 1 >" md[5]~input_o $end
$var wire 1 ?" dec|Add0~4_combout $end
$var wire 1 @" dec|result_dec[5]~15_combout $end
$var wire 1 A" dec|Add0~0_combout $end
$var wire 1 B" dec|result_dec[6]~16_combout $end
$var wire 1 C" dec|result_dec[7]~17_combout $end
$var wire 1 D" clk~input_o $end
$var wire 1 E" state_machine|state.s0~0_combout $end
$var wire 1 F" state_machine|state.s0~q $end
$var wire 1 G" state_machine|state~21_combout $end
$var wire 1 H" state_machine|state.s1~q $end
$var wire 1 I" dec_mux|Mux11~0_combout $end
$var wire 1 J" dec_reg|output_reg~0_combout $end
$var wire 1 K" dec_reg|output_reg[1]~1_combout $end
$var wire 1 L" add|Add0~1_sumout $end
$var wire 1 M" state_machine|WideOr2~combout $end
$var wire 1 N" add|Mux11~0_combout $end
$var wire 1 O" dec_mux|Mux11~1_combout $end
$var wire 1 P" state_machine|state~19_combout $end
$var wire 1 Q" state_machine|state.s2~q $end
$var wire 1 R" state_machine|write_reg2~combout $end
$var wire 1 S" add|Add0~2 $end
$var wire 1 T" add|Add0~5_sumout $end
$var wire 1 U" add|Mux10~0_combout $end
$var wire 1 V" dec_mux|Mux10~0_combout $end
$var wire 1 W" add|Add1~1_sumout $end
$var wire 1 X" add|Add0~6 $end
$var wire 1 Y" add|Add0~9_sumout $end
$var wire 1 Z" add|Mux9~0_combout $end
$var wire 1 [" dec_mux|Mux9~0_combout $end
$var wire 1 \" add|Add1~2 $end
$var wire 1 ]" add|Add1~5_sumout $end
$var wire 1 ^" add|Add0~10 $end
$var wire 1 _" add|Add0~13_sumout $end
$var wire 1 `" add|Mux8~0_combout $end
$var wire 1 a" dec_mux|Mux8~0_combout $end
$var wire 1 b" add|Add1~6 $end
$var wire 1 c" add|Add1~9_sumout $end
$var wire 1 d" add|Add0~14 $end
$var wire 1 e" add|Add0~17_sumout $end
$var wire 1 f" add|Add2~1_sumout $end
$var wire 1 g" add|Mux7~0_combout $end
$var wire 1 h" dec_mux|Mux7~0_combout $end
$var wire 1 i" add|Add1~10 $end
$var wire 1 j" add|Add1~13_sumout $end
$var wire 1 k" add|Add0~18 $end
$var wire 1 l" add|Add0~21_sumout $end
$var wire 1 m" add|Add2~2 $end
$var wire 1 n" add|Add2~5_sumout $end
$var wire 1 o" add|Mux6~0_combout $end
$var wire 1 p" dec_mux|Mux6~0_combout $end
$var wire 1 q" add|Add1~14 $end
$var wire 1 r" add|Add1~17_sumout $end
$var wire 1 s" add|Add0~22 $end
$var wire 1 t" add|Add0~25_sumout $end
$var wire 1 u" add|Add2~6 $end
$var wire 1 v" add|Add2~9_sumout $end
$var wire 1 w" add|Mux5~0_combout $end
$var wire 1 x" dec_mux|Mux5~0_combout $end
$var wire 1 y" add|Add1~18 $end
$var wire 1 z" add|Add1~21_sumout $end
$var wire 1 {" add|Add0~26 $end
$var wire 1 |" add|Add0~29_sumout $end
$var wire 1 }" add|Add2~10 $end
$var wire 1 ~" add|Add2~13_sumout $end
$var wire 1 !# add|Mux4~0_combout $end
$var wire 1 "# dec_mux|Mux4~0_combout $end
$var wire 1 ## add|Add1~22 $end
$var wire 1 $# add|Add1~25_sumout $end
$var wire 1 %# add|Add0~30 $end
$var wire 1 &# add|Add0~33_sumout $end
$var wire 1 '# add|Add2~14 $end
$var wire 1 (# add|Add2~17_sumout $end
$var wire 1 )# add|Mux3~0_combout $end
$var wire 1 *# dec_mux|Mux3~0_combout $end
$var wire 1 +# add|Add1~26 $end
$var wire 1 ,# add|Add1~29_sumout $end
$var wire 1 -# add|Add0~34 $end
$var wire 1 .# add|Add0~37_sumout $end
$var wire 1 /# add|Add2~18 $end
$var wire 1 0# add|Add2~21_sumout $end
$var wire 1 1# add|Mux2~0_combout $end
$var wire 1 2# dec_mux|Mux2~0_combout $end
$var wire 1 3# add|Add1~30 $end
$var wire 1 4# add|Add1~33_sumout $end
$var wire 1 5# add|Add0~38 $end
$var wire 1 6# add|Add0~41_sumout $end
$var wire 1 7# add|Add2~22 $end
$var wire 1 8# add|Add2~25_sumout $end
$var wire 1 9# add|Mux1~0_combout $end
$var wire 1 :# dec_mux|Mux1~0_combout $end
$var wire 1 ;# dec_reg|output_reg~2_combout $end
$var wire 1 <# add|Add1~34 $end
$var wire 1 =# add|Add1~37_sumout $end
$var wire 1 ># add|Add0~42 $end
$var wire 1 ?# add|Add0~45_sumout $end
$var wire 1 @# add|Add2~26 $end
$var wire 1 A# add|Add2~29_sumout $end
$var wire 1 B# add|Mux0~0_combout $end
$var wire 1 C# dec_mux|Mux0~0_combout $end
$var wire 1 D# state_machine|write_reg3~combout $end
$var wire 1 E# add|Mux9~1_combout $end
$var wire 1 F# state_machine|WideOr0~0_combout $end
$var wire 1 G# add|Mux8~1_combout $end
$var wire 1 H# add|Mux7~1_combout $end
$var wire 1 I# add|Mux6~1_combout $end
$var wire 1 J# add|Mux5~1_combout $end
$var wire 1 K# add|Mux4~1_combout $end
$var wire 1 L# add|Mux3~1_combout $end
$var wire 1 M# add|Mux2~1_combout $end
$var wire 1 N# add|Mux1~1_combout $end
$var wire 1 O# add|Mux0~1_combout $end
$var wire 1 P# state_machine|WideOr1~combout $end
$var wire 1 Q# state_machine|write_reg~0_combout $end
$var wire 1 R# dec_reg|output_reg [11] $end
$var wire 1 S# dec_reg|output_reg [10] $end
$var wire 1 T# dec_reg|output_reg [9] $end
$var wire 1 U# dec_reg|output_reg [8] $end
$var wire 1 V# dec_reg|output_reg [7] $end
$var wire 1 W# dec_reg|output_reg [6] $end
$var wire 1 X# dec_reg|output_reg [5] $end
$var wire 1 Y# dec_reg|output_reg [4] $end
$var wire 1 Z# dec_reg|output_reg [3] $end
$var wire 1 [# dec_reg|output_reg [2] $end
$var wire 1 \# dec_reg|output_reg [1] $end
$var wire 1 ]# dec_reg|output_reg [0] $end
$var wire 1 ^# add_reg|output_reg [11] $end
$var wire 1 _# add_reg|output_reg [10] $end
$var wire 1 `# add_reg|output_reg [9] $end
$var wire 1 a# add_reg|output_reg [8] $end
$var wire 1 b# add_reg|output_reg [7] $end
$var wire 1 c# add_reg|output_reg [6] $end
$var wire 1 d# add_reg|output_reg [5] $end
$var wire 1 e# add_reg|output_reg [4] $end
$var wire 1 f# add_reg|output_reg [3] $end
$var wire 1 g# add_reg|output_reg [2] $end
$var wire 1 h# add_reg|output_reg [1] $end
$var wire 1 i# add_reg|output_reg [0] $end
$var wire 1 j# dec_reg2|output_reg [11] $end
$var wire 1 k# dec_reg2|output_reg [10] $end
$var wire 1 l# dec_reg2|output_reg [9] $end
$var wire 1 m# dec_reg2|output_reg [8] $end
$var wire 1 n# dec_reg2|output_reg [7] $end
$var wire 1 o# dec_reg2|output_reg [6] $end
$var wire 1 p# dec_reg2|output_reg [5] $end
$var wire 1 q# dec_reg2|output_reg [4] $end
$var wire 1 r# dec_reg2|output_reg [3] $end
$var wire 1 s# dec_reg2|output_reg [2] $end
$var wire 1 t# dec_reg2|output_reg [1] $end
$var wire 1 u# dec_reg2|output_reg [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx "
b10101 #
b11110 $
1%
1K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
1V"
0W"
0X"
0Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
1x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
12#
03#
04#
05#
06#
07#
08#
09#
1:#
1;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
1C#
0D#
0E#
1F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
1P#
1Q#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
1&
02
11
10
0/
1.
0-
1,
1+
1*
1)
1(
1'
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0d
0c
0p
1o
1n
0m
1l
0k
1j
1i
1h
1g
1f
1e
0q
0r
0s
xt
0u
1v
xw
1x
1y
1z
0{
0|
x}
x~
x!!
x"!
x#!
x$!
0%!
0&!
1'!
1(!
0)!
1*!
0+!
1,!
1-!
1.!
1/!
10!
11!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
1K!
1L!
0M!
1N!
0O!
1P!
1Q!
1R!
1S!
1T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
1u!
0v!
0w!
1x!
1y!
0z!
1{!
1|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
1*"
1+"
1,"
1-"
1."
0/"
00"
11"
02"
03"
04"
15"
06"
07"
18"
19"
1:"
0;"
0<"
1="
0>"
0?"
0@"
1A"
1B"
1C"
0D"
0E"
0F"
0G"
0H"
1I"
1J"
$end
#50000
1!
1D"
0t
1R#
1]#
1=#
1?#
1A#
1L"
1a!
1V!
1?
1J
1O#
1B#
1N"
1s!
1h!
13
1>
#70000
0%
0u!
1t
1E"
1G"
#100000
0!
0D"
0t
#150000
1!
1D"
1t
1H"
1F"
0M"
1P"
0Q#
0G"
0J"
0g!
0&
1d!
1s
#200000
0!
0D"
0t
#250000
1!
1D"
1t
1Q"
0H"
1S#
1T#
1U#
1V#
1W#
1Y#
1[#
1\#
0]#
1v!
0x!
0K"
0P"
0P#
1Q#
14#
16#
18#
1,#
1.#
10#
1$#
1&#
1(#
1z"
1|"
1~"
1r"
1t"
1v"
1c"
1e"
1f"
1W"
1Y"
1T"
0L"
1`!
1_!
1^!
1]!
1\!
1Z!
1X!
1W!
0V!
1@
1A
1B
1C
1D
1F
1H
1I
0J
1R"
1U"
0N"
1z!
1~!
1N#
1M#
1L#
1K#
1J#
1H#
1E#
1b!
0d!
1e!
1i!
0h!
1d
0s
1q
1=
0>
19#
11#
1)#
1!#
1w"
1g"
1Z"
0,"
0."
08"
0:"
1r!
1q!
1p!
1o!
1n!
1l!
1j!
14
15
16
17
18
1:
1<
0*"
0B"
0C"
0;#
0'!
0,!
01!
00!
0/!
0.!
0-!
01
0,
0'
0(
0)
0*
0+
01"
0["
0="
0h"
0V"
0x"
0"#
0*#
02#
0:#
0C#
0(!
0L!
0*!
0N!
0K!
0P!
0Q!
0R!
0S!
0T!
0U!
00
0n
0.
0l
0o
0j
0i
0h
0g
0f
0e
#300000
0!
0D"
0t
#350000
1!
1D"
1t
0Q"
1w!
0v!
1#"
0R"
1D#
0e!
1f!
0q
1r
#400000
0!
0D"
0t
#450000
1!
1D"
1t
1$"
0w!
1^#
1_#
1`#
1a#
1b#
1c#
1e#
1g#
1h#
1%"
0I"
1K"
0F#
1P#
0Q#
1x!
0#"
1M"
1I!
1H!
1G!
1F!
1E!
1D!
1B!
1@!
1?!
1W
1X
1Y
1Z
1[
1\
1^
1`
1a
1'"
0D#
1;#
0("
0b!
1d!
1c!
0f!
0d
1s
1c
0r
1V"
1["
1h"
1x"
1"#
1*#
12#
1:#
1C#
0+"
16"
1K!
1L!
1N!
1P!
1Q!
1R!
1S!
1T!
1U!
1o
1n
1l
1j
1i
1h
1g
1f
1e
1*"
1@"
1'!
1+!
11
1-
17"
1)!
1/
#500000
0!
0D"
0t
#550000
1!
1D"
1t
1&"
0$"
1|
1I"
0%"
0K"
0P#
1Q#
1R"
0;#
1b!
0d!
1e!
1d
0s
1q
0["
1a"
0h"
1p"
0x"
0"#
0*#
02#
0:#
0C#
0L!
1M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0n
1m
0l
1k
0j
0i
0h
0g
0f
0e
#600000
0!
0D"
0t
#650000
1!
1D"
1t
0&"
1{
1p#
1r#
1t#
1F#
1l"
1##
0z"
17#
00#
1_"
1j"
1'#
0~"
1X"
0T"
1]"
1n"
17!
15!
13!
1Q
1S
1U
0R"
1D#
1+#
0$#
1@#
08#
1/#
0(#
1^"
0Y"
1I#
1G#
0e!
1f!
0q
1r
0U"
1`"
1o"
13#
0,#
0A#
10#
1d"
0_"
0E#
0i!
1k!
1m!
0=
1;
19
0Z"
1<#
04#
1k"
0e"
0G#
0j!
0<
0`"
0=#
1s"
0l"
0H#
0k!
0;
0g"
1{"
0t"
0I#
0l!
0:
0o"
1%#
0|"
0J#
0m!
09
0w"
1-#
0&#
0K#
0n!
08
0!#
15#
0.#
0L#
0o!
07
0)#
1>#
06#
0M#
0p!
06
01#
0?#
0N#
0q!
05
09#
0O#
0r!
04
0B#
0s!
03
#700000
0!
0D"
0t
#750000
1!
1D"
1t
0^#
0_#
0`#
0a#
0b#
0c#
0e#
0g#
0h#
0I!
0H!
0G!
0F!
0E!
0D!
0B!
0@!
0?!
0W
0X
0Y
0Z
0[
0\
0^
0`
0a
#800000
0!
0D"
0t
#850000
1!
1D"
1t
#900000
0!
0D"
0t
#950000
1!
1D"
1t
#1000000
