{
    "always/always_asterisk_event/no_arch": {
        "test_name": "always/always_asterisk_event/no_arch",
        "verilog": "always_asterisk_event.v",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 38.8,
        "elaboration_time(ms)": 38.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.3,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "always/always_clk/no_arch": {
        "test_name": "always/always_clk/no_arch",
        "verilog": "always_clk.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 41.8,
        "elaboration_time(ms)": 41.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "always/always_lone_asterisk/no_arch": {
        "test_name": "always/always_lone_asterisk/no_arch",
        "verilog": "always_lone_asterisk.v",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 36,
        "elaboration_time(ms)": 35.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.6,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "always/always_or_event/no_arch": {
        "test_name": "always/always_or_event/no_arch",
        "verilog": "always_or_event.v",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 35.4,
        "elaboration_time(ms)": 35,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "always/always_posedge_negedge/no_arch": {
        "test_name": "always/always_posedge_negedge/no_arch",
        "verilog": "always_posedge_negedge.v",
        "exit": 134,
        "errors": [
            "Multiple edge sensitive events found for this signal!",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "always/case_default/no_arch": {
        "test_name": "always/case_default/no_arch",
        "verilog": "case_default.v",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 48.2,
        "elaboration_time(ms)": 47.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.7,
        "Pi": 11,
        "Po": 3,
        "logic element": 17,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 17
    },
    "always/posedge/no_arch": {
        "test_name": "always/posedge/no_arch",
        "verilog": "posedge.v",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 37.9,
        "elaboration_time(ms)": 37.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.4,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
