xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../mnt/dsk1/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../../mnt/dsk1/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../mnt/dsk1/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../mnt/dsk1/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
LUT7TDP.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/LUT7TDP/sim/LUT7TDP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
