============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 20:35:04 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.682445s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (99.4%)

RUN-1004 : used memory is 271 MB, reserved memory is 246 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11599 instances
RUN-0007 : 7002 luts, 3660 seqs, 502 mslices, 280 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 12736 nets
RUN-1001 : 7450 nets have 2 pins
RUN-1001 : 3870 nets have [3 - 5] pins
RUN-1001 : 890 nets have [6 - 10] pins
RUN-1001 : 295 nets have [11 - 20] pins
RUN-1001 : 222 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     999     
RUN-1001 :   No   |  No   |  Yes  |    1405     
RUN-1001 :   No   |  Yes  |  No   |     89      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     385     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    39   |  53   |     80     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 175
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11595 instances, 7002 luts, 3660 seqs, 782 slices, 169 macros(782 instances: 502 mslices 280 lslices)
PHY-3001 : Huge net cpuresetn with 1127 pins
PHY-0007 : Cell area utilization is 43%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 52357, tnet num: 12688, tinst num: 11595, tnode num: 62896, tedge num: 84229.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.226941s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.3%)

RUN-1004 : used memory is 393 MB, reserved memory is 372 MB, peak memory is 393 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12688 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.638581s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.08848e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11595.
PHY-3001 : Level 1 #clusters 1541.
PHY-3001 : End clustering;  0.077822s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 878832, overlap = 360.75
PHY-3002 : Step(2): len = 743842, overlap = 404.562
PHY-3002 : Step(3): len = 596376, overlap = 485.875
PHY-3002 : Step(4): len = 507710, overlap = 552.031
PHY-3002 : Step(5): len = 407809, overlap = 626.156
PHY-3002 : Step(6): len = 354576, overlap = 681.531
PHY-3002 : Step(7): len = 296399, overlap = 763.688
PHY-3002 : Step(8): len = 261570, overlap = 801.844
PHY-3002 : Step(9): len = 237205, overlap = 811.406
PHY-3002 : Step(10): len = 208316, overlap = 859.969
PHY-3002 : Step(11): len = 195448, overlap = 881.125
PHY-3002 : Step(12): len = 179344, overlap = 895.469
PHY-3002 : Step(13): len = 163491, overlap = 903.562
PHY-3002 : Step(14): len = 147329, overlap = 923.469
PHY-3002 : Step(15): len = 134269, overlap = 950.281
PHY-3002 : Step(16): len = 123800, overlap = 968.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35418e-06
PHY-3002 : Step(17): len = 127811, overlap = 942.438
PHY-3002 : Step(18): len = 151900, overlap = 879.031
PHY-3002 : Step(19): len = 158267, overlap = 815.562
PHY-3002 : Step(20): len = 165792, overlap = 797.906
PHY-3002 : Step(21): len = 164980, overlap = 814.156
PHY-3002 : Step(22): len = 166147, overlap = 818.281
PHY-3002 : Step(23): len = 164623, overlap = 804.344
PHY-3002 : Step(24): len = 164489, overlap = 802
PHY-3002 : Step(25): len = 163721, overlap = 817.594
PHY-3002 : Step(26): len = 162516, overlap = 824.969
PHY-3002 : Step(27): len = 161800, overlap = 811.281
PHY-3002 : Step(28): len = 161756, overlap = 809.625
PHY-3002 : Step(29): len = 160800, overlap = 803.75
PHY-3002 : Step(30): len = 161378, overlap = 792.594
PHY-3002 : Step(31): len = 160619, overlap = 791.125
PHY-3002 : Step(32): len = 159984, overlap = 788.281
PHY-3002 : Step(33): len = 159870, overlap = 783.594
PHY-3002 : Step(34): len = 158320, overlap = 774.906
PHY-3002 : Step(35): len = 157682, overlap = 768.188
PHY-3002 : Step(36): len = 156601, overlap = 769.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70836e-06
PHY-3002 : Step(37): len = 165315, overlap = 732.531
PHY-3002 : Step(38): len = 181176, overlap = 683.031
PHY-3002 : Step(39): len = 186609, overlap = 669.5
PHY-3002 : Step(40): len = 189361, overlap = 647.969
PHY-3002 : Step(41): len = 189426, overlap = 627.969
PHY-3002 : Step(42): len = 188671, overlap = 618.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.41672e-06
PHY-3002 : Step(43): len = 203026, overlap = 578.656
PHY-3002 : Step(44): len = 221706, overlap = 565.781
PHY-3002 : Step(45): len = 232071, overlap = 549.438
PHY-3002 : Step(46): len = 236138, overlap = 548
PHY-3002 : Step(47): len = 235507, overlap = 544.312
PHY-3002 : Step(48): len = 233957, overlap = 551.562
PHY-3002 : Step(49): len = 230182, overlap = 554.094
PHY-3002 : Step(50): len = 229459, overlap = 552.938
PHY-3002 : Step(51): len = 229111, overlap = 551.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.08334e-05
PHY-3002 : Step(52): len = 248544, overlap = 507.406
PHY-3002 : Step(53): len = 269928, overlap = 433.844
PHY-3002 : Step(54): len = 280689, overlap = 396.469
PHY-3002 : Step(55): len = 284479, overlap = 383.031
PHY-3002 : Step(56): len = 282057, overlap = 389.594
PHY-3002 : Step(57): len = 279865, overlap = 378.75
PHY-3002 : Step(58): len = 276086, overlap = 381.562
PHY-3002 : Step(59): len = 274858, overlap = 384.25
PHY-3002 : Step(60): len = 274411, overlap = 382.719
PHY-3002 : Step(61): len = 275741, overlap = 393.156
PHY-3002 : Step(62): len = 275262, overlap = 384.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.16669e-05
PHY-3002 : Step(63): len = 297701, overlap = 335.969
PHY-3002 : Step(64): len = 315518, overlap = 310.844
PHY-3002 : Step(65): len = 324265, overlap = 297.938
PHY-3002 : Step(66): len = 327564, overlap = 287
PHY-3002 : Step(67): len = 324727, overlap = 277.125
PHY-3002 : Step(68): len = 323439, overlap = 270.875
PHY-3002 : Step(69): len = 320525, overlap = 267.562
PHY-3002 : Step(70): len = 319632, overlap = 255.5
PHY-3002 : Step(71): len = 319152, overlap = 252.281
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.33338e-05
PHY-3002 : Step(72): len = 343903, overlap = 244.75
PHY-3002 : Step(73): len = 361940, overlap = 196.188
PHY-3002 : Step(74): len = 368378, overlap = 195.531
PHY-3002 : Step(75): len = 370576, overlap = 184.562
PHY-3002 : Step(76): len = 368986, overlap = 177.438
PHY-3002 : Step(77): len = 368418, overlap = 185.438
PHY-3002 : Step(78): len = 365892, overlap = 186.312
PHY-3002 : Step(79): len = 366066, overlap = 194.375
PHY-3002 : Step(80): len = 365617, overlap = 199.562
PHY-3002 : Step(81): len = 365661, overlap = 203.156
PHY-3002 : Step(82): len = 364617, overlap = 198.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.66675e-05
PHY-3002 : Step(83): len = 383868, overlap = 157.688
PHY-3002 : Step(84): len = 396550, overlap = 146.5
PHY-3002 : Step(85): len = 403342, overlap = 132.125
PHY-3002 : Step(86): len = 406062, overlap = 136.562
PHY-3002 : Step(87): len = 406251, overlap = 142.25
PHY-3002 : Step(88): len = 407030, overlap = 138.562
PHY-3002 : Step(89): len = 404487, overlap = 147.688
PHY-3002 : Step(90): len = 404544, overlap = 151.875
PHY-3002 : Step(91): len = 404758, overlap = 152.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000173335
PHY-3002 : Step(92): len = 422235, overlap = 140.156
PHY-3002 : Step(93): len = 433842, overlap = 135.906
PHY-3002 : Step(94): len = 437527, overlap = 132.938
PHY-3002 : Step(95): len = 438672, overlap = 126.406
PHY-3002 : Step(96): len = 439361, overlap = 132.375
PHY-3002 : Step(97): len = 439710, overlap = 138.188
PHY-3002 : Step(98): len = 437706, overlap = 139.219
PHY-3002 : Step(99): len = 438134, overlap = 136.781
PHY-3002 : Step(100): len = 439315, overlap = 136.594
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00034667
PHY-3002 : Step(101): len = 453944, overlap = 119.062
PHY-3002 : Step(102): len = 464173, overlap = 110.062
PHY-3002 : Step(103): len = 464348, overlap = 108.938
PHY-3002 : Step(104): len = 464694, overlap = 103.594
PHY-3002 : Step(105): len = 465398, overlap = 97.625
PHY-3002 : Step(106): len = 466122, overlap = 99.0938
PHY-3002 : Step(107): len = 465753, overlap = 94.5938
PHY-3002 : Step(108): len = 466881, overlap = 94.75
PHY-3002 : Step(109): len = 468447, overlap = 91.4062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00069334
PHY-3002 : Step(110): len = 477488, overlap = 95.2188
PHY-3002 : Step(111): len = 483548, overlap = 95.5938
PHY-3002 : Step(112): len = 485182, overlap = 87.9688
PHY-3002 : Step(113): len = 486234, overlap = 87.1875
PHY-3002 : Step(114): len = 486724, overlap = 83.9062
PHY-3002 : Step(115): len = 487329, overlap = 83.1562
PHY-3002 : Step(116): len = 487125, overlap = 81.2812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00129486
PHY-3002 : Step(117): len = 491663, overlap = 85.7812
PHY-3002 : Step(118): len = 494247, overlap = 76.7188
PHY-3002 : Step(119): len = 495017, overlap = 67.2188
PHY-3002 : Step(120): len = 495876, overlap = 66.0938
PHY-3002 : Step(121): len = 497110, overlap = 66.375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00240257
PHY-3002 : Step(122): len = 500044, overlap = 67.625
PHY-3002 : Step(123): len = 503627, overlap = 65.8125
PHY-3002 : Step(124): len = 504102, overlap = 64.0625
PHY-3002 : Step(125): len = 504785, overlap = 62.5
PHY-3002 : Step(126): len = 506134, overlap = 64.625
PHY-3002 : Step(127): len = 506824, overlap = 64.625
PHY-3002 : Step(128): len = 506644, overlap = 64.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016633s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12736.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 659184, over cnt = 1481(4%), over = 7826, worst = 36
PHY-1001 : End global iterations;  0.670508s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (125.8%)

PHY-1001 : Congestion index: top1 = 86.01, top5 = 65.80, top10 = 55.49, top15 = 49.02.
PHY-3001 : End congestion estimation;  0.847709s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (119.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12688 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.518852s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000210311
PHY-3002 : Step(129): len = 547373, overlap = 20.75
PHY-3002 : Step(130): len = 545930, overlap = 17.6875
PHY-3002 : Step(131): len = 544050, overlap = 19.0625
PHY-3002 : Step(132): len = 542557, overlap = 18.375
PHY-3002 : Step(133): len = 542240, overlap = 19.5
PHY-3002 : Step(134): len = 542378, overlap = 20.2188
PHY-3002 : Step(135): len = 541374, overlap = 25.5625
PHY-3002 : Step(136): len = 539424, overlap = 25.375
PHY-3002 : Step(137): len = 537511, overlap = 23.0938
PHY-3002 : Step(138): len = 535377, overlap = 24.125
PHY-3002 : Step(139): len = 532880, overlap = 26
PHY-3002 : Step(140): len = 529646, overlap = 27.4688
PHY-3002 : Step(141): len = 527087, overlap = 28.9688
PHY-3002 : Step(142): len = 524310, overlap = 28.0312
PHY-3002 : Step(143): len = 521538, overlap = 26.375
PHY-3002 : Step(144): len = 517541, overlap = 26.5
PHY-3002 : Step(145): len = 515060, overlap = 26.9688
PHY-3002 : Step(146): len = 513830, overlap = 28.0625
PHY-3002 : Step(147): len = 511290, overlap = 28.0312
PHY-3002 : Step(148): len = 509699, overlap = 28.1875
PHY-3002 : Step(149): len = 507518, overlap = 29.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000420622
PHY-3002 : Step(150): len = 509068, overlap = 26.5625
PHY-3002 : Step(151): len = 513187, overlap = 18.9688
PHY-3002 : Step(152): len = 515171, overlap = 19.9375
PHY-3002 : Step(153): len = 516906, overlap = 18.3438
PHY-3002 : Step(154): len = 518152, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000841244
PHY-3002 : Step(155): len = 521528, overlap = 13.4375
PHY-3002 : Step(156): len = 527161, overlap = 9.0625
PHY-3002 : Step(157): len = 530870, overlap = 12.125
PHY-3002 : Step(158): len = 531526, overlap = 10.75
PHY-3002 : Step(159): len = 530869, overlap = 10.4688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 61/12736.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 640288, over cnt = 1986(5%), over = 7838, worst = 47
PHY-1001 : End global iterations;  0.818281s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (179.5%)

PHY-1001 : Congestion index: top1 = 69.46, top5 = 56.35, top10 = 49.75, top15 = 45.49.
PHY-3001 : End congestion estimation;  1.010784s wall, 1.593750s user + 0.062500s system = 1.656250s CPU (163.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12688 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.481407s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000301045
PHY-3002 : Step(160): len = 538863, overlap = 132.438
PHY-3002 : Step(161): len = 536070, overlap = 103.656
PHY-3002 : Step(162): len = 533738, overlap = 86.875
PHY-3002 : Step(163): len = 531538, overlap = 80.5938
PHY-3002 : Step(164): len = 529055, overlap = 83.9375
PHY-3002 : Step(165): len = 527296, overlap = 83.5312
PHY-3002 : Step(166): len = 525050, overlap = 77.375
PHY-3002 : Step(167): len = 522277, overlap = 71.6562
PHY-3002 : Step(168): len = 519632, overlap = 74.7812
PHY-3002 : Step(169): len = 517529, overlap = 75.9062
PHY-3002 : Step(170): len = 515187, overlap = 72.7812
PHY-3002 : Step(171): len = 513100, overlap = 74.375
PHY-3002 : Step(172): len = 511841, overlap = 74.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00060209
PHY-3002 : Step(173): len = 515066, overlap = 70.4688
PHY-3002 : Step(174): len = 519508, overlap = 66.8125
PHY-3002 : Step(175): len = 521621, overlap = 67.8125
PHY-3002 : Step(176): len = 524522, overlap = 64.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00120418
PHY-3002 : Step(177): len = 527469, overlap = 57.875
PHY-3002 : Step(178): len = 530725, overlap = 55.7812
PHY-3002 : Step(179): len = 536104, overlap = 49.7812
PHY-3002 : Step(180): len = 540261, overlap = 51.4062
PHY-3002 : Step(181): len = 542270, overlap = 48.5938
PHY-3002 : Step(182): len = 544820, overlap = 47.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00239349
PHY-3002 : Step(183): len = 546318, overlap = 45.25
PHY-3002 : Step(184): len = 548758, overlap = 47
PHY-3002 : Step(185): len = 551461, overlap = 46.2812
PHY-3002 : Step(186): len = 555851, overlap = 43.9688
PHY-3002 : Step(187): len = 558534, overlap = 42.2812
PHY-3002 : Step(188): len = 559423, overlap = 42.6875
PHY-3002 : Step(189): len = 560366, overlap = 44.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00437526
PHY-3002 : Step(190): len = 560976, overlap = 43.1562
PHY-3002 : Step(191): len = 563498, overlap = 37.4375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 52357, tnet num: 12688, tinst num: 11595, tnode num: 62896, tedge num: 84229.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.325711s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (99.0%)

RUN-1004 : used memory is 439 MB, reserved memory is 422 MB, peak memory is 512 MB
OPT-1001 : Total overflow 276.72 peak overflow 3.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 480/12736.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 679768, over cnt = 2110(5%), over = 6403, worst = 34
PHY-1001 : End global iterations;  0.836256s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (186.8%)

PHY-1001 : Congestion index: top1 = 62.03, top5 = 51.84, top10 = 46.38, top15 = 42.99.
PHY-1001 : End incremental global routing;  1.014334s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (172.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12688 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.515313s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (97.0%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11465 has valid locations, 60 needs to be replaced
PHY-3001 : design contains 11649 instances, 7007 luts, 3709 seqs, 782 slices, 169 macros(782 instances: 502 mslices 280 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 568547
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10913/12790.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 684008, over cnt = 2131(6%), over = 6462, worst = 34
PHY-1001 : End global iterations;  0.113006s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (193.6%)

PHY-1001 : Congestion index: top1 = 62.00, top5 = 51.92, top10 = 46.53, top15 = 43.17.
PHY-3001 : End congestion estimation;  0.298940s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (135.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 52574, tnet num: 12742, tinst num: 11649, tnode num: 63260, tedge num: 84555.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.342427s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (100.1%)

RUN-1004 : used memory is 471 MB, reserved memory is 461 MB, peak memory is 519 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.908411s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(192): len = 568274, overlap = 0
PHY-3002 : Step(193): len = 568154, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10951/12790.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 683728, over cnt = 2128(6%), over = 6473, worst = 34
PHY-1001 : End global iterations;  0.095847s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (114.1%)

PHY-1001 : Congestion index: top1 = 61.98, top5 = 51.97, top10 = 46.56, top15 = 43.14.
PHY-3001 : End congestion estimation;  0.291343s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (107.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.771833s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00245291
PHY-3002 : Step(194): len = 568088, overlap = 37.5625
PHY-3002 : Step(195): len = 568107, overlap = 37.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00481103
PHY-3002 : Step(196): len = 568262, overlap = 37.7812
PHY-3002 : Step(197): len = 568262, overlap = 37.7812
PHY-3001 : Final: Len = 568262, Over = 37.7812
PHY-3001 : End incremental placement;  3.701588s wall, 3.734375s user + 0.078125s system = 3.812500s CPU (103.0%)

OPT-1001 : Total overflow 277.59 peak overflow 3.50
OPT-1001 : End high-fanout net optimization;  5.540923s wall, 6.406250s user + 0.140625s system = 6.546875s CPU (118.2%)

OPT-1001 : Current memory(MB): used = 516, reserve = 502, peak = 528.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10927/12790.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 683848, over cnt = 2104(5%), over = 6345, worst = 34
PHY-1002 : len = 707552, over cnt = 1410(4%), over = 3532, worst = 24
PHY-1002 : len = 731304, over cnt = 563(1%), over = 1259, worst = 20
PHY-1002 : len = 739104, over cnt = 227(0%), over = 445, worst = 16
PHY-1002 : len = 743448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.979204s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (150.0%)

PHY-1001 : Congestion index: top1 = 51.90, top5 = 45.78, top10 = 42.54, top15 = 40.30.
OPT-1001 : End congestion update;  1.162876s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (142.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.400730s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.4%)

OPT-0007 : Start: WNS 1812 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1862 TNS 0 NUM_FEPS 0 with 19 cells processed and 2950 slack improved
OPT-0007 : Iter 2: improved WNS 1862 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.579776s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (131.5%)

OPT-1001 : Current memory(MB): used = 517, reserve = 503, peak = 528.
OPT-1001 : End physical optimization;  8.654342s wall, 9.953125s user + 0.187500s system = 10.140625s CPU (117.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7007 LUT to BLE ...
SYN-4008 : Packed 7007 LUT and 1879 SEQ to BLE.
SYN-4003 : Packing 1830 remaining SEQ's ...
SYN-4005 : Packed 1381 SEQ with LUT/SLICE
SYN-4006 : 3914 single LUT's are left
SYN-4006 : 449 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7456/8551 primitive instances ...
PHY-3001 : End packing;  0.809514s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (100.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5048 instances
RUN-1001 : 2446 mslices, 2447 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11177 nets
RUN-1001 : 5633 nets have 2 pins
RUN-1001 : 3951 nets have [3 - 5] pins
RUN-1001 : 967 nets have [6 - 10] pins
RUN-1001 : 362 nets have [11 - 20] pins
RUN-1001 : 258 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5044 instances, 4893 slices, 169 macros(782 instances: 502 mslices 280 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : After packing: Len = 581306, Over = 98.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5554/11177.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 731376, over cnt = 1285(3%), over = 1911, worst = 7
PHY-1002 : len = 736008, over cnt = 740(2%), over = 1014, worst = 6
PHY-1002 : len = 744744, over cnt = 161(0%), over = 202, worst = 4
PHY-1002 : len = 746288, over cnt = 50(0%), over = 60, worst = 3
PHY-1002 : len = 747320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.051878s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (157.5%)

PHY-1001 : Congestion index: top1 = 53.47, top5 = 46.85, top10 = 43.12, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.300011s wall, 1.843750s user + 0.046875s system = 1.890625s CPU (145.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48441, tnet num: 11129, tinst num: 5044, tnode num: 56969, tedge num: 81603.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.605846s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (100.2%)

RUN-1004 : used memory is 472 MB, reserved memory is 458 MB, peak memory is 528 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11129 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.100458s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.19417e-05
PHY-3002 : Step(198): len = 562773, overlap = 102.5
PHY-3002 : Step(199): len = 553056, overlap = 110.75
PHY-3002 : Step(200): len = 547355, overlap = 118.25
PHY-3002 : Step(201): len = 543894, overlap = 117.25
PHY-3002 : Step(202): len = 540629, overlap = 121.5
PHY-3002 : Step(203): len = 537062, overlap = 128.75
PHY-3002 : Step(204): len = 535054, overlap = 131.5
PHY-3002 : Step(205): len = 533710, overlap = 133.5
PHY-3002 : Step(206): len = 532092, overlap = 131.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000183883
PHY-3002 : Step(207): len = 544619, overlap = 112
PHY-3002 : Step(208): len = 548584, overlap = 104.25
PHY-3002 : Step(209): len = 551323, overlap = 104.25
PHY-3002 : Step(210): len = 553989, overlap = 93.75
PHY-3002 : Step(211): len = 554431, overlap = 94
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000367767
PHY-3002 : Step(212): len = 564856, overlap = 87
PHY-3002 : Step(213): len = 570152, overlap = 81.5
PHY-3002 : Step(214): len = 573864, overlap = 80.5
PHY-3002 : Step(215): len = 576850, overlap = 83.25
PHY-3002 : Step(216): len = 579111, overlap = 82.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.219971s wall, 1.343750s user + 2.187500s system = 3.531250s CPU (289.5%)

PHY-3001 : Trial Legalized: Len = 615590
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 487/11177.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 739488, over cnt = 1686(4%), over = 2785, worst = 7
PHY-1002 : len = 749424, over cnt = 970(2%), over = 1409, worst = 6
PHY-1002 : len = 760704, over cnt = 423(1%), over = 583, worst = 6
PHY-1002 : len = 766784, over cnt = 64(0%), over = 83, worst = 4
PHY-1002 : len = 767944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.734390s wall, 2.796875s user + 0.093750s system = 2.890625s CPU (166.7%)

PHY-1001 : Congestion index: top1 = 54.44, top5 = 48.35, top10 = 45.33, top15 = 42.93.
PHY-3001 : End congestion estimation;  2.006798s wall, 3.062500s user + 0.093750s system = 3.156250s CPU (157.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11129 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.491078s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000198569
PHY-3002 : Step(217): len = 596171, overlap = 18.25
PHY-3002 : Step(218): len = 586381, overlap = 32.5
PHY-3002 : Step(219): len = 577887, overlap = 44.75
PHY-3002 : Step(220): len = 572427, overlap = 59
PHY-3002 : Step(221): len = 569522, overlap = 61.25
PHY-3002 : Step(222): len = 568440, overlap = 62.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020911s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.7%)

PHY-3001 : Legalized: Len = 585151, Over = 0
PHY-3001 : Spreading special nets. 84 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.040135s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.8%)

PHY-3001 : 115 instances has been re-located, deltaX = 23, deltaY = 77, maxDist = 2.
PHY-3001 : Final: Len = 586687, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48441, tnet num: 11129, tinst num: 5045, tnode num: 56969, tedge num: 81603.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.812706s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (100.0%)

RUN-1004 : used memory is 489 MB, reserved memory is 483 MB, peak memory is 537 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3079/11177.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 721072, over cnt = 1586(4%), over = 2589, worst = 7
PHY-1002 : len = 730608, over cnt = 950(2%), over = 1332, worst = 6
PHY-1002 : len = 742272, over cnt = 250(0%), over = 342, worst = 6
PHY-1002 : len = 746088, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 746408, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.543478s wall, 2.203125s user + 0.093750s system = 2.296875s CPU (148.8%)

PHY-1001 : Congestion index: top1 = 55.45, top5 = 50.05, top10 = 46.30, top15 = 43.41.
PHY-1001 : End incremental global routing;  1.782367s wall, 2.453125s user + 0.093750s system = 2.546875s CPU (142.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11129 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.495543s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (100.9%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4918 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 5052 instances, 4900 slices, 169 macros(782 instances: 502 mslices 280 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 587859
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10297/11184.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 747656, over cnt = 30(0%), over = 32, worst = 2
PHY-1002 : len = 747752, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 747816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.320553s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (107.2%)

PHY-1001 : Congestion index: top1 = 55.45, top5 = 50.07, top10 = 46.33, top15 = 43.47.
PHY-3001 : End congestion estimation;  0.544827s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (103.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48512, tnet num: 11136, tinst num: 5052, tnode num: 57061, tedge num: 81713.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.730572s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (100.2%)

RUN-1004 : used memory is 515 MB, reserved memory is 511 MB, peak memory is 545 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11136 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.259502s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(223): len = 587381, overlap = 0
PHY-3002 : Step(224): len = 587249, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10292/11184.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 746736, over cnt = 31(0%), over = 36, worst = 3
PHY-1002 : len = 746792, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 746824, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 746856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.396597s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (102.4%)

PHY-1001 : Congestion index: top1 = 55.45, top5 = 50.05, top10 = 46.33, top15 = 43.44.
PHY-3001 : End congestion estimation;  0.621642s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11136 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.499013s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000236823
PHY-3002 : Step(225): len = 587305, overlap = 0.25
PHY-3002 : Step(226): len = 587305, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006638s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 587296, Over = 0
PHY-3001 : End spreading;  0.032470s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.2%)

PHY-3001 : Final: Len = 587296, Over = 0
PHY-3001 : End incremental placement;  4.273624s wall, 4.296875s user + 0.078125s system = 4.375000s CPU (102.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  6.929513s wall, 7.796875s user + 0.187500s system = 7.984375s CPU (115.2%)

OPT-1001 : Current memory(MB): used = 552, reserve = 542, peak = 554.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10295/11184.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 746784, over cnt = 23(0%), over = 28, worst = 3
PHY-1002 : len = 746920, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 746928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.295701s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.4%)

PHY-1001 : Congestion index: top1 = 55.45, top5 = 50.05, top10 = 46.29, top15 = 43.44.
OPT-1001 : End congestion update;  0.517638s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11136 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.386773s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.0%)

OPT-0007 : Start: WNS 2072 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4927 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5052 instances, 4900 slices, 169 macros(782 instances: 502 mslices 280 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 588795, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030707s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.8%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 5, maxDist = 2.
PHY-3001 : Final: Len = 588933, Over = 0
PHY-3001 : End incremental legalization;  0.255323s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.9%)

OPT-0007 : Iter 1: improved WNS 2781 TNS 0 NUM_FEPS 0 with 13 cells processed and 2456 slack improved
OPT-0007 : Iter 2: improved WNS 2781 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.225262s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (113.5%)

OPT-1001 : Current memory(MB): used = 552, reserve = 542, peak = 554.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11136 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.401028s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10227/11184.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 748512, over cnt = 12(0%), over = 18, worst = 4
PHY-1002 : len = 748648, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 748744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.298521s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.4%)

PHY-1001 : Congestion index: top1 = 55.45, top5 = 50.05, top10 = 46.29, top15 = 43.44.
PHY-1001 : End incremental global routing;  0.526662s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (97.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11136 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.479916s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10310/11184.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 748744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.092853s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.0%)

PHY-1001 : Congestion index: top1 = 55.45, top5 = 50.05, top10 = 46.29, top15 = 43.44.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11136 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.393458s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (95.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2767 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2767ps with logic level 1 
RUN-1001 :       #2 path slack 2767ps with logic level 1 
RUN-1001 :       #3 path slack 2781ps with logic level 1 
RUN-1001 :       #4 path slack 2839ps with logic level 1 
RUN-1001 :       #5 path slack 2839ps with logic level 1 
RUN-1001 :       #6 path slack 2843ps with logic level 1 
OPT-1001 : End physical optimization;  12.226862s wall, 13.218750s user + 0.203125s system = 13.421875s CPU (109.8%)

RUN-1003 : finish command "place" in  40.880808s wall, 62.734375s user + 8.171875s system = 70.906250s CPU (173.4%)

RUN-1004 : used memory is 478 MB, reserved memory is 470 MB, peak memory is 554 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.357830s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (173.8%)

RUN-1004 : used memory is 478 MB, reserved memory is 471 MB, peak memory is 554 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5056 instances
RUN-1001 : 2449 mslices, 2451 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11184 nets
RUN-1001 : 5631 nets have 2 pins
RUN-1001 : 3952 nets have [3 - 5] pins
RUN-1001 : 969 nets have [6 - 10] pins
RUN-1001 : 366 nets have [11 - 20] pins
RUN-1001 : 260 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48512, tnet num: 11136, tinst num: 5052, tnode num: 57061, tedge num: 81713.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.629609s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.7%)

RUN-1004 : used memory is 475 MB, reserved memory is 460 MB, peak memory is 554 MB
PHY-1001 : 2449 mslices, 2451 lslices, 115 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11136 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 703656, over cnt = 1666(4%), over = 2881, worst = 7
PHY-1002 : len = 717264, over cnt = 934(2%), over = 1333, worst = 7
PHY-1002 : len = 727952, over cnt = 412(1%), over = 536, worst = 6
PHY-1002 : len = 734144, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 734176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.607420s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (151.6%)

PHY-1001 : Congestion index: top1 = 55.09, top5 = 49.79, top10 = 45.99, top15 = 43.13.
PHY-1001 : End global routing;  1.871444s wall, 2.687500s user + 0.000000s system = 2.687500s CPU (143.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 537, reserve = 527, peak = 554.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 799, reserve = 792, peak = 799.
PHY-1001 : End build detailed router design. 4.481801s wall, 4.421875s user + 0.062500s system = 4.484375s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 137160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.560513s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 834, reserve = 828, peak = 834.
PHY-1001 : End phase 1; 2.566440s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 5908 net; 14.084378s wall, 14.031250s user + 0.000000s system = 14.031250s CPU (99.6%)

PHY-1022 : len = 1.54694e+06, over cnt = 1563(0%), over = 1578, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 845, reserve = 839, peak = 845.
PHY-1001 : End initial routed; 38.353531s wall, 52.156250s user + 0.125000s system = 52.281250s CPU (136.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10477(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.345   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.551238s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 856, reserve = 850, peak = 856.
PHY-1001 : End phase 2; 40.904846s wall, 54.703125s user + 0.125000s system = 54.828125s CPU (134.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.54694e+06, over cnt = 1563(0%), over = 1578, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.120846s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.51145e+06, over cnt = 512(0%), over = 512, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 3.410263s wall, 4.015625s user + 0.046875s system = 4.062500s CPU (119.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.5094e+06, over cnt = 108(0%), over = 108, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.859966s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (121.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.50964e+06, over cnt = 41(0%), over = 41, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.442575s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.51045e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.337169s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.51054e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.250543s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.51054e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.285472s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.51059e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.444171s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (119.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.51061e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.116208s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.51059e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.116104s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (121.1%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.51059e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.158926s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.3%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.51059e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.177098s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.1%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.51059e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.227782s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.9%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.51062e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.111419s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.2%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.51062e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.107378s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (145.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10477(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.345   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.577508s wall, 2.578125s user + 0.000000s system = 2.578125s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 497 feed throughs used by 320 nets
PHY-1001 : End commit to database; 1.866238s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 923, reserve = 920, peak = 923.
PHY-1001 : End phase 3; 11.997682s wall, 12.796875s user + 0.187500s system = 12.984375s CPU (108.2%)

PHY-1003 : Routed, final wirelength = 1.51062e+06
PHY-1001 : Current memory(MB): used = 926, reserve = 923, peak = 926.
PHY-1001 : End export database. 0.064885s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.3%)

PHY-1001 : End detail routing;  60.391531s wall, 74.937500s user + 0.375000s system = 75.312500s CPU (124.7%)

RUN-1003 : finish command "route" in  64.531267s wall, 79.890625s user + 0.375000s system = 80.265625s CPU (124.4%)

RUN-1004 : used memory is 863 MB, reserved memory is 865 MB, peak memory is 926 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                     8964   out of  19600   45.73%
#reg                     3718   out of  19600   18.97%
#le                      9395
  #lut only              5677   out of   9395   60.43%
  #reg only               431   out of   9395    4.59%
  #lut&reg               3287   out of   9395   34.99%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1461
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             718
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             187
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            79
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   57
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             37
#7        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#8        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_125.q1    2
#9        PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#10       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#11       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |9395   |8194    |770     |3722    |24      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |605    |507     |75      |319     |0       |0       |
|    SD_top_inst                   |SD_top                                             |580    |482     |75      |296     |0       |0       |
|      sd_init_inst                |sd_init                                            |152    |112     |18      |72      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |184    |166     |17      |112     |0       |0       |
|      sd_read_inst                |sd_read                                            |244    |204     |40      |112     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |2      |2       |0       |2       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |433    |284     |71      |315     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |139    |110     |3       |135     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |64     |36      |3       |60      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |2      |2       |0       |2       |0       |0       |
|  HistEQ_Interface                |AHBlite_HistEQ                                     |2      |2       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |16     |16      |0       |14      |0       |0       |
|    Decoder                       |AHBlite_Decoder                                    |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |14     |14      |0       |14      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |5      |2       |0       |5       |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |6      |6       |0       |6       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1206   |757     |279     |678     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |316    |223     |3       |312     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |106    |24      |3       |102     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |20     |20      |0       |16      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |21     |21      |0       |11      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |8      |8       |0       |1       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |5      |5       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |56     |50      |5       |34      |0       |0       |
|    smg_inst                      |smg                                                |44     |38      |5       |23      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |84     |65      |18      |49      |0       |0       |
|  UART1_RX                        |UART_RX                                            |30     |29      |0       |24      |0       |0       |
|  UART1_TX                        |UART_TX                                            |83     |83      |0       |20      |0       |0       |
|    FIFO                          |FIFO                                               |56     |56      |0       |14      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |32     |32      |0       |13      |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |20     |15      |5       |8       |0       |0       |
|  kb                              |Keyboard                                           |293    |245     |48      |148     |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |646    |417     |101     |391     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |646    |417     |101     |391     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |270    |202     |40      |127     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |47     |45      |0       |18      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |176    |132     |40      |64      |0       |0       |
|        u_sdram_data              |sdram_data                                         |47     |25      |0       |45      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |376    |215     |61      |264     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |128    |56      |17      |103     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |8      |0       |0       |8       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |33     |19      |0       |33      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |20      |0       |32      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |139    |76      |18      |114     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |19     |15      |0       |19      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |34     |21      |0       |34      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |28     |20      |0       |28      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |367    |313     |54      |176     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |367    |313     |54      |176     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |113    |95      |18      |43      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |104    |86      |18      |42      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |99     |81      |18      |43      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |19     |19      |0       |18      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |8      |8       |0       |7       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |14     |14      |0       |14      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |10     |10      |0       |9       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5275   |5220    |46      |1427    |0       |3       |
|  video_driver_inst               |video_driver                                       |158    |87      |68      |41      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5572  
    #2          2       2557  
    #3          3       738   
    #4          4       623   
    #5        5-10      1051  
    #6        11-50     525   
    #7       51-100      16   
    #8       101-500     1    
  Average     3.14            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.734250s wall, 2.890625s user + 0.000000s system = 2.890625s CPU (166.7%)

RUN-1004 : used memory is 863 MB, reserved memory is 865 MB, peak memory is 926 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48512, tnet num: 11136, tinst num: 5052, tnode num: 57061, tedge num: 81713.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.627383s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.8%)

RUN-1004 : used memory is 864 MB, reserved memory is 866 MB, peak memory is 926 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11136 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 11 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5052
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 11184, pip num: 117724
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 497
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3137 valid insts, and 334636 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.065486s wall, 112.140625s user + 0.421875s system = 112.562500s CPU (932.9%)

RUN-1004 : used memory is 984 MB, reserved memory is 978 MB, peak memory is 1099 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_203504.log"
