
*** Running vivado
    with args -log i_stream2filter_c_shift_ram_0_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i_stream2filter_c_shift_ram_0_5.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source i_stream2filter_c_shift_ram_0_5.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP i_stream2filter_c_shift_ram_0_5, cache-ID = 5fc140e87c5cde23.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 21:59:12 2020...
