Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2cd2859ec2ba487fb52257e1da2fbcc3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Segment_Display_tb_behav xil_defaultlib.Segment_Display_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Display_Initializer [display_initializer_default]
Compiling architecture design_tb_display_initializer_0_0_arch of entity xil_defaultlib.design_tb_Display_Initializer_0_0 [design_tb_display_initializer_0_...]
Compiling architecture behavioral of entity xil_defaultlib.OR_2 [or_2_default]
Compiling architecture design_tb_global_reset_or_0_arch of entity xil_defaultlib.design_tb_Global_Reset_Or_0 [design_tb_global_reset_or_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.Low_Signal_GND [low_signal_gnd_default]
Compiling architecture design_tb_low_signal_gnd_0_0_arch of entity xil_defaultlib.design_tb_Low_Signal_GND_0_0 [design_tb_low_signal_gnd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.Not_1_in [not_1_in_default]
Compiling architecture design_tb_not_1_in_0_0_arch of entity xil_defaultlib.design_tb_Not_1_in_0_0 [design_tb_not_1_in_0_0_default]
Compiling architecture design_tb_not_1_in_1_0_arch of entity xil_defaultlib.design_tb_Not_1_in_1_0 [design_tb_not_1_in_1_0_default]
Compiling architecture arch of entity xil_defaultlib.Reset_Delay [reset_delay_default]
Compiling architecture design_tb_reset_delay_startup_0_arch of entity xil_defaultlib.design_tb_Reset_Delay_Startup_0 [design_tb_reset_delay_startup_0_...]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [\TTL_serial(data_size=8)\]
Compiling architecture design_tb_ttl_serial_0_0_arch of entity xil_defaultlib.design_tb_TTL_serial_0_0 [design_tb_ttl_serial_0_0_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture design_tb_univ_counter_0_arch of entity xil_defaultlib.design_tb_Univ_Counter_0 [design_tb_univ_counter_0_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture design_tb_btn_0_debounce_0_arch of entity xil_defaultlib.design_tb_btn_0_debounce_0 [design_tb_btn_0_debounce_0_defau...]
Compiling architecture design_tb_btn_1_debounce_toggle_0_arch of entity xil_defaultlib.design_tb_btn_1_debounce_toggle_0 [design_tb_btn_1_debounce_toggle_...]
Compiling architecture design_tb_btn_2_debounce_toggle_2_0_arch of entity xil_defaultlib.design_tb_btn_2_debounce_toggle_2_0 [design_tb_btn_2_debounce_toggle_...]
Compiling architecture loader of entity xil_defaultlib.count_loader [\count_loader(d_size=8,clk_en_ma...]
Compiling architecture design_tb_count_loader_0_arch of entity xil_defaultlib.design_tb_count_loader_0 [design_tb_count_loader_0_default]
Compiling architecture ltu of entity xil_defaultlib.out_LTU [out_ltu_default]
Compiling architecture design_tb_out_ltu_to_display_0_arch of entity xil_defaultlib.design_tb_out_LTU_to_display_0 [design_tb_out_ltu_to_display_0_d...]
Compiling architecture bd_6bad_ila_lib_0_arch of entity xil_defaultlib.bd_6bad_ila_lib_0 [bd_6bad_ila_lib_0_default]
Compiling architecture structure of entity xil_defaultlib.bd_6bad [bd_6bad_default]
Compiling architecture design_tb_system_ila_0_0_arch of entity xil_defaultlib.design_tb_system_ila_0_0 [design_tb_system_ila_0_0_default]
Compiling architecture bd_ab0c_ila_lib_0_arch of entity xil_defaultlib.bd_ab0c_ila_lib_0 [bd_ab0c_ila_lib_0_default]
Compiling architecture structure of entity xil_defaultlib.bd_ab0c [bd_ab0c_default]
Compiling architecture design_tb_system_ila_2_0_arch of entity xil_defaultlib.design_tb_system_ila_2_0 [design_tb_system_ila_2_0_default]
Compiling architecture bd_6b5d_ila_lib_0_arch of entity xil_defaultlib.bd_6b5d_ila_lib_0 [bd_6b5d_ila_lib_0_default]
Compiling architecture structure of entity xil_defaultlib.bd_6b5d [bd_6b5d_default]
Compiling architecture design_tb_system_ila_3_0_arch of entity xil_defaultlib.design_tb_system_ila_3_0 [design_tb_system_ila_3_0_default]
Compiling architecture bd_aaec_ila_lib_0_arch of entity xil_defaultlib.bd_aaec_ila_lib_0 [bd_aaec_ila_lib_0_default]
Compiling architecture structure of entity xil_defaultlib.bd_aaec [bd_aaec_default]
Compiling architecture design_tb_system_ila_4_0_arch of entity xil_defaultlib.design_tb_system_ila_4_0 [design_tb_system_ila_4_0_default]
Compiling architecture structure of entity xil_defaultlib.design_tb [design_tb_default]
Compiling architecture structure of entity xil_defaultlib.design_tb_wrapper [design_tb_wrapper_default]
Compiling architecture test_bench of entity xil_defaultlib.segment_display_tb
Built simulation snapshot Segment_Display_tb_behav
