{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702079105664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702079105665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 23:45:05 2023 " "Processing started: Fri Dec  8 23:45:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702079105665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079105665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maquina_de_Moore -c Maquina_de_Moore " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maquina_de_Moore -c Maquina_de_Moore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079105665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702079105849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702079105849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file Registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.v" "" { Text "/home/aluno/Documentos/Moore/Registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702079114042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_Entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file moore_Entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore_Entrada " "Found entity 1: moore_Entrada" {  } { { "moore_Entrada.v" "" { Text "/home/aluno/Documentos/Moore/moore_Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702079114043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_Saida.v 1 1 " "Found 1 design units, including 1 entities, in source file moore_Saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore_Saida " "Found entity 1: moore_Saida" {  } { { "moore_Saida.v" "" { Text "/home/aluno/Documentos/Moore/moore_Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702079114044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Decodificador.v(3) " "Verilog HDL Declaration information at Decodificador.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Decodificador.v(3) " "Verilog HDL Declaration information at Decodificador.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c Decodificador.v(3) " "Verilog HDL Declaration information at Decodificador.v(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d Decodificador.v(3) " "Verilog HDL Declaration information at Decodificador.v(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file Decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702079114045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisor_de_Frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file Divisor_de_Frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_de_Frequencia " "Found entity 1: Divisor_de_Frequencia" {  } { { "Divisor_de_Frequencia.v" "" { Text "/home/aluno/Documentos/Moore/Divisor_de_Frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702079114045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A Maquina_de_Moore.v(8) " "Verilog HDL Declaration information at Maquina_de_Moore.v(8): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B Maquina_de_Moore.v(8) " "Verilog HDL Declaration information at Maquina_de_Moore.v(8): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C Maquina_de_Moore.v(8) " "Verilog HDL Declaration information at Maquina_de_Moore.v(8): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D Maquina_de_Moore.v(8) " "Verilog HDL Declaration information at Maquina_de_Moore.v(8): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E Maquina_de_Moore.v(8) " "Verilog HDL Declaration information at Maquina_de_Moore.v(8): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F Maquina_de_Moore.v(8) " "Verilog HDL Declaration information at Maquina_de_Moore.v(8): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G Maquina_de_Moore.v(8) " "Verilog HDL Declaration information at Maquina_de_Moore.v(8): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702079114104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Maquina_de_Moore.v 1 1 " "Using design file Maquina_de_Moore.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Maquina_de_Moore " "Found entity 1: Maquina_de_Moore" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702079114105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702079114105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Maquina_de_Moore " "Elaborating entity \"Maquina_de_Moore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702079114106 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(28) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(28): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114107 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(33) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(33): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114107 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(39) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(39): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114107 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(44) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(44): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114107 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(50) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(50): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114107 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(55) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(55): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114107 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(61) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(61): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114107 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(66) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(66): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114108 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(72) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(72): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114108 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(77) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(77): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114108 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(83) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(83): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114108 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(88) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(88): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114108 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(94) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(94): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114108 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(99) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(99): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114108 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(105) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(105): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114108 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(110) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(110): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114108 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(116) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(116): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114109 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(121) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(121): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114109 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(127) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(127): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114109 "|Maquina_de_Moore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOWN Maquina_de_Moore.v(132) " "Verilog HDL Always Construct warning at Maquina_de_Moore.v(132): variable \"DOWN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maquina_de_Moore.v" "" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702079114109 "|Maquina_de_Moore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_de_Frequencia Divisor_de_Frequencia:Divisor_de_Frequencia " "Elaborating entity \"Divisor_de_Frequencia\" for hierarchy \"Divisor_de_Frequencia:Divisor_de_Frequencia\"" {  } { { "Maquina_de_Moore.v" "Divisor_de_Frequencia" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702079114117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Divisor_de_Frequencia.v(17) " "Verilog HDL assignment warning at Divisor_de_Frequencia.v(17): truncated value with size 32 to match size of target (26)" {  } { { "Divisor_de_Frequencia.v" "" { Text "/home/aluno/Documentos/Moore/Divisor_de_Frequencia.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702079114117 "|Maquina_de_Moore|Divisor_de_Frequencia:Divisor_de_Frequencia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:Decodificador " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:Decodificador\"" {  } { { "Maquina_de_Moore.v" "Decodificador" { Text "/home/aluno/Documentos/Moore/Maquina_de_Moore.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702079114118 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decodificador.v(9) " "Verilog HDL Case Statement warning at Decodificador.v(9): incomplete case statement has no default case item" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1702079114118 "|Maquina_de_Moore|Decodificador:Decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg Decodificador.v(9) " "Verilog HDL Always Construct warning at Decodificador.v(9): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702079114118 "|Maquina_de_Moore|Decodificador:Decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] Decodificador.v(9) " "Inferred latch for \"seg\[0\]\" at Decodificador.v(9)" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114119 "|Maquina_de_Moore|Decodificador:Decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] Decodificador.v(9) " "Inferred latch for \"seg\[1\]\" at Decodificador.v(9)" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114119 "|Maquina_de_Moore|Decodificador:Decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] Decodificador.v(9) " "Inferred latch for \"seg\[2\]\" at Decodificador.v(9)" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114119 "|Maquina_de_Moore|Decodificador:Decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] Decodificador.v(9) " "Inferred latch for \"seg\[3\]\" at Decodificador.v(9)" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114119 "|Maquina_de_Moore|Decodificador:Decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] Decodificador.v(9) " "Inferred latch for \"seg\[4\]\" at Decodificador.v(9)" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114119 "|Maquina_de_Moore|Decodificador:Decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] Decodificador.v(9) " "Inferred latch for \"seg\[5\]\" at Decodificador.v(9)" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114119 "|Maquina_de_Moore|Decodificador:Decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] Decodificador.v(9) " "Inferred latch for \"seg\[6\]\" at Decodificador.v(9)" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079114119 "|Maquina_de_Moore|Decodificador:Decodificador"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decodificador:Decodificador\|seg\[6\] " "LATCH primitive \"Decodificador:Decodificador\|seg\[6\]\" is permanently enabled" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702079114355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decodificador:Decodificador\|seg\[5\] " "LATCH primitive \"Decodificador:Decodificador\|seg\[5\]\" is permanently enabled" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702079114355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decodificador:Decodificador\|seg\[4\] " "LATCH primitive \"Decodificador:Decodificador\|seg\[4\]\" is permanently enabled" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702079114355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decodificador:Decodificador\|seg\[3\] " "LATCH primitive \"Decodificador:Decodificador\|seg\[3\]\" is permanently enabled" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702079114355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decodificador:Decodificador\|seg\[2\] " "LATCH primitive \"Decodificador:Decodificador\|seg\[2\]\" is permanently enabled" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702079114355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decodificador:Decodificador\|seg\[1\] " "LATCH primitive \"Decodificador:Decodificador\|seg\[1\]\" is permanently enabled" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702079114355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decodificador:Decodificador\|seg\[0\] " "LATCH primitive \"Decodificador:Decodificador\|seg\[0\]\" is permanently enabled" {  } { { "Decodificador.v" "" { Text "/home/aluno/Documentos/Moore/Decodificador.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702079114355 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702079114565 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702079114690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702079115324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702079115324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702079115359 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702079115359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702079115359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702079115359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702079115365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 23:45:15 2023 " "Processing ended: Fri Dec  8 23:45:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702079115365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702079115365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702079115365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702079115365 ""}
