// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module LoopMatmulLdB(	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
  input         clock,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
  input         reset,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
  output        io_req_ready,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input         io_req_valid,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input  [15:0] io_req_bits_max_k,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input  [15:0] io_req_bits_max_j,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input         io_req_bits_pad_k,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input         io_req_bits_pad_j,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input  [39:0] io_req_bits_dram_addr,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input  [39:0] io_req_bits_dram_stride,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input         io_req_bits_transpose,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input  [12:0] io_req_bits_addr_end,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input         io_req_bits_loop_id,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input         io_req_bits_is_resadd,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input         io_cmd_ready,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  output        io_cmd_valid,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  output [63:0] io_cmd_bits_rs1,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  output [63:0] io_cmd_bits_rs2,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  output [15:0] io_k,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  output [15:0] io_j,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  output        io_idle,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  input         io_rob_overloaded,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
  output        io_loop_id	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:142:14]
);

  wire [11:0] mvin_cmd_rs2_local_addr_data;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:196:27, :199:23, :200:29]
  wire        mvin_cmd_rs2_local_addr_garbage_bit;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:196:27, :199:23, :200:29]
  wire [2:0]  mvin_cmd_rs2_local_addr_norm_cmd;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:196:27, :199:23, :200:29]
  reg         state;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:159:22]
  reg  [15:0] req_max_k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
  reg  [15:0] req_max_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
  reg         req_pad_k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
  reg         req_pad_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
  reg  [39:0] req_dram_addr;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
  reg  [39:0] req_dram_stride;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
  reg         req_transpose;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
  reg  [12:0] req_addr_end;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
  reg         req_loop_id;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
  reg         req_is_resadd;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
  reg  [15:0] k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:163:14]
  reg  [15:0] j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:164:14]
  wire [15:0] row_iterator = req_transpose ? j : k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :163:14, :164:14, :166:25]
  wire [15:0] col_iterator = req_transpose ? k : j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :163:14, :164:14, :167:25]
  wire [15:0] max_row_iterator = req_transpose ? req_max_j : req_max_k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :169:29]
  wire [15:0] max_col_dim = req_transpose ? req_max_k : req_max_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :170:29]
  wire        _max_blocks_T = max_col_dim < 16'h3;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:170:29, :176:36]
  wire [15:0] max_blocks = _max_blocks_T ? max_col_dim : 16'h2;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:170:29, :176:{23,36}]
  wire [28:0] _GEN = {16'h0, req_addr_end};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :178:69]
  wire [28:0] _sp_addr_T_4 = (req_is_resadd ? _GEN : _GEN - {{12'h0, req_max_k} * {12'h0, req_max_j}, 1'h0}) + {{12'h0, row_iterator} * {12'h0, max_col_dim} + {12'h0, col_iterator}, 1'h0};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :166:25, :167:25, :170:29, :178:{26,69,81}, :182:{31,47,66}]
  wire [15:0] blocks = col_iterator + max_blocks <= max_col_dim ? max_blocks : max_col_dim - col_iterator;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:167:25, :170:29, :176:23, :183:{19,33,46,95}]
  assign mvin_cmd_rs2_local_addr_norm_cmd = req_is_resadd ? _sp_addr_T_4[28:26] : _sp_addr_T_4[28:26];	// @[generators/gemmini/src/main/scala/gemmini/LocalAddr.scala:108:37, generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :182:31, :196:27, :199:23, :200:29]
  assign mvin_cmd_rs2_local_addr_garbage_bit = req_is_resadd ? _sp_addr_T_4[12] : _sp_addr_T_4[12];	// @[generators/gemmini/src/main/scala/gemmini/LocalAddr.scala:108:37, generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :182:31, :196:27, :199:23, :200:29]
  assign mvin_cmd_rs2_local_addr_data = req_is_resadd ? _sp_addr_T_4[11:0] : _sp_addr_T_4[11:0];	// @[generators/gemmini/src/main/scala/gemmini/LocalAddr.scala:108:37, generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :182:31, :196:27, :199:23, :200:29]
  wire        io_cmd_valid_0 = state & ~io_rob_overloaded & (|req_dram_addr);	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:159:22, :161:16, :208:{34,37,56,73}]
  wire        _GEN_0 = req_dram_addr == 40'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :180:35, :213:22]
  wire        _GEN_1 = io_cmd_ready & io_cmd_valid_0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:208:{34,56}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [16:0] _next_j_T_3 = {1'h0, j} + {1'h0, req_transpose ? 16'h1 : _max_blocks_T ? req_max_j : 16'h2};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :164:14, :176:{23,36}, :217:23, generators/gemmini/src/main/scala/gemmini/Util.scala:41:15]
  wire [15:0] next_j = _next_j_T_3 > {1'h0, req_max_j - 16'h1} ? 16'h0 : _next_j_T_3[15:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, generators/gemmini/src/main/scala/gemmini/Util.scala:39:28, :41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [16:0] _next_k_T_4 = {1'h0, k} + {1'h0, req_transpose ? (_max_blocks_T ? req_max_k : 16'h2) : 16'h1};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, :163:14, :176:{23,36}, :218:23, generators/gemmini/src/main/scala/gemmini/Util.scala:41:15]
  wire [15:0] _next_k_T_6 = _next_k_T_4 > {1'h0, req_max_k - 16'h1} ? 16'h0 : _next_k_T_4[15:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16, generators/gemmini/src/main/scala/gemmini/Util.scala:39:28, :41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire        _GEN_2 = ~state & io_req_valid;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:159:22, :203:25, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
    if (reset)	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
      state <= 1'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:159:22]
    else	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
      state <= _GEN_2 | ~(_GEN_0 | _GEN_1 & ~(|next_j) & ((|next_j) ? k : _next_k_T_6) == 16'h0) & state;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:159:22, :163:14, :213:{22,30}, :214:11, :215:27, :221:58, :226:{26,36,45}, :227:13, :231:22, :233:11, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
    if (_GEN_2) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      req_max_k <= io_req_bits_max_k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
      req_max_j <= io_req_bits_max_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
      req_pad_k <= io_req_bits_pad_k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
      req_pad_j <= io_req_bits_pad_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
      req_dram_addr <= io_req_bits_dram_addr;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
      req_dram_stride <= io_req_bits_dram_stride;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
      req_transpose <= io_req_bits_transpose;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
      req_addr_end <= io_req_bits_addr_end;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
      req_loop_id <= io_req_bits_loop_id;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
      req_is_resadd <= io_req_bits_is_resadd;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:161:16]
      k <= 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:163:14]
      j <= 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:164:14]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (_GEN_0 | ~_GEN_1 | (|next_j)) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:163:14, :164:14, :213:{22,30}, :215:27, :221:58, :224:7, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      end
      else	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:163:14, :213:30, :215:27, :224:7]
        k <= _next_k_T_6;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:163:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      if (_GEN_0 | ~_GEN_1) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:164:14, :213:{22,30}, :215:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      end
      else	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:164:14, :213:30, :215:27]
        j <= next_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:164:14, src/main/scala/chisel3/util/Mux.scala:126:16]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:5];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
    initial begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
        `INIT_RANDOM_PROLOG_	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
        end	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
        state = _RANDOM[3'h0][0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :159:22]
        req_max_k = _RANDOM[3'h0][16:1];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :159:22, :161:16]
        req_max_j = {_RANDOM[3'h0][31:17], _RANDOM[3'h1][0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :159:22, :161:16]
        req_pad_k = _RANDOM[3'h1][1];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16]
        req_pad_j = _RANDOM[3'h1][2];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16]
        req_dram_addr = {_RANDOM[3'h1][31:3], _RANDOM[3'h2][10:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16]
        req_dram_stride = {_RANDOM[3'h2][31:11], _RANDOM[3'h3][18:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16]
        req_transpose = _RANDOM[3'h3][19];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16]
        req_addr_end = {_RANDOM[3'h3][31:20], _RANDOM[3'h4][0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16]
        req_loop_id = _RANDOM[3'h4][1];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16]
        req_is_resadd = _RANDOM[3'h4][2];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16]
        k = _RANDOM[3'h4][18:3];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16, :163:14]
        j = {_RANDOM[3'h4][31:19], _RANDOM[3'h5][2:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16, :164:14]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = ~state;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :159:22, :203:25]
  assign io_cmd_valid = io_cmd_valid_0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :208:{34,56}]
  assign io_cmd_bits_rs1 = {23'h0, {9'h0, {15'h0, row_iterator} * req_dram_stride[30:0] + {15'h0, col_iterator}, 1'h0} + {1'h0, req_dram_addr}};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16, :166:25, :167:25, :180:{35,53}, :181:33, :190:16, :1322:17]
  assign io_cmd_bits_rs2 = {14'h0, 2'h2 - {1'h0, max_row_iterator == max_row_iterator - 16'h1 & (req_transpose ? req_pad_j : req_pad_k)}, 13'h0, {blocks[1:0], 1'h0} - {2'h0, col_iterator + blocks >= max_col_dim & (req_transpose ? req_pad_k : req_pad_j)}, {2{req_is_resadd}}, 1'h0, mvin_cmd_rs2_local_addr_norm_cmd, 13'h0, mvin_cmd_rs2_local_addr_garbage_bit, mvin_cmd_rs2_local_addr_data};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16, :167:25, :169:29, :170:29, :172:20, :173:20, :183:19, :184:{38,43,57,66}, :185:{27,32,50,70}, :196:27, :197:32, :199:23, :200:29]
  assign io_k = k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :163:14]
  assign io_j = j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :164:14]
  assign io_idle = ~state;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :159:22, :203:25]
  assign io_loop_id = req_loop_id;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:139:7, :161:16]
endmodule

