{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 21:51:09 2023 " "Info: Processing started: Tue Sep 12 21:51:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sapcontroller -c sapcontroller --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sapcontroller -c sapcontroller --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y sapcontroller.v(5) " "Info (10281): Verilog HDL Declaration information at sapcontroller.v(5): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sapcontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sapcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sapcontroller " "Info: Found entity 1: sapcontroller" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sapcontroller " "Info: Elaborating entity \"sapcontroller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sapcontroller.v(33) " "Warning (10270): Verilog HDL Case Statement warning at sapcontroller.v(33): incomplete case statement has no default case item" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sapcontroller.v(45) " "Warning (10270): Verilog HDL Case Statement warning at sapcontroller.v(45): incomplete case statement has no default case item" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sapcontroller.v(57) " "Warning (10270): Verilog HDL Case Statement warning at sapcontroller.v(57): incomplete case statement has no default case item" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller sapcontroller.v(10) " "Warning (10240): Verilog HDL Always Construct warning at sapcontroller.v(10): inferring latch(es) for variable \"controller\", which holds its previous value in one or more paths through the always construct" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[1\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[1\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[2\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[2\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[3\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[3\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[4\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[4\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[5\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[5\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[6\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[6\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[7\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[7\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[8\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[8\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[9\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[9\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[10\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[10\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[11\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[11\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller\[12\] sapcontroller.v(10) " "Info (10041): Inferred latch for \"controller\[12\]\" at sapcontroller.v(10)" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "sapcontroller.v" "Mux0" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "sapcontroller.v" "Mux1" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "sapcontroller.v" "Mux2" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "sapcontroller.v" "Mux3" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Info: Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\] lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux0\|altshift:external_latency_ffs lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux0\|muxlut:\$00010 lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\|muxlut:\$00010\", which is child of megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012 lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00020 lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00020\", which is child of megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux1 " "Info: Instantiated megafunction \"lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux2 " "Info: Instantiated megafunction \"lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux3\"" {  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux3 " "Info: Instantiated megafunction \"lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sapcontroller.v" "" { Text "F:/Verilog Codes/exp6/sapcontroller/sapcontroller.v" 45 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 21:51:12 2023 " "Info: Processing ended: Tue Sep 12 21:51:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
