<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_26a52db9</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_26a52db9'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_26a52db9')">rsnoc_z_H_R_G_T2_U_U_26a52db9</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.64</td>
<td class="s6 cl rt"><a href="mod853.html#Line" > 63.82</a></td>
<td class="s1 cl rt"><a href="mod853.html#Cond" > 11.67</a></td>
<td class="s0 cl rt"><a href="mod853.html#Toggle" >  0.06</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod853.html#Branch" > 51.01</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod853.html#inst_tag_278382"  onclick="showContent('inst_tag_278382')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric</a></td>
<td class="s3 cl rt"> 31.64</td>
<td class="s6 cl rt"><a href="mod853.html#Line" > 63.82</a></td>
<td class="s1 cl rt"><a href="mod853.html#Cond" > 11.67</a></td>
<td class="s0 cl rt"><a href="mod853.html#Toggle" >  0.06</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod853.html#Branch" > 51.01</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_26a52db9'>
<hr>
<a name="inst_tag_278382"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_278382" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.64</td>
<td class="s6 cl rt"><a href="mod853.html#Line" > 63.82</a></td>
<td class="s1 cl rt"><a href="mod853.html#Cond" > 11.67</a></td>
<td class="s0 cl rt"><a href="mod853.html#Toggle" >  0.06</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod853.html#Branch" > 51.01</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.27</td>
<td class="s6 cl rt"> 68.19</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s0 cl rt">  1.10</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.42</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod790.html#inst_tag_255139" >ddr_axi_s2_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod837.html#inst_tag_271711" id="tag_urg_inst_271711">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_159217" id="tag_urg_inst_159217">Ic2ci</a></td>
<td class="s3 cl rt"> 31.61</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.70</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.75</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_306064" id="tag_urg_inst_306064">Ica</a></td>
<td class="s7 cl rt"> 72.97</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  6.24</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod466.html#inst_tag_159668" id="tag_urg_inst_159668">If</a></td>
<td class="s3 cl rt"> 36.99</td>
<td class="s7 cl rt"> 71.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.20</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod451.html#inst_tag_159543" id="tag_urg_inst_159543">Ifpa</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod229.html#inst_tag_44876" id="tag_urg_inst_44876">Io</a></td>
<td class="s0 cl rt">  0.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod823.html#inst_tag_257261" id="tag_urg_inst_257261">Ip</a></td>
<td class="s5 cl rt"> 52.57</td>
<td class="s8 cl rt"> 81.08</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.07</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod101.html#inst_tag_19212" id="tag_urg_inst_19212">Iraa</a></td>
<td class="s4 cl rt"> 48.18</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  5.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod680.html#inst_tag_216612" id="tag_urg_inst_216612">Irspp</a></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1165.html#inst_tag_365018" id="tag_urg_inst_365018">Irw0</a></td>
<td class="s2 cl rt"> 28.22</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.99</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 39.13</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod778.html#inst_tag_254137" id="tag_urg_inst_254137">It</a></td>
<td class="s3 cl rt"> 33.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod95.html#inst_tag_18196" id="tag_urg_inst_18196">Iww</a></td>
<td class="s4 cl rt"> 48.21</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.72</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod564.html#inst_tag_190045" id="tag_urg_inst_190045">uci7337ba030b_359</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod909.html#inst_tag_298342" id="tag_urg_inst_298342">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod456.html#inst_tag_159554" id="tag_urg_inst_159554">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod268.html#inst_tag_47749" id="tag_urg_inst_47749">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod428.html#inst_tag_145666" id="tag_urg_inst_145666">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod470.html#inst_tag_159701" id="tag_urg_inst_159701">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45027" id="tag_urg_inst_45027">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198888" id="tag_urg_inst_198888">ursrsg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198879" id="tag_urg_inst_198879">ursrsg1070</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198880" id="tag_urg_inst_198880">ursrsg1165</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198881" id="tag_urg_inst_198881">ursrsg1260</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198882" id="tag_urg_inst_198882">ursrsg1354</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198883" id="tag_urg_inst_198883">ursrsg1448</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198884" id="tag_urg_inst_198884">ursrsg1545</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198885" id="tag_urg_inst_198885">ursrsg1639</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198886" id="tag_urg_inst_198886">ursrsg1735</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198887" id="tag_urg_inst_198887">ursrsg1831</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198873" id="tag_urg_inst_198873">ursrsg504</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198874" id="tag_urg_inst_198874">ursrsg599</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198875" id="tag_urg_inst_198875">ursrsg693</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198876" id="tag_urg_inst_198876">ursrsg787</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198877" id="tag_urg_inst_198877">ursrsg881</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198878" id="tag_urg_inst_198878">ursrsg975</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod848.html#inst_tag_277387" id="tag_urg_inst_277387">uu05fa833ae2</a></td>
<td class="s0 cl rt">  0.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767.html#inst_tag_253046" id="tag_urg_inst_253046">uuf6be54f3</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_26a52db9'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod853.html" >rsnoc_z_H_R_G_T2_U_U_26a52db9</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>655</td><td>418</td><td>63.82</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77802</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77807</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>77813</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77821</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77826</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77831</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77848</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77854</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77859</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77864</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>77870</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77878</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77883</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77888</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77905</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77915</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77920</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>77926</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77934</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77939</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77944</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77961</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77966</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77971</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77976</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>77982</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77990</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77995</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78000</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78017</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78022</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78027</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78032</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78038</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78046</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78051</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78056</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78073</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78078</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78088</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78094</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78102</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78107</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78112</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78129</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78134</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78139</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78144</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78150</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78158</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78163</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78168</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78185</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78190</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78200</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78206</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78214</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78219</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78224</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78241</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78246</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78251</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78256</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78262</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78270</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78275</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78280</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78297</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78302</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78307</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78312</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78318</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78326</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78331</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78336</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78358</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78363</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78368</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78374</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78382</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78387</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78392</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78409</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78414</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78419</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78424</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78430</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78438</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78443</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78448</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78465</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78470</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78475</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78486</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78494</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78499</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78521</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78526</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78536</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78542</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78550</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78555</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78560</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78577</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78582</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78587</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78592</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78598</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78606</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78611</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78616</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78633</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78638</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>78677</td><td>18</td><td>3</td><td>16.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78778</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78783</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>78789</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78797</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78803</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78810</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78815</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78832</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78837</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>78876</td><td>18</td><td>2</td><td>11.11</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78897</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78902</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>78908</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>78916</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78923</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78929</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>78934</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>78954</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>79026</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>79093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>79172</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>79189</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>79201</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>79475</td><td>19</td><td>3</td><td>15.79</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79497</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79502</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79641</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77801                   		else if ( AxiRD_Valid &amp; AxiRD_Ready )
77802      1/1          			AxiRIdReg &lt;= #1.0 ( AxiRIdResize );
77803      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77804      1/1          		if ( ! Sys_Clk_RstN )
77805      <font color = "red">0/1     ==>  			AxiRValidReg &lt;= #1.0 ( 1'b0 );</font>
                        MISSING_ELSE
77806                   		else	AxiRValidReg &lt;= #1.0 ( AxiR_Valid &amp; AxiR_Ready );
77807      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77808      1/1          		if ( ! Sys_Clk_RstN )
77809      1/1          			KeepWrRsp &lt;= #1.0 ( 1'b0 );
77810      <font color = "red">0/1     ==>  		else if ( AxiB_Valid &amp; ~ LockAbort )</font>
                        MISSING_ELSE
77811                   			KeepWrRsp &lt;= #1.0 ( ~ OutGenIsRead &amp; ~ GenRspRdy );
77812                   	rsnoc_z_H_R_U_P_B_a8d76a4e_A4200 Abp(
77813      1/1          		.Rx_0( u_dffe_0 )
77814      <font color = "red">0/1     ==>  	,	.Rx_2( u_dffe_2 )</font>
77815      <font color = "red">0/1     ==>  	,	.RxRdy( u_134 )</font>
77816      1/1          	,	.RxVld( Axi_b_valid )
77817      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
77818                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77819                   	,	.Sys_Clk_En( Sys_Clk_En )
77820                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77821      1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77822      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77823      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77824      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( AxiBPwr_Idle )</font>
                        MISSING_ELSE
77825                   	,	.Sys_Pwr_WakeUp( AxiBPwr_WakeUp )
77826      1/1          	,	.Tx_0( u_a5c0_0 )
77827      1/1          	,	.Tx_2( u_a5c0_2 )
77828      1/1          	,	.TxRdy( AxiBFifo_Ready )
77829      <font color = "red">0/1     ==>  	,	.TxVld( AxiBFifo_Valid )</font>
                        MISSING_ELSE
77830                   	);
77831      1/1          	assign Axi_b_ready = u_134;
77832      1/1          	assign Axi_r_ready = u_84;
77833      1/1          	assign AxiRD_Data = u_3cf0_0;
77834      <font color = "red">0/1     ==>  	assign AxiRDDataEcc = AxiRD_Data;</font>
                        MISSING_ELSE
77835                   	assign AxiR_Data = AxiRDDataEcc;
77836                   	assign Gen_Rsp_Data = u_926;
77837                   	rsnoc_z_T_C_S_C_L_R_S_18b64c8c_128 us18b64c8c( .I( AxiR_Data ) , .O( u_926 ) );
77838                   	assign AxiR_Last = AxiRD_Last;
77839                   	assign Gen_Rsp_Last = OutGenIsRead ? AxiR_Last : ~ OutGenIsRead;
77840                   	assign Gen_Rsp_Opc = OutGenIsRead ? 3'b000 : 3'b100;
77841                   	assign AxiBFifo_Id = u_a5c0_0;
77842                   	assign AxiB_Id = AxiBFifo_Id;
77843                   	assign AxiBIdResize = AxiB_Id;
77844                   	assign AxiBSeqId = AxiBIdResize;
77845                   	assign AxiRIdResizeRRP = AxiRIdResize;
77846                   	assign AxiRSeqId = AxiRIdResizeRRP;
77847                   	assign Gen_Rsp_SeqId = OutGenIsRead ? AxiRSeqId : AxiBSeqId;
77848      1/1          	assign Gen_Rsp_SeqUnOrdered = 1'b0;
77849      1/1          	assign AxiBFifo_Resp = u_a5c0_2;
77850      1/1          	assign AxiB_Resp = AxiBFifo_Resp;
77851      <font color = "red">0/1     ==>  	assign AxiRD_Resp = u_3cf0_5;</font>
                        MISSING_ELSE
77852                   	assign AxiR_Resp = AxiRD_Resp;
77853                   	assign Gen_Rsp_Status = OutGenIsRead ? AxiRStatus : AxiBStatus;
77854      1/1          	assign uAxiBStatus_caseSel = { ( AxiB_Resp == 2'b10 | AxiB_Resp == 2'b11 ) , AxiB_Resp == 2'b00 } ;
77855      1/1          	always @( uAxiBStatus_caseSel ) begin
77856      1/1          		case ( uAxiBStatus_caseSel )
77857      <font color = "red">0/1     ==>  			2'b01   : AxiBStatus = 2'b10 ;</font>
                        MISSING_ELSE
77858                   			2'b10   : AxiBStatus = 2'b01 ;
77859      1/1          			default : AxiBStatus = 2'b00 ;
77860      1/1          		endcase
77861      1/1          	end
77862      <font color = "red">0/1     ==>  	assign uAxiRStatus_caseSel = { ( AxiR_Resp == 2'b10 | AxiR_Resp == 2'b11 ) , AxiR_Resp == 2'b00 } ;</font>
                        MISSING_ELSE
77863                   	always @( uAxiRStatus_caseSel ) begin
77864      1/1          		case ( uAxiRStatus_caseSel )
77865      1/1          			2'b01   : AxiRStatus = 2'b10 ;
77866      1/1          			2'b10   : AxiRStatus = 2'b01 ;
77867      <font color = "red">0/1     ==>  			default : AxiRStatus = 2'b00 ;</font>
                        MISSING_ELSE
77868                   		endcase
77869                   	end
77870      1/1          	assign Sys_Pwr_Idle = AxiRPwr_Idle &amp; AxiBPwr_Idle;
77871      <font color = "red">0/1     ==>  	assign RspPwr_WakeUp = Axi_b_valid | Axi_r_valid;</font>
77872      <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = AxiRPwr_WakeUp | AxiBPwr_WakeUp | RspPwr_WakeUp;</font>
77873      1/1          endmodule
77874      <font color = "red">0/1     ==>  </font>
77875                   `timescale 1ps/1ps
77876                   module rsnoc_z_H_R_N_A_G2_U_U_89ff9b2b (
77877                   	Axi_ar_addr
77878      1/1          ,	Axi_ar_burst
77879      1/1          ,	Axi_ar_cache
77880      1/1          ,	Axi_ar_id
77881      <font color = "red">0/1     ==>  ,	Axi_ar_len</font>
                        MISSING_ELSE
77882                   ,	Axi_ar_lock
77883      1/1          ,	Axi_ar_prot
77884      1/1          ,	Axi_ar_ready
77885      1/1          ,	Axi_ar_size
77886      <font color = "red">0/1     ==>  ,	Axi_ar_valid</font>
                        MISSING_ELSE
77887                   ,	Axi_aw_addr
77888      1/1          ,	Axi_aw_burst
77889      1/1          ,	Axi_aw_cache
77890      1/1          ,	Axi_aw_id
77891      <font color = "red">0/1     ==>  ,	Axi_aw_len</font>
                        MISSING_ELSE
77892                   ,	Axi_aw_lock
77893                   ,	Axi_aw_prot
77894                   ,	Axi_aw_ready
77895                   ,	Axi_aw_size
77896                   ,	Axi_aw_valid
77897                   ,	Axi_b_id
77898                   ,	Axi_b_ready
77899                   ,	Axi_b_resp
77900                   ,	Axi_b_valid
77901                   ,	Axi_r_data
77902                   ,	Axi_r_id
77903                   ,	Axi_r_last
77904                   ,	Axi_r_ready
77905      1/1          ,	Axi_r_resp
77906      1/1          ,	Axi_r_valid
77907      1/1          ,	Axi_w_data
77908      <font color = "red">0/1     ==>  ,	Axi_w_last</font>
                        MISSING_ELSE
77909                   ,	Axi_w_ready
77910      1/1          ,	Axi_w_strb
77911      1/1          ,	Axi_w_valid
77912      1/1          ,	Debug_PwrOn
77913      <font color = "red">0/1     ==>  ,	Gen_Req_Addr</font>
                        MISSING_ELSE
77914                   ,	Gen_Req_Be
77915      1/1          ,	Gen_Req_BurstType
77916      1/1          ,	Gen_Req_Data
77917      1/1          ,	Gen_Req_Last
77918      <font color = "red">0/1     ==>  ,	Gen_Req_Len1</font>
                        MISSING_ELSE
77919                   ,	Gen_Req_Lock
77920      1/1          ,	Gen_Req_Opc
77921      1/1          ,	Gen_Req_Rdy
77922      1/1          ,	Gen_Req_SeqId
77923      <font color = "red">0/1     ==>  ,	Gen_Req_SeqUnOrdered</font>
                        MISSING_ELSE
77924                   ,	Gen_Req_SeqUnique
77925                   ,	Gen_Req_User
77926      1/1          ,	Gen_Req_Vld
77927      <font color = "red">0/1     ==>  ,	Gen_Rsp_Data</font>
77928      <font color = "red">0/1     ==>  ,	Gen_Rsp_Last</font>
77929      1/1          ,	Gen_Rsp_Opc
77930      <font color = "red">0/1     ==>  ,	Gen_Rsp_Rdy</font>
77931                   ,	Gen_Rsp_SeqId
77932                   ,	Gen_Rsp_SeqUnOrdered
77933                   ,	Gen_Rsp_Status
77934      1/1          ,	Gen_Rsp_Vld
77935      1/1          ,	Sys_Clk
77936      1/1          ,	Sys_Clk_ClkS
77937      <font color = "red">0/1     ==>  ,	Sys_Clk_En</font>
                        MISSING_ELSE
77938                   ,	Sys_Clk_EnS
77939      1/1          ,	Sys_Clk_RetRstN
77940      1/1          ,	Sys_Clk_RstN
77941      1/1          ,	Sys_Clk_Tm
77942      <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
77943                   ,	Sys_Pwr_WakeUp
77944      1/1          ,	WakeUp_Axi
77945      1/1          ,	WakeUp_Gen
77946      1/1          );
77947      <font color = "red">0/1     ==>  	output [31:0]  Axi_ar_addr          ;</font>
                        MISSING_ELSE
77948                   	output [1:0]   Axi_ar_burst         ;
77949                   	output [3:0]   Axi_ar_cache         ;
77950                   	output [3:0]   Axi_ar_id            ;
77951                   	output [2:0]   Axi_ar_len           ;
77952                   	output         Axi_ar_lock          ;
77953                   	output [2:0]   Axi_ar_prot          ;
77954                   	input          Axi_ar_ready         ;
77955                   	output [2:0]   Axi_ar_size          ;
77956                   	output         Axi_ar_valid         ;
77957                   	output [31:0]  Axi_aw_addr          ;
77958                   	output [1:0]   Axi_aw_burst         ;
77959                   	output [3:0]   Axi_aw_cache         ;
77960                   	output [3:0]   Axi_aw_id            ;
77961      1/1          	output [2:0]   Axi_aw_len           ;
77962      1/1          	output         Axi_aw_lock          ;
77963      1/1          	output [2:0]   Axi_aw_prot          ;
77964      <font color = "red">0/1     ==>  	input          Axi_aw_ready         ;</font>
                        MISSING_ELSE
77965                   	output [2:0]   Axi_aw_size          ;
77966      1/1          	output         Axi_aw_valid         ;
77967      1/1          	input  [3:0]   Axi_b_id             ;
77968      1/1          	output         Axi_b_ready          ;
77969      <font color = "red">0/1     ==>  	input  [1:0]   Axi_b_resp           ;</font>
                        MISSING_ELSE
77970                   	input          Axi_b_valid          ;
77971      1/1          	input  [127:0] Axi_r_data           ;
77972      1/1          	input  [3:0]   Axi_r_id             ;
77973      1/1          	input          Axi_r_last           ;
77974      <font color = "red">0/1     ==>  	output         Axi_r_ready          ;</font>
                        MISSING_ELSE
77975                   	input  [1:0]   Axi_r_resp           ;
77976      1/1          	input          Axi_r_valid          ;
77977      1/1          	output [127:0] Axi_w_data           ;
77978      1/1          	output         Axi_w_last           ;
77979      <font color = "red">0/1     ==>  	input          Axi_w_ready          ;</font>
                        MISSING_ELSE
77980                   	output [15:0]  Axi_w_strb           ;
77981                   	output         Axi_w_valid          ;
77982      1/1          	output         Debug_PwrOn          ;
77983      <font color = "red">0/1     ==>  	input  [31:0]  Gen_Req_Addr         ;</font>
77984      <font color = "red">0/1     ==>  	input  [15:0]  Gen_Req_Be           ;</font>
77985      1/1          	input          Gen_Req_BurstType    ;
77986      <font color = "red">0/1     ==>  	input  [127:0] Gen_Req_Data         ;</font>
77987                   	input          Gen_Req_Last         ;
77988                   	input  [6:0]   Gen_Req_Len1         ;
77989                   	input          Gen_Req_Lock         ;
77990      1/1          	input  [2:0]   Gen_Req_Opc          ;
77991      1/1          	output         Gen_Req_Rdy          ;
77992      1/1          	input  [3:0]   Gen_Req_SeqId        ;
77993      <font color = "red">0/1     ==>  	input          Gen_Req_SeqUnOrdered ;</font>
                        MISSING_ELSE
77994                   	input          Gen_Req_SeqUnique    ;
77995      1/1          	input  [7:0]   Gen_Req_User         ;
77996      1/1          	input          Gen_Req_Vld          ;
77997      1/1          	output [127:0] Gen_Rsp_Data         ;
77998      <font color = "red">0/1     ==>  	output         Gen_Rsp_Last         ;</font>
                        MISSING_ELSE
77999                   	output [2:0]   Gen_Rsp_Opc          ;
78000      1/1          	input          Gen_Rsp_Rdy          ;
78001      1/1          	output [3:0]   Gen_Rsp_SeqId        ;
78002      1/1          	output         Gen_Rsp_SeqUnOrdered ;
78003      <font color = "red">0/1     ==>  	output [1:0]   Gen_Rsp_Status       ;</font>
                        MISSING_ELSE
78004                   	output         Gen_Rsp_Vld          ;
78005                   	input          Sys_Clk              ;
78006                   	input          Sys_Clk_ClkS         ;
78007                   	input          Sys_Clk_En           ;
78008                   	input          Sys_Clk_EnS          ;
78009                   	input          Sys_Clk_RetRstN      ;
78010                   	input          Sys_Clk_RstN         ;
78011                   	input          Sys_Clk_Tm           ;
78012                   	output         Sys_Pwr_Idle         ;
78013                   	output         Sys_Pwr_WakeUp       ;
78014                   	output         WakeUp_Axi           ;
78015                   	output         WakeUp_Gen           ;
78016                   	wire [31:0]  u_134_Req_Addr          ;
78017      1/1          	wire [15:0]  u_134_Req_Be            ;
78018      1/1          	wire         u_134_Req_BurstType     ;
78019      1/1          	wire [127:0] u_134_Req_Data          ;
78020      <font color = "red">0/1     ==>  	wire         u_134_Req_Last          ;</font>
                        MISSING_ELSE
78021                   	wire [6:0]   u_134_Req_Len1          ;
78022      1/1          	wire         u_134_Req_Lock          ;
78023      1/1          	wire [2:0]   u_134_Req_Opc           ;
78024      1/1          	wire         u_134_Req_Rdy           ;
78025      <font color = "red">0/1     ==>  	wire [3:0]   u_134_Req_SeqId         ;</font>
                        MISSING_ELSE
78026                   	wire         u_134_Req_SeqUnOrdered  ;
78027      1/1          	wire         u_134_Req_SeqUnique     ;
78028      1/1          	wire [7:0]   u_134_Req_User          ;
78029      1/1          	wire         u_134_Req_Vld           ;
78030      <font color = "red">0/1     ==>  	wire [127:0] u_134_Rsp_Data          ;</font>
                        MISSING_ELSE
78031                   	wire         u_134_Rsp_Last          ;
78032      1/1          	wire [2:0]   u_134_Rsp_Opc           ;
78033      1/1          	wire         u_134_Rsp_Rdy           ;
78034      1/1          	wire [3:0]   u_134_Rsp_SeqId         ;
78035      <font color = "red">0/1     ==>  	wire         u_134_Rsp_SeqUnOrdered  ;</font>
                        MISSING_ELSE
78036                   	wire [1:0]   u_134_Rsp_Status        ;
78037                   	wire         u_134_Rsp_Vld           ;
78038      1/1          	wire         u_171_Idle              ;
78039      <font color = "red">0/1     ==>  	wire         u_171_WakeUp            ;</font>
78040      <font color = "red">0/1     ==>  	wire [31:0]  Axi1_Ar_Addr            ;</font>
78041      1/1          	wire [1:0]   Axi1_Ar_Burst           ;
78042      <font color = "red">0/1     ==>  	wire [3:0]   Axi1_Ar_Cache           ;</font>
78043                   	wire [3:0]   Axi1_Ar_Id              ;
78044                   	wire [2:0]   Axi1_Ar_Len             ;
78045                   	wire         Axi1_Ar_Lock            ;
78046      1/1          	wire [2:0]   Axi1_Ar_Prot            ;
78047      1/1          	wire         Axi1_Ar_Ready           ;
78048      1/1          	wire [2:0]   Axi1_Ar_Size            ;
78049      <font color = "red">0/1     ==>  	wire         Axi1_Ar_Valid           ;</font>
                        MISSING_ELSE
78050                   	wire [31:0]  Axi1_Aw_Addr            ;
78051      1/1          	wire [1:0]   Axi1_Aw_Burst           ;
78052      1/1          	wire [3:0]   Axi1_Aw_Cache           ;
78053      1/1          	wire [3:0]   Axi1_Aw_Id              ;
78054      <font color = "red">0/1     ==>  	wire [2:0]   Axi1_Aw_Len             ;</font>
                        MISSING_ELSE
78055                   	wire         Axi1_Aw_Lock            ;
78056      1/1          	wire [2:0]   Axi1_Aw_Prot            ;
78057      1/1          	wire         Axi1_Aw_Ready           ;
78058      1/1          	wire [2:0]   Axi1_Aw_Size            ;
78059      <font color = "red">0/1     ==>  	wire         Axi1_Aw_Valid           ;</font>
                        MISSING_ELSE
78060                   	wire [127:0] Axi1_W_Data             ;
78061                   	wire         Axi1_W_Last             ;
78062                   	wire         Axi1_W_Ready            ;
78063                   	wire [15:0]  Axi1_W_Strb             ;
78064                   	wire         Axi1_W_Valid            ;
78065                   	reg          First                   ;
78066                   	wire [31:0]  GenLcl_Req_Addr         ;
78067                   	wire [15:0]  GenLcl_Req_Be           ;
78068                   	wire         GenLcl_Req_BurstType    ;
78069                   	wire [127:0] GenLcl_Req_Data         ;
78070                   	wire         GenLcl_Req_Last         ;
78071                   	wire [6:0]   GenLcl_Req_Len1         ;
78072                   	wire         GenLcl_Req_Lock         ;
78073      1/1          	wire [2:0]   GenLcl_Req_Opc          ;
78074      1/1          	wire         GenLcl_Req_Rdy          ;
78075      1/1          	wire [3:0]   GenLcl_Req_SeqId        ;
78076      <font color = "red">0/1     ==>  	wire         GenLcl_Req_SeqUnOrdered ;</font>
                        MISSING_ELSE
78077                   	wire         GenLcl_Req_SeqUnique    ;
78078      1/1          	wire [7:0]   GenLcl_Req_User         ;
78079      1/1          	wire         GenLcl_Req_Vld          ;
78080      1/1          	wire [127:0] GenLcl_Rsp_Data         ;
78081      <font color = "red">0/1     ==>  	wire         GenLcl_Rsp_Last         ;</font>
                        MISSING_ELSE
78082                   	wire [2:0]   GenLcl_Rsp_Opc          ;
78083      1/1          	wire         GenLcl_Rsp_Rdy          ;
78084      1/1          	wire [3:0]   GenLcl_Rsp_SeqId        ;
78085      1/1          	wire         GenLcl_Rsp_SeqUnOrdered ;
78086      <font color = "red">0/1     ==>  	wire [1:0]   GenLcl_Rsp_Status       ;</font>
                        MISSING_ELSE
78087                   	wire         GenLcl_Rsp_Vld          ;
78088      1/1          	wire         InfoMultiBeatExcl       ;
78089      1/1          	reg          InfoMultiBeatExclOnce   ;
78090      1/1          	wire         LockAbort               ;
78091      <font color = "red">0/1     ==>  	wire         ReqPwr_Idle             ;</font>
                        MISSING_ELSE
78092                   	wire         ReqPwr_WakeUp           ;
78093                   	wire         RspPwr_Idle             ;
78094      1/1          	wire         RspPwr_WakeUp           ;
78095      <font color = "red">0/1     ==>  	assign Axi1_Ar_Ready = Axi_ar_ready;</font>
78096      <font color = "red">0/1     ==>  	assign Axi1_Aw_Ready = Axi_aw_ready;</font>
78097      1/1          	assign Axi1_W_Ready = Axi_w_ready;
78098      <font color = "red">0/1     ==>  	rsnoc_z_H_R_N_A_G2_R_Rsp_600b7c70 Rspb(</font>
78099                   		.Axi_b_id( Axi_b_id )
78100                   	,	.Axi_b_ready( Axi_b_ready )
78101                   	,	.Axi_b_resp( Axi_b_resp )
78102      1/1          	,	.Axi_b_valid( Axi_b_valid )
78103      1/1          	,	.Axi_r_data( Axi_r_data )
78104      1/1          	,	.Axi_r_id( Axi_r_id )
78105      <font color = "red">0/1     ==>  	,	.Axi_r_last( Axi_r_last )</font>
                        MISSING_ELSE
78106                   	,	.Axi_r_ready( Axi_r_ready )
78107      1/1          	,	.Axi_r_resp( Axi_r_resp )
78108      1/1          	,	.Axi_r_valid( Axi_r_valid )
78109      1/1          	,	.Gen_Rsp_Data( GenLcl_Rsp_Data )
78110      <font color = "red">0/1     ==>  	,	.Gen_Rsp_Last( GenLcl_Rsp_Last )</font>
                        MISSING_ELSE
78111                   	,	.Gen_Rsp_Opc( GenLcl_Rsp_Opc )
78112      1/1          	,	.Gen_Rsp_Rdy( GenLcl_Rsp_Rdy )
78113      1/1          	,	.Gen_Rsp_SeqId( GenLcl_Rsp_SeqId )
78114      1/1          	,	.Gen_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
78115      <font color = "red">0/1     ==>  	,	.Gen_Rsp_Status( GenLcl_Rsp_Status )</font>
                        MISSING_ELSE
78116                   	,	.Gen_Rsp_Vld( GenLcl_Rsp_Vld )
78117                   	,	.LockAbort( LockAbort )
78118                   	,	.PwrOn( 1'b1 )
78119                   	,	.Sys_Clk( Sys_Clk )
78120                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
78121                   	,	.Sys_Clk_En( Sys_Clk_En )
78122                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
78123                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
78124                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
78125                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
78126                   	,	.Sys_Pwr_Idle( RspPwr_Idle )
78127                   	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
78128                   	);
78129      1/1          	rsnoc_z_H_R_G_U_Q_U_fd4d8a24ef uufd4d8a24ef(
78130      1/1          		.GenLcl_Req_Addr( u_134_Req_Addr )
78131      1/1          	,	.GenLcl_Req_Be( u_134_Req_Be )
78132      <font color = "red">0/1     ==>  	,	.GenLcl_Req_BurstType( u_134_Req_BurstType )</font>
                        MISSING_ELSE
78133                   	,	.GenLcl_Req_Data( u_134_Req_Data )
78134      1/1          	,	.GenLcl_Req_Last( u_134_Req_Last )
78135      1/1          	,	.GenLcl_Req_Len1( u_134_Req_Len1 )
78136      1/1          	,	.GenLcl_Req_Lock( u_134_Req_Lock )
78137      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Opc( u_134_Req_Opc )</font>
                        MISSING_ELSE
78138                   	,	.GenLcl_Req_Rdy( u_134_Req_Rdy )
78139      1/1          	,	.GenLcl_Req_SeqId( u_134_Req_SeqId )
78140      1/1          	,	.GenLcl_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
78141      1/1          	,	.GenLcl_Req_SeqUnique( u_134_Req_SeqUnique )
78142      <font color = "red">0/1     ==>  	,	.GenLcl_Req_User( u_134_Req_User )</font>
                        MISSING_ELSE
78143                   	,	.GenLcl_Req_Vld( u_134_Req_Vld )
78144      1/1          	,	.GenLcl_Rsp_Data( u_134_Rsp_Data )
78145      1/1          	,	.GenLcl_Rsp_Last( u_134_Rsp_Last )
78146      1/1          	,	.GenLcl_Rsp_Opc( u_134_Rsp_Opc )
78147      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Rdy( u_134_Rsp_Rdy )</font>
                        MISSING_ELSE
78148                   	,	.GenLcl_Rsp_SeqId( u_134_Rsp_SeqId )
78149                   	,	.GenLcl_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
78150      1/1          	,	.GenLcl_Rsp_Status( u_134_Rsp_Status )
78151      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Vld( u_134_Rsp_Vld )</font>
78152      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Addr( Gen_Req_Addr )</font>
78153      1/1          	,	.GenPrt_Req_Be( Gen_Req_Be )
78154      <font color = "red">0/1     ==>  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )</font>
78155                   	,	.GenPrt_Req_Data( Gen_Req_Data )
78156                   	,	.GenPrt_Req_Last( Gen_Req_Last )
78157                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
78158      1/1          	,	.GenPrt_Req_Lock( Gen_Req_Lock )
78159      1/1          	,	.GenPrt_Req_Opc( Gen_Req_Opc )
78160      1/1          	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
78161      <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )</font>
                        MISSING_ELSE
78162                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
78163      1/1          	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
78164      1/1          	,	.GenPrt_Req_User( Gen_Req_User )
78165      1/1          	,	.GenPrt_Req_Vld( Gen_Req_Vld )
78166      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )</font>
                        MISSING_ELSE
78167                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
78168      1/1          	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
78169      1/1          	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
78170      1/1          	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
78171      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )</font>
                        MISSING_ELSE
78172                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
78173                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
78174                   	,	.Sys_Clk( Sys_Clk )
78175                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
78176                   	,	.Sys_Clk_En( Sys_Clk_En )
78177                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
78178                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
78179                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
78180                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
78181                   	,	.Sys_Pwr_Idle( u_171_Idle )
78182                   	,	.Sys_Pwr_WakeUp( u_171_WakeUp )
78183                   	);
78184                   	rsnoc_z_H_R_G_U_P_U_8aab48d3 uu8aab48d3(
78185      1/1          		.GenLcl_Req_Addr( GenLcl_Req_Addr )
78186      1/1          	,	.GenLcl_Req_Be( GenLcl_Req_Be )
78187      1/1          	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
78188      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Data( GenLcl_Req_Data )</font>
                        MISSING_ELSE
78189                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
78190      1/1          	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
78191      1/1          	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
78192      1/1          	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
78193      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )</font>
                        MISSING_ELSE
78194                   	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
78195      1/1          	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
78196      1/1          	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
78197      1/1          	,	.GenLcl_Req_User( GenLcl_Req_User )
78198      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )</font>
                        MISSING_ELSE
78199                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
78200      1/1          	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
78201      1/1          	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
78202      1/1          	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
78203      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )</font>
                        MISSING_ELSE
78204                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
78205                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
78206      1/1          	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
78207      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Addr( u_134_Req_Addr )</font>
78208      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Be( u_134_Req_Be )</font>
78209      1/1          	,	.GenPrt_Req_BurstType( u_134_Req_BurstType )
78210      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Data( u_134_Req_Data )</font>
78211                   	,	.GenPrt_Req_Last( u_134_Req_Last )
78212                   	,	.GenPrt_Req_Len1( u_134_Req_Len1 )
78213                   	,	.GenPrt_Req_Lock( u_134_Req_Lock )
78214      1/1          	,	.GenPrt_Req_Opc( u_134_Req_Opc )
78215      1/1          	,	.GenPrt_Req_Rdy( u_134_Req_Rdy )
78216      1/1          	,	.GenPrt_Req_SeqId( u_134_Req_SeqId )
78217      <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )</font>
                        MISSING_ELSE
78218                   	,	.GenPrt_Req_SeqUnique( u_134_Req_SeqUnique )
78219      1/1          	,	.GenPrt_Req_User( u_134_Req_User )
78220      1/1          	,	.GenPrt_Req_Vld( u_134_Req_Vld )
78221      1/1          	,	.GenPrt_Rsp_Data( u_134_Rsp_Data )
78222      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Last( u_134_Rsp_Last )</font>
                        MISSING_ELSE
78223                   	,	.GenPrt_Rsp_Opc( u_134_Rsp_Opc )
78224      1/1          	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
78225      1/1          	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
78226      1/1          	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
78227      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )</font>
                        MISSING_ELSE
78228                   	,	.GenPrt_Rsp_Vld( u_134_Rsp_Vld )
78229                   	);
78230                   	rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 Reqb(
78231                   		.Axi_ar_addr( Axi1_Ar_Addr )
78232                   	,	.Axi_ar_burst( Axi1_Ar_Burst )
78233                   	,	.Axi_ar_cache( Axi1_Ar_Cache )
78234                   	,	.Axi_ar_id( Axi1_Ar_Id )
78235                   	,	.Axi_ar_len( Axi1_Ar_Len )
78236                   	,	.Axi_ar_lock( Axi1_Ar_Lock )
78237                   	,	.Axi_ar_prot( Axi1_Ar_Prot )
78238                   	,	.Axi_ar_ready( Axi1_Ar_Ready )
78239                   	,	.Axi_ar_size( Axi1_Ar_Size )
78240                   	,	.Axi_ar_valid( Axi1_Ar_Valid )
78241      1/1          	,	.Axi_aw_addr( Axi1_Aw_Addr )
78242      1/1          	,	.Axi_aw_burst( Axi1_Aw_Burst )
78243      1/1          	,	.Axi_aw_cache( Axi1_Aw_Cache )
78244      <font color = "red">0/1     ==>  	,	.Axi_aw_id( Axi1_Aw_Id )</font>
                        MISSING_ELSE
78245                   	,	.Axi_aw_len( Axi1_Aw_Len )
78246      1/1          	,	.Axi_aw_lock( Axi1_Aw_Lock )
78247      1/1          	,	.Axi_aw_prot( Axi1_Aw_Prot )
78248      1/1          	,	.Axi_aw_ready( Axi1_Aw_Ready )
78249      <font color = "red">0/1     ==>  	,	.Axi_aw_size( Axi1_Aw_Size )</font>
                        MISSING_ELSE
78250                   	,	.Axi_aw_valid( Axi1_Aw_Valid )
78251      1/1          	,	.Axi_w_data( Axi1_W_Data )
78252      1/1          	,	.Axi_w_last( Axi1_W_Last )
78253      1/1          	,	.Axi_w_ready( Axi1_W_Ready )
78254      <font color = "red">0/1     ==>  	,	.Axi_w_strb( Axi1_W_Strb )</font>
                        MISSING_ELSE
78255                   	,	.Axi_w_valid( Axi1_W_Valid )
78256      1/1          	,	.Gen_Req_Addr( GenLcl_Req_Addr )
78257      1/1          	,	.Gen_Req_Be( GenLcl_Req_Be )
78258      1/1          	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
78259      <font color = "red">0/1     ==>  	,	.Gen_Req_Data( GenLcl_Req_Data )</font>
                        MISSING_ELSE
78260                   	,	.Gen_Req_Last( GenLcl_Req_Last )
78261                   	,	.Gen_Req_Len1( GenLcl_Req_Len1 )
78262      1/1          	,	.Gen_Req_Lock( GenLcl_Req_Lock )
78263      <font color = "red">0/1     ==>  	,	.Gen_Req_Opc( GenLcl_Req_Opc )</font>
78264      <font color = "red">0/1     ==>  	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )</font>
78265      1/1          	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
78266      <font color = "red">0/1     ==>  	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )</font>
78267                   	,	.Gen_Req_SeqUnique( GenLcl_Req_SeqUnique )
78268                   	,	.Gen_Req_User( GenLcl_Req_User )
78269                   	,	.Gen_Req_Vld( GenLcl_Req_Vld )
78270      1/1          	,	.LockAbort( LockAbort )
78271      1/1          	,	.PwrOn( 1'b1 )
78272      1/1          	,	.Sys_Clk( Sys_Clk )
78273      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
78274                   	,	.Sys_Clk_En( Sys_Clk_En )
78275      1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
78276      1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
78277      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
78278      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
                        MISSING_ELSE
78279                   	,	.Sys_Pwr_Idle( ReqPwr_Idle )
78280      1/1          	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
78281      1/1          	);
78282      1/1          	assign Axi_ar_addr = Axi1_Ar_Addr;
78283      <font color = "red">0/1     ==>  	assign Axi_ar_burst = Axi1_Ar_Burst;</font>
                        MISSING_ELSE
78284                   	assign Axi_ar_cache = Axi1_Ar_Cache;
78285                   	assign Axi_ar_id = Axi1_Ar_Id;
78286                   	assign Axi_ar_len = Axi1_Ar_Len;
78287                   	assign Axi_ar_lock = Axi1_Ar_Lock;
78288                   	assign Axi_ar_prot = Axi1_Ar_Prot;
78289                   	assign Axi_ar_size = Axi1_Ar_Size;
78290                   	assign Axi_ar_valid = Axi1_Ar_Valid;
78291                   	assign Axi_aw_addr = Axi1_Aw_Addr;
78292                   	assign Axi_aw_burst = Axi1_Aw_Burst;
78293                   	assign Axi_aw_cache = Axi1_Aw_Cache;
78294                   	assign Axi_aw_id = Axi1_Aw_Id;
78295                   	assign Axi_aw_len = Axi1_Aw_Len;
78296                   	assign Axi_aw_lock = Axi1_Aw_Lock;
78297      1/1          	assign Axi_aw_prot = Axi1_Aw_Prot;
78298      1/1          	assign Axi_aw_size = Axi1_Aw_Size;
78299      1/1          	assign Axi_aw_valid = Axi1_Aw_Valid;
78300      <font color = "red">0/1     ==>  	assign Axi_w_data = Axi1_W_Data;</font>
                        MISSING_ELSE
78301                   	assign Axi_w_last = Axi1_W_Last;
78302      1/1          	assign Axi_w_strb = Axi1_W_Strb;
78303      1/1          	assign Axi_w_valid = Axi1_W_Valid;
78304      1/1          	assign Debug_PwrOn = 1'b1;
78305      <font color = "red">0/1     ==>  	assign Sys_Pwr_Idle = ReqPwr_Idle &amp; RspPwr_Idle;</font>
                        MISSING_ELSE
78306                   	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
78307      1/1          	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
78308      1/1          	assign WakeUp_Gen = Gen_Req_Vld;
78309      1/1          	assign InfoMultiBeatExcl =
78310      <font color = "red">0/1     ==>  				Gen_Req_Vld &amp; First &amp; ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) &amp; ~ ( 7'b0001111 &gt;= Gen_Req_Len1 );</font>
                        MISSING_ELSE
78311                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78312      1/1          		if ( ! Sys_Clk_RstN )
78313      1/1          			First &lt;= #1.0 ( 1'b1 );
78314      1/1          		else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
78315      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
78316                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78317                   		if ( ! Sys_Clk_RstN )
78318      1/1          			InfoMultiBeatExclOnce &lt;= #1.0 ( 1'b0 );
78319      <font color = "red">0/1     ==>  		else if ( ~ InfoMultiBeatExclOnce )</font>
78320      <font color = "red">0/1     ==>  			InfoMultiBeatExclOnce &lt;= #1.0 ( InfoMultiBeatExcl );</font>
78321      1/1          	// synopsys translate_off
78322      <font color = "red">0/1     ==>  	// synthesis translate_off</font>
78323                   	always @( posedge Sys_Clk )
78324                   		if ( Sys_Clk_RstN &amp; InfoMultiBeatExcl &amp; ~ InfoMultiBeatExclOnce &amp; !($test$plusargs(&quot;disableAllHwInfo&quot;)) &amp; !($test$plusargs(&quot;disableHwInfoAAB#000&quot;))) begin
78325                   			$display(&quot;%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.&quot;,$realtime); if ($test$plusargs(&quot;stopOnHwInfoAAB#000&quot;)) $stop;
78326      1/1          		end
78327      1/1          	// synthesis translate_on
78328      1/1          	// synopsys translate_on
78329      <font color = "red">0/1     ==>  	endmodule</font>
                        MISSING_ELSE
78330                   
78331      1/1          
78332      1/1          
78333      1/1          // FlexNoC version    : 4.7.0
78334      <font color = "red">0/1     ==>  // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd</font>
                        MISSING_ELSE
78335                   // Exported Structure : /Specification.Architecture.Structure
78336      1/1          // ExportOption       : /verilog
78337      1/1          
78338      1/1          `timescale 1ps/1ps
78339      <font color = "red">0/1     ==>  module rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc (</font>
                        MISSING_ELSE
78340                   	IdInfo_0_AddrBase
78341                   ,	IdInfo_0_AddrMask
78342                   ,	IdInfo_0_Debug
78343                   ,	IdInfo_1_AddrBase
78344                   ,	IdInfo_1_AddrMask
78345                   ,	IdInfo_1_Debug
78346                   ,	Translation_0_Aperture
78347                   ,	Translation_0_PathFound
78348                   ,	Translation_0_SubFound
78349                   );
78350                   	output [27:0] IdInfo_0_AddrBase       ;
78351                   	output [27:0] IdInfo_0_AddrMask       ;
78352                   	output        IdInfo_0_Debug          ;
78353      1/1          	output [27:0] IdInfo_1_AddrBase       ;
78354      1/1          	output [27:0] IdInfo_1_AddrMask       ;
78355      1/1          	output        IdInfo_1_Debug          ;
78356      <font color = "red">0/1     ==>  	input  [8:0]  Translation_0_Aperture  ;</font>
                        MISSING_ELSE
78357                   	output        Translation_0_PathFound ;
78358      1/1          	output        Translation_0_SubFound  ;
78359      1/1          	wire [8:0] u_28b6 ;
78360      1/1          	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
78361      <font color = "red">0/1     ==>  	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;</font>
                        MISSING_ELSE
78362                   	assign IdInfo_0_Debug = 1'b0;
78363      1/1          	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
78364      1/1          	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
78365      1/1          	assign IdInfo_1_Debug = 1'b0;
78366      <font color = "red">0/1     ==>  	assign u_28b6 = Translation_0_Aperture;</font>
                        MISSING_ELSE
78367                   	assign Translation_0_PathFound = u_28b6 == 9'b010010010;
78368      1/1          	assign Translation_0_SubFound = 1'b1;
78369      1/1          endmodule
78370      1/1          
78371      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
78372                   module rsnoc_z_H_R_G_T2_Tt_U_a5ff71d3 (
78373                   	IdInfo_0_AddrBase
78374      1/1          ,	IdInfo_0_AddrMask
78375      <font color = "red">0/1     ==>  ,	IdInfo_0_Debug</font>
78376      <font color = "red">0/1     ==>  ,	IdInfo_1_AddrBase</font>
78377      1/1          ,	IdInfo_1_AddrMask
78378      <font color = "red">0/1     ==>  ,	IdInfo_1_Debug</font>
78379                   ,	Translation_0_Aperture
78380                   ,	Translation_0_PathFound
78381                   ,	Translation_0_SubFound
78382      1/1          );
78383      1/1          	output [27:0] IdInfo_0_AddrBase       ;
78384      1/1          	output [27:0] IdInfo_0_AddrMask       ;
78385      <font color = "red">0/1     ==>  	output        IdInfo_0_Debug          ;</font>
                        MISSING_ELSE
78386                   	output [27:0] IdInfo_1_AddrBase       ;
78387      1/1          	output [27:0] IdInfo_1_AddrMask       ;
78388      1/1          	output        IdInfo_1_Debug          ;
78389      1/1          	input  [8:0]  Translation_0_Aperture  ;
78390      <font color = "red">0/1     ==>  	output        Translation_0_PathFound ;</font>
                        MISSING_ELSE
78391                   	output        Translation_0_SubFound  ;
78392      1/1          	rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc Isp(
78393      1/1          		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
78394      1/1          	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
78395      <font color = "red">0/1     ==>  	,	.IdInfo_0_Debug( IdInfo_0_Debug )</font>
                        MISSING_ELSE
78396                   	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
78397                   	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
78398                   	,	.IdInfo_1_Debug( IdInfo_1_Debug )
78399                   	,	.Translation_0_Aperture( Translation_0_Aperture )
78400                   	,	.Translation_0_PathFound( Translation_0_PathFound )
78401                   	,	.Translation_0_SubFound( Translation_0_SubFound )
78402                   	);
78403                   endmodule
78404                   
78405                   
78406                   
78407                   // FlexNoC version    : 4.7.0
78408                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
78409      1/1          // Exported Structure : /Specification.Architecture.Structure
78410      1/1          // ExportOption       : /verilog
78411      1/1          
78412      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
78413                   module rsnoc_z_H_R_G_T2_F_U_3c2e7317 (
78414      1/1          	AddrMask
78415      1/1          ,	CxtRd_AddLd0
78416      1/1          ,	CxtRd_Addr4Be
78417      <font color = "red">0/1     ==>  ,	CxtRd_Echo</font>
                        MISSING_ELSE
78418                   ,	CxtRd_Head
78419      1/1          ,	CxtRd_Len1
78420      1/1          ,	CxtRd_OpcT
78421      1/1          ,	CxtRd_RdAlign
78422      <font color = "red">0/1     ==>  ,	CxtRd_RouteIdZ</font>
                        MISSING_ELSE
78423                   ,	CxtWr_AddLd0
78424      1/1          ,	CxtWr_Addr4Be
78425      1/1          ,	CxtWr_Echo
78426      1/1          ,	CxtWr_Head
78427      <font color = "red">0/1     ==>  ,	CxtWr_Len1</font>
                        MISSING_ELSE
78428                   ,	CxtWr_OpcT
78429                   ,	CxtWr_RdAlign
78430      1/1          ,	CxtWr_RouteIdZ
78431      <font color = "red">0/1     ==>  ,	Debug</font>
78432      <font color = "red">0/1     ==>  ,	Empty</font>
78433      1/1          ,	PathFound
78434      <font color = "red">0/1     ==>  ,	ReqRx_Data</font>
78435                   ,	ReqRx_Head
78436                   ,	ReqRx_Rdy
78437                   ,	ReqRx_Tail
78438      1/1          ,	ReqRx_Vld
78439      1/1          ,	ReqTx_Data
78440      1/1          ,	ReqTx_Head
78441      <font color = "red">0/1     ==>  ,	ReqTx_Rdy</font>
                        MISSING_ELSE
78442                   ,	ReqTx_Tail
78443      1/1          ,	ReqTx_Vld
78444      1/1          ,	RspRx_Data
78445      1/1          ,	RspRx_Head
78446      <font color = "red">0/1     ==>  ,	RspRx_Rdy</font>
                        MISSING_ELSE
78447                   ,	RspRx_Tail
78448      1/1          ,	RspRx_Vld
78449      1/1          ,	RspTx_Data
78450      1/1          ,	RspTx_Head
78451      <font color = "red">0/1     ==>  ,	RspTx_Rdy</font>
                        MISSING_ELSE
78452                   ,	RspTx_Tail
78453                   ,	RspTx_Vld
78454                   ,	SubFound
78455                   ,	Sys_Clk
78456                   ,	Sys_Clk_ClkS
78457                   ,	Sys_Clk_En
78458                   ,	Sys_Clk_EnS
78459                   ,	Sys_Clk_RetRstN
78460                   ,	Sys_Clk_RstN
78461                   ,	Sys_Clk_Tm
78462                   ,	Sys_Pwr_Idle
78463                   ,	Sys_Pwr_WakeUp
78464                   ,	WrCxt
78465      1/1          );
78466      1/1          	input  [27:0]  AddrMask        ;
78467      1/1          	input  [7:0]   CxtRd_AddLd0    ;
78468      <font color = "red">0/1     ==>  	input  [3:0]   CxtRd_Addr4Be   ;</font>
                        MISSING_ELSE
78469                   	input  [2:0]   CxtRd_Echo      ;
78470      1/1          	input          CxtRd_Head      ;
78471      1/1          	input  [6:0]   CxtRd_Len1      ;
78472      1/1          	input  [3:0]   CxtRd_OpcT      ;
78473      <font color = "red">0/1     ==>  	input          CxtRd_RdAlign   ;</font>
                        MISSING_ELSE
78474                   	input  [4:0]   CxtRd_RouteIdZ  ;
78475      1/1          	output [7:0]   CxtWr_AddLd0    ;
78476      1/1          	output [3:0]   CxtWr_Addr4Be   ;
78477      1/1          	output [2:0]   CxtWr_Echo      ;
78478      <font color = "red">0/1     ==>  	output         CxtWr_Head      ;</font>
                        MISSING_ELSE
78479                   	output [6:0]   CxtWr_Len1      ;
78480      1/1          	output [3:0]   CxtWr_OpcT      ;
78481      1/1          	output         CxtWr_RdAlign   ;
78482      1/1          	output [4:0]   CxtWr_RouteIdZ  ;
78483      <font color = "red">0/1     ==>  	input          Debug           ;</font>
                        MISSING_ELSE
78484                   	input          Empty           ;
78485                   	input          PathFound       ;
78486      1/1          	input  [215:0] ReqRx_Data      ;
78487      <font color = "red">0/1     ==>  	input          ReqRx_Head      ;</font>
78488      <font color = "red">0/1     ==>  	output         ReqRx_Rdy       ;</font>
78489      1/1          	input          ReqRx_Tail      ;
78490      <font color = "red">0/1     ==>  	input          ReqRx_Vld       ;</font>
78491                   	output [215:0] ReqTx_Data      ;
78492                   	output         ReqTx_Head      ;
78493                   	input          ReqTx_Rdy       ;
78494      1/1          	output         ReqTx_Tail      ;
78495      1/1          	output         ReqTx_Vld       ;
78496      1/1          	input  [215:0] RspRx_Data      ;
78497      <font color = "red">0/1     ==>  	input          RspRx_Head      ;</font>
                        MISSING_ELSE
78498                   	output         RspRx_Rdy       ;
78499      1/1          	input          RspRx_Tail      ;
78500      1/1          	input          RspRx_Vld       ;
78501      1/1          	output [215:0] RspTx_Data      ;
78502      <font color = "red">0/1     ==>  	output         RspTx_Head      ;</font>
                        MISSING_ELSE
78503                   	input          RspTx_Rdy       ;
78504      1/1          	output         RspTx_Tail      ;
78505      1/1          	output         RspTx_Vld       ;
78506      1/1          	input          SubFound        ;
78507      <font color = "red">0/1     ==>  	input          Sys_Clk         ;</font>
                        MISSING_ELSE
78508                   	input          Sys_Clk_ClkS    ;
78509                   	input          Sys_Clk_En      ;
78510                   	input          Sys_Clk_EnS     ;
78511                   	input          Sys_Clk_RetRstN ;
78512                   	input          Sys_Clk_RstN    ;
78513                   	input          Sys_Clk_Tm      ;
78514                   	output         Sys_Pwr_Idle    ;
78515                   	output         Sys_Pwr_WakeUp  ;
78516                   	output         WrCxt           ;
78517                   	wire [1:0]   u_298c              ;
78518                   	wire [15:0]  u_4c36              ;
78519                   	wire         u_6_IDLE_WAIT       ;
78520                   	wire         u_6_RSP_IDLE        ;
78521      1/1          	wire         u_6_WAIT_RSP        ;
78522      1/1          	wire [13:0]  u_7df2_3            ;
78523      1/1          	wire [1:0]   u_7df2_4            ;
78524      <font color = "red">0/1     ==>  	wire [13:0]  u_8bb4_3            ;</font>
                        MISSING_ELSE
78525                   	wire [1:0]   u_8bb4_4            ;
78526      1/1          	wire         u_9d54              ;
78527      1/1          	wire [15:0]  u_ab1f              ;
78528      1/1          	wire [1:0]   u_b9ec              ;
78529      <font color = "red">0/1     ==>  	wire [1:0]   u_bdb6              ;</font>
                        MISSING_ELSE
78530                   	wire [1:0]   Arb_Gnt             ;
78531      1/1          	wire         Arb_Rdy             ;
78532      1/1          	wire [1:0]   Arb_Req             ;
78533      1/1          	wire         Arb_Vld             ;
78534      <font color = "red">0/1     ==>  	wire [1:0]   CurState            ;</font>
                        MISSING_ELSE
78535                   	wire         CxtRdy              ;
78536      1/1          	wire         CxtVld              ;
78537      1/1          	wire         LoopBack            ;
78538      1/1          	wire         LoopPld             ;
78539      <font color = "red">0/1     ==>  	wire [13:0]  NullRx_RouteId      ;</font>
                        MISSING_ELSE
78540                   	wire [1:0]   NullRx_Status       ;
78541                   	wire [13:0]  NullTx_RouteId      ;
78542      1/1          	wire [1:0]   NullTx_Status       ;
78543      <font color = "red">0/1     ==>  	wire         Pwr_BusErr_Idle     ;</font>
78544      <font color = "red">0/1     ==>  	wire         Pwr_BusErr_WakeUp   ;</font>
78545      1/1          	wire         Pwr_Cxt_Idle        ;
78546      <font color = "red">0/1     ==>  	wire         Pwr_Cxt_WakeUp      ;</font>
78547                   	wire         Req_HdrVld          ;
78548                   	wire [215:0] ReqTx0_Data         ;
78549                   	wire         ReqTx0_Head         ;
78550      1/1          	wire         ReqTx0_Rdy          ;
78551      1/1          	wire         ReqTx0_Tail         ;
78552      1/1          	wire         ReqTx0_Vld          ;
78553      <font color = "red">0/1     ==>  	wire [215:0] Rsp_Data            ;</font>
                        MISSING_ELSE
78554                   	wire         Rsp_Rdy             ;
78555      1/1          	wire         Rsp_Vld             ;
78556      1/1          	wire [15:0]  RspBe               ;
78557      1/1          	wire [145:0] RspDatum            ;
78558      <font color = "red">0/1     ==>  	wire [69:0]  RspHdr              ;</font>
                        MISSING_ELSE
78559                   	wire         RspRdy              ;
78560      1/1          	wire [7:0]   RspUser             ;
78561      1/1          	wire [30:0]  RspWord_Hdr_Addr    ;
78562      1/1          	wire [2:0]   RspWord_Hdr_Echo    ;
78563      <font color = "red">0/1     ==>  	wire [6:0]   RspWord_Hdr_Len1    ;</font>
                        MISSING_ELSE
78564                   	wire [3:0]   RspWord_Hdr_Opc     ;
78565                   	wire [13:0]  RspWord_Hdr_RouteId ;
78566                   	wire [1:0]   RspWord_Hdr_Status  ;
78567                   	wire [7:0]   RspWord_Hdr_User    ;
78568                   	wire [215:0] RxErr_Data          ;
78569                   	wire         RxErr_Head          ;
78570                   	wire         RxErr_Rdy           ;
78571                   	wire         RxErr_Tail          ;
78572                   	wire         RxErr_Vld           ;
78573                   	wire [30:0]  RxWord_Hdr_Addr     ;
78574                   	wire [2:0]   RxWord_Hdr_Echo     ;
78575                   	wire [6:0]   RxWord_Hdr_Len1     ;
78576                   	wire [3:0]   RxWord_Hdr_Opc      ;
78577      1/1          	wire [13:0]  RxWord_Hdr_RouteId  ;
78578      1/1          	wire [1:0]   RxWord_Hdr_Status   ;
78579      1/1          	assign ReqTx0_Rdy = ReqTx_Rdy;
78580      <font color = "red">0/1     ==>  	assign u_298c = RxErr_Data [196:195];</font>
                        MISSING_ELSE
78581                   	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
78582      1/1          	assign Req_HdrVld = RxErr_Vld &amp; RxErr_Head;
78583      1/1          	assign u_6_IDLE_WAIT = LoopBack &amp; Req_HdrVld;
78584      1/1          	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
78585      <font color = "red">0/1     ==>  	assign NullRx_RouteId = RxWord_Hdr_RouteId;</font>
                        MISSING_ELSE
78586                   	assign u_8bb4_3 = NullRx_RouteId;
78587      1/1          	assign RxWord_Hdr_Status = RxErr_Data [196:195];
78588      1/1          	assign NullRx_Status = RxWord_Hdr_Status;
78589      1/1          	assign u_8bb4_4 = NullRx_Status;
78590      <font color = "red">0/1     ==>  	assign WrCxt = CurState == 2'b01 &amp; Empty &amp; RspRdy;</font>
                        MISSING_ELSE
78591                   	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
78592      1/1          		.Gnt( Arb_Gnt )
78593      1/1          	,	.Rdy( Arb_Rdy )
78594      1/1          	,	.Req( Arb_Req )
78595      <font color = "red">0/1     ==>  	,	.ReqArbIn( 2'b0 )</font>
                        MISSING_ELSE
78596                   	,	.Sys_Clk( Sys_Clk )
78597                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
78598      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
78599      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
78600      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
78601      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
78602      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
78603                   	,	.Sys_Pwr_Idle( )
78604                   	,	.Sys_Pwr_WakeUp( )
78605                   	,	.Vld( Arb_Vld )
78606      1/1          	);
78607      1/1          	assign NullTx_RouteId = u_7df2_3;
78608      1/1          	assign RspWord_Hdr_RouteId = NullTx_RouteId;
78609      <font color = "red">0/1     ==>  	assign RspWord_Hdr_Opc = CxtRd_OpcT;</font>
                        MISSING_ELSE
78610                   	assign NullTx_Status = u_7df2_4;
78611      1/1          	assign RspWord_Hdr_Status = NullTx_Status;
78612      1/1          	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
78613      1/1          	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
78614      <font color = "red">0/1     ==>  	assign RspUser = { 8'b0 };</font>
                        MISSING_ELSE
78615                   	assign RspWord_Hdr_User = RspUser;
78616      1/1          	assign RspWord_Hdr_Echo = CxtRd_Echo;
78617      1/1          	assign RspHdr =
78618      1/1          		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
78619      <font color = "red">0/1     ==>  	assign u_9d54 = RspWord_Hdr_Status == 2'b10;</font>
                        MISSING_ELSE
78620                   	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
78621                   	assign Rsp_Data = { RspHdr , RspDatum };
78622                   	assign Rsp_Vld = CxtVld &amp; ~ LoopPld;
78623                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( RspWord_Hdr_Addr [3:0] ) , .O( u_4c36 ) );
78624                   	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
78625                   	rsnoc_z_H_R_N_T_U_P_Pc_40d03d68 upc(
78626                   		.Be( RspBe )
78627                   	,	.Data( 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 )
78628                   	,	.LastWord( 1'b1 )
78629                   	,	.Payload( RspDatum )
78630                   	,	.WordErr( 1'b0 )
78631                   	);
78632                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
78633      1/1          		.Clk( Sys_Clk )
78634      1/1          	,	.Clk_ClkS( Sys_Clk_ClkS )
78635      1/1          	,	.Clk_En( Sys_Clk_En )
78636      <font color = "red">0/1     ==>  	,	.Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
78637                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78638      1/1          	,	.Clk_RstN( Sys_Clk_RstN )
78639      1/1          	,	.Clk_Tm( Sys_Clk_Tm )
78640      1/1          	,	.En( RxErr_Vld &amp; RxErr_Rdy )
78641      <font color = "red">0/1     ==>  	,	.O( LoopPld )</font>
                        MISSING_ELSE
78642                   	,	.Reset( RxErr_Tail )
78643                   	,	.Set( LoopBack &amp; RxErr_Head )
78644                   	);
78645                   	rsnoc_z_H_R_U_A_M_66382065_D216e0p0 Im(
78646                   		.Gnt( Arb_Gnt )
78647                   	,	.Rdy( Arb_Rdy )
78648                   	,	.Req( Arb_Req )
78649                   	,	.ReqArbIn( )
78650                   	,	.Rx_0_Data( Rsp_Data )
78651                   	,	.Rx_0_Head( 1'b1 )
78652                   	,	.Rx_0_Rdy( Rsp_Rdy )
78653                   	,	.Rx_0_Tail( 1'b1 )
78654                   	,	.Rx_0_Vld( Rsp_Vld )
78655                   	,	.Rx_1_Data( RspRx_Data )
78656                   	,	.Rx_1_Head( RspRx_Head )
78657                   	,	.Rx_1_Rdy( RspRx_Rdy )
78658                   	,	.Rx_1_Tail( RspRx_Tail )
78659                   	,	.Rx_1_Vld( RspRx_Vld )
78660                   	,	.RxLock( 2'b0 )
78661                   	,	.Sys_Clk( Sys_Clk )
78662                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
78663                   	,	.Sys_Clk_En( Sys_Clk_En )
78664                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
78665                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
78666                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
78667                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
78668                   	,	.Sys_Pwr_Idle( )
78669                   	,	.Sys_Pwr_WakeUp( )
78670                   	,	.Tx_Data( RspTx_Data )
78671                   	,	.Tx_Head( RspTx_Head )
78672                   	,	.Tx_Rdy( RspTx_Rdy )
78673                   	,	.Tx_Tail( RspTx_Tail )
78674                   	,	.Tx_Vld( RspTx_Vld )
78675                   	,	.Vld( Arb_Vld )
78676                   	);
78677      1/1          	assign CxtRdy = Rsp_Rdy;
78678      1/1          	rsnoc_z_H_R_U_P_Hs_654f724d_A0001420 Ip(
78679      <font color = "red">0/1     ==>  		.Rx_3( u_8bb4_3 )</font>
78680      <font color = "red">0/1     ==>  	,	.Rx_4( u_8bb4_4 )</font>
78681      <font color = "red">0/1     ==>  	,	.RxRdy( RspRdy )</font>
78682      <font color = "red">0/1     ==>  	,	.RxVld( WrCxt )</font>
78683      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
78684      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
78685      <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
78686      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
78687      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
78688      <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
78689      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
78690      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )</font>
78691      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )</font>
78692      <font color = "red">0/1     ==>  	,	.Tx_3( u_7df2_3 )</font>
78693      <font color = "red">0/1     ==>  	,	.Tx_4( u_7df2_4 )</font>
78694      1/1          	,	.TxRdy( CxtRdy )
78695                   	,	.TxVld( CxtVld )
78696                   	);
78697                   	assign u_6_RSP_IDLE = RspRdy;
78698                   	assign u_6_WAIT_RSP = Empty &amp; RspRdy;
78699                   	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(
78700                   		.Clk( Sys_Clk )
78701                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78702                   	,	.Clk_En( Sys_Clk_En )
78703                   	,	.Clk_EnS( Sys_Clk_EnS )
78704                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78705                   	,	.Clk_RstN( Sys_Clk_RstN )
78706                   	,	.Clk_Tm( Sys_Clk_Tm )
78707                   	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )
78708                   	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
78709                   	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )
78710                   	,	.CurState( u_bdb6 )
78711                   	,	.NextState( u_b9ec )
78712                   	);
78713                   	assign CurState = u_bdb6;
78714                   	assign RxErr_Rdy =
78715                   				~ RxErr_Head &amp; ReqTx0_Rdy
78716                   		|			CurState == 2'b00 &amp; ~ LoopBack &amp; ReqTx0_Rdy
78717                   		|			CurState == 2'b01 &amp; Empty &amp; RspRdy
78718                   		|	LoopPld;
78719                   	rsnoc_z_H_R_G_T2_B_U_e584db3c Ibe(
78720                   		.CrossB1( 12'b0 )
78721                   	,	.Rx_Data( ReqRx_Data )
78722                   	,	.Rx_Head( ReqRx_Head )
78723                   	,	.Rx_Rdy( ReqRx_Rdy )
78724                   	,	.Rx_Tail( ReqRx_Tail )
78725                   	,	.Rx_Vld( ReqRx_Vld )
78726                   	,	.Sys_Clk( Sys_Clk )
78727                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
78728                   	,	.Sys_Clk_En( Sys_Clk_En )
78729                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
78730                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
78731                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
78732                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
78733                   	,	.Sys_Pwr_Idle( Pwr_BusErr_Idle )
78734                   	,	.Sys_Pwr_WakeUp( Pwr_BusErr_WakeUp )
78735                   	,	.Tx_Data( RxErr_Data )
78736                   	,	.Tx_Head( RxErr_Head )
78737                   	,	.Tx_Rdy( RxErr_Rdy )
78738                   	,	.Tx_Tail( RxErr_Tail )
78739                   	,	.Tx_Vld( RxErr_Vld )
78740                   	);
78741                   	assign RxWord_Hdr_Addr = RxErr_Data [187:157];
78742                   	assign CxtWr_AddLd0 = RxWord_Hdr_Addr [7:0];
78743                   	assign CxtWr_Addr4Be = 4'b0;
78744                   	assign RxWord_Hdr_Echo = RxErr_Data [148:146];
78745                   	assign CxtWr_Echo = RxWord_Hdr_Echo;
78746                   	assign CxtWr_Head = 1'b0;
78747                   	assign RxWord_Hdr_Len1 = RxErr_Data [194:188];
78748                   	assign CxtWr_Len1 = RxWord_Hdr_Len1;
78749                   	assign RxWord_Hdr_Opc = RxErr_Data [200:197];
78750                   	assign CxtWr_OpcT = RxWord_Hdr_Opc;
78751                   	assign CxtWr_RdAlign = 1'b0;
78752                   	assign CxtWr_RouteIdZ = 5'b0;
78753                   	assign ReqTx0_Data = RxErr_Data;
78754                   	assign ReqTx_Data = { ReqTx0_Data [215:146] , ReqTx0_Data [145:0] };
78755                   	assign ReqTx0_Head = RxErr_Head;
78756                   	assign ReqTx_Head = ReqTx0_Head;
78757                   	assign ReqTx0_Tail = RxErr_Tail;
78758                   	assign ReqTx_Tail = ReqTx0_Tail;
78759                   	assign ReqTx0_Vld = RxErr_Vld &amp; ( ~ RxErr_Head &amp; ~ LoopPld | CurState == 2'b00 &amp; ~ LoopBack );
78760                   	assign ReqTx_Vld = ReqTx0_Vld;
78761                   	assign Sys_Pwr_Idle = Pwr_BusErr_Idle &amp; Pwr_Cxt_Idle;
78762                   	assign Sys_Pwr_WakeUp = ReqRx_Vld;
78763                   	// synopsys translate_off
78764                   	// synthesis translate_off
78765                   	always @( posedge Sys_Clk )
78766                   	begin
78767                   		if ( Sys_Clk_RstN &amp; 1'b1 )
78768                   			if ( Arb_Req == 2'b0 ) // BitCov [GRADE=1] O = 1
78769                   				begin end
78770                   	end
78771                   	// synthesis translate_on
78772                   	// synopsys translate_on
78773                   	// synopsys translate_off
78774                   	// synthesis translate_off
78775                   	always @( posedge Sys_Clk )
78776                   	begin
78777                   		if ( Sys_Clk_RstN &amp; 1'b1 )
78778      1/1          			if ( Arb_Req == 2'b01 ) // BitCov [GRADE=1] O = 1
78779      1/1          				begin end
78780      1/1          	end
78781      <font color = "red">0/1     ==>  	// synthesis translate_on</font>
                        MISSING_ELSE
78782                   	// synopsys translate_on
78783      1/1          	// synopsys translate_off
78784      1/1          	// synthesis translate_off
78785      1/1          	always @( posedge Sys_Clk )
78786      <font color = "red">0/1     ==>  	begin</font>
                        MISSING_ELSE
78787                   		if ( Sys_Clk_RstN &amp; 1'b1 )
78788                   			if ( Arb_Req == 2'b10 ) // BitCov [GRADE=1] O = 1
78789      1/1          				begin end
78790      <font color = "red">0/1     ==>  	end</font>
78791      <font color = "red">0/1     ==>  	// synthesis translate_on</font>
78792      1/1          	// synopsys translate_on
78793      <font color = "red">0/1     ==>  	// synopsys translate_off</font>
78794                   	// synthesis translate_off
78795                   	rsnoc_z_H_R_G_T2_S_U_ea918a9f Ise(
78796                   		.Clk( Sys_Clk )
78797      1/1          	,	.Clk_ClkS( Sys_Clk_ClkS )
78798      1/1          	,	.Clk_En( Sys_Clk_En )
78799      1/1          	,	.Clk_EnS( Sys_Clk_EnS )
78800      <font color = "red">0/1     ==>  	,	.Clk_RetRstN( Sys_Clk_RetRstN )</font>
                        MISSING_ELSE
78801                   	,	.Clk_RstN( Sys_Clk_RstN )
78802                   	,	.Clk_Tm( Sys_Clk_Tm )
78803      1/1          	,	.Rx_Data( ReqRx_Data )
78804      1/1          	,	.Rx_Head( ReqRx_Head )
78805      <font color = "red">0/1     ==>  	,	.Rx_Rdy( ReqRx_Rdy )</font>
78806      1/1          	,	.Rx_Tail( ReqRx_Tail )
78807                   	,	.Rx_Vld( ReqRx_Vld )
78808                   	,	.RxAddrMask( AddrMask )
78809                   	,	.RxApertureHit( PathFound &amp; SubFound )
78810      1/1          	,	.RxPathHit( PathFound )
78811      1/1          	);
78812      1/1          	// synthesis translate_on
78813      <font color = "red">0/1     ==>  	// synopsys translate_on</font>
                        MISSING_ELSE
78814                   endmodule
78815      1/1          
78816      1/1          `timescale 1ps/1ps
78817      1/1          module rsnoc_z_H_R_G_T2_O_U_b9b7cc6f (
78818      <font color = "red">0/1     ==>  	Cxt_0</font>
                        MISSING_ELSE
78819                   ,	Cxt_1
78820                   ,	Cxt_10
78821                   ,	Cxt_11
78822                   ,	Cxt_12
78823                   ,	Cxt_13
78824                   ,	Cxt_14
78825                   ,	Cxt_15
78826                   ,	Cxt_2
78827                   ,	Cxt_3
78828                   ,	Cxt_4
78829                   ,	Cxt_5
78830                   ,	Cxt_6
78831                   ,	Cxt_7
78832      1/1          ,	Cxt_8
78833      1/1          ,	Cxt_9
78834      1/1          ,	CxtUsed
78835      <font color = "red">0/1     ==>  ,	Rdy</font>
                        MISSING_ELSE
78836                   ,	Req_AddLd0
78837      1/1          ,	Req_AddMdL
78838      1/1          ,	Req_Len1
78839      1/1          ,	Req_OpcT
78840      <font color = "red">0/1     ==>  ,	Req_RouteId</font>
                        MISSING_ELSE
78841                   ,	Req_SeqId
78842                   ,	Req_Strm
78843                   ,	ReqRdy
78844                   ,	ReqVld
78845                   ,	Sys_Clk
78846                   ,	Sys_Clk_ClkS
78847                   ,	Sys_Clk_En
78848                   ,	Sys_Clk_EnS
78849                   ,	Sys_Clk_RetRstN
78850                   ,	Sys_Clk_RstN
78851                   ,	Sys_Clk_Tm
78852                   ,	Sys_Pwr_Idle
78853                   ,	Sys_Pwr_WakeUp
78854                   );
78855                   	input  [32:0] Cxt_0           ;
78856                   	input  [32:0] Cxt_1           ;
78857                   	input  [32:0] Cxt_10          ;
78858                   	input  [32:0] Cxt_11          ;
78859                   	input  [32:0] Cxt_12          ;
78860                   	input  [32:0] Cxt_13          ;
78861                   	input  [32:0] Cxt_14          ;
78862                   	input  [32:0] Cxt_15          ;
78863                   	input  [32:0] Cxt_2           ;
78864                   	input  [32:0] Cxt_3           ;
78865                   	input  [32:0] Cxt_4           ;
78866                   	input  [32:0] Cxt_5           ;
78867                   	input  [32:0] Cxt_6           ;
78868                   	input  [32:0] Cxt_7           ;
78869                   	input  [32:0] Cxt_8           ;
78870                   	input  [32:0] Cxt_9           ;
78871                   	input  [15:0] CxtUsed         ;
78872                   	output        Rdy             ;
78873                   	input  [7:0]  Req_AddLd0      ;
78874                   	input  [22:0] Req_AddMdL      ;
78875                   	input  [6:0]  Req_Len1        ;
78876      1/1          	input  [3:0]  Req_OpcT        ;
78877      <font color = "red">0/1     ==>  	input  [13:0] Req_RouteId     ;</font>
78878      <font color = "red">0/1     ==>  	input  [3:0]  Req_SeqId       ;</font>
78879      <font color = "red">0/1     ==>  	input         Req_Strm        ;</font>
78880      <font color = "red">0/1     ==>  	input         ReqRdy          ;</font>
78881      <font color = "red">0/1     ==>  	input         ReqVld          ;</font>
78882      <font color = "red">0/1     ==>  	input         Sys_Clk         ;</font>
78883      <font color = "red">0/1     ==>  	input         Sys_Clk_ClkS    ;</font>
78884      <font color = "red">0/1     ==>  	input         Sys_Clk_En      ;</font>
78885      <font color = "red">0/1     ==>  	input         Sys_Clk_EnS     ;</font>
78886      <font color = "red">0/1     ==>  	input         Sys_Clk_RetRstN ;</font>
78887      <font color = "red">0/1     ==>  	input         Sys_Clk_RstN    ;</font>
78888      <font color = "red">0/1     ==>  	input         Sys_Clk_Tm      ;</font>
78889      <font color = "red">0/1     ==>  	output        Sys_Pwr_Idle    ;</font>
78890      <font color = "red">0/1     ==>  	output        Sys_Pwr_WakeUp  ;</font>
78891      <font color = "red">0/1     ==>  	assign Rdy = 1'b1;</font>
78892      <font color = "red">0/1     ==>  	assign Sys_Pwr_Idle = 1'b1;</font>
78893      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
78894                   endmodule
78895                   
78896                   `timescale 1ps/1ps
78897      1/1          module rsnoc_z_H_R_G_T2_P_U_3c2e7317 (
78898      1/1          	Cxt_AddLd0
78899      1/1          ,	Cxt_Addr4Be
78900      <font color = "red">0/1     ==>  ,	Cxt_Echo</font>
                        MISSING_ELSE
78901                   ,	Cxt_Head
78902      1/1          ,	Cxt_Len1
78903      1/1          ,	Cxt_OpcT
78904      1/1          ,	Cxt_RdAlign
78905      <font color = "red">0/1     ==>  ,	Cxt_RouteIdZ</font>
                        MISSING_ELSE
78906                   ,	CxtUsed
78907                   ,	Rx_ConnId
78908      1/1          ,	Rx_CxtId
78909      <font color = "red">0/1     ==>  ,	Rx_Head</font>
78910      1/1          ,	Rx_Last
78911      <font color = "red">0/1     ==>  ,	Rx_Opc</font>
78912                   ,	Rx_Pld
78913                   ,	Rx_Rdy
78914                   ,	Rx_Status
78915                   ,	Rx_Vld
78916      1/1          ,	Sys_Clk
78917      <font color = "red">0/1     ==>  ,	Sys_Clk_ClkS</font>
78918      1/1          ,	Sys_Clk_En
78919      <font color = "red">0/1     ==>  ,	Sys_Clk_EnS</font>
78920                   ,	Sys_Clk_RetRstN
78921                   ,	Sys_Clk_RstN
78922                   ,	Sys_Clk_Tm
78923      1/1          ,	Sys_Pwr_Idle
78924      1/1          ,	Sys_Pwr_WakeUp
78925      1/1          ,	Tx_Data
78926      <font color = "red">0/1     ==>  ,	Tx_Head</font>
                        MISSING_ELSE
78927                   ,	Tx_Rdy
78928                   ,	Tx_Tail
78929      1/1          ,	Tx_Vld
78930      1/1          ,	TxCxtId
78931      1/1          ,	TxLast
78932      <font color = "red">0/1     ==>  );</font>
                        MISSING_ELSE
78933                   	input  [7:0]   Cxt_AddLd0      ;
78934      1/1          	input  [3:0]   Cxt_Addr4Be     ;
78935      <font color = "red">0/1     ==>  	input  [2:0]   Cxt_Echo        ;</font>
78936      1/1          	input          Cxt_Head        ;
78937      <font color = "red">0/1     ==>  	input  [6:0]   Cxt_Len1        ;</font>
78938                   	input  [3:0]   Cxt_OpcT        ;
78939                   	input          Cxt_RdAlign     ;
78940                   	input  [4:0]   Cxt_RouteIdZ    ;
78941                   	input  [15:0]  CxtUsed         ;
78942                   	input  [4:0]   Rx_ConnId       ;
78943                   	input  [15:0]  Rx_CxtId        ;
78944                   	input          Rx_Head         ;
78945                   	input          Rx_Last         ;
78946                   	input  [3:0]   Rx_Opc          ;
78947                   	input  [145:0] Rx_Pld          ;
78948                   	output         Rx_Rdy          ;
78949                   	input  [1:0]   Rx_Status       ;
78950                   	input          Rx_Vld          ;
78951                   	input          Sys_Clk         ;
78952                   	input          Sys_Clk_ClkS    ;
78953                   	input          Sys_Clk_En      ;
78954      1/1          	input          Sys_Clk_EnS     ;
78955      <font color = "red">0/1     ==>  	input          Sys_Clk_RetRstN ;</font>
78956      <font color = "red">0/1     ==>  	input          Sys_Clk_RstN    ;</font>
78957      <font color = "red">0/1     ==>  	input          Sys_Clk_Tm      ;</font>
78958      <font color = "red">0/1     ==>  	output         Sys_Pwr_Idle    ;</font>
78959      1/1          	output         Sys_Pwr_WakeUp  ;
78960      <font color = "red">0/1     ==>  	output [215:0] Tx_Data         ;</font>
78961                   	output         Tx_Head         ;
78962                   	input          Tx_Rdy          ;
78963                   	output         Tx_Tail         ;
78964                   	output         Tx_Vld          ;
78965                   	output [15:0]  TxCxtId         ;
78966                   	output         TxLast          ;
78967                   	wire [4:0]   u_29f0      ;
78968                   	wire         AutoItlv    ;
78969                   	wire         AutoItlvPnd ;
78970                   	reg  [4:0]   Cur_ConnId  ;
78971                   	reg  [15:0]  Cur_CxtId   ;
78972                   	reg          Cur_Last    ;
78973                   	reg  [3:0]   Cur_Opc     ;
78974                   	reg  [145:0] Cur_Pld     ;
78975                   	reg  [1:0]   Cur_Status  ;
78976                   	wire         Full        ;
78977                   	wire [30:0]  Hdr_Addr    ;
78978                   	wire [2:0]   Hdr_Echo    ;
78979                   	wire [6:0]   Hdr_Len1    ;
78980                   	wire [3:0]   Hdr_Opc     ;
78981                   	wire [13:0]  Hdr_RouteId ;
78982                   	wire [1:0]   Hdr_Status  ;
78983                   	wire         Head        ;
78984                   	wire         Itlv        ;
78985                   	wire         Tail        ;
78986                   	wire [69:0]  TxHdr       ;
78987                   	wire [145:0] TxPld       ;
78988                   	assign Tx_Vld = Full &amp; ( Cur_Last | Rx_Vld | AutoItlv );
78989                   	assign Rx_Rdy = ~ Full | Tx_Rdy;
78990                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78991                   		if ( ! Sys_Clk_RstN )
78992                   			Cur_Last &lt;= #1.0 ( 1'b0 );
78993                   		else if ( Rx_Vld &amp; Rx_Rdy )
78994                   			Cur_Last &lt;= #1.0 ( Rx_Last );
78995                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78996                   		.Clk( Sys_Clk )
78997                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78998                   	,	.Clk_En( Sys_Clk_En )
78999                   	,	.Clk_EnS( Sys_Clk_EnS )
79000                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
79001                   	,	.Clk_RstN( Sys_Clk_RstN )
79002                   	,	.Clk_Tm( Sys_Clk_Tm )
79003                   	,	.O( AutoItlv )
79004                   	,	.Reset( Tx_Vld &amp; Tx_Rdy )
79005                   	,	.Set( Full &amp; ~ Rx_Vld )
79006                   	);
79007                   	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
79008                   		.Clk( Sys_Clk )
79009                   	,	.Clk_ClkS( Sys_Clk_ClkS )
79010                   	,	.Clk_En( Sys_Clk_En )
79011                   	,	.Clk_EnS( Sys_Clk_EnS )
79012                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
79013                   	,	.Clk_RstN( Sys_Clk_RstN )
79014                   	,	.Clk_Tm( Sys_Clk_Tm )
79015                   	,	.O( Full )
79016                   	,	.Reset( Tx_Vld &amp; Tx_Rdy )
79017                   	,	.Set( Rx_Vld &amp; Rx_Rdy )
79018                   	);
79019                   	assign Sys_Pwr_Idle = ~ Full;
79020                   	assign Sys_Pwr_WakeUp = 1'b0;
79021                   	assign u_29f0 = Cxt_RouteIdZ;
79022                   	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01001001000000;
79023                   	assign Hdr_Opc = Cur_Opc;
79024                   	assign Hdr_Status = Cur_Status;
79025                   	assign Hdr_Len1 = Cxt_Len1;
79026      1/1          	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
79027      1/1          	assign Hdr_Echo = Cxt_Echo;
79028      1/1          	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
79029      <font color = "red">0/1     ==>  	assign TxPld = Cur_Pld;</font>
                        MISSING_ELSE
79030                   	assign Tx_Data = { TxHdr , TxPld };
79031                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79032                   		if ( ! Sys_Clk_RstN )
79033                   			Cur_Opc &lt;= #1.0 ( 4'b0 );
79034                   		else if ( Rx_Vld &amp; Rx_Rdy )
79035                   			Cur_Opc &lt;= #1.0 ( Rx_Opc );
79036                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79037                   		if ( ! Sys_Clk_RstN )
79038                   			Cur_Status &lt;= #1.0 ( 2'b0 );
79039                   		else if ( Rx_Vld &amp; Rx_Rdy )
79040                   			Cur_Status &lt;= #1.0 ( Rx_Status );
79041                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79042                   		if ( ! Sys_Clk_RstN )
79043                   			Cur_Pld &lt;= #1.0 ( 146'b0 );
79044                   		else if ( Rx_Vld &amp; Rx_Rdy )
79045                   			Cur_Pld &lt;= #1.0 ( Rx_Pld );
79046                   	assign Itlv = ~ Cur_Last &amp; ( Rx_ConnId != Cur_ConnId | AutoItlv &amp; ( ~ Rx_Vld | AutoItlvPnd ) );
79047                   	assign Tail = Cur_Last | Itlv;
79048                   	assign Tx_Head = Head;
79049                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79050                   		if ( ! Sys_Clk_RstN )
79051                   			Cur_ConnId &lt;= #1.0 ( 5'b0 );
79052                   		else if ( Rx_Vld &amp; Rx_Rdy )
79053                   			Cur_ConnId &lt;= #1.0 ( Rx_ConnId );
79054                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
79055                   		.Clk( Sys_Clk )
79056                   	,	.Clk_ClkS( Sys_Clk_ClkS )
79057                   	,	.Clk_En( Sys_Clk_En )
79058                   	,	.Clk_EnS( Sys_Clk_EnS )
79059                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
79060                   	,	.Clk_RstN( Sys_Clk_RstN )
79061                   	,	.Clk_Tm( Sys_Clk_Tm )
79062                   	,	.O( AutoItlvPnd )
79063                   	,	.Reset( Tx_Vld &amp; Tx_Rdy )
79064                   	,	.Set( AutoItlv &amp; ~ Rx_Vld )
79065                   	);
79066                   	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
79067                   		.Clk( Sys_Clk )
79068                   	,	.Clk_ClkS( Sys_Clk_ClkS )
79069                   	,	.Clk_En( Sys_Clk_En )
79070                   	,	.Clk_EnS( Sys_Clk_EnS )
79071                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
79072                   	,	.Clk_RstN( Sys_Clk_RstN )
79073                   	,	.Clk_Tm( Sys_Clk_Tm )
79074                   	,	.En( Tx_Vld &amp; Tx_Rdy )
79075                   	,	.O( Head )
79076                   	,	.Reset( 1'b1 )
79077                   	,	.Set( Tail )
79078                   	);
79079                   	assign Tx_Tail = Tail;
79080                   	assign TxCxtId = Cur_CxtId;
79081                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79082                   		if ( ! Sys_Clk_RstN )
79083                   			Cur_CxtId &lt;= #1.0 ( 16'b0 );
79084                   		else if ( Rx_Vld &amp; Rx_Rdy )
79085                   			Cur_CxtId &lt;= #1.0 ( Rx_CxtId );
79086                   	assign TxLast = Cur_Last;
79087                   endmodule
79088                   
79089                   `timescale 1ps/1ps
79090                   module rsnoc_z_H_R_G_T2_T_U_3c2e7317 (
79091                   	AddrBase
79092                   ,	Cmd_Echo
79093      1/1          ,	Cmd_Len1
79094      1/1          ,	Cmd_Lock
79095      1/1          ,	Cmd_OpcT
79096      <font color = "red">0/1     ==>  ,	Cmd_RawAddr</font>
                        MISSING_ELSE
79097                   ,	Cmd_RouteId
79098                   ,	Cmd_Status
79099                   ,	Cmd_User
79100                   ,	Pld_Data
79101                   ,	Pld_Last
79102                   ,	Rdy
79103                   ,	Rx_Data
79104                   ,	Rx_Head
79105                   ,	Rx_Rdy
79106                   ,	Rx_Tail
79107                   ,	Rx_Vld
79108                   ,	Sys_Clk
79109                   ,	Sys_Clk_ClkS
79110                   ,	Sys_Clk_En
79111                   ,	Sys_Clk_EnS
79112                   ,	Sys_Clk_RetRstN
79113                   ,	Sys_Clk_RstN
79114                   ,	Sys_Clk_Tm
79115                   ,	Sys_Pwr_Idle
79116                   ,	Sys_Pwr_WakeUp
79117                   ,	Vld
79118                   );
79119                   	input  [27:0]  AddrBase        ;
79120                   	output [2:0]   Cmd_Echo        ;
79121                   	output [6:0]   Cmd_Len1        ;
79122                   	output         Cmd_Lock        ;
79123                   	output [3:0]   Cmd_OpcT        ;
79124                   	output [31:0]  Cmd_RawAddr     ;
79125                   	output [13:0]  Cmd_RouteId     ;
79126                   	output [1:0]   Cmd_Status      ;
79127                   	output [7:0]   Cmd_User        ;
79128                   	output [145:0] Pld_Data        ;
79129                   	output         Pld_Last        ;
79130                   	input          Rdy             ;
79131                   	input  [215:0] Rx_Data         ;
79132                   	input          Rx_Head         ;
79133                   	output         Rx_Rdy          ;
79134                   	input          Rx_Tail         ;
79135                   	input          Rx_Vld          ;
79136                   	input          Sys_Clk         ;
79137                   	input          Sys_Clk_ClkS    ;
79138                   	input          Sys_Clk_En      ;
79139                   	input          Sys_Clk_EnS     ;
79140                   	input          Sys_Clk_RetRstN ;
79141                   	input          Sys_Clk_RstN    ;
79142                   	input          Sys_Clk_Tm      ;
79143                   	output         Sys_Pwr_Idle    ;
79144                   	output         Sys_Pwr_WakeUp  ;
79145                   	output         Vld             ;
79146                   	wire [2:0]   u_42be_1        ;
79147                   	wire [31:0]  u_42be_10       ;
79148                   	wire [13:0]  u_42be_11       ;
79149                   	wire [1:0]   u_42be_13       ;
79150                   	wire [7:0]   u_42be_15       ;
79151                   	wire [6:0]   u_42be_7        ;
79152                   	wire         u_42be_8        ;
79153                   	wire [3:0]   u_42be_9        ;
79154                   	wire [30:0]  u_456b          ;
79155                   	wire [145:0] u_6846_0        ;
79156                   	wire         u_6846_1        ;
79157                   	wire [145:0] u_b984_0        ;
79158                   	wire         u_b984_1        ;
79159                   	wire [2:0]   u_ca1c_1        ;
79160                   	wire [31:0]  u_ca1c_10       ;
79161                   	wire [13:0]  u_ca1c_11       ;
79162                   	wire [1:0]   u_ca1c_13       ;
79163                   	wire [7:0]   u_ca1c_15       ;
79164                   	wire [6:0]   u_ca1c_7        ;
79165                   	wire         u_ca1c_8        ;
79166                   	wire [3:0]   u_ca1c_9        ;
79167                   	wire [30:0]  u_e5b6          ;
79168                   	wire [6:0]   u_ed9d          ;
79169                   	wire [2:0]   CmdIn_Echo      ;
79170                   	wire [6:0]   CmdIn_Len1      ;
79171                   	wire         CmdIn_Lock      ;
79172      1/1          	wire [3:0]   CmdIn_OpcT      ;
79173      <font color = "red">0/1     ==>  	wire [31:0]  CmdIn_RawAddr   ;</font>
79174      <font color = "red">0/1     ==>  	wire [13:0]  CmdIn_RouteId   ;</font>
79175      1/1          	wire [1:0]   CmdIn_Status    ;
79176      1/1          	wire [7:0]   CmdIn_User      ;
79177                   	wire [145:0] MyData          ;
79178                   	wire [145:0] PldIn_Data      ;
79179                   	wire         PldIn_Last      ;
79180                   	wire         PldVld          ;
79181                   	wire         PreAbort        ;
79182                   	wire [6:0]   PreInfo         ;
79183                   	wire         PreOne          ;
79184                   	wire         Pwr_Pipe_Idle   ;
79185                   	wire         Pwr_Pipe_WakeUp ;
79186                   	wire [27:0]  Req_BaseAddr    ;
79187                   	wire [145:0] Req_Data        ;
79188                   	wire [2:0]   Req_Echo        ;
79189      1/1          	wire         Req_Last        ;
79190      1/1          	wire [6:0]   Req_Len1        ;
79191      <font color = "red">0/1     ==>  	wire         Req_Lock        ;</font>
79192      <font color = "red">0/1     ==>  	wire [3:0]   Req_OpcT        ;</font>
79193      <font color = "red">0/1     ==>  	wire [31:0]  Req_RawAddr     ;</font>
79194      <font color = "red">0/1     ==>  	wire [13:0]  Req_RouteId     ;</font>
79195      <font color = "red">0/1     ==>  	wire [1:0]   Req_Status      ;</font>
79196      <font color = "red">0/1     ==>  	wire [7:0]   Req_User        ;</font>
79197                   	assign Req_Echo = Rx_Data [148:146];
79198                   	assign CmdIn_Echo = Req_Echo;
79199                   	assign u_ca1c_1 = CmdIn_Echo;
79200                   	assign Req_BaseAddr = AddrBase;
79201      1/1          	assign Req_OpcT = Rx_Data [200:197];
79202      <font color = "red">0/1     ==>  	assign u_ed9d = Rx_Data [194:188];</font>
79203      <font color = "red">0/1     ==>  	assign PreOne = Req_OpcT == 4'b1000 &amp; u_ed9d == 7'b0 &amp; Rx_Head &amp; Rx_Vld;</font>
79204      <font color = "red">0/1     ==>  	assign Req_Lock = Rx_Data [215];</font>
79205      1/1          	assign PreAbort = Req_OpcT == 4'b1000 &amp; Rx_Head &amp; Rx_Vld &amp; ~ Req_Lock;
79206      <font color = "red">0/1     ==>  	assign Req_RawAddr =</font>
79207                   				( { 1'b0 , Rx_Data [187:157] } | { Req_BaseAddr , 4'b0000 } )
79208                   			&amp;	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
79209                   		&amp;	~ { 32 { PreAbort }  };
79210                   	assign CmdIn_RawAddr = Req_RawAddr;
79211                   	assign u_ca1c_10 = CmdIn_RawAddr;
79212                   	assign Req_RouteId = Rx_Data [214:201];
79213                   	assign CmdIn_RouteId = Req_RouteId;
79214                   	assign u_ca1c_11 = CmdIn_RouteId;
79215                   	assign Req_Status = Rx_Data [196:195];
79216                   	assign CmdIn_Status = Req_Status;
79217                   	assign u_ca1c_13 = CmdIn_Status;
79218                   	assign Req_User = Rx_Data [156:149];
79219                   	assign CmdIn_User = Req_User;
79220                   	assign u_ca1c_15 = CmdIn_User;
79221                   	assign Req_Len1 = Rx_Data [194:188] &amp; ~ { 7 { PreAbort }  };
79222                   	assign CmdIn_Len1 = Req_Len1;
79223                   	assign u_ca1c_7 = CmdIn_Len1;
79224                   	assign CmdIn_Lock = Req_Lock;
79225                   	assign u_ca1c_8 = CmdIn_Lock;
79226                   	assign CmdIn_OpcT = Req_OpcT;
79227                   	assign u_ca1c_9 = CmdIn_OpcT;
79228                   	rsnoc_z_H_R_U_P_N_17116f53_A030000071432140208 Icp(
79229                   		.Rx_1( u_ca1c_1 )
79230                   	,	.Rx_10( u_ca1c_10 )
79231                   	,	.Rx_11( u_ca1c_11 )
79232                   	,	.Rx_13( u_ca1c_13 )
79233                   	,	.Rx_15( u_ca1c_15 )
79234                   	,	.Rx_7( u_ca1c_7 )
79235                   	,	.Rx_8( u_ca1c_8 )
79236                   	,	.Rx_9( u_ca1c_9 )
79237                   	,	.RxRdy( Rx_Rdy )
79238                   	,	.RxVld( Rx_Vld )
79239                   	,	.Sys_Clk( Sys_Clk )
79240                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
79241                   	,	.Sys_Clk_En( Sys_Clk_En )
79242                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
79243                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
79244                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
79245                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
79246                   	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
79247                   	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
79248                   	,	.Tx_1( u_42be_1 )
79249                   	,	.Tx_10( u_42be_10 )
79250                   	,	.Tx_11( u_42be_11 )
79251                   	,	.Tx_13( u_42be_13 )
79252                   	,	.Tx_15( u_42be_15 )
79253                   	,	.Tx_7( u_42be_7 )
79254                   	,	.Tx_8( u_42be_8 )
79255                   	,	.Tx_9( u_42be_9 )
79256                   	,	.TxRdy( Rdy )
79257                   	,	.TxVld( Vld )
79258                   	);
79259                   	assign Cmd_Echo = u_42be_1;
79260                   	assign Cmd_Len1 = u_42be_7;
79261                   	assign Cmd_Lock = u_42be_8;
79262                   	assign Cmd_OpcT = u_42be_9;
79263                   	assign Cmd_RawAddr = u_42be_10;
79264                   	assign Cmd_RouteId = u_42be_11;
79265                   	assign Cmd_Status = u_42be_13;
79266                   	assign Cmd_User = u_42be_15;
79267                   	assign Req_Data = Rx_Data [145:0];
79268                   	assign u_e5b6 = Rx_Data [187:157];
79269                   	assign u_456b = Rx_Data [187:157];
79270                   	assign PreInfo = { u_e5b6 [3:0] , u_456b [6:4] };
79271                   	assign PldIn_Data = PreOne ? MyData : Req_Data;
79272                   	assign u_b984_0 = PldIn_Data;
79273                   	assign Req_Last = Rx_Tail;
79274                   	assign PldIn_Last = Req_Last;
79275                   	assign u_b984_1 = PldIn_Last;
79276                   	rsnoc_z_H_R_N_T_U_P_Pc_40d03d68 upc(
79277                   		.Be( { 1'b1 , 15'b0 } )
79278                   	,	.Data( { PreAbort ? { 4'b0000 , 3'b0 } : PreInfo , 121'b0 } )
79279                   	,	.LastWord( 1'b0 )
79280                   	,	.Payload( MyData )
79281                   	,	.WordErr( 1'b0 )
79282                   	);
79283                   	rsnoc_z_H_R_U_P_N_7720665d_A1461 Ipp(
79284                   		.Rx_0( u_b984_0 )
79285                   	,	.Rx_1( u_b984_1 )
79286                   	,	.RxRdy( )
79287                   	,	.RxVld( Rx_Vld )
79288                   	,	.Sys_Clk( Sys_Clk )
79289                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
79290                   	,	.Sys_Clk_En( Sys_Clk_En )
79291                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
79292                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
79293                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
79294                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
79295                   	,	.Sys_Pwr_Idle( )
79296                   	,	.Sys_Pwr_WakeUp( )
79297                   	,	.Tx_0( u_6846_0 )
79298                   	,	.Tx_1( u_6846_1 )
79299                   	,	.TxRdy( Rdy )
79300                   	,	.TxVld( PldVld )
79301                   	);
79302                   	assign Pld_Data = u_6846_0;
79303                   	assign Pld_Last = u_6846_1;
79304                   	assign Sys_Pwr_Idle = Pwr_Pipe_Idle;
79305                   	assign Sys_Pwr_WakeUp = 1'b0;
79306                   endmodule
79307                   
79308                   `timescale 1ps/1ps
79309                   module rsnoc_z_H_R_G_T2_U_U_7a8d2c6f (
79310                   	Gen_Req_Addr
79311                   ,	Gen_Req_Be
79312                   ,	Gen_Req_BurstType
79313                   ,	Gen_Req_Data
79314                   ,	Gen_Req_Last
79315                   ,	Gen_Req_Len1
79316                   ,	Gen_Req_Lock
79317                   ,	Gen_Req_Opc
79318                   ,	Gen_Req_Rdy
79319                   ,	Gen_Req_SeqId
79320                   ,	Gen_Req_SeqUnOrdered
79321                   ,	Gen_Req_SeqUnique
79322                   ,	Gen_Req_User
79323                   ,	Gen_Req_Vld
79324                   ,	Gen_Rsp_Data
79325                   ,	Gen_Rsp_Last
79326                   ,	Gen_Rsp_Opc
79327                   ,	Gen_Rsp_Rdy
79328                   ,	Gen_Rsp_SeqId
79329                   ,	Gen_Rsp_SeqUnOrdered
79330                   ,	Gen_Rsp_Status
79331                   ,	Gen_Rsp_Vld
79332                   ,	IdInfo_0_AddrBase
79333                   ,	IdInfo_0_AddrMask
79334                   ,	IdInfo_0_Debug
79335                   ,	IdInfo_1_AddrBase
79336                   ,	IdInfo_1_AddrMask
79337                   ,	IdInfo_1_Debug
79338                   ,	Load
79339                   ,	NoPendingTrans
79340                   ,	Rx_Data
79341                   ,	Rx_Head
79342                   ,	Rx_Rdy
79343                   ,	Rx_Tail
79344                   ,	Rx_Vld
79345                   ,	Sys_Clk
79346                   ,	Sys_Clk_ClkS
79347                   ,	Sys_Clk_En
79348                   ,	Sys_Clk_EnS
79349                   ,	Sys_Clk_RetRstN
79350                   ,	Sys_Clk_RstN
79351                   ,	Sys_Clk_Tm
79352                   ,	Sys_Pwr_Idle
79353                   ,	Sys_Pwr_WakeUp
79354                   ,	Translation_0_Aperture
79355                   ,	Translation_0_PathFound
79356                   ,	Translation_0_SubFound
79357                   ,	Tx_Data
79358                   ,	Tx_Head
79359                   ,	Tx_Rdy
79360                   ,	Tx_Tail
79361                   ,	Tx_Vld
79362                   ,	WakeUp_Other
79363                   ,	WakeUp_Rx
79364                   );
79365                   	output [31:0]  Gen_Req_Addr            ;
79366                   	output [15:0]  Gen_Req_Be              ;
79367                   	output         Gen_Req_BurstType       ;
79368                   	output [127:0] Gen_Req_Data            ;
79369                   	output         Gen_Req_Last            ;
79370                   	output [6:0]   Gen_Req_Len1            ;
79371                   	output         Gen_Req_Lock            ;
79372                   	output [2:0]   Gen_Req_Opc             ;
79373                   	input          Gen_Req_Rdy             ;
79374                   	output [3:0]   Gen_Req_SeqId           ;
79375                   	output         Gen_Req_SeqUnOrdered    ;
79376                   	output         Gen_Req_SeqUnique       ;
79377                   	output [7:0]   Gen_Req_User            ;
79378                   	output         Gen_Req_Vld             ;
79379                   	input  [127:0] Gen_Rsp_Data            ;
79380                   	input          Gen_Rsp_Last            ;
79381                   	input  [2:0]   Gen_Rsp_Opc             ;
79382                   	output         Gen_Rsp_Rdy             ;
79383                   	input  [3:0]   Gen_Rsp_SeqId           ;
79384                   	input          Gen_Rsp_SeqUnOrdered    ;
79385                   	input  [1:0]   Gen_Rsp_Status          ;
79386                   	input          Gen_Rsp_Vld             ;
79387                   	input  [27:0]  IdInfo_0_AddrBase       ;
79388                   	input  [27:0]  IdInfo_0_AddrMask       ;
79389                   	input          IdInfo_0_Debug          ;
79390                   	input  [27:0]  IdInfo_1_AddrBase       ;
79391                   	input  [27:0]  IdInfo_1_AddrMask       ;
79392                   	input          IdInfo_1_Debug          ;
79393                   	output [1:0]   Load                    ;
79394                   	output         NoPendingTrans          ;
79395                   	input  [215:0] Rx_Data                 ;
79396                   	input          Rx_Head                 ;
79397                   	output         Rx_Rdy                  ;
79398                   	input          Rx_Tail                 ;
79399                   	input          Rx_Vld                  ;
79400                   	input          Sys_Clk                 ;
79401                   	input          Sys_Clk_ClkS            ;
79402                   	input          Sys_Clk_En              ;
79403                   	input          Sys_Clk_EnS             ;
79404                   	input          Sys_Clk_RetRstN         ;
79405                   	input          Sys_Clk_RstN            ;
79406                   	input          Sys_Clk_Tm              ;
79407                   	output         Sys_Pwr_Idle            ;
79408                   	output         Sys_Pwr_WakeUp          ;
79409                   	output [8:0]   Translation_0_Aperture  ;
79410                   	input          Translation_0_PathFound ;
79411                   	input          Translation_0_SubFound  ;
79412                   	output [215:0] Tx_Data                 ;
79413                   	output         Tx_Head                 ;
79414                   	input          Tx_Rdy                  ;
79415                   	output         Tx_Tail                 ;
79416                   	output         Tx_Vld                  ;
79417                   	output         WakeUp_Other            ;
79418                   	output         WakeUp_Rx               ;
79419                   	wire [31:0]  u_Req_Addr                ;
79420                   	wire [15:0]  u_Req_Be                  ;
79421                   	wire         u_Req_BurstType           ;
79422                   	wire [127:0] u_Req_Data                ;
79423                   	wire         u_Req_Last                ;
79424                   	wire [6:0]   u_Req_Len1                ;
79425                   	wire         u_Req_Lock                ;
79426                   	wire [2:0]   u_Req_Opc                 ;
79427                   	wire         u_Req_Rdy                 ;
79428                   	wire [3:0]   u_Req_SeqId               ;
79429                   	wire         u_Req_SeqUnOrdered        ;
79430                   	wire         u_Req_SeqUnique           ;
79431                   	wire [7:0]   u_Req_User                ;
79432                   	wire         u_Req_Vld                 ;
79433                   	wire [127:0] u_Rsp_Data                ;
79434                   	wire         u_Rsp_Last                ;
79435                   	wire [2:0]   u_Rsp_Opc                 ;
79436                   	wire         u_Rsp_Rdy                 ;
79437                   	wire [3:0]   u_Rsp_SeqId               ;
79438                   	wire         u_Rsp_SeqUnOrdered        ;
79439                   	wire [1:0]   u_Rsp_Status              ;
79440                   	wire         u_Rsp_Vld                 ;
79441                   	wire         u_112c                    ;
79442                   	reg  [3:0]   u_1287                    ;
79443                   	reg  [4:0]   u_13                      ;
79444                   	reg  [3:0]   u_18b2                    ;
79445                   	reg  [3:0]   u_1bd5                    ;
79446                   	reg  [1:0]   u_1c51                    ;
79447                   	reg  [4:0]   u_1d7                     ;
79448                   	reg  [6:0]   u_1db3                    ;
79449                   	reg  [7:0]   u_1efc                    ;
79450                   	reg  [6:0]   u_1fce                    ;
79451                   	wire [4:0]   u_239                     ;
79452                   	wire [143:0] u_2393                    ;
79453                   	reg          u_2481                    ;
79454                   	wire         u_24a0                    ;
79455                   	reg  [2:0]   u_2507                    ;
79456                   	reg  [2:0]   u_26ed                    ;
79457                   	wire [7:0]   u_2874                    ;
79458                   	reg          u_28a9                    ;
79459                   	wire         u_2a86                    ;
79460                   	wire         u_2b1f                    ;
79461                   	reg  [6:0]   u_2b75                    ;
79462                   	wire [3:0]   u_2bb1                    ;
79463                   	reg  [7:0]   u_2ee4                    ;
79464                   	reg  [2:0]   u_31f2                    ;
79465                   	wire [143:0] u_324d                    ;
79466                   	reg  [32:0]  u_348d                    ;
79467                   	reg  [3:0]   u_354                     ;
79468                   	wire [7:0]   u_3658                    ;
79469                   	reg  [2:0]   u_365c                    ;
79470                   	reg  [7:0]   u_36c9                    ;
79471                   	reg  [7:0]   u_37f2                    ;
79472                   	reg  [3:0]   u_39f8                    ;
79473                   	wire         u_3b0f                    ;
79474                   	reg  [6:0]   u_3b2c                    ;
79475      1/1          	wire [3:0]   u_3b2c_2452               ;
79476      <font color = "red">0/1     ==>  	reg  [15:0]  u_3b8a                    ;</font>
79477      <font color = "red">0/1     ==>  	wire         u_3bf9                    ;</font>
79478      <font color = "red">0/1     ==>  	reg          u_3d94                    ;</font>
79479      <font color = "red">0/1     ==>  	reg  [3:0]   u_3dbf                    ;</font>
79480      <font color = "red">0/1     ==>  	reg  [3:0]   u_3e56                    ;</font>
79481      <font color = "red">0/1     ==>  	reg  [3:0]   u_41ee                    ;</font>
79482      <font color = "red">0/1     ==>  	reg  [7:0]   u_428f                    ;</font>
79483      <font color = "red">0/1     ==>  	wire         u_42b9                    ;</font>
79484      <font color = "red">0/1     ==>  	wire         u_435c                    ;</font>
79485      <font color = "red">0/1     ==>  	reg  [4:0]   u_4361                    ;</font>
79486      <font color = "red">0/1     ==>  	wire         u_43f9                    ;</font>
79487      <font color = "red">0/1     ==>  	reg  [3:0]   u_4575                    ;</font>
79488      <font color = "red">0/1     ==>  	wire         u_46ad_Data_Datum0_Be     ;</font>
79489      <font color = "red">0/1     ==>  	wire [7:0]   u_46ad_Data_Datum0_Byte   ;</font>
79490      <font color = "red">0/1     ==>  	wire         u_46ad_Data_Datum1_Be     ;</font>
79491      <font color = "red">0/1     ==>  	wire [7:0]   u_46ad_Data_Datum1_Byte   ;</font>
79492      1/1          	wire         u_46ad_Data_Datum10_Be    ;
79493      1/1          	wire [7:0]   u_46ad_Data_Datum10_Byte  ;
79494                   	wire         u_46ad_Data_Datum11_Be    ;
79495                   	wire [7:0]   u_46ad_Data_Datum11_Byte  ;
79496                   	wire         u_46ad_Data_Datum12_Be    ;
79497      1/1          	wire [7:0]   u_46ad_Data_Datum12_Byte  ;
79498      1/1          	wire         u_46ad_Data_Datum13_Be    ;
79499      1/1          	wire [7:0]   u_46ad_Data_Datum13_Byte  ;
79500                   	wire         u_46ad_Data_Datum14_Be    ;
79501                   	wire [7:0]   u_46ad_Data_Datum14_Byte  ;
79502      1/1          	wire         u_46ad_Data_Datum15_Be    ;
79503      1/1          	wire [7:0]   u_46ad_Data_Datum15_Byte  ;
79504      1/1          	wire         u_46ad_Data_Datum2_Be     ;
79505                   	wire [7:0]   u_46ad_Data_Datum2_Byte   ;
79506                   	wire         u_46ad_Data_Datum3_Be     ;
79507                   	wire [7:0]   u_46ad_Data_Datum3_Byte   ;
79508                   	wire         u_46ad_Data_Datum4_Be     ;
79509                   	wire [7:0]   u_46ad_Data_Datum4_Byte   ;
79510                   	wire         u_46ad_Data_Datum5_Be     ;
79511                   	wire [7:0]   u_46ad_Data_Datum5_Byte   ;
79512                   	wire         u_46ad_Data_Datum6_Be     ;
79513                   	wire [7:0]   u_46ad_Data_Datum6_Byte   ;
79514                   	wire         u_46ad_Data_Datum7_Be     ;
79515                   	wire [7:0]   u_46ad_Data_Datum7_Byte   ;
79516                   	wire         u_46ad_Data_Datum8_Be     ;
79517                   	wire [7:0]   u_46ad_Data_Datum8_Byte   ;
79518                   	wire         u_46ad_Data_Datum9_Be     ;
79519                   	wire [7:0]   u_46ad_Data_Datum9_Byte   ;
79520                   	wire         u_46ad_Data_Err           ;
79521                   	wire         u_46ad_Data_Last          ;
79522                   	wire [30:0]  u_46ad_Hdr_Addr           ;
79523                   	wire [2:0]   u_46ad_Hdr_Echo           ;
79524                   	wire [6:0]   u_46ad_Hdr_Len1           ;
79525                   	wire         u_46ad_Hdr_Lock           ;
79526                   	wire [3:0]   u_46ad_Hdr_Opc            ;
79527                   	wire [13:0]  u_46ad_Hdr_RouteId        ;
79528                   	wire [1:0]   u_46ad_Hdr_Status         ;
79529                   	wire [7:0]   u_46ad_Hdr_User           ;
79530                   	reg  [3:0]   u_46c8                    ;
79531                   	reg          u_493                     ;
79532                   	reg          u_4985                    ;
79533                   	reg  [3:0]   u_499b                    ;
79534                   	reg          u_4a1c                    ;
79535                   	wire         u_500b                    ;
79536                   	reg  [3:0]   u_510e                    ;
79537                   	wire         u_5195                    ;
79538                   	wire         u_51fa                    ;
79539                   	reg  [6:0]   u_520a                    ;
79540                   	reg  [3:0]   u_52e8                    ;
79541                   	reg  [3:0]   u_5585                    ;
79542                   	reg  [3:0]   u_57be                    ;
79543                   	wire         u_58b2                    ;
79544                   	reg  [2:0]   u_59a5                    ;
79545                   	wire         u_5a9                     ;
79546                   	wire         u_5af4                    ;
79547                   	reg  [2:0]   u_5bcb                    ;
79548                   	reg  [4:0]   u_5c0f                    ;
79549                   	reg  [4:0]   u_5c6d                    ;
79550                   	reg  [3:0]   u_5cc9                    ;
79551                   	reg  [7:0]   u_5cd0                    ;
79552                   	wire         u_5f39                    ;
79553                   	reg  [4:0]   u_6004                    ;
79554                   	reg  [3:0]   u_60ce                    ;
79555                   	wire [13:0]  u_6124                    ;
79556                   	reg  [3:0]   u_61f9                    ;
79557                   	reg  [6:0]   u_62df                    ;
79558                   	wire         u_6335                    ;
79559                   	wire         u_63ed                    ;
79560                   	reg  [6:0]   u_6505                    ;
79561                   	reg  [3:0]   u_6595                    ;
79562                   	reg  [3:0]   u_6652                    ;
79563                   	reg          u_673a                    ;
79564                   	wire         u_67ec_1183               ;
79565                   	wire         u_68cb                    ;
79566                   	reg          u_698c                    ;
79567                   	wire         u_69df                    ;
79568                   	reg  [7:0]   u_6c1                     ;
79569                   	wire         u_6c8a                    ;
79570                   	reg  [3:0]   u_6ce4                    ;
79571                   	wire         u_6e4e                    ;
79572                   	wire         u_6f7d                    ;
79573                   	reg  [6:0]   u_6fd0                    ;
79574                   	wire         u_70b3                    ;
79575                   	reg  [6:0]   u_70b6                    ;
79576                   	wire         u_72_Idle                 ;
79577                   	wire         u_72_WakeUp               ;
79578                   	reg  [3:0]   u_7267                    ;
79579                   	reg  [3:0]   u_736c                    ;
79580                   	wire         u_7447_Data_Datum0_Be     ;
79581                   	wire [7:0]   u_7447_Data_Datum0_Byte   ;
79582                   	wire         u_7447_Data_Datum1_Be     ;
79583                   	wire [7:0]   u_7447_Data_Datum1_Byte   ;
79584                   	wire         u_7447_Data_Datum10_Be    ;
79585                   	wire [7:0]   u_7447_Data_Datum10_Byte  ;
79586                   	wire         u_7447_Data_Datum11_Be    ;
79587                   	wire [7:0]   u_7447_Data_Datum11_Byte  ;
79588                   	wire         u_7447_Data_Datum12_Be    ;
79589                   	wire [7:0]   u_7447_Data_Datum12_Byte  ;
79590                   	wire         u_7447_Data_Datum13_Be    ;
79591                   	wire [7:0]   u_7447_Data_Datum13_Byte  ;
79592                   	wire         u_7447_Data_Datum14_Be    ;
79593                   	wire [7:0]   u_7447_Data_Datum14_Byte  ;
79594                   	wire         u_7447_Data_Datum15_Be    ;
79595                   	wire [7:0]   u_7447_Data_Datum15_Byte  ;
79596                   	wire         u_7447_Data_Datum2_Be     ;
79597                   	wire [7:0]   u_7447_Data_Datum2_Byte   ;
79598                   	wire         u_7447_Data_Datum3_Be     ;
79599                   	wire [7:0]   u_7447_Data_Datum3_Byte   ;
79600                   	wire         u_7447_Data_Datum4_Be     ;
79601                   	wire [7:0]   u_7447_Data_Datum4_Byte   ;
79602                   	wire         u_7447_Data_Datum5_Be     ;
79603                   	wire [7:0]   u_7447_Data_Datum5_Byte   ;
79604                   	wire         u_7447_Data_Datum6_Be     ;
79605                   	wire [7:0]   u_7447_Data_Datum6_Byte   ;
79606                   	wire         u_7447_Data_Datum7_Be     ;
79607                   	wire [7:0]   u_7447_Data_Datum7_Byte   ;
79608                   	wire         u_7447_Data_Datum8_Be     ;
79609                   	wire [7:0]   u_7447_Data_Datum8_Byte   ;
79610                   	wire         u_7447_Data_Datum9_Be     ;
79611                   	wire [7:0]   u_7447_Data_Datum9_Byte   ;
79612                   	wire         u_7447_Data_Err           ;
79613                   	wire         u_7447_Data_Last          ;
79614                   	wire [30:0]  u_7447_Hdr_Addr           ;
79615                   	wire [2:0]   u_7447_Hdr_Echo           ;
79616                   	wire [6:0]   u_7447_Hdr_Len1           ;
79617                   	wire         u_7447_Hdr_Lock           ;
79618                   	wire [3:0]   u_7447_Hdr_Opc            ;
79619                   	wire [13:0]  u_7447_Hdr_RouteId        ;
79620                   	wire [1:0]   u_7447_Hdr_Status         ;
79621                   	wire [7:0]   u_7447_Hdr_User           ;
79622                   	reg  [4:0]   u_746d                    ;
79623                   	reg  [3:0]   u_7b3e                    ;
79624                   	wire         u_7c91                    ;
79625                   	wire         u_7ca3                    ;
79626                   	wire         u_7dad                    ;
79627                   	reg  [4:0]   u_7e24                    ;
79628                   	wire [69:0]  u_7eb9                    ;
79629                   	reg  [3:0]   u_7f88                    ;
79630                   	reg  [2:0]   u_83e1                    ;
79631                   	reg  [4:0]   u_85e0                    ;
79632                   	reg  [3:0]   u_863f                    ;
79633                   	reg          u_8767                    ;
79634                   	wire         u_876e                    ;
79635                   	reg  [4:0]   u_8a44                    ;
79636                   	reg  [2:0]   u_8b7e                    ;
79637                   	reg          u_8e99                    ;
79638                   	reg  [4:0]   u_904a                    ;
79639                   	reg  [4:0]   u_91fc                    ;
79640                   	reg  [2:0]   u_921                     ;
79641      <font color = "grey">unreachable  </font>	reg  [3:0]   u_93a9                    ;
79642      <font color = "grey">unreachable  </font>	reg  [7:0]   u_940f                    ;
79643      <font color = "grey">unreachable  </font>	reg  [3:0]   u_976d                    ;
79644      <font color = "grey">unreachable  </font>	wire         u_9cfa                    ;
                   <font color = "red">==>  MISSING_ELSE</font>
79645      <font color = "grey">unreachable  </font>	reg  [4:0]   u_9eed                    ;
79646      <font color = "grey">unreachable  </font>	wire         u_a0ba                    ;
79647      <font color = "grey">unreachable  </font>	wire [3:0]   u_a193                    ;
79648                   	reg  [7:0]   u_a2ed                    ;
                   <font color = "red">==>  MISSING_ELSE</font>
79649                   	wire [2:0]   u_a337                    ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod853.html" >rsnoc_z_H_R_G_T2_U_U_26a52db9</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>60</td><td>7</td><td>11.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>60</td><td>7</td><td>11.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77829
 EXPRESSION (u_6f7d ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77886
 EXPRESSION (u_5af4 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77942
 EXPRESSION (u_51fa ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77998
 EXPRESSION (u_3bf9 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78054
 EXPRESSION (u_112c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78110
 EXPRESSION (u_fc2c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78166
 EXPRESSION (u_6c8a ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78222
 EXPRESSION (u_67ec_1183 ? Req1_AddLd0 : Rsp_NextAddr)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78278
 EXPRESSION (u_70b3 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78334
 EXPRESSION (u_bc16 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78390
 EXPRESSION (u_58b2 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78446
 EXPRESSION (u_e88a ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78502
 EXPRESSION (u_140 ? Req1_AddLd0 : Rsp_NextAddr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78558
 EXPRESSION (u_cb1b ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78614
 EXPRESSION (u_75a9 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78746
 EXPRESSION (u_fec5 ? Rsp_ConnId : u_f828)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78749
 EXPRESSION (u_5945 ? Rsp_CxtId : u_7204)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78752
 EXPRESSION (u_f056 ? Rsp_OpcT : u_d1b9)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78754
 EXPRESSION (Purge ? u_fcff : Rsp_DataErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78756
 EXPRESSION (Purge ? 2'b11 : Rsp_Status)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78781
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78786
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78800
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78813
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : (u_2a86 ? Req1_AddLd0 : Rsp_NextAddr))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78813
 SUB-EXPRESSION (u_2a86 ? Req1_AddLd0 : Rsp_NextAddr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78818
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RdAlign : Req1_RdAlign)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78835
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       78840
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       79134
 EXPRESSION (u_f1e0 ? ADo : AUp)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       79138
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod853.html" >rsnoc_z_H_R_G_T2_U_U_26a52db9</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">744</td>
<td class="rt">2</td>
<td class="rt">0.27  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">13368</td>
<td class="rt">8</td>
<td class="rt">0.06  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6684</td>
<td class="rt">5</td>
<td class="rt">0.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6684</td>
<td class="rt">3</td>
<td class="rt">0.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">2</td>
<td class="rt">3.70  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1290</td>
<td class="rt">7</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">645</td>
<td class="rt">3</td>
<td class="rt">0.47  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">690</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">12078</td>
<td class="rt">1</td>
<td class="rt">0.01  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">6039</td>
<td class="rt">1</td>
<td class="rt">0.02  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">6039</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_112c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1287[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_13[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_140</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1bd5[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1c51[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1db3[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1efc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1fce[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_200e[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_21b5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_239[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_24a0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2507[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_26ed[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2a86</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2b1f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2bd2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2d8f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ee4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2f7a[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31a1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31f2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_348d[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_365c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_37f2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3955</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3b0f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3b2c[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3b9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3bf9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d94</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3dbf[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3f92[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_41ee[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42b9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_435c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4575[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_46c8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_483d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_493</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4985</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_499b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4a1c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_510e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_51fa</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_520a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52e8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5585[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_57be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_58b2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5945</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_59a5[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5af4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5c0f[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5cd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5d5c[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e46</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f39</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6004[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_62df[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_64fe[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6505[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6595[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6652[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_670e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_673a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_67ec_1183</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_698c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6b33[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6c1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6c8a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6ce4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6e4e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f7d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70b3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70b6[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70fb[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7204[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7267[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_736c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_75a9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7707[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_790a[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79ca[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7a8e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c91</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d72[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7e24[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7eb7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7f88[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_83e1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8484[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_85e0[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_863f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8767</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_876e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_881c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8a04[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8a44[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8dbe[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8e99</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8ebf[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_904a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_91fc[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9327[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_93a9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_940f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_976d[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_999f[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9cfa</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e0b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a0ba</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a2ed[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a36a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a4e7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a4fe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a60c[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a610[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a689[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a6d8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a8ba</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_aab2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac5d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac64</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_aca4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b060[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b07f[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b0cd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b3c2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_2619_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b60b[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b837</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_babe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bc16</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bc18[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bc25[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bc3e[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bec4[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bf45[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c1f3[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c1f8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c286[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c45c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c5ed[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c636[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c72c[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c982</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb1b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_13[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cca2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ce3b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d06b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d13f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d1b9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d2f7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_13[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d560</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d645[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d6a1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d75b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d870[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d8d4[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d97a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dbb6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dee</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df38[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dfdd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e124</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e161</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e423[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e680[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e70e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e82</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e88a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e8fd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e91d[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e9fb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ea32[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_eaa0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ec8c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed02[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ee7c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f056</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f0a0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f1e0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f30a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3e1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f43e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f463</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f66d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f6e5[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ed[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f828[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f9da[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fc2c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fcff</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fdde[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fec5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ff39[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ADo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AUp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ChainVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_1[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_10[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_11[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_12[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_13[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_14[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_15[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_2[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_3[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_4[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_5[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_6[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_7[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_8[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_9[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RdAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_RdAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RdAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RdAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqDatum[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_OfsAddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_WrAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_OfsAddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_WrAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Purge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RdAlignerAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RdAlignerAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPool_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPoolRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrap_0_Datum[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrap_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrap_0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrap_0_Purge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrap_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrapErr_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OrdId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RdAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Strm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqGenSeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHeadXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqNormSeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NextAddr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NextAddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_NextAddr[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NoPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0CxtId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspRdAlignId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGenHdr[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Addr_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_NextAddr_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRxPkt_Head_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRxPkt_Last_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRxPkt_Pld_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1bd5_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_2bd2_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_348d_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_57be_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_6595_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_6652_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_976d_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_999f_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_bc25_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_d2f7_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_d645_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_d870_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_e680_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_eaa0_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_ed02_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_f43e_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_fdde_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod853.html" >rsnoc_z_H_R_G_T2_U_U_26a52db9</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">545</td>
<td class="rt">278</td>
<td class="rt">51.01 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">78746</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">78749</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">78752</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">78754</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">78756</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">79134</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">79138</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77802</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77807</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">77813</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77821</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77826</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77831</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77848</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77854</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77859</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77864</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">77870</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77878</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77883</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77888</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77905</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77915</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77920</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">77926</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77934</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77939</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77944</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77961</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77966</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77971</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77976</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">77982</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77990</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77995</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78000</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78017</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78022</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78027</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78032</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78038</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78046</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78051</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78056</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78073</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78078</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78088</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78094</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78102</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78107</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78112</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78129</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78134</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78139</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78144</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78150</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78158</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78163</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78168</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78185</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78190</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78200</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78206</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78214</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78219</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78224</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78241</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78246</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78251</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78256</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78262</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78270</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78275</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78280</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78297</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78302</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78307</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78312</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78318</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78326</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78331</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78336</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78358</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78363</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78368</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78374</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78382</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78387</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78392</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78409</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78414</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78419</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78424</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78430</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78438</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78443</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78448</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78465</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78470</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78475</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78486</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78494</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78499</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78521</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78526</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78536</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78542</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78550</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78555</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78560</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78577</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78582</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78587</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78592</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78598</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78606</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78611</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78616</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78633</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78638</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">78677</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78778</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78783</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">78789</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78797</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">78803</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">78810</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78815</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78832</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">78837</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">78876</td>
<td class="rt">17</td>
<td class="rt">1</td>
<td class="rt">5.88  </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78897</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78902</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">78908</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">78916</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78923</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78929</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">78934</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">78954</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">79026</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">79093</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">79172</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">79189</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">79201</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">79475</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79497</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79502</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      	assign CxtWr_Head = 1'b0;
           	                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_fec5) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      	assign RxWord_Hdr_Opc = RxErr_Data [200:197];
           	                                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_5945) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78752      	assign CxtWr_RouteIdZ = 5'b0;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_f056) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78754      	assign ReqTx_Data = { ReqTx0_Data [215:146] , ReqTx0_Data [145:0] };
           	                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Purge) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78756      	assign ReqTx_Head = ReqTx0_Head;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Purge) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79134      	input          Rx_Tail         ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_f1e0) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79138      	input          Sys_Clk_En      ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (WrapGn) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77802      			AxiRIdReg <= #1.0 ( AxiRIdResize );
           			<font color = "green">-1-</font>                                   
77803      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
77804      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
77805      			AxiRValidReg <= #1.0 ( 1'b0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77807      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
77808      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
77809      			KeepWrRsp <= #1.0 ( 1'b0 );
           			<font color = "red">-2-</font>                           
77810      		else if ( AxiB_Valid & ~ LockAbort )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77813      		.Rx_0( u_dffe_0 )
           		<font color = "red">-1-</font>                 
77814      	,	.Rx_2( u_dffe_2 )
           <font color = "red">	==></font>
77815      	,	.RxRdy( u_134 )
           <font color = "red">	==></font>
77816      	,	.RxVld( Axi_b_valid )
           <font color = "green">	==></font>
77817      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77821      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "green">-1-</font> 	                                   
77822      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
77823      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-2-</font> 	                         
77824      	,	.Sys_Pwr_Idle( AxiBPwr_Idle )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77826      	,	.Tx_0( u_a5c0_0 )
           	<font color = "green">-1-</font> 	                 
77827      	,	.Tx_2( u_a5c0_2 )
           <font color = "green">	==></font>
77828      	,	.TxRdy( AxiBFifo_Ready )
           	 	             <font color = "red">-2-</font>  
77829      	,	.TxVld( AxiBFifo_Valid )
           	 	                        
77830      	);
           	  
77831      	assign Axi_b_ready = u_134;
           	                           
77832      	assign Axi_r_ready = u_84;
           	                          
77833      	assign AxiRD_Data = u_3cf0_0;
           	                             
77834      	assign AxiRDDataEcc = AxiRD_Data;
           	                                 
77835      	assign AxiR_Data = AxiRDDataEcc;
           	                                
77836      	assign Gen_Rsp_Data = u_926;
           	                            
77837      	rsnoc_z_T_C_S_C_L_R_S_18b64c8c_128 us18b64c8c( .I( AxiR_Data ) , .O( u_926 ) );
           	                                                                               
77838      	assign AxiR_Last = AxiRD_Last;
           	                              
77839      	assign Gen_Rsp_Last = OutGenIsRead ? AxiR_Last : ~ OutGenIsRead;
           	                                   <font color = "red">-3-</font>  
           	                                   <font color = "red">==></font>  
           	                                   <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77831      	assign Axi_b_ready = u_134;
           	<font color = "green">-1-</font>                           
77832      	assign Axi_r_ready = u_84;
           <font color = "green">	==></font>
77833      	assign AxiRD_Data = u_3cf0_0;
           	<font color = "red">-2-</font>                             
77834      	assign AxiRDDataEcc = AxiRD_Data;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77848      	assign Gen_Rsp_SeqUnOrdered = 1'b0;
           	<font color = "green">-1-</font>                                   
77849      	assign AxiBFifo_Resp = u_a5c0_2;
           <font color = "green">	==></font>
77850      	assign AxiB_Resp = AxiBFifo_Resp;
           	                        <font color = "red">-2-</font>  
77851      	assign AxiRD_Resp = u_3cf0_5;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77854      	assign uAxiBStatus_caseSel = { ( AxiB_Resp == 2'b10 | AxiB_Resp == 2'b11 ) , AxiB_Resp == 2'b00 } ;
           	<font color = "green">-1-</font>                                                                                                   
77855      	always @( uAxiBStatus_caseSel ) begin
           <font color = "green">	==></font>
77856      		case ( uAxiBStatus_caseSel )
           		<font color = "red">-2-</font>                            
77857      			2'b01   : AxiBStatus = 2'b10 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77859      			default : AxiBStatus = 2'b00 ;
           			<font color = "green">-1-</font>                              
77860      		endcase
           <font color = "green">		==></font>
77861      	end
           	<font color = "red">-2-</font>   
77862      	assign uAxiRStatus_caseSel = { ( AxiR_Resp == 2'b10 | AxiR_Resp == 2'b11 ) , AxiR_Resp == 2'b00 } ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77864      		case ( uAxiRStatus_caseSel )
           		<font color = "green">-1-</font>                            
77865      			2'b01   : AxiRStatus = 2'b10 ;
           <font color = "green">			==></font>
77866      			2'b10   : AxiRStatus = 2'b01 ;
           			<font color = "red">-2-</font>                              
77867      			default : AxiRStatus = 2'b00 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77870      	assign Sys_Pwr_Idle = AxiRPwr_Idle & AxiBPwr_Idle;
           	<font color = "red">-1-</font>                                                  
77871      	assign RspPwr_WakeUp = Axi_b_valid | Axi_r_valid;
           <font color = "red">	==></font>
77872      	assign Sys_Pwr_WakeUp = AxiRPwr_WakeUp | AxiBPwr_WakeUp | RspPwr_WakeUp;
           <font color = "red">	==></font>
77873      endmodule
           <font color = "green">==></font>
77874      
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77878      ,	Axi_ar_burst
           <font color = "green">-1-</font> 	            
77879      ,	Axi_ar_cache
           <font color = "green">==></font>
77880      ,	Axi_ar_id
           <font color = "red">-2-</font> 	         
77881      ,	Axi_ar_len
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77883      ,	Axi_ar_prot
           <font color = "green">-1-</font> 	           
77884      ,	Axi_ar_ready
           <font color = "green">==></font>
77885      ,	Axi_ar_size
           <font color = "red">-2-</font> 	           
77886      ,	Axi_ar_valid
            	            
77887      ,	Axi_aw_addr
            	           
77888      ,	Axi_aw_burst
            	            
77889      ,	Axi_aw_cache
            	            
77890      ,	Axi_aw_id
            	         
77891      ,	Axi_aw_len
            	          
77892      ,	Axi_aw_lock
            	           
77893      ,	Axi_aw_prot
            	           
77894      ,	Axi_aw_ready
            	            
77895      ,	Axi_aw_size
            	           
77896      ,	Axi_aw_valid
            	            
77897      ,	Axi_b_id
            	        
77898      ,	Axi_b_ready
            	           
77899      ,	Axi_b_resp
            	          
77900      ,	Axi_b_valid
            	           
77901      ,	Axi_r_data
            	          
77902      ,	Axi_r_id
            	        
77903      ,	Axi_r_last
            	          
77904      ,	Axi_r_ready
            	           
77905      ,	Axi_r_resp
            	          
77906      ,	Axi_r_valid
            	           
77907      ,	Axi_w_data
            	          
77908      ,	Axi_w_last
            	          
77909      ,	Axi_w_ready
            	           
77910      ,	Axi_w_strb
            	          
77911      ,	Axi_w_valid
            	           
77912      ,	Debug_PwrOn
            	           
77913      ,	Gen_Req_Addr
            	            
77914      ,	Gen_Req_Be
            	          
77915      ,	Gen_Req_BurstType
            	                 
77916      ,	Gen_Req_Data
            	            
77917      ,	Gen_Req_Last
            	            
77918      ,	Gen_Req_Len1
            	            
77919      ,	Gen_Req_Lock
            	            
77920      ,	Gen_Req_Opc
            	           
77921      ,	Gen_Req_Rdy
            	           
77922      ,	Gen_Req_SeqId
            	             
77923      ,	Gen_Req_SeqUnOrdered
            	                    
77924      ,	Gen_Req_SeqUnique
            	                 
77925      ,	Gen_Req_User
            	            
77926      ,	Gen_Req_Vld
            	           
77927      ,	Gen_Rsp_Data
            	            
77928      ,	Gen_Rsp_Last
            	            
77929      ,	Gen_Rsp_Opc
            	           
77930      ,	Gen_Rsp_Rdy
            	           
77931      ,	Gen_Rsp_SeqId
            	             
77932      ,	Gen_Rsp_SeqUnOrdered
            	                    
77933      ,	Gen_Rsp_Status
            	              
77934      ,	Gen_Rsp_Vld
            	           
77935      ,	Sys_Clk
            	       
77936      ,	Sys_Clk_ClkS
            	            
77937      ,	Sys_Clk_En
            	          
77938      ,	Sys_Clk_EnS
            	           
77939      ,	Sys_Clk_RetRstN
            	               
77940      ,	Sys_Clk_RstN
            	            
77941      ,	Sys_Clk_Tm
            	          
77942      ,	Sys_Pwr_Idle
            	            
77943      ,	Sys_Pwr_WakeUp
            	              
77944      ,	WakeUp_Axi
            	          
77945      ,	WakeUp_Gen
            	          
77946      );
             
77947      	output [31:0]  Axi_ar_addr          ;
           	                                     
77948      	output [1:0]   Axi_ar_burst         ;
           	                                     
77949      	output [3:0]   Axi_ar_cache         ;
           	                                     
77950      	output [3:0]   Axi_ar_id            ;
           	                                     
77951      	output [2:0]   Axi_ar_len           ;
           	                                     
77952      	output         Axi_ar_lock          ;
           	                                     
77953      	output [2:0]   Axi_ar_prot          ;
           	                                     
77954      	input          Axi_ar_ready         ;
           	                                     
77955      	output [2:0]   Axi_ar_size          ;
           	                                     
77956      	output         Axi_ar_valid         ;
           	                                     
77957      	output [31:0]  Axi_aw_addr          ;
           	                                     
77958      	output [1:0]   Axi_aw_burst         ;
           	                                     
77959      	output [3:0]   Axi_aw_cache         ;
           	                                     
77960      	output [3:0]   Axi_aw_id            ;
           	                                     
77961      	output [2:0]   Axi_aw_len           ;
           	                                     
77962      	output         Axi_aw_lock          ;
           	                                     
77963      	output [2:0]   Axi_aw_prot          ;
           	                                     
77964      	input          Axi_aw_ready         ;
           	                                     
77965      	output [2:0]   Axi_aw_size          ;
           	                                     
77966      	output         Axi_aw_valid         ;
           	                                     
77967      	input  [3:0]   Axi_b_id             ;
           	                                     
77968      	output         Axi_b_ready          ;
           	                                     
77969      	input  [1:0]   Axi_b_resp           ;
           	                                     
77970      	input          Axi_b_valid          ;
           	                                     
77971      	input  [127:0] Axi_r_data           ;
           	                                     
77972      	input  [3:0]   Axi_r_id             ;
           	                                     
77973      	input          Axi_r_last           ;
           	                                     
77974      	output         Axi_r_ready          ;
           	                                     
77975      	input  [1:0]   Axi_r_resp           ;
           	                                     
77976      	input          Axi_r_valid          ;
           	                                     
77977      	output [127:0] Axi_w_data           ;
           	                                     
77978      	output         Axi_w_last           ;
           	                                     
77979      	input          Axi_w_ready          ;
           	                                     
77980      	output [15:0]  Axi_w_strb           ;
           	                                     
77981      	output         Axi_w_valid          ;
           	                                     
77982      	output         Debug_PwrOn          ;
           	                                     
77983      	input  [31:0]  Gen_Req_Addr         ;
           	                                     
77984      	input  [15:0]  Gen_Req_Be           ;
           	                                     
77985      	input          Gen_Req_BurstType    ;
           	                                     
77986      	input  [127:0] Gen_Req_Data         ;
           	                                     
77987      	input          Gen_Req_Last         ;
           	                                     
77988      	input  [6:0]   Gen_Req_Len1         ;
           	                                     
77989      	input          Gen_Req_Lock         ;
           	                                     
77990      	input  [2:0]   Gen_Req_Opc          ;
           	                                     
77991      	output         Gen_Req_Rdy          ;
           	                                     
77992      	input  [3:0]   Gen_Req_SeqId        ;
           	                                     
77993      	input          Gen_Req_SeqUnOrdered ;
           	                                     
77994      	input          Gen_Req_SeqUnique    ;
           	                                     
77995      	input  [7:0]   Gen_Req_User         ;
           	                                     
77996      	input          Gen_Req_Vld          ;
           	                                     
77997      	output [127:0] Gen_Rsp_Data         ;
           	                                     
77998      	output         Gen_Rsp_Last         ;
           	                                     
77999      	output [2:0]   Gen_Rsp_Opc          ;
           	                                     
78000      	input          Gen_Rsp_Rdy          ;
           	                                     
78001      	output [3:0]   Gen_Rsp_SeqId        ;
           	                                     
78002      	output         Gen_Rsp_SeqUnOrdered ;
           	                                     
78003      	output [1:0]   Gen_Rsp_Status       ;
           	                                     
78004      	output         Gen_Rsp_Vld          ;
           	                                     
78005      	input          Sys_Clk              ;
           	                                     
78006      	input          Sys_Clk_ClkS         ;
           	                                     
78007      	input          Sys_Clk_En           ;
           	                                     
78008      	input          Sys_Clk_EnS          ;
           	                                     
78009      	input          Sys_Clk_RetRstN      ;
           	                                     
78010      	input          Sys_Clk_RstN         ;
           	                                     
78011      	input          Sys_Clk_Tm           ;
           	                                     
78012      	output         Sys_Pwr_Idle         ;
           	                                     
78013      	output         Sys_Pwr_WakeUp       ;
           	                                     
78014      	output         WakeUp_Axi           ;
           	                                     
78015      	output         WakeUp_Gen           ;
           	                                     
78016      	wire [31:0]  u_134_Req_Addr          ;
           	                                      
78017      	wire [15:0]  u_134_Req_Be            ;
           	                                      
78018      	wire         u_134_Req_BurstType     ;
           	                                      
78019      	wire [127:0] u_134_Req_Data          ;
           	                                      
78020      	wire         u_134_Req_Last          ;
           	                                      
78021      	wire [6:0]   u_134_Req_Len1          ;
           	                                      
78022      	wire         u_134_Req_Lock          ;
           	                                      
78023      	wire [2:0]   u_134_Req_Opc           ;
           	                                      
78024      	wire         u_134_Req_Rdy           ;
           	                                      
78025      	wire [3:0]   u_134_Req_SeqId         ;
           	                                      
78026      	wire         u_134_Req_SeqUnOrdered  ;
           	                                      
78027      	wire         u_134_Req_SeqUnique     ;
           	                                      
78028      	wire [7:0]   u_134_Req_User          ;
           	                                      
78029      	wire         u_134_Req_Vld           ;
           	                                      
78030      	wire [127:0] u_134_Rsp_Data          ;
           	                                      
78031      	wire         u_134_Rsp_Last          ;
           	                                      
78032      	wire [2:0]   u_134_Rsp_Opc           ;
           	                                      
78033      	wire         u_134_Rsp_Rdy           ;
           	                                      
78034      	wire [3:0]   u_134_Rsp_SeqId         ;
           	                                      
78035      	wire         u_134_Rsp_SeqUnOrdered  ;
           	                                      
78036      	wire [1:0]   u_134_Rsp_Status        ;
           	                                      
78037      	wire         u_134_Rsp_Vld           ;
           	                                      
78038      	wire         u_171_Idle              ;
           	                                      
78039      	wire         u_171_WakeUp            ;
           	                                      
78040      	wire [31:0]  Axi1_Ar_Addr            ;
           	                                      
78041      	wire [1:0]   Axi1_Ar_Burst           ;
           	                                      
78042      	wire [3:0]   Axi1_Ar_Cache           ;
           	                                      
78043      	wire [3:0]   Axi1_Ar_Id              ;
           	                                      
78044      	wire [2:0]   Axi1_Ar_Len             ;
           	                                      
78045      	wire         Axi1_Ar_Lock            ;
           	                                      
78046      	wire [2:0]   Axi1_Ar_Prot            ;
           	                                      
78047      	wire         Axi1_Ar_Ready           ;
           	                                      
78048      	wire [2:0]   Axi1_Ar_Size            ;
           	                                      
78049      	wire         Axi1_Ar_Valid           ;
           	                                      
78050      	wire [31:0]  Axi1_Aw_Addr            ;
           	                                      
78051      	wire [1:0]   Axi1_Aw_Burst           ;
           	                                      
78052      	wire [3:0]   Axi1_Aw_Cache           ;
           	                                      
78053      	wire [3:0]   Axi1_Aw_Id              ;
           	                                      
78054      	wire [2:0]   Axi1_Aw_Len             ;
           	                                      
78055      	wire         Axi1_Aw_Lock            ;
           	                                      
78056      	wire [2:0]   Axi1_Aw_Prot            ;
           	                                      
78057      	wire         Axi1_Aw_Ready           ;
           	                                      
78058      	wire [2:0]   Axi1_Aw_Size            ;
           	                                      
78059      	wire         Axi1_Aw_Valid           ;
           	                                      
78060      	wire [127:0] Axi1_W_Data             ;
           	                                      
78061      	wire         Axi1_W_Last             ;
           	                                      
78062      	wire         Axi1_W_Ready            ;
           	                                      
78063      	wire [15:0]  Axi1_W_Strb             ;
           	                                      
78064      	wire         Axi1_W_Valid            ;
           	                                      
78065      	reg          First                   ;
           	                                      
78066      	wire [31:0]  GenLcl_Req_Addr         ;
           	                                      
78067      	wire [15:0]  GenLcl_Req_Be           ;
           	                                      
78068      	wire         GenLcl_Req_BurstType    ;
           	                                      
78069      	wire [127:0] GenLcl_Req_Data         ;
           	                                      
78070      	wire         GenLcl_Req_Last         ;
           	                                      
78071      	wire [6:0]   GenLcl_Req_Len1         ;
           	                                      
78072      	wire         GenLcl_Req_Lock         ;
           	                                      
78073      	wire [2:0]   GenLcl_Req_Opc          ;
           	                                      
78074      	wire         GenLcl_Req_Rdy          ;
           	                                      
78075      	wire [3:0]   GenLcl_Req_SeqId        ;
           	                                      
78076      	wire         GenLcl_Req_SeqUnOrdered ;
           	                                      
78077      	wire         GenLcl_Req_SeqUnique    ;
           	                                      
78078      	wire [7:0]   GenLcl_Req_User         ;
           	                                      
78079      	wire         GenLcl_Req_Vld          ;
           	                                      
78080      	wire [127:0] GenLcl_Rsp_Data         ;
           	                                      
78081      	wire         GenLcl_Rsp_Last         ;
           	                                      
78082      	wire [2:0]   GenLcl_Rsp_Opc          ;
           	                                      
78083      	wire         GenLcl_Rsp_Rdy          ;
           	                                      
78084      	wire [3:0]   GenLcl_Rsp_SeqId        ;
           	                                      
78085      	wire         GenLcl_Rsp_SeqUnOrdered ;
           	                                      
78086      	wire [1:0]   GenLcl_Rsp_Status       ;
           	                                      
78087      	wire         GenLcl_Rsp_Vld          ;
           	                                      
78088      	wire         InfoMultiBeatExcl       ;
           	                                      
78089      	reg          InfoMultiBeatExclOnce   ;
           	                                      
78090      	wire         LockAbort               ;
           	                                      
78091      	wire         ReqPwr_Idle             ;
           	                                      
78092      	wire         ReqPwr_WakeUp           ;
           	                                      
78093      	wire         RspPwr_Idle             ;
           	                                      
78094      	wire         RspPwr_WakeUp           ;
           	                                      
78095      	assign Axi1_Ar_Ready = Axi_ar_ready;
           	                                    
78096      	assign Axi1_Aw_Ready = Axi_aw_ready;
           	                                    
78097      	assign Axi1_W_Ready = Axi_w_ready;
           	                                  
78098      	rsnoc_z_H_R_N_A_G2_R_Rsp_600b7c70 Rspb(
           	                                       
78099      		.Axi_b_id( Axi_b_id )
           		                     
78100      	,	.Axi_b_ready( Axi_b_ready )
           	 	                           
78101      	,	.Axi_b_resp( Axi_b_resp )
           	 	                         
78102      	,	.Axi_b_valid( Axi_b_valid )
           	 	                           
78103      	,	.Axi_r_data( Axi_r_data )
           	 	                         
78104      	,	.Axi_r_id( Axi_r_id )
           	 	                     
78105      	,	.Axi_r_last( Axi_r_last )
           	 	                         
78106      	,	.Axi_r_ready( Axi_r_ready )
           	 	                           
78107      	,	.Axi_r_resp( Axi_r_resp )
           	 	                         
78108      	,	.Axi_r_valid( Axi_r_valid )
           	 	                           
78109      	,	.Gen_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                
78110      	,	.Gen_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                
78111      	,	.Gen_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                              
78112      	,	.Gen_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                              
78113      	,	.Gen_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                  
78114      	,	.Gen_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                
78115      	,	.Gen_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                    
78116      	,	.Gen_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                              
78117      	,	.LockAbort( LockAbort )
           	 	                       
78118      	,	.PwrOn( 1'b1 )
           	 	              
78119      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78120      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78121      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78122      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78123      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78124      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78125      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78126      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
78127      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
78128      	);
           	  
78129      	rsnoc_z_H_R_G_U_Q_U_fd4d8a24ef uufd4d8a24ef(
           	                                            
78130      		.GenLcl_Req_Addr( u_134_Req_Addr )
           		                                  
78131      	,	.GenLcl_Req_Be( u_134_Req_Be )
           	 	                              
78132      	,	.GenLcl_Req_BurstType( u_134_Req_BurstType )
           	 	                                            
78133      	,	.GenLcl_Req_Data( u_134_Req_Data )
           	 	                                  
78134      	,	.GenLcl_Req_Last( u_134_Req_Last )
           	 	                                  
78135      	,	.GenLcl_Req_Len1( u_134_Req_Len1 )
           	 	                                  
78136      	,	.GenLcl_Req_Lock( u_134_Req_Lock )
           	 	                                  
78137      	,	.GenLcl_Req_Opc( u_134_Req_Opc )
           	 	                                
78138      	,	.GenLcl_Req_Rdy( u_134_Req_Rdy )
           	 	                                
78139      	,	.GenLcl_Req_SeqId( u_134_Req_SeqId )
           	 	                                    
78140      	,	.GenLcl_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	 	                                                  
78141      	,	.GenLcl_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
78142      	,	.GenLcl_Req_User( u_134_Req_User )
           	 	                                  
78143      	,	.GenLcl_Req_Vld( u_134_Req_Vld )
           	 	                                
78144      	,	.GenLcl_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
78145      	,	.GenLcl_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
78146      	,	.GenLcl_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
78147      	,	.GenLcl_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
78148      	,	.GenLcl_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
78149      	,	.GenLcl_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
78150      	,	.GenLcl_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
78151      	,	.GenLcl_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
78152      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
78153      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
78154      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
78155      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
78156      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
78157      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
78158      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
78159      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
78160      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
78161      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
78162      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
78163      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
78164      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
78165      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
78166      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
78167      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
78168      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
78169      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
78170      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
78171      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
78172      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
78173      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
78174      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78175      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78176      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78177      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78178      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78179      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78180      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78181      	,	.Sys_Pwr_Idle( u_171_Idle )
           	 	                           
78182      	,	.Sys_Pwr_WakeUp( u_171_WakeUp )
           	 	                               
78183      	);
           	  
78184      	rsnoc_z_H_R_G_U_P_U_8aab48d3 uu8aab48d3(
           	                                        
78185      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
78186      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
78187      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
78188      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
78189      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
78190      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
78191      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
78192      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
78193      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
78194      	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
78195      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
78196      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
78197      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
78198      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
78199      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
78200      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
78201      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
78202      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
78203      	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
78204      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
78205      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
78206      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
78207      	,	.GenPrt_Req_Addr( u_134_Req_Addr )
           	 	                                  
78208      	,	.GenPrt_Req_Be( u_134_Req_Be )
           	 	                              
78209      	,	.GenPrt_Req_BurstType( u_134_Req_BurstType )
           	 	                                            
78210      	,	.GenPrt_Req_Data( u_134_Req_Data )
           	 	                                  
78211      	,	.GenPrt_Req_Last( u_134_Req_Last )
           	 	                                  
78212      	,	.GenPrt_Req_Len1( u_134_Req_Len1 )
           	 	                                  
78213      	,	.GenPrt_Req_Lock( u_134_Req_Lock )
           	 	                                  
78214      	,	.GenPrt_Req_Opc( u_134_Req_Opc )
           	 	                                
78215      	,	.GenPrt_Req_Rdy( u_134_Req_Rdy )
           	 	                                
78216      	,	.GenPrt_Req_SeqId( u_134_Req_SeqId )
           	 	                                    
78217      	,	.GenPrt_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	 	                                                  
78218      	,	.GenPrt_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
78219      	,	.GenPrt_Req_User( u_134_Req_User )
           	 	                                  
78220      	,	.GenPrt_Req_Vld( u_134_Req_Vld )
           	 	                                
78221      	,	.GenPrt_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
78222      	,	.GenPrt_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
78223      	,	.GenPrt_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
78224      	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
78225      	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
78226      	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
78227      	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
78228      	,	.GenPrt_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
78229      	);
           	  
78230      	rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 Reqb(
           	                                       
78231      		.Axi_ar_addr( Axi1_Ar_Addr )
           		                            
78232      	,	.Axi_ar_burst( Axi1_Ar_Burst )
           	 	                              
78233      	,	.Axi_ar_cache( Axi1_Ar_Cache )
           	 	                              
78234      	,	.Axi_ar_id( Axi1_Ar_Id )
           	 	                        
78235      	,	.Axi_ar_len( Axi1_Ar_Len )
           	 	                          
78236      	,	.Axi_ar_lock( Axi1_Ar_Lock )
           	 	                            
78237      	,	.Axi_ar_prot( Axi1_Ar_Prot )
           	 	                            
78238      	,	.Axi_ar_ready( Axi1_Ar_Ready )
           	 	                              
78239      	,	.Axi_ar_size( Axi1_Ar_Size )
           	 	                            
78240      	,	.Axi_ar_valid( Axi1_Ar_Valid )
           	 	                              
78241      	,	.Axi_aw_addr( Axi1_Aw_Addr )
           	 	                            
78242      	,	.Axi_aw_burst( Axi1_Aw_Burst )
           	 	                              
78243      	,	.Axi_aw_cache( Axi1_Aw_Cache )
           	 	                              
78244      	,	.Axi_aw_id( Axi1_Aw_Id )
           	 	                        
78245      	,	.Axi_aw_len( Axi1_Aw_Len )
           	 	                          
78246      	,	.Axi_aw_lock( Axi1_Aw_Lock )
           	 	                            
78247      	,	.Axi_aw_prot( Axi1_Aw_Prot )
           	 	                            
78248      	,	.Axi_aw_ready( Axi1_Aw_Ready )
           	 	                              
78249      	,	.Axi_aw_size( Axi1_Aw_Size )
           	 	                            
78250      	,	.Axi_aw_valid( Axi1_Aw_Valid )
           	 	                              
78251      	,	.Axi_w_data( Axi1_W_Data )
           	 	                          
78252      	,	.Axi_w_last( Axi1_W_Last )
           	 	                          
78253      	,	.Axi_w_ready( Axi1_W_Ready )
           	 	                            
78254      	,	.Axi_w_strb( Axi1_W_Strb )
           	 	                          
78255      	,	.Axi_w_valid( Axi1_W_Valid )
           	 	                            
78256      	,	.Gen_Req_Addr( GenLcl_Req_Addr )
           	 	                                
78257      	,	.Gen_Req_Be( GenLcl_Req_Be )
           	 	                            
78258      	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                          
78259      	,	.Gen_Req_Data( GenLcl_Req_Data )
           	 	                                
78260      	,	.Gen_Req_Last( GenLcl_Req_Last )
           	 	                                
78261      	,	.Gen_Req_Len1( GenLcl_Req_Len1 )
           	 	                                
78262      	,	.Gen_Req_Lock( GenLcl_Req_Lock )
           	 	                                
78263      	,	.Gen_Req_Opc( GenLcl_Req_Opc )
           	 	                              
78264      	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
           	 	                              
78265      	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                  
78266      	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                
78267      	,	.Gen_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                          
78268      	,	.Gen_Req_User( GenLcl_Req_User )
           	 	                                
78269      	,	.Gen_Req_Vld( GenLcl_Req_Vld )
           	 	                              
78270      	,	.LockAbort( LockAbort )
           	 	                       
78271      	,	.PwrOn( 1'b1 )
           	 	              
78272      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78273      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78274      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78275      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78276      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78277      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78278      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78279      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
78280      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
78281      	);
           	  
78282      	assign Axi_ar_addr = Axi1_Ar_Addr;
           	                                  
78283      	assign Axi_ar_burst = Axi1_Ar_Burst;
           	                                    
78284      	assign Axi_ar_cache = Axi1_Ar_Cache;
           	                                    
78285      	assign Axi_ar_id = Axi1_Ar_Id;
           	                              
78286      	assign Axi_ar_len = Axi1_Ar_Len;
           	                                
78287      	assign Axi_ar_lock = Axi1_Ar_Lock;
           	                                  
78288      	assign Axi_ar_prot = Axi1_Ar_Prot;
           	                                  
78289      	assign Axi_ar_size = Axi1_Ar_Size;
           	                                  
78290      	assign Axi_ar_valid = Axi1_Ar_Valid;
           	                                    
78291      	assign Axi_aw_addr = Axi1_Aw_Addr;
           	                                  
78292      	assign Axi_aw_burst = Axi1_Aw_Burst;
           	                                    
78293      	assign Axi_aw_cache = Axi1_Aw_Cache;
           	                                    
78294      	assign Axi_aw_id = Axi1_Aw_Id;
           	                              
78295      	assign Axi_aw_len = Axi1_Aw_Len;
           	                                
78296      	assign Axi_aw_lock = Axi1_Aw_Lock;
           	                                  
78297      	assign Axi_aw_prot = Axi1_Aw_Prot;
           	                                  
78298      	assign Axi_aw_size = Axi1_Aw_Size;
           	                                  
78299      	assign Axi_aw_valid = Axi1_Aw_Valid;
           	                                    
78300      	assign Axi_w_data = Axi1_W_Data;
           	                                
78301      	assign Axi_w_last = Axi1_W_Last;
           	                                
78302      	assign Axi_w_strb = Axi1_W_Strb;
           	                                
78303      	assign Axi_w_valid = Axi1_W_Valid;
           	                                  
78304      	assign Debug_PwrOn = 1'b1;
           	                          
78305      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
78306      	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
           	                                                      
78307      	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	                                              
78308      	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
78309      	assign InfoMultiBeatExcl =
           	                          
78310      				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 7'b0001111 >= Gen_Req_Len1 );
           				                                                                                                           
78311      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78312      		if ( ! Sys_Clk_RstN )
           		                     
78313      			First <= #1.0 ( 1'b1 );
           			                       
78314      		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		                                     
78315      			First <= #1.0 ( Gen_Req_Last );
           			                               
78316      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78317      		if ( ! Sys_Clk_RstN )
           		                     
78318      			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			                                       
78319      		else if ( ~ InfoMultiBeatExclOnce )
           		                                   
78320      			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           			                                                    
78321      	// synopsys translate_off
           	                         
78322      	// synthesis translate_off
           	                          
78323      	always @( posedge Sys_Clk )
           	                           
78324      		if ( Sys_Clk_RstN & InfoMultiBeatExcl & ~ InfoMultiBeatExclOnce & !($test$plusargs("disableAllHwInfo")) & !($test$plusargs("disableHwInfoAAB#000"))) begin
           		                                                                                                                                                          
78325      			$display("%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.",$realtime); if ($test$plusargs("stopOnHwInfoAAB#000")) $stop;
           			                                                                                                                                                              
78326      		end
           		   
78327      	// synthesis translate_on
           	                         
78328      	// synopsys translate_on
           	                        
78329      	endmodule
           	         
78330      
           
78331      
           
78332      
           
78333      // FlexNoC version    : 4.7.0
                                        
78334      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78335      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78336      // ExportOption       : /verilog
                                           
78337      
           
78338      `timescale 1ps/1ps
                             
78339      module rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc (
                                                   
78340      	IdInfo_0_AddrBase
           	                 
78341      ,	IdInfo_0_AddrMask
            	                 
78342      ,	IdInfo_0_Debug
            	              
78343      ,	IdInfo_1_AddrBase
            	                 
78344      ,	IdInfo_1_AddrMask
            	                 
78345      ,	IdInfo_1_Debug
            	              
78346      ,	Translation_0_Aperture
            	                      
78347      ,	Translation_0_PathFound
            	                       
78348      ,	Translation_0_SubFound
            	                      
78349      );
             
78350      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78351      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78352      	output        IdInfo_0_Debug          ;
           	                                       
78353      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78354      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78355      	output        IdInfo_1_Debug          ;
           	                                       
78356      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78357      	output        Translation_0_PathFound ;
           	                                       
78358      	output        Translation_0_SubFound  ;
           	                                       
78359      	wire [8:0] u_28b6 ;
           	                   
78360      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78361      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78362      	assign IdInfo_0_Debug = 1'b0;
           	                             
78363      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78364      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78365      	assign IdInfo_1_Debug = 1'b0;
           	                             
78366      	assign u_28b6 = Translation_0_Aperture;
           	                                       
78367      	assign Translation_0_PathFound = u_28b6 == 9'b010010010;
           	                                                        
78368      	assign Translation_0_SubFound = 1'b1;
           	                                     
78369      endmodule
                    
78370      
           
78371      `timescale 1ps/1ps
                             
78372      module rsnoc_z_H_R_G_T2_Tt_U_a5ff71d3 (
                                                  
78373      	IdInfo_0_AddrBase
           	                 
78374      ,	IdInfo_0_AddrMask
            	                 
78375      ,	IdInfo_0_Debug
            	              
78376      ,	IdInfo_1_AddrBase
            	                 
78377      ,	IdInfo_1_AddrMask
            	                 
78378      ,	IdInfo_1_Debug
            	              
78379      ,	Translation_0_Aperture
            	                      
78380      ,	Translation_0_PathFound
            	                       
78381      ,	Translation_0_SubFound
            	                      
78382      );
             
78383      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78384      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78385      	output        IdInfo_0_Debug          ;
           	                                       
78386      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78387      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78388      	output        IdInfo_1_Debug          ;
           	                                       
78389      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78390      	output        Translation_0_PathFound ;
           	                                       
78391      	output        Translation_0_SubFound  ;
           	                                       
78392      	rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc Isp(
           	                                    
78393      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
78394      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
78395      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
78396      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
78397      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
78398      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
78399      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
78400      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
78401      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
78402      	);
           	  
78403      endmodule
                    
78404      
           
78405      
           
78406      
           
78407      // FlexNoC version    : 4.7.0
                                        
78408      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78409      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78410      // ExportOption       : /verilog
                                           
78411      
           
78412      `timescale 1ps/1ps
                             
78413      module rsnoc_z_H_R_G_T2_F_U_3c2e7317 (
                                                 
78414      	AddrMask
           	        
78415      ,	CxtRd_AddLd0
            	            
78416      ,	CxtRd_Addr4Be
            	             
78417      ,	CxtRd_Echo
            	          
78418      ,	CxtRd_Head
            	          
78419      ,	CxtRd_Len1
            	          
78420      ,	CxtRd_OpcT
            	          
78421      ,	CxtRd_RdAlign
            	             
78422      ,	CxtRd_RouteIdZ
            	              
78423      ,	CxtWr_AddLd0
            	            
78424      ,	CxtWr_Addr4Be
            	             
78425      ,	CxtWr_Echo
            	          
78426      ,	CxtWr_Head
            	          
78427      ,	CxtWr_Len1
            	          
78428      ,	CxtWr_OpcT
            	          
78429      ,	CxtWr_RdAlign
            	             
78430      ,	CxtWr_RouteIdZ
            	              
78431      ,	Debug
            	     
78432      ,	Empty
            	     
78433      ,	PathFound
            	         
78434      ,	ReqRx_Data
            	          
78435      ,	ReqRx_Head
            	          
78436      ,	ReqRx_Rdy
            	         
78437      ,	ReqRx_Tail
            	          
78438      ,	ReqRx_Vld
            	         
78439      ,	ReqTx_Data
            	          
78440      ,	ReqTx_Head
            	          
78441      ,	ReqTx_Rdy
            	         
78442      ,	ReqTx_Tail
            	          
78443      ,	ReqTx_Vld
            	         
78444      ,	RspRx_Data
            	          
78445      ,	RspRx_Head
            	          
78446      ,	RspRx_Rdy
            	         
78447      ,	RspRx_Tail
            	          
78448      ,	RspRx_Vld
            	         
78449      ,	RspTx_Data
            	          
78450      ,	RspTx_Head
            	          
78451      ,	RspTx_Rdy
            	         
78452      ,	RspTx_Tail
            	          
78453      ,	RspTx_Vld
            	         
78454      ,	SubFound
            	        
78455      ,	Sys_Clk
            	       
78456      ,	Sys_Clk_ClkS
            	            
78457      ,	Sys_Clk_En
            	          
78458      ,	Sys_Clk_EnS
            	           
78459      ,	Sys_Clk_RetRstN
            	               
78460      ,	Sys_Clk_RstN
            	            
78461      ,	Sys_Clk_Tm
            	          
78462      ,	Sys_Pwr_Idle
            	            
78463      ,	Sys_Pwr_WakeUp
            	              
78464      ,	WrCxt
            	     
78465      );
             
78466      	input  [27:0]  AddrMask        ;
           	                                
78467      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
78468      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
78469      	input  [2:0]   CxtRd_Echo      ;
           	                                
78470      	input          CxtRd_Head      ;
           	                                
78471      	input  [6:0]   CxtRd_Len1      ;
           	                                
78472      	input  [3:0]   CxtRd_OpcT      ;
           	                                
78473      	input          CxtRd_RdAlign   ;
           	                                
78474      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
78475      	output [7:0]   CxtWr_AddLd0    ;
           	                                
78476      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
78477      	output [2:0]   CxtWr_Echo      ;
           	                                
78478      	output         CxtWr_Head      ;
           	                                
78479      	output [6:0]   CxtWr_Len1      ;
           	                                
78480      	output [3:0]   CxtWr_OpcT      ;
           	                                
78481      	output         CxtWr_RdAlign   ;
           	                                
78482      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
78483      	input          Debug           ;
           	                                
78484      	input          Empty           ;
           	                                
78485      	input          PathFound       ;
           	                                
78486      	input  [215:0] ReqRx_Data      ;
           	                                
78487      	input          ReqRx_Head      ;
           	                                
78488      	output         ReqRx_Rdy       ;
           	                                
78489      	input          ReqRx_Tail      ;
           	                                
78490      	input          ReqRx_Vld       ;
           	                                
78491      	output [215:0] ReqTx_Data      ;
           	                                
78492      	output         ReqTx_Head      ;
           	                                
78493      	input          ReqTx_Rdy       ;
           	                                
78494      	output         ReqTx_Tail      ;
           	                                
78495      	output         ReqTx_Vld       ;
           	                                
78496      	input  [215:0] RspRx_Data      ;
           	                                
78497      	input          RspRx_Head      ;
           	                                
78498      	output         RspRx_Rdy       ;
           	                                
78499      	input          RspRx_Tail      ;
           	                                
78500      	input          RspRx_Vld       ;
           	                                
78501      	output [215:0] RspTx_Data      ;
           	                                
78502      	output         RspTx_Head      ;
           	                                
78503      	input          RspTx_Rdy       ;
           	                                
78504      	output         RspTx_Tail      ;
           	                                
78505      	output         RspTx_Vld       ;
           	                                
78506      	input          SubFound        ;
           	                                
78507      	input          Sys_Clk         ;
           	                                
78508      	input          Sys_Clk_ClkS    ;
           	                                
78509      	input          Sys_Clk_En      ;
           	                                
78510      	input          Sys_Clk_EnS     ;
           	                                
78511      	input          Sys_Clk_RetRstN ;
           	                                
78512      	input          Sys_Clk_RstN    ;
           	                                
78513      	input          Sys_Clk_Tm      ;
           	                                
78514      	output         Sys_Pwr_Idle    ;
           	                                
78515      	output         Sys_Pwr_WakeUp  ;
           	                                
78516      	output         WrCxt           ;
           	                                
78517      	wire [1:0]   u_298c              ;
           	                                  
78518      	wire [15:0]  u_4c36              ;
           	                                  
78519      	wire         u_6_IDLE_WAIT       ;
           	                                  
78520      	wire         u_6_RSP_IDLE        ;
           	                                  
78521      	wire         u_6_WAIT_RSP        ;
           	                                  
78522      	wire [13:0]  u_7df2_3            ;
           	                                  
78523      	wire [1:0]   u_7df2_4            ;
           	                                  
78524      	wire [13:0]  u_8bb4_3            ;
           	                                  
78525      	wire [1:0]   u_8bb4_4            ;
           	                                  
78526      	wire         u_9d54              ;
           	                                  
78527      	wire [15:0]  u_ab1f              ;
           	                                  
78528      	wire [1:0]   u_b9ec              ;
           	                                  
78529      	wire [1:0]   u_bdb6              ;
           	                                  
78530      	wire [1:0]   Arb_Gnt             ;
           	                                  
78531      	wire         Arb_Rdy             ;
           	                                  
78532      	wire [1:0]   Arb_Req             ;
           	                                  
78533      	wire         Arb_Vld             ;
           	                                  
78534      	wire [1:0]   CurState            ;
           	                                  
78535      	wire         CxtRdy              ;
           	                                  
78536      	wire         CxtVld              ;
           	                                  
78537      	wire         LoopBack            ;
           	                                  
78538      	wire         LoopPld             ;
           	                                  
78539      	wire [13:0]  NullRx_RouteId      ;
           	                                  
78540      	wire [1:0]   NullRx_Status       ;
           	                                  
78541      	wire [13:0]  NullTx_RouteId      ;
           	                                  
78542      	wire [1:0]   NullTx_Status       ;
           	                                  
78543      	wire         Pwr_BusErr_Idle     ;
           	                                  
78544      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
78545      	wire         Pwr_Cxt_Idle        ;
           	                                  
78546      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
78547      	wire         Req_HdrVld          ;
           	                                  
78548      	wire [215:0] ReqTx0_Data         ;
           	                                  
78549      	wire         ReqTx0_Head         ;
           	                                  
78550      	wire         ReqTx0_Rdy          ;
           	                                  
78551      	wire         ReqTx0_Tail         ;
           	                                  
78552      	wire         ReqTx0_Vld          ;
           	                                  
78553      	wire [215:0] Rsp_Data            ;
           	                                  
78554      	wire         Rsp_Rdy             ;
           	                                  
78555      	wire         Rsp_Vld             ;
           	                                  
78556      	wire [15:0]  RspBe               ;
           	                                  
78557      	wire [145:0] RspDatum            ;
           	                                  
78558      	wire [69:0]  RspHdr              ;
           	                                  
78559      	wire         RspRdy              ;
           	                                  
78560      	wire [7:0]   RspUser             ;
           	                                  
78561      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
78562      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
78563      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
78564      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
78565      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
78566      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
78567      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
78568      	wire [215:0] RxErr_Data          ;
           	                                  
78569      	wire         RxErr_Head          ;
           	                                  
78570      	wire         RxErr_Rdy           ;
           	                                  
78571      	wire         RxErr_Tail          ;
           	                                  
78572      	wire         RxErr_Vld           ;
           	                                  
78573      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
78574      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
78575      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
78576      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
78577      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
78578      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
78579      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
78580      	assign u_298c = RxErr_Data [196:195];
           	                                     
78581      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
78582      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
78583      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
78584      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
78585      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
78586      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
78587      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
78588      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
78589      	assign u_8bb4_4 = NullRx_Status;
           	                                
78590      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
78591      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
78592      		.Gnt( Arb_Gnt )
           		               
78593      	,	.Rdy( Arb_Rdy )
           	 	               
78594      	,	.Req( Arb_Req )
           	 	               
78595      	,	.ReqArbIn( 2'b0 )
           	 	                 
78596      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78597      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78598      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78599      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78600      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78601      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78602      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78603      	,	.Sys_Pwr_Idle( )
           	 	                
78604      	,	.Sys_Pwr_WakeUp( )
           	 	                  
78605      	,	.Vld( Arb_Vld )
           	 	               
78606      	);
           	  
78607      	assign NullTx_RouteId = u_7df2_3;
           	                                 
78608      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
78609      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
78610      	assign NullTx_Status = u_7df2_4;
           	                                
78611      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
78612      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
78613      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
78614      	assign RspUser = { 8'b0 };
           	                          
78615      	assign RspWord_Hdr_User = RspUser;
           	                                  
78616      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
78617      	assign RspHdr =
           	               
78618      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
78619      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
78620      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77888      ,	Axi_aw_burst
           <font color = "green">-1-</font> 	            
77889      ,	Axi_aw_cache
           <font color = "green">==></font>
77890      ,	Axi_aw_id
           <font color = "red">-2-</font> 	         
77891      ,	Axi_aw_len
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77905      ,	Axi_r_resp
           <font color = "green">-1-</font> 	          
77906      ,	Axi_r_valid
           <font color = "green">==></font>
77907      ,	Axi_w_data
           <font color = "red">-2-</font> 	          
77908      ,	Axi_w_last
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77910      ,	Axi_w_strb
           <font color = "green">-1-</font> 	          
77911      ,	Axi_w_valid
           <font color = "green">==></font>
77912      ,	Debug_PwrOn
           <font color = "red">-2-</font> 	           
77913      ,	Gen_Req_Addr
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77915      ,	Gen_Req_BurstType
           <font color = "green">-1-</font> 	                 
77916      ,	Gen_Req_Data
           <font color = "green">==></font>
77917      ,	Gen_Req_Last
           <font color = "red">-2-</font> 	            
77918      ,	Gen_Req_Len1
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77920      ,	Gen_Req_Opc
           <font color = "green">-1-</font> 	           
77921      ,	Gen_Req_Rdy
           <font color = "green">==></font>
77922      ,	Gen_Req_SeqId
           <font color = "red">-2-</font> 	             
77923      ,	Gen_Req_SeqUnOrdered
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77926      ,	Gen_Req_Vld
           <font color = "red">-1-</font> 	           
77927      ,	Gen_Rsp_Data
           <font color = "red">==></font>
77928      ,	Gen_Rsp_Last
           <font color = "red">==></font>
77929      ,	Gen_Rsp_Opc
           <font color = "green">==></font>
77930      ,	Gen_Rsp_Rdy
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77934      ,	Gen_Rsp_Vld
           <font color = "green">-1-</font> 	           
77935      ,	Sys_Clk
           <font color = "green">==></font>
77936      ,	Sys_Clk_ClkS
           <font color = "red">-2-</font> 	            
77937      ,	Sys_Clk_En
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77939      ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
77940      ,	Sys_Clk_RstN
           <font color = "green">==></font>
77941      ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
77942      ,	Sys_Pwr_Idle
            	            
77943      ,	Sys_Pwr_WakeUp
            	              
77944      ,	WakeUp_Axi
            	          
77945      ,	WakeUp_Gen
            	          
77946      );
             
77947      	output [31:0]  Axi_ar_addr          ;
           	                                     
77948      	output [1:0]   Axi_ar_burst         ;
           	                                     
77949      	output [3:0]   Axi_ar_cache         ;
           	                                     
77950      	output [3:0]   Axi_ar_id            ;
           	                                     
77951      	output [2:0]   Axi_ar_len           ;
           	                                     
77952      	output         Axi_ar_lock          ;
           	                                     
77953      	output [2:0]   Axi_ar_prot          ;
           	                                     
77954      	input          Axi_ar_ready         ;
           	                                     
77955      	output [2:0]   Axi_ar_size          ;
           	                                     
77956      	output         Axi_ar_valid         ;
           	                                     
77957      	output [31:0]  Axi_aw_addr          ;
           	                                     
77958      	output [1:0]   Axi_aw_burst         ;
           	                                     
77959      	output [3:0]   Axi_aw_cache         ;
           	                                     
77960      	output [3:0]   Axi_aw_id            ;
           	                                     
77961      	output [2:0]   Axi_aw_len           ;
           	                                     
77962      	output         Axi_aw_lock          ;
           	                                     
77963      	output [2:0]   Axi_aw_prot          ;
           	                                     
77964      	input          Axi_aw_ready         ;
           	                                     
77965      	output [2:0]   Axi_aw_size          ;
           	                                     
77966      	output         Axi_aw_valid         ;
           	                                     
77967      	input  [3:0]   Axi_b_id             ;
           	                                     
77968      	output         Axi_b_ready          ;
           	                                     
77969      	input  [1:0]   Axi_b_resp           ;
           	                                     
77970      	input          Axi_b_valid          ;
           	                                     
77971      	input  [127:0] Axi_r_data           ;
           	                                     
77972      	input  [3:0]   Axi_r_id             ;
           	                                     
77973      	input          Axi_r_last           ;
           	                                     
77974      	output         Axi_r_ready          ;
           	                                     
77975      	input  [1:0]   Axi_r_resp           ;
           	                                     
77976      	input          Axi_r_valid          ;
           	                                     
77977      	output [127:0] Axi_w_data           ;
           	                                     
77978      	output         Axi_w_last           ;
           	                                     
77979      	input          Axi_w_ready          ;
           	                                     
77980      	output [15:0]  Axi_w_strb           ;
           	                                     
77981      	output         Axi_w_valid          ;
           	                                     
77982      	output         Debug_PwrOn          ;
           	                                     
77983      	input  [31:0]  Gen_Req_Addr         ;
           	                                     
77984      	input  [15:0]  Gen_Req_Be           ;
           	                                     
77985      	input          Gen_Req_BurstType    ;
           	                                     
77986      	input  [127:0] Gen_Req_Data         ;
           	                                     
77987      	input          Gen_Req_Last         ;
           	                                     
77988      	input  [6:0]   Gen_Req_Len1         ;
           	                                     
77989      	input          Gen_Req_Lock         ;
           	                                     
77990      	input  [2:0]   Gen_Req_Opc          ;
           	                                     
77991      	output         Gen_Req_Rdy          ;
           	                                     
77992      	input  [3:0]   Gen_Req_SeqId        ;
           	                                     
77993      	input          Gen_Req_SeqUnOrdered ;
           	                                     
77994      	input          Gen_Req_SeqUnique    ;
           	                                     
77995      	input  [7:0]   Gen_Req_User         ;
           	                                     
77996      	input          Gen_Req_Vld          ;
           	                                     
77997      	output [127:0] Gen_Rsp_Data         ;
           	                                     
77998      	output         Gen_Rsp_Last         ;
           	                                     
77999      	output [2:0]   Gen_Rsp_Opc          ;
           	                                     
78000      	input          Gen_Rsp_Rdy          ;
           	                                     
78001      	output [3:0]   Gen_Rsp_SeqId        ;
           	                                     
78002      	output         Gen_Rsp_SeqUnOrdered ;
           	                                     
78003      	output [1:0]   Gen_Rsp_Status       ;
           	                                     
78004      	output         Gen_Rsp_Vld          ;
           	                                     
78005      	input          Sys_Clk              ;
           	                                     
78006      	input          Sys_Clk_ClkS         ;
           	                                     
78007      	input          Sys_Clk_En           ;
           	                                     
78008      	input          Sys_Clk_EnS          ;
           	                                     
78009      	input          Sys_Clk_RetRstN      ;
           	                                     
78010      	input          Sys_Clk_RstN         ;
           	                                     
78011      	input          Sys_Clk_Tm           ;
           	                                     
78012      	output         Sys_Pwr_Idle         ;
           	                                     
78013      	output         Sys_Pwr_WakeUp       ;
           	                                     
78014      	output         WakeUp_Axi           ;
           	                                     
78015      	output         WakeUp_Gen           ;
           	                                     
78016      	wire [31:0]  u_134_Req_Addr          ;
           	                                      
78017      	wire [15:0]  u_134_Req_Be            ;
           	                                      
78018      	wire         u_134_Req_BurstType     ;
           	                                      
78019      	wire [127:0] u_134_Req_Data          ;
           	                                      
78020      	wire         u_134_Req_Last          ;
           	                                      
78021      	wire [6:0]   u_134_Req_Len1          ;
           	                                      
78022      	wire         u_134_Req_Lock          ;
           	                                      
78023      	wire [2:0]   u_134_Req_Opc           ;
           	                                      
78024      	wire         u_134_Req_Rdy           ;
           	                                      
78025      	wire [3:0]   u_134_Req_SeqId         ;
           	                                      
78026      	wire         u_134_Req_SeqUnOrdered  ;
           	                                      
78027      	wire         u_134_Req_SeqUnique     ;
           	                                      
78028      	wire [7:0]   u_134_Req_User          ;
           	                                      
78029      	wire         u_134_Req_Vld           ;
           	                                      
78030      	wire [127:0] u_134_Rsp_Data          ;
           	                                      
78031      	wire         u_134_Rsp_Last          ;
           	                                      
78032      	wire [2:0]   u_134_Rsp_Opc           ;
           	                                      
78033      	wire         u_134_Rsp_Rdy           ;
           	                                      
78034      	wire [3:0]   u_134_Rsp_SeqId         ;
           	                                      
78035      	wire         u_134_Rsp_SeqUnOrdered  ;
           	                                      
78036      	wire [1:0]   u_134_Rsp_Status        ;
           	                                      
78037      	wire         u_134_Rsp_Vld           ;
           	                                      
78038      	wire         u_171_Idle              ;
           	                                      
78039      	wire         u_171_WakeUp            ;
           	                                      
78040      	wire [31:0]  Axi1_Ar_Addr            ;
           	                                      
78041      	wire [1:0]   Axi1_Ar_Burst           ;
           	                                      
78042      	wire [3:0]   Axi1_Ar_Cache           ;
           	                                      
78043      	wire [3:0]   Axi1_Ar_Id              ;
           	                                      
78044      	wire [2:0]   Axi1_Ar_Len             ;
           	                                      
78045      	wire         Axi1_Ar_Lock            ;
           	                                      
78046      	wire [2:0]   Axi1_Ar_Prot            ;
           	                                      
78047      	wire         Axi1_Ar_Ready           ;
           	                                      
78048      	wire [2:0]   Axi1_Ar_Size            ;
           	                                      
78049      	wire         Axi1_Ar_Valid           ;
           	                                      
78050      	wire [31:0]  Axi1_Aw_Addr            ;
           	                                      
78051      	wire [1:0]   Axi1_Aw_Burst           ;
           	                                      
78052      	wire [3:0]   Axi1_Aw_Cache           ;
           	                                      
78053      	wire [3:0]   Axi1_Aw_Id              ;
           	                                      
78054      	wire [2:0]   Axi1_Aw_Len             ;
           	                                      
78055      	wire         Axi1_Aw_Lock            ;
           	                                      
78056      	wire [2:0]   Axi1_Aw_Prot            ;
           	                                      
78057      	wire         Axi1_Aw_Ready           ;
           	                                      
78058      	wire [2:0]   Axi1_Aw_Size            ;
           	                                      
78059      	wire         Axi1_Aw_Valid           ;
           	                                      
78060      	wire [127:0] Axi1_W_Data             ;
           	                                      
78061      	wire         Axi1_W_Last             ;
           	                                      
78062      	wire         Axi1_W_Ready            ;
           	                                      
78063      	wire [15:0]  Axi1_W_Strb             ;
           	                                      
78064      	wire         Axi1_W_Valid            ;
           	                                      
78065      	reg          First                   ;
           	                                      
78066      	wire [31:0]  GenLcl_Req_Addr         ;
           	                                      
78067      	wire [15:0]  GenLcl_Req_Be           ;
           	                                      
78068      	wire         GenLcl_Req_BurstType    ;
           	                                      
78069      	wire [127:0] GenLcl_Req_Data         ;
           	                                      
78070      	wire         GenLcl_Req_Last         ;
           	                                      
78071      	wire [6:0]   GenLcl_Req_Len1         ;
           	                                      
78072      	wire         GenLcl_Req_Lock         ;
           	                                      
78073      	wire [2:0]   GenLcl_Req_Opc          ;
           	                                      
78074      	wire         GenLcl_Req_Rdy          ;
           	                                      
78075      	wire [3:0]   GenLcl_Req_SeqId        ;
           	                                      
78076      	wire         GenLcl_Req_SeqUnOrdered ;
           	                                      
78077      	wire         GenLcl_Req_SeqUnique    ;
           	                                      
78078      	wire [7:0]   GenLcl_Req_User         ;
           	                                      
78079      	wire         GenLcl_Req_Vld          ;
           	                                      
78080      	wire [127:0] GenLcl_Rsp_Data         ;
           	                                      
78081      	wire         GenLcl_Rsp_Last         ;
           	                                      
78082      	wire [2:0]   GenLcl_Rsp_Opc          ;
           	                                      
78083      	wire         GenLcl_Rsp_Rdy          ;
           	                                      
78084      	wire [3:0]   GenLcl_Rsp_SeqId        ;
           	                                      
78085      	wire         GenLcl_Rsp_SeqUnOrdered ;
           	                                      
78086      	wire [1:0]   GenLcl_Rsp_Status       ;
           	                                      
78087      	wire         GenLcl_Rsp_Vld          ;
           	                                      
78088      	wire         InfoMultiBeatExcl       ;
           	                                      
78089      	reg          InfoMultiBeatExclOnce   ;
           	                                      
78090      	wire         LockAbort               ;
           	                                      
78091      	wire         ReqPwr_Idle             ;
           	                                      
78092      	wire         ReqPwr_WakeUp           ;
           	                                      
78093      	wire         RspPwr_Idle             ;
           	                                      
78094      	wire         RspPwr_WakeUp           ;
           	                                      
78095      	assign Axi1_Ar_Ready = Axi_ar_ready;
           	                                    
78096      	assign Axi1_Aw_Ready = Axi_aw_ready;
           	                                    
78097      	assign Axi1_W_Ready = Axi_w_ready;
           	                                  
78098      	rsnoc_z_H_R_N_A_G2_R_Rsp_600b7c70 Rspb(
           	                                       
78099      		.Axi_b_id( Axi_b_id )
           		                     
78100      	,	.Axi_b_ready( Axi_b_ready )
           	 	                           
78101      	,	.Axi_b_resp( Axi_b_resp )
           	 	                         
78102      	,	.Axi_b_valid( Axi_b_valid )
           	 	                           
78103      	,	.Axi_r_data( Axi_r_data )
           	 	                         
78104      	,	.Axi_r_id( Axi_r_id )
           	 	                     
78105      	,	.Axi_r_last( Axi_r_last )
           	 	                         
78106      	,	.Axi_r_ready( Axi_r_ready )
           	 	                           
78107      	,	.Axi_r_resp( Axi_r_resp )
           	 	                         
78108      	,	.Axi_r_valid( Axi_r_valid )
           	 	                           
78109      	,	.Gen_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                
78110      	,	.Gen_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                
78111      	,	.Gen_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                              
78112      	,	.Gen_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                              
78113      	,	.Gen_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                  
78114      	,	.Gen_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                
78115      	,	.Gen_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                    
78116      	,	.Gen_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                              
78117      	,	.LockAbort( LockAbort )
           	 	                       
78118      	,	.PwrOn( 1'b1 )
           	 	              
78119      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78120      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78121      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78122      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78123      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78124      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78125      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78126      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
78127      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
78128      	);
           	  
78129      	rsnoc_z_H_R_G_U_Q_U_fd4d8a24ef uufd4d8a24ef(
           	                                            
78130      		.GenLcl_Req_Addr( u_134_Req_Addr )
           		                                  
78131      	,	.GenLcl_Req_Be( u_134_Req_Be )
           	 	                              
78132      	,	.GenLcl_Req_BurstType( u_134_Req_BurstType )
           	 	                                            
78133      	,	.GenLcl_Req_Data( u_134_Req_Data )
           	 	                                  
78134      	,	.GenLcl_Req_Last( u_134_Req_Last )
           	 	                                  
78135      	,	.GenLcl_Req_Len1( u_134_Req_Len1 )
           	 	                                  
78136      	,	.GenLcl_Req_Lock( u_134_Req_Lock )
           	 	                                  
78137      	,	.GenLcl_Req_Opc( u_134_Req_Opc )
           	 	                                
78138      	,	.GenLcl_Req_Rdy( u_134_Req_Rdy )
           	 	                                
78139      	,	.GenLcl_Req_SeqId( u_134_Req_SeqId )
           	 	                                    
78140      	,	.GenLcl_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	 	                                                  
78141      	,	.GenLcl_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
78142      	,	.GenLcl_Req_User( u_134_Req_User )
           	 	                                  
78143      	,	.GenLcl_Req_Vld( u_134_Req_Vld )
           	 	                                
78144      	,	.GenLcl_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
78145      	,	.GenLcl_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
78146      	,	.GenLcl_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
78147      	,	.GenLcl_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
78148      	,	.GenLcl_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
78149      	,	.GenLcl_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
78150      	,	.GenLcl_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
78151      	,	.GenLcl_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
78152      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
78153      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
78154      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
78155      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
78156      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
78157      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
78158      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
78159      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
78160      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
78161      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
78162      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
78163      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
78164      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
78165      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
78166      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
78167      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
78168      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
78169      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
78170      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
78171      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
78172      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
78173      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
78174      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78175      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78176      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78177      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78178      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78179      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78180      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78181      	,	.Sys_Pwr_Idle( u_171_Idle )
           	 	                           
78182      	,	.Sys_Pwr_WakeUp( u_171_WakeUp )
           	 	                               
78183      	);
           	  
78184      	rsnoc_z_H_R_G_U_P_U_8aab48d3 uu8aab48d3(
           	                                        
78185      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
78186      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
78187      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
78188      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
78189      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
78190      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
78191      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
78192      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
78193      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
78194      	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
78195      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
78196      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
78197      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
78198      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
78199      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
78200      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
78201      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
78202      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
78203      	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
78204      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
78205      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
78206      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
78207      	,	.GenPrt_Req_Addr( u_134_Req_Addr )
           	 	                                  
78208      	,	.GenPrt_Req_Be( u_134_Req_Be )
           	 	                              
78209      	,	.GenPrt_Req_BurstType( u_134_Req_BurstType )
           	 	                                            
78210      	,	.GenPrt_Req_Data( u_134_Req_Data )
           	 	                                  
78211      	,	.GenPrt_Req_Last( u_134_Req_Last )
           	 	                                  
78212      	,	.GenPrt_Req_Len1( u_134_Req_Len1 )
           	 	                                  
78213      	,	.GenPrt_Req_Lock( u_134_Req_Lock )
           	 	                                  
78214      	,	.GenPrt_Req_Opc( u_134_Req_Opc )
           	 	                                
78215      	,	.GenPrt_Req_Rdy( u_134_Req_Rdy )
           	 	                                
78216      	,	.GenPrt_Req_SeqId( u_134_Req_SeqId )
           	 	                                    
78217      	,	.GenPrt_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	 	                                                  
78218      	,	.GenPrt_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
78219      	,	.GenPrt_Req_User( u_134_Req_User )
           	 	                                  
78220      	,	.GenPrt_Req_Vld( u_134_Req_Vld )
           	 	                                
78221      	,	.GenPrt_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
78222      	,	.GenPrt_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
78223      	,	.GenPrt_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
78224      	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
78225      	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
78226      	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
78227      	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
78228      	,	.GenPrt_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
78229      	);
           	  
78230      	rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 Reqb(
           	                                       
78231      		.Axi_ar_addr( Axi1_Ar_Addr )
           		                            
78232      	,	.Axi_ar_burst( Axi1_Ar_Burst )
           	 	                              
78233      	,	.Axi_ar_cache( Axi1_Ar_Cache )
           	 	                              
78234      	,	.Axi_ar_id( Axi1_Ar_Id )
           	 	                        
78235      	,	.Axi_ar_len( Axi1_Ar_Len )
           	 	                          
78236      	,	.Axi_ar_lock( Axi1_Ar_Lock )
           	 	                            
78237      	,	.Axi_ar_prot( Axi1_Ar_Prot )
           	 	                            
78238      	,	.Axi_ar_ready( Axi1_Ar_Ready )
           	 	                              
78239      	,	.Axi_ar_size( Axi1_Ar_Size )
           	 	                            
78240      	,	.Axi_ar_valid( Axi1_Ar_Valid )
           	 	                              
78241      	,	.Axi_aw_addr( Axi1_Aw_Addr )
           	 	                            
78242      	,	.Axi_aw_burst( Axi1_Aw_Burst )
           	 	                              
78243      	,	.Axi_aw_cache( Axi1_Aw_Cache )
           	 	                              
78244      	,	.Axi_aw_id( Axi1_Aw_Id )
           	 	                        
78245      	,	.Axi_aw_len( Axi1_Aw_Len )
           	 	                          
78246      	,	.Axi_aw_lock( Axi1_Aw_Lock )
           	 	                            
78247      	,	.Axi_aw_prot( Axi1_Aw_Prot )
           	 	                            
78248      	,	.Axi_aw_ready( Axi1_Aw_Ready )
           	 	                              
78249      	,	.Axi_aw_size( Axi1_Aw_Size )
           	 	                            
78250      	,	.Axi_aw_valid( Axi1_Aw_Valid )
           	 	                              
78251      	,	.Axi_w_data( Axi1_W_Data )
           	 	                          
78252      	,	.Axi_w_last( Axi1_W_Last )
           	 	                          
78253      	,	.Axi_w_ready( Axi1_W_Ready )
           	 	                            
78254      	,	.Axi_w_strb( Axi1_W_Strb )
           	 	                          
78255      	,	.Axi_w_valid( Axi1_W_Valid )
           	 	                            
78256      	,	.Gen_Req_Addr( GenLcl_Req_Addr )
           	 	                                
78257      	,	.Gen_Req_Be( GenLcl_Req_Be )
           	 	                            
78258      	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                          
78259      	,	.Gen_Req_Data( GenLcl_Req_Data )
           	 	                                
78260      	,	.Gen_Req_Last( GenLcl_Req_Last )
           	 	                                
78261      	,	.Gen_Req_Len1( GenLcl_Req_Len1 )
           	 	                                
78262      	,	.Gen_Req_Lock( GenLcl_Req_Lock )
           	 	                                
78263      	,	.Gen_Req_Opc( GenLcl_Req_Opc )
           	 	                              
78264      	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
           	 	                              
78265      	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                  
78266      	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                
78267      	,	.Gen_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                          
78268      	,	.Gen_Req_User( GenLcl_Req_User )
           	 	                                
78269      	,	.Gen_Req_Vld( GenLcl_Req_Vld )
           	 	                              
78270      	,	.LockAbort( LockAbort )
           	 	                       
78271      	,	.PwrOn( 1'b1 )
           	 	              
78272      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78273      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78274      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78275      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78276      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78277      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78278      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78279      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
78280      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
78281      	);
           	  
78282      	assign Axi_ar_addr = Axi1_Ar_Addr;
           	                                  
78283      	assign Axi_ar_burst = Axi1_Ar_Burst;
           	                                    
78284      	assign Axi_ar_cache = Axi1_Ar_Cache;
           	                                    
78285      	assign Axi_ar_id = Axi1_Ar_Id;
           	                              
78286      	assign Axi_ar_len = Axi1_Ar_Len;
           	                                
78287      	assign Axi_ar_lock = Axi1_Ar_Lock;
           	                                  
78288      	assign Axi_ar_prot = Axi1_Ar_Prot;
           	                                  
78289      	assign Axi_ar_size = Axi1_Ar_Size;
           	                                  
78290      	assign Axi_ar_valid = Axi1_Ar_Valid;
           	                                    
78291      	assign Axi_aw_addr = Axi1_Aw_Addr;
           	                                  
78292      	assign Axi_aw_burst = Axi1_Aw_Burst;
           	                                    
78293      	assign Axi_aw_cache = Axi1_Aw_Cache;
           	                                    
78294      	assign Axi_aw_id = Axi1_Aw_Id;
           	                              
78295      	assign Axi_aw_len = Axi1_Aw_Len;
           	                                
78296      	assign Axi_aw_lock = Axi1_Aw_Lock;
           	                                  
78297      	assign Axi_aw_prot = Axi1_Aw_Prot;
           	                                  
78298      	assign Axi_aw_size = Axi1_Aw_Size;
           	                                  
78299      	assign Axi_aw_valid = Axi1_Aw_Valid;
           	                                    
78300      	assign Axi_w_data = Axi1_W_Data;
           	                                
78301      	assign Axi_w_last = Axi1_W_Last;
           	                                
78302      	assign Axi_w_strb = Axi1_W_Strb;
           	                                
78303      	assign Axi_w_valid = Axi1_W_Valid;
           	                                  
78304      	assign Debug_PwrOn = 1'b1;
           	                          
78305      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
78306      	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
           	                                                      
78307      	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	                                              
78308      	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
78309      	assign InfoMultiBeatExcl =
           	                          
78310      				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 7'b0001111 >= Gen_Req_Len1 );
           				                                                                                                           
78311      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78312      		if ( ! Sys_Clk_RstN )
           		                     
78313      			First <= #1.0 ( 1'b1 );
           			                       
78314      		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		                                     
78315      			First <= #1.0 ( Gen_Req_Last );
           			                               
78316      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78317      		if ( ! Sys_Clk_RstN )
           		                     
78318      			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			                                       
78319      		else if ( ~ InfoMultiBeatExclOnce )
           		                                   
78320      			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           			                                                    
78321      	// synopsys translate_off
           	                         
78322      	// synthesis translate_off
           	                          
78323      	always @( posedge Sys_Clk )
           	                           
78324      		if ( Sys_Clk_RstN & InfoMultiBeatExcl & ~ InfoMultiBeatExclOnce & !($test$plusargs("disableAllHwInfo")) & !($test$plusargs("disableHwInfoAAB#000"))) begin
           		                                                                                                                                                          
78325      			$display("%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.",$realtime); if ($test$plusargs("stopOnHwInfoAAB#000")) $stop;
           			                                                                                                                                                              
78326      		end
           		   
78327      	// synthesis translate_on
           	                         
78328      	// synopsys translate_on
           	                        
78329      	endmodule
           	         
78330      
           
78331      
           
78332      
           
78333      // FlexNoC version    : 4.7.0
                                        
78334      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78335      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78336      // ExportOption       : /verilog
                                           
78337      
           
78338      `timescale 1ps/1ps
                             
78339      module rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc (
                                                   
78340      	IdInfo_0_AddrBase
           	                 
78341      ,	IdInfo_0_AddrMask
            	                 
78342      ,	IdInfo_0_Debug
            	              
78343      ,	IdInfo_1_AddrBase
            	                 
78344      ,	IdInfo_1_AddrMask
            	                 
78345      ,	IdInfo_1_Debug
            	              
78346      ,	Translation_0_Aperture
            	                      
78347      ,	Translation_0_PathFound
            	                       
78348      ,	Translation_0_SubFound
            	                      
78349      );
             
78350      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78351      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78352      	output        IdInfo_0_Debug          ;
           	                                       
78353      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78354      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78355      	output        IdInfo_1_Debug          ;
           	                                       
78356      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78357      	output        Translation_0_PathFound ;
           	                                       
78358      	output        Translation_0_SubFound  ;
           	                                       
78359      	wire [8:0] u_28b6 ;
           	                   
78360      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78361      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78362      	assign IdInfo_0_Debug = 1'b0;
           	                             
78363      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78364      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78365      	assign IdInfo_1_Debug = 1'b0;
           	                             
78366      	assign u_28b6 = Translation_0_Aperture;
           	                                       
78367      	assign Translation_0_PathFound = u_28b6 == 9'b010010010;
           	                                                        
78368      	assign Translation_0_SubFound = 1'b1;
           	                                     
78369      endmodule
                    
78370      
           
78371      `timescale 1ps/1ps
                             
78372      module rsnoc_z_H_R_G_T2_Tt_U_a5ff71d3 (
                                                  
78373      	IdInfo_0_AddrBase
           	                 
78374      ,	IdInfo_0_AddrMask
            	                 
78375      ,	IdInfo_0_Debug
            	              
78376      ,	IdInfo_1_AddrBase
            	                 
78377      ,	IdInfo_1_AddrMask
            	                 
78378      ,	IdInfo_1_Debug
            	              
78379      ,	Translation_0_Aperture
            	                      
78380      ,	Translation_0_PathFound
            	                       
78381      ,	Translation_0_SubFound
            	                      
78382      );
             
78383      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78384      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78385      	output        IdInfo_0_Debug          ;
           	                                       
78386      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78387      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78388      	output        IdInfo_1_Debug          ;
           	                                       
78389      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78390      	output        Translation_0_PathFound ;
           	                                       
78391      	output        Translation_0_SubFound  ;
           	                                       
78392      	rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc Isp(
           	                                    
78393      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
78394      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
78395      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
78396      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
78397      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
78398      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
78399      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
78400      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
78401      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
78402      	);
           	  
78403      endmodule
                    
78404      
           
78405      
           
78406      
           
78407      // FlexNoC version    : 4.7.0
                                        
78408      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78409      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78410      // ExportOption       : /verilog
                                           
78411      
           
78412      `timescale 1ps/1ps
                             
78413      module rsnoc_z_H_R_G_T2_F_U_3c2e7317 (
                                                 
78414      	AddrMask
           	        
78415      ,	CxtRd_AddLd0
            	            
78416      ,	CxtRd_Addr4Be
            	             
78417      ,	CxtRd_Echo
            	          
78418      ,	CxtRd_Head
            	          
78419      ,	CxtRd_Len1
            	          
78420      ,	CxtRd_OpcT
            	          
78421      ,	CxtRd_RdAlign
            	             
78422      ,	CxtRd_RouteIdZ
            	              
78423      ,	CxtWr_AddLd0
            	            
78424      ,	CxtWr_Addr4Be
            	             
78425      ,	CxtWr_Echo
            	          
78426      ,	CxtWr_Head
            	          
78427      ,	CxtWr_Len1
            	          
78428      ,	CxtWr_OpcT
            	          
78429      ,	CxtWr_RdAlign
            	             
78430      ,	CxtWr_RouteIdZ
            	              
78431      ,	Debug
            	     
78432      ,	Empty
            	     
78433      ,	PathFound
            	         
78434      ,	ReqRx_Data
            	          
78435      ,	ReqRx_Head
            	          
78436      ,	ReqRx_Rdy
            	         
78437      ,	ReqRx_Tail
            	          
78438      ,	ReqRx_Vld
            	         
78439      ,	ReqTx_Data
            	          
78440      ,	ReqTx_Head
            	          
78441      ,	ReqTx_Rdy
            	         
78442      ,	ReqTx_Tail
            	          
78443      ,	ReqTx_Vld
            	         
78444      ,	RspRx_Data
            	          
78445      ,	RspRx_Head
            	          
78446      ,	RspRx_Rdy
            	         
78447      ,	RspRx_Tail
            	          
78448      ,	RspRx_Vld
            	         
78449      ,	RspTx_Data
            	          
78450      ,	RspTx_Head
            	          
78451      ,	RspTx_Rdy
            	         
78452      ,	RspTx_Tail
            	          
78453      ,	RspTx_Vld
            	         
78454      ,	SubFound
            	        
78455      ,	Sys_Clk
            	       
78456      ,	Sys_Clk_ClkS
            	            
78457      ,	Sys_Clk_En
            	          
78458      ,	Sys_Clk_EnS
            	           
78459      ,	Sys_Clk_RetRstN
            	               
78460      ,	Sys_Clk_RstN
            	            
78461      ,	Sys_Clk_Tm
            	          
78462      ,	Sys_Pwr_Idle
            	            
78463      ,	Sys_Pwr_WakeUp
            	              
78464      ,	WrCxt
            	     
78465      );
             
78466      	input  [27:0]  AddrMask        ;
           	                                
78467      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
78468      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
78469      	input  [2:0]   CxtRd_Echo      ;
           	                                
78470      	input          CxtRd_Head      ;
           	                                
78471      	input  [6:0]   CxtRd_Len1      ;
           	                                
78472      	input  [3:0]   CxtRd_OpcT      ;
           	                                
78473      	input          CxtRd_RdAlign   ;
           	                                
78474      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
78475      	output [7:0]   CxtWr_AddLd0    ;
           	                                
78476      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
78477      	output [2:0]   CxtWr_Echo      ;
           	                                
78478      	output         CxtWr_Head      ;
           	                                
78479      	output [6:0]   CxtWr_Len1      ;
           	                                
78480      	output [3:0]   CxtWr_OpcT      ;
           	                                
78481      	output         CxtWr_RdAlign   ;
           	                                
78482      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
78483      	input          Debug           ;
           	                                
78484      	input          Empty           ;
           	                                
78485      	input          PathFound       ;
           	                                
78486      	input  [215:0] ReqRx_Data      ;
           	                                
78487      	input          ReqRx_Head      ;
           	                                
78488      	output         ReqRx_Rdy       ;
           	                                
78489      	input          ReqRx_Tail      ;
           	                                
78490      	input          ReqRx_Vld       ;
           	                                
78491      	output [215:0] ReqTx_Data      ;
           	                                
78492      	output         ReqTx_Head      ;
           	                                
78493      	input          ReqTx_Rdy       ;
           	                                
78494      	output         ReqTx_Tail      ;
           	                                
78495      	output         ReqTx_Vld       ;
           	                                
78496      	input  [215:0] RspRx_Data      ;
           	                                
78497      	input          RspRx_Head      ;
           	                                
78498      	output         RspRx_Rdy       ;
           	                                
78499      	input          RspRx_Tail      ;
           	                                
78500      	input          RspRx_Vld       ;
           	                                
78501      	output [215:0] RspTx_Data      ;
           	                                
78502      	output         RspTx_Head      ;
           	                                
78503      	input          RspTx_Rdy       ;
           	                                
78504      	output         RspTx_Tail      ;
           	                                
78505      	output         RspTx_Vld       ;
           	                                
78506      	input          SubFound        ;
           	                                
78507      	input          Sys_Clk         ;
           	                                
78508      	input          Sys_Clk_ClkS    ;
           	                                
78509      	input          Sys_Clk_En      ;
           	                                
78510      	input          Sys_Clk_EnS     ;
           	                                
78511      	input          Sys_Clk_RetRstN ;
           	                                
78512      	input          Sys_Clk_RstN    ;
           	                                
78513      	input          Sys_Clk_Tm      ;
           	                                
78514      	output         Sys_Pwr_Idle    ;
           	                                
78515      	output         Sys_Pwr_WakeUp  ;
           	                                
78516      	output         WrCxt           ;
           	                                
78517      	wire [1:0]   u_298c              ;
           	                                  
78518      	wire [15:0]  u_4c36              ;
           	                                  
78519      	wire         u_6_IDLE_WAIT       ;
           	                                  
78520      	wire         u_6_RSP_IDLE        ;
           	                                  
78521      	wire         u_6_WAIT_RSP        ;
           	                                  
78522      	wire [13:0]  u_7df2_3            ;
           	                                  
78523      	wire [1:0]   u_7df2_4            ;
           	                                  
78524      	wire [13:0]  u_8bb4_3            ;
           	                                  
78525      	wire [1:0]   u_8bb4_4            ;
           	                                  
78526      	wire         u_9d54              ;
           	                                  
78527      	wire [15:0]  u_ab1f              ;
           	                                  
78528      	wire [1:0]   u_b9ec              ;
           	                                  
78529      	wire [1:0]   u_bdb6              ;
           	                                  
78530      	wire [1:0]   Arb_Gnt             ;
           	                                  
78531      	wire         Arb_Rdy             ;
           	                                  
78532      	wire [1:0]   Arb_Req             ;
           	                                  
78533      	wire         Arb_Vld             ;
           	                                  
78534      	wire [1:0]   CurState            ;
           	                                  
78535      	wire         CxtRdy              ;
           	                                  
78536      	wire         CxtVld              ;
           	                                  
78537      	wire         LoopBack            ;
           	                                  
78538      	wire         LoopPld             ;
           	                                  
78539      	wire [13:0]  NullRx_RouteId      ;
           	                                  
78540      	wire [1:0]   NullRx_Status       ;
           	                                  
78541      	wire [13:0]  NullTx_RouteId      ;
           	                                  
78542      	wire [1:0]   NullTx_Status       ;
           	                                  
78543      	wire         Pwr_BusErr_Idle     ;
           	                                  
78544      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
78545      	wire         Pwr_Cxt_Idle        ;
           	                                  
78546      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
78547      	wire         Req_HdrVld          ;
           	                                  
78548      	wire [215:0] ReqTx0_Data         ;
           	                                  
78549      	wire         ReqTx0_Head         ;
           	                                  
78550      	wire         ReqTx0_Rdy          ;
           	                                  
78551      	wire         ReqTx0_Tail         ;
           	                                  
78552      	wire         ReqTx0_Vld          ;
           	                                  
78553      	wire [215:0] Rsp_Data            ;
           	                                  
78554      	wire         Rsp_Rdy             ;
           	                                  
78555      	wire         Rsp_Vld             ;
           	                                  
78556      	wire [15:0]  RspBe               ;
           	                                  
78557      	wire [145:0] RspDatum            ;
           	                                  
78558      	wire [69:0]  RspHdr              ;
           	                                  
78559      	wire         RspRdy              ;
           	                                  
78560      	wire [7:0]   RspUser             ;
           	                                  
78561      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
78562      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
78563      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
78564      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
78565      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
78566      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
78567      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
78568      	wire [215:0] RxErr_Data          ;
           	                                  
78569      	wire         RxErr_Head          ;
           	                                  
78570      	wire         RxErr_Rdy           ;
           	                                  
78571      	wire         RxErr_Tail          ;
           	                                  
78572      	wire         RxErr_Vld           ;
           	                                  
78573      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
78574      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
78575      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
78576      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
78577      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
78578      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
78579      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
78580      	assign u_298c = RxErr_Data [196:195];
           	                                     
78581      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
78582      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
78583      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
78584      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
78585      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
78586      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
78587      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
78588      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
78589      	assign u_8bb4_4 = NullRx_Status;
           	                                
78590      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
78591      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
78592      		.Gnt( Arb_Gnt )
           		               
78593      	,	.Rdy( Arb_Rdy )
           	 	               
78594      	,	.Req( Arb_Req )
           	 	               
78595      	,	.ReqArbIn( 2'b0 )
           	 	                 
78596      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78597      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78598      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78599      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78600      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78601      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78602      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78603      	,	.Sys_Pwr_Idle( )
           	 	                
78604      	,	.Sys_Pwr_WakeUp( )
           	 	                  
78605      	,	.Vld( Arb_Vld )
           	 	               
78606      	);
           	  
78607      	assign NullTx_RouteId = u_7df2_3;
           	                                 
78608      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
78609      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
78610      	assign NullTx_Status = u_7df2_4;
           	                                
78611      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
78612      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
78613      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
78614      	assign RspUser = { 8'b0 };
           	                          
78615      	assign RspWord_Hdr_User = RspUser;
           	                                  
78616      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
78617      	assign RspHdr =
           	               
78618      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
78619      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
78620      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77944      ,	WakeUp_Axi
           <font color = "green">-1-</font> 	          
77945      ,	WakeUp_Gen
           <font color = "green">==></font>
77946      );
           <font color = "red">-2-</font>  
77947      	output [31:0]  Axi_ar_addr          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77961      	output [2:0]   Axi_aw_len           ;
           	<font color = "green">-1-</font>                                     
77962      	output         Axi_aw_lock          ;
           <font color = "green">	==></font>
77963      	output [2:0]   Axi_aw_prot          ;
           	<font color = "red">-2-</font>                                     
77964      	input          Axi_aw_ready         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77966      	output         Axi_aw_valid         ;
           	<font color = "green">-1-</font>                                     
77967      	input  [3:0]   Axi_b_id             ;
           <font color = "green">	==></font>
77968      	output         Axi_b_ready          ;
           	<font color = "red">-2-</font>                                     
77969      	input  [1:0]   Axi_b_resp           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77971      	input  [127:0] Axi_r_data           ;
           	<font color = "green">-1-</font>                                     
77972      	input  [3:0]   Axi_r_id             ;
           <font color = "green">	==></font>
77973      	input          Axi_r_last           ;
           	<font color = "red">-2-</font>                                     
77974      	output         Axi_r_ready          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77976      	input          Axi_r_valid          ;
           	<font color = "green">-1-</font>                                     
77977      	output [127:0] Axi_w_data           ;
           <font color = "green">	==></font>
77978      	output         Axi_w_last           ;
           	<font color = "red">-2-</font>                                     
77979      	input          Axi_w_ready          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77982      	output         Debug_PwrOn          ;
           	<font color = "red">-1-</font>                                     
77983      	input  [31:0]  Gen_Req_Addr         ;
           <font color = "red">	==></font>
77984      	input  [15:0]  Gen_Req_Be           ;
           <font color = "red">	==></font>
77985      	input          Gen_Req_BurstType    ;
           <font color = "green">	==></font>
77986      	input  [127:0] Gen_Req_Data         ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77990      	input  [2:0]   Gen_Req_Opc          ;
           	<font color = "green">-1-</font>                                     
77991      	output         Gen_Req_Rdy          ;
           <font color = "green">	==></font>
77992      	input  [3:0]   Gen_Req_SeqId        ;
           	<font color = "red">-2-</font>                                     
77993      	input          Gen_Req_SeqUnOrdered ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77995      	input  [7:0]   Gen_Req_User         ;
           	<font color = "green">-1-</font>                                     
77996      	input          Gen_Req_Vld          ;
           <font color = "green">	==></font>
77997      	output [127:0] Gen_Rsp_Data         ;
           	<font color = "red">-2-</font>                                     
77998      	output         Gen_Rsp_Last         ;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_3bf9) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78000      	input          Gen_Rsp_Rdy          ;
           	<font color = "green">-1-</font>                                     
78001      	output [3:0]   Gen_Rsp_SeqId        ;
           <font color = "green">	==></font>
78002      	output         Gen_Rsp_SeqUnOrdered ;
           	<font color = "red">-2-</font>                                     
78003      	output [1:0]   Gen_Rsp_Status       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78017      	wire [15:0]  u_134_Req_Be            ;
           	<font color = "green">-1-</font>                                      
78018      	wire         u_134_Req_BurstType     ;
           <font color = "green">	==></font>
78019      	wire [127:0] u_134_Req_Data          ;
           	<font color = "red">-2-</font>                                      
78020      	wire         u_134_Req_Last          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78022      	wire         u_134_Req_Lock          ;
           	<font color = "green">-1-</font>                                      
78023      	wire [2:0]   u_134_Req_Opc           ;
           <font color = "green">	==></font>
78024      	wire         u_134_Req_Rdy           ;
           	<font color = "red">-2-</font>                                      
78025      	wire [3:0]   u_134_Req_SeqId         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78027      	wire         u_134_Req_SeqUnique     ;
           	<font color = "green">-1-</font>                                      
78028      	wire [7:0]   u_134_Req_User          ;
           <font color = "green">	==></font>
78029      	wire         u_134_Req_Vld           ;
           	<font color = "red">-2-</font>                                      
78030      	wire [127:0] u_134_Rsp_Data          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78032      	wire [2:0]   u_134_Rsp_Opc           ;
           	<font color = "green">-1-</font>                                      
78033      	wire         u_134_Rsp_Rdy           ;
           <font color = "green">	==></font>
78034      	wire [3:0]   u_134_Rsp_SeqId         ;
           	<font color = "red">-2-</font>                                      
78035      	wire         u_134_Rsp_SeqUnOrdered  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78038      	wire         u_171_Idle              ;
           	<font color = "red">-1-</font>                                      
78039      	wire         u_171_WakeUp            ;
           <font color = "red">	==></font>
78040      	wire [31:0]  Axi1_Ar_Addr            ;
           <font color = "red">	==></font>
78041      	wire [1:0]   Axi1_Ar_Burst           ;
           <font color = "green">	==></font>
78042      	wire [3:0]   Axi1_Ar_Cache           ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78046      	wire [2:0]   Axi1_Ar_Prot            ;
           	<font color = "green">-1-</font>                                      
78047      	wire         Axi1_Ar_Ready           ;
           <font color = "green">	==></font>
78048      	wire [2:0]   Axi1_Ar_Size            ;
           	<font color = "red">-2-</font>                                      
78049      	wire         Axi1_Ar_Valid           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78051      	wire [1:0]   Axi1_Aw_Burst           ;
           	<font color = "green">-1-</font>                                      
78052      	wire [3:0]   Axi1_Aw_Cache           ;
           <font color = "green">	==></font>
78053      	wire [3:0]   Axi1_Aw_Id              ;
           	<font color = "red">-2-</font>                                      
78054      	wire [2:0]   Axi1_Aw_Len             ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_112c) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78056      	wire [2:0]   Axi1_Aw_Prot            ;
           	<font color = "green">-1-</font>                                      
78057      	wire         Axi1_Aw_Ready           ;
           <font color = "green">	==></font>
78058      	wire [2:0]   Axi1_Aw_Size            ;
           	<font color = "red">-2-</font>                                      
78059      	wire         Axi1_Aw_Valid           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78073      	wire [2:0]   GenLcl_Req_Opc          ;
           	<font color = "green">-1-</font>                                      
78074      	wire         GenLcl_Req_Rdy          ;
           <font color = "green">	==></font>
78075      	wire [3:0]   GenLcl_Req_SeqId        ;
           	<font color = "red">-2-</font>                                      
78076      	wire         GenLcl_Req_SeqUnOrdered ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78078      	wire [7:0]   GenLcl_Req_User         ;
           	<font color = "green">-1-</font>                                      
78079      	wire         GenLcl_Req_Vld          ;
           <font color = "green">	==></font>
78080      	wire [127:0] GenLcl_Rsp_Data         ;
           	<font color = "red">-2-</font>                                      
78081      	wire         GenLcl_Rsp_Last         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78083      	wire         GenLcl_Rsp_Rdy          ;
           	<font color = "green">-1-</font>                                      
78084      	wire [3:0]   GenLcl_Rsp_SeqId        ;
           <font color = "green">	==></font>
78085      	wire         GenLcl_Rsp_SeqUnOrdered ;
           	<font color = "red">-2-</font>                                      
78086      	wire [1:0]   GenLcl_Rsp_Status       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78088      	wire         InfoMultiBeatExcl       ;
           	<font color = "green">-1-</font>                                      
78089      	reg          InfoMultiBeatExclOnce   ;
           <font color = "green">	==></font>
78090      	wire         LockAbort               ;
           	<font color = "red">-2-</font>                                      
78091      	wire         ReqPwr_Idle             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78094      	wire         RspPwr_WakeUp           ;
           	<font color = "red">-1-</font>                                      
78095      	assign Axi1_Ar_Ready = Axi_ar_ready;
           <font color = "red">	==></font>
78096      	assign Axi1_Aw_Ready = Axi_aw_ready;
           <font color = "red">	==></font>
78097      	assign Axi1_W_Ready = Axi_w_ready;
           <font color = "green">	==></font>
78098      	rsnoc_z_H_R_N_A_G2_R_Rsp_600b7c70 Rspb(
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78102      	,	.Axi_b_valid( Axi_b_valid )
           	<font color = "green">-1-</font> 	                           
78103      	,	.Axi_r_data( Axi_r_data )
           <font color = "green">	==></font>
78104      	,	.Axi_r_id( Axi_r_id )
           	<font color = "red">-2-</font> 	                     
78105      	,	.Axi_r_last( Axi_r_last )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78107      	,	.Axi_r_resp( Axi_r_resp )
           	<font color = "green">-1-</font> 	                         
78108      	,	.Axi_r_valid( Axi_r_valid )
           <font color = "green">	==></font>
78109      	,	.Gen_Rsp_Data( GenLcl_Rsp_Data )
           	<font color = "red">-2-</font> 	                                
78110      	,	.Gen_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                
78111      	,	.Gen_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                              
78112      	,	.Gen_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                              
78113      	,	.Gen_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                  
78114      	,	.Gen_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                
78115      	,	.Gen_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                    
78116      	,	.Gen_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                              
78117      	,	.LockAbort( LockAbort )
           	 	                       
78118      	,	.PwrOn( 1'b1 )
           	 	              
78119      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78120      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78121      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78122      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78123      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78124      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78125      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78126      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
78127      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
78128      	);
           	  
78129      	rsnoc_z_H_R_G_U_Q_U_fd4d8a24ef uufd4d8a24ef(
           	                                            
78130      		.GenLcl_Req_Addr( u_134_Req_Addr )
           		                                  
78131      	,	.GenLcl_Req_Be( u_134_Req_Be )
           	 	                              
78132      	,	.GenLcl_Req_BurstType( u_134_Req_BurstType )
           	 	                                            
78133      	,	.GenLcl_Req_Data( u_134_Req_Data )
           	 	                                  
78134      	,	.GenLcl_Req_Last( u_134_Req_Last )
           	 	                                  
78135      	,	.GenLcl_Req_Len1( u_134_Req_Len1 )
           	 	                                  
78136      	,	.GenLcl_Req_Lock( u_134_Req_Lock )
           	 	                                  
78137      	,	.GenLcl_Req_Opc( u_134_Req_Opc )
           	 	                                
78138      	,	.GenLcl_Req_Rdy( u_134_Req_Rdy )
           	 	                                
78139      	,	.GenLcl_Req_SeqId( u_134_Req_SeqId )
           	 	                                    
78140      	,	.GenLcl_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	 	                                                  
78141      	,	.GenLcl_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
78142      	,	.GenLcl_Req_User( u_134_Req_User )
           	 	                                  
78143      	,	.GenLcl_Req_Vld( u_134_Req_Vld )
           	 	                                
78144      	,	.GenLcl_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
78145      	,	.GenLcl_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
78146      	,	.GenLcl_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
78147      	,	.GenLcl_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
78148      	,	.GenLcl_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
78149      	,	.GenLcl_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
78150      	,	.GenLcl_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
78151      	,	.GenLcl_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
78152      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
78153      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
78154      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
78155      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
78156      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
78157      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
78158      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
78159      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
78160      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
78161      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
78162      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
78163      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
78164      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
78165      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
78166      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
78167      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
78168      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
78169      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
78170      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
78171      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
78172      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
78173      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
78174      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78175      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78176      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78177      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78178      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78179      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78180      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78181      	,	.Sys_Pwr_Idle( u_171_Idle )
           	 	                           
78182      	,	.Sys_Pwr_WakeUp( u_171_WakeUp )
           	 	                               
78183      	);
           	  
78184      	rsnoc_z_H_R_G_U_P_U_8aab48d3 uu8aab48d3(
           	                                        
78185      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
78186      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
78187      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
78188      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
78189      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
78190      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
78191      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
78192      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
78193      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
78194      	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
78195      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
78196      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
78197      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
78198      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
78199      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
78200      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
78201      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
78202      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
78203      	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
78204      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
78205      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
78206      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
78207      	,	.GenPrt_Req_Addr( u_134_Req_Addr )
           	 	                                  
78208      	,	.GenPrt_Req_Be( u_134_Req_Be )
           	 	                              
78209      	,	.GenPrt_Req_BurstType( u_134_Req_BurstType )
           	 	                                            
78210      	,	.GenPrt_Req_Data( u_134_Req_Data )
           	 	                                  
78211      	,	.GenPrt_Req_Last( u_134_Req_Last )
           	 	                                  
78212      	,	.GenPrt_Req_Len1( u_134_Req_Len1 )
           	 	                                  
78213      	,	.GenPrt_Req_Lock( u_134_Req_Lock )
           	 	                                  
78214      	,	.GenPrt_Req_Opc( u_134_Req_Opc )
           	 	                                
78215      	,	.GenPrt_Req_Rdy( u_134_Req_Rdy )
           	 	                                
78216      	,	.GenPrt_Req_SeqId( u_134_Req_SeqId )
           	 	                                    
78217      	,	.GenPrt_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	 	                                                  
78218      	,	.GenPrt_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
78219      	,	.GenPrt_Req_User( u_134_Req_User )
           	 	                                  
78220      	,	.GenPrt_Req_Vld( u_134_Req_Vld )
           	 	                                
78221      	,	.GenPrt_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
78222      	,	.GenPrt_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
78223      	,	.GenPrt_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
78224      	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
78225      	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
78226      	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
78227      	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
78228      	,	.GenPrt_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
78229      	);
           	  
78230      	rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 Reqb(
           	                                       
78231      		.Axi_ar_addr( Axi1_Ar_Addr )
           		                            
78232      	,	.Axi_ar_burst( Axi1_Ar_Burst )
           	 	                              
78233      	,	.Axi_ar_cache( Axi1_Ar_Cache )
           	 	                              
78234      	,	.Axi_ar_id( Axi1_Ar_Id )
           	 	                        
78235      	,	.Axi_ar_len( Axi1_Ar_Len )
           	 	                          
78236      	,	.Axi_ar_lock( Axi1_Ar_Lock )
           	 	                            
78237      	,	.Axi_ar_prot( Axi1_Ar_Prot )
           	 	                            
78238      	,	.Axi_ar_ready( Axi1_Ar_Ready )
           	 	                              
78239      	,	.Axi_ar_size( Axi1_Ar_Size )
           	 	                            
78240      	,	.Axi_ar_valid( Axi1_Ar_Valid )
           	 	                              
78241      	,	.Axi_aw_addr( Axi1_Aw_Addr )
           	 	                            
78242      	,	.Axi_aw_burst( Axi1_Aw_Burst )
           	 	                              
78243      	,	.Axi_aw_cache( Axi1_Aw_Cache )
           	 	                              
78244      	,	.Axi_aw_id( Axi1_Aw_Id )
           	 	                        
78245      	,	.Axi_aw_len( Axi1_Aw_Len )
           	 	                          
78246      	,	.Axi_aw_lock( Axi1_Aw_Lock )
           	 	                            
78247      	,	.Axi_aw_prot( Axi1_Aw_Prot )
           	 	                            
78248      	,	.Axi_aw_ready( Axi1_Aw_Ready )
           	 	                              
78249      	,	.Axi_aw_size( Axi1_Aw_Size )
           	 	                            
78250      	,	.Axi_aw_valid( Axi1_Aw_Valid )
           	 	                              
78251      	,	.Axi_w_data( Axi1_W_Data )
           	 	                          
78252      	,	.Axi_w_last( Axi1_W_Last )
           	 	                          
78253      	,	.Axi_w_ready( Axi1_W_Ready )
           	 	                            
78254      	,	.Axi_w_strb( Axi1_W_Strb )
           	 	                          
78255      	,	.Axi_w_valid( Axi1_W_Valid )
           	 	                            
78256      	,	.Gen_Req_Addr( GenLcl_Req_Addr )
           	 	                                
78257      	,	.Gen_Req_Be( GenLcl_Req_Be )
           	 	                            
78258      	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                          
78259      	,	.Gen_Req_Data( GenLcl_Req_Data )
           	 	                                
78260      	,	.Gen_Req_Last( GenLcl_Req_Last )
           	 	                                
78261      	,	.Gen_Req_Len1( GenLcl_Req_Len1 )
           	 	                                
78262      	,	.Gen_Req_Lock( GenLcl_Req_Lock )
           	 	                                
78263      	,	.Gen_Req_Opc( GenLcl_Req_Opc )
           	 	                              
78264      	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
           	 	                              
78265      	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                  
78266      	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                
78267      	,	.Gen_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                          
78268      	,	.Gen_Req_User( GenLcl_Req_User )
           	 	                                
78269      	,	.Gen_Req_Vld( GenLcl_Req_Vld )
           	 	                              
78270      	,	.LockAbort( LockAbort )
           	 	                       
78271      	,	.PwrOn( 1'b1 )
           	 	              
78272      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78273      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78274      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78275      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78276      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78277      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78278      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78279      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
78280      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
78281      	);
           	  
78282      	assign Axi_ar_addr = Axi1_Ar_Addr;
           	                                  
78283      	assign Axi_ar_burst = Axi1_Ar_Burst;
           	                                    
78284      	assign Axi_ar_cache = Axi1_Ar_Cache;
           	                                    
78285      	assign Axi_ar_id = Axi1_Ar_Id;
           	                              
78286      	assign Axi_ar_len = Axi1_Ar_Len;
           	                                
78287      	assign Axi_ar_lock = Axi1_Ar_Lock;
           	                                  
78288      	assign Axi_ar_prot = Axi1_Ar_Prot;
           	                                  
78289      	assign Axi_ar_size = Axi1_Ar_Size;
           	                                  
78290      	assign Axi_ar_valid = Axi1_Ar_Valid;
           	                                    
78291      	assign Axi_aw_addr = Axi1_Aw_Addr;
           	                                  
78292      	assign Axi_aw_burst = Axi1_Aw_Burst;
           	                                    
78293      	assign Axi_aw_cache = Axi1_Aw_Cache;
           	                                    
78294      	assign Axi_aw_id = Axi1_Aw_Id;
           	                              
78295      	assign Axi_aw_len = Axi1_Aw_Len;
           	                                
78296      	assign Axi_aw_lock = Axi1_Aw_Lock;
           	                                  
78297      	assign Axi_aw_prot = Axi1_Aw_Prot;
           	                                  
78298      	assign Axi_aw_size = Axi1_Aw_Size;
           	                                  
78299      	assign Axi_aw_valid = Axi1_Aw_Valid;
           	                                    
78300      	assign Axi_w_data = Axi1_W_Data;
           	                                
78301      	assign Axi_w_last = Axi1_W_Last;
           	                                
78302      	assign Axi_w_strb = Axi1_W_Strb;
           	                                
78303      	assign Axi_w_valid = Axi1_W_Valid;
           	                                  
78304      	assign Debug_PwrOn = 1'b1;
           	                          
78305      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
78306      	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
           	                                                      
78307      	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	                                              
78308      	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
78309      	assign InfoMultiBeatExcl =
           	                          
78310      				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 7'b0001111 >= Gen_Req_Len1 );
           				                                                                                                           
78311      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78312      		if ( ! Sys_Clk_RstN )
           		                     
78313      			First <= #1.0 ( 1'b1 );
           			                       
78314      		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		                                     
78315      			First <= #1.0 ( Gen_Req_Last );
           			                               
78316      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78317      		if ( ! Sys_Clk_RstN )
           		                     
78318      			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			                                       
78319      		else if ( ~ InfoMultiBeatExclOnce )
           		                                   
78320      			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           			                                                    
78321      	// synopsys translate_off
           	                         
78322      	// synthesis translate_off
           	                          
78323      	always @( posedge Sys_Clk )
           	                           
78324      		if ( Sys_Clk_RstN & InfoMultiBeatExcl & ~ InfoMultiBeatExclOnce & !($test$plusargs("disableAllHwInfo")) & !($test$plusargs("disableHwInfoAAB#000"))) begin
           		                                                                                                                                                          
78325      			$display("%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.",$realtime); if ($test$plusargs("stopOnHwInfoAAB#000")) $stop;
           			                                                                                                                                                              
78326      		end
           		   
78327      	// synthesis translate_on
           	                         
78328      	// synopsys translate_on
           	                        
78329      	endmodule
           	         
78330      
           
78331      
           
78332      
           
78333      // FlexNoC version    : 4.7.0
                                        
78334      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78335      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78336      // ExportOption       : /verilog
                                           
78337      
           
78338      `timescale 1ps/1ps
                             
78339      module rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc (
                                                   
78340      	IdInfo_0_AddrBase
           	                 
78341      ,	IdInfo_0_AddrMask
            	                 
78342      ,	IdInfo_0_Debug
            	              
78343      ,	IdInfo_1_AddrBase
            	                 
78344      ,	IdInfo_1_AddrMask
            	                 
78345      ,	IdInfo_1_Debug
            	              
78346      ,	Translation_0_Aperture
            	                      
78347      ,	Translation_0_PathFound
            	                       
78348      ,	Translation_0_SubFound
            	                      
78349      );
             
78350      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78351      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78352      	output        IdInfo_0_Debug          ;
           	                                       
78353      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78354      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78355      	output        IdInfo_1_Debug          ;
           	                                       
78356      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78357      	output        Translation_0_PathFound ;
           	                                       
78358      	output        Translation_0_SubFound  ;
           	                                       
78359      	wire [8:0] u_28b6 ;
           	                   
78360      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78361      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78362      	assign IdInfo_0_Debug = 1'b0;
           	                             
78363      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78364      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78365      	assign IdInfo_1_Debug = 1'b0;
           	                             
78366      	assign u_28b6 = Translation_0_Aperture;
           	                                       
78367      	assign Translation_0_PathFound = u_28b6 == 9'b010010010;
           	                                                        
78368      	assign Translation_0_SubFound = 1'b1;
           	                                     
78369      endmodule
                    
78370      
           
78371      `timescale 1ps/1ps
                             
78372      module rsnoc_z_H_R_G_T2_Tt_U_a5ff71d3 (
                                                  
78373      	IdInfo_0_AddrBase
           	                 
78374      ,	IdInfo_0_AddrMask
            	                 
78375      ,	IdInfo_0_Debug
            	              
78376      ,	IdInfo_1_AddrBase
            	                 
78377      ,	IdInfo_1_AddrMask
            	                 
78378      ,	IdInfo_1_Debug
            	              
78379      ,	Translation_0_Aperture
            	                      
78380      ,	Translation_0_PathFound
            	                       
78381      ,	Translation_0_SubFound
            	                      
78382      );
             
78383      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78384      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78385      	output        IdInfo_0_Debug          ;
           	                                       
78386      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78387      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78388      	output        IdInfo_1_Debug          ;
           	                                       
78389      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78390      	output        Translation_0_PathFound ;
           	                                       
78391      	output        Translation_0_SubFound  ;
           	                                       
78392      	rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc Isp(
           	                                    
78393      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
78394      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
78395      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
78396      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
78397      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
78398      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
78399      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
78400      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
78401      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
78402      	);
           	  
78403      endmodule
                    
78404      
           
78405      
           
78406      
           
78407      // FlexNoC version    : 4.7.0
                                        
78408      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78409      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78410      // ExportOption       : /verilog
                                           
78411      
           
78412      `timescale 1ps/1ps
                             
78413      module rsnoc_z_H_R_G_T2_F_U_3c2e7317 (
                                                 
78414      	AddrMask
           	        
78415      ,	CxtRd_AddLd0
            	            
78416      ,	CxtRd_Addr4Be
            	             
78417      ,	CxtRd_Echo
            	          
78418      ,	CxtRd_Head
            	          
78419      ,	CxtRd_Len1
            	          
78420      ,	CxtRd_OpcT
            	          
78421      ,	CxtRd_RdAlign
            	             
78422      ,	CxtRd_RouteIdZ
            	              
78423      ,	CxtWr_AddLd0
            	            
78424      ,	CxtWr_Addr4Be
            	             
78425      ,	CxtWr_Echo
            	          
78426      ,	CxtWr_Head
            	          
78427      ,	CxtWr_Len1
            	          
78428      ,	CxtWr_OpcT
            	          
78429      ,	CxtWr_RdAlign
            	             
78430      ,	CxtWr_RouteIdZ
            	              
78431      ,	Debug
            	     
78432      ,	Empty
            	     
78433      ,	PathFound
            	         
78434      ,	ReqRx_Data
            	          
78435      ,	ReqRx_Head
            	          
78436      ,	ReqRx_Rdy
            	         
78437      ,	ReqRx_Tail
            	          
78438      ,	ReqRx_Vld
            	         
78439      ,	ReqTx_Data
            	          
78440      ,	ReqTx_Head
            	          
78441      ,	ReqTx_Rdy
            	         
78442      ,	ReqTx_Tail
            	          
78443      ,	ReqTx_Vld
            	         
78444      ,	RspRx_Data
            	          
78445      ,	RspRx_Head
            	          
78446      ,	RspRx_Rdy
            	         
78447      ,	RspRx_Tail
            	          
78448      ,	RspRx_Vld
            	         
78449      ,	RspTx_Data
            	          
78450      ,	RspTx_Head
            	          
78451      ,	RspTx_Rdy
            	         
78452      ,	RspTx_Tail
            	          
78453      ,	RspTx_Vld
            	         
78454      ,	SubFound
            	        
78455      ,	Sys_Clk
            	       
78456      ,	Sys_Clk_ClkS
            	            
78457      ,	Sys_Clk_En
            	          
78458      ,	Sys_Clk_EnS
            	           
78459      ,	Sys_Clk_RetRstN
            	               
78460      ,	Sys_Clk_RstN
            	            
78461      ,	Sys_Clk_Tm
            	          
78462      ,	Sys_Pwr_Idle
            	            
78463      ,	Sys_Pwr_WakeUp
            	              
78464      ,	WrCxt
            	     
78465      );
             
78466      	input  [27:0]  AddrMask        ;
           	                                
78467      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
78468      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
78469      	input  [2:0]   CxtRd_Echo      ;
           	                                
78470      	input          CxtRd_Head      ;
           	                                
78471      	input  [6:0]   CxtRd_Len1      ;
           	                                
78472      	input  [3:0]   CxtRd_OpcT      ;
           	                                
78473      	input          CxtRd_RdAlign   ;
           	                                
78474      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
78475      	output [7:0]   CxtWr_AddLd0    ;
           	                                
78476      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
78477      	output [2:0]   CxtWr_Echo      ;
           	                                
78478      	output         CxtWr_Head      ;
           	                                
78479      	output [6:0]   CxtWr_Len1      ;
           	                                
78480      	output [3:0]   CxtWr_OpcT      ;
           	                                
78481      	output         CxtWr_RdAlign   ;
           	                                
78482      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
78483      	input          Debug           ;
           	                                
78484      	input          Empty           ;
           	                                
78485      	input          PathFound       ;
           	                                
78486      	input  [215:0] ReqRx_Data      ;
           	                                
78487      	input          ReqRx_Head      ;
           	                                
78488      	output         ReqRx_Rdy       ;
           	                                
78489      	input          ReqRx_Tail      ;
           	                                
78490      	input          ReqRx_Vld       ;
           	                                
78491      	output [215:0] ReqTx_Data      ;
           	                                
78492      	output         ReqTx_Head      ;
           	                                
78493      	input          ReqTx_Rdy       ;
           	                                
78494      	output         ReqTx_Tail      ;
           	                                
78495      	output         ReqTx_Vld       ;
           	                                
78496      	input  [215:0] RspRx_Data      ;
           	                                
78497      	input          RspRx_Head      ;
           	                                
78498      	output         RspRx_Rdy       ;
           	                                
78499      	input          RspRx_Tail      ;
           	                                
78500      	input          RspRx_Vld       ;
           	                                
78501      	output [215:0] RspTx_Data      ;
           	                                
78502      	output         RspTx_Head      ;
           	                                
78503      	input          RspTx_Rdy       ;
           	                                
78504      	output         RspTx_Tail      ;
           	                                
78505      	output         RspTx_Vld       ;
           	                                
78506      	input          SubFound        ;
           	                                
78507      	input          Sys_Clk         ;
           	                                
78508      	input          Sys_Clk_ClkS    ;
           	                                
78509      	input          Sys_Clk_En      ;
           	                                
78510      	input          Sys_Clk_EnS     ;
           	                                
78511      	input          Sys_Clk_RetRstN ;
           	                                
78512      	input          Sys_Clk_RstN    ;
           	                                
78513      	input          Sys_Clk_Tm      ;
           	                                
78514      	output         Sys_Pwr_Idle    ;
           	                                
78515      	output         Sys_Pwr_WakeUp  ;
           	                                
78516      	output         WrCxt           ;
           	                                
78517      	wire [1:0]   u_298c              ;
           	                                  
78518      	wire [15:0]  u_4c36              ;
           	                                  
78519      	wire         u_6_IDLE_WAIT       ;
           	                                  
78520      	wire         u_6_RSP_IDLE        ;
           	                                  
78521      	wire         u_6_WAIT_RSP        ;
           	                                  
78522      	wire [13:0]  u_7df2_3            ;
           	                                  
78523      	wire [1:0]   u_7df2_4            ;
           	                                  
78524      	wire [13:0]  u_8bb4_3            ;
           	                                  
78525      	wire [1:0]   u_8bb4_4            ;
           	                                  
78526      	wire         u_9d54              ;
           	                                  
78527      	wire [15:0]  u_ab1f              ;
           	                                  
78528      	wire [1:0]   u_b9ec              ;
           	                                  
78529      	wire [1:0]   u_bdb6              ;
           	                                  
78530      	wire [1:0]   Arb_Gnt             ;
           	                                  
78531      	wire         Arb_Rdy             ;
           	                                  
78532      	wire [1:0]   Arb_Req             ;
           	                                  
78533      	wire         Arb_Vld             ;
           	                                  
78534      	wire [1:0]   CurState            ;
           	                                  
78535      	wire         CxtRdy              ;
           	                                  
78536      	wire         CxtVld              ;
           	                                  
78537      	wire         LoopBack            ;
           	                                  
78538      	wire         LoopPld             ;
           	                                  
78539      	wire [13:0]  NullRx_RouteId      ;
           	                                  
78540      	wire [1:0]   NullRx_Status       ;
           	                                  
78541      	wire [13:0]  NullTx_RouteId      ;
           	                                  
78542      	wire [1:0]   NullTx_Status       ;
           	                                  
78543      	wire         Pwr_BusErr_Idle     ;
           	                                  
78544      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
78545      	wire         Pwr_Cxt_Idle        ;
           	                                  
78546      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
78547      	wire         Req_HdrVld          ;
           	                                  
78548      	wire [215:0] ReqTx0_Data         ;
           	                                  
78549      	wire         ReqTx0_Head         ;
           	                                  
78550      	wire         ReqTx0_Rdy          ;
           	                                  
78551      	wire         ReqTx0_Tail         ;
           	                                  
78552      	wire         ReqTx0_Vld          ;
           	                                  
78553      	wire [215:0] Rsp_Data            ;
           	                                  
78554      	wire         Rsp_Rdy             ;
           	                                  
78555      	wire         Rsp_Vld             ;
           	                                  
78556      	wire [15:0]  RspBe               ;
           	                                  
78557      	wire [145:0] RspDatum            ;
           	                                  
78558      	wire [69:0]  RspHdr              ;
           	                                  
78559      	wire         RspRdy              ;
           	                                  
78560      	wire [7:0]   RspUser             ;
           	                                  
78561      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
78562      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
78563      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
78564      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
78565      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
78566      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
78567      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
78568      	wire [215:0] RxErr_Data          ;
           	                                  
78569      	wire         RxErr_Head          ;
           	                                  
78570      	wire         RxErr_Rdy           ;
           	                                  
78571      	wire         RxErr_Tail          ;
           	                                  
78572      	wire         RxErr_Vld           ;
           	                                  
78573      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
78574      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
78575      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
78576      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
78577      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
78578      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
78579      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
78580      	assign u_298c = RxErr_Data [196:195];
           	                                     
78581      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
78582      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
78583      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
78584      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
78585      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
78586      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
78587      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
78588      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
78589      	assign u_8bb4_4 = NullRx_Status;
           	                                
78590      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
78591      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
78592      		.Gnt( Arb_Gnt )
           		               
78593      	,	.Rdy( Arb_Rdy )
           	 	               
78594      	,	.Req( Arb_Req )
           	 	               
78595      	,	.ReqArbIn( 2'b0 )
           	 	                 
78596      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78597      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78598      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78599      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78600      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78601      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78602      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78603      	,	.Sys_Pwr_Idle( )
           	 	                
78604      	,	.Sys_Pwr_WakeUp( )
           	 	                  
78605      	,	.Vld( Arb_Vld )
           	 	               
78606      	);
           	  
78607      	assign NullTx_RouteId = u_7df2_3;
           	                                 
78608      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
78609      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
78610      	assign NullTx_Status = u_7df2_4;
           	                                
78611      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
78612      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
78613      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
78614      	assign RspUser = { 8'b0 };
           	                          
78615      	assign RspWord_Hdr_User = RspUser;
           	                                  
78616      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
78617      	assign RspHdr =
           	               
78618      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
78619      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
78620      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78112      	,	.Gen_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	<font color = "green">-1-</font> 	                              
78113      	,	.Gen_Rsp_SeqId( GenLcl_Rsp_SeqId )
           <font color = "green">	==></font>
78114      	,	.Gen_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                                
78115      	,	.Gen_Rsp_Status( GenLcl_Rsp_Status )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78129      	rsnoc_z_H_R_G_U_Q_U_fd4d8a24ef uufd4d8a24ef(
           	<font color = "green">-1-</font>                                            
78130      		.GenLcl_Req_Addr( u_134_Req_Addr )
           <font color = "green">		==></font>
78131      	,	.GenLcl_Req_Be( u_134_Req_Be )
           	<font color = "red">-2-</font> 	                              
78132      	,	.GenLcl_Req_BurstType( u_134_Req_BurstType )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78134      	,	.GenLcl_Req_Last( u_134_Req_Last )
           	<font color = "green">-1-</font> 	                                  
78135      	,	.GenLcl_Req_Len1( u_134_Req_Len1 )
           <font color = "green">	==></font>
78136      	,	.GenLcl_Req_Lock( u_134_Req_Lock )
           	<font color = "red">-2-</font> 	                                  
78137      	,	.GenLcl_Req_Opc( u_134_Req_Opc )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78139      	,	.GenLcl_Req_SeqId( u_134_Req_SeqId )
           	<font color = "green">-1-</font> 	                                    
78140      	,	.GenLcl_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           <font color = "green">	==></font>
78141      	,	.GenLcl_Req_SeqUnique( u_134_Req_SeqUnique )
           	<font color = "red">-2-</font> 	                                            
78142      	,	.GenLcl_Req_User( u_134_Req_User )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78144      	,	.GenLcl_Rsp_Data( u_134_Rsp_Data )
           	<font color = "green">-1-</font> 	                                  
78145      	,	.GenLcl_Rsp_Last( u_134_Rsp_Last )
           <font color = "green">	==></font>
78146      	,	.GenLcl_Rsp_Opc( u_134_Rsp_Opc )
           	<font color = "red">-2-</font> 	                                
78147      	,	.GenLcl_Rsp_Rdy( u_134_Rsp_Rdy )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78150      	,	.GenLcl_Rsp_Status( u_134_Rsp_Status )
           	<font color = "red">-1-</font> 	                                      
78151      	,	.GenLcl_Rsp_Vld( u_134_Rsp_Vld )
           <font color = "red">	==></font>
78152      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           <font color = "red">	==></font>
78153      	,	.GenPrt_Req_Be( Gen_Req_Be )
           <font color = "green">	==></font>
78154      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78158      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	<font color = "green">-1-</font> 	                                
78159      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           <font color = "green">	==></font>
78160      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	<font color = "red">-2-</font> 	                              
78161      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78163      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	<font color = "green">-1-</font> 	                                          
78164      	,	.GenPrt_Req_User( Gen_Req_User )
           <font color = "green">	==></font>
78165      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	<font color = "red">-2-</font> 	                              
78166      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
78167      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
78168      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
78169      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
78170      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
78171      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
78172      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
78173      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
78174      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78175      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78176      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78177      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78178      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78179      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78180      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78181      	,	.Sys_Pwr_Idle( u_171_Idle )
           	 	                           
78182      	,	.Sys_Pwr_WakeUp( u_171_WakeUp )
           	 	                               
78183      	);
           	  
78184      	rsnoc_z_H_R_G_U_P_U_8aab48d3 uu8aab48d3(
           	                                        
78185      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
78186      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
78187      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
78188      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
78189      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
78190      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
78191      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
78192      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
78193      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
78194      	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
78195      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
78196      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
78197      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
78198      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
78199      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
78200      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
78201      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
78202      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
78203      	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
78204      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
78205      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
78206      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
78207      	,	.GenPrt_Req_Addr( u_134_Req_Addr )
           	 	                                  
78208      	,	.GenPrt_Req_Be( u_134_Req_Be )
           	 	                              
78209      	,	.GenPrt_Req_BurstType( u_134_Req_BurstType )
           	 	                                            
78210      	,	.GenPrt_Req_Data( u_134_Req_Data )
           	 	                                  
78211      	,	.GenPrt_Req_Last( u_134_Req_Last )
           	 	                                  
78212      	,	.GenPrt_Req_Len1( u_134_Req_Len1 )
           	 	                                  
78213      	,	.GenPrt_Req_Lock( u_134_Req_Lock )
           	 	                                  
78214      	,	.GenPrt_Req_Opc( u_134_Req_Opc )
           	 	                                
78215      	,	.GenPrt_Req_Rdy( u_134_Req_Rdy )
           	 	                                
78216      	,	.GenPrt_Req_SeqId( u_134_Req_SeqId )
           	 	                                    
78217      	,	.GenPrt_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	 	                                                  
78218      	,	.GenPrt_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
78219      	,	.GenPrt_Req_User( u_134_Req_User )
           	 	                                  
78220      	,	.GenPrt_Req_Vld( u_134_Req_Vld )
           	 	                                
78221      	,	.GenPrt_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
78222      	,	.GenPrt_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
78223      	,	.GenPrt_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
78224      	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
78225      	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
78226      	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
78227      	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
78228      	,	.GenPrt_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
78229      	);
           	  
78230      	rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 Reqb(
           	                                       
78231      		.Axi_ar_addr( Axi1_Ar_Addr )
           		                            
78232      	,	.Axi_ar_burst( Axi1_Ar_Burst )
           	 	                              
78233      	,	.Axi_ar_cache( Axi1_Ar_Cache )
           	 	                              
78234      	,	.Axi_ar_id( Axi1_Ar_Id )
           	 	                        
78235      	,	.Axi_ar_len( Axi1_Ar_Len )
           	 	                          
78236      	,	.Axi_ar_lock( Axi1_Ar_Lock )
           	 	                            
78237      	,	.Axi_ar_prot( Axi1_Ar_Prot )
           	 	                            
78238      	,	.Axi_ar_ready( Axi1_Ar_Ready )
           	 	                              
78239      	,	.Axi_ar_size( Axi1_Ar_Size )
           	 	                            
78240      	,	.Axi_ar_valid( Axi1_Ar_Valid )
           	 	                              
78241      	,	.Axi_aw_addr( Axi1_Aw_Addr )
           	 	                            
78242      	,	.Axi_aw_burst( Axi1_Aw_Burst )
           	 	                              
78243      	,	.Axi_aw_cache( Axi1_Aw_Cache )
           	 	                              
78244      	,	.Axi_aw_id( Axi1_Aw_Id )
           	 	                        
78245      	,	.Axi_aw_len( Axi1_Aw_Len )
           	 	                          
78246      	,	.Axi_aw_lock( Axi1_Aw_Lock )
           	 	                            
78247      	,	.Axi_aw_prot( Axi1_Aw_Prot )
           	 	                            
78248      	,	.Axi_aw_ready( Axi1_Aw_Ready )
           	 	                              
78249      	,	.Axi_aw_size( Axi1_Aw_Size )
           	 	                            
78250      	,	.Axi_aw_valid( Axi1_Aw_Valid )
           	 	                              
78251      	,	.Axi_w_data( Axi1_W_Data )
           	 	                          
78252      	,	.Axi_w_last( Axi1_W_Last )
           	 	                          
78253      	,	.Axi_w_ready( Axi1_W_Ready )
           	 	                            
78254      	,	.Axi_w_strb( Axi1_W_Strb )
           	 	                          
78255      	,	.Axi_w_valid( Axi1_W_Valid )
           	 	                            
78256      	,	.Gen_Req_Addr( GenLcl_Req_Addr )
           	 	                                
78257      	,	.Gen_Req_Be( GenLcl_Req_Be )
           	 	                            
78258      	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                          
78259      	,	.Gen_Req_Data( GenLcl_Req_Data )
           	 	                                
78260      	,	.Gen_Req_Last( GenLcl_Req_Last )
           	 	                                
78261      	,	.Gen_Req_Len1( GenLcl_Req_Len1 )
           	 	                                
78262      	,	.Gen_Req_Lock( GenLcl_Req_Lock )
           	 	                                
78263      	,	.Gen_Req_Opc( GenLcl_Req_Opc )
           	 	                              
78264      	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
           	 	                              
78265      	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                  
78266      	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                
78267      	,	.Gen_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                          
78268      	,	.Gen_Req_User( GenLcl_Req_User )
           	 	                                
78269      	,	.Gen_Req_Vld( GenLcl_Req_Vld )
           	 	                              
78270      	,	.LockAbort( LockAbort )
           	 	                       
78271      	,	.PwrOn( 1'b1 )
           	 	              
78272      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78273      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78274      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78275      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78276      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78277      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78278      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78279      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
78280      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
78281      	);
           	  
78282      	assign Axi_ar_addr = Axi1_Ar_Addr;
           	                                  
78283      	assign Axi_ar_burst = Axi1_Ar_Burst;
           	                                    
78284      	assign Axi_ar_cache = Axi1_Ar_Cache;
           	                                    
78285      	assign Axi_ar_id = Axi1_Ar_Id;
           	                              
78286      	assign Axi_ar_len = Axi1_Ar_Len;
           	                                
78287      	assign Axi_ar_lock = Axi1_Ar_Lock;
           	                                  
78288      	assign Axi_ar_prot = Axi1_Ar_Prot;
           	                                  
78289      	assign Axi_ar_size = Axi1_Ar_Size;
           	                                  
78290      	assign Axi_ar_valid = Axi1_Ar_Valid;
           	                                    
78291      	assign Axi_aw_addr = Axi1_Aw_Addr;
           	                                  
78292      	assign Axi_aw_burst = Axi1_Aw_Burst;
           	                                    
78293      	assign Axi_aw_cache = Axi1_Aw_Cache;
           	                                    
78294      	assign Axi_aw_id = Axi1_Aw_Id;
           	                              
78295      	assign Axi_aw_len = Axi1_Aw_Len;
           	                                
78296      	assign Axi_aw_lock = Axi1_Aw_Lock;
           	                                  
78297      	assign Axi_aw_prot = Axi1_Aw_Prot;
           	                                  
78298      	assign Axi_aw_size = Axi1_Aw_Size;
           	                                  
78299      	assign Axi_aw_valid = Axi1_Aw_Valid;
           	                                    
78300      	assign Axi_w_data = Axi1_W_Data;
           	                                
78301      	assign Axi_w_last = Axi1_W_Last;
           	                                
78302      	assign Axi_w_strb = Axi1_W_Strb;
           	                                
78303      	assign Axi_w_valid = Axi1_W_Valid;
           	                                  
78304      	assign Debug_PwrOn = 1'b1;
           	                          
78305      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
78306      	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
           	                                                      
78307      	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	                                              
78308      	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
78309      	assign InfoMultiBeatExcl =
           	                          
78310      				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 7'b0001111 >= Gen_Req_Len1 );
           				                                                                                                           
78311      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78312      		if ( ! Sys_Clk_RstN )
           		                     
78313      			First <= #1.0 ( 1'b1 );
           			                       
78314      		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		                                     
78315      			First <= #1.0 ( Gen_Req_Last );
           			                               
78316      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78317      		if ( ! Sys_Clk_RstN )
           		                     
78318      			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			                                       
78319      		else if ( ~ InfoMultiBeatExclOnce )
           		                                   
78320      			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           			                                                    
78321      	// synopsys translate_off
           	                         
78322      	// synthesis translate_off
           	                          
78323      	always @( posedge Sys_Clk )
           	                           
78324      		if ( Sys_Clk_RstN & InfoMultiBeatExcl & ~ InfoMultiBeatExclOnce & !($test$plusargs("disableAllHwInfo")) & !($test$plusargs("disableHwInfoAAB#000"))) begin
           		                                                                                                                                                          
78325      			$display("%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.",$realtime); if ($test$plusargs("stopOnHwInfoAAB#000")) $stop;
           			                                                                                                                                                              
78326      		end
           		   
78327      	// synthesis translate_on
           	                         
78328      	// synopsys translate_on
           	                        
78329      	endmodule
           	         
78330      
           
78331      
           
78332      
           
78333      // FlexNoC version    : 4.7.0
                                        
78334      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78335      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78336      // ExportOption       : /verilog
                                           
78337      
           
78338      `timescale 1ps/1ps
                             
78339      module rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc (
                                                   
78340      	IdInfo_0_AddrBase
           	                 
78341      ,	IdInfo_0_AddrMask
            	                 
78342      ,	IdInfo_0_Debug
            	              
78343      ,	IdInfo_1_AddrBase
            	                 
78344      ,	IdInfo_1_AddrMask
            	                 
78345      ,	IdInfo_1_Debug
            	              
78346      ,	Translation_0_Aperture
            	                      
78347      ,	Translation_0_PathFound
            	                       
78348      ,	Translation_0_SubFound
            	                      
78349      );
             
78350      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78351      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78352      	output        IdInfo_0_Debug          ;
           	                                       
78353      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78354      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78355      	output        IdInfo_1_Debug          ;
           	                                       
78356      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78357      	output        Translation_0_PathFound ;
           	                                       
78358      	output        Translation_0_SubFound  ;
           	                                       
78359      	wire [8:0] u_28b6 ;
           	                   
78360      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78361      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78362      	assign IdInfo_0_Debug = 1'b0;
           	                             
78363      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78364      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78365      	assign IdInfo_1_Debug = 1'b0;
           	                             
78366      	assign u_28b6 = Translation_0_Aperture;
           	                                       
78367      	assign Translation_0_PathFound = u_28b6 == 9'b010010010;
           	                                                        
78368      	assign Translation_0_SubFound = 1'b1;
           	                                     
78369      endmodule
                    
78370      
           
78371      `timescale 1ps/1ps
                             
78372      module rsnoc_z_H_R_G_T2_Tt_U_a5ff71d3 (
                                                  
78373      	IdInfo_0_AddrBase
           	                 
78374      ,	IdInfo_0_AddrMask
            	                 
78375      ,	IdInfo_0_Debug
            	              
78376      ,	IdInfo_1_AddrBase
            	                 
78377      ,	IdInfo_1_AddrMask
            	                 
78378      ,	IdInfo_1_Debug
            	              
78379      ,	Translation_0_Aperture
            	                      
78380      ,	Translation_0_PathFound
            	                       
78381      ,	Translation_0_SubFound
            	                      
78382      );
             
78383      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78384      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78385      	output        IdInfo_0_Debug          ;
           	                                       
78386      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78387      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78388      	output        IdInfo_1_Debug          ;
           	                                       
78389      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78390      	output        Translation_0_PathFound ;
           	                                       
78391      	output        Translation_0_SubFound  ;
           	                                       
78392      	rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc Isp(
           	                                    
78393      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
78394      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
78395      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
78396      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
78397      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
78398      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
78399      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
78400      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
78401      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
78402      	);
           	  
78403      endmodule
                    
78404      
           
78405      
           
78406      
           
78407      // FlexNoC version    : 4.7.0
                                        
78408      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78409      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78410      // ExportOption       : /verilog
                                           
78411      
           
78412      `timescale 1ps/1ps
                             
78413      module rsnoc_z_H_R_G_T2_F_U_3c2e7317 (
                                                 
78414      	AddrMask
           	        
78415      ,	CxtRd_AddLd0
            	            
78416      ,	CxtRd_Addr4Be
            	             
78417      ,	CxtRd_Echo
            	          
78418      ,	CxtRd_Head
            	          
78419      ,	CxtRd_Len1
            	          
78420      ,	CxtRd_OpcT
            	          
78421      ,	CxtRd_RdAlign
            	             
78422      ,	CxtRd_RouteIdZ
            	              
78423      ,	CxtWr_AddLd0
            	            
78424      ,	CxtWr_Addr4Be
            	             
78425      ,	CxtWr_Echo
            	          
78426      ,	CxtWr_Head
            	          
78427      ,	CxtWr_Len1
            	          
78428      ,	CxtWr_OpcT
            	          
78429      ,	CxtWr_RdAlign
            	             
78430      ,	CxtWr_RouteIdZ
            	              
78431      ,	Debug
            	     
78432      ,	Empty
            	     
78433      ,	PathFound
            	         
78434      ,	ReqRx_Data
            	          
78435      ,	ReqRx_Head
            	          
78436      ,	ReqRx_Rdy
            	         
78437      ,	ReqRx_Tail
            	          
78438      ,	ReqRx_Vld
            	         
78439      ,	ReqTx_Data
            	          
78440      ,	ReqTx_Head
            	          
78441      ,	ReqTx_Rdy
            	         
78442      ,	ReqTx_Tail
            	          
78443      ,	ReqTx_Vld
            	         
78444      ,	RspRx_Data
            	          
78445      ,	RspRx_Head
            	          
78446      ,	RspRx_Rdy
            	         
78447      ,	RspRx_Tail
            	          
78448      ,	RspRx_Vld
            	         
78449      ,	RspTx_Data
            	          
78450      ,	RspTx_Head
            	          
78451      ,	RspTx_Rdy
            	         
78452      ,	RspTx_Tail
            	          
78453      ,	RspTx_Vld
            	         
78454      ,	SubFound
            	        
78455      ,	Sys_Clk
            	       
78456      ,	Sys_Clk_ClkS
            	            
78457      ,	Sys_Clk_En
            	          
78458      ,	Sys_Clk_EnS
            	           
78459      ,	Sys_Clk_RetRstN
            	               
78460      ,	Sys_Clk_RstN
            	            
78461      ,	Sys_Clk_Tm
            	          
78462      ,	Sys_Pwr_Idle
            	            
78463      ,	Sys_Pwr_WakeUp
            	              
78464      ,	WrCxt
            	     
78465      );
             
78466      	input  [27:0]  AddrMask        ;
           	                                
78467      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
78468      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
78469      	input  [2:0]   CxtRd_Echo      ;
           	                                
78470      	input          CxtRd_Head      ;
           	                                
78471      	input  [6:0]   CxtRd_Len1      ;
           	                                
78472      	input  [3:0]   CxtRd_OpcT      ;
           	                                
78473      	input          CxtRd_RdAlign   ;
           	                                
78474      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
78475      	output [7:0]   CxtWr_AddLd0    ;
           	                                
78476      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
78477      	output [2:0]   CxtWr_Echo      ;
           	                                
78478      	output         CxtWr_Head      ;
           	                                
78479      	output [6:0]   CxtWr_Len1      ;
           	                                
78480      	output [3:0]   CxtWr_OpcT      ;
           	                                
78481      	output         CxtWr_RdAlign   ;
           	                                
78482      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
78483      	input          Debug           ;
           	                                
78484      	input          Empty           ;
           	                                
78485      	input          PathFound       ;
           	                                
78486      	input  [215:0] ReqRx_Data      ;
           	                                
78487      	input          ReqRx_Head      ;
           	                                
78488      	output         ReqRx_Rdy       ;
           	                                
78489      	input          ReqRx_Tail      ;
           	                                
78490      	input          ReqRx_Vld       ;
           	                                
78491      	output [215:0] ReqTx_Data      ;
           	                                
78492      	output         ReqTx_Head      ;
           	                                
78493      	input          ReqTx_Rdy       ;
           	                                
78494      	output         ReqTx_Tail      ;
           	                                
78495      	output         ReqTx_Vld       ;
           	                                
78496      	input  [215:0] RspRx_Data      ;
           	                                
78497      	input          RspRx_Head      ;
           	                                
78498      	output         RspRx_Rdy       ;
           	                                
78499      	input          RspRx_Tail      ;
           	                                
78500      	input          RspRx_Vld       ;
           	                                
78501      	output [215:0] RspTx_Data      ;
           	                                
78502      	output         RspTx_Head      ;
           	                                
78503      	input          RspTx_Rdy       ;
           	                                
78504      	output         RspTx_Tail      ;
           	                                
78505      	output         RspTx_Vld       ;
           	                                
78506      	input          SubFound        ;
           	                                
78507      	input          Sys_Clk         ;
           	                                
78508      	input          Sys_Clk_ClkS    ;
           	                                
78509      	input          Sys_Clk_En      ;
           	                                
78510      	input          Sys_Clk_EnS     ;
           	                                
78511      	input          Sys_Clk_RetRstN ;
           	                                
78512      	input          Sys_Clk_RstN    ;
           	                                
78513      	input          Sys_Clk_Tm      ;
           	                                
78514      	output         Sys_Pwr_Idle    ;
           	                                
78515      	output         Sys_Pwr_WakeUp  ;
           	                                
78516      	output         WrCxt           ;
           	                                
78517      	wire [1:0]   u_298c              ;
           	                                  
78518      	wire [15:0]  u_4c36              ;
           	                                  
78519      	wire         u_6_IDLE_WAIT       ;
           	                                  
78520      	wire         u_6_RSP_IDLE        ;
           	                                  
78521      	wire         u_6_WAIT_RSP        ;
           	                                  
78522      	wire [13:0]  u_7df2_3            ;
           	                                  
78523      	wire [1:0]   u_7df2_4            ;
           	                                  
78524      	wire [13:0]  u_8bb4_3            ;
           	                                  
78525      	wire [1:0]   u_8bb4_4            ;
           	                                  
78526      	wire         u_9d54              ;
           	                                  
78527      	wire [15:0]  u_ab1f              ;
           	                                  
78528      	wire [1:0]   u_b9ec              ;
           	                                  
78529      	wire [1:0]   u_bdb6              ;
           	                                  
78530      	wire [1:0]   Arb_Gnt             ;
           	                                  
78531      	wire         Arb_Rdy             ;
           	                                  
78532      	wire [1:0]   Arb_Req             ;
           	                                  
78533      	wire         Arb_Vld             ;
           	                                  
78534      	wire [1:0]   CurState            ;
           	                                  
78535      	wire         CxtRdy              ;
           	                                  
78536      	wire         CxtVld              ;
           	                                  
78537      	wire         LoopBack            ;
           	                                  
78538      	wire         LoopPld             ;
           	                                  
78539      	wire [13:0]  NullRx_RouteId      ;
           	                                  
78540      	wire [1:0]   NullRx_Status       ;
           	                                  
78541      	wire [13:0]  NullTx_RouteId      ;
           	                                  
78542      	wire [1:0]   NullTx_Status       ;
           	                                  
78543      	wire         Pwr_BusErr_Idle     ;
           	                                  
78544      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
78545      	wire         Pwr_Cxt_Idle        ;
           	                                  
78546      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
78547      	wire         Req_HdrVld          ;
           	                                  
78548      	wire [215:0] ReqTx0_Data         ;
           	                                  
78549      	wire         ReqTx0_Head         ;
           	                                  
78550      	wire         ReqTx0_Rdy          ;
           	                                  
78551      	wire         ReqTx0_Tail         ;
           	                                  
78552      	wire         ReqTx0_Vld          ;
           	                                  
78553      	wire [215:0] Rsp_Data            ;
           	                                  
78554      	wire         Rsp_Rdy             ;
           	                                  
78555      	wire         Rsp_Vld             ;
           	                                  
78556      	wire [15:0]  RspBe               ;
           	                                  
78557      	wire [145:0] RspDatum            ;
           	                                  
78558      	wire [69:0]  RspHdr              ;
           	                                  
78559      	wire         RspRdy              ;
           	                                  
78560      	wire [7:0]   RspUser             ;
           	                                  
78561      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
78562      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
78563      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
78564      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
78565      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
78566      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
78567      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
78568      	wire [215:0] RxErr_Data          ;
           	                                  
78569      	wire         RxErr_Head          ;
           	                                  
78570      	wire         RxErr_Rdy           ;
           	                                  
78571      	wire         RxErr_Tail          ;
           	                                  
78572      	wire         RxErr_Vld           ;
           	                                  
78573      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
78574      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
78575      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
78576      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
78577      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
78578      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
78579      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
78580      	assign u_298c = RxErr_Data [196:195];
           	                                     
78581      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
78582      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
78583      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
78584      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
78585      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
78586      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
78587      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
78588      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
78589      	assign u_8bb4_4 = NullRx_Status;
           	                                
78590      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
78591      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
78592      		.Gnt( Arb_Gnt )
           		               
78593      	,	.Rdy( Arb_Rdy )
           	 	               
78594      	,	.Req( Arb_Req )
           	 	               
78595      	,	.ReqArbIn( 2'b0 )
           	 	                 
78596      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78597      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78598      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78599      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78600      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78601      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78602      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78603      	,	.Sys_Pwr_Idle( )
           	 	                
78604      	,	.Sys_Pwr_WakeUp( )
           	 	                  
78605      	,	.Vld( Arb_Vld )
           	 	               
78606      	);
           	  
78607      	assign NullTx_RouteId = u_7df2_3;
           	                                 
78608      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
78609      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
78610      	assign NullTx_Status = u_7df2_4;
           	                                
78611      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
78612      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
78613      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
78614      	assign RspUser = { 8'b0 };
           	                          
78615      	assign RspWord_Hdr_User = RspUser;
           	                                  
78616      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
78617      	assign RspHdr =
           	               
78618      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
78619      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
78620      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78168      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	<font color = "green">-1-</font> 	                              
78169      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           <font color = "green">	==></font>
78170      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	<font color = "red">-2-</font> 	                                  
78171      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78185      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		<font color = "green">-1-</font>                                   
78186      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           <font color = "green">	==></font>
78187      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	<font color = "red">-2-</font> 	                                             
78188      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78190      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	<font color = "green">-1-</font> 	                                   
78191      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           <font color = "green">	==></font>
78192      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	<font color = "red">-2-</font> 	                                 
78193      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78195      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	<font color = "green">-1-</font> 	                                                   
78196      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           <font color = "green">	==></font>
78197      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	<font color = "red">-2-</font> 	                                   
78198      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78200      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	<font color = "green">-1-</font> 	                                   
78201      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           <font color = "green">	==></font>
78202      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	<font color = "red">-2-</font> 	                                 
78203      	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78206      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	<font color = "red">-1-</font> 	                                 
78207      	,	.GenPrt_Req_Addr( u_134_Req_Addr )
           <font color = "red">	==></font>
78208      	,	.GenPrt_Req_Be( u_134_Req_Be )
           <font color = "red">	==></font>
78209      	,	.GenPrt_Req_BurstType( u_134_Req_BurstType )
           <font color = "green">	==></font>
78210      	,	.GenPrt_Req_Data( u_134_Req_Data )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78214      	,	.GenPrt_Req_Opc( u_134_Req_Opc )
           	<font color = "green">-1-</font> 	                                
78215      	,	.GenPrt_Req_Rdy( u_134_Req_Rdy )
           <font color = "green">	==></font>
78216      	,	.GenPrt_Req_SeqId( u_134_Req_SeqId )
           	<font color = "red">-2-</font> 	                                    
78217      	,	.GenPrt_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78219      	,	.GenPrt_Req_User( u_134_Req_User )
           	<font color = "green">-1-</font> 	                                  
78220      	,	.GenPrt_Req_Vld( u_134_Req_Vld )
           <font color = "green">	==></font>
78221      	,	.GenPrt_Rsp_Data( u_134_Rsp_Data )
           	<font color = "red">-2-</font> 	                                  
78222      	,	.GenPrt_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
78223      	,	.GenPrt_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
78224      	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
78225      	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
78226      	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
78227      	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
78228      	,	.GenPrt_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
78229      	);
           	  
78230      	rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 Reqb(
           	                                       
78231      		.Axi_ar_addr( Axi1_Ar_Addr )
           		                            
78232      	,	.Axi_ar_burst( Axi1_Ar_Burst )
           	 	                              
78233      	,	.Axi_ar_cache( Axi1_Ar_Cache )
           	 	                              
78234      	,	.Axi_ar_id( Axi1_Ar_Id )
           	 	                        
78235      	,	.Axi_ar_len( Axi1_Ar_Len )
           	 	                          
78236      	,	.Axi_ar_lock( Axi1_Ar_Lock )
           	 	                            
78237      	,	.Axi_ar_prot( Axi1_Ar_Prot )
           	 	                            
78238      	,	.Axi_ar_ready( Axi1_Ar_Ready )
           	 	                              
78239      	,	.Axi_ar_size( Axi1_Ar_Size )
           	 	                            
78240      	,	.Axi_ar_valid( Axi1_Ar_Valid )
           	 	                              
78241      	,	.Axi_aw_addr( Axi1_Aw_Addr )
           	 	                            
78242      	,	.Axi_aw_burst( Axi1_Aw_Burst )
           	 	                              
78243      	,	.Axi_aw_cache( Axi1_Aw_Cache )
           	 	                              
78244      	,	.Axi_aw_id( Axi1_Aw_Id )
           	 	                        
78245      	,	.Axi_aw_len( Axi1_Aw_Len )
           	 	                          
78246      	,	.Axi_aw_lock( Axi1_Aw_Lock )
           	 	                            
78247      	,	.Axi_aw_prot( Axi1_Aw_Prot )
           	 	                            
78248      	,	.Axi_aw_ready( Axi1_Aw_Ready )
           	 	                              
78249      	,	.Axi_aw_size( Axi1_Aw_Size )
           	 	                            
78250      	,	.Axi_aw_valid( Axi1_Aw_Valid )
           	 	                              
78251      	,	.Axi_w_data( Axi1_W_Data )
           	 	                          
78252      	,	.Axi_w_last( Axi1_W_Last )
           	 	                          
78253      	,	.Axi_w_ready( Axi1_W_Ready )
           	 	                            
78254      	,	.Axi_w_strb( Axi1_W_Strb )
           	 	                          
78255      	,	.Axi_w_valid( Axi1_W_Valid )
           	 	                            
78256      	,	.Gen_Req_Addr( GenLcl_Req_Addr )
           	 	                                
78257      	,	.Gen_Req_Be( GenLcl_Req_Be )
           	 	                            
78258      	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                          
78259      	,	.Gen_Req_Data( GenLcl_Req_Data )
           	 	                                
78260      	,	.Gen_Req_Last( GenLcl_Req_Last )
           	 	                                
78261      	,	.Gen_Req_Len1( GenLcl_Req_Len1 )
           	 	                                
78262      	,	.Gen_Req_Lock( GenLcl_Req_Lock )
           	 	                                
78263      	,	.Gen_Req_Opc( GenLcl_Req_Opc )
           	 	                              
78264      	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
           	 	                              
78265      	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                  
78266      	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                
78267      	,	.Gen_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                          
78268      	,	.Gen_Req_User( GenLcl_Req_User )
           	 	                                
78269      	,	.Gen_Req_Vld( GenLcl_Req_Vld )
           	 	                              
78270      	,	.LockAbort( LockAbort )
           	 	                       
78271      	,	.PwrOn( 1'b1 )
           	 	              
78272      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78273      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78274      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78275      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78276      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78277      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78278      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78279      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
78280      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
78281      	);
           	  
78282      	assign Axi_ar_addr = Axi1_Ar_Addr;
           	                                  
78283      	assign Axi_ar_burst = Axi1_Ar_Burst;
           	                                    
78284      	assign Axi_ar_cache = Axi1_Ar_Cache;
           	                                    
78285      	assign Axi_ar_id = Axi1_Ar_Id;
           	                              
78286      	assign Axi_ar_len = Axi1_Ar_Len;
           	                                
78287      	assign Axi_ar_lock = Axi1_Ar_Lock;
           	                                  
78288      	assign Axi_ar_prot = Axi1_Ar_Prot;
           	                                  
78289      	assign Axi_ar_size = Axi1_Ar_Size;
           	                                  
78290      	assign Axi_ar_valid = Axi1_Ar_Valid;
           	                                    
78291      	assign Axi_aw_addr = Axi1_Aw_Addr;
           	                                  
78292      	assign Axi_aw_burst = Axi1_Aw_Burst;
           	                                    
78293      	assign Axi_aw_cache = Axi1_Aw_Cache;
           	                                    
78294      	assign Axi_aw_id = Axi1_Aw_Id;
           	                              
78295      	assign Axi_aw_len = Axi1_Aw_Len;
           	                                
78296      	assign Axi_aw_lock = Axi1_Aw_Lock;
           	                                  
78297      	assign Axi_aw_prot = Axi1_Aw_Prot;
           	                                  
78298      	assign Axi_aw_size = Axi1_Aw_Size;
           	                                  
78299      	assign Axi_aw_valid = Axi1_Aw_Valid;
           	                                    
78300      	assign Axi_w_data = Axi1_W_Data;
           	                                
78301      	assign Axi_w_last = Axi1_W_Last;
           	                                
78302      	assign Axi_w_strb = Axi1_W_Strb;
           	                                
78303      	assign Axi_w_valid = Axi1_W_Valid;
           	                                  
78304      	assign Debug_PwrOn = 1'b1;
           	                          
78305      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
78306      	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
           	                                                      
78307      	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	                                              
78308      	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
78309      	assign InfoMultiBeatExcl =
           	                          
78310      				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 7'b0001111 >= Gen_Req_Len1 );
           				                                                                                                           
78311      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78312      		if ( ! Sys_Clk_RstN )
           		                     
78313      			First <= #1.0 ( 1'b1 );
           			                       
78314      		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		                                     
78315      			First <= #1.0 ( Gen_Req_Last );
           			                               
78316      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78317      		if ( ! Sys_Clk_RstN )
           		                     
78318      			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			                                       
78319      		else if ( ~ InfoMultiBeatExclOnce )
           		                                   
78320      			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           			                                                    
78321      	// synopsys translate_off
           	                         
78322      	// synthesis translate_off
           	                          
78323      	always @( posedge Sys_Clk )
           	                           
78324      		if ( Sys_Clk_RstN & InfoMultiBeatExcl & ~ InfoMultiBeatExclOnce & !($test$plusargs("disableAllHwInfo")) & !($test$plusargs("disableHwInfoAAB#000"))) begin
           		                                                                                                                                                          
78325      			$display("%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.",$realtime); if ($test$plusargs("stopOnHwInfoAAB#000")) $stop;
           			                                                                                                                                                              
78326      		end
           		   
78327      	// synthesis translate_on
           	                         
78328      	// synopsys translate_on
           	                        
78329      	endmodule
           	         
78330      
           
78331      
           
78332      
           
78333      // FlexNoC version    : 4.7.0
                                        
78334      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78335      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78336      // ExportOption       : /verilog
                                           
78337      
           
78338      `timescale 1ps/1ps
                             
78339      module rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc (
                                                   
78340      	IdInfo_0_AddrBase
           	                 
78341      ,	IdInfo_0_AddrMask
            	                 
78342      ,	IdInfo_0_Debug
            	              
78343      ,	IdInfo_1_AddrBase
            	                 
78344      ,	IdInfo_1_AddrMask
            	                 
78345      ,	IdInfo_1_Debug
            	              
78346      ,	Translation_0_Aperture
            	                      
78347      ,	Translation_0_PathFound
            	                       
78348      ,	Translation_0_SubFound
            	                      
78349      );
             
78350      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78351      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78352      	output        IdInfo_0_Debug          ;
           	                                       
78353      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78354      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78355      	output        IdInfo_1_Debug          ;
           	                                       
78356      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78357      	output        Translation_0_PathFound ;
           	                                       
78358      	output        Translation_0_SubFound  ;
           	                                       
78359      	wire [8:0] u_28b6 ;
           	                   
78360      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78361      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78362      	assign IdInfo_0_Debug = 1'b0;
           	                             
78363      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78364      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78365      	assign IdInfo_1_Debug = 1'b0;
           	                             
78366      	assign u_28b6 = Translation_0_Aperture;
           	                                       
78367      	assign Translation_0_PathFound = u_28b6 == 9'b010010010;
           	                                                        
78368      	assign Translation_0_SubFound = 1'b1;
           	                                     
78369      endmodule
                    
78370      
           
78371      `timescale 1ps/1ps
                             
78372      module rsnoc_z_H_R_G_T2_Tt_U_a5ff71d3 (
                                                  
78373      	IdInfo_0_AddrBase
           	                 
78374      ,	IdInfo_0_AddrMask
            	                 
78375      ,	IdInfo_0_Debug
            	              
78376      ,	IdInfo_1_AddrBase
            	                 
78377      ,	IdInfo_1_AddrMask
            	                 
78378      ,	IdInfo_1_Debug
            	              
78379      ,	Translation_0_Aperture
            	                      
78380      ,	Translation_0_PathFound
            	                       
78381      ,	Translation_0_SubFound
            	                      
78382      );
             
78383      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78384      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78385      	output        IdInfo_0_Debug          ;
           	                                       
78386      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78387      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78388      	output        IdInfo_1_Debug          ;
           	                                       
78389      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78390      	output        Translation_0_PathFound ;
           	                                       
78391      	output        Translation_0_SubFound  ;
           	                                       
78392      	rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc Isp(
           	                                    
78393      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
78394      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
78395      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
78396      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
78397      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
78398      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
78399      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
78400      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
78401      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
78402      	);
           	  
78403      endmodule
                    
78404      
           
78405      
           
78406      
           
78407      // FlexNoC version    : 4.7.0
                                        
78408      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78409      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78410      // ExportOption       : /verilog
                                           
78411      
           
78412      `timescale 1ps/1ps
                             
78413      module rsnoc_z_H_R_G_T2_F_U_3c2e7317 (
                                                 
78414      	AddrMask
           	        
78415      ,	CxtRd_AddLd0
            	            
78416      ,	CxtRd_Addr4Be
            	             
78417      ,	CxtRd_Echo
            	          
78418      ,	CxtRd_Head
            	          
78419      ,	CxtRd_Len1
            	          
78420      ,	CxtRd_OpcT
            	          
78421      ,	CxtRd_RdAlign
            	             
78422      ,	CxtRd_RouteIdZ
            	              
78423      ,	CxtWr_AddLd0
            	            
78424      ,	CxtWr_Addr4Be
            	             
78425      ,	CxtWr_Echo
            	          
78426      ,	CxtWr_Head
            	          
78427      ,	CxtWr_Len1
            	          
78428      ,	CxtWr_OpcT
            	          
78429      ,	CxtWr_RdAlign
            	             
78430      ,	CxtWr_RouteIdZ
            	              
78431      ,	Debug
            	     
78432      ,	Empty
            	     
78433      ,	PathFound
            	         
78434      ,	ReqRx_Data
            	          
78435      ,	ReqRx_Head
            	          
78436      ,	ReqRx_Rdy
            	         
78437      ,	ReqRx_Tail
            	          
78438      ,	ReqRx_Vld
            	         
78439      ,	ReqTx_Data
            	          
78440      ,	ReqTx_Head
            	          
78441      ,	ReqTx_Rdy
            	         
78442      ,	ReqTx_Tail
            	          
78443      ,	ReqTx_Vld
            	         
78444      ,	RspRx_Data
            	          
78445      ,	RspRx_Head
            	          
78446      ,	RspRx_Rdy
            	         
78447      ,	RspRx_Tail
            	          
78448      ,	RspRx_Vld
            	         
78449      ,	RspTx_Data
            	          
78450      ,	RspTx_Head
            	          
78451      ,	RspTx_Rdy
            	         
78452      ,	RspTx_Tail
            	          
78453      ,	RspTx_Vld
            	         
78454      ,	SubFound
            	        
78455      ,	Sys_Clk
            	       
78456      ,	Sys_Clk_ClkS
            	            
78457      ,	Sys_Clk_En
            	          
78458      ,	Sys_Clk_EnS
            	           
78459      ,	Sys_Clk_RetRstN
            	               
78460      ,	Sys_Clk_RstN
            	            
78461      ,	Sys_Clk_Tm
            	          
78462      ,	Sys_Pwr_Idle
            	            
78463      ,	Sys_Pwr_WakeUp
            	              
78464      ,	WrCxt
            	     
78465      );
             
78466      	input  [27:0]  AddrMask        ;
           	                                
78467      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
78468      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
78469      	input  [2:0]   CxtRd_Echo      ;
           	                                
78470      	input          CxtRd_Head      ;
           	                                
78471      	input  [6:0]   CxtRd_Len1      ;
           	                                
78472      	input  [3:0]   CxtRd_OpcT      ;
           	                                
78473      	input          CxtRd_RdAlign   ;
           	                                
78474      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
78475      	output [7:0]   CxtWr_AddLd0    ;
           	                                
78476      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
78477      	output [2:0]   CxtWr_Echo      ;
           	                                
78478      	output         CxtWr_Head      ;
           	                                
78479      	output [6:0]   CxtWr_Len1      ;
           	                                
78480      	output [3:0]   CxtWr_OpcT      ;
           	                                
78481      	output         CxtWr_RdAlign   ;
           	                                
78482      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
78483      	input          Debug           ;
           	                                
78484      	input          Empty           ;
           	                                
78485      	input          PathFound       ;
           	                                
78486      	input  [215:0] ReqRx_Data      ;
           	                                
78487      	input          ReqRx_Head      ;
           	                                
78488      	output         ReqRx_Rdy       ;
           	                                
78489      	input          ReqRx_Tail      ;
           	                                
78490      	input          ReqRx_Vld       ;
           	                                
78491      	output [215:0] ReqTx_Data      ;
           	                                
78492      	output         ReqTx_Head      ;
           	                                
78493      	input          ReqTx_Rdy       ;
           	                                
78494      	output         ReqTx_Tail      ;
           	                                
78495      	output         ReqTx_Vld       ;
           	                                
78496      	input  [215:0] RspRx_Data      ;
           	                                
78497      	input          RspRx_Head      ;
           	                                
78498      	output         RspRx_Rdy       ;
           	                                
78499      	input          RspRx_Tail      ;
           	                                
78500      	input          RspRx_Vld       ;
           	                                
78501      	output [215:0] RspTx_Data      ;
           	                                
78502      	output         RspTx_Head      ;
           	                                
78503      	input          RspTx_Rdy       ;
           	                                
78504      	output         RspTx_Tail      ;
           	                                
78505      	output         RspTx_Vld       ;
           	                                
78506      	input          SubFound        ;
           	                                
78507      	input          Sys_Clk         ;
           	                                
78508      	input          Sys_Clk_ClkS    ;
           	                                
78509      	input          Sys_Clk_En      ;
           	                                
78510      	input          Sys_Clk_EnS     ;
           	                                
78511      	input          Sys_Clk_RetRstN ;
           	                                
78512      	input          Sys_Clk_RstN    ;
           	                                
78513      	input          Sys_Clk_Tm      ;
           	                                
78514      	output         Sys_Pwr_Idle    ;
           	                                
78515      	output         Sys_Pwr_WakeUp  ;
           	                                
78516      	output         WrCxt           ;
           	                                
78517      	wire [1:0]   u_298c              ;
           	                                  
78518      	wire [15:0]  u_4c36              ;
           	                                  
78519      	wire         u_6_IDLE_WAIT       ;
           	                                  
78520      	wire         u_6_RSP_IDLE        ;
           	                                  
78521      	wire         u_6_WAIT_RSP        ;
           	                                  
78522      	wire [13:0]  u_7df2_3            ;
           	                                  
78523      	wire [1:0]   u_7df2_4            ;
           	                                  
78524      	wire [13:0]  u_8bb4_3            ;
           	                                  
78525      	wire [1:0]   u_8bb4_4            ;
           	                                  
78526      	wire         u_9d54              ;
           	                                  
78527      	wire [15:0]  u_ab1f              ;
           	                                  
78528      	wire [1:0]   u_b9ec              ;
           	                                  
78529      	wire [1:0]   u_bdb6              ;
           	                                  
78530      	wire [1:0]   Arb_Gnt             ;
           	                                  
78531      	wire         Arb_Rdy             ;
           	                                  
78532      	wire [1:0]   Arb_Req             ;
           	                                  
78533      	wire         Arb_Vld             ;
           	                                  
78534      	wire [1:0]   CurState            ;
           	                                  
78535      	wire         CxtRdy              ;
           	                                  
78536      	wire         CxtVld              ;
           	                                  
78537      	wire         LoopBack            ;
           	                                  
78538      	wire         LoopPld             ;
           	                                  
78539      	wire [13:0]  NullRx_RouteId      ;
           	                                  
78540      	wire [1:0]   NullRx_Status       ;
           	                                  
78541      	wire [13:0]  NullTx_RouteId      ;
           	                                  
78542      	wire [1:0]   NullTx_Status       ;
           	                                  
78543      	wire         Pwr_BusErr_Idle     ;
           	                                  
78544      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
78545      	wire         Pwr_Cxt_Idle        ;
           	                                  
78546      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
78547      	wire         Req_HdrVld          ;
           	                                  
78548      	wire [215:0] ReqTx0_Data         ;
           	                                  
78549      	wire         ReqTx0_Head         ;
           	                                  
78550      	wire         ReqTx0_Rdy          ;
           	                                  
78551      	wire         ReqTx0_Tail         ;
           	                                  
78552      	wire         ReqTx0_Vld          ;
           	                                  
78553      	wire [215:0] Rsp_Data            ;
           	                                  
78554      	wire         Rsp_Rdy             ;
           	                                  
78555      	wire         Rsp_Vld             ;
           	                                  
78556      	wire [15:0]  RspBe               ;
           	                                  
78557      	wire [145:0] RspDatum            ;
           	                                  
78558      	wire [69:0]  RspHdr              ;
           	                                  
78559      	wire         RspRdy              ;
           	                                  
78560      	wire [7:0]   RspUser             ;
           	                                  
78561      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
78562      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
78563      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
78564      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
78565      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
78566      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
78567      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
78568      	wire [215:0] RxErr_Data          ;
           	                                  
78569      	wire         RxErr_Head          ;
           	                                  
78570      	wire         RxErr_Rdy           ;
           	                                  
78571      	wire         RxErr_Tail          ;
           	                                  
78572      	wire         RxErr_Vld           ;
           	                                  
78573      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
78574      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
78575      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
78576      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
78577      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
78578      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
78579      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
78580      	assign u_298c = RxErr_Data [196:195];
           	                                     
78581      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
78582      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
78583      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
78584      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
78585      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
78586      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
78587      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
78588      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
78589      	assign u_8bb4_4 = NullRx_Status;
           	                                
78590      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
78591      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
78592      		.Gnt( Arb_Gnt )
           		               
78593      	,	.Rdy( Arb_Rdy )
           	 	               
78594      	,	.Req( Arb_Req )
           	 	               
78595      	,	.ReqArbIn( 2'b0 )
           	 	                 
78596      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78597      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78598      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78599      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78600      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78601      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78602      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78603      	,	.Sys_Pwr_Idle( )
           	 	                
78604      	,	.Sys_Pwr_WakeUp( )
           	 	                  
78605      	,	.Vld( Arb_Vld )
           	 	               
78606      	);
           	  
78607      	assign NullTx_RouteId = u_7df2_3;
           	                                 
78608      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
78609      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
78610      	assign NullTx_Status = u_7df2_4;
           	                                
78611      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
78612      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
78613      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
78614      	assign RspUser = { 8'b0 };
           	                          
78615      	assign RspWord_Hdr_User = RspUser;
           	                                  
78616      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
78617      	assign RspHdr =
           	               
78618      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
78619      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
78620      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78224      	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
           	<font color = "green">-1-</font> 	                                
78225      	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
           <font color = "green">	==></font>
78226      	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                                  
78227      	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78241      	,	.Axi_aw_addr( Axi1_Aw_Addr )
           	<font color = "green">-1-</font> 	                            
78242      	,	.Axi_aw_burst( Axi1_Aw_Burst )
           <font color = "green">	==></font>
78243      	,	.Axi_aw_cache( Axi1_Aw_Cache )
           	<font color = "red">-2-</font> 	                              
78244      	,	.Axi_aw_id( Axi1_Aw_Id )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78246      	,	.Axi_aw_lock( Axi1_Aw_Lock )
           	<font color = "green">-1-</font> 	                            
78247      	,	.Axi_aw_prot( Axi1_Aw_Prot )
           <font color = "green">	==></font>
78248      	,	.Axi_aw_ready( Axi1_Aw_Ready )
           	<font color = "red">-2-</font> 	                              
78249      	,	.Axi_aw_size( Axi1_Aw_Size )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78251      	,	.Axi_w_data( Axi1_W_Data )
           	<font color = "green">-1-</font> 	                          
78252      	,	.Axi_w_last( Axi1_W_Last )
           <font color = "green">	==></font>
78253      	,	.Axi_w_ready( Axi1_W_Ready )
           	<font color = "red">-2-</font> 	                            
78254      	,	.Axi_w_strb( Axi1_W_Strb )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78256      	,	.Gen_Req_Addr( GenLcl_Req_Addr )
           	<font color = "green">-1-</font> 	                                
78257      	,	.Gen_Req_Be( GenLcl_Req_Be )
           <font color = "green">	==></font>
78258      	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
           	<font color = "red">-2-</font> 	                                          
78259      	,	.Gen_Req_Data( GenLcl_Req_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78262      	,	.Gen_Req_Lock( GenLcl_Req_Lock )
           	<font color = "red">-1-</font> 	                                
78263      	,	.Gen_Req_Opc( GenLcl_Req_Opc )
           <font color = "red">	==></font>
78264      	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
           <font color = "red">	==></font>
78265      	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
           <font color = "green">	==></font>
78266      	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78270      	,	.LockAbort( LockAbort )
           	<font color = "green">-1-</font> 	                       
78271      	,	.PwrOn( 1'b1 )
           <font color = "green">	==></font>
78272      	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
78273      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78275      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "green">-1-</font> 	                           
78276      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "green">	==></font>
78277      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "red">-2-</font> 	                             
78278      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78279      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
78280      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
78281      	);
           	  
78282      	assign Axi_ar_addr = Axi1_Ar_Addr;
           	                                  
78283      	assign Axi_ar_burst = Axi1_Ar_Burst;
           	                                    
78284      	assign Axi_ar_cache = Axi1_Ar_Cache;
           	                                    
78285      	assign Axi_ar_id = Axi1_Ar_Id;
           	                              
78286      	assign Axi_ar_len = Axi1_Ar_Len;
           	                                
78287      	assign Axi_ar_lock = Axi1_Ar_Lock;
           	                                  
78288      	assign Axi_ar_prot = Axi1_Ar_Prot;
           	                                  
78289      	assign Axi_ar_size = Axi1_Ar_Size;
           	                                  
78290      	assign Axi_ar_valid = Axi1_Ar_Valid;
           	                                    
78291      	assign Axi_aw_addr = Axi1_Aw_Addr;
           	                                  
78292      	assign Axi_aw_burst = Axi1_Aw_Burst;
           	                                    
78293      	assign Axi_aw_cache = Axi1_Aw_Cache;
           	                                    
78294      	assign Axi_aw_id = Axi1_Aw_Id;
           	                              
78295      	assign Axi_aw_len = Axi1_Aw_Len;
           	                                
78296      	assign Axi_aw_lock = Axi1_Aw_Lock;
           	                                  
78297      	assign Axi_aw_prot = Axi1_Aw_Prot;
           	                                  
78298      	assign Axi_aw_size = Axi1_Aw_Size;
           	                                  
78299      	assign Axi_aw_valid = Axi1_Aw_Valid;
           	                                    
78300      	assign Axi_w_data = Axi1_W_Data;
           	                                
78301      	assign Axi_w_last = Axi1_W_Last;
           	                                
78302      	assign Axi_w_strb = Axi1_W_Strb;
           	                                
78303      	assign Axi_w_valid = Axi1_W_Valid;
           	                                  
78304      	assign Debug_PwrOn = 1'b1;
           	                          
78305      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
78306      	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
           	                                                      
78307      	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	                                              
78308      	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
78309      	assign InfoMultiBeatExcl =
           	                          
78310      				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 7'b0001111 >= Gen_Req_Len1 );
           				                                                                                                           
78311      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78312      		if ( ! Sys_Clk_RstN )
           		                     
78313      			First <= #1.0 ( 1'b1 );
           			                       
78314      		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		                                     
78315      			First <= #1.0 ( Gen_Req_Last );
           			                               
78316      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78317      		if ( ! Sys_Clk_RstN )
           		                     
78318      			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			                                       
78319      		else if ( ~ InfoMultiBeatExclOnce )
           		                                   
78320      			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           			                                                    
78321      	// synopsys translate_off
           	                         
78322      	// synthesis translate_off
           	                          
78323      	always @( posedge Sys_Clk )
           	                           
78324      		if ( Sys_Clk_RstN & InfoMultiBeatExcl & ~ InfoMultiBeatExclOnce & !($test$plusargs("disableAllHwInfo")) & !($test$plusargs("disableHwInfoAAB#000"))) begin
           		                                                                                                                                                          
78325      			$display("%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.",$realtime); if ($test$plusargs("stopOnHwInfoAAB#000")) $stop;
           			                                                                                                                                                              
78326      		end
           		   
78327      	// synthesis translate_on
           	                         
78328      	// synopsys translate_on
           	                        
78329      	endmodule
           	         
78330      
           
78331      
           
78332      
           
78333      // FlexNoC version    : 4.7.0
                                        
78334      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78335      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78336      // ExportOption       : /verilog
                                           
78337      
           
78338      `timescale 1ps/1ps
                             
78339      module rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc (
                                                   
78340      	IdInfo_0_AddrBase
           	                 
78341      ,	IdInfo_0_AddrMask
            	                 
78342      ,	IdInfo_0_Debug
            	              
78343      ,	IdInfo_1_AddrBase
            	                 
78344      ,	IdInfo_1_AddrMask
            	                 
78345      ,	IdInfo_1_Debug
            	              
78346      ,	Translation_0_Aperture
            	                      
78347      ,	Translation_0_PathFound
            	                       
78348      ,	Translation_0_SubFound
            	                      
78349      );
             
78350      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78351      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78352      	output        IdInfo_0_Debug          ;
           	                                       
78353      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78354      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78355      	output        IdInfo_1_Debug          ;
           	                                       
78356      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78357      	output        Translation_0_PathFound ;
           	                                       
78358      	output        Translation_0_SubFound  ;
           	                                       
78359      	wire [8:0] u_28b6 ;
           	                   
78360      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78361      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78362      	assign IdInfo_0_Debug = 1'b0;
           	                             
78363      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78364      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78365      	assign IdInfo_1_Debug = 1'b0;
           	                             
78366      	assign u_28b6 = Translation_0_Aperture;
           	                                       
78367      	assign Translation_0_PathFound = u_28b6 == 9'b010010010;
           	                                                        
78368      	assign Translation_0_SubFound = 1'b1;
           	                                     
78369      endmodule
                    
78370      
           
78371      `timescale 1ps/1ps
                             
78372      module rsnoc_z_H_R_G_T2_Tt_U_a5ff71d3 (
                                                  
78373      	IdInfo_0_AddrBase
           	                 
78374      ,	IdInfo_0_AddrMask
            	                 
78375      ,	IdInfo_0_Debug
            	              
78376      ,	IdInfo_1_AddrBase
            	                 
78377      ,	IdInfo_1_AddrMask
            	                 
78378      ,	IdInfo_1_Debug
            	              
78379      ,	Translation_0_Aperture
            	                      
78380      ,	Translation_0_PathFound
            	                       
78381      ,	Translation_0_SubFound
            	                      
78382      );
             
78383      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78384      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78385      	output        IdInfo_0_Debug          ;
           	                                       
78386      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78387      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78388      	output        IdInfo_1_Debug          ;
           	                                       
78389      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78390      	output        Translation_0_PathFound ;
           	                                       
78391      	output        Translation_0_SubFound  ;
           	                                       
78392      	rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc Isp(
           	                                    
78393      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
78394      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
78395      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
78396      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
78397      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
78398      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
78399      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
78400      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
78401      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
78402      	);
           	  
78403      endmodule
                    
78404      
           
78405      
           
78406      
           
78407      // FlexNoC version    : 4.7.0
                                        
78408      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78409      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78410      // ExportOption       : /verilog
                                           
78411      
           
78412      `timescale 1ps/1ps
                             
78413      module rsnoc_z_H_R_G_T2_F_U_3c2e7317 (
                                                 
78414      	AddrMask
           	        
78415      ,	CxtRd_AddLd0
            	            
78416      ,	CxtRd_Addr4Be
            	             
78417      ,	CxtRd_Echo
            	          
78418      ,	CxtRd_Head
            	          
78419      ,	CxtRd_Len1
            	          
78420      ,	CxtRd_OpcT
            	          
78421      ,	CxtRd_RdAlign
            	             
78422      ,	CxtRd_RouteIdZ
            	              
78423      ,	CxtWr_AddLd0
            	            
78424      ,	CxtWr_Addr4Be
            	             
78425      ,	CxtWr_Echo
            	          
78426      ,	CxtWr_Head
            	          
78427      ,	CxtWr_Len1
            	          
78428      ,	CxtWr_OpcT
            	          
78429      ,	CxtWr_RdAlign
            	             
78430      ,	CxtWr_RouteIdZ
            	              
78431      ,	Debug
            	     
78432      ,	Empty
            	     
78433      ,	PathFound
            	         
78434      ,	ReqRx_Data
            	          
78435      ,	ReqRx_Head
            	          
78436      ,	ReqRx_Rdy
            	         
78437      ,	ReqRx_Tail
            	          
78438      ,	ReqRx_Vld
            	         
78439      ,	ReqTx_Data
            	          
78440      ,	ReqTx_Head
            	          
78441      ,	ReqTx_Rdy
            	         
78442      ,	ReqTx_Tail
            	          
78443      ,	ReqTx_Vld
            	         
78444      ,	RspRx_Data
            	          
78445      ,	RspRx_Head
            	          
78446      ,	RspRx_Rdy
            	         
78447      ,	RspRx_Tail
            	          
78448      ,	RspRx_Vld
            	         
78449      ,	RspTx_Data
            	          
78450      ,	RspTx_Head
            	          
78451      ,	RspTx_Rdy
            	         
78452      ,	RspTx_Tail
            	          
78453      ,	RspTx_Vld
            	         
78454      ,	SubFound
            	        
78455      ,	Sys_Clk
            	       
78456      ,	Sys_Clk_ClkS
            	            
78457      ,	Sys_Clk_En
            	          
78458      ,	Sys_Clk_EnS
            	           
78459      ,	Sys_Clk_RetRstN
            	               
78460      ,	Sys_Clk_RstN
            	            
78461      ,	Sys_Clk_Tm
            	          
78462      ,	Sys_Pwr_Idle
            	            
78463      ,	Sys_Pwr_WakeUp
            	              
78464      ,	WrCxt
            	     
78465      );
             
78466      	input  [27:0]  AddrMask        ;
           	                                
78467      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
78468      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
78469      	input  [2:0]   CxtRd_Echo      ;
           	                                
78470      	input          CxtRd_Head      ;
           	                                
78471      	input  [6:0]   CxtRd_Len1      ;
           	                                
78472      	input  [3:0]   CxtRd_OpcT      ;
           	                                
78473      	input          CxtRd_RdAlign   ;
           	                                
78474      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
78475      	output [7:0]   CxtWr_AddLd0    ;
           	                                
78476      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
78477      	output [2:0]   CxtWr_Echo      ;
           	                                
78478      	output         CxtWr_Head      ;
           	                                
78479      	output [6:0]   CxtWr_Len1      ;
           	                                
78480      	output [3:0]   CxtWr_OpcT      ;
           	                                
78481      	output         CxtWr_RdAlign   ;
           	                                
78482      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
78483      	input          Debug           ;
           	                                
78484      	input          Empty           ;
           	                                
78485      	input          PathFound       ;
           	                                
78486      	input  [215:0] ReqRx_Data      ;
           	                                
78487      	input          ReqRx_Head      ;
           	                                
78488      	output         ReqRx_Rdy       ;
           	                                
78489      	input          ReqRx_Tail      ;
           	                                
78490      	input          ReqRx_Vld       ;
           	                                
78491      	output [215:0] ReqTx_Data      ;
           	                                
78492      	output         ReqTx_Head      ;
           	                                
78493      	input          ReqTx_Rdy       ;
           	                                
78494      	output         ReqTx_Tail      ;
           	                                
78495      	output         ReqTx_Vld       ;
           	                                
78496      	input  [215:0] RspRx_Data      ;
           	                                
78497      	input          RspRx_Head      ;
           	                                
78498      	output         RspRx_Rdy       ;
           	                                
78499      	input          RspRx_Tail      ;
           	                                
78500      	input          RspRx_Vld       ;
           	                                
78501      	output [215:0] RspTx_Data      ;
           	                                
78502      	output         RspTx_Head      ;
           	                                
78503      	input          RspTx_Rdy       ;
           	                                
78504      	output         RspTx_Tail      ;
           	                                
78505      	output         RspTx_Vld       ;
           	                                
78506      	input          SubFound        ;
           	                                
78507      	input          Sys_Clk         ;
           	                                
78508      	input          Sys_Clk_ClkS    ;
           	                                
78509      	input          Sys_Clk_En      ;
           	                                
78510      	input          Sys_Clk_EnS     ;
           	                                
78511      	input          Sys_Clk_RetRstN ;
           	                                
78512      	input          Sys_Clk_RstN    ;
           	                                
78513      	input          Sys_Clk_Tm      ;
           	                                
78514      	output         Sys_Pwr_Idle    ;
           	                                
78515      	output         Sys_Pwr_WakeUp  ;
           	                                
78516      	output         WrCxt           ;
           	                                
78517      	wire [1:0]   u_298c              ;
           	                                  
78518      	wire [15:0]  u_4c36              ;
           	                                  
78519      	wire         u_6_IDLE_WAIT       ;
           	                                  
78520      	wire         u_6_RSP_IDLE        ;
           	                                  
78521      	wire         u_6_WAIT_RSP        ;
           	                                  
78522      	wire [13:0]  u_7df2_3            ;
           	                                  
78523      	wire [1:0]   u_7df2_4            ;
           	                                  
78524      	wire [13:0]  u_8bb4_3            ;
           	                                  
78525      	wire [1:0]   u_8bb4_4            ;
           	                                  
78526      	wire         u_9d54              ;
           	                                  
78527      	wire [15:0]  u_ab1f              ;
           	                                  
78528      	wire [1:0]   u_b9ec              ;
           	                                  
78529      	wire [1:0]   u_bdb6              ;
           	                                  
78530      	wire [1:0]   Arb_Gnt             ;
           	                                  
78531      	wire         Arb_Rdy             ;
           	                                  
78532      	wire [1:0]   Arb_Req             ;
           	                                  
78533      	wire         Arb_Vld             ;
           	                                  
78534      	wire [1:0]   CurState            ;
           	                                  
78535      	wire         CxtRdy              ;
           	                                  
78536      	wire         CxtVld              ;
           	                                  
78537      	wire         LoopBack            ;
           	                                  
78538      	wire         LoopPld             ;
           	                                  
78539      	wire [13:0]  NullRx_RouteId      ;
           	                                  
78540      	wire [1:0]   NullRx_Status       ;
           	                                  
78541      	wire [13:0]  NullTx_RouteId      ;
           	                                  
78542      	wire [1:0]   NullTx_Status       ;
           	                                  
78543      	wire         Pwr_BusErr_Idle     ;
           	                                  
78544      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
78545      	wire         Pwr_Cxt_Idle        ;
           	                                  
78546      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
78547      	wire         Req_HdrVld          ;
           	                                  
78548      	wire [215:0] ReqTx0_Data         ;
           	                                  
78549      	wire         ReqTx0_Head         ;
           	                                  
78550      	wire         ReqTx0_Rdy          ;
           	                                  
78551      	wire         ReqTx0_Tail         ;
           	                                  
78552      	wire         ReqTx0_Vld          ;
           	                                  
78553      	wire [215:0] Rsp_Data            ;
           	                                  
78554      	wire         Rsp_Rdy             ;
           	                                  
78555      	wire         Rsp_Vld             ;
           	                                  
78556      	wire [15:0]  RspBe               ;
           	                                  
78557      	wire [145:0] RspDatum            ;
           	                                  
78558      	wire [69:0]  RspHdr              ;
           	                                  
78559      	wire         RspRdy              ;
           	                                  
78560      	wire [7:0]   RspUser             ;
           	                                  
78561      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
78562      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
78563      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
78564      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
78565      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
78566      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
78567      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
78568      	wire [215:0] RxErr_Data          ;
           	                                  
78569      	wire         RxErr_Head          ;
           	                                  
78570      	wire         RxErr_Rdy           ;
           	                                  
78571      	wire         RxErr_Tail          ;
           	                                  
78572      	wire         RxErr_Vld           ;
           	                                  
78573      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
78574      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
78575      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
78576      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
78577      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
78578      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
78579      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
78580      	assign u_298c = RxErr_Data [196:195];
           	                                     
78581      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
78582      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
78583      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
78584      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
78585      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
78586      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
78587      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
78588      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
78589      	assign u_8bb4_4 = NullRx_Status;
           	                                
78590      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
78591      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
78592      		.Gnt( Arb_Gnt )
           		               
78593      	,	.Rdy( Arb_Rdy )
           	 	               
78594      	,	.Req( Arb_Req )
           	 	               
78595      	,	.ReqArbIn( 2'b0 )
           	 	                 
78596      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78597      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78598      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78599      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78600      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78601      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78602      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78603      	,	.Sys_Pwr_Idle( )
           	 	                
78604      	,	.Sys_Pwr_WakeUp( )
           	 	                  
78605      	,	.Vld( Arb_Vld )
           	 	               
78606      	);
           	  
78607      	assign NullTx_RouteId = u_7df2_3;
           	                                 
78608      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
78609      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
78610      	assign NullTx_Status = u_7df2_4;
           	                                
78611      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
78612      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
78613      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
78614      	assign RspUser = { 8'b0 };
           	                          
78615      	assign RspWord_Hdr_User = RspUser;
           	                                  
78616      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
78617      	assign RspHdr =
           	               
78618      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
78619      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
78620      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78280      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	<font color = "green">-1-</font> 	                                
78281      	);
           <font color = "green">	==></font>
78282      	assign Axi_ar_addr = Axi1_Ar_Addr;
           	<font color = "red">-2-</font>                                  
78283      	assign Axi_ar_burst = Axi1_Ar_Burst;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78297      	assign Axi_aw_prot = Axi1_Aw_Prot;
           	<font color = "green">-1-</font>                                  
78298      	assign Axi_aw_size = Axi1_Aw_Size;
           <font color = "green">	==></font>
78299      	assign Axi_aw_valid = Axi1_Aw_Valid;
           	<font color = "red">-2-</font>                                    
78300      	assign Axi_w_data = Axi1_W_Data;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78302      	assign Axi_w_strb = Axi1_W_Strb;
           	<font color = "green">-1-</font>                                
78303      	assign Axi_w_valid = Axi1_W_Valid;
           <font color = "green">	==></font>
78304      	assign Debug_PwrOn = 1'b1;
           	<font color = "red">-2-</font>                          
78305      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78307      	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	<font color = "green">-1-</font>                                              
78308      	assign WakeUp_Gen = Gen_Req_Vld;
           <font color = "green">	==></font>
78309      	assign InfoMultiBeatExcl =
           	<font color = "red">-2-</font>                          
78310      				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 7'b0001111 >= Gen_Req_Len1 );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78312      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78313      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
78314      		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		     <font color = "red">-2-</font>  
78315      			First <= #1.0 ( Gen_Req_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78318      			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			<font color = "red">-1-</font>                                       
78319      		else if ( ~ InfoMultiBeatExclOnce )
           <font color = "red">		==></font>
78320      			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           <font color = "red">			==></font>
78321      	// synopsys translate_off
           <font color = "green">	==></font>
78322      	// synthesis translate_off
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78326      		end
           		<font color = "green">-1-</font>   
78327      	// synthesis translate_on
           <font color = "green">	==></font>
78328      	// synopsys translate_on
           	                        <font color = "red">-2-</font>
78329      	endmodule
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78331      
           <font color = "green">-1-</font>
78332      
           <font color = "green">==></font>
78333      // FlexNoC version    : 4.7.0
                                        <font color = "red">-2-</font>
78334      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78335      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78336      // ExportOption       : /verilog
                                           
78337      
           
78338      `timescale 1ps/1ps
                             
78339      module rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc (
                                                   
78340      	IdInfo_0_AddrBase
           	                 
78341      ,	IdInfo_0_AddrMask
            	                 
78342      ,	IdInfo_0_Debug
            	              
78343      ,	IdInfo_1_AddrBase
            	                 
78344      ,	IdInfo_1_AddrMask
            	                 
78345      ,	IdInfo_1_Debug
            	              
78346      ,	Translation_0_Aperture
            	                      
78347      ,	Translation_0_PathFound
            	                       
78348      ,	Translation_0_SubFound
            	                      
78349      );
             
78350      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78351      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78352      	output        IdInfo_0_Debug          ;
           	                                       
78353      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78354      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78355      	output        IdInfo_1_Debug          ;
           	                                       
78356      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78357      	output        Translation_0_PathFound ;
           	                                       
78358      	output        Translation_0_SubFound  ;
           	                                       
78359      	wire [8:0] u_28b6 ;
           	                   
78360      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78361      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78362      	assign IdInfo_0_Debug = 1'b0;
           	                             
78363      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
78364      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
78365      	assign IdInfo_1_Debug = 1'b0;
           	                             
78366      	assign u_28b6 = Translation_0_Aperture;
           	                                       
78367      	assign Translation_0_PathFound = u_28b6 == 9'b010010010;
           	                                                        
78368      	assign Translation_0_SubFound = 1'b1;
           	                                     
78369      endmodule
                    
78370      
           
78371      `timescale 1ps/1ps
                             
78372      module rsnoc_z_H_R_G_T2_Tt_U_a5ff71d3 (
                                                  
78373      	IdInfo_0_AddrBase
           	                 
78374      ,	IdInfo_0_AddrMask
            	                 
78375      ,	IdInfo_0_Debug
            	              
78376      ,	IdInfo_1_AddrBase
            	                 
78377      ,	IdInfo_1_AddrMask
            	                 
78378      ,	IdInfo_1_Debug
            	              
78379      ,	Translation_0_Aperture
            	                      
78380      ,	Translation_0_PathFound
            	                       
78381      ,	Translation_0_SubFound
            	                      
78382      );
             
78383      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
78384      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
78385      	output        IdInfo_0_Debug          ;
           	                                       
78386      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
78387      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
78388      	output        IdInfo_1_Debug          ;
           	                                       
78389      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
78390      	output        Translation_0_PathFound ;
           	                                       
78391      	output        Translation_0_SubFound  ;
           	                                       
78392      	rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc Isp(
           	                                    
78393      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
78394      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
78395      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
78396      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
78397      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
78398      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
78399      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
78400      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
78401      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
78402      	);
           	  
78403      endmodule
                    
78404      
           
78405      
           
78406      
           
78407      // FlexNoC version    : 4.7.0
                                        
78408      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
78409      // Exported Structure : /Specification.Architecture.Structure
                                                                        
78410      // ExportOption       : /verilog
                                           
78411      
           
78412      `timescale 1ps/1ps
                             
78413      module rsnoc_z_H_R_G_T2_F_U_3c2e7317 (
                                                 
78414      	AddrMask
           	        
78415      ,	CxtRd_AddLd0
            	            
78416      ,	CxtRd_Addr4Be
            	             
78417      ,	CxtRd_Echo
            	          
78418      ,	CxtRd_Head
            	          
78419      ,	CxtRd_Len1
            	          
78420      ,	CxtRd_OpcT
            	          
78421      ,	CxtRd_RdAlign
            	             
78422      ,	CxtRd_RouteIdZ
            	              
78423      ,	CxtWr_AddLd0
            	            
78424      ,	CxtWr_Addr4Be
            	             
78425      ,	CxtWr_Echo
            	          
78426      ,	CxtWr_Head
            	          
78427      ,	CxtWr_Len1
            	          
78428      ,	CxtWr_OpcT
            	          
78429      ,	CxtWr_RdAlign
            	             
78430      ,	CxtWr_RouteIdZ
            	              
78431      ,	Debug
            	     
78432      ,	Empty
            	     
78433      ,	PathFound
            	         
78434      ,	ReqRx_Data
            	          
78435      ,	ReqRx_Head
            	          
78436      ,	ReqRx_Rdy
            	         
78437      ,	ReqRx_Tail
            	          
78438      ,	ReqRx_Vld
            	         
78439      ,	ReqTx_Data
            	          
78440      ,	ReqTx_Head
            	          
78441      ,	ReqTx_Rdy
            	         
78442      ,	ReqTx_Tail
            	          
78443      ,	ReqTx_Vld
            	         
78444      ,	RspRx_Data
            	          
78445      ,	RspRx_Head
            	          
78446      ,	RspRx_Rdy
            	         
78447      ,	RspRx_Tail
            	          
78448      ,	RspRx_Vld
            	         
78449      ,	RspTx_Data
            	          
78450      ,	RspTx_Head
            	          
78451      ,	RspTx_Rdy
            	         
78452      ,	RspTx_Tail
            	          
78453      ,	RspTx_Vld
            	         
78454      ,	SubFound
            	        
78455      ,	Sys_Clk
            	       
78456      ,	Sys_Clk_ClkS
            	            
78457      ,	Sys_Clk_En
            	          
78458      ,	Sys_Clk_EnS
            	           
78459      ,	Sys_Clk_RetRstN
            	               
78460      ,	Sys_Clk_RstN
            	            
78461      ,	Sys_Clk_Tm
            	          
78462      ,	Sys_Pwr_Idle
            	            
78463      ,	Sys_Pwr_WakeUp
            	              
78464      ,	WrCxt
            	     
78465      );
             
78466      	input  [27:0]  AddrMask        ;
           	                                
78467      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
78468      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
78469      	input  [2:0]   CxtRd_Echo      ;
           	                                
78470      	input          CxtRd_Head      ;
           	                                
78471      	input  [6:0]   CxtRd_Len1      ;
           	                                
78472      	input  [3:0]   CxtRd_OpcT      ;
           	                                
78473      	input          CxtRd_RdAlign   ;
           	                                
78474      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
78475      	output [7:0]   CxtWr_AddLd0    ;
           	                                
78476      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
78477      	output [2:0]   CxtWr_Echo      ;
           	                                
78478      	output         CxtWr_Head      ;
           	                                
78479      	output [6:0]   CxtWr_Len1      ;
           	                                
78480      	output [3:0]   CxtWr_OpcT      ;
           	                                
78481      	output         CxtWr_RdAlign   ;
           	                                
78482      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
78483      	input          Debug           ;
           	                                
78484      	input          Empty           ;
           	                                
78485      	input          PathFound       ;
           	                                
78486      	input  [215:0] ReqRx_Data      ;
           	                                
78487      	input          ReqRx_Head      ;
           	                                
78488      	output         ReqRx_Rdy       ;
           	                                
78489      	input          ReqRx_Tail      ;
           	                                
78490      	input          ReqRx_Vld       ;
           	                                
78491      	output [215:0] ReqTx_Data      ;
           	                                
78492      	output         ReqTx_Head      ;
           	                                
78493      	input          ReqTx_Rdy       ;
           	                                
78494      	output         ReqTx_Tail      ;
           	                                
78495      	output         ReqTx_Vld       ;
           	                                
78496      	input  [215:0] RspRx_Data      ;
           	                                
78497      	input          RspRx_Head      ;
           	                                
78498      	output         RspRx_Rdy       ;
           	                                
78499      	input          RspRx_Tail      ;
           	                                
78500      	input          RspRx_Vld       ;
           	                                
78501      	output [215:0] RspTx_Data      ;
           	                                
78502      	output         RspTx_Head      ;
           	                                
78503      	input          RspTx_Rdy       ;
           	                                
78504      	output         RspTx_Tail      ;
           	                                
78505      	output         RspTx_Vld       ;
           	                                
78506      	input          SubFound        ;
           	                                
78507      	input          Sys_Clk         ;
           	                                
78508      	input          Sys_Clk_ClkS    ;
           	                                
78509      	input          Sys_Clk_En      ;
           	                                
78510      	input          Sys_Clk_EnS     ;
           	                                
78511      	input          Sys_Clk_RetRstN ;
           	                                
78512      	input          Sys_Clk_RstN    ;
           	                                
78513      	input          Sys_Clk_Tm      ;
           	                                
78514      	output         Sys_Pwr_Idle    ;
           	                                
78515      	output         Sys_Pwr_WakeUp  ;
           	                                
78516      	output         WrCxt           ;
           	                                
78517      	wire [1:0]   u_298c              ;
           	                                  
78518      	wire [15:0]  u_4c36              ;
           	                                  
78519      	wire         u_6_IDLE_WAIT       ;
           	                                  
78520      	wire         u_6_RSP_IDLE        ;
           	                                  
78521      	wire         u_6_WAIT_RSP        ;
           	                                  
78522      	wire [13:0]  u_7df2_3            ;
           	                                  
78523      	wire [1:0]   u_7df2_4            ;
           	                                  
78524      	wire [13:0]  u_8bb4_3            ;
           	                                  
78525      	wire [1:0]   u_8bb4_4            ;
           	                                  
78526      	wire         u_9d54              ;
           	                                  
78527      	wire [15:0]  u_ab1f              ;
           	                                  
78528      	wire [1:0]   u_b9ec              ;
           	                                  
78529      	wire [1:0]   u_bdb6              ;
           	                                  
78530      	wire [1:0]   Arb_Gnt             ;
           	                                  
78531      	wire         Arb_Rdy             ;
           	                                  
78532      	wire [1:0]   Arb_Req             ;
           	                                  
78533      	wire         Arb_Vld             ;
           	                                  
78534      	wire [1:0]   CurState            ;
           	                                  
78535      	wire         CxtRdy              ;
           	                                  
78536      	wire         CxtVld              ;
           	                                  
78537      	wire         LoopBack            ;
           	                                  
78538      	wire         LoopPld             ;
           	                                  
78539      	wire [13:0]  NullRx_RouteId      ;
           	                                  
78540      	wire [1:0]   NullRx_Status       ;
           	                                  
78541      	wire [13:0]  NullTx_RouteId      ;
           	                                  
78542      	wire [1:0]   NullTx_Status       ;
           	                                  
78543      	wire         Pwr_BusErr_Idle     ;
           	                                  
78544      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
78545      	wire         Pwr_Cxt_Idle        ;
           	                                  
78546      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
78547      	wire         Req_HdrVld          ;
           	                                  
78548      	wire [215:0] ReqTx0_Data         ;
           	                                  
78549      	wire         ReqTx0_Head         ;
           	                                  
78550      	wire         ReqTx0_Rdy          ;
           	                                  
78551      	wire         ReqTx0_Tail         ;
           	                                  
78552      	wire         ReqTx0_Vld          ;
           	                                  
78553      	wire [215:0] Rsp_Data            ;
           	                                  
78554      	wire         Rsp_Rdy             ;
           	                                  
78555      	wire         Rsp_Vld             ;
           	                                  
78556      	wire [15:0]  RspBe               ;
           	                                  
78557      	wire [145:0] RspDatum            ;
           	                                  
78558      	wire [69:0]  RspHdr              ;
           	                                  
78559      	wire         RspRdy              ;
           	                                  
78560      	wire [7:0]   RspUser             ;
           	                                  
78561      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
78562      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
78563      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
78564      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
78565      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
78566      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
78567      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
78568      	wire [215:0] RxErr_Data          ;
           	                                  
78569      	wire         RxErr_Head          ;
           	                                  
78570      	wire         RxErr_Rdy           ;
           	                                  
78571      	wire         RxErr_Tail          ;
           	                                  
78572      	wire         RxErr_Vld           ;
           	                                  
78573      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
78574      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
78575      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
78576      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
78577      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
78578      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
78579      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
78580      	assign u_298c = RxErr_Data [196:195];
           	                                     
78581      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
78582      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
78583      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
78584      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
78585      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
78586      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
78587      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
78588      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
78589      	assign u_8bb4_4 = NullRx_Status;
           	                                
78590      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
78591      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
78592      		.Gnt( Arb_Gnt )
           		               
78593      	,	.Rdy( Arb_Rdy )
           	 	               
78594      	,	.Req( Arb_Req )
           	 	               
78595      	,	.ReqArbIn( 2'b0 )
           	 	                 
78596      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78597      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78598      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78599      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78600      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78601      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78602      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78603      	,	.Sys_Pwr_Idle( )
           	 	                
78604      	,	.Sys_Pwr_WakeUp( )
           	 	                  
78605      	,	.Vld( Arb_Vld )
           	 	               
78606      	);
           	  
78607      	assign NullTx_RouteId = u_7df2_3;
           	                                 
78608      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
78609      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
78610      	assign NullTx_Status = u_7df2_4;
           	                                
78611      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
78612      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
78613      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
78614      	assign RspUser = { 8'b0 };
           	                          
78615      	assign RspWord_Hdr_User = RspUser;
           	                                  
78616      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
78617      	assign RspHdr =
           	               
78618      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
78619      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
78620      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78336      // ExportOption       : /verilog
                                           <font color = "green">-1-</font>
78337      
           <font color = "green">==></font>
78338      `timescale 1ps/1ps
           <font color = "red">-2-</font>                  
78339      module rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc (
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78353      	output [27:0] IdInfo_1_AddrBase       ;
           	<font color = "green">-1-</font>                                       
78354      	output [27:0] IdInfo_1_AddrMask       ;
           <font color = "green">	==></font>
78355      	output        IdInfo_1_Debug          ;
           	<font color = "red">-2-</font>                                       
78356      	input  [8:0]  Translation_0_Aperture  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78358      	output        Translation_0_SubFound  ;
           	<font color = "green">-1-</font>                                       
78359      	wire [8:0] u_28b6 ;
           <font color = "green">	==></font>
78360      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	<font color = "red">-2-</font>                                                            
78361      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78363      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	<font color = "green">-1-</font>                                                            
78364      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           <font color = "green">	==></font>
78365      	assign IdInfo_1_Debug = 1'b0;
           	<font color = "red">-2-</font>                             
78366      	assign u_28b6 = Translation_0_Aperture;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78368      	assign Translation_0_SubFound = 1'b1;
           	<font color = "green">-1-</font>                                     
78369      endmodule
           <font color = "green">==></font>
78370      
           <font color = "red">-2-</font>
78371      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78374      ,	IdInfo_0_AddrMask
           <font color = "red">-1-</font> 	                 
78375      ,	IdInfo_0_Debug
           <font color = "red">==></font>
78376      ,	IdInfo_1_AddrBase
           <font color = "red">==></font>
78377      ,	IdInfo_1_AddrMask
           <font color = "green">==></font>
78378      ,	IdInfo_1_Debug
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78382      );
           <font color = "green">-1-</font>  
78383      	output [27:0] IdInfo_0_AddrBase       ;
           <font color = "green">	==></font>
78384      	output [27:0] IdInfo_0_AddrMask       ;
           	<font color = "red">-2-</font>                                       
78385      	output        IdInfo_0_Debug          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78387      	output [27:0] IdInfo_1_AddrMask       ;
           	<font color = "green">-1-</font>                                       
78388      	output        IdInfo_1_Debug          ;
           <font color = "green">	==></font>
78389      	input  [8:0]  Translation_0_Aperture  ;
           	<font color = "red">-2-</font>                                       
78390      	output        Translation_0_PathFound ;
           	                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_58b2) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78392      	rsnoc_z_H_R_G_T2_Tt_Sp_566bccdc Isp(
           	<font color = "green">-1-</font>                                    
78393      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           <font color = "green">		==></font>
78394      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	<font color = "red">-2-</font> 	                                       
78395      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78409      // Exported Structure : /Specification.Architecture.Structure
                                                                        <font color = "green">-1-</font>
78410      // ExportOption       : /verilog
           <font color = "green">==></font>
78411      
           <font color = "red">-2-</font>
78412      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78414      	AddrMask
           	<font color = "green">-1-</font>        
78415      ,	CxtRd_AddLd0
           <font color = "green">==></font>
78416      ,	CxtRd_Addr4Be
           <font color = "red">-2-</font> 	             
78417      ,	CxtRd_Echo
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78419      ,	CxtRd_Len1
           <font color = "green">-1-</font> 	          
78420      ,	CxtRd_OpcT
           <font color = "green">==></font>
78421      ,	CxtRd_RdAlign
           <font color = "red">-2-</font> 	             
78422      ,	CxtRd_RouteIdZ
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78424      ,	CxtWr_Addr4Be
           <font color = "green">-1-</font> 	             
78425      ,	CxtWr_Echo
           <font color = "green">==></font>
78426      ,	CxtWr_Head
           <font color = "red">-2-</font> 	          
78427      ,	CxtWr_Len1
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78430      ,	CxtWr_RouteIdZ
           <font color = "red">-1-</font> 	              
78431      ,	Debug
           <font color = "red">==></font>
78432      ,	Empty
           <font color = "red">==></font>
78433      ,	PathFound
           <font color = "green">==></font>
78434      ,	ReqRx_Data
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78438      ,	ReqRx_Vld
           <font color = "green">-1-</font> 	         
78439      ,	ReqTx_Data
           <font color = "green">==></font>
78440      ,	ReqTx_Head
           <font color = "red">-2-</font> 	          
78441      ,	ReqTx_Rdy
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78443      ,	ReqTx_Vld
           <font color = "green">-1-</font> 	         
78444      ,	RspRx_Data
           <font color = "green">==></font>
78445      ,	RspRx_Head
           <font color = "red">-2-</font> 	          
78446      ,	RspRx_Rdy
            	         
78447      ,	RspRx_Tail
            	          
78448      ,	RspRx_Vld
            	         
78449      ,	RspTx_Data
            	          
78450      ,	RspTx_Head
            	          
78451      ,	RspTx_Rdy
            	         
78452      ,	RspTx_Tail
            	          
78453      ,	RspTx_Vld
            	         
78454      ,	SubFound
            	        
78455      ,	Sys_Clk
            	       
78456      ,	Sys_Clk_ClkS
            	            
78457      ,	Sys_Clk_En
            	          
78458      ,	Sys_Clk_EnS
            	           
78459      ,	Sys_Clk_RetRstN
            	               
78460      ,	Sys_Clk_RstN
            	            
78461      ,	Sys_Clk_Tm
            	          
78462      ,	Sys_Pwr_Idle
            	            
78463      ,	Sys_Pwr_WakeUp
            	              
78464      ,	WrCxt
            	     
78465      );
             
78466      	input  [27:0]  AddrMask        ;
           	                                
78467      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
78468      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
78469      	input  [2:0]   CxtRd_Echo      ;
           	                                
78470      	input          CxtRd_Head      ;
           	                                
78471      	input  [6:0]   CxtRd_Len1      ;
           	                                
78472      	input  [3:0]   CxtRd_OpcT      ;
           	                                
78473      	input          CxtRd_RdAlign   ;
           	                                
78474      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
78475      	output [7:0]   CxtWr_AddLd0    ;
           	                                
78476      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
78477      	output [2:0]   CxtWr_Echo      ;
           	                                
78478      	output         CxtWr_Head      ;
           	                                
78479      	output [6:0]   CxtWr_Len1      ;
           	                                
78480      	output [3:0]   CxtWr_OpcT      ;
           	                                
78481      	output         CxtWr_RdAlign   ;
           	                                
78482      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
78483      	input          Debug           ;
           	                                
78484      	input          Empty           ;
           	                                
78485      	input          PathFound       ;
           	                                
78486      	input  [215:0] ReqRx_Data      ;
           	                                
78487      	input          ReqRx_Head      ;
           	                                
78488      	output         ReqRx_Rdy       ;
           	                                
78489      	input          ReqRx_Tail      ;
           	                                
78490      	input          ReqRx_Vld       ;
           	                                
78491      	output [215:0] ReqTx_Data      ;
           	                                
78492      	output         ReqTx_Head      ;
           	                                
78493      	input          ReqTx_Rdy       ;
           	                                
78494      	output         ReqTx_Tail      ;
           	                                
78495      	output         ReqTx_Vld       ;
           	                                
78496      	input  [215:0] RspRx_Data      ;
           	                                
78497      	input          RspRx_Head      ;
           	                                
78498      	output         RspRx_Rdy       ;
           	                                
78499      	input          RspRx_Tail      ;
           	                                
78500      	input          RspRx_Vld       ;
           	                                
78501      	output [215:0] RspTx_Data      ;
           	                                
78502      	output         RspTx_Head      ;
           	                                
78503      	input          RspTx_Rdy       ;
           	                                
78504      	output         RspTx_Tail      ;
           	                                
78505      	output         RspTx_Vld       ;
           	                                
78506      	input          SubFound        ;
           	                                
78507      	input          Sys_Clk         ;
           	                                
78508      	input          Sys_Clk_ClkS    ;
           	                                
78509      	input          Sys_Clk_En      ;
           	                                
78510      	input          Sys_Clk_EnS     ;
           	                                
78511      	input          Sys_Clk_RetRstN ;
           	                                
78512      	input          Sys_Clk_RstN    ;
           	                                
78513      	input          Sys_Clk_Tm      ;
           	                                
78514      	output         Sys_Pwr_Idle    ;
           	                                
78515      	output         Sys_Pwr_WakeUp  ;
           	                                
78516      	output         WrCxt           ;
           	                                
78517      	wire [1:0]   u_298c              ;
           	                                  
78518      	wire [15:0]  u_4c36              ;
           	                                  
78519      	wire         u_6_IDLE_WAIT       ;
           	                                  
78520      	wire         u_6_RSP_IDLE        ;
           	                                  
78521      	wire         u_6_WAIT_RSP        ;
           	                                  
78522      	wire [13:0]  u_7df2_3            ;
           	                                  
78523      	wire [1:0]   u_7df2_4            ;
           	                                  
78524      	wire [13:0]  u_8bb4_3            ;
           	                                  
78525      	wire [1:0]   u_8bb4_4            ;
           	                                  
78526      	wire         u_9d54              ;
           	                                  
78527      	wire [15:0]  u_ab1f              ;
           	                                  
78528      	wire [1:0]   u_b9ec              ;
           	                                  
78529      	wire [1:0]   u_bdb6              ;
           	                                  
78530      	wire [1:0]   Arb_Gnt             ;
           	                                  
78531      	wire         Arb_Rdy             ;
           	                                  
78532      	wire [1:0]   Arb_Req             ;
           	                                  
78533      	wire         Arb_Vld             ;
           	                                  
78534      	wire [1:0]   CurState            ;
           	                                  
78535      	wire         CxtRdy              ;
           	                                  
78536      	wire         CxtVld              ;
           	                                  
78537      	wire         LoopBack            ;
           	                                  
78538      	wire         LoopPld             ;
           	                                  
78539      	wire [13:0]  NullRx_RouteId      ;
           	                                  
78540      	wire [1:0]   NullRx_Status       ;
           	                                  
78541      	wire [13:0]  NullTx_RouteId      ;
           	                                  
78542      	wire [1:0]   NullTx_Status       ;
           	                                  
78543      	wire         Pwr_BusErr_Idle     ;
           	                                  
78544      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
78545      	wire         Pwr_Cxt_Idle        ;
           	                                  
78546      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
78547      	wire         Req_HdrVld          ;
           	                                  
78548      	wire [215:0] ReqTx0_Data         ;
           	                                  
78549      	wire         ReqTx0_Head         ;
           	                                  
78550      	wire         ReqTx0_Rdy          ;
           	                                  
78551      	wire         ReqTx0_Tail         ;
           	                                  
78552      	wire         ReqTx0_Vld          ;
           	                                  
78553      	wire [215:0] Rsp_Data            ;
           	                                  
78554      	wire         Rsp_Rdy             ;
           	                                  
78555      	wire         Rsp_Vld             ;
           	                                  
78556      	wire [15:0]  RspBe               ;
           	                                  
78557      	wire [145:0] RspDatum            ;
           	                                  
78558      	wire [69:0]  RspHdr              ;
           	                                  
78559      	wire         RspRdy              ;
           	                                  
78560      	wire [7:0]   RspUser             ;
           	                                  
78561      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
78562      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
78563      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
78564      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
78565      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
78566      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
78567      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
78568      	wire [215:0] RxErr_Data          ;
           	                                  
78569      	wire         RxErr_Head          ;
           	                                  
78570      	wire         RxErr_Rdy           ;
           	                                  
78571      	wire         RxErr_Tail          ;
           	                                  
78572      	wire         RxErr_Vld           ;
           	                                  
78573      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
78574      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
78575      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
78576      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
78577      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
78578      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
78579      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
78580      	assign u_298c = RxErr_Data [196:195];
           	                                     
78581      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
78582      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
78583      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
78584      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
78585      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
78586      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
78587      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
78588      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
78589      	assign u_8bb4_4 = NullRx_Status;
           	                                
78590      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
78591      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
78592      		.Gnt( Arb_Gnt )
           		               
78593      	,	.Rdy( Arb_Rdy )
           	 	               
78594      	,	.Req( Arb_Req )
           	 	               
78595      	,	.ReqArbIn( 2'b0 )
           	 	                 
78596      	,	.Sys_Clk( Sys_Clk )
           	 	                   
78597      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
78598      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
78599      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
78600      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
78601      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
78602      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
78603      	,	.Sys_Pwr_Idle( )
           	 	                
78604      	,	.Sys_Pwr_WakeUp( )
           	 	                  
78605      	,	.Vld( Arb_Vld )
           	 	               
78606      	);
           	  
78607      	assign NullTx_RouteId = u_7df2_3;
           	                                 
78608      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
78609      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
78610      	assign NullTx_Status = u_7df2_4;
           	                                
78611      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
78612      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
78613      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
78614      	assign RspUser = { 8'b0 };
           	                          
78615      	assign RspWord_Hdr_User = RspUser;
           	                                  
78616      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
78617      	assign RspHdr =
           	               
78618      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
78619      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
78620      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78448      ,	RspRx_Vld
           <font color = "green">-1-</font> 	         
78449      ,	RspTx_Data
           <font color = "green">==></font>
78450      ,	RspTx_Head
           <font color = "red">-2-</font> 	          
78451      ,	RspTx_Rdy
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78465      );
           <font color = "green">-1-</font>  
78466      	input  [27:0]  AddrMask        ;
           <font color = "green">	==></font>
78467      	input  [7:0]   CxtRd_AddLd0    ;
           	<font color = "red">-2-</font>                                
78468      	input  [3:0]   CxtRd_Addr4Be   ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78470      	input          CxtRd_Head      ;
           	<font color = "green">-1-</font>                                
78471      	input  [6:0]   CxtRd_Len1      ;
           <font color = "green">	==></font>
78472      	input  [3:0]   CxtRd_OpcT      ;
           	<font color = "red">-2-</font>                                
78473      	input          CxtRd_RdAlign   ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78475      	output [7:0]   CxtWr_AddLd0    ;
           	<font color = "green">-1-</font>                                
78476      	output [3:0]   CxtWr_Addr4Be   ;
           <font color = "green">	==></font>
78477      	output [2:0]   CxtWr_Echo      ;
           	<font color = "red">-2-</font>                                
78478      	output         CxtWr_Head      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78480      	output [3:0]   CxtWr_OpcT      ;
           	<font color = "green">-1-</font>                                
78481      	output         CxtWr_RdAlign   ;
           <font color = "green">	==></font>
78482      	output [4:0]   CxtWr_RouteIdZ  ;
           	<font color = "red">-2-</font>                                
78483      	input          Debug           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78486      	input  [215:0] ReqRx_Data      ;
           	<font color = "red">-1-</font>                                
78487      	input          ReqRx_Head      ;
           <font color = "red">	==></font>
78488      	output         ReqRx_Rdy       ;
           <font color = "red">	==></font>
78489      	input          ReqRx_Tail      ;
           <font color = "green">	==></font>
78490      	input          ReqRx_Vld       ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78494      	output         ReqTx_Tail      ;
           	<font color = "green">-1-</font>                                
78495      	output         ReqTx_Vld       ;
           <font color = "green">	==></font>
78496      	input  [215:0] RspRx_Data      ;
           	<font color = "red">-2-</font>                                
78497      	input          RspRx_Head      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78499      	input          RspRx_Tail      ;
           	<font color = "green">-1-</font>                                
78500      	input          RspRx_Vld       ;
           <font color = "green">	==></font>
78501      	output [215:0] RspTx_Data      ;
           	<font color = "red">-2-</font>                                
78502      	output         RspTx_Head      ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_140) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78504      	output         RspTx_Tail      ;
           	<font color = "green">-1-</font>                                
78505      	output         RspTx_Vld       ;
           <font color = "green">	==></font>
78506      	input          SubFound        ;
           	<font color = "red">-2-</font>                                
78507      	input          Sys_Clk         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78521      	wire         u_6_WAIT_RSP        ;
           	<font color = "green">-1-</font>                                  
78522      	wire [13:0]  u_7df2_3            ;
           <font color = "green">	==></font>
78523      	wire [1:0]   u_7df2_4            ;
           	<font color = "red">-2-</font>                                  
78524      	wire [13:0]  u_8bb4_3            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78526      	wire         u_9d54              ;
           	<font color = "green">-1-</font>                                  
78527      	wire [15:0]  u_ab1f              ;
           <font color = "green">	==></font>
78528      	wire [1:0]   u_b9ec              ;
           	<font color = "red">-2-</font>                                  
78529      	wire [1:0]   u_bdb6              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78531      	wire         Arb_Rdy             ;
           	<font color = "green">-1-</font>                                  
78532      	wire [1:0]   Arb_Req             ;
           <font color = "green">	==></font>
78533      	wire         Arb_Vld             ;
           	<font color = "red">-2-</font>                                  
78534      	wire [1:0]   CurState            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78536      	wire         CxtVld              ;
           	<font color = "green">-1-</font>                                  
78537      	wire         LoopBack            ;
           <font color = "green">	==></font>
78538      	wire         LoopPld             ;
           	<font color = "red">-2-</font>                                  
78539      	wire [13:0]  NullRx_RouteId      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78542      	wire [1:0]   NullTx_Status       ;
           	<font color = "red">-1-</font>                                  
78543      	wire         Pwr_BusErr_Idle     ;
           <font color = "red">	==></font>
78544      	wire         Pwr_BusErr_WakeUp   ;
           <font color = "red">	==></font>
78545      	wire         Pwr_Cxt_Idle        ;
           <font color = "green">	==></font>
78546      	wire         Pwr_Cxt_WakeUp      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78550      	wire         ReqTx0_Rdy          ;
           	<font color = "green">-1-</font>                                  
78551      	wire         ReqTx0_Tail         ;
           <font color = "green">	==></font>
78552      	wire         ReqTx0_Vld          ;
           	<font color = "red">-2-</font>                                  
78553      	wire [215:0] Rsp_Data            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78555      	wire         Rsp_Vld             ;
           	<font color = "green">-1-</font>                                  
78556      	wire [15:0]  RspBe               ;
           <font color = "green">	==></font>
78557      	wire [145:0] RspDatum            ;
           	<font color = "red">-2-</font>                                  
78558      	wire [69:0]  RspHdr              ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_cb1b) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78560      	wire [7:0]   RspUser             ;
           	<font color = "green">-1-</font>                                  
78561      	wire [30:0]  RspWord_Hdr_Addr    ;
           <font color = "green">	==></font>
78562      	wire [2:0]   RspWord_Hdr_Echo    ;
           	<font color = "red">-2-</font>                                  
78563      	wire [6:0]   RspWord_Hdr_Len1    ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78577      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	<font color = "green">-1-</font>                                  
78578      	wire [1:0]   RxWord_Hdr_Status   ;
           <font color = "green">	==></font>
78579      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	<font color = "red">-2-</font>                              
78580      	assign u_298c = RxErr_Data [196:195];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78582      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	<font color = "green">-1-</font>                                           
78583      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           <font color = "green">	==></font>
78584      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	<font color = "red">-2-</font>                                                 
78585      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78587      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	<font color = "green">-1-</font>                                                
78588      	assign NullRx_Status = RxWord_Hdr_Status;
           <font color = "green">	==></font>
78589      	assign u_8bb4_4 = NullRx_Status;
           	<font color = "red">-2-</font>                                
78590      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78592      		.Gnt( Arb_Gnt )
           		<font color = "green">-1-</font>               
78593      	,	.Rdy( Arb_Rdy )
           <font color = "green">	==></font>
78594      	,	.Req( Arb_Req )
           	<font color = "red">-2-</font> 	               
78595      	,	.ReqArbIn( 2'b0 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78598      	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "red">-1-</font> 	                         
78599      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
78600      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
78601      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
78602      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78606      	);
           	<font color = "green">-1-</font>  
78607      	assign NullTx_RouteId = u_7df2_3;
           <font color = "green">	==></font>
78608      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	<font color = "red">-2-</font>                                            
78609      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78611      	assign RspWord_Hdr_Status = NullTx_Status;
           	<font color = "green">-1-</font>                                          
78612      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           <font color = "green">	==></font>
78613      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	<font color = "red">-2-</font>                                                                         
78614      	assign RspUser = { 8'b0 };
           	                          
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_75a9) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78616      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	<font color = "green">-1-</font>                                     
78617      	assign RspHdr =
           <font color = "green">	==></font>
78618      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		<font color = "red">-2-</font>                                                                                                                                                  
78619      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78633      		.Clk( Sys_Clk )
           		<font color = "green">-1-</font>               
78634      	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
78635      	,	.Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                     
78636      	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78638      	,	.Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                         
78639      	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
78640      	,	.En( RxErr_Vld & RxErr_Rdy )
           	<font color = "red">-2-</font> 	                            
78641      	,	.O( LoopPld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78677      	assign CxtRdy = Rsp_Rdy;
           	<font color = "red">-1-</font>                        
78678      	rsnoc_z_H_R_U_P_Hs_654f724d_A0001420 Ip(
           <font color = "green">	==></font>
78679      		.Rx_3( u_8bb4_3 )
           <font color = "red">		==></font>
78680      	,	.Rx_4( u_8bb4_4 )
           <font color = "red">	==></font>
78681      	,	.RxRdy( RspRdy )
           <font color = "red">	==></font>
78682      	,	.RxVld( WrCxt )
           <font color = "red">	==></font>
78683      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
78684      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
78685      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
78686      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
78687      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
78688      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
78689      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
78690      	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )
           <font color = "red">	==></font>
78691      	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )
           <font color = "red">	==></font>
78692      	,	.Tx_3( u_7df2_3 )
           <font color = "red">	==></font>
78693      	,	.Tx_4( u_7df2_4 )
           <font color = "red">	==></font>
78694      	,	.TxRdy( CxtRdy )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>16'b0000000000000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b1000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78778      			if ( Arb_Req == 2'b01 ) // BitCov [GRADE=1] O = 1
           			<font color = "green">-1-</font>  
78779      				begin end
           <font color = "green">				==></font>
78780      	end
           	<font color = "red">-2-</font>   
78781      	// synthesis translate_on
           	                         
78782      	// synopsys translate_on
           	                        
78783      	// synopsys translate_off
           	                         
78784      	// synthesis translate_off
           	                          
78785      	always @( posedge Sys_Clk )
           	                           
78786      	begin
           	     
78787      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
78788      			if ( Arb_Req == 2'b10 ) // BitCov [GRADE=1] O = 1
           			                                                 
78789      				begin end
           				         
78790      	end
           	   
78791      	// synthesis translate_on
           	                         
78792      	// synopsys translate_on
           	                        
78793      	// synopsys translate_off
           	                         
78794      	// synthesis translate_off
           	                          
78795      	rsnoc_z_H_R_G_T2_S_U_ea918a9f Ise(
           	                                  
78796      		.Clk( Sys_Clk )
           		               
78797      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
78798      	,	.Clk_En( Sys_Clk_En )
           	 	                     
78799      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
78800      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
78801      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
78802      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
78803      	,	.Rx_Data( ReqRx_Data )
           	 	                      
78804      	,	.Rx_Head( ReqRx_Head )
           	 	                      
78805      	,	.Rx_Rdy( ReqRx_Rdy )
           	 	                    
78806      	,	.Rx_Tail( ReqRx_Tail )
           	 	                      
78807      	,	.Rx_Vld( ReqRx_Vld )
           	 	                    
78808      	,	.RxAddrMask( AddrMask )
           	 	                       
78809      	,	.RxApertureHit( PathFound & SubFound )
           	 	                                      
78810      	,	.RxPathHit( PathFound )
           	 	                       
78811      	);
           	  
78812      	// synthesis translate_on
           	                         
78813      	// synopsys translate_on
           	                        
78814      endmodule
                    
78815      
           
78816      `timescale 1ps/1ps
                             
78817      module rsnoc_z_H_R_G_T2_O_U_b9b7cc6f (
                                                 
78818      	Cxt_0
           	     
78819      ,	Cxt_1
            	     
78820      ,	Cxt_10
            	      
78821      ,	Cxt_11
            	      
78822      ,	Cxt_12
            	      
78823      ,	Cxt_13
            	      
78824      ,	Cxt_14
            	      
78825      ,	Cxt_15
            	      
78826      ,	Cxt_2
            	     
78827      ,	Cxt_3
            	     
78828      ,	Cxt_4
            	     
78829      ,	Cxt_5
            	     
78830      ,	Cxt_6
            	     
78831      ,	Cxt_7
            	     
78832      ,	Cxt_8
            	     
78833      ,	Cxt_9
            	     
78834      ,	CxtUsed
            	       
78835      ,	Rdy
            	   
78836      ,	Req_AddLd0
            	          
78837      ,	Req_AddMdL
            	          
78838      ,	Req_Len1
            	        
78839      ,	Req_OpcT
            	        
78840      ,	Req_RouteId
            	           
78841      ,	Req_SeqId
            	         
78842      ,	Req_Strm
            	        
78843      ,	ReqRdy
            	      
78844      ,	ReqVld
            	      
78845      ,	Sys_Clk
            	       
78846      ,	Sys_Clk_ClkS
            	            
78847      ,	Sys_Clk_En
            	          
78848      ,	Sys_Clk_EnS
            	           
78849      ,	Sys_Clk_RetRstN
            	               
78850      ,	Sys_Clk_RstN
            	            
78851      ,	Sys_Clk_Tm
            	          
78852      ,	Sys_Pwr_Idle
            	            
78853      ,	Sys_Pwr_WakeUp
            	              
78854      );
             
78855      	input  [32:0] Cxt_0           ;
           	                               
78856      	input  [32:0] Cxt_1           ;
           	                               
78857      	input  [32:0] Cxt_10          ;
           	                               
78858      	input  [32:0] Cxt_11          ;
           	                               
78859      	input  [32:0] Cxt_12          ;
           	                               
78860      	input  [32:0] Cxt_13          ;
           	                               
78861      	input  [32:0] Cxt_14          ;
           	                               
78862      	input  [32:0] Cxt_15          ;
           	                               
78863      	input  [32:0] Cxt_2           ;
           	                               
78864      	input  [32:0] Cxt_3           ;
           	                               
78865      	input  [32:0] Cxt_4           ;
           	                               
78866      	input  [32:0] Cxt_5           ;
           	                               
78867      	input  [32:0] Cxt_6           ;
           	                               
78868      	input  [32:0] Cxt_7           ;
           	                               
78869      	input  [32:0] Cxt_8           ;
           	                               
78870      	input  [32:0] Cxt_9           ;
           	                               
78871      	input  [15:0] CxtUsed         ;
           	                               
78872      	output        Rdy             ;
           	                               
78873      	input  [7:0]  Req_AddLd0      ;
           	                               
78874      	input  [22:0] Req_AddMdL      ;
           	                               
78875      	input  [6:0]  Req_Len1        ;
           	                               
78876      	input  [3:0]  Req_OpcT        ;
           	                               
78877      	input  [13:0] Req_RouteId     ;
           	                               
78878      	input  [3:0]  Req_SeqId       ;
           	                               
78879      	input         Req_Strm        ;
           	                               
78880      	input         ReqRdy          ;
           	                               
78881      	input         ReqVld          ;
           	                               
78882      	input         Sys_Clk         ;
           	                               
78883      	input         Sys_Clk_ClkS    ;
           	                               
78884      	input         Sys_Clk_En      ;
           	                               
78885      	input         Sys_Clk_EnS     ;
           	                               
78886      	input         Sys_Clk_RetRstN ;
           	                               
78887      	input         Sys_Clk_RstN    ;
           	                               
78888      	input         Sys_Clk_Tm      ;
           	                               
78889      	output        Sys_Pwr_Idle    ;
           	                               
78890      	output        Sys_Pwr_WakeUp  ;
           	                               
78891      	assign Rdy = 1'b1;
           	                  
78892      	assign Sys_Pwr_Idle = 1'b1;
           	                           
78893      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
78894      endmodule
                    
78895      
           
78896      `timescale 1ps/1ps
                             
78897      module rsnoc_z_H_R_G_T2_P_U_3c2e7317 (
                                                 
78898      	Cxt_AddLd0
           	          
78899      ,	Cxt_Addr4Be
            	           
78900      ,	Cxt_Echo
            	        
78901      ,	Cxt_Head
            	        
78902      ,	Cxt_Len1
            	        
78903      ,	Cxt_OpcT
            	        
78904      ,	Cxt_RdAlign
            	           
78905      ,	Cxt_RouteIdZ
            	            
78906      ,	CxtUsed
            	       
78907      ,	Rx_ConnId
            	         
78908      ,	Rx_CxtId
            	        
78909      ,	Rx_Head
            	       
78910      ,	Rx_Last
            	       
78911      ,	Rx_Opc
            	      
78912      ,	Rx_Pld
            	      
78913      ,	Rx_Rdy
            	      
78914      ,	Rx_Status
            	         
78915      ,	Rx_Vld
            	      
78916      ,	Sys_Clk
            	       
78917      ,	Sys_Clk_ClkS
            	            
78918      ,	Sys_Clk_En
            	          
78919      ,	Sys_Clk_EnS
            	           
78920      ,	Sys_Clk_RetRstN
            	               
78921      ,	Sys_Clk_RstN
            	            
78922      ,	Sys_Clk_Tm
            	          
78923      ,	Sys_Pwr_Idle
            	            
78924      ,	Sys_Pwr_WakeUp
            	              
78925      ,	Tx_Data
            	       
78926      ,	Tx_Head
            	       
78927      ,	Tx_Rdy
            	      
78928      ,	Tx_Tail
            	       
78929      ,	Tx_Vld
            	      
78930      ,	TxCxtId
            	       
78931      ,	TxLast
            	      
78932      );
             
78933      	input  [7:0]   Cxt_AddLd0      ;
           	                                
78934      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
78935      	input  [2:0]   Cxt_Echo        ;
           	                                
78936      	input          Cxt_Head        ;
           	                                
78937      	input  [6:0]   Cxt_Len1        ;
           	                                
78938      	input  [3:0]   Cxt_OpcT        ;
           	                                
78939      	input          Cxt_RdAlign     ;
           	                                
78940      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
78941      	input  [15:0]  CxtUsed         ;
           	                                
78942      	input  [4:0]   Rx_ConnId       ;
           	                                
78943      	input  [15:0]  Rx_CxtId        ;
           	                                
78944      	input          Rx_Head         ;
           	                                
78945      	input          Rx_Last         ;
           	                                
78946      	input  [3:0]   Rx_Opc          ;
           	                                
78947      	input  [145:0] Rx_Pld          ;
           	                                
78948      	output         Rx_Rdy          ;
           	                                
78949      	input  [1:0]   Rx_Status       ;
           	                                
78950      	input          Rx_Vld          ;
           	                                
78951      	input          Sys_Clk         ;
           	                                
78952      	input          Sys_Clk_ClkS    ;
           	                                
78953      	input          Sys_Clk_En      ;
           	                                
78954      	input          Sys_Clk_EnS     ;
           	                                
78955      	input          Sys_Clk_RetRstN ;
           	                                
78956      	input          Sys_Clk_RstN    ;
           	                                
78957      	input          Sys_Clk_Tm      ;
           	                                
78958      	output         Sys_Pwr_Idle    ;
           	                                
78959      	output         Sys_Pwr_WakeUp  ;
           	                                
78960      	output [215:0] Tx_Data         ;
           	                                
78961      	output         Tx_Head         ;
           	                                
78962      	input          Tx_Rdy          ;
           	                                
78963      	output         Tx_Tail         ;
           	                                
78964      	output         Tx_Vld          ;
           	                                
78965      	output [15:0]  TxCxtId         ;
           	                                
78966      	output         TxLast          ;
           	                                
78967      	wire [4:0]   u_29f0      ;
           	                          
78968      	wire         AutoItlv    ;
           	                          
78969      	wire         AutoItlvPnd ;
           	                          
78970      	reg  [4:0]   Cur_ConnId  ;
           	                          
78971      	reg  [15:0]  Cur_CxtId   ;
           	                          
78972      	reg          Cur_Last    ;
           	                          
78973      	reg  [3:0]   Cur_Opc     ;
           	                          
78974      	reg  [145:0] Cur_Pld     ;
           	                          
78975      	reg  [1:0]   Cur_Status  ;
           	                          
78976      	wire         Full        ;
           	                          
78977      	wire [30:0]  Hdr_Addr    ;
           	                          
78978      	wire [2:0]   Hdr_Echo    ;
           	                          
78979      	wire [6:0]   Hdr_Len1    ;
           	                          
78980      	wire [3:0]   Hdr_Opc     ;
           	                          
78981      	wire [13:0]  Hdr_RouteId ;
           	                          
78982      	wire [1:0]   Hdr_Status  ;
           	                          
78983      	wire         Head        ;
           	                          
78984      	wire         Itlv        ;
           	                          
78985      	wire         Tail        ;
           	                          
78986      	wire [69:0]  TxHdr       ;
           	                          
78987      	wire [145:0] TxPld       ;
           	                          
78988      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
78989      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
78990      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78991      		if ( ! Sys_Clk_RstN )
           		                     
78992      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
78993      		else if ( Rx_Vld & Rx_Rdy )
           		                           
78994      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
78995      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
78996      		.Clk( Sys_Clk )
           		               
78997      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
78998      	,	.Clk_En( Sys_Clk_En )
           	 	                     
78999      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79000      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79001      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79002      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79003      	,	.O( AutoItlv )
           	 	              
79004      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79005      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
79006      	);
           	  
79007      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
79008      		.Clk( Sys_Clk )
           		               
79009      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79010      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79011      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79012      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79013      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79014      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79015      	,	.O( Full )
           	 	          
79016      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79017      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
79018      	);
           	  
79019      	assign Sys_Pwr_Idle = ~ Full;
           	                             
79020      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
79021      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
79022      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01001001000000;
           	                                                            
79023      	assign Hdr_Opc = Cur_Opc;
           	                         
79024      	assign Hdr_Status = Cur_Status;
           	                               
79025      	assign Hdr_Len1 = Cxt_Len1;
           	                           
79026      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
79027      	assign Hdr_Echo = Cxt_Echo;
           	                           
79028      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
79029      	assign TxPld = Cur_Pld;
           	                       
79030      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
79031      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79032      		if ( ! Sys_Clk_RstN )
           		                     
79033      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
79034      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79035      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
79036      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79037      		if ( ! Sys_Clk_RstN )
           		                     
79038      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
79039      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79040      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
79041      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79042      		if ( ! Sys_Clk_RstN )
           		                     
79043      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
79044      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79045      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
79046      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
79047      	assign Tail = Cur_Last | Itlv;
           	                              
79048      	assign Tx_Head = Head;
           	                      
79049      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79050      		if ( ! Sys_Clk_RstN )
           		                     
79051      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
79052      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79053      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
79054      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
79055      		.Clk( Sys_Clk )
           		               
79056      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79057      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79058      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79059      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79060      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79061      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79062      	,	.O( AutoItlvPnd )
           	 	                 
79063      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79064      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
79065      	);
           	  
79066      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
79067      		.Clk( Sys_Clk )
           		               
79068      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79069      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79070      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79071      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79072      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79073      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79074      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
79075      	,	.O( Head )
           	 	          
79076      	,	.Reset( 1'b1 )
           	 	              
79077      	,	.Set( Tail )
           	 	            
79078      	);
           	  
79079      	assign Tx_Tail = Tail;
           	                      
79080      	assign TxCxtId = Cur_CxtId;
           	                           
79081      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79082      		if ( ! Sys_Clk_RstN )
           		                     
79083      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
79084      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79085      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
79086      	assign TxLast = Cur_Last;
           	                         
79087      endmodule
                    
79088      
           
79089      `timescale 1ps/1ps
                             
79090      module rsnoc_z_H_R_G_T2_T_U_3c2e7317 (
                                                 
79091      	AddrBase
           	        
79092      ,	Cmd_Echo
            	        
79093      ,	Cmd_Len1
            	        
79094      ,	Cmd_Lock
            	        
79095      ,	Cmd_OpcT
            	        
79096      ,	Cmd_RawAddr
            	           
79097      ,	Cmd_RouteId
            	           
79098      ,	Cmd_Status
            	          
79099      ,	Cmd_User
            	        
79100      ,	Pld_Data
            	        
79101      ,	Pld_Last
            	        
79102      ,	Rdy
            	   
79103      ,	Rx_Data
            	       
79104      ,	Rx_Head
            	       
79105      ,	Rx_Rdy
            	      
79106      ,	Rx_Tail
            	       
79107      ,	Rx_Vld
            	      
79108      ,	Sys_Clk
            	       
79109      ,	Sys_Clk_ClkS
            	            
79110      ,	Sys_Clk_En
            	          
79111      ,	Sys_Clk_EnS
            	           
79112      ,	Sys_Clk_RetRstN
            	               
79113      ,	Sys_Clk_RstN
            	            
79114      ,	Sys_Clk_Tm
            	          
79115      ,	Sys_Pwr_Idle
            	            
79116      ,	Sys_Pwr_WakeUp
            	              
79117      ,	Vld
            	   
79118      );
             
79119      	input  [27:0]  AddrBase        ;
           	                                
79120      	output [2:0]   Cmd_Echo        ;
           	                                
79121      	output [6:0]   Cmd_Len1        ;
           	                                
79122      	output         Cmd_Lock        ;
           	                                
79123      	output [3:0]   Cmd_OpcT        ;
           	                                
79124      	output [31:0]  Cmd_RawAddr     ;
           	                                
79125      	output [13:0]  Cmd_RouteId     ;
           	                                
79126      	output [1:0]   Cmd_Status      ;
           	                                
79127      	output [7:0]   Cmd_User        ;
           	                                
79128      	output [145:0] Pld_Data        ;
           	                                
79129      	output         Pld_Last        ;
           	                                
79130      	input          Rdy             ;
           	                                
79131      	input  [215:0] Rx_Data         ;
           	                                
79132      	input          Rx_Head         ;
           	                                
79133      	output         Rx_Rdy          ;
           	                                
79134      	input          Rx_Tail         ;
           	                                
79135      	input          Rx_Vld          ;
           	                                
79136      	input          Sys_Clk         ;
           	                                
79137      	input          Sys_Clk_ClkS    ;
           	                                
79138      	input          Sys_Clk_En      ;
           	                                
79139      	input          Sys_Clk_EnS     ;
           	                                
79140      	input          Sys_Clk_RetRstN ;
           	                                
79141      	input          Sys_Clk_RstN    ;
           	                                
79142      	input          Sys_Clk_Tm      ;
           	                                
79143      	output         Sys_Pwr_Idle    ;
           	                                
79144      	output         Sys_Pwr_WakeUp  ;
           	                                
79145      	output         Vld             ;
           	                                
79146      	wire [2:0]   u_42be_1        ;
           	                              
79147      	wire [31:0]  u_42be_10       ;
           	                              
79148      	wire [13:0]  u_42be_11       ;
           	                              
79149      	wire [1:0]   u_42be_13       ;
           	                              
79150      	wire [7:0]   u_42be_15       ;
           	                              
79151      	wire [6:0]   u_42be_7        ;
           	                              
79152      	wire         u_42be_8        ;
           	                              
79153      	wire [3:0]   u_42be_9        ;
           	                              
79154      	wire [30:0]  u_456b          ;
           	                              
79155      	wire [145:0] u_6846_0        ;
           	                              
79156      	wire         u_6846_1        ;
           	                              
79157      	wire [145:0] u_b984_0        ;
           	                              
79158      	wire         u_b984_1        ;
           	                              
79159      	wire [2:0]   u_ca1c_1        ;
           	                              
79160      	wire [31:0]  u_ca1c_10       ;
           	                              
79161      	wire [13:0]  u_ca1c_11       ;
           	                              
79162      	wire [1:0]   u_ca1c_13       ;
           	                              
79163      	wire [7:0]   u_ca1c_15       ;
           	                              
79164      	wire [6:0]   u_ca1c_7        ;
           	                              
79165      	wire         u_ca1c_8        ;
           	                              
79166      	wire [3:0]   u_ca1c_9        ;
           	                              
79167      	wire [30:0]  u_e5b6          ;
           	                              
79168      	wire [6:0]   u_ed9d          ;
           	                              
79169      	wire [2:0]   CmdIn_Echo      ;
           	                              
79170      	wire [6:0]   CmdIn_Len1      ;
           	                              
79171      	wire         CmdIn_Lock      ;
           	                              
79172      	wire [3:0]   CmdIn_OpcT      ;
           	                              
79173      	wire [31:0]  CmdIn_RawAddr   ;
           	                              
79174      	wire [13:0]  CmdIn_RouteId   ;
           	                              
79175      	wire [1:0]   CmdIn_Status    ;
           	                              
79176      	wire [7:0]   CmdIn_User      ;
           	                              
79177      	wire [145:0] MyData          ;
           	                              
79178      	wire [145:0] PldIn_Data      ;
           	                              
79179      	wire         PldIn_Last      ;
           	                              
79180      	wire         PldVld          ;
           	                              
79181      	wire         PreAbort        ;
           	                              
79182      	wire [6:0]   PreInfo         ;
           	                              
79183      	wire         PreOne          ;
           	                              
79184      	wire         Pwr_Pipe_Idle   ;
           	                              
79185      	wire         Pwr_Pipe_WakeUp ;
           	                              
79186      	wire [27:0]  Req_BaseAddr    ;
           	                              
79187      	wire [145:0] Req_Data        ;
           	                              
79188      	wire [2:0]   Req_Echo        ;
           	                              
79189      	wire         Req_Last        ;
           	                              
79190      	wire [6:0]   Req_Len1        ;
           	                              
79191      	wire         Req_Lock        ;
           	                              
79192      	wire [3:0]   Req_OpcT        ;
           	                              
79193      	wire [31:0]  Req_RawAddr     ;
           	                              
79194      	wire [13:0]  Req_RouteId     ;
           	                              
79195      	wire [1:0]   Req_Status      ;
           	                              
79196      	wire [7:0]   Req_User        ;
           	                              
79197      	assign Req_Echo = Rx_Data [148:146];
           	                                    
79198      	assign CmdIn_Echo = Req_Echo;
           	                             
79199      	assign u_ca1c_1 = CmdIn_Echo;
           	                             
79200      	assign Req_BaseAddr = AddrBase;
           	                               
79201      	assign Req_OpcT = Rx_Data [200:197];
           	                                    
79202      	assign u_ed9d = Rx_Data [194:188];
           	                                  
79203      	assign PreOne = Req_OpcT == 4'b1000 & u_ed9d == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
79204      	assign Req_Lock = Rx_Data [215];
           	                                
79205      	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
79206      	assign Req_RawAddr =
           	                    
79207      				( { 1'b0 , Rx_Data [187:157] } | { Req_BaseAddr , 4'b0000 } )
           				                                                             
79208      			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
79209      		&	~ { 32 { PreAbort }  };
           		 	                       
79210      	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
79211      	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
79212      	assign Req_RouteId = Rx_Data [214:201];
           	                                       
79213      	assign CmdIn_RouteId = Req_RouteId;
           	                                   
79214      	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
79215      	assign Req_Status = Rx_Data [196:195];
           	                                      
79216      	assign CmdIn_Status = Req_Status;
           	                                 
79217      	assign u_ca1c_13 = CmdIn_Status;
           	                                
79218      	assign Req_User = Rx_Data [156:149];
           	                                    
79219      	assign CmdIn_User = Req_User;
           	                             
79220      	assign u_ca1c_15 = CmdIn_User;
           	                              
79221      	assign Req_Len1 = Rx_Data [194:188] & ~ { 7 { PreAbort }  };
           	                                                            
79222      	assign CmdIn_Len1 = Req_Len1;
           	                             
79223      	assign u_ca1c_7 = CmdIn_Len1;
           	                             
79224      	assign CmdIn_Lock = Req_Lock;
           	                             
79225      	assign u_ca1c_8 = CmdIn_Lock;
           	                             
79226      	assign CmdIn_OpcT = Req_OpcT;
           	                             
79227      	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
79228      	rsnoc_z_H_R_U_P_N_17116f53_A030000071432140208 Icp(
           	                                                   
79229      		.Rx_1( u_ca1c_1 )
           		                 
79230      	,	.Rx_10( u_ca1c_10 )
           	 	                   
79231      	,	.Rx_11( u_ca1c_11 )
           	 	                   
79232      	,	.Rx_13( u_ca1c_13 )
           	 	                   
79233      	,	.Rx_15( u_ca1c_15 )
           	 	                   
79234      	,	.Rx_7( u_ca1c_7 )
           	 	                 
79235      	,	.Rx_8( u_ca1c_8 )
           	 	                 
79236      	,	.Rx_9( u_ca1c_9 )
           	 	                 
79237      	,	.RxRdy( Rx_Rdy )
           	 	                
79238      	,	.RxVld( Rx_Vld )
           	 	                
79239      	,	.Sys_Clk( Sys_Clk )
           	 	                   
79240      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
79241      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
79242      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
79243      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
79244      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
79245      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
79246      	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
79247      	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
79248      	,	.Tx_1( u_42be_1 )
           	 	                 
79249      	,	.Tx_10( u_42be_10 )
           	 	                   
79250      	,	.Tx_11( u_42be_11 )
           	 	                   
79251      	,	.Tx_13( u_42be_13 )
           	 	                   
79252      	,	.Tx_15( u_42be_15 )
           	 	                   
79253      	,	.Tx_7( u_42be_7 )
           	 	                 
79254      	,	.Tx_8( u_42be_8 )
           	 	                 
79255      	,	.Tx_9( u_42be_9 )
           	 	                 
79256      	,	.TxRdy( Rdy )
           	 	             
79257      	,	.TxVld( Vld )
           	 	             
79258      	);
           	  
79259      	assign Cmd_Echo = u_42be_1;
           	                           
79260      	assign Cmd_Len1 = u_42be_7;
           	                           
79261      	assign Cmd_Lock = u_42be_8;
           	                           
79262      	assign Cmd_OpcT = u_42be_9;
           	                           
79263      	assign Cmd_RawAddr = u_42be_10;
           	                               
79264      	assign Cmd_RouteId = u_42be_11;
           	                               
79265      	assign Cmd_Status = u_42be_13;
           	                              
79266      	assign Cmd_User = u_42be_15;
           	                            
79267      	assign Req_Data = Rx_Data [145:0];
           	                                  
79268      	assign u_e5b6 = Rx_Data [187:157];
           	                                  
79269      	assign u_456b = Rx_Data [187:157];
           	                                  
79270      	assign PreInfo = { u_e5b6 [3:0] , u_456b [6:4] };
           	                                                 
79271      	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78783      	// synopsys translate_off
           	                         <font color = "green">-1-</font>
78784      	// synthesis translate_off
           <font color = "green">	==></font>
78785      	always @( posedge Sys_Clk )
           	<font color = "red">-2-</font>                           
78786      	begin
           	     
78787      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
78788      			if ( Arb_Req == 2'b10 ) // BitCov [GRADE=1] O = 1
           			                                                 
78789      				begin end
           				         
78790      	end
           	   
78791      	// synthesis translate_on
           	                         
78792      	// synopsys translate_on
           	                        
78793      	// synopsys translate_off
           	                         
78794      	// synthesis translate_off
           	                          
78795      	rsnoc_z_H_R_G_T2_S_U_ea918a9f Ise(
           	                                  
78796      		.Clk( Sys_Clk )
           		               
78797      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
78798      	,	.Clk_En( Sys_Clk_En )
           	 	                     
78799      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
78800      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
78801      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
78802      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
78803      	,	.Rx_Data( ReqRx_Data )
           	 	                      
78804      	,	.Rx_Head( ReqRx_Head )
           	 	                      
78805      	,	.Rx_Rdy( ReqRx_Rdy )
           	 	                    
78806      	,	.Rx_Tail( ReqRx_Tail )
           	 	                      
78807      	,	.Rx_Vld( ReqRx_Vld )
           	 	                    
78808      	,	.RxAddrMask( AddrMask )
           	 	                       
78809      	,	.RxApertureHit( PathFound & SubFound )
           	 	                                      
78810      	,	.RxPathHit( PathFound )
           	 	                       
78811      	);
           	  
78812      	// synthesis translate_on
           	                         
78813      	// synopsys translate_on
           	                        
78814      endmodule
                    
78815      
           
78816      `timescale 1ps/1ps
                             
78817      module rsnoc_z_H_R_G_T2_O_U_b9b7cc6f (
                                                 
78818      	Cxt_0
           	     
78819      ,	Cxt_1
            	     
78820      ,	Cxt_10
            	      
78821      ,	Cxt_11
            	      
78822      ,	Cxt_12
            	      
78823      ,	Cxt_13
            	      
78824      ,	Cxt_14
            	      
78825      ,	Cxt_15
            	      
78826      ,	Cxt_2
            	     
78827      ,	Cxt_3
            	     
78828      ,	Cxt_4
            	     
78829      ,	Cxt_5
            	     
78830      ,	Cxt_6
            	     
78831      ,	Cxt_7
            	     
78832      ,	Cxt_8
            	     
78833      ,	Cxt_9
            	     
78834      ,	CxtUsed
            	       
78835      ,	Rdy
            	   
78836      ,	Req_AddLd0
            	          
78837      ,	Req_AddMdL
            	          
78838      ,	Req_Len1
            	        
78839      ,	Req_OpcT
            	        
78840      ,	Req_RouteId
            	           
78841      ,	Req_SeqId
            	         
78842      ,	Req_Strm
            	        
78843      ,	ReqRdy
            	      
78844      ,	ReqVld
            	      
78845      ,	Sys_Clk
            	       
78846      ,	Sys_Clk_ClkS
            	            
78847      ,	Sys_Clk_En
            	          
78848      ,	Sys_Clk_EnS
            	           
78849      ,	Sys_Clk_RetRstN
            	               
78850      ,	Sys_Clk_RstN
            	            
78851      ,	Sys_Clk_Tm
            	          
78852      ,	Sys_Pwr_Idle
            	            
78853      ,	Sys_Pwr_WakeUp
            	              
78854      );
             
78855      	input  [32:0] Cxt_0           ;
           	                               
78856      	input  [32:0] Cxt_1           ;
           	                               
78857      	input  [32:0] Cxt_10          ;
           	                               
78858      	input  [32:0] Cxt_11          ;
           	                               
78859      	input  [32:0] Cxt_12          ;
           	                               
78860      	input  [32:0] Cxt_13          ;
           	                               
78861      	input  [32:0] Cxt_14          ;
           	                               
78862      	input  [32:0] Cxt_15          ;
           	                               
78863      	input  [32:0] Cxt_2           ;
           	                               
78864      	input  [32:0] Cxt_3           ;
           	                               
78865      	input  [32:0] Cxt_4           ;
           	                               
78866      	input  [32:0] Cxt_5           ;
           	                               
78867      	input  [32:0] Cxt_6           ;
           	                               
78868      	input  [32:0] Cxt_7           ;
           	                               
78869      	input  [32:0] Cxt_8           ;
           	                               
78870      	input  [32:0] Cxt_9           ;
           	                               
78871      	input  [15:0] CxtUsed         ;
           	                               
78872      	output        Rdy             ;
           	                               
78873      	input  [7:0]  Req_AddLd0      ;
           	                               
78874      	input  [22:0] Req_AddMdL      ;
           	                               
78875      	input  [6:0]  Req_Len1        ;
           	                               
78876      	input  [3:0]  Req_OpcT        ;
           	                               
78877      	input  [13:0] Req_RouteId     ;
           	                               
78878      	input  [3:0]  Req_SeqId       ;
           	                               
78879      	input         Req_Strm        ;
           	                               
78880      	input         ReqRdy          ;
           	                               
78881      	input         ReqVld          ;
           	                               
78882      	input         Sys_Clk         ;
           	                               
78883      	input         Sys_Clk_ClkS    ;
           	                               
78884      	input         Sys_Clk_En      ;
           	                               
78885      	input         Sys_Clk_EnS     ;
           	                               
78886      	input         Sys_Clk_RetRstN ;
           	                               
78887      	input         Sys_Clk_RstN    ;
           	                               
78888      	input         Sys_Clk_Tm      ;
           	                               
78889      	output        Sys_Pwr_Idle    ;
           	                               
78890      	output        Sys_Pwr_WakeUp  ;
           	                               
78891      	assign Rdy = 1'b1;
           	                  
78892      	assign Sys_Pwr_Idle = 1'b1;
           	                           
78893      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
78894      endmodule
                    
78895      
           
78896      `timescale 1ps/1ps
                             
78897      module rsnoc_z_H_R_G_T2_P_U_3c2e7317 (
                                                 
78898      	Cxt_AddLd0
           	          
78899      ,	Cxt_Addr4Be
            	           
78900      ,	Cxt_Echo
            	        
78901      ,	Cxt_Head
            	        
78902      ,	Cxt_Len1
            	        
78903      ,	Cxt_OpcT
            	        
78904      ,	Cxt_RdAlign
            	           
78905      ,	Cxt_RouteIdZ
            	            
78906      ,	CxtUsed
            	       
78907      ,	Rx_ConnId
            	         
78908      ,	Rx_CxtId
            	        
78909      ,	Rx_Head
            	       
78910      ,	Rx_Last
            	       
78911      ,	Rx_Opc
            	      
78912      ,	Rx_Pld
            	      
78913      ,	Rx_Rdy
            	      
78914      ,	Rx_Status
            	         
78915      ,	Rx_Vld
            	      
78916      ,	Sys_Clk
            	       
78917      ,	Sys_Clk_ClkS
            	            
78918      ,	Sys_Clk_En
            	          
78919      ,	Sys_Clk_EnS
            	           
78920      ,	Sys_Clk_RetRstN
            	               
78921      ,	Sys_Clk_RstN
            	            
78922      ,	Sys_Clk_Tm
            	          
78923      ,	Sys_Pwr_Idle
            	            
78924      ,	Sys_Pwr_WakeUp
            	              
78925      ,	Tx_Data
            	       
78926      ,	Tx_Head
            	       
78927      ,	Tx_Rdy
            	      
78928      ,	Tx_Tail
            	       
78929      ,	Tx_Vld
            	      
78930      ,	TxCxtId
            	       
78931      ,	TxLast
            	      
78932      );
             
78933      	input  [7:0]   Cxt_AddLd0      ;
           	                                
78934      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
78935      	input  [2:0]   Cxt_Echo        ;
           	                                
78936      	input          Cxt_Head        ;
           	                                
78937      	input  [6:0]   Cxt_Len1        ;
           	                                
78938      	input  [3:0]   Cxt_OpcT        ;
           	                                
78939      	input          Cxt_RdAlign     ;
           	                                
78940      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
78941      	input  [15:0]  CxtUsed         ;
           	                                
78942      	input  [4:0]   Rx_ConnId       ;
           	                                
78943      	input  [15:0]  Rx_CxtId        ;
           	                                
78944      	input          Rx_Head         ;
           	                                
78945      	input          Rx_Last         ;
           	                                
78946      	input  [3:0]   Rx_Opc          ;
           	                                
78947      	input  [145:0] Rx_Pld          ;
           	                                
78948      	output         Rx_Rdy          ;
           	                                
78949      	input  [1:0]   Rx_Status       ;
           	                                
78950      	input          Rx_Vld          ;
           	                                
78951      	input          Sys_Clk         ;
           	                                
78952      	input          Sys_Clk_ClkS    ;
           	                                
78953      	input          Sys_Clk_En      ;
           	                                
78954      	input          Sys_Clk_EnS     ;
           	                                
78955      	input          Sys_Clk_RetRstN ;
           	                                
78956      	input          Sys_Clk_RstN    ;
           	                                
78957      	input          Sys_Clk_Tm      ;
           	                                
78958      	output         Sys_Pwr_Idle    ;
           	                                
78959      	output         Sys_Pwr_WakeUp  ;
           	                                
78960      	output [215:0] Tx_Data         ;
           	                                
78961      	output         Tx_Head         ;
           	                                
78962      	input          Tx_Rdy          ;
           	                                
78963      	output         Tx_Tail         ;
           	                                
78964      	output         Tx_Vld          ;
           	                                
78965      	output [15:0]  TxCxtId         ;
           	                                
78966      	output         TxLast          ;
           	                                
78967      	wire [4:0]   u_29f0      ;
           	                          
78968      	wire         AutoItlv    ;
           	                          
78969      	wire         AutoItlvPnd ;
           	                          
78970      	reg  [4:0]   Cur_ConnId  ;
           	                          
78971      	reg  [15:0]  Cur_CxtId   ;
           	                          
78972      	reg          Cur_Last    ;
           	                          
78973      	reg  [3:0]   Cur_Opc     ;
           	                          
78974      	reg  [145:0] Cur_Pld     ;
           	                          
78975      	reg  [1:0]   Cur_Status  ;
           	                          
78976      	wire         Full        ;
           	                          
78977      	wire [30:0]  Hdr_Addr    ;
           	                          
78978      	wire [2:0]   Hdr_Echo    ;
           	                          
78979      	wire [6:0]   Hdr_Len1    ;
           	                          
78980      	wire [3:0]   Hdr_Opc     ;
           	                          
78981      	wire [13:0]  Hdr_RouteId ;
           	                          
78982      	wire [1:0]   Hdr_Status  ;
           	                          
78983      	wire         Head        ;
           	                          
78984      	wire         Itlv        ;
           	                          
78985      	wire         Tail        ;
           	                          
78986      	wire [69:0]  TxHdr       ;
           	                          
78987      	wire [145:0] TxPld       ;
           	                          
78988      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
78989      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
78990      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78991      		if ( ! Sys_Clk_RstN )
           		                     
78992      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
78993      		else if ( Rx_Vld & Rx_Rdy )
           		                           
78994      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
78995      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
78996      		.Clk( Sys_Clk )
           		               
78997      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
78998      	,	.Clk_En( Sys_Clk_En )
           	 	                     
78999      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79000      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79001      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79002      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79003      	,	.O( AutoItlv )
           	 	              
79004      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79005      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
79006      	);
           	  
79007      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
79008      		.Clk( Sys_Clk )
           		               
79009      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79010      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79011      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79012      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79013      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79014      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79015      	,	.O( Full )
           	 	          
79016      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79017      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
79018      	);
           	  
79019      	assign Sys_Pwr_Idle = ~ Full;
           	                             
79020      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
79021      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
79022      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01001001000000;
           	                                                            
79023      	assign Hdr_Opc = Cur_Opc;
           	                         
79024      	assign Hdr_Status = Cur_Status;
           	                               
79025      	assign Hdr_Len1 = Cxt_Len1;
           	                           
79026      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
79027      	assign Hdr_Echo = Cxt_Echo;
           	                           
79028      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
79029      	assign TxPld = Cur_Pld;
           	                       
79030      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
79031      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79032      		if ( ! Sys_Clk_RstN )
           		                     
79033      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
79034      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79035      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
79036      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79037      		if ( ! Sys_Clk_RstN )
           		                     
79038      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
79039      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79040      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
79041      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79042      		if ( ! Sys_Clk_RstN )
           		                     
79043      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
79044      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79045      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
79046      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
79047      	assign Tail = Cur_Last | Itlv;
           	                              
79048      	assign Tx_Head = Head;
           	                      
79049      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79050      		if ( ! Sys_Clk_RstN )
           		                     
79051      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
79052      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79053      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
79054      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
79055      		.Clk( Sys_Clk )
           		               
79056      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79057      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79058      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79059      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79060      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79061      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79062      	,	.O( AutoItlvPnd )
           	 	                 
79063      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79064      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
79065      	);
           	  
79066      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
79067      		.Clk( Sys_Clk )
           		               
79068      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79069      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79070      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79071      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79072      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79073      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79074      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
79075      	,	.O( Head )
           	 	          
79076      	,	.Reset( 1'b1 )
           	 	              
79077      	,	.Set( Tail )
           	 	            
79078      	);
           	  
79079      	assign Tx_Tail = Tail;
           	                      
79080      	assign TxCxtId = Cur_CxtId;
           	                           
79081      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79082      		if ( ! Sys_Clk_RstN )
           		                     
79083      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
79084      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79085      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
79086      	assign TxLast = Cur_Last;
           	                         
79087      endmodule
                    
79088      
           
79089      `timescale 1ps/1ps
                             
79090      module rsnoc_z_H_R_G_T2_T_U_3c2e7317 (
                                                 
79091      	AddrBase
           	        
79092      ,	Cmd_Echo
            	        
79093      ,	Cmd_Len1
            	        
79094      ,	Cmd_Lock
            	        
79095      ,	Cmd_OpcT
            	        
79096      ,	Cmd_RawAddr
            	           
79097      ,	Cmd_RouteId
            	           
79098      ,	Cmd_Status
            	          
79099      ,	Cmd_User
            	        
79100      ,	Pld_Data
            	        
79101      ,	Pld_Last
            	        
79102      ,	Rdy
            	   
79103      ,	Rx_Data
            	       
79104      ,	Rx_Head
            	       
79105      ,	Rx_Rdy
            	      
79106      ,	Rx_Tail
            	       
79107      ,	Rx_Vld
            	      
79108      ,	Sys_Clk
            	       
79109      ,	Sys_Clk_ClkS
            	            
79110      ,	Sys_Clk_En
            	          
79111      ,	Sys_Clk_EnS
            	           
79112      ,	Sys_Clk_RetRstN
            	               
79113      ,	Sys_Clk_RstN
            	            
79114      ,	Sys_Clk_Tm
            	          
79115      ,	Sys_Pwr_Idle
            	            
79116      ,	Sys_Pwr_WakeUp
            	              
79117      ,	Vld
            	   
79118      );
             
79119      	input  [27:0]  AddrBase        ;
           	                                
79120      	output [2:0]   Cmd_Echo        ;
           	                                
79121      	output [6:0]   Cmd_Len1        ;
           	                                
79122      	output         Cmd_Lock        ;
           	                                
79123      	output [3:0]   Cmd_OpcT        ;
           	                                
79124      	output [31:0]  Cmd_RawAddr     ;
           	                                
79125      	output [13:0]  Cmd_RouteId     ;
           	                                
79126      	output [1:0]   Cmd_Status      ;
           	                                
79127      	output [7:0]   Cmd_User        ;
           	                                
79128      	output [145:0] Pld_Data        ;
           	                                
79129      	output         Pld_Last        ;
           	                                
79130      	input          Rdy             ;
           	                                
79131      	input  [215:0] Rx_Data         ;
           	                                
79132      	input          Rx_Head         ;
           	                                
79133      	output         Rx_Rdy          ;
           	                                
79134      	input          Rx_Tail         ;
           	                                
79135      	input          Rx_Vld          ;
           	                                
79136      	input          Sys_Clk         ;
           	                                
79137      	input          Sys_Clk_ClkS    ;
           	                                
79138      	input          Sys_Clk_En      ;
           	                                
79139      	input          Sys_Clk_EnS     ;
           	                                
79140      	input          Sys_Clk_RetRstN ;
           	                                
79141      	input          Sys_Clk_RstN    ;
           	                                
79142      	input          Sys_Clk_Tm      ;
           	                                
79143      	output         Sys_Pwr_Idle    ;
           	                                
79144      	output         Sys_Pwr_WakeUp  ;
           	                                
79145      	output         Vld             ;
           	                                
79146      	wire [2:0]   u_42be_1        ;
           	                              
79147      	wire [31:0]  u_42be_10       ;
           	                              
79148      	wire [13:0]  u_42be_11       ;
           	                              
79149      	wire [1:0]   u_42be_13       ;
           	                              
79150      	wire [7:0]   u_42be_15       ;
           	                              
79151      	wire [6:0]   u_42be_7        ;
           	                              
79152      	wire         u_42be_8        ;
           	                              
79153      	wire [3:0]   u_42be_9        ;
           	                              
79154      	wire [30:0]  u_456b          ;
           	                              
79155      	wire [145:0] u_6846_0        ;
           	                              
79156      	wire         u_6846_1        ;
           	                              
79157      	wire [145:0] u_b984_0        ;
           	                              
79158      	wire         u_b984_1        ;
           	                              
79159      	wire [2:0]   u_ca1c_1        ;
           	                              
79160      	wire [31:0]  u_ca1c_10       ;
           	                              
79161      	wire [13:0]  u_ca1c_11       ;
           	                              
79162      	wire [1:0]   u_ca1c_13       ;
           	                              
79163      	wire [7:0]   u_ca1c_15       ;
           	                              
79164      	wire [6:0]   u_ca1c_7        ;
           	                              
79165      	wire         u_ca1c_8        ;
           	                              
79166      	wire [3:0]   u_ca1c_9        ;
           	                              
79167      	wire [30:0]  u_e5b6          ;
           	                              
79168      	wire [6:0]   u_ed9d          ;
           	                              
79169      	wire [2:0]   CmdIn_Echo      ;
           	                              
79170      	wire [6:0]   CmdIn_Len1      ;
           	                              
79171      	wire         CmdIn_Lock      ;
           	                              
79172      	wire [3:0]   CmdIn_OpcT      ;
           	                              
79173      	wire [31:0]  CmdIn_RawAddr   ;
           	                              
79174      	wire [13:0]  CmdIn_RouteId   ;
           	                              
79175      	wire [1:0]   CmdIn_Status    ;
           	                              
79176      	wire [7:0]   CmdIn_User      ;
           	                              
79177      	wire [145:0] MyData          ;
           	                              
79178      	wire [145:0] PldIn_Data      ;
           	                              
79179      	wire         PldIn_Last      ;
           	                              
79180      	wire         PldVld          ;
           	                              
79181      	wire         PreAbort        ;
           	                              
79182      	wire [6:0]   PreInfo         ;
           	                              
79183      	wire         PreOne          ;
           	                              
79184      	wire         Pwr_Pipe_Idle   ;
           	                              
79185      	wire         Pwr_Pipe_WakeUp ;
           	                              
79186      	wire [27:0]  Req_BaseAddr    ;
           	                              
79187      	wire [145:0] Req_Data        ;
           	                              
79188      	wire [2:0]   Req_Echo        ;
           	                              
79189      	wire         Req_Last        ;
           	                              
79190      	wire [6:0]   Req_Len1        ;
           	                              
79191      	wire         Req_Lock        ;
           	                              
79192      	wire [3:0]   Req_OpcT        ;
           	                              
79193      	wire [31:0]  Req_RawAddr     ;
           	                              
79194      	wire [13:0]  Req_RouteId     ;
           	                              
79195      	wire [1:0]   Req_Status      ;
           	                              
79196      	wire [7:0]   Req_User        ;
           	                              
79197      	assign Req_Echo = Rx_Data [148:146];
           	                                    
79198      	assign CmdIn_Echo = Req_Echo;
           	                             
79199      	assign u_ca1c_1 = CmdIn_Echo;
           	                             
79200      	assign Req_BaseAddr = AddrBase;
           	                               
79201      	assign Req_OpcT = Rx_Data [200:197];
           	                                    
79202      	assign u_ed9d = Rx_Data [194:188];
           	                                  
79203      	assign PreOne = Req_OpcT == 4'b1000 & u_ed9d == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
79204      	assign Req_Lock = Rx_Data [215];
           	                                
79205      	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
79206      	assign Req_RawAddr =
           	                    
79207      				( { 1'b0 , Rx_Data [187:157] } | { Req_BaseAddr , 4'b0000 } )
           				                                                             
79208      			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
79209      		&	~ { 32 { PreAbort }  };
           		 	                       
79210      	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
79211      	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
79212      	assign Req_RouteId = Rx_Data [214:201];
           	                                       
79213      	assign CmdIn_RouteId = Req_RouteId;
           	                                   
79214      	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
79215      	assign Req_Status = Rx_Data [196:195];
           	                                      
79216      	assign CmdIn_Status = Req_Status;
           	                                 
79217      	assign u_ca1c_13 = CmdIn_Status;
           	                                
79218      	assign Req_User = Rx_Data [156:149];
           	                                    
79219      	assign CmdIn_User = Req_User;
           	                             
79220      	assign u_ca1c_15 = CmdIn_User;
           	                              
79221      	assign Req_Len1 = Rx_Data [194:188] & ~ { 7 { PreAbort }  };
           	                                                            
79222      	assign CmdIn_Len1 = Req_Len1;
           	                             
79223      	assign u_ca1c_7 = CmdIn_Len1;
           	                             
79224      	assign CmdIn_Lock = Req_Lock;
           	                             
79225      	assign u_ca1c_8 = CmdIn_Lock;
           	                             
79226      	assign CmdIn_OpcT = Req_OpcT;
           	                             
79227      	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
79228      	rsnoc_z_H_R_U_P_N_17116f53_A030000071432140208 Icp(
           	                                                   
79229      		.Rx_1( u_ca1c_1 )
           		                 
79230      	,	.Rx_10( u_ca1c_10 )
           	 	                   
79231      	,	.Rx_11( u_ca1c_11 )
           	 	                   
79232      	,	.Rx_13( u_ca1c_13 )
           	 	                   
79233      	,	.Rx_15( u_ca1c_15 )
           	 	                   
79234      	,	.Rx_7( u_ca1c_7 )
           	 	                 
79235      	,	.Rx_8( u_ca1c_8 )
           	 	                 
79236      	,	.Rx_9( u_ca1c_9 )
           	 	                 
79237      	,	.RxRdy( Rx_Rdy )
           	 	                
79238      	,	.RxVld( Rx_Vld )
           	 	                
79239      	,	.Sys_Clk( Sys_Clk )
           	 	                   
79240      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
79241      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
79242      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
79243      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
79244      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
79245      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
79246      	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
79247      	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
79248      	,	.Tx_1( u_42be_1 )
           	 	                 
79249      	,	.Tx_10( u_42be_10 )
           	 	                   
79250      	,	.Tx_11( u_42be_11 )
           	 	                   
79251      	,	.Tx_13( u_42be_13 )
           	 	                   
79252      	,	.Tx_15( u_42be_15 )
           	 	                   
79253      	,	.Tx_7( u_42be_7 )
           	 	                 
79254      	,	.Tx_8( u_42be_8 )
           	 	                 
79255      	,	.Tx_9( u_42be_9 )
           	 	                 
79256      	,	.TxRdy( Rdy )
           	 	             
79257      	,	.TxVld( Vld )
           	 	             
79258      	);
           	  
79259      	assign Cmd_Echo = u_42be_1;
           	                           
79260      	assign Cmd_Len1 = u_42be_7;
           	                           
79261      	assign Cmd_Lock = u_42be_8;
           	                           
79262      	assign Cmd_OpcT = u_42be_9;
           	                           
79263      	assign Cmd_RawAddr = u_42be_10;
           	                               
79264      	assign Cmd_RouteId = u_42be_11;
           	                               
79265      	assign Cmd_Status = u_42be_13;
           	                              
79266      	assign Cmd_User = u_42be_15;
           	                            
79267      	assign Req_Data = Rx_Data [145:0];
           	                                  
79268      	assign u_e5b6 = Rx_Data [187:157];
           	                                  
79269      	assign u_456b = Rx_Data [187:157];
           	                                  
79270      	assign PreInfo = { u_e5b6 [3:0] , u_456b [6:4] };
           	                                                 
79271      	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78789      				begin end
           				<font color = "red">-1-</font>         
78790      	end
           <font color = "red">	==></font>
78791      	// synthesis translate_on
           <font color = "red">	==></font>
78792      	// synopsys translate_on
           <font color = "green">	==></font>
78793      	// synopsys translate_off
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78797      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "green">-1-</font> 	                         
78798      	,	.Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
78799      	,	.Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-2-</font> 	                       
78800      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
78801      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
78802      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
78803      	,	.Rx_Data( ReqRx_Data )
           	 	                      
78804      	,	.Rx_Head( ReqRx_Head )
           	 	                      
78805      	,	.Rx_Rdy( ReqRx_Rdy )
           	 	                    
78806      	,	.Rx_Tail( ReqRx_Tail )
           	 	                      
78807      	,	.Rx_Vld( ReqRx_Vld )
           	 	                    
78808      	,	.RxAddrMask( AddrMask )
           	 	                       
78809      	,	.RxApertureHit( PathFound & SubFound )
           	 	                                      
78810      	,	.RxPathHit( PathFound )
           	 	                       
78811      	);
           	  
78812      	// synthesis translate_on
           	                         
78813      	// synopsys translate_on
           	                        
78814      endmodule
                    
78815      
           
78816      `timescale 1ps/1ps
                             
78817      module rsnoc_z_H_R_G_T2_O_U_b9b7cc6f (
                                                 
78818      	Cxt_0
           	     
78819      ,	Cxt_1
            	     
78820      ,	Cxt_10
            	      
78821      ,	Cxt_11
            	      
78822      ,	Cxt_12
            	      
78823      ,	Cxt_13
            	      
78824      ,	Cxt_14
            	      
78825      ,	Cxt_15
            	      
78826      ,	Cxt_2
            	     
78827      ,	Cxt_3
            	     
78828      ,	Cxt_4
            	     
78829      ,	Cxt_5
            	     
78830      ,	Cxt_6
            	     
78831      ,	Cxt_7
            	     
78832      ,	Cxt_8
            	     
78833      ,	Cxt_9
            	     
78834      ,	CxtUsed
            	       
78835      ,	Rdy
            	   
78836      ,	Req_AddLd0
            	          
78837      ,	Req_AddMdL
            	          
78838      ,	Req_Len1
            	        
78839      ,	Req_OpcT
            	        
78840      ,	Req_RouteId
            	           
78841      ,	Req_SeqId
            	         
78842      ,	Req_Strm
            	        
78843      ,	ReqRdy
            	      
78844      ,	ReqVld
            	      
78845      ,	Sys_Clk
            	       
78846      ,	Sys_Clk_ClkS
            	            
78847      ,	Sys_Clk_En
            	          
78848      ,	Sys_Clk_EnS
            	           
78849      ,	Sys_Clk_RetRstN
            	               
78850      ,	Sys_Clk_RstN
            	            
78851      ,	Sys_Clk_Tm
            	          
78852      ,	Sys_Pwr_Idle
            	            
78853      ,	Sys_Pwr_WakeUp
            	              
78854      );
             
78855      	input  [32:0] Cxt_0           ;
           	                               
78856      	input  [32:0] Cxt_1           ;
           	                               
78857      	input  [32:0] Cxt_10          ;
           	                               
78858      	input  [32:0] Cxt_11          ;
           	                               
78859      	input  [32:0] Cxt_12          ;
           	                               
78860      	input  [32:0] Cxt_13          ;
           	                               
78861      	input  [32:0] Cxt_14          ;
           	                               
78862      	input  [32:0] Cxt_15          ;
           	                               
78863      	input  [32:0] Cxt_2           ;
           	                               
78864      	input  [32:0] Cxt_3           ;
           	                               
78865      	input  [32:0] Cxt_4           ;
           	                               
78866      	input  [32:0] Cxt_5           ;
           	                               
78867      	input  [32:0] Cxt_6           ;
           	                               
78868      	input  [32:0] Cxt_7           ;
           	                               
78869      	input  [32:0] Cxt_8           ;
           	                               
78870      	input  [32:0] Cxt_9           ;
           	                               
78871      	input  [15:0] CxtUsed         ;
           	                               
78872      	output        Rdy             ;
           	                               
78873      	input  [7:0]  Req_AddLd0      ;
           	                               
78874      	input  [22:0] Req_AddMdL      ;
           	                               
78875      	input  [6:0]  Req_Len1        ;
           	                               
78876      	input  [3:0]  Req_OpcT        ;
           	                               
78877      	input  [13:0] Req_RouteId     ;
           	                               
78878      	input  [3:0]  Req_SeqId       ;
           	                               
78879      	input         Req_Strm        ;
           	                               
78880      	input         ReqRdy          ;
           	                               
78881      	input         ReqVld          ;
           	                               
78882      	input         Sys_Clk         ;
           	                               
78883      	input         Sys_Clk_ClkS    ;
           	                               
78884      	input         Sys_Clk_En      ;
           	                               
78885      	input         Sys_Clk_EnS     ;
           	                               
78886      	input         Sys_Clk_RetRstN ;
           	                               
78887      	input         Sys_Clk_RstN    ;
           	                               
78888      	input         Sys_Clk_Tm      ;
           	                               
78889      	output        Sys_Pwr_Idle    ;
           	                               
78890      	output        Sys_Pwr_WakeUp  ;
           	                               
78891      	assign Rdy = 1'b1;
           	                  
78892      	assign Sys_Pwr_Idle = 1'b1;
           	                           
78893      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
78894      endmodule
                    
78895      
           
78896      `timescale 1ps/1ps
                             
78897      module rsnoc_z_H_R_G_T2_P_U_3c2e7317 (
                                                 
78898      	Cxt_AddLd0
           	          
78899      ,	Cxt_Addr4Be
            	           
78900      ,	Cxt_Echo
            	        
78901      ,	Cxt_Head
            	        
78902      ,	Cxt_Len1
            	        
78903      ,	Cxt_OpcT
            	        
78904      ,	Cxt_RdAlign
            	           
78905      ,	Cxt_RouteIdZ
            	            
78906      ,	CxtUsed
            	       
78907      ,	Rx_ConnId
            	         
78908      ,	Rx_CxtId
            	        
78909      ,	Rx_Head
            	       
78910      ,	Rx_Last
            	       
78911      ,	Rx_Opc
            	      
78912      ,	Rx_Pld
            	      
78913      ,	Rx_Rdy
            	      
78914      ,	Rx_Status
            	         
78915      ,	Rx_Vld
            	      
78916      ,	Sys_Clk
            	       
78917      ,	Sys_Clk_ClkS
            	            
78918      ,	Sys_Clk_En
            	          
78919      ,	Sys_Clk_EnS
            	           
78920      ,	Sys_Clk_RetRstN
            	               
78921      ,	Sys_Clk_RstN
            	            
78922      ,	Sys_Clk_Tm
            	          
78923      ,	Sys_Pwr_Idle
            	            
78924      ,	Sys_Pwr_WakeUp
            	              
78925      ,	Tx_Data
            	       
78926      ,	Tx_Head
            	       
78927      ,	Tx_Rdy
            	      
78928      ,	Tx_Tail
            	       
78929      ,	Tx_Vld
            	      
78930      ,	TxCxtId
            	       
78931      ,	TxLast
            	      
78932      );
             
78933      	input  [7:0]   Cxt_AddLd0      ;
           	                                
78934      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
78935      	input  [2:0]   Cxt_Echo        ;
           	                                
78936      	input          Cxt_Head        ;
           	                                
78937      	input  [6:0]   Cxt_Len1        ;
           	                                
78938      	input  [3:0]   Cxt_OpcT        ;
           	                                
78939      	input          Cxt_RdAlign     ;
           	                                
78940      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
78941      	input  [15:0]  CxtUsed         ;
           	                                
78942      	input  [4:0]   Rx_ConnId       ;
           	                                
78943      	input  [15:0]  Rx_CxtId        ;
           	                                
78944      	input          Rx_Head         ;
           	                                
78945      	input          Rx_Last         ;
           	                                
78946      	input  [3:0]   Rx_Opc          ;
           	                                
78947      	input  [145:0] Rx_Pld          ;
           	                                
78948      	output         Rx_Rdy          ;
           	                                
78949      	input  [1:0]   Rx_Status       ;
           	                                
78950      	input          Rx_Vld          ;
           	                                
78951      	input          Sys_Clk         ;
           	                                
78952      	input          Sys_Clk_ClkS    ;
           	                                
78953      	input          Sys_Clk_En      ;
           	                                
78954      	input          Sys_Clk_EnS     ;
           	                                
78955      	input          Sys_Clk_RetRstN ;
           	                                
78956      	input          Sys_Clk_RstN    ;
           	                                
78957      	input          Sys_Clk_Tm      ;
           	                                
78958      	output         Sys_Pwr_Idle    ;
           	                                
78959      	output         Sys_Pwr_WakeUp  ;
           	                                
78960      	output [215:0] Tx_Data         ;
           	                                
78961      	output         Tx_Head         ;
           	                                
78962      	input          Tx_Rdy          ;
           	                                
78963      	output         Tx_Tail         ;
           	                                
78964      	output         Tx_Vld          ;
           	                                
78965      	output [15:0]  TxCxtId         ;
           	                                
78966      	output         TxLast          ;
           	                                
78967      	wire [4:0]   u_29f0      ;
           	                          
78968      	wire         AutoItlv    ;
           	                          
78969      	wire         AutoItlvPnd ;
           	                          
78970      	reg  [4:0]   Cur_ConnId  ;
           	                          
78971      	reg  [15:0]  Cur_CxtId   ;
           	                          
78972      	reg          Cur_Last    ;
           	                          
78973      	reg  [3:0]   Cur_Opc     ;
           	                          
78974      	reg  [145:0] Cur_Pld     ;
           	                          
78975      	reg  [1:0]   Cur_Status  ;
           	                          
78976      	wire         Full        ;
           	                          
78977      	wire [30:0]  Hdr_Addr    ;
           	                          
78978      	wire [2:0]   Hdr_Echo    ;
           	                          
78979      	wire [6:0]   Hdr_Len1    ;
           	                          
78980      	wire [3:0]   Hdr_Opc     ;
           	                          
78981      	wire [13:0]  Hdr_RouteId ;
           	                          
78982      	wire [1:0]   Hdr_Status  ;
           	                          
78983      	wire         Head        ;
           	                          
78984      	wire         Itlv        ;
           	                          
78985      	wire         Tail        ;
           	                          
78986      	wire [69:0]  TxHdr       ;
           	                          
78987      	wire [145:0] TxPld       ;
           	                          
78988      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
78989      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
78990      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78991      		if ( ! Sys_Clk_RstN )
           		                     
78992      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
78993      		else if ( Rx_Vld & Rx_Rdy )
           		                           
78994      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
78995      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
78996      		.Clk( Sys_Clk )
           		               
78997      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
78998      	,	.Clk_En( Sys_Clk_En )
           	 	                     
78999      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79000      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79001      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79002      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79003      	,	.O( AutoItlv )
           	 	              
79004      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79005      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
79006      	);
           	  
79007      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
79008      		.Clk( Sys_Clk )
           		               
79009      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79010      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79011      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79012      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79013      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79014      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79015      	,	.O( Full )
           	 	          
79016      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79017      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
79018      	);
           	  
79019      	assign Sys_Pwr_Idle = ~ Full;
           	                             
79020      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
79021      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
79022      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01001001000000;
           	                                                            
79023      	assign Hdr_Opc = Cur_Opc;
           	                         
79024      	assign Hdr_Status = Cur_Status;
           	                               
79025      	assign Hdr_Len1 = Cxt_Len1;
           	                           
79026      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
79027      	assign Hdr_Echo = Cxt_Echo;
           	                           
79028      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
79029      	assign TxPld = Cur_Pld;
           	                       
79030      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
79031      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79032      		if ( ! Sys_Clk_RstN )
           		                     
79033      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
79034      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79035      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
79036      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79037      		if ( ! Sys_Clk_RstN )
           		                     
79038      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
79039      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79040      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
79041      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79042      		if ( ! Sys_Clk_RstN )
           		                     
79043      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
79044      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79045      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
79046      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
79047      	assign Tail = Cur_Last | Itlv;
           	                              
79048      	assign Tx_Head = Head;
           	                      
79049      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79050      		if ( ! Sys_Clk_RstN )
           		                     
79051      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
79052      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79053      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
79054      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
79055      		.Clk( Sys_Clk )
           		               
79056      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79057      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79058      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79059      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79060      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79061      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79062      	,	.O( AutoItlvPnd )
           	 	                 
79063      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79064      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
79065      	);
           	  
79066      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
79067      		.Clk( Sys_Clk )
           		               
79068      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79069      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79070      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79071      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79072      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79073      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79074      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
79075      	,	.O( Head )
           	 	          
79076      	,	.Reset( 1'b1 )
           	 	              
79077      	,	.Set( Tail )
           	 	            
79078      	);
           	  
79079      	assign Tx_Tail = Tail;
           	                      
79080      	assign TxCxtId = Cur_CxtId;
           	                           
79081      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79082      		if ( ! Sys_Clk_RstN )
           		                     
79083      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
79084      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79085      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
79086      	assign TxLast = Cur_Last;
           	                         
79087      endmodule
                    
79088      
           
79089      `timescale 1ps/1ps
                             
79090      module rsnoc_z_H_R_G_T2_T_U_3c2e7317 (
                                                 
79091      	AddrBase
           	        
79092      ,	Cmd_Echo
            	        
79093      ,	Cmd_Len1
            	        
79094      ,	Cmd_Lock
            	        
79095      ,	Cmd_OpcT
            	        
79096      ,	Cmd_RawAddr
            	           
79097      ,	Cmd_RouteId
            	           
79098      ,	Cmd_Status
            	          
79099      ,	Cmd_User
            	        
79100      ,	Pld_Data
            	        
79101      ,	Pld_Last
            	        
79102      ,	Rdy
            	   
79103      ,	Rx_Data
            	       
79104      ,	Rx_Head
            	       
79105      ,	Rx_Rdy
            	      
79106      ,	Rx_Tail
            	       
79107      ,	Rx_Vld
            	      
79108      ,	Sys_Clk
            	       
79109      ,	Sys_Clk_ClkS
            	            
79110      ,	Sys_Clk_En
            	          
79111      ,	Sys_Clk_EnS
            	           
79112      ,	Sys_Clk_RetRstN
            	               
79113      ,	Sys_Clk_RstN
            	            
79114      ,	Sys_Clk_Tm
            	          
79115      ,	Sys_Pwr_Idle
            	            
79116      ,	Sys_Pwr_WakeUp
            	              
79117      ,	Vld
            	   
79118      );
             
79119      	input  [27:0]  AddrBase        ;
           	                                
79120      	output [2:0]   Cmd_Echo        ;
           	                                
79121      	output [6:0]   Cmd_Len1        ;
           	                                
79122      	output         Cmd_Lock        ;
           	                                
79123      	output [3:0]   Cmd_OpcT        ;
           	                                
79124      	output [31:0]  Cmd_RawAddr     ;
           	                                
79125      	output [13:0]  Cmd_RouteId     ;
           	                                
79126      	output [1:0]   Cmd_Status      ;
           	                                
79127      	output [7:0]   Cmd_User        ;
           	                                
79128      	output [145:0] Pld_Data        ;
           	                                
79129      	output         Pld_Last        ;
           	                                
79130      	input          Rdy             ;
           	                                
79131      	input  [215:0] Rx_Data         ;
           	                                
79132      	input          Rx_Head         ;
           	                                
79133      	output         Rx_Rdy          ;
           	                                
79134      	input          Rx_Tail         ;
           	                                
79135      	input          Rx_Vld          ;
           	                                
79136      	input          Sys_Clk         ;
           	                                
79137      	input          Sys_Clk_ClkS    ;
           	                                
79138      	input          Sys_Clk_En      ;
           	                                
79139      	input          Sys_Clk_EnS     ;
           	                                
79140      	input          Sys_Clk_RetRstN ;
           	                                
79141      	input          Sys_Clk_RstN    ;
           	                                
79142      	input          Sys_Clk_Tm      ;
           	                                
79143      	output         Sys_Pwr_Idle    ;
           	                                
79144      	output         Sys_Pwr_WakeUp  ;
           	                                
79145      	output         Vld             ;
           	                                
79146      	wire [2:0]   u_42be_1        ;
           	                              
79147      	wire [31:0]  u_42be_10       ;
           	                              
79148      	wire [13:0]  u_42be_11       ;
           	                              
79149      	wire [1:0]   u_42be_13       ;
           	                              
79150      	wire [7:0]   u_42be_15       ;
           	                              
79151      	wire [6:0]   u_42be_7        ;
           	                              
79152      	wire         u_42be_8        ;
           	                              
79153      	wire [3:0]   u_42be_9        ;
           	                              
79154      	wire [30:0]  u_456b          ;
           	                              
79155      	wire [145:0] u_6846_0        ;
           	                              
79156      	wire         u_6846_1        ;
           	                              
79157      	wire [145:0] u_b984_0        ;
           	                              
79158      	wire         u_b984_1        ;
           	                              
79159      	wire [2:0]   u_ca1c_1        ;
           	                              
79160      	wire [31:0]  u_ca1c_10       ;
           	                              
79161      	wire [13:0]  u_ca1c_11       ;
           	                              
79162      	wire [1:0]   u_ca1c_13       ;
           	                              
79163      	wire [7:0]   u_ca1c_15       ;
           	                              
79164      	wire [6:0]   u_ca1c_7        ;
           	                              
79165      	wire         u_ca1c_8        ;
           	                              
79166      	wire [3:0]   u_ca1c_9        ;
           	                              
79167      	wire [30:0]  u_e5b6          ;
           	                              
79168      	wire [6:0]   u_ed9d          ;
           	                              
79169      	wire [2:0]   CmdIn_Echo      ;
           	                              
79170      	wire [6:0]   CmdIn_Len1      ;
           	                              
79171      	wire         CmdIn_Lock      ;
           	                              
79172      	wire [3:0]   CmdIn_OpcT      ;
           	                              
79173      	wire [31:0]  CmdIn_RawAddr   ;
           	                              
79174      	wire [13:0]  CmdIn_RouteId   ;
           	                              
79175      	wire [1:0]   CmdIn_Status    ;
           	                              
79176      	wire [7:0]   CmdIn_User      ;
           	                              
79177      	wire [145:0] MyData          ;
           	                              
79178      	wire [145:0] PldIn_Data      ;
           	                              
79179      	wire         PldIn_Last      ;
           	                              
79180      	wire         PldVld          ;
           	                              
79181      	wire         PreAbort        ;
           	                              
79182      	wire [6:0]   PreInfo         ;
           	                              
79183      	wire         PreOne          ;
           	                              
79184      	wire         Pwr_Pipe_Idle   ;
           	                              
79185      	wire         Pwr_Pipe_WakeUp ;
           	                              
79186      	wire [27:0]  Req_BaseAddr    ;
           	                              
79187      	wire [145:0] Req_Data        ;
           	                              
79188      	wire [2:0]   Req_Echo        ;
           	                              
79189      	wire         Req_Last        ;
           	                              
79190      	wire [6:0]   Req_Len1        ;
           	                              
79191      	wire         Req_Lock        ;
           	                              
79192      	wire [3:0]   Req_OpcT        ;
           	                              
79193      	wire [31:0]  Req_RawAddr     ;
           	                              
79194      	wire [13:0]  Req_RouteId     ;
           	                              
79195      	wire [1:0]   Req_Status      ;
           	                              
79196      	wire [7:0]   Req_User        ;
           	                              
79197      	assign Req_Echo = Rx_Data [148:146];
           	                                    
79198      	assign CmdIn_Echo = Req_Echo;
           	                             
79199      	assign u_ca1c_1 = CmdIn_Echo;
           	                             
79200      	assign Req_BaseAddr = AddrBase;
           	                               
79201      	assign Req_OpcT = Rx_Data [200:197];
           	                                    
79202      	assign u_ed9d = Rx_Data [194:188];
           	                                  
79203      	assign PreOne = Req_OpcT == 4'b1000 & u_ed9d == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
79204      	assign Req_Lock = Rx_Data [215];
           	                                
79205      	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
79206      	assign Req_RawAddr =
           	                    
79207      				( { 1'b0 , Rx_Data [187:157] } | { Req_BaseAddr , 4'b0000 } )
           				                                                             
79208      			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
79209      		&	~ { 32 { PreAbort }  };
           		 	                       
79210      	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
79211      	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
79212      	assign Req_RouteId = Rx_Data [214:201];
           	                                       
79213      	assign CmdIn_RouteId = Req_RouteId;
           	                                   
79214      	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
79215      	assign Req_Status = Rx_Data [196:195];
           	                                      
79216      	assign CmdIn_Status = Req_Status;
           	                                 
79217      	assign u_ca1c_13 = CmdIn_Status;
           	                                
79218      	assign Req_User = Rx_Data [156:149];
           	                                    
79219      	assign CmdIn_User = Req_User;
           	                             
79220      	assign u_ca1c_15 = CmdIn_User;
           	                              
79221      	assign Req_Len1 = Rx_Data [194:188] & ~ { 7 { PreAbort }  };
           	                                                            
79222      	assign CmdIn_Len1 = Req_Len1;
           	                             
79223      	assign u_ca1c_7 = CmdIn_Len1;
           	                             
79224      	assign CmdIn_Lock = Req_Lock;
           	                             
79225      	assign u_ca1c_8 = CmdIn_Lock;
           	                             
79226      	assign CmdIn_OpcT = Req_OpcT;
           	                             
79227      	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
79228      	rsnoc_z_H_R_U_P_N_17116f53_A030000071432140208 Icp(
           	                                                   
79229      		.Rx_1( u_ca1c_1 )
           		                 
79230      	,	.Rx_10( u_ca1c_10 )
           	 	                   
79231      	,	.Rx_11( u_ca1c_11 )
           	 	                   
79232      	,	.Rx_13( u_ca1c_13 )
           	 	                   
79233      	,	.Rx_15( u_ca1c_15 )
           	 	                   
79234      	,	.Rx_7( u_ca1c_7 )
           	 	                 
79235      	,	.Rx_8( u_ca1c_8 )
           	 	                 
79236      	,	.Rx_9( u_ca1c_9 )
           	 	                 
79237      	,	.RxRdy( Rx_Rdy )
           	 	                
79238      	,	.RxVld( Rx_Vld )
           	 	                
79239      	,	.Sys_Clk( Sys_Clk )
           	 	                   
79240      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
79241      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
79242      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
79243      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
79244      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
79245      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
79246      	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
79247      	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
79248      	,	.Tx_1( u_42be_1 )
           	 	                 
79249      	,	.Tx_10( u_42be_10 )
           	 	                   
79250      	,	.Tx_11( u_42be_11 )
           	 	                   
79251      	,	.Tx_13( u_42be_13 )
           	 	                   
79252      	,	.Tx_15( u_42be_15 )
           	 	                   
79253      	,	.Tx_7( u_42be_7 )
           	 	                 
79254      	,	.Tx_8( u_42be_8 )
           	 	                 
79255      	,	.Tx_9( u_42be_9 )
           	 	                 
79256      	,	.TxRdy( Rdy )
           	 	             
79257      	,	.TxVld( Vld )
           	 	             
79258      	);
           	  
79259      	assign Cmd_Echo = u_42be_1;
           	                           
79260      	assign Cmd_Len1 = u_42be_7;
           	                           
79261      	assign Cmd_Lock = u_42be_8;
           	                           
79262      	assign Cmd_OpcT = u_42be_9;
           	                           
79263      	assign Cmd_RawAddr = u_42be_10;
           	                               
79264      	assign Cmd_RouteId = u_42be_11;
           	                               
79265      	assign Cmd_Status = u_42be_13;
           	                              
79266      	assign Cmd_User = u_42be_15;
           	                            
79267      	assign Req_Data = Rx_Data [145:0];
           	                                  
79268      	assign u_e5b6 = Rx_Data [187:157];
           	                                  
79269      	assign u_456b = Rx_Data [187:157];
           	                                  
79270      	assign PreInfo = { u_e5b6 [3:0] , u_456b [6:4] };
           	                                                 
79271      	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78803      	,	.Rx_Data( ReqRx_Data )
           	<font color = "red">-1-</font> 	                      
78804      	,	.Rx_Head( ReqRx_Head )
           <font color = "green">	==></font>
78805      	,	.Rx_Rdy( ReqRx_Rdy )
           <font color = "red">	==></font>
78806      	,	.Rx_Tail( ReqRx_Tail )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1'b0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78810      	,	.RxPathHit( PathFound )
           	<font color = "green">-1-</font> 	                       
78811      	);
           <font color = "green">	==></font>
78812      	// synthesis translate_on
           	                         <font color = "red">-2-</font>
78813      	// synopsys translate_on
           	                        
78814      endmodule
                    
78815      
           
78816      `timescale 1ps/1ps
                             
78817      module rsnoc_z_H_R_G_T2_O_U_b9b7cc6f (
                                                 
78818      	Cxt_0
           	     
78819      ,	Cxt_1
            	     
78820      ,	Cxt_10
            	      
78821      ,	Cxt_11
            	      
78822      ,	Cxt_12
            	      
78823      ,	Cxt_13
            	      
78824      ,	Cxt_14
            	      
78825      ,	Cxt_15
            	      
78826      ,	Cxt_2
            	     
78827      ,	Cxt_3
            	     
78828      ,	Cxt_4
            	     
78829      ,	Cxt_5
            	     
78830      ,	Cxt_6
            	     
78831      ,	Cxt_7
            	     
78832      ,	Cxt_8
            	     
78833      ,	Cxt_9
            	     
78834      ,	CxtUsed
            	       
78835      ,	Rdy
            	   
78836      ,	Req_AddLd0
            	          
78837      ,	Req_AddMdL
            	          
78838      ,	Req_Len1
            	        
78839      ,	Req_OpcT
            	        
78840      ,	Req_RouteId
            	           
78841      ,	Req_SeqId
            	         
78842      ,	Req_Strm
            	        
78843      ,	ReqRdy
            	      
78844      ,	ReqVld
            	      
78845      ,	Sys_Clk
            	       
78846      ,	Sys_Clk_ClkS
            	            
78847      ,	Sys_Clk_En
            	          
78848      ,	Sys_Clk_EnS
            	           
78849      ,	Sys_Clk_RetRstN
            	               
78850      ,	Sys_Clk_RstN
            	            
78851      ,	Sys_Clk_Tm
            	          
78852      ,	Sys_Pwr_Idle
            	            
78853      ,	Sys_Pwr_WakeUp
            	              
78854      );
             
78855      	input  [32:0] Cxt_0           ;
           	                               
78856      	input  [32:0] Cxt_1           ;
           	                               
78857      	input  [32:0] Cxt_10          ;
           	                               
78858      	input  [32:0] Cxt_11          ;
           	                               
78859      	input  [32:0] Cxt_12          ;
           	                               
78860      	input  [32:0] Cxt_13          ;
           	                               
78861      	input  [32:0] Cxt_14          ;
           	                               
78862      	input  [32:0] Cxt_15          ;
           	                               
78863      	input  [32:0] Cxt_2           ;
           	                               
78864      	input  [32:0] Cxt_3           ;
           	                               
78865      	input  [32:0] Cxt_4           ;
           	                               
78866      	input  [32:0] Cxt_5           ;
           	                               
78867      	input  [32:0] Cxt_6           ;
           	                               
78868      	input  [32:0] Cxt_7           ;
           	                               
78869      	input  [32:0] Cxt_8           ;
           	                               
78870      	input  [32:0] Cxt_9           ;
           	                               
78871      	input  [15:0] CxtUsed         ;
           	                               
78872      	output        Rdy             ;
           	                               
78873      	input  [7:0]  Req_AddLd0      ;
           	                               
78874      	input  [22:0] Req_AddMdL      ;
           	                               
78875      	input  [6:0]  Req_Len1        ;
           	                               
78876      	input  [3:0]  Req_OpcT        ;
           	                               
78877      	input  [13:0] Req_RouteId     ;
           	                               
78878      	input  [3:0]  Req_SeqId       ;
           	                               
78879      	input         Req_Strm        ;
           	                               
78880      	input         ReqRdy          ;
           	                               
78881      	input         ReqVld          ;
           	                               
78882      	input         Sys_Clk         ;
           	                               
78883      	input         Sys_Clk_ClkS    ;
           	                               
78884      	input         Sys_Clk_En      ;
           	                               
78885      	input         Sys_Clk_EnS     ;
           	                               
78886      	input         Sys_Clk_RetRstN ;
           	                               
78887      	input         Sys_Clk_RstN    ;
           	                               
78888      	input         Sys_Clk_Tm      ;
           	                               
78889      	output        Sys_Pwr_Idle    ;
           	                               
78890      	output        Sys_Pwr_WakeUp  ;
           	                               
78891      	assign Rdy = 1'b1;
           	                  
78892      	assign Sys_Pwr_Idle = 1'b1;
           	                           
78893      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
78894      endmodule
                    
78895      
           
78896      `timescale 1ps/1ps
                             
78897      module rsnoc_z_H_R_G_T2_P_U_3c2e7317 (
                                                 
78898      	Cxt_AddLd0
           	          
78899      ,	Cxt_Addr4Be
            	           
78900      ,	Cxt_Echo
            	        
78901      ,	Cxt_Head
            	        
78902      ,	Cxt_Len1
            	        
78903      ,	Cxt_OpcT
            	        
78904      ,	Cxt_RdAlign
            	           
78905      ,	Cxt_RouteIdZ
            	            
78906      ,	CxtUsed
            	       
78907      ,	Rx_ConnId
            	         
78908      ,	Rx_CxtId
            	        
78909      ,	Rx_Head
            	       
78910      ,	Rx_Last
            	       
78911      ,	Rx_Opc
            	      
78912      ,	Rx_Pld
            	      
78913      ,	Rx_Rdy
            	      
78914      ,	Rx_Status
            	         
78915      ,	Rx_Vld
            	      
78916      ,	Sys_Clk
            	       
78917      ,	Sys_Clk_ClkS
            	            
78918      ,	Sys_Clk_En
            	          
78919      ,	Sys_Clk_EnS
            	           
78920      ,	Sys_Clk_RetRstN
            	               
78921      ,	Sys_Clk_RstN
            	            
78922      ,	Sys_Clk_Tm
            	          
78923      ,	Sys_Pwr_Idle
            	            
78924      ,	Sys_Pwr_WakeUp
            	              
78925      ,	Tx_Data
            	       
78926      ,	Tx_Head
            	       
78927      ,	Tx_Rdy
            	      
78928      ,	Tx_Tail
            	       
78929      ,	Tx_Vld
            	      
78930      ,	TxCxtId
            	       
78931      ,	TxLast
            	      
78932      );
             
78933      	input  [7:0]   Cxt_AddLd0      ;
           	                                
78934      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
78935      	input  [2:0]   Cxt_Echo        ;
           	                                
78936      	input          Cxt_Head        ;
           	                                
78937      	input  [6:0]   Cxt_Len1        ;
           	                                
78938      	input  [3:0]   Cxt_OpcT        ;
           	                                
78939      	input          Cxt_RdAlign     ;
           	                                
78940      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
78941      	input  [15:0]  CxtUsed         ;
           	                                
78942      	input  [4:0]   Rx_ConnId       ;
           	                                
78943      	input  [15:0]  Rx_CxtId        ;
           	                                
78944      	input          Rx_Head         ;
           	                                
78945      	input          Rx_Last         ;
           	                                
78946      	input  [3:0]   Rx_Opc          ;
           	                                
78947      	input  [145:0] Rx_Pld          ;
           	                                
78948      	output         Rx_Rdy          ;
           	                                
78949      	input  [1:0]   Rx_Status       ;
           	                                
78950      	input          Rx_Vld          ;
           	                                
78951      	input          Sys_Clk         ;
           	                                
78952      	input          Sys_Clk_ClkS    ;
           	                                
78953      	input          Sys_Clk_En      ;
           	                                
78954      	input          Sys_Clk_EnS     ;
           	                                
78955      	input          Sys_Clk_RetRstN ;
           	                                
78956      	input          Sys_Clk_RstN    ;
           	                                
78957      	input          Sys_Clk_Tm      ;
           	                                
78958      	output         Sys_Pwr_Idle    ;
           	                                
78959      	output         Sys_Pwr_WakeUp  ;
           	                                
78960      	output [215:0] Tx_Data         ;
           	                                
78961      	output         Tx_Head         ;
           	                                
78962      	input          Tx_Rdy          ;
           	                                
78963      	output         Tx_Tail         ;
           	                                
78964      	output         Tx_Vld          ;
           	                                
78965      	output [15:0]  TxCxtId         ;
           	                                
78966      	output         TxLast          ;
           	                                
78967      	wire [4:0]   u_29f0      ;
           	                          
78968      	wire         AutoItlv    ;
           	                          
78969      	wire         AutoItlvPnd ;
           	                          
78970      	reg  [4:0]   Cur_ConnId  ;
           	                          
78971      	reg  [15:0]  Cur_CxtId   ;
           	                          
78972      	reg          Cur_Last    ;
           	                          
78973      	reg  [3:0]   Cur_Opc     ;
           	                          
78974      	reg  [145:0] Cur_Pld     ;
           	                          
78975      	reg  [1:0]   Cur_Status  ;
           	                          
78976      	wire         Full        ;
           	                          
78977      	wire [30:0]  Hdr_Addr    ;
           	                          
78978      	wire [2:0]   Hdr_Echo    ;
           	                          
78979      	wire [6:0]   Hdr_Len1    ;
           	                          
78980      	wire [3:0]   Hdr_Opc     ;
           	                          
78981      	wire [13:0]  Hdr_RouteId ;
           	                          
78982      	wire [1:0]   Hdr_Status  ;
           	                          
78983      	wire         Head        ;
           	                          
78984      	wire         Itlv        ;
           	                          
78985      	wire         Tail        ;
           	                          
78986      	wire [69:0]  TxHdr       ;
           	                          
78987      	wire [145:0] TxPld       ;
           	                          
78988      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
78989      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
78990      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78991      		if ( ! Sys_Clk_RstN )
           		                     
78992      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
78993      		else if ( Rx_Vld & Rx_Rdy )
           		                           
78994      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
78995      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
78996      		.Clk( Sys_Clk )
           		               
78997      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
78998      	,	.Clk_En( Sys_Clk_En )
           	 	                     
78999      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79000      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79001      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79002      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79003      	,	.O( AutoItlv )
           	 	              
79004      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79005      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
79006      	);
           	  
79007      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
79008      		.Clk( Sys_Clk )
           		               
79009      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79010      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79011      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79012      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79013      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79014      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79015      	,	.O( Full )
           	 	          
79016      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79017      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
79018      	);
           	  
79019      	assign Sys_Pwr_Idle = ~ Full;
           	                             
79020      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
79021      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
79022      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01001001000000;
           	                                                            
79023      	assign Hdr_Opc = Cur_Opc;
           	                         
79024      	assign Hdr_Status = Cur_Status;
           	                               
79025      	assign Hdr_Len1 = Cxt_Len1;
           	                           
79026      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
79027      	assign Hdr_Echo = Cxt_Echo;
           	                           
79028      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
79029      	assign TxPld = Cur_Pld;
           	                       
79030      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
79031      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79032      		if ( ! Sys_Clk_RstN )
           		                     
79033      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
79034      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79035      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
79036      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79037      		if ( ! Sys_Clk_RstN )
           		                     
79038      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
79039      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79040      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
79041      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79042      		if ( ! Sys_Clk_RstN )
           		                     
79043      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
79044      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79045      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
79046      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
79047      	assign Tail = Cur_Last | Itlv;
           	                              
79048      	assign Tx_Head = Head;
           	                      
79049      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79050      		if ( ! Sys_Clk_RstN )
           		                     
79051      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
79052      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79053      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
79054      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
79055      		.Clk( Sys_Clk )
           		               
79056      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79057      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79058      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79059      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79060      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79061      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79062      	,	.O( AutoItlvPnd )
           	 	                 
79063      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79064      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
79065      	);
           	  
79066      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
79067      		.Clk( Sys_Clk )
           		               
79068      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79069      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79070      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79071      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79072      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79073      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79074      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
79075      	,	.O( Head )
           	 	          
79076      	,	.Reset( 1'b1 )
           	 	              
79077      	,	.Set( Tail )
           	 	            
79078      	);
           	  
79079      	assign Tx_Tail = Tail;
           	                      
79080      	assign TxCxtId = Cur_CxtId;
           	                           
79081      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79082      		if ( ! Sys_Clk_RstN )
           		                     
79083      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
79084      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79085      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
79086      	assign TxLast = Cur_Last;
           	                         
79087      endmodule
                    
79088      
           
79089      `timescale 1ps/1ps
                             
79090      module rsnoc_z_H_R_G_T2_T_U_3c2e7317 (
                                                 
79091      	AddrBase
           	        
79092      ,	Cmd_Echo
            	        
79093      ,	Cmd_Len1
            	        
79094      ,	Cmd_Lock
            	        
79095      ,	Cmd_OpcT
            	        
79096      ,	Cmd_RawAddr
            	           
79097      ,	Cmd_RouteId
            	           
79098      ,	Cmd_Status
            	          
79099      ,	Cmd_User
            	        
79100      ,	Pld_Data
            	        
79101      ,	Pld_Last
            	        
79102      ,	Rdy
            	   
79103      ,	Rx_Data
            	       
79104      ,	Rx_Head
            	       
79105      ,	Rx_Rdy
            	      
79106      ,	Rx_Tail
            	       
79107      ,	Rx_Vld
            	      
79108      ,	Sys_Clk
            	       
79109      ,	Sys_Clk_ClkS
            	            
79110      ,	Sys_Clk_En
            	          
79111      ,	Sys_Clk_EnS
            	           
79112      ,	Sys_Clk_RetRstN
            	               
79113      ,	Sys_Clk_RstN
            	            
79114      ,	Sys_Clk_Tm
            	          
79115      ,	Sys_Pwr_Idle
            	            
79116      ,	Sys_Pwr_WakeUp
            	              
79117      ,	Vld
            	   
79118      );
             
79119      	input  [27:0]  AddrBase        ;
           	                                
79120      	output [2:0]   Cmd_Echo        ;
           	                                
79121      	output [6:0]   Cmd_Len1        ;
           	                                
79122      	output         Cmd_Lock        ;
           	                                
79123      	output [3:0]   Cmd_OpcT        ;
           	                                
79124      	output [31:0]  Cmd_RawAddr     ;
           	                                
79125      	output [13:0]  Cmd_RouteId     ;
           	                                
79126      	output [1:0]   Cmd_Status      ;
           	                                
79127      	output [7:0]   Cmd_User        ;
           	                                
79128      	output [145:0] Pld_Data        ;
           	                                
79129      	output         Pld_Last        ;
           	                                
79130      	input          Rdy             ;
           	                                
79131      	input  [215:0] Rx_Data         ;
           	                                
79132      	input          Rx_Head         ;
           	                                
79133      	output         Rx_Rdy          ;
           	                                
79134      	input          Rx_Tail         ;
           	                                
79135      	input          Rx_Vld          ;
           	                                
79136      	input          Sys_Clk         ;
           	                                
79137      	input          Sys_Clk_ClkS    ;
           	                                
79138      	input          Sys_Clk_En      ;
           	                                
79139      	input          Sys_Clk_EnS     ;
           	                                
79140      	input          Sys_Clk_RetRstN ;
           	                                
79141      	input          Sys_Clk_RstN    ;
           	                                
79142      	input          Sys_Clk_Tm      ;
           	                                
79143      	output         Sys_Pwr_Idle    ;
           	                                
79144      	output         Sys_Pwr_WakeUp  ;
           	                                
79145      	output         Vld             ;
           	                                
79146      	wire [2:0]   u_42be_1        ;
           	                              
79147      	wire [31:0]  u_42be_10       ;
           	                              
79148      	wire [13:0]  u_42be_11       ;
           	                              
79149      	wire [1:0]   u_42be_13       ;
           	                              
79150      	wire [7:0]   u_42be_15       ;
           	                              
79151      	wire [6:0]   u_42be_7        ;
           	                              
79152      	wire         u_42be_8        ;
           	                              
79153      	wire [3:0]   u_42be_9        ;
           	                              
79154      	wire [30:0]  u_456b          ;
           	                              
79155      	wire [145:0] u_6846_0        ;
           	                              
79156      	wire         u_6846_1        ;
           	                              
79157      	wire [145:0] u_b984_0        ;
           	                              
79158      	wire         u_b984_1        ;
           	                              
79159      	wire [2:0]   u_ca1c_1        ;
           	                              
79160      	wire [31:0]  u_ca1c_10       ;
           	                              
79161      	wire [13:0]  u_ca1c_11       ;
           	                              
79162      	wire [1:0]   u_ca1c_13       ;
           	                              
79163      	wire [7:0]   u_ca1c_15       ;
           	                              
79164      	wire [6:0]   u_ca1c_7        ;
           	                              
79165      	wire         u_ca1c_8        ;
           	                              
79166      	wire [3:0]   u_ca1c_9        ;
           	                              
79167      	wire [30:0]  u_e5b6          ;
           	                              
79168      	wire [6:0]   u_ed9d          ;
           	                              
79169      	wire [2:0]   CmdIn_Echo      ;
           	                              
79170      	wire [6:0]   CmdIn_Len1      ;
           	                              
79171      	wire         CmdIn_Lock      ;
           	                              
79172      	wire [3:0]   CmdIn_OpcT      ;
           	                              
79173      	wire [31:0]  CmdIn_RawAddr   ;
           	                              
79174      	wire [13:0]  CmdIn_RouteId   ;
           	                              
79175      	wire [1:0]   CmdIn_Status    ;
           	                              
79176      	wire [7:0]   CmdIn_User      ;
           	                              
79177      	wire [145:0] MyData          ;
           	                              
79178      	wire [145:0] PldIn_Data      ;
           	                              
79179      	wire         PldIn_Last      ;
           	                              
79180      	wire         PldVld          ;
           	                              
79181      	wire         PreAbort        ;
           	                              
79182      	wire [6:0]   PreInfo         ;
           	                              
79183      	wire         PreOne          ;
           	                              
79184      	wire         Pwr_Pipe_Idle   ;
           	                              
79185      	wire         Pwr_Pipe_WakeUp ;
           	                              
79186      	wire [27:0]  Req_BaseAddr    ;
           	                              
79187      	wire [145:0] Req_Data        ;
           	                              
79188      	wire [2:0]   Req_Echo        ;
           	                              
79189      	wire         Req_Last        ;
           	                              
79190      	wire [6:0]   Req_Len1        ;
           	                              
79191      	wire         Req_Lock        ;
           	                              
79192      	wire [3:0]   Req_OpcT        ;
           	                              
79193      	wire [31:0]  Req_RawAddr     ;
           	                              
79194      	wire [13:0]  Req_RouteId     ;
           	                              
79195      	wire [1:0]   Req_Status      ;
           	                              
79196      	wire [7:0]   Req_User        ;
           	                              
79197      	assign Req_Echo = Rx_Data [148:146];
           	                                    
79198      	assign CmdIn_Echo = Req_Echo;
           	                             
79199      	assign u_ca1c_1 = CmdIn_Echo;
           	                             
79200      	assign Req_BaseAddr = AddrBase;
           	                               
79201      	assign Req_OpcT = Rx_Data [200:197];
           	                                    
79202      	assign u_ed9d = Rx_Data [194:188];
           	                                  
79203      	assign PreOne = Req_OpcT == 4'b1000 & u_ed9d == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
79204      	assign Req_Lock = Rx_Data [215];
           	                                
79205      	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
79206      	assign Req_RawAddr =
           	                    
79207      				( { 1'b0 , Rx_Data [187:157] } | { Req_BaseAddr , 4'b0000 } )
           				                                                             
79208      			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
79209      		&	~ { 32 { PreAbort }  };
           		 	                       
79210      	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
79211      	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
79212      	assign Req_RouteId = Rx_Data [214:201];
           	                                       
79213      	assign CmdIn_RouteId = Req_RouteId;
           	                                   
79214      	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
79215      	assign Req_Status = Rx_Data [196:195];
           	                                      
79216      	assign CmdIn_Status = Req_Status;
           	                                 
79217      	assign u_ca1c_13 = CmdIn_Status;
           	                                
79218      	assign Req_User = Rx_Data [156:149];
           	                                    
79219      	assign CmdIn_User = Req_User;
           	                             
79220      	assign u_ca1c_15 = CmdIn_User;
           	                              
79221      	assign Req_Len1 = Rx_Data [194:188] & ~ { 7 { PreAbort }  };
           	                                                            
79222      	assign CmdIn_Len1 = Req_Len1;
           	                             
79223      	assign u_ca1c_7 = CmdIn_Len1;
           	                             
79224      	assign CmdIn_Lock = Req_Lock;
           	                             
79225      	assign u_ca1c_8 = CmdIn_Lock;
           	                             
79226      	assign CmdIn_OpcT = Req_OpcT;
           	                             
79227      	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
79228      	rsnoc_z_H_R_U_P_N_17116f53_A030000071432140208 Icp(
           	                                                   
79229      		.Rx_1( u_ca1c_1 )
           		                 
79230      	,	.Rx_10( u_ca1c_10 )
           	 	                   
79231      	,	.Rx_11( u_ca1c_11 )
           	 	                   
79232      	,	.Rx_13( u_ca1c_13 )
           	 	                   
79233      	,	.Rx_15( u_ca1c_15 )
           	 	                   
79234      	,	.Rx_7( u_ca1c_7 )
           	 	                 
79235      	,	.Rx_8( u_ca1c_8 )
           	 	                 
79236      	,	.Rx_9( u_ca1c_9 )
           	 	                 
79237      	,	.RxRdy( Rx_Rdy )
           	 	                
79238      	,	.RxVld( Rx_Vld )
           	 	                
79239      	,	.Sys_Clk( Sys_Clk )
           	 	                   
79240      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
79241      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
79242      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
79243      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
79244      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
79245      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
79246      	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
79247      	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
79248      	,	.Tx_1( u_42be_1 )
           	 	                 
79249      	,	.Tx_10( u_42be_10 )
           	 	                   
79250      	,	.Tx_11( u_42be_11 )
           	 	                   
79251      	,	.Tx_13( u_42be_13 )
           	 	                   
79252      	,	.Tx_15( u_42be_15 )
           	 	                   
79253      	,	.Tx_7( u_42be_7 )
           	 	                 
79254      	,	.Tx_8( u_42be_8 )
           	 	                 
79255      	,	.Tx_9( u_42be_9 )
           	 	                 
79256      	,	.TxRdy( Rdy )
           	 	             
79257      	,	.TxVld( Vld )
           	 	             
79258      	);
           	  
79259      	assign Cmd_Echo = u_42be_1;
           	                           
79260      	assign Cmd_Len1 = u_42be_7;
           	                           
79261      	assign Cmd_Lock = u_42be_8;
           	                           
79262      	assign Cmd_OpcT = u_42be_9;
           	                           
79263      	assign Cmd_RawAddr = u_42be_10;
           	                               
79264      	assign Cmd_RouteId = u_42be_11;
           	                               
79265      	assign Cmd_Status = u_42be_13;
           	                              
79266      	assign Cmd_User = u_42be_15;
           	                            
79267      	assign Req_Data = Rx_Data [145:0];
           	                                  
79268      	assign u_e5b6 = Rx_Data [187:157];
           	                                  
79269      	assign u_456b = Rx_Data [187:157];
           	                                  
79270      	assign PreInfo = { u_e5b6 [3:0] , u_456b [6:4] };
           	                                                 
79271      	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
79272      	assign u_b984_0 = PldIn_Data;
           	                             
79273      	assign Req_Last = Rx_Tail;
           	                          
79274      	assign PldIn_Last = Req_Last;
           	                             
79275      	assign u_b984_1 = PldIn_Last;
           	                             
79276      	rsnoc_z_H_R_N_T_U_P_Pc_40d03d68 upc(
           	                                    
79277      		.Be( { 1'b1 , 15'b0 } )
           		                       
79278      	,	.Data( { PreAbort ? { 4'b0000 , 3'b0 } : PreInfo , 121'b0 } )
           	 	                  <font color = "red">-4-</font>  
           	 	                  <font color = "red">==></font>  
           	 	                  <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78815      
           <font color = "green">-1-</font>
78816      `timescale 1ps/1ps
           <font color = "green">==></font>
78817      module rsnoc_z_H_R_G_T2_O_U_b9b7cc6f (
           <font color = "red">-2-</font>                                      
78818      	Cxt_0
           	     
78819      ,	Cxt_1
            	     
78820      ,	Cxt_10
            	      
78821      ,	Cxt_11
            	      
78822      ,	Cxt_12
            	      
78823      ,	Cxt_13
            	      
78824      ,	Cxt_14
            	      
78825      ,	Cxt_15
            	      
78826      ,	Cxt_2
            	     
78827      ,	Cxt_3
            	     
78828      ,	Cxt_4
            	     
78829      ,	Cxt_5
            	     
78830      ,	Cxt_6
            	     
78831      ,	Cxt_7
            	     
78832      ,	Cxt_8
            	     
78833      ,	Cxt_9
            	     
78834      ,	CxtUsed
            	       
78835      ,	Rdy
            	   
78836      ,	Req_AddLd0
            	          
78837      ,	Req_AddMdL
            	          
78838      ,	Req_Len1
            	        
78839      ,	Req_OpcT
            	        
78840      ,	Req_RouteId
            	           
78841      ,	Req_SeqId
            	         
78842      ,	Req_Strm
            	        
78843      ,	ReqRdy
            	      
78844      ,	ReqVld
            	      
78845      ,	Sys_Clk
            	       
78846      ,	Sys_Clk_ClkS
            	            
78847      ,	Sys_Clk_En
            	          
78848      ,	Sys_Clk_EnS
            	           
78849      ,	Sys_Clk_RetRstN
            	               
78850      ,	Sys_Clk_RstN
            	            
78851      ,	Sys_Clk_Tm
            	          
78852      ,	Sys_Pwr_Idle
            	            
78853      ,	Sys_Pwr_WakeUp
            	              
78854      );
             
78855      	input  [32:0] Cxt_0           ;
           	                               
78856      	input  [32:0] Cxt_1           ;
           	                               
78857      	input  [32:0] Cxt_10          ;
           	                               
78858      	input  [32:0] Cxt_11          ;
           	                               
78859      	input  [32:0] Cxt_12          ;
           	                               
78860      	input  [32:0] Cxt_13          ;
           	                               
78861      	input  [32:0] Cxt_14          ;
           	                               
78862      	input  [32:0] Cxt_15          ;
           	                               
78863      	input  [32:0] Cxt_2           ;
           	                               
78864      	input  [32:0] Cxt_3           ;
           	                               
78865      	input  [32:0] Cxt_4           ;
           	                               
78866      	input  [32:0] Cxt_5           ;
           	                               
78867      	input  [32:0] Cxt_6           ;
           	                               
78868      	input  [32:0] Cxt_7           ;
           	                               
78869      	input  [32:0] Cxt_8           ;
           	                               
78870      	input  [32:0] Cxt_9           ;
           	                               
78871      	input  [15:0] CxtUsed         ;
           	                               
78872      	output        Rdy             ;
           	                               
78873      	input  [7:0]  Req_AddLd0      ;
           	                               
78874      	input  [22:0] Req_AddMdL      ;
           	                               
78875      	input  [6:0]  Req_Len1        ;
           	                               
78876      	input  [3:0]  Req_OpcT        ;
           	                               
78877      	input  [13:0] Req_RouteId     ;
           	                               
78878      	input  [3:0]  Req_SeqId       ;
           	                               
78879      	input         Req_Strm        ;
           	                               
78880      	input         ReqRdy          ;
           	                               
78881      	input         ReqVld          ;
           	                               
78882      	input         Sys_Clk         ;
           	                               
78883      	input         Sys_Clk_ClkS    ;
           	                               
78884      	input         Sys_Clk_En      ;
           	                               
78885      	input         Sys_Clk_EnS     ;
           	                               
78886      	input         Sys_Clk_RetRstN ;
           	                               
78887      	input         Sys_Clk_RstN    ;
           	                               
78888      	input         Sys_Clk_Tm      ;
           	                               
78889      	output        Sys_Pwr_Idle    ;
           	                               
78890      	output        Sys_Pwr_WakeUp  ;
           	                               
78891      	assign Rdy = 1'b1;
           	                  
78892      	assign Sys_Pwr_Idle = 1'b1;
           	                           
78893      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
78894      endmodule
                    
78895      
           
78896      `timescale 1ps/1ps
                             
78897      module rsnoc_z_H_R_G_T2_P_U_3c2e7317 (
                                                 
78898      	Cxt_AddLd0
           	          
78899      ,	Cxt_Addr4Be
            	           
78900      ,	Cxt_Echo
            	        
78901      ,	Cxt_Head
            	        
78902      ,	Cxt_Len1
            	        
78903      ,	Cxt_OpcT
            	        
78904      ,	Cxt_RdAlign
            	           
78905      ,	Cxt_RouteIdZ
            	            
78906      ,	CxtUsed
            	       
78907      ,	Rx_ConnId
            	         
78908      ,	Rx_CxtId
            	        
78909      ,	Rx_Head
            	       
78910      ,	Rx_Last
            	       
78911      ,	Rx_Opc
            	      
78912      ,	Rx_Pld
            	      
78913      ,	Rx_Rdy
            	      
78914      ,	Rx_Status
            	         
78915      ,	Rx_Vld
            	      
78916      ,	Sys_Clk
            	       
78917      ,	Sys_Clk_ClkS
            	            
78918      ,	Sys_Clk_En
            	          
78919      ,	Sys_Clk_EnS
            	           
78920      ,	Sys_Clk_RetRstN
            	               
78921      ,	Sys_Clk_RstN
            	            
78922      ,	Sys_Clk_Tm
            	          
78923      ,	Sys_Pwr_Idle
            	            
78924      ,	Sys_Pwr_WakeUp
            	              
78925      ,	Tx_Data
            	       
78926      ,	Tx_Head
            	       
78927      ,	Tx_Rdy
            	      
78928      ,	Tx_Tail
            	       
78929      ,	Tx_Vld
            	      
78930      ,	TxCxtId
            	       
78931      ,	TxLast
            	      
78932      );
             
78933      	input  [7:0]   Cxt_AddLd0      ;
           	                                
78934      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
78935      	input  [2:0]   Cxt_Echo        ;
           	                                
78936      	input          Cxt_Head        ;
           	                                
78937      	input  [6:0]   Cxt_Len1        ;
           	                                
78938      	input  [3:0]   Cxt_OpcT        ;
           	                                
78939      	input          Cxt_RdAlign     ;
           	                                
78940      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
78941      	input  [15:0]  CxtUsed         ;
           	                                
78942      	input  [4:0]   Rx_ConnId       ;
           	                                
78943      	input  [15:0]  Rx_CxtId        ;
           	                                
78944      	input          Rx_Head         ;
           	                                
78945      	input          Rx_Last         ;
           	                                
78946      	input  [3:0]   Rx_Opc          ;
           	                                
78947      	input  [145:0] Rx_Pld          ;
           	                                
78948      	output         Rx_Rdy          ;
           	                                
78949      	input  [1:0]   Rx_Status       ;
           	                                
78950      	input          Rx_Vld          ;
           	                                
78951      	input          Sys_Clk         ;
           	                                
78952      	input          Sys_Clk_ClkS    ;
           	                                
78953      	input          Sys_Clk_En      ;
           	                                
78954      	input          Sys_Clk_EnS     ;
           	                                
78955      	input          Sys_Clk_RetRstN ;
           	                                
78956      	input          Sys_Clk_RstN    ;
           	                                
78957      	input          Sys_Clk_Tm      ;
           	                                
78958      	output         Sys_Pwr_Idle    ;
           	                                
78959      	output         Sys_Pwr_WakeUp  ;
           	                                
78960      	output [215:0] Tx_Data         ;
           	                                
78961      	output         Tx_Head         ;
           	                                
78962      	input          Tx_Rdy          ;
           	                                
78963      	output         Tx_Tail         ;
           	                                
78964      	output         Tx_Vld          ;
           	                                
78965      	output [15:0]  TxCxtId         ;
           	                                
78966      	output         TxLast          ;
           	                                
78967      	wire [4:0]   u_29f0      ;
           	                          
78968      	wire         AutoItlv    ;
           	                          
78969      	wire         AutoItlvPnd ;
           	                          
78970      	reg  [4:0]   Cur_ConnId  ;
           	                          
78971      	reg  [15:0]  Cur_CxtId   ;
           	                          
78972      	reg          Cur_Last    ;
           	                          
78973      	reg  [3:0]   Cur_Opc     ;
           	                          
78974      	reg  [145:0] Cur_Pld     ;
           	                          
78975      	reg  [1:0]   Cur_Status  ;
           	                          
78976      	wire         Full        ;
           	                          
78977      	wire [30:0]  Hdr_Addr    ;
           	                          
78978      	wire [2:0]   Hdr_Echo    ;
           	                          
78979      	wire [6:0]   Hdr_Len1    ;
           	                          
78980      	wire [3:0]   Hdr_Opc     ;
           	                          
78981      	wire [13:0]  Hdr_RouteId ;
           	                          
78982      	wire [1:0]   Hdr_Status  ;
           	                          
78983      	wire         Head        ;
           	                          
78984      	wire         Itlv        ;
           	                          
78985      	wire         Tail        ;
           	                          
78986      	wire [69:0]  TxHdr       ;
           	                          
78987      	wire [145:0] TxPld       ;
           	                          
78988      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
78989      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
78990      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78991      		if ( ! Sys_Clk_RstN )
           		                     
78992      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
78993      		else if ( Rx_Vld & Rx_Rdy )
           		                           
78994      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
78995      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
78996      		.Clk( Sys_Clk )
           		               
78997      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
78998      	,	.Clk_En( Sys_Clk_En )
           	 	                     
78999      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79000      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79001      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79002      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79003      	,	.O( AutoItlv )
           	 	              
79004      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79005      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
79006      	);
           	  
79007      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
79008      		.Clk( Sys_Clk )
           		               
79009      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79010      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79011      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79012      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79013      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79014      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79015      	,	.O( Full )
           	 	          
79016      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79017      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
79018      	);
           	  
79019      	assign Sys_Pwr_Idle = ~ Full;
           	                             
79020      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
79021      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
79022      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01001001000000;
           	                                                            
79023      	assign Hdr_Opc = Cur_Opc;
           	                         
79024      	assign Hdr_Status = Cur_Status;
           	                               
79025      	assign Hdr_Len1 = Cxt_Len1;
           	                           
79026      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
79027      	assign Hdr_Echo = Cxt_Echo;
           	                           
79028      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
79029      	assign TxPld = Cur_Pld;
           	                       
79030      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
79031      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79032      		if ( ! Sys_Clk_RstN )
           		                     
79033      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
79034      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79035      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
79036      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79037      		if ( ! Sys_Clk_RstN )
           		                     
79038      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
79039      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79040      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
79041      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79042      		if ( ! Sys_Clk_RstN )
           		                     
79043      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
79044      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79045      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
79046      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
79047      	assign Tail = Cur_Last | Itlv;
           	                              
79048      	assign Tx_Head = Head;
           	                      
79049      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79050      		if ( ! Sys_Clk_RstN )
           		                     
79051      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
79052      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79053      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
79054      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
79055      		.Clk( Sys_Clk )
           		               
79056      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79057      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79058      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79059      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79060      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79061      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79062      	,	.O( AutoItlvPnd )
           	 	                 
79063      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79064      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
79065      	);
           	  
79066      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
79067      		.Clk( Sys_Clk )
           		               
79068      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79069      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79070      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79071      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79072      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79073      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79074      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
79075      	,	.O( Head )
           	 	          
79076      	,	.Reset( 1'b1 )
           	 	              
79077      	,	.Set( Tail )
           	 	            
79078      	);
           	  
79079      	assign Tx_Tail = Tail;
           	                      
79080      	assign TxCxtId = Cur_CxtId;
           	                           
79081      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79082      		if ( ! Sys_Clk_RstN )
           		                     
79083      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
79084      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79085      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
79086      	assign TxLast = Cur_Last;
           	                         
79087      endmodule
                    
79088      
           
79089      `timescale 1ps/1ps
                             
79090      module rsnoc_z_H_R_G_T2_T_U_3c2e7317 (
                                                 
79091      	AddrBase
           	        
79092      ,	Cmd_Echo
            	        
79093      ,	Cmd_Len1
            	        
79094      ,	Cmd_Lock
            	        
79095      ,	Cmd_OpcT
            	        
79096      ,	Cmd_RawAddr
            	           
79097      ,	Cmd_RouteId
            	           
79098      ,	Cmd_Status
            	          
79099      ,	Cmd_User
            	        
79100      ,	Pld_Data
            	        
79101      ,	Pld_Last
            	        
79102      ,	Rdy
            	   
79103      ,	Rx_Data
            	       
79104      ,	Rx_Head
            	       
79105      ,	Rx_Rdy
            	      
79106      ,	Rx_Tail
            	       
79107      ,	Rx_Vld
            	      
79108      ,	Sys_Clk
            	       
79109      ,	Sys_Clk_ClkS
            	            
79110      ,	Sys_Clk_En
            	          
79111      ,	Sys_Clk_EnS
            	           
79112      ,	Sys_Clk_RetRstN
            	               
79113      ,	Sys_Clk_RstN
            	            
79114      ,	Sys_Clk_Tm
            	          
79115      ,	Sys_Pwr_Idle
            	            
79116      ,	Sys_Pwr_WakeUp
            	              
79117      ,	Vld
            	   
79118      );
             
79119      	input  [27:0]  AddrBase        ;
           	                                
79120      	output [2:0]   Cmd_Echo        ;
           	                                
79121      	output [6:0]   Cmd_Len1        ;
           	                                
79122      	output         Cmd_Lock        ;
           	                                
79123      	output [3:0]   Cmd_OpcT        ;
           	                                
79124      	output [31:0]  Cmd_RawAddr     ;
           	                                
79125      	output [13:0]  Cmd_RouteId     ;
           	                                
79126      	output [1:0]   Cmd_Status      ;
           	                                
79127      	output [7:0]   Cmd_User        ;
           	                                
79128      	output [145:0] Pld_Data        ;
           	                                
79129      	output         Pld_Last        ;
           	                                
79130      	input          Rdy             ;
           	                                
79131      	input  [215:0] Rx_Data         ;
           	                                
79132      	input          Rx_Head         ;
           	                                
79133      	output         Rx_Rdy          ;
           	                                
79134      	input          Rx_Tail         ;
           	                                
79135      	input          Rx_Vld          ;
           	                                
79136      	input          Sys_Clk         ;
           	                                
79137      	input          Sys_Clk_ClkS    ;
           	                                
79138      	input          Sys_Clk_En      ;
           	                                
79139      	input          Sys_Clk_EnS     ;
           	                                
79140      	input          Sys_Clk_RetRstN ;
           	                                
79141      	input          Sys_Clk_RstN    ;
           	                                
79142      	input          Sys_Clk_Tm      ;
           	                                
79143      	output         Sys_Pwr_Idle    ;
           	                                
79144      	output         Sys_Pwr_WakeUp  ;
           	                                
79145      	output         Vld             ;
           	                                
79146      	wire [2:0]   u_42be_1        ;
           	                              
79147      	wire [31:0]  u_42be_10       ;
           	                              
79148      	wire [13:0]  u_42be_11       ;
           	                              
79149      	wire [1:0]   u_42be_13       ;
           	                              
79150      	wire [7:0]   u_42be_15       ;
           	                              
79151      	wire [6:0]   u_42be_7        ;
           	                              
79152      	wire         u_42be_8        ;
           	                              
79153      	wire [3:0]   u_42be_9        ;
           	                              
79154      	wire [30:0]  u_456b          ;
           	                              
79155      	wire [145:0] u_6846_0        ;
           	                              
79156      	wire         u_6846_1        ;
           	                              
79157      	wire [145:0] u_b984_0        ;
           	                              
79158      	wire         u_b984_1        ;
           	                              
79159      	wire [2:0]   u_ca1c_1        ;
           	                              
79160      	wire [31:0]  u_ca1c_10       ;
           	                              
79161      	wire [13:0]  u_ca1c_11       ;
           	                              
79162      	wire [1:0]   u_ca1c_13       ;
           	                              
79163      	wire [7:0]   u_ca1c_15       ;
           	                              
79164      	wire [6:0]   u_ca1c_7        ;
           	                              
79165      	wire         u_ca1c_8        ;
           	                              
79166      	wire [3:0]   u_ca1c_9        ;
           	                              
79167      	wire [30:0]  u_e5b6          ;
           	                              
79168      	wire [6:0]   u_ed9d          ;
           	                              
79169      	wire [2:0]   CmdIn_Echo      ;
           	                              
79170      	wire [6:0]   CmdIn_Len1      ;
           	                              
79171      	wire         CmdIn_Lock      ;
           	                              
79172      	wire [3:0]   CmdIn_OpcT      ;
           	                              
79173      	wire [31:0]  CmdIn_RawAddr   ;
           	                              
79174      	wire [13:0]  CmdIn_RouteId   ;
           	                              
79175      	wire [1:0]   CmdIn_Status    ;
           	                              
79176      	wire [7:0]   CmdIn_User      ;
           	                              
79177      	wire [145:0] MyData          ;
           	                              
79178      	wire [145:0] PldIn_Data      ;
           	                              
79179      	wire         PldIn_Last      ;
           	                              
79180      	wire         PldVld          ;
           	                              
79181      	wire         PreAbort        ;
           	                              
79182      	wire [6:0]   PreInfo         ;
           	                              
79183      	wire         PreOne          ;
           	                              
79184      	wire         Pwr_Pipe_Idle   ;
           	                              
79185      	wire         Pwr_Pipe_WakeUp ;
           	                              
79186      	wire [27:0]  Req_BaseAddr    ;
           	                              
79187      	wire [145:0] Req_Data        ;
           	                              
79188      	wire [2:0]   Req_Echo        ;
           	                              
79189      	wire         Req_Last        ;
           	                              
79190      	wire [6:0]   Req_Len1        ;
           	                              
79191      	wire         Req_Lock        ;
           	                              
79192      	wire [3:0]   Req_OpcT        ;
           	                              
79193      	wire [31:0]  Req_RawAddr     ;
           	                              
79194      	wire [13:0]  Req_RouteId     ;
           	                              
79195      	wire [1:0]   Req_Status      ;
           	                              
79196      	wire [7:0]   Req_User        ;
           	                              
79197      	assign Req_Echo = Rx_Data [148:146];
           	                                    
79198      	assign CmdIn_Echo = Req_Echo;
           	                             
79199      	assign u_ca1c_1 = CmdIn_Echo;
           	                             
79200      	assign Req_BaseAddr = AddrBase;
           	                               
79201      	assign Req_OpcT = Rx_Data [200:197];
           	                                    
79202      	assign u_ed9d = Rx_Data [194:188];
           	                                  
79203      	assign PreOne = Req_OpcT == 4'b1000 & u_ed9d == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
79204      	assign Req_Lock = Rx_Data [215];
           	                                
79205      	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
79206      	assign Req_RawAddr =
           	                    
79207      				( { 1'b0 , Rx_Data [187:157] } | { Req_BaseAddr , 4'b0000 } )
           				                                                             
79208      			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
79209      		&	~ { 32 { PreAbort }  };
           		 	                       
79210      	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
79211      	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
79212      	assign Req_RouteId = Rx_Data [214:201];
           	                                       
79213      	assign CmdIn_RouteId = Req_RouteId;
           	                                   
79214      	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
79215      	assign Req_Status = Rx_Data [196:195];
           	                                      
79216      	assign CmdIn_Status = Req_Status;
           	                                 
79217      	assign u_ca1c_13 = CmdIn_Status;
           	                                
79218      	assign Req_User = Rx_Data [156:149];
           	                                    
79219      	assign CmdIn_User = Req_User;
           	                             
79220      	assign u_ca1c_15 = CmdIn_User;
           	                              
79221      	assign Req_Len1 = Rx_Data [194:188] & ~ { 7 { PreAbort }  };
           	                                                            
79222      	assign CmdIn_Len1 = Req_Len1;
           	                             
79223      	assign u_ca1c_7 = CmdIn_Len1;
           	                             
79224      	assign CmdIn_Lock = Req_Lock;
           	                             
79225      	assign u_ca1c_8 = CmdIn_Lock;
           	                             
79226      	assign CmdIn_OpcT = Req_OpcT;
           	                             
79227      	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
79228      	rsnoc_z_H_R_U_P_N_17116f53_A030000071432140208 Icp(
           	                                                   
79229      		.Rx_1( u_ca1c_1 )
           		                 
79230      	,	.Rx_10( u_ca1c_10 )
           	 	                   
79231      	,	.Rx_11( u_ca1c_11 )
           	 	                   
79232      	,	.Rx_13( u_ca1c_13 )
           	 	                   
79233      	,	.Rx_15( u_ca1c_15 )
           	 	                   
79234      	,	.Rx_7( u_ca1c_7 )
           	 	                 
79235      	,	.Rx_8( u_ca1c_8 )
           	 	                 
79236      	,	.Rx_9( u_ca1c_9 )
           	 	                 
79237      	,	.RxRdy( Rx_Rdy )
           	 	                
79238      	,	.RxVld( Rx_Vld )
           	 	                
79239      	,	.Sys_Clk( Sys_Clk )
           	 	                   
79240      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
79241      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
79242      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
79243      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
79244      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
79245      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
79246      	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
79247      	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
79248      	,	.Tx_1( u_42be_1 )
           	 	                 
79249      	,	.Tx_10( u_42be_10 )
           	 	                   
79250      	,	.Tx_11( u_42be_11 )
           	 	                   
79251      	,	.Tx_13( u_42be_13 )
           	 	                   
79252      	,	.Tx_15( u_42be_15 )
           	 	                   
79253      	,	.Tx_7( u_42be_7 )
           	 	                 
79254      	,	.Tx_8( u_42be_8 )
           	 	                 
79255      	,	.Tx_9( u_42be_9 )
           	 	                 
79256      	,	.TxRdy( Rdy )
           	 	             
79257      	,	.TxVld( Vld )
           	 	             
79258      	);
           	  
79259      	assign Cmd_Echo = u_42be_1;
           	                           
79260      	assign Cmd_Len1 = u_42be_7;
           	                           
79261      	assign Cmd_Lock = u_42be_8;
           	                           
79262      	assign Cmd_OpcT = u_42be_9;
           	                           
79263      	assign Cmd_RawAddr = u_42be_10;
           	                               
79264      	assign Cmd_RouteId = u_42be_11;
           	                               
79265      	assign Cmd_Status = u_42be_13;
           	                              
79266      	assign Cmd_User = u_42be_15;
           	                            
79267      	assign Req_Data = Rx_Data [145:0];
           	                                  
79268      	assign u_e5b6 = Rx_Data [187:157];
           	                                  
79269      	assign u_456b = Rx_Data [187:157];
           	                                  
79270      	assign PreInfo = { u_e5b6 [3:0] , u_456b [6:4] };
           	                                                 
79271      	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78832      ,	Cxt_8
           <font color = "green">-1-</font> 	     
78833      ,	Cxt_9
           <font color = "green">==></font>
78834      ,	CxtUsed
           <font color = "red">-2-</font> 	       
78835      ,	Rdy
            	   
78836      ,	Req_AddLd0
            	          
78837      ,	Req_AddMdL
            	          
78838      ,	Req_Len1
            	        
78839      ,	Req_OpcT
            	        
78840      ,	Req_RouteId
            	           
78841      ,	Req_SeqId
            	         
78842      ,	Req_Strm
            	        
78843      ,	ReqRdy
            	      
78844      ,	ReqVld
            	      
78845      ,	Sys_Clk
            	       
78846      ,	Sys_Clk_ClkS
            	            
78847      ,	Sys_Clk_En
            	          
78848      ,	Sys_Clk_EnS
            	           
78849      ,	Sys_Clk_RetRstN
            	               
78850      ,	Sys_Clk_RstN
            	            
78851      ,	Sys_Clk_Tm
            	          
78852      ,	Sys_Pwr_Idle
            	            
78853      ,	Sys_Pwr_WakeUp
            	              
78854      );
             
78855      	input  [32:0] Cxt_0           ;
           	                               
78856      	input  [32:0] Cxt_1           ;
           	                               
78857      	input  [32:0] Cxt_10          ;
           	                               
78858      	input  [32:0] Cxt_11          ;
           	                               
78859      	input  [32:0] Cxt_12          ;
           	                               
78860      	input  [32:0] Cxt_13          ;
           	                               
78861      	input  [32:0] Cxt_14          ;
           	                               
78862      	input  [32:0] Cxt_15          ;
           	                               
78863      	input  [32:0] Cxt_2           ;
           	                               
78864      	input  [32:0] Cxt_3           ;
           	                               
78865      	input  [32:0] Cxt_4           ;
           	                               
78866      	input  [32:0] Cxt_5           ;
           	                               
78867      	input  [32:0] Cxt_6           ;
           	                               
78868      	input  [32:0] Cxt_7           ;
           	                               
78869      	input  [32:0] Cxt_8           ;
           	                               
78870      	input  [32:0] Cxt_9           ;
           	                               
78871      	input  [15:0] CxtUsed         ;
           	                               
78872      	output        Rdy             ;
           	                               
78873      	input  [7:0]  Req_AddLd0      ;
           	                               
78874      	input  [22:0] Req_AddMdL      ;
           	                               
78875      	input  [6:0]  Req_Len1        ;
           	                               
78876      	input  [3:0]  Req_OpcT        ;
           	                               
78877      	input  [13:0] Req_RouteId     ;
           	                               
78878      	input  [3:0]  Req_SeqId       ;
           	                               
78879      	input         Req_Strm        ;
           	                               
78880      	input         ReqRdy          ;
           	                               
78881      	input         ReqVld          ;
           	                               
78882      	input         Sys_Clk         ;
           	                               
78883      	input         Sys_Clk_ClkS    ;
           	                               
78884      	input         Sys_Clk_En      ;
           	                               
78885      	input         Sys_Clk_EnS     ;
           	                               
78886      	input         Sys_Clk_RetRstN ;
           	                               
78887      	input         Sys_Clk_RstN    ;
           	                               
78888      	input         Sys_Clk_Tm      ;
           	                               
78889      	output        Sys_Pwr_Idle    ;
           	                               
78890      	output        Sys_Pwr_WakeUp  ;
           	                               
78891      	assign Rdy = 1'b1;
           	                  
78892      	assign Sys_Pwr_Idle = 1'b1;
           	                           
78893      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
78894      endmodule
                    
78895      
           
78896      `timescale 1ps/1ps
                             
78897      module rsnoc_z_H_R_G_T2_P_U_3c2e7317 (
                                                 
78898      	Cxt_AddLd0
           	          
78899      ,	Cxt_Addr4Be
            	           
78900      ,	Cxt_Echo
            	        
78901      ,	Cxt_Head
            	        
78902      ,	Cxt_Len1
            	        
78903      ,	Cxt_OpcT
            	        
78904      ,	Cxt_RdAlign
            	           
78905      ,	Cxt_RouteIdZ
            	            
78906      ,	CxtUsed
            	       
78907      ,	Rx_ConnId
            	         
78908      ,	Rx_CxtId
            	        
78909      ,	Rx_Head
            	       
78910      ,	Rx_Last
            	       
78911      ,	Rx_Opc
            	      
78912      ,	Rx_Pld
            	      
78913      ,	Rx_Rdy
            	      
78914      ,	Rx_Status
            	         
78915      ,	Rx_Vld
            	      
78916      ,	Sys_Clk
            	       
78917      ,	Sys_Clk_ClkS
            	            
78918      ,	Sys_Clk_En
            	          
78919      ,	Sys_Clk_EnS
            	           
78920      ,	Sys_Clk_RetRstN
            	               
78921      ,	Sys_Clk_RstN
            	            
78922      ,	Sys_Clk_Tm
            	          
78923      ,	Sys_Pwr_Idle
            	            
78924      ,	Sys_Pwr_WakeUp
            	              
78925      ,	Tx_Data
            	       
78926      ,	Tx_Head
            	       
78927      ,	Tx_Rdy
            	      
78928      ,	Tx_Tail
            	       
78929      ,	Tx_Vld
            	      
78930      ,	TxCxtId
            	       
78931      ,	TxLast
            	      
78932      );
             
78933      	input  [7:0]   Cxt_AddLd0      ;
           	                                
78934      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
78935      	input  [2:0]   Cxt_Echo        ;
           	                                
78936      	input          Cxt_Head        ;
           	                                
78937      	input  [6:0]   Cxt_Len1        ;
           	                                
78938      	input  [3:0]   Cxt_OpcT        ;
           	                                
78939      	input          Cxt_RdAlign     ;
           	                                
78940      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
78941      	input  [15:0]  CxtUsed         ;
           	                                
78942      	input  [4:0]   Rx_ConnId       ;
           	                                
78943      	input  [15:0]  Rx_CxtId        ;
           	                                
78944      	input          Rx_Head         ;
           	                                
78945      	input          Rx_Last         ;
           	                                
78946      	input  [3:0]   Rx_Opc          ;
           	                                
78947      	input  [145:0] Rx_Pld          ;
           	                                
78948      	output         Rx_Rdy          ;
           	                                
78949      	input  [1:0]   Rx_Status       ;
           	                                
78950      	input          Rx_Vld          ;
           	                                
78951      	input          Sys_Clk         ;
           	                                
78952      	input          Sys_Clk_ClkS    ;
           	                                
78953      	input          Sys_Clk_En      ;
           	                                
78954      	input          Sys_Clk_EnS     ;
           	                                
78955      	input          Sys_Clk_RetRstN ;
           	                                
78956      	input          Sys_Clk_RstN    ;
           	                                
78957      	input          Sys_Clk_Tm      ;
           	                                
78958      	output         Sys_Pwr_Idle    ;
           	                                
78959      	output         Sys_Pwr_WakeUp  ;
           	                                
78960      	output [215:0] Tx_Data         ;
           	                                
78961      	output         Tx_Head         ;
           	                                
78962      	input          Tx_Rdy          ;
           	                                
78963      	output         Tx_Tail         ;
           	                                
78964      	output         Tx_Vld          ;
           	                                
78965      	output [15:0]  TxCxtId         ;
           	                                
78966      	output         TxLast          ;
           	                                
78967      	wire [4:0]   u_29f0      ;
           	                          
78968      	wire         AutoItlv    ;
           	                          
78969      	wire         AutoItlvPnd ;
           	                          
78970      	reg  [4:0]   Cur_ConnId  ;
           	                          
78971      	reg  [15:0]  Cur_CxtId   ;
           	                          
78972      	reg          Cur_Last    ;
           	                          
78973      	reg  [3:0]   Cur_Opc     ;
           	                          
78974      	reg  [145:0] Cur_Pld     ;
           	                          
78975      	reg  [1:0]   Cur_Status  ;
           	                          
78976      	wire         Full        ;
           	                          
78977      	wire [30:0]  Hdr_Addr    ;
           	                          
78978      	wire [2:0]   Hdr_Echo    ;
           	                          
78979      	wire [6:0]   Hdr_Len1    ;
           	                          
78980      	wire [3:0]   Hdr_Opc     ;
           	                          
78981      	wire [13:0]  Hdr_RouteId ;
           	                          
78982      	wire [1:0]   Hdr_Status  ;
           	                          
78983      	wire         Head        ;
           	                          
78984      	wire         Itlv        ;
           	                          
78985      	wire         Tail        ;
           	                          
78986      	wire [69:0]  TxHdr       ;
           	                          
78987      	wire [145:0] TxPld       ;
           	                          
78988      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
78989      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
78990      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78991      		if ( ! Sys_Clk_RstN )
           		                     
78992      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
78993      		else if ( Rx_Vld & Rx_Rdy )
           		                           
78994      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
78995      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
78996      		.Clk( Sys_Clk )
           		               
78997      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
78998      	,	.Clk_En( Sys_Clk_En )
           	 	                     
78999      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79000      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79001      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79002      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79003      	,	.O( AutoItlv )
           	 	              
79004      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79005      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
79006      	);
           	  
79007      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
79008      		.Clk( Sys_Clk )
           		               
79009      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79010      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79011      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79012      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79013      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79014      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79015      	,	.O( Full )
           	 	          
79016      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79017      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
79018      	);
           	  
79019      	assign Sys_Pwr_Idle = ~ Full;
           	                             
79020      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
79021      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
79022      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01001001000000;
           	                                                            
79023      	assign Hdr_Opc = Cur_Opc;
           	                         
79024      	assign Hdr_Status = Cur_Status;
           	                               
79025      	assign Hdr_Len1 = Cxt_Len1;
           	                           
79026      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
79027      	assign Hdr_Echo = Cxt_Echo;
           	                           
79028      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
79029      	assign TxPld = Cur_Pld;
           	                       
79030      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
79031      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79032      		if ( ! Sys_Clk_RstN )
           		                     
79033      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
79034      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79035      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
79036      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79037      		if ( ! Sys_Clk_RstN )
           		                     
79038      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
79039      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79040      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
79041      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79042      		if ( ! Sys_Clk_RstN )
           		                     
79043      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
79044      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79045      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
79046      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
79047      	assign Tail = Cur_Last | Itlv;
           	                              
79048      	assign Tx_Head = Head;
           	                      
79049      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79050      		if ( ! Sys_Clk_RstN )
           		                     
79051      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
79052      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79053      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
79054      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
79055      		.Clk( Sys_Clk )
           		               
79056      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79057      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79058      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79059      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79060      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79061      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79062      	,	.O( AutoItlvPnd )
           	 	                 
79063      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79064      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
79065      	);
           	  
79066      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
79067      		.Clk( Sys_Clk )
           		               
79068      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79069      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79070      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79071      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79072      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79073      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79074      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
79075      	,	.O( Head )
           	 	          
79076      	,	.Reset( 1'b1 )
           	 	              
79077      	,	.Set( Tail )
           	 	            
79078      	);
           	  
79079      	assign Tx_Tail = Tail;
           	                      
79080      	assign TxCxtId = Cur_CxtId;
           	                           
79081      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79082      		if ( ! Sys_Clk_RstN )
           		                     
79083      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
79084      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79085      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
79086      	assign TxLast = Cur_Last;
           	                         
79087      endmodule
                    
79088      
           
79089      `timescale 1ps/1ps
                             
79090      module rsnoc_z_H_R_G_T2_T_U_3c2e7317 (
                                                 
79091      	AddrBase
           	        
79092      ,	Cmd_Echo
            	        
79093      ,	Cmd_Len1
            	        
79094      ,	Cmd_Lock
            	        
79095      ,	Cmd_OpcT
            	        
79096      ,	Cmd_RawAddr
            	           
79097      ,	Cmd_RouteId
            	           
79098      ,	Cmd_Status
            	          
79099      ,	Cmd_User
            	        
79100      ,	Pld_Data
            	        
79101      ,	Pld_Last
            	        
79102      ,	Rdy
            	   
79103      ,	Rx_Data
            	       
79104      ,	Rx_Head
            	       
79105      ,	Rx_Rdy
            	      
79106      ,	Rx_Tail
            	       
79107      ,	Rx_Vld
            	      
79108      ,	Sys_Clk
            	       
79109      ,	Sys_Clk_ClkS
            	            
79110      ,	Sys_Clk_En
            	          
79111      ,	Sys_Clk_EnS
            	           
79112      ,	Sys_Clk_RetRstN
            	               
79113      ,	Sys_Clk_RstN
            	            
79114      ,	Sys_Clk_Tm
            	          
79115      ,	Sys_Pwr_Idle
            	            
79116      ,	Sys_Pwr_WakeUp
            	              
79117      ,	Vld
            	   
79118      );
             
79119      	input  [27:0]  AddrBase        ;
           	                                
79120      	output [2:0]   Cmd_Echo        ;
           	                                
79121      	output [6:0]   Cmd_Len1        ;
           	                                
79122      	output         Cmd_Lock        ;
           	                                
79123      	output [3:0]   Cmd_OpcT        ;
           	                                
79124      	output [31:0]  Cmd_RawAddr     ;
           	                                
79125      	output [13:0]  Cmd_RouteId     ;
           	                                
79126      	output [1:0]   Cmd_Status      ;
           	                                
79127      	output [7:0]   Cmd_User        ;
           	                                
79128      	output [145:0] Pld_Data        ;
           	                                
79129      	output         Pld_Last        ;
           	                                
79130      	input          Rdy             ;
           	                                
79131      	input  [215:0] Rx_Data         ;
           	                                
79132      	input          Rx_Head         ;
           	                                
79133      	output         Rx_Rdy          ;
           	                                
79134      	input          Rx_Tail         ;
           	                                
79135      	input          Rx_Vld          ;
           	                                
79136      	input          Sys_Clk         ;
           	                                
79137      	input          Sys_Clk_ClkS    ;
           	                                
79138      	input          Sys_Clk_En      ;
           	                                
79139      	input          Sys_Clk_EnS     ;
           	                                
79140      	input          Sys_Clk_RetRstN ;
           	                                
79141      	input          Sys_Clk_RstN    ;
           	                                
79142      	input          Sys_Clk_Tm      ;
           	                                
79143      	output         Sys_Pwr_Idle    ;
           	                                
79144      	output         Sys_Pwr_WakeUp  ;
           	                                
79145      	output         Vld             ;
           	                                
79146      	wire [2:0]   u_42be_1        ;
           	                              
79147      	wire [31:0]  u_42be_10       ;
           	                              
79148      	wire [13:0]  u_42be_11       ;
           	                              
79149      	wire [1:0]   u_42be_13       ;
           	                              
79150      	wire [7:0]   u_42be_15       ;
           	                              
79151      	wire [6:0]   u_42be_7        ;
           	                              
79152      	wire         u_42be_8        ;
           	                              
79153      	wire [3:0]   u_42be_9        ;
           	                              
79154      	wire [30:0]  u_456b          ;
           	                              
79155      	wire [145:0] u_6846_0        ;
           	                              
79156      	wire         u_6846_1        ;
           	                              
79157      	wire [145:0] u_b984_0        ;
           	                              
79158      	wire         u_b984_1        ;
           	                              
79159      	wire [2:0]   u_ca1c_1        ;
           	                              
79160      	wire [31:0]  u_ca1c_10       ;
           	                              
79161      	wire [13:0]  u_ca1c_11       ;
           	                              
79162      	wire [1:0]   u_ca1c_13       ;
           	                              
79163      	wire [7:0]   u_ca1c_15       ;
           	                              
79164      	wire [6:0]   u_ca1c_7        ;
           	                              
79165      	wire         u_ca1c_8        ;
           	                              
79166      	wire [3:0]   u_ca1c_9        ;
           	                              
79167      	wire [30:0]  u_e5b6          ;
           	                              
79168      	wire [6:0]   u_ed9d          ;
           	                              
79169      	wire [2:0]   CmdIn_Echo      ;
           	                              
79170      	wire [6:0]   CmdIn_Len1      ;
           	                              
79171      	wire         CmdIn_Lock      ;
           	                              
79172      	wire [3:0]   CmdIn_OpcT      ;
           	                              
79173      	wire [31:0]  CmdIn_RawAddr   ;
           	                              
79174      	wire [13:0]  CmdIn_RouteId   ;
           	                              
79175      	wire [1:0]   CmdIn_Status    ;
           	                              
79176      	wire [7:0]   CmdIn_User      ;
           	                              
79177      	wire [145:0] MyData          ;
           	                              
79178      	wire [145:0] PldIn_Data      ;
           	                              
79179      	wire         PldIn_Last      ;
           	                              
79180      	wire         PldVld          ;
           	                              
79181      	wire         PreAbort        ;
           	                              
79182      	wire [6:0]   PreInfo         ;
           	                              
79183      	wire         PreOne          ;
           	                              
79184      	wire         Pwr_Pipe_Idle   ;
           	                              
79185      	wire         Pwr_Pipe_WakeUp ;
           	                              
79186      	wire [27:0]  Req_BaseAddr    ;
           	                              
79187      	wire [145:0] Req_Data        ;
           	                              
79188      	wire [2:0]   Req_Echo        ;
           	                              
79189      	wire         Req_Last        ;
           	                              
79190      	wire [6:0]   Req_Len1        ;
           	                              
79191      	wire         Req_Lock        ;
           	                              
79192      	wire [3:0]   Req_OpcT        ;
           	                              
79193      	wire [31:0]  Req_RawAddr     ;
           	                              
79194      	wire [13:0]  Req_RouteId     ;
           	                              
79195      	wire [1:0]   Req_Status      ;
           	                              
79196      	wire [7:0]   Req_User        ;
           	                              
79197      	assign Req_Echo = Rx_Data [148:146];
           	                                    
79198      	assign CmdIn_Echo = Req_Echo;
           	                             
79199      	assign u_ca1c_1 = CmdIn_Echo;
           	                             
79200      	assign Req_BaseAddr = AddrBase;
           	                               
79201      	assign Req_OpcT = Rx_Data [200:197];
           	                                    
79202      	assign u_ed9d = Rx_Data [194:188];
           	                                  
79203      	assign PreOne = Req_OpcT == 4'b1000 & u_ed9d == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
79204      	assign Req_Lock = Rx_Data [215];
           	                                
79205      	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
79206      	assign Req_RawAddr =
           	                    
79207      				( { 1'b0 , Rx_Data [187:157] } | { Req_BaseAddr , 4'b0000 } )
           				                                                             
79208      			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
79209      		&	~ { 32 { PreAbort }  };
           		 	                       
79210      	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
79211      	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
79212      	assign Req_RouteId = Rx_Data [214:201];
           	                                       
79213      	assign CmdIn_RouteId = Req_RouteId;
           	                                   
79214      	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
79215      	assign Req_Status = Rx_Data [196:195];
           	                                      
79216      	assign CmdIn_Status = Req_Status;
           	                                 
79217      	assign u_ca1c_13 = CmdIn_Status;
           	                                
79218      	assign Req_User = Rx_Data [156:149];
           	                                    
79219      	assign CmdIn_User = Req_User;
           	                             
79220      	assign u_ca1c_15 = CmdIn_User;
           	                              
79221      	assign Req_Len1 = Rx_Data [194:188] & ~ { 7 { PreAbort }  };
           	                                                            
79222      	assign CmdIn_Len1 = Req_Len1;
           	                             
79223      	assign u_ca1c_7 = CmdIn_Len1;
           	                             
79224      	assign CmdIn_Lock = Req_Lock;
           	                             
79225      	assign u_ca1c_8 = CmdIn_Lock;
           	                             
79226      	assign CmdIn_OpcT = Req_OpcT;
           	                             
79227      	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
79228      	rsnoc_z_H_R_U_P_N_17116f53_A030000071432140208 Icp(
           	                                                   
79229      		.Rx_1( u_ca1c_1 )
           		                 
79230      	,	.Rx_10( u_ca1c_10 )
           	 	                   
79231      	,	.Rx_11( u_ca1c_11 )
           	 	                   
79232      	,	.Rx_13( u_ca1c_13 )
           	 	                   
79233      	,	.Rx_15( u_ca1c_15 )
           	 	                   
79234      	,	.Rx_7( u_ca1c_7 )
           	 	                 
79235      	,	.Rx_8( u_ca1c_8 )
           	 	                 
79236      	,	.Rx_9( u_ca1c_9 )
           	 	                 
79237      	,	.RxRdy( Rx_Rdy )
           	 	                
79238      	,	.RxVld( Rx_Vld )
           	 	                
79239      	,	.Sys_Clk( Sys_Clk )
           	 	                   
79240      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
79241      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
79242      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
79243      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
79244      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
79245      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
79246      	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
79247      	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
79248      	,	.Tx_1( u_42be_1 )
           	 	                 
79249      	,	.Tx_10( u_42be_10 )
           	 	                   
79250      	,	.Tx_11( u_42be_11 )
           	 	                   
79251      	,	.Tx_13( u_42be_13 )
           	 	                   
79252      	,	.Tx_15( u_42be_15 )
           	 	                   
79253      	,	.Tx_7( u_42be_7 )
           	 	                 
79254      	,	.Tx_8( u_42be_8 )
           	 	                 
79255      	,	.Tx_9( u_42be_9 )
           	 	                 
79256      	,	.TxRdy( Rdy )
           	 	             
79257      	,	.TxVld( Vld )
           	 	             
79258      	);
           	  
79259      	assign Cmd_Echo = u_42be_1;
           	                           
79260      	assign Cmd_Len1 = u_42be_7;
           	                           
79261      	assign Cmd_Lock = u_42be_8;
           	                           
79262      	assign Cmd_OpcT = u_42be_9;
           	                           
79263      	assign Cmd_RawAddr = u_42be_10;
           	                               
79264      	assign Cmd_RouteId = u_42be_11;
           	                               
79265      	assign Cmd_Status = u_42be_13;
           	                              
79266      	assign Cmd_User = u_42be_15;
           	                            
79267      	assign Req_Data = Rx_Data [145:0];
           	                                  
79268      	assign u_e5b6 = Rx_Data [187:157];
           	                                  
79269      	assign u_456b = Rx_Data [187:157];
           	                                  
79270      	assign PreInfo = { u_e5b6 [3:0] , u_456b [6:4] };
           	                                                 
79271      	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78837      ,	Req_AddMdL
           <font color = "green">-1-</font> 	          
78838      ,	Req_Len1
           <font color = "green">==></font>
78839      ,	Req_OpcT
           <font color = "red">-2-</font> 	        
78840      ,	Req_RouteId
            	           
78841      ,	Req_SeqId
            	         
78842      ,	Req_Strm
            	        
78843      ,	ReqRdy
            	      
78844      ,	ReqVld
            	      
78845      ,	Sys_Clk
            	       
78846      ,	Sys_Clk_ClkS
            	            
78847      ,	Sys_Clk_En
            	          
78848      ,	Sys_Clk_EnS
            	           
78849      ,	Sys_Clk_RetRstN
            	               
78850      ,	Sys_Clk_RstN
            	            
78851      ,	Sys_Clk_Tm
            	          
78852      ,	Sys_Pwr_Idle
            	            
78853      ,	Sys_Pwr_WakeUp
            	              
78854      );
             
78855      	input  [32:0] Cxt_0           ;
           	                               
78856      	input  [32:0] Cxt_1           ;
           	                               
78857      	input  [32:0] Cxt_10          ;
           	                               
78858      	input  [32:0] Cxt_11          ;
           	                               
78859      	input  [32:0] Cxt_12          ;
           	                               
78860      	input  [32:0] Cxt_13          ;
           	                               
78861      	input  [32:0] Cxt_14          ;
           	                               
78862      	input  [32:0] Cxt_15          ;
           	                               
78863      	input  [32:0] Cxt_2           ;
           	                               
78864      	input  [32:0] Cxt_3           ;
           	                               
78865      	input  [32:0] Cxt_4           ;
           	                               
78866      	input  [32:0] Cxt_5           ;
           	                               
78867      	input  [32:0] Cxt_6           ;
           	                               
78868      	input  [32:0] Cxt_7           ;
           	                               
78869      	input  [32:0] Cxt_8           ;
           	                               
78870      	input  [32:0] Cxt_9           ;
           	                               
78871      	input  [15:0] CxtUsed         ;
           	                               
78872      	output        Rdy             ;
           	                               
78873      	input  [7:0]  Req_AddLd0      ;
           	                               
78874      	input  [22:0] Req_AddMdL      ;
           	                               
78875      	input  [6:0]  Req_Len1        ;
           	                               
78876      	input  [3:0]  Req_OpcT        ;
           	                               
78877      	input  [13:0] Req_RouteId     ;
           	                               
78878      	input  [3:0]  Req_SeqId       ;
           	                               
78879      	input         Req_Strm        ;
           	                               
78880      	input         ReqRdy          ;
           	                               
78881      	input         ReqVld          ;
           	                               
78882      	input         Sys_Clk         ;
           	                               
78883      	input         Sys_Clk_ClkS    ;
           	                               
78884      	input         Sys_Clk_En      ;
           	                               
78885      	input         Sys_Clk_EnS     ;
           	                               
78886      	input         Sys_Clk_RetRstN ;
           	                               
78887      	input         Sys_Clk_RstN    ;
           	                               
78888      	input         Sys_Clk_Tm      ;
           	                               
78889      	output        Sys_Pwr_Idle    ;
           	                               
78890      	output        Sys_Pwr_WakeUp  ;
           	                               
78891      	assign Rdy = 1'b1;
           	                  
78892      	assign Sys_Pwr_Idle = 1'b1;
           	                           
78893      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
78894      endmodule
                    
78895      
           
78896      `timescale 1ps/1ps
                             
78897      module rsnoc_z_H_R_G_T2_P_U_3c2e7317 (
                                                 
78898      	Cxt_AddLd0
           	          
78899      ,	Cxt_Addr4Be
            	           
78900      ,	Cxt_Echo
            	        
78901      ,	Cxt_Head
            	        
78902      ,	Cxt_Len1
            	        
78903      ,	Cxt_OpcT
            	        
78904      ,	Cxt_RdAlign
            	           
78905      ,	Cxt_RouteIdZ
            	            
78906      ,	CxtUsed
            	       
78907      ,	Rx_ConnId
            	         
78908      ,	Rx_CxtId
            	        
78909      ,	Rx_Head
            	       
78910      ,	Rx_Last
            	       
78911      ,	Rx_Opc
            	      
78912      ,	Rx_Pld
            	      
78913      ,	Rx_Rdy
            	      
78914      ,	Rx_Status
            	         
78915      ,	Rx_Vld
            	      
78916      ,	Sys_Clk
            	       
78917      ,	Sys_Clk_ClkS
            	            
78918      ,	Sys_Clk_En
            	          
78919      ,	Sys_Clk_EnS
            	           
78920      ,	Sys_Clk_RetRstN
            	               
78921      ,	Sys_Clk_RstN
            	            
78922      ,	Sys_Clk_Tm
            	          
78923      ,	Sys_Pwr_Idle
            	            
78924      ,	Sys_Pwr_WakeUp
            	              
78925      ,	Tx_Data
            	       
78926      ,	Tx_Head
            	       
78927      ,	Tx_Rdy
            	      
78928      ,	Tx_Tail
            	       
78929      ,	Tx_Vld
            	      
78930      ,	TxCxtId
            	       
78931      ,	TxLast
            	      
78932      );
             
78933      	input  [7:0]   Cxt_AddLd0      ;
           	                                
78934      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
78935      	input  [2:0]   Cxt_Echo        ;
           	                                
78936      	input          Cxt_Head        ;
           	                                
78937      	input  [6:0]   Cxt_Len1        ;
           	                                
78938      	input  [3:0]   Cxt_OpcT        ;
           	                                
78939      	input          Cxt_RdAlign     ;
           	                                
78940      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
78941      	input  [15:0]  CxtUsed         ;
           	                                
78942      	input  [4:0]   Rx_ConnId       ;
           	                                
78943      	input  [15:0]  Rx_CxtId        ;
           	                                
78944      	input          Rx_Head         ;
           	                                
78945      	input          Rx_Last         ;
           	                                
78946      	input  [3:0]   Rx_Opc          ;
           	                                
78947      	input  [145:0] Rx_Pld          ;
           	                                
78948      	output         Rx_Rdy          ;
           	                                
78949      	input  [1:0]   Rx_Status       ;
           	                                
78950      	input          Rx_Vld          ;
           	                                
78951      	input          Sys_Clk         ;
           	                                
78952      	input          Sys_Clk_ClkS    ;
           	                                
78953      	input          Sys_Clk_En      ;
           	                                
78954      	input          Sys_Clk_EnS     ;
           	                                
78955      	input          Sys_Clk_RetRstN ;
           	                                
78956      	input          Sys_Clk_RstN    ;
           	                                
78957      	input          Sys_Clk_Tm      ;
           	                                
78958      	output         Sys_Pwr_Idle    ;
           	                                
78959      	output         Sys_Pwr_WakeUp  ;
           	                                
78960      	output [215:0] Tx_Data         ;
           	                                
78961      	output         Tx_Head         ;
           	                                
78962      	input          Tx_Rdy          ;
           	                                
78963      	output         Tx_Tail         ;
           	                                
78964      	output         Tx_Vld          ;
           	                                
78965      	output [15:0]  TxCxtId         ;
           	                                
78966      	output         TxLast          ;
           	                                
78967      	wire [4:0]   u_29f0      ;
           	                          
78968      	wire         AutoItlv    ;
           	                          
78969      	wire         AutoItlvPnd ;
           	                          
78970      	reg  [4:0]   Cur_ConnId  ;
           	                          
78971      	reg  [15:0]  Cur_CxtId   ;
           	                          
78972      	reg          Cur_Last    ;
           	                          
78973      	reg  [3:0]   Cur_Opc     ;
           	                          
78974      	reg  [145:0] Cur_Pld     ;
           	                          
78975      	reg  [1:0]   Cur_Status  ;
           	                          
78976      	wire         Full        ;
           	                          
78977      	wire [30:0]  Hdr_Addr    ;
           	                          
78978      	wire [2:0]   Hdr_Echo    ;
           	                          
78979      	wire [6:0]   Hdr_Len1    ;
           	                          
78980      	wire [3:0]   Hdr_Opc     ;
           	                          
78981      	wire [13:0]  Hdr_RouteId ;
           	                          
78982      	wire [1:0]   Hdr_Status  ;
           	                          
78983      	wire         Head        ;
           	                          
78984      	wire         Itlv        ;
           	                          
78985      	wire         Tail        ;
           	                          
78986      	wire [69:0]  TxHdr       ;
           	                          
78987      	wire [145:0] TxPld       ;
           	                          
78988      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
78989      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
78990      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
78991      		if ( ! Sys_Clk_RstN )
           		                     
78992      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
78993      		else if ( Rx_Vld & Rx_Rdy )
           		                           
78994      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
78995      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
78996      		.Clk( Sys_Clk )
           		               
78997      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
78998      	,	.Clk_En( Sys_Clk_En )
           	 	                     
78999      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79000      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79001      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79002      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79003      	,	.O( AutoItlv )
           	 	              
79004      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79005      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
79006      	);
           	  
79007      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
79008      		.Clk( Sys_Clk )
           		               
79009      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79010      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79011      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79012      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79013      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79014      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79015      	,	.O( Full )
           	 	          
79016      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79017      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
79018      	);
           	  
79019      	assign Sys_Pwr_Idle = ~ Full;
           	                             
79020      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
79021      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
79022      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01001001000000;
           	                                                            
79023      	assign Hdr_Opc = Cur_Opc;
           	                         
79024      	assign Hdr_Status = Cur_Status;
           	                               
79025      	assign Hdr_Len1 = Cxt_Len1;
           	                           
79026      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
79027      	assign Hdr_Echo = Cxt_Echo;
           	                           
79028      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
79029      	assign TxPld = Cur_Pld;
           	                       
79030      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
79031      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79032      		if ( ! Sys_Clk_RstN )
           		                     
79033      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
79034      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79035      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
79036      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79037      		if ( ! Sys_Clk_RstN )
           		                     
79038      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
79039      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79040      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
79041      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79042      		if ( ! Sys_Clk_RstN )
           		                     
79043      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
79044      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79045      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
79046      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
79047      	assign Tail = Cur_Last | Itlv;
           	                              
79048      	assign Tx_Head = Head;
           	                      
79049      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79050      		if ( ! Sys_Clk_RstN )
           		                     
79051      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
79052      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79053      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
79054      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
79055      		.Clk( Sys_Clk )
           		               
79056      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79057      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79058      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79059      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79060      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79061      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79062      	,	.O( AutoItlvPnd )
           	 	                 
79063      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
79064      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
79065      	);
           	  
79066      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
79067      		.Clk( Sys_Clk )
           		               
79068      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
79069      	,	.Clk_En( Sys_Clk_En )
           	 	                     
79070      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
79071      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
79072      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
79073      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
79074      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
79075      	,	.O( Head )
           	 	          
79076      	,	.Reset( 1'b1 )
           	 	              
79077      	,	.Set( Tail )
           	 	            
79078      	);
           	  
79079      	assign Tx_Tail = Tail;
           	                      
79080      	assign TxCxtId = Cur_CxtId;
           	                           
79081      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
79082      		if ( ! Sys_Clk_RstN )
           		                     
79083      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
79084      		else if ( Rx_Vld & Rx_Rdy )
           		                           
79085      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
79086      	assign TxLast = Cur_Last;
           	                         
79087      endmodule
                    
79088      
           
79089      `timescale 1ps/1ps
                             
79090      module rsnoc_z_H_R_G_T2_T_U_3c2e7317 (
                                                 
79091      	AddrBase
           	        
79092      ,	Cmd_Echo
            	        
79093      ,	Cmd_Len1
            	        
79094      ,	Cmd_Lock
            	        
79095      ,	Cmd_OpcT
            	        
79096      ,	Cmd_RawAddr
            	           
79097      ,	Cmd_RouteId
            	           
79098      ,	Cmd_Status
            	          
79099      ,	Cmd_User
            	        
79100      ,	Pld_Data
            	        
79101      ,	Pld_Last
            	        
79102      ,	Rdy
            	   
79103      ,	Rx_Data
            	       
79104      ,	Rx_Head
            	       
79105      ,	Rx_Rdy
            	      
79106      ,	Rx_Tail
            	       
79107      ,	Rx_Vld
            	      
79108      ,	Sys_Clk
            	       
79109      ,	Sys_Clk_ClkS
            	            
79110      ,	Sys_Clk_En
            	          
79111      ,	Sys_Clk_EnS
            	           
79112      ,	Sys_Clk_RetRstN
            	               
79113      ,	Sys_Clk_RstN
            	            
79114      ,	Sys_Clk_Tm
            	          
79115      ,	Sys_Pwr_Idle
            	            
79116      ,	Sys_Pwr_WakeUp
            	              
79117      ,	Vld
            	   
79118      );
             
79119      	input  [27:0]  AddrBase        ;
           	                                
79120      	output [2:0]   Cmd_Echo        ;
           	                                
79121      	output [6:0]   Cmd_Len1        ;
           	                                
79122      	output         Cmd_Lock        ;
           	                                
79123      	output [3:0]   Cmd_OpcT        ;
           	                                
79124      	output [31:0]  Cmd_RawAddr     ;
           	                                
79125      	output [13:0]  Cmd_RouteId     ;
           	                                
79126      	output [1:0]   Cmd_Status      ;
           	                                
79127      	output [7:0]   Cmd_User        ;
           	                                
79128      	output [145:0] Pld_Data        ;
           	                                
79129      	output         Pld_Last        ;
           	                                
79130      	input          Rdy             ;
           	                                
79131      	input  [215:0] Rx_Data         ;
           	                                
79132      	input          Rx_Head         ;
           	                                
79133      	output         Rx_Rdy          ;
           	                                
79134      	input          Rx_Tail         ;
           	                                
79135      	input          Rx_Vld          ;
           	                                
79136      	input          Sys_Clk         ;
           	                                
79137      	input          Sys_Clk_ClkS    ;
           	                                
79138      	input          Sys_Clk_En      ;
           	                                
79139      	input          Sys_Clk_EnS     ;
           	                                
79140      	input          Sys_Clk_RetRstN ;
           	                                
79141      	input          Sys_Clk_RstN    ;
           	                                
79142      	input          Sys_Clk_Tm      ;
           	                                
79143      	output         Sys_Pwr_Idle    ;
           	                                
79144      	output         Sys_Pwr_WakeUp  ;
           	                                
79145      	output         Vld             ;
           	                                
79146      	wire [2:0]   u_42be_1        ;
           	                              
79147      	wire [31:0]  u_42be_10       ;
           	                              
79148      	wire [13:0]  u_42be_11       ;
           	                              
79149      	wire [1:0]   u_42be_13       ;
           	                              
79150      	wire [7:0]   u_42be_15       ;
           	                              
79151      	wire [6:0]   u_42be_7        ;
           	                              
79152      	wire         u_42be_8        ;
           	                              
79153      	wire [3:0]   u_42be_9        ;
           	                              
79154      	wire [30:0]  u_456b          ;
           	                              
79155      	wire [145:0] u_6846_0        ;
           	                              
79156      	wire         u_6846_1        ;
           	                              
79157      	wire [145:0] u_b984_0        ;
           	                              
79158      	wire         u_b984_1        ;
           	                              
79159      	wire [2:0]   u_ca1c_1        ;
           	                              
79160      	wire [31:0]  u_ca1c_10       ;
           	                              
79161      	wire [13:0]  u_ca1c_11       ;
           	                              
79162      	wire [1:0]   u_ca1c_13       ;
           	                              
79163      	wire [7:0]   u_ca1c_15       ;
           	                              
79164      	wire [6:0]   u_ca1c_7        ;
           	                              
79165      	wire         u_ca1c_8        ;
           	                              
79166      	wire [3:0]   u_ca1c_9        ;
           	                              
79167      	wire [30:0]  u_e5b6          ;
           	                              
79168      	wire [6:0]   u_ed9d          ;
           	                              
79169      	wire [2:0]   CmdIn_Echo      ;
           	                              
79170      	wire [6:0]   CmdIn_Len1      ;
           	                              
79171      	wire         CmdIn_Lock      ;
           	                              
79172      	wire [3:0]   CmdIn_OpcT      ;
           	                              
79173      	wire [31:0]  CmdIn_RawAddr   ;
           	                              
79174      	wire [13:0]  CmdIn_RouteId   ;
           	                              
79175      	wire [1:0]   CmdIn_Status    ;
           	                              
79176      	wire [7:0]   CmdIn_User      ;
           	                              
79177      	wire [145:0] MyData          ;
           	                              
79178      	wire [145:0] PldIn_Data      ;
           	                              
79179      	wire         PldIn_Last      ;
           	                              
79180      	wire         PldVld          ;
           	                              
79181      	wire         PreAbort        ;
           	                              
79182      	wire [6:0]   PreInfo         ;
           	                              
79183      	wire         PreOne          ;
           	                              
79184      	wire         Pwr_Pipe_Idle   ;
           	                              
79185      	wire         Pwr_Pipe_WakeUp ;
           	                              
79186      	wire [27:0]  Req_BaseAddr    ;
           	                              
79187      	wire [145:0] Req_Data        ;
           	                              
79188      	wire [2:0]   Req_Echo        ;
           	                              
79189      	wire         Req_Last        ;
           	                              
79190      	wire [6:0]   Req_Len1        ;
           	                              
79191      	wire         Req_Lock        ;
           	                              
79192      	wire [3:0]   Req_OpcT        ;
           	                              
79193      	wire [31:0]  Req_RawAddr     ;
           	                              
79194      	wire [13:0]  Req_RouteId     ;
           	                              
79195      	wire [1:0]   Req_Status      ;
           	                              
79196      	wire [7:0]   Req_User        ;
           	                              
79197      	assign Req_Echo = Rx_Data [148:146];
           	                                    
79198      	assign CmdIn_Echo = Req_Echo;
           	                             
79199      	assign u_ca1c_1 = CmdIn_Echo;
           	                             
79200      	assign Req_BaseAddr = AddrBase;
           	                               
79201      	assign Req_OpcT = Rx_Data [200:197];
           	                                    
79202      	assign u_ed9d = Rx_Data [194:188];
           	                                  
79203      	assign PreOne = Req_OpcT == 4'b1000 & u_ed9d == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
79204      	assign Req_Lock = Rx_Data [215];
           	                                
79205      	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
79206      	assign Req_RawAddr =
           	                    
79207      				( { 1'b0 , Rx_Data [187:157] } | { Req_BaseAddr , 4'b0000 } )
           				                                                             
79208      			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
79209      		&	~ { 32 { PreAbort }  };
           		 	                       
79210      	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
79211      	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
79212      	assign Req_RouteId = Rx_Data [214:201];
           	                                       
79213      	assign CmdIn_RouteId = Req_RouteId;
           	                                   
79214      	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
79215      	assign Req_Status = Rx_Data [196:195];
           	                                      
79216      	assign CmdIn_Status = Req_Status;
           	                                 
79217      	assign u_ca1c_13 = CmdIn_Status;
           	                                
79218      	assign Req_User = Rx_Data [156:149];
           	                                    
79219      	assign CmdIn_User = Req_User;
           	                             
79220      	assign u_ca1c_15 = CmdIn_User;
           	                              
79221      	assign Req_Len1 = Rx_Data [194:188] & ~ { 7 { PreAbort }  };
           	                                                            
79222      	assign CmdIn_Len1 = Req_Len1;
           	                             
79223      	assign u_ca1c_7 = CmdIn_Len1;
           	                             
79224      	assign CmdIn_Lock = Req_Lock;
           	                             
79225      	assign u_ca1c_8 = CmdIn_Lock;
           	                             
79226      	assign CmdIn_OpcT = Req_OpcT;
           	                             
79227      	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
79228      	rsnoc_z_H_R_U_P_N_17116f53_A030000071432140208 Icp(
           	                                                   
79229      		.Rx_1( u_ca1c_1 )
           		                 
79230      	,	.Rx_10( u_ca1c_10 )
           	 	                   
79231      	,	.Rx_11( u_ca1c_11 )
           	 	                   
79232      	,	.Rx_13( u_ca1c_13 )
           	 	                   
79233      	,	.Rx_15( u_ca1c_15 )
           	 	                   
79234      	,	.Rx_7( u_ca1c_7 )
           	 	                 
79235      	,	.Rx_8( u_ca1c_8 )
           	 	                 
79236      	,	.Rx_9( u_ca1c_9 )
           	 	                 
79237      	,	.RxRdy( Rx_Rdy )
           	 	                
79238      	,	.RxVld( Rx_Vld )
           	 	                
79239      	,	.Sys_Clk( Sys_Clk )
           	 	                   
79240      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
79241      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
79242      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
79243      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
79244      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
79245      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
79246      	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
79247      	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
79248      	,	.Tx_1( u_42be_1 )
           	 	                 
79249      	,	.Tx_10( u_42be_10 )
           	 	                   
79250      	,	.Tx_11( u_42be_11 )
           	 	                   
79251      	,	.Tx_13( u_42be_13 )
           	 	                   
79252      	,	.Tx_15( u_42be_15 )
           	 	                   
79253      	,	.Tx_7( u_42be_7 )
           	 	                 
79254      	,	.Tx_8( u_42be_8 )
           	 	                 
79255      	,	.Tx_9( u_42be_9 )
           	 	                 
79256      	,	.TxRdy( Rdy )
           	 	             
79257      	,	.TxVld( Vld )
           	 	             
79258      	);
           	  
79259      	assign Cmd_Echo = u_42be_1;
           	                           
79260      	assign Cmd_Len1 = u_42be_7;
           	                           
79261      	assign Cmd_Lock = u_42be_8;
           	                           
79262      	assign Cmd_OpcT = u_42be_9;
           	                           
79263      	assign Cmd_RawAddr = u_42be_10;
           	                               
79264      	assign Cmd_RouteId = u_42be_11;
           	                               
79265      	assign Cmd_Status = u_42be_13;
           	                              
79266      	assign Cmd_User = u_42be_15;
           	                            
79267      	assign Req_Data = Rx_Data [145:0];
           	                                  
79268      	assign u_e5b6 = Rx_Data [187:157];
           	                                  
79269      	assign u_456b = Rx_Data [187:157];
           	                                  
79270      	assign PreInfo = { u_e5b6 [3:0] , u_456b [6:4] };
           	                                                 
79271      	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78876      	input  [3:0]  Req_OpcT        ;
           	<font color = "red">-1-</font>                               
78877      	input  [13:0] Req_RouteId     ;
           <font color = "red">	==></font>
78878      	input  [3:0]  Req_SeqId       ;
           <font color = "red">	==></font>
78879      	input         Req_Strm        ;
           <font color = "red">	==></font>
78880      	input         ReqRdy          ;
           <font color = "red">	==></font>
78881      	input         ReqVld          ;
           <font color = "red">	==></font>
78882      	input         Sys_Clk         ;
           <font color = "red">	==></font>
78883      	input         Sys_Clk_ClkS    ;
           <font color = "red">	==></font>
78884      	input         Sys_Clk_En      ;
           <font color = "red">	==></font>
78885      	input         Sys_Clk_EnS     ;
           <font color = "red">	==></font>
78886      	input         Sys_Clk_RetRstN ;
           <font color = "red">	==></font>
78887      	input         Sys_Clk_RstN    ;
           <font color = "red">	==></font>
78888      	input         Sys_Clk_Tm      ;
           <font color = "red">	==></font>
78889      	output        Sys_Pwr_Idle    ;
           <font color = "red">	==></font>
78890      	output        Sys_Pwr_WakeUp  ;
           <font color = "red">	==></font>
78891      	assign Rdy = 1'b1;
           <font color = "red">	==></font>
78892      	assign Sys_Pwr_Idle = 1'b1;
           <font color = "red">	==></font>
78893      	assign Sys_Pwr_WakeUp = 1'b0;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'b0000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b1000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78897      module rsnoc_z_H_R_G_T2_P_U_3c2e7317 (
           <font color = "green">-1-</font>                                      
78898      	Cxt_AddLd0
           <font color = "green">	==></font>
78899      ,	Cxt_Addr4Be
           <font color = "red">-2-</font> 	           
78900      ,	Cxt_Echo
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78902      ,	Cxt_Len1
           <font color = "green">-1-</font> 	        
78903      ,	Cxt_OpcT
           <font color = "green">==></font>
78904      ,	Cxt_RdAlign
           <font color = "red">-2-</font> 	           
78905      ,	Cxt_RouteIdZ
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78908      ,	Rx_CxtId
           <font color = "red">-1-</font> 	        
78909      ,	Rx_Head
           <font color = "red">==></font>
78910      ,	Rx_Last
           <font color = "green">==></font>
78911      ,	Rx_Opc
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78916      ,	Sys_Clk
           <font color = "red">-1-</font> 	       
78917      ,	Sys_Clk_ClkS
           <font color = "red">==></font>
78918      ,	Sys_Clk_En
           <font color = "green">==></font>
78919      ,	Sys_Clk_EnS
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78923      ,	Sys_Pwr_Idle
           <font color = "green">-1-</font> 	            
78924      ,	Sys_Pwr_WakeUp
           <font color = "green">==></font>
78925      ,	Tx_Data
           <font color = "red">-2-</font> 	       
78926      ,	Tx_Head
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78929      ,	Tx_Vld
           <font color = "green">-1-</font> 	      
78930      ,	TxCxtId
           <font color = "green">==></font>
78931      ,	TxLast
           <font color = "red">-2-</font> 	      
78932      );
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78934      	input  [3:0]   Cxt_Addr4Be     ;
           	<font color = "red">-1-</font>                                
78935      	input  [2:0]   Cxt_Echo        ;
           <font color = "red">	==></font>
78936      	input          Cxt_Head        ;
           <font color = "green">	==></font>
78937      	input  [6:0]   Cxt_Len1        ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78954      	input          Sys_Clk_EnS     ;
           	<font color = "red">-1-</font>                                
78955      	input          Sys_Clk_RetRstN ;
           <font color = "red">	==></font>
78956      	input          Sys_Clk_RstN    ;
           <font color = "red">	==></font>
78957      	input          Sys_Clk_Tm      ;
           <font color = "red">	==></font>
78958      	output         Sys_Pwr_Idle    ;
           <font color = "red">	==></font>
78959      	output         Sys_Pwr_WakeUp  ;
           <font color = "green">	==></font>
78960      	output [215:0] Tx_Data         ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79026      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	<font color = "green">-1-</font>                                                               
79027      	assign Hdr_Echo = Cxt_Echo;
           <font color = "green">	==></font>
79028      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	<font color = "red">-2-</font>                                                                                                     
79029      	assign TxPld = Cur_Pld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79093      ,	Cmd_Len1
           <font color = "green">-1-</font> 	        
79094      ,	Cmd_Lock
           <font color = "green">==></font>
79095      ,	Cmd_OpcT
           <font color = "red">-2-</font> 	        
79096      ,	Cmd_RawAddr
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79172      	wire [3:0]   CmdIn_OpcT      ;
           	<font color = "red">-1-</font>                              
79173      	wire [31:0]  CmdIn_RawAddr   ;
           <font color = "red">	==></font>
79174      	wire [13:0]  CmdIn_RouteId   ;
           <font color = "red">	==></font>
79175      	wire [1:0]   CmdIn_Status    ;
           <font color = "green">	==></font>
79176      	wire [7:0]   CmdIn_User      ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79189      	wire         Req_Last        ;
           	<font color = "red">-1-</font>                              
79190      	wire [6:0]   Req_Len1        ;
           <font color = "green">	==></font>
79191      	wire         Req_Lock        ;
           <font color = "red">	==></font>
79192      	wire [3:0]   Req_OpcT        ;
           <font color = "red">	==></font>
79193      	wire [31:0]  Req_RawAddr     ;
           <font color = "red">	==></font>
79194      	wire [13:0]  Req_RouteId     ;
           <font color = "red">	==></font>
79195      	wire [1:0]   Req_Status      ;
           <font color = "red">	==></font>
79196      	wire [7:0]   Req_User        ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79201      	assign Req_OpcT = Rx_Data [200:197];
           	<font color = "red">-1-</font>                                    
79202      	assign u_ed9d = Rx_Data [194:188];
           <font color = "red">	==></font>
79203      	assign PreOne = Req_OpcT == 4'b1000 & u_ed9d == 7'b0 & Rx_Head & Rx_Vld;
           <font color = "red">	==></font>
79204      	assign Req_Lock = Rx_Data [215];
           <font color = "red">	==></font>
79205      	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           <font color = "green">	==></font>
79206      	assign Req_RawAddr =
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79475      	wire [3:0]   u_3b2c_2452               ;
           	<font color = "red">-1-</font>                                        
79476      	reg  [15:0]  u_3b8a                    ;
           <font color = "red">	==></font>
79477      	wire         u_3bf9                    ;
           <font color = "red">	==></font>
79478      	reg          u_3d94                    ;
           <font color = "red">	==></font>
79479      	reg  [3:0]   u_3dbf                    ;
           <font color = "red">	==></font>
79480      	reg  [3:0]   u_3e56                    ;
           <font color = "red">	==></font>
79481      	reg  [3:0]   u_41ee                    ;
           <font color = "red">	==></font>
79482      	reg  [7:0]   u_428f                    ;
           <font color = "red">	==></font>
79483      	wire         u_42b9                    ;
           <font color = "red">	==></font>
79484      	wire         u_435c                    ;
           <font color = "red">	==></font>
79485      	reg  [4:0]   u_4361                    ;
           <font color = "red">	==></font>
79486      	wire         u_43f9                    ;
           <font color = "red">	==></font>
79487      	reg  [3:0]   u_4575                    ;
           <font color = "red">	==></font>
79488      	wire         u_46ad_Data_Datum0_Be     ;
           <font color = "red">	==></font>
79489      	wire [7:0]   u_46ad_Data_Datum0_Byte   ;
           <font color = "red">	==></font>
79490      	wire         u_46ad_Data_Datum1_Be     ;
           <font color = "red">	==></font>
79491      	wire [7:0]   u_46ad_Data_Datum1_Byte   ;
           <font color = "red">	==></font>
79492      	wire         u_46ad_Data_Datum10_Be    ;
           <font color = "green">	==></font>
79493      	wire [7:0]   u_46ad_Data_Datum10_Byte  ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79497      	wire [7:0]   u_46ad_Data_Datum12_Byte  ;
           	<font color = "green">-1-</font>                                        
79498      	wire         u_46ad_Data_Datum13_Be    ;
           <font color = "green">	==></font>
79499      	wire [7:0]   u_46ad_Data_Datum13_Byte  ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79502      	wire         u_46ad_Data_Datum15_Be    ;
           	<font color = "green">-1-</font>                                        
79503      	wire [7:0]   u_46ad_Data_Datum15_Byte  ;
           <font color = "green">	==></font>
79504      	wire         u_46ad_Data_Datum2_Be     ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_278382">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_26a52db9">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
