// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module LqExceptionBuffer(
  input         clock,
  input         reset,
  input         io_redirect_valid,
  input         io_redirect_bits_robIdx_flag,
  input  [7:0]  io_redirect_bits_robIdx_value,
  input         io_redirect_bits_level,
  input         io_req_0_valid,
  input         io_req_0_bits_uop_exceptionVec_3,
  input         io_req_0_bits_uop_exceptionVec_4,
  input         io_req_0_bits_uop_exceptionVec_5,
  input         io_req_0_bits_uop_exceptionVec_13,
  input         io_req_0_bits_uop_exceptionVec_21,
  input  [6:0]  io_req_0_bits_uop_uopIdx,
  input         io_req_0_bits_uop_robIdx_flag,
  input  [7:0]  io_req_0_bits_uop_robIdx_value,
  input  [63:0] io_req_0_bits_fullva,
  input         io_req_0_bits_vaNeedExt,
  input         io_req_0_bits_isHyper,
  input  [63:0] io_req_0_bits_gpaddr,
  input         io_req_0_bits_isForVSnonLeafPTE,
  input         io_req_1_valid,
  input         io_req_1_bits_uop_exceptionVec_3,
  input         io_req_1_bits_uop_exceptionVec_4,
  input         io_req_1_bits_uop_exceptionVec_5,
  input         io_req_1_bits_uop_exceptionVec_13,
  input         io_req_1_bits_uop_exceptionVec_21,
  input  [6:0]  io_req_1_bits_uop_uopIdx,
  input         io_req_1_bits_uop_robIdx_flag,
  input  [7:0]  io_req_1_bits_uop_robIdx_value,
  input  [63:0] io_req_1_bits_fullva,
  input         io_req_1_bits_vaNeedExt,
  input         io_req_1_bits_isHyper,
  input  [63:0] io_req_1_bits_gpaddr,
  input         io_req_1_bits_isForVSnonLeafPTE,
  input         io_req_2_valid,
  input         io_req_2_bits_uop_exceptionVec_3,
  input         io_req_2_bits_uop_exceptionVec_4,
  input         io_req_2_bits_uop_exceptionVec_5,
  input         io_req_2_bits_uop_exceptionVec_13,
  input         io_req_2_bits_uop_exceptionVec_21,
  input  [6:0]  io_req_2_bits_uop_uopIdx,
  input         io_req_2_bits_uop_robIdx_flag,
  input  [7:0]  io_req_2_bits_uop_robIdx_value,
  input  [63:0] io_req_2_bits_fullva,
  input         io_req_2_bits_vaNeedExt,
  input         io_req_2_bits_isHyper,
  input  [63:0] io_req_2_bits_gpaddr,
  input         io_req_2_bits_isForVSnonLeafPTE,
  input         io_req_3_valid,
  input         io_req_3_bits_uop_exceptionVec_3,
  input         io_req_3_bits_uop_exceptionVec_4,
  input         io_req_3_bits_uop_exceptionVec_5,
  input         io_req_3_bits_uop_exceptionVec_13,
  input         io_req_3_bits_uop_exceptionVec_21,
  input  [6:0]  io_req_3_bits_uop_uopIdx,
  input         io_req_3_bits_uop_robIdx_flag,
  input  [7:0]  io_req_3_bits_uop_robIdx_value,
  input  [63:0] io_req_3_bits_fullva,
  input         io_req_3_bits_vaNeedExt,
  input  [63:0] io_req_3_bits_gpaddr,
  input         io_req_4_valid,
  input         io_req_4_bits_uop_exceptionVec_3,
  input         io_req_4_bits_uop_exceptionVec_4,
  input         io_req_4_bits_uop_exceptionVec_5,
  input         io_req_4_bits_uop_exceptionVec_13,
  input         io_req_4_bits_uop_exceptionVec_21,
  input  [6:0]  io_req_4_bits_uop_uopIdx,
  input         io_req_4_bits_uop_robIdx_flag,
  input  [7:0]  io_req_4_bits_uop_robIdx_value,
  input  [63:0] io_req_4_bits_fullva,
  input         io_req_4_bits_vaNeedExt,
  input  [63:0] io_req_4_bits_gpaddr,
  input         io_req_5_valid,
  input         io_req_5_bits_uop_exceptionVec_3,
  input         io_req_5_bits_uop_exceptionVec_4,
  input         io_req_5_bits_uop_exceptionVec_5,
  input         io_req_5_bits_uop_exceptionVec_13,
  input         io_req_5_bits_uop_exceptionVec_19,
  input         io_req_5_bits_uop_exceptionVec_21,
  input  [6:0]  io_req_5_bits_uop_uopIdx,
  input         io_req_5_bits_uop_robIdx_flag,
  input  [7:0]  io_req_5_bits_uop_robIdx_value,
  input  [63:0] io_req_5_bits_fullva,
  input         io_req_5_bits_isHyper,
  input  [63:0] io_req_5_bits_gpaddr,
  input         io_req_5_bits_isForVSnonLeafPTE,
  output [63:0] io_exceptionAddr_vaddr,
  output        io_exceptionAddr_vaNeedExt,
  output        io_exceptionAddr_isHyper,
  output [63:0] io_exceptionAddr_gpaddr,
  output        io_exceptionAddr_isForVSnonLeafPTE
);

  reg         req_valid;
  reg  [6:0]  req_uop_uopIdx;
  reg         req_uop_robIdx_flag;
  reg  [7:0]  req_uop_robIdx_value;
  reg  [63:0] req_fullva;
  reg         req_vaNeedExt;
  reg         req_isHyper;
  reg  [63:0] req_gpaddr;
  reg         req_isForVSnonLeafPTE;
  reg         s2_req_0_uop_exceptionVec_3;
  reg         s2_req_0_uop_exceptionVec_4;
  reg         s2_req_0_uop_exceptionVec_5;
  reg         s2_req_0_uop_exceptionVec_13;
  reg         s2_req_0_uop_exceptionVec_21;
  reg  [6:0]  s2_req_0_uop_uopIdx;
  reg         s2_req_0_uop_robIdx_flag;
  reg  [7:0]  s2_req_0_uop_robIdx_value;
  reg  [63:0] s2_req_0_fullva;
  reg         s2_req_0_vaNeedExt;
  reg         s2_req_0_isHyper;
  reg  [63:0] s2_req_0_gpaddr;
  reg         s2_req_0_isForVSnonLeafPTE;
  reg         s2_req_1_uop_exceptionVec_3;
  reg         s2_req_1_uop_exceptionVec_4;
  reg         s2_req_1_uop_exceptionVec_5;
  reg         s2_req_1_uop_exceptionVec_13;
  reg         s2_req_1_uop_exceptionVec_21;
  reg  [6:0]  s2_req_1_uop_uopIdx;
  reg         s2_req_1_uop_robIdx_flag;
  reg  [7:0]  s2_req_1_uop_robIdx_value;
  reg  [63:0] s2_req_1_fullva;
  reg         s2_req_1_vaNeedExt;
  reg         s2_req_1_isHyper;
  reg  [63:0] s2_req_1_gpaddr;
  reg         s2_req_1_isForVSnonLeafPTE;
  reg         s2_req_2_uop_exceptionVec_3;
  reg         s2_req_2_uop_exceptionVec_4;
  reg         s2_req_2_uop_exceptionVec_5;
  reg         s2_req_2_uop_exceptionVec_13;
  reg         s2_req_2_uop_exceptionVec_21;
  reg  [6:0]  s2_req_2_uop_uopIdx;
  reg         s2_req_2_uop_robIdx_flag;
  reg  [7:0]  s2_req_2_uop_robIdx_value;
  reg  [63:0] s2_req_2_fullva;
  reg         s2_req_2_vaNeedExt;
  reg         s2_req_2_isHyper;
  reg  [63:0] s2_req_2_gpaddr;
  reg         s2_req_2_isForVSnonLeafPTE;
  reg         s2_req_3_uop_exceptionVec_3;
  reg         s2_req_3_uop_exceptionVec_4;
  reg         s2_req_3_uop_exceptionVec_5;
  reg         s2_req_3_uop_exceptionVec_13;
  reg         s2_req_3_uop_exceptionVec_21;
  reg  [6:0]  s2_req_3_uop_uopIdx;
  reg         s2_req_3_uop_robIdx_flag;
  reg  [7:0]  s2_req_3_uop_robIdx_value;
  reg  [63:0] s2_req_3_fullva;
  reg         s2_req_3_vaNeedExt;
  reg  [63:0] s2_req_3_gpaddr;
  reg         s2_req_4_uop_exceptionVec_3;
  reg         s2_req_4_uop_exceptionVec_4;
  reg         s2_req_4_uop_exceptionVec_5;
  reg         s2_req_4_uop_exceptionVec_13;
  reg         s2_req_4_uop_exceptionVec_21;
  reg  [6:0]  s2_req_4_uop_uopIdx;
  reg         s2_req_4_uop_robIdx_flag;
  reg  [7:0]  s2_req_4_uop_robIdx_value;
  reg  [63:0] s2_req_4_fullva;
  reg         s2_req_4_vaNeedExt;
  reg  [63:0] s2_req_4_gpaddr;
  reg         s2_req_5_uop_exceptionVec_3;
  reg         s2_req_5_uop_exceptionVec_4;
  reg         s2_req_5_uop_exceptionVec_5;
  reg         s2_req_5_uop_exceptionVec_13;
  reg         s2_req_5_uop_exceptionVec_19;
  reg         s2_req_5_uop_exceptionVec_21;
  reg  [6:0]  s2_req_5_uop_uopIdx;
  reg         s2_req_5_uop_robIdx_flag;
  reg  [7:0]  s2_req_5_uop_robIdx_value;
  reg  [63:0] s2_req_5_fullva;
  reg         s2_req_5_isHyper;
  reg  [63:0] s2_req_5_gpaddr;
  reg         s2_req_5_isForVSnonLeafPTE;
  reg         s2_valid_REG;
  reg         s2_valid_REG_1_valid;
  reg         s2_valid_REG_1_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_1_bits_robIdx_value;
  reg         s2_valid_REG_1_bits_level;
  wire [8:0]  _reqSel_left_oldest_T_2 =
    {s2_req_0_uop_robIdx_flag, s2_req_0_uop_robIdx_value};
  wire [8:0]  _flushItself_T_2 =
    {io_redirect_bits_robIdx_flag, io_redirect_bits_robIdx_value};
  reg         s2_valid_REG_2;
  reg         s2_valid_REG_3_valid;
  reg         s2_valid_REG_3_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_3_bits_robIdx_value;
  reg         s2_valid_REG_3_bits_level;
  wire [8:0]  _reqSel_left_right_oldest_T_2 =
    {s2_req_1_uop_robIdx_flag, s2_req_1_uop_robIdx_value};
  reg         s2_valid_REG_4;
  reg         s2_valid_REG_5_valid;
  reg         s2_valid_REG_5_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_5_bits_robIdx_value;
  reg         s2_valid_REG_5_bits_level;
  wire [8:0]  _reqSel_left_right_oldest_T_3 =
    {s2_req_2_uop_robIdx_flag, s2_req_2_uop_robIdx_value};
  reg         s2_valid_REG_6;
  reg         s2_valid_REG_7_valid;
  reg         s2_valid_REG_7_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_7_bits_robIdx_value;
  reg         s2_valid_REG_7_bits_level;
  wire [8:0]  _reqSel_right_oldest_T_2 =
    {s2_req_3_uop_robIdx_flag, s2_req_3_uop_robIdx_value};
  reg         s2_valid_REG_8;
  reg         s2_valid_REG_9_valid;
  reg         s2_valid_REG_9_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_9_bits_robIdx_value;
  reg         s2_valid_REG_9_bits_level;
  wire [8:0]  _reqSel_right_right_oldest_T_2 =
    {s2_req_4_uop_robIdx_flag, s2_req_4_uop_robIdx_value};
  reg         s2_valid_REG_10;
  reg         s2_valid_REG_11_valid;
  reg         s2_valid_REG_11_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_11_bits_robIdx_value;
  reg         s2_valid_REG_11_bits_level;
  wire [8:0]  _reqSel_right_right_oldest_T_3 =
    {s2_req_5_uop_robIdx_flag, s2_req_5_uop_robIdx_value};
  wire        s2_enqueue_0 =
    s2_valid_REG
    & ~(s2_valid_REG_1_valid
        & (s2_valid_REG_1_bits_level
           & _reqSel_left_oldest_T_2 == {s2_valid_REG_1_bits_robIdx_flag,
                                         s2_valid_REG_1_bits_robIdx_value}
           | s2_req_0_uop_robIdx_flag ^ s2_valid_REG_1_bits_robIdx_flag
           ^ s2_req_0_uop_robIdx_value > s2_valid_REG_1_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level & _reqSel_left_oldest_T_2 == _flushItself_T_2
           | s2_req_0_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_0_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_0_uop_exceptionVec_21,
         s2_req_0_uop_exceptionVec_13,
         s2_req_0_uop_exceptionVec_5,
         s2_req_0_uop_exceptionVec_4,
         s2_req_0_uop_exceptionVec_3});
  wire        s2_enqueue_1 =
    s2_valid_REG_2
    & ~(s2_valid_REG_3_valid
        & (s2_valid_REG_3_bits_level
           & _reqSel_left_right_oldest_T_2 == {s2_valid_REG_3_bits_robIdx_flag,
                                               s2_valid_REG_3_bits_robIdx_value}
           | s2_req_1_uop_robIdx_flag ^ s2_valid_REG_3_bits_robIdx_flag
           ^ s2_req_1_uop_robIdx_value > s2_valid_REG_3_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level & _reqSel_left_right_oldest_T_2 == _flushItself_T_2
           | s2_req_1_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_1_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_1_uop_exceptionVec_21,
         s2_req_1_uop_exceptionVec_13,
         s2_req_1_uop_exceptionVec_5,
         s2_req_1_uop_exceptionVec_4,
         s2_req_1_uop_exceptionVec_3});
  wire        s2_enqueue_2 =
    s2_valid_REG_4
    & ~(s2_valid_REG_5_valid
        & (s2_valid_REG_5_bits_level
           & _reqSel_left_right_oldest_T_3 == {s2_valid_REG_5_bits_robIdx_flag,
                                               s2_valid_REG_5_bits_robIdx_value}
           | s2_req_2_uop_robIdx_flag ^ s2_valid_REG_5_bits_robIdx_flag
           ^ s2_req_2_uop_robIdx_value > s2_valid_REG_5_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level & _reqSel_left_right_oldest_T_3 == _flushItself_T_2
           | s2_req_2_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_2_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_2_uop_exceptionVec_21,
         s2_req_2_uop_exceptionVec_13,
         s2_req_2_uop_exceptionVec_5,
         s2_req_2_uop_exceptionVec_4,
         s2_req_2_uop_exceptionVec_3});
  wire        s2_enqueue_3 =
    s2_valid_REG_6
    & ~(s2_valid_REG_7_valid
        & (s2_valid_REG_7_bits_level
           & _reqSel_right_oldest_T_2 == {s2_valid_REG_7_bits_robIdx_flag,
                                          s2_valid_REG_7_bits_robIdx_value}
           | s2_req_3_uop_robIdx_flag ^ s2_valid_REG_7_bits_robIdx_flag
           ^ s2_req_3_uop_robIdx_value > s2_valid_REG_7_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level & _reqSel_right_oldest_T_2 == _flushItself_T_2
           | s2_req_3_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_3_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_3_uop_exceptionVec_21,
         s2_req_3_uop_exceptionVec_13,
         s2_req_3_uop_exceptionVec_5,
         s2_req_3_uop_exceptionVec_4,
         s2_req_3_uop_exceptionVec_3});
  wire        s2_enqueue_4 =
    s2_valid_REG_8
    & ~(s2_valid_REG_9_valid
        & (s2_valid_REG_9_bits_level
           & _reqSel_right_right_oldest_T_2 == {s2_valid_REG_9_bits_robIdx_flag,
                                                s2_valid_REG_9_bits_robIdx_value}
           | s2_req_4_uop_robIdx_flag ^ s2_valid_REG_9_bits_robIdx_flag
           ^ s2_req_4_uop_robIdx_value > s2_valid_REG_9_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level & _reqSel_right_right_oldest_T_2 == _flushItself_T_2
           | s2_req_4_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_4_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_4_uop_exceptionVec_21,
         s2_req_4_uop_exceptionVec_13,
         s2_req_4_uop_exceptionVec_5,
         s2_req_4_uop_exceptionVec_4,
         s2_req_4_uop_exceptionVec_3});
  wire        s2_enqueue_5 =
    s2_valid_REG_10
    & ~(s2_valid_REG_11_valid
        & (s2_valid_REG_11_bits_level
           & _reqSel_right_right_oldest_T_3 == {s2_valid_REG_11_bits_robIdx_flag,
                                                s2_valid_REG_11_bits_robIdx_value}
           | s2_req_5_uop_robIdx_flag ^ s2_valid_REG_11_bits_robIdx_flag
           ^ s2_req_5_uop_robIdx_value > s2_valid_REG_11_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level & _reqSel_right_right_oldest_T_3 == _flushItself_T_2
           | s2_req_5_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_5_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_5_uop_exceptionVec_21,
         s2_req_5_uop_exceptionVec_19,
         s2_req_5_uop_exceptionVec_13,
         s2_req_5_uop_exceptionVec_5,
         s2_req_5_uop_exceptionVec_4,
         s2_req_5_uop_exceptionVec_3});
  wire [8:0]  _req_T_1 = {req_uop_robIdx_flag, req_uop_robIdx_value};
  wire [5:0]  _GEN =
    {s2_enqueue_5, s2_enqueue_4, s2_enqueue_3, s2_enqueue_2, s2_enqueue_1, s2_enqueue_0};
  always @(posedge clock or posedge reset) begin
    if (reset)
      req_valid <= 1'h0;
    else if (req_valid & io_redirect_valid
             & (io_redirect_bits_level & _req_T_1 == _flushItself_T_2
                | req_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
                ^ req_uop_robIdx_value > io_redirect_bits_robIdx_value))
      req_valid <=
        |{s2_enqueue_5,
          s2_enqueue_4,
          s2_enqueue_3,
          s2_enqueue_2,
          s2_enqueue_1,
          s2_enqueue_0};
    else
      req_valid <= (|_GEN) | req_valid;
  end // always @(posedge, posedge)
  wire        _reqSel_left_right_oldest_T = s2_enqueue_1 & s2_enqueue_2;
  wire        _reqSel_left_right_oldest_T_7 =
    s2_req_1_uop_robIdx_flag ^ s2_req_2_uop_robIdx_flag
    ^ s2_req_1_uop_robIdx_value > s2_req_2_uop_robIdx_value
    | _reqSel_left_right_oldest_T_2 == _reqSel_left_right_oldest_T_3
    & s2_req_1_uop_uopIdx > s2_req_2_uop_uopIdx;
  wire        _reqSel_left_right_oldest_T_10 = s2_enqueue_1 & ~s2_enqueue_2;
  wire        reqSel_left_res_1_valid =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_7 ? s2_enqueue_2 : s2_enqueue_1)
      : _reqSel_left_right_oldest_T_10 ? s2_enqueue_1 : s2_enqueue_2;
  wire [6:0]  reqSel_left_res_1_bits_uop_uopIdx =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_7 ? s2_req_2_uop_uopIdx : s2_req_1_uop_uopIdx)
      : _reqSel_left_right_oldest_T_10 ? s2_req_1_uop_uopIdx : s2_req_2_uop_uopIdx;
  wire        reqSel_left_res_1_bits_uop_robIdx_flag =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_7
           ? s2_req_2_uop_robIdx_flag
           : s2_req_1_uop_robIdx_flag)
      : _reqSel_left_right_oldest_T_10
          ? s2_req_1_uop_robIdx_flag
          : s2_req_2_uop_robIdx_flag;
  wire [7:0]  reqSel_left_res_1_bits_uop_robIdx_value =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_7
           ? s2_req_2_uop_robIdx_value
           : s2_req_1_uop_robIdx_value)
      : _reqSel_left_right_oldest_T_10
          ? s2_req_1_uop_robIdx_value
          : s2_req_2_uop_robIdx_value;
  wire        _reqSel_left_oldest_T = s2_enqueue_0 & reqSel_left_res_1_valid;
  wire        _reqSel_left_oldest_T_7 =
    s2_req_0_uop_robIdx_flag ^ reqSel_left_res_1_bits_uop_robIdx_flag
    ^ s2_req_0_uop_robIdx_value > reqSel_left_res_1_bits_uop_robIdx_value
    | _reqSel_left_oldest_T_2 == {reqSel_left_res_1_bits_uop_robIdx_flag,
                                  reqSel_left_res_1_bits_uop_robIdx_value}
    & s2_req_0_uop_uopIdx > reqSel_left_res_1_bits_uop_uopIdx;
  wire        _reqSel_left_oldest_T_10 = s2_enqueue_0 & ~reqSel_left_res_1_valid;
  wire        reqSel_res_0_valid =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_7 ? reqSel_left_res_1_valid : s2_enqueue_0)
      : _reqSel_left_oldest_T_10 ? s2_enqueue_0 : reqSel_left_res_1_valid;
  wire [6:0]  reqSel_res_0_bits_uop_uopIdx =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_7
           ? reqSel_left_res_1_bits_uop_uopIdx
           : s2_req_0_uop_uopIdx)
      : _reqSel_left_oldest_T_10
          ? s2_req_0_uop_uopIdx
          : reqSel_left_res_1_bits_uop_uopIdx;
  wire        reqSel_res_0_bits_uop_robIdx_flag =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_7
           ? reqSel_left_res_1_bits_uop_robIdx_flag
           : s2_req_0_uop_robIdx_flag)
      : _reqSel_left_oldest_T_10
          ? s2_req_0_uop_robIdx_flag
          : reqSel_left_res_1_bits_uop_robIdx_flag;
  wire [7:0]  reqSel_res_0_bits_uop_robIdx_value =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_7
           ? reqSel_left_res_1_bits_uop_robIdx_value
           : s2_req_0_uop_robIdx_value)
      : _reqSel_left_oldest_T_10
          ? s2_req_0_uop_robIdx_value
          : reqSel_left_res_1_bits_uop_robIdx_value;
  wire        _reqSel_right_right_oldest_T = s2_enqueue_4 & s2_enqueue_5;
  wire        _reqSel_right_right_oldest_T_7 =
    s2_req_4_uop_robIdx_flag ^ s2_req_5_uop_robIdx_flag
    ^ s2_req_4_uop_robIdx_value > s2_req_5_uop_robIdx_value
    | _reqSel_right_right_oldest_T_2 == _reqSel_right_right_oldest_T_3
    & s2_req_4_uop_uopIdx > s2_req_5_uop_uopIdx;
  wire        _reqSel_right_right_oldest_T_10 = s2_enqueue_4 & ~s2_enqueue_5;
  wire        reqSel_right_res_1_valid =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_7 ? s2_enqueue_5 : s2_enqueue_4)
      : _reqSel_right_right_oldest_T_10 ? s2_enqueue_4 : s2_enqueue_5;
  wire [6:0]  reqSel_right_res_1_bits_uop_uopIdx =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_7 ? s2_req_5_uop_uopIdx : s2_req_4_uop_uopIdx)
      : _reqSel_right_right_oldest_T_10 ? s2_req_4_uop_uopIdx : s2_req_5_uop_uopIdx;
  wire        reqSel_right_res_1_bits_uop_robIdx_flag =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_7
           ? s2_req_5_uop_robIdx_flag
           : s2_req_4_uop_robIdx_flag)
      : _reqSel_right_right_oldest_T_10
          ? s2_req_4_uop_robIdx_flag
          : s2_req_5_uop_robIdx_flag;
  wire [7:0]  reqSel_right_res_1_bits_uop_robIdx_value =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_7
           ? s2_req_5_uop_robIdx_value
           : s2_req_4_uop_robIdx_value)
      : _reqSel_right_right_oldest_T_10
          ? s2_req_4_uop_robIdx_value
          : s2_req_5_uop_robIdx_value;
  wire        _reqSel_right_oldest_T = s2_enqueue_3 & reqSel_right_res_1_valid;
  wire        _reqSel_right_oldest_T_7 =
    s2_req_3_uop_robIdx_flag ^ reqSel_right_res_1_bits_uop_robIdx_flag
    ^ s2_req_3_uop_robIdx_value > reqSel_right_res_1_bits_uop_robIdx_value
    | _reqSel_right_oldest_T_2 == {reqSel_right_res_1_bits_uop_robIdx_flag,
                                   reqSel_right_res_1_bits_uop_robIdx_value}
    & s2_req_3_uop_uopIdx > reqSel_right_res_1_bits_uop_uopIdx;
  wire        _reqSel_right_oldest_T_10 = s2_enqueue_3 & ~reqSel_right_res_1_valid;
  wire        reqSel_res_1_valid =
    _reqSel_right_oldest_T
      ? (_reqSel_right_oldest_T_7 ? reqSel_right_res_1_valid : s2_enqueue_3)
      : _reqSel_right_oldest_T_10 ? s2_enqueue_3 : reqSel_right_res_1_valid;
  wire [6:0]  reqSel_res_1_bits_uop_uopIdx =
    _reqSel_right_oldest_T
      ? (_reqSel_right_oldest_T_7
           ? reqSel_right_res_1_bits_uop_uopIdx
           : s2_req_3_uop_uopIdx)
      : _reqSel_right_oldest_T_10
          ? s2_req_3_uop_uopIdx
          : reqSel_right_res_1_bits_uop_uopIdx;
  wire        reqSel_res_1_bits_uop_robIdx_flag =
    _reqSel_right_oldest_T
      ? (_reqSel_right_oldest_T_7
           ? reqSel_right_res_1_bits_uop_robIdx_flag
           : s2_req_3_uop_robIdx_flag)
      : _reqSel_right_oldest_T_10
          ? s2_req_3_uop_robIdx_flag
          : reqSel_right_res_1_bits_uop_robIdx_flag;
  wire [7:0]  reqSel_res_1_bits_uop_robIdx_value =
    _reqSel_right_oldest_T
      ? (_reqSel_right_oldest_T_7
           ? reqSel_right_res_1_bits_uop_robIdx_value
           : s2_req_3_uop_robIdx_value)
      : _reqSel_right_oldest_T_10
          ? s2_req_3_uop_robIdx_value
          : reqSel_right_res_1_bits_uop_robIdx_value;
  wire        _reqSel_oldest_T = reqSel_res_0_valid & reqSel_res_1_valid;
  wire        _reqSel_oldest_T_7 =
    reqSel_res_0_bits_uop_robIdx_flag ^ reqSel_res_1_bits_uop_robIdx_flag
    ^ reqSel_res_0_bits_uop_robIdx_value > reqSel_res_1_bits_uop_robIdx_value
    | {reqSel_res_0_bits_uop_robIdx_flag,
       reqSel_res_0_bits_uop_robIdx_value} == {reqSel_res_1_bits_uop_robIdx_flag,
                                               reqSel_res_1_bits_uop_robIdx_value}
    & reqSel_res_0_bits_uop_uopIdx > reqSel_res_1_bits_uop_uopIdx;
  wire        _reqSel_oldest_T_10 = reqSel_res_0_valid & ~reqSel_res_1_valid;
  wire [6:0]  reqSel_oldest_bits_uop_uopIdx =
    _reqSel_oldest_T
      ? (_reqSel_oldest_T_7 ? reqSel_res_1_bits_uop_uopIdx : reqSel_res_0_bits_uop_uopIdx)
      : _reqSel_oldest_T_10 ? reqSel_res_0_bits_uop_uopIdx : reqSel_res_1_bits_uop_uopIdx;
  wire        reqSel_oldest_bits_uop_robIdx_flag =
    _reqSel_oldest_T
      ? (_reqSel_oldest_T_7
           ? reqSel_res_1_bits_uop_robIdx_flag
           : reqSel_res_0_bits_uop_robIdx_flag)
      : _reqSel_oldest_T_10
          ? reqSel_res_0_bits_uop_robIdx_flag
          : reqSel_res_1_bits_uop_robIdx_flag;
  wire [7:0]  reqSel_oldest_bits_uop_robIdx_value =
    _reqSel_oldest_T
      ? (_reqSel_oldest_T_7
           ? reqSel_res_1_bits_uop_robIdx_value
           : reqSel_res_0_bits_uop_robIdx_value)
      : _reqSel_oldest_T_10
          ? reqSel_res_0_bits_uop_robIdx_value
          : reqSel_res_1_bits_uop_robIdx_value;
  wire [63:0] reqSel_left_res_1_bits_fullva =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_7 ? s2_req_2_fullva : s2_req_1_fullva)
      : _reqSel_left_right_oldest_T_10 ? s2_req_1_fullva : s2_req_2_fullva;
  wire        reqSel_left_res_1_bits_vaNeedExt =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_7 ? s2_req_2_vaNeedExt : s2_req_1_vaNeedExt)
      : _reqSel_left_right_oldest_T_10 ? s2_req_1_vaNeedExt : s2_req_2_vaNeedExt;
  wire        reqSel_left_res_1_bits_isHyper =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_7 ? s2_req_2_isHyper : s2_req_1_isHyper)
      : _reqSel_left_right_oldest_T_10 ? s2_req_1_isHyper : s2_req_2_isHyper;
  wire [63:0] reqSel_left_res_1_bits_gpaddr =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_7 ? s2_req_2_gpaddr : s2_req_1_gpaddr)
      : _reqSel_left_right_oldest_T_10 ? s2_req_1_gpaddr : s2_req_2_gpaddr;
  wire        reqSel_left_res_1_bits_isForVSnonLeafPTE =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_7
           ? s2_req_2_isForVSnonLeafPTE
           : s2_req_1_isForVSnonLeafPTE)
      : _reqSel_left_right_oldest_T_10
          ? s2_req_1_isForVSnonLeafPTE
          : s2_req_2_isForVSnonLeafPTE;
  wire [63:0] reqSel_res_0_bits_fullva =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_7 ? reqSel_left_res_1_bits_fullva : s2_req_0_fullva)
      : _reqSel_left_oldest_T_10 ? s2_req_0_fullva : reqSel_left_res_1_bits_fullva;
  wire        reqSel_res_0_bits_vaNeedExt =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_7 ? reqSel_left_res_1_bits_vaNeedExt : s2_req_0_vaNeedExt)
      : _reqSel_left_oldest_T_10 ? s2_req_0_vaNeedExt : reqSel_left_res_1_bits_vaNeedExt;
  wire        reqSel_res_0_bits_isHyper =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_7 ? reqSel_left_res_1_bits_isHyper : s2_req_0_isHyper)
      : _reqSel_left_oldest_T_10 ? s2_req_0_isHyper : reqSel_left_res_1_bits_isHyper;
  wire [63:0] reqSel_res_0_bits_gpaddr =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_7 ? reqSel_left_res_1_bits_gpaddr : s2_req_0_gpaddr)
      : _reqSel_left_oldest_T_10 ? s2_req_0_gpaddr : reqSel_left_res_1_bits_gpaddr;
  wire        reqSel_res_0_bits_isForVSnonLeafPTE =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_7
           ? reqSel_left_res_1_bits_isForVSnonLeafPTE
           : s2_req_0_isForVSnonLeafPTE)
      : _reqSel_left_oldest_T_10
          ? s2_req_0_isForVSnonLeafPTE
          : reqSel_left_res_1_bits_isForVSnonLeafPTE;
  wire [63:0] reqSel_right_res_1_bits_fullva =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_7 ? s2_req_5_fullva : s2_req_4_fullva)
      : _reqSel_right_right_oldest_T_10 ? s2_req_4_fullva : s2_req_5_fullva;
  wire        reqSel_right_res_1_bits_vaNeedExt =
    _reqSel_right_right_oldest_T
      ? _reqSel_right_right_oldest_T_7 | s2_req_4_vaNeedExt
      : ~_reqSel_right_right_oldest_T_10 | s2_req_4_vaNeedExt;
  wire        reqSel_right_res_1_bits_isHyper =
    _reqSel_right_right_oldest_T
      ? _reqSel_right_right_oldest_T_7 & s2_req_5_isHyper
      : ~_reqSel_right_right_oldest_T_10 & s2_req_5_isHyper;
  wire [63:0] reqSel_right_res_1_bits_gpaddr =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_7 ? s2_req_5_gpaddr : s2_req_4_gpaddr)
      : _reqSel_right_right_oldest_T_10 ? s2_req_4_gpaddr : s2_req_5_gpaddr;
  wire        reqSel_right_res_1_bits_isForVSnonLeafPTE =
    _reqSel_right_right_oldest_T
      ? _reqSel_right_right_oldest_T_7 & s2_req_5_isForVSnonLeafPTE
      : ~_reqSel_right_right_oldest_T_10 & s2_req_5_isForVSnonLeafPTE;
  wire [63:0] reqSel_res_1_bits_fullva =
    _reqSel_right_oldest_T
      ? (_reqSel_right_oldest_T_7 ? reqSel_right_res_1_bits_fullva : s2_req_3_fullva)
      : _reqSel_right_oldest_T_10 ? s2_req_3_fullva : reqSel_right_res_1_bits_fullva;
  wire        reqSel_res_1_bits_vaNeedExt =
    _reqSel_right_oldest_T
      ? (_reqSel_right_oldest_T_7
           ? reqSel_right_res_1_bits_vaNeedExt
           : s2_req_3_vaNeedExt)
      : _reqSel_right_oldest_T_10
          ? s2_req_3_vaNeedExt
          : reqSel_right_res_1_bits_vaNeedExt;
  wire        reqSel_res_1_bits_isHyper =
    _reqSel_right_oldest_T
      ? _reqSel_right_oldest_T_7 & reqSel_right_res_1_bits_isHyper
      : ~_reqSel_right_oldest_T_10 & reqSel_right_res_1_bits_isHyper;
  wire [63:0] reqSel_res_1_bits_gpaddr =
    _reqSel_right_oldest_T
      ? (_reqSel_right_oldest_T_7 ? reqSel_right_res_1_bits_gpaddr : s2_req_3_gpaddr)
      : _reqSel_right_oldest_T_10 ? s2_req_3_gpaddr : reqSel_right_res_1_bits_gpaddr;
  wire        reqSel_res_1_bits_isForVSnonLeafPTE =
    _reqSel_right_oldest_T
      ? _reqSel_right_oldest_T_7 & reqSel_right_res_1_bits_isForVSnonLeafPTE
      : ~_reqSel_right_oldest_T_10 & reqSel_right_res_1_bits_isForVSnonLeafPTE;
  always @(posedge clock) begin
    if (req_valid
          ? (_reqSel_oldest_T
               ? (_reqSel_oldest_T_7 ? reqSel_res_1_valid : reqSel_res_0_valid)
               : _reqSel_oldest_T_10 ? reqSel_res_0_valid : reqSel_res_1_valid)
            & (req_uop_robIdx_flag ^ reqSel_oldest_bits_uop_robIdx_flag
               ^ req_uop_robIdx_value > reqSel_oldest_bits_uop_robIdx_value
               | _req_T_1 == {reqSel_oldest_bits_uop_robIdx_flag,
                              reqSel_oldest_bits_uop_robIdx_value}
               & req_uop_uopIdx > reqSel_oldest_bits_uop_uopIdx)
          : (|_GEN)) begin
      req_uop_uopIdx <= reqSel_oldest_bits_uop_uopIdx;
      req_uop_robIdx_flag <= reqSel_oldest_bits_uop_robIdx_flag;
      req_uop_robIdx_value <= reqSel_oldest_bits_uop_robIdx_value;
      req_fullva <=
        _reqSel_oldest_T
          ? (_reqSel_oldest_T_7 ? reqSel_res_1_bits_fullva : reqSel_res_0_bits_fullva)
          : _reqSel_oldest_T_10 ? reqSel_res_0_bits_fullva : reqSel_res_1_bits_fullva;
      req_vaNeedExt <=
        _reqSel_oldest_T
          ? (_reqSel_oldest_T_7
               ? reqSel_res_1_bits_vaNeedExt
               : reqSel_res_0_bits_vaNeedExt)
          : _reqSel_oldest_T_10
              ? reqSel_res_0_bits_vaNeedExt
              : reqSel_res_1_bits_vaNeedExt;
      req_isHyper <=
        _reqSel_oldest_T
          ? (_reqSel_oldest_T_7 ? reqSel_res_1_bits_isHyper : reqSel_res_0_bits_isHyper)
          : _reqSel_oldest_T_10 ? reqSel_res_0_bits_isHyper : reqSel_res_1_bits_isHyper;
      req_gpaddr <=
        _reqSel_oldest_T
          ? (_reqSel_oldest_T_7 ? reqSel_res_1_bits_gpaddr : reqSel_res_0_bits_gpaddr)
          : _reqSel_oldest_T_10 ? reqSel_res_0_bits_gpaddr : reqSel_res_1_bits_gpaddr;
      req_isForVSnonLeafPTE <=
        _reqSel_oldest_T
          ? (_reqSel_oldest_T_7
               ? reqSel_res_1_bits_isForVSnonLeafPTE
               : reqSel_res_0_bits_isForVSnonLeafPTE)
          : _reqSel_oldest_T_10
              ? reqSel_res_0_bits_isForVSnonLeafPTE
              : reqSel_res_1_bits_isForVSnonLeafPTE;
    end
    if (io_req_0_valid) begin
      s2_req_0_uop_exceptionVec_3 <= io_req_0_bits_uop_exceptionVec_3;
      s2_req_0_uop_exceptionVec_4 <= io_req_0_bits_uop_exceptionVec_4;
      s2_req_0_uop_exceptionVec_5 <= io_req_0_bits_uop_exceptionVec_5;
      s2_req_0_uop_exceptionVec_13 <= io_req_0_bits_uop_exceptionVec_13;
      s2_req_0_uop_exceptionVec_21 <= io_req_0_bits_uop_exceptionVec_21;
      s2_req_0_uop_uopIdx <= io_req_0_bits_uop_uopIdx;
      s2_req_0_uop_robIdx_flag <= io_req_0_bits_uop_robIdx_flag;
      s2_req_0_uop_robIdx_value <= io_req_0_bits_uop_robIdx_value;
      s2_req_0_fullva <= io_req_0_bits_fullva;
      s2_req_0_vaNeedExt <= io_req_0_bits_vaNeedExt;
      s2_req_0_isHyper <= io_req_0_bits_isHyper;
      s2_req_0_gpaddr <= io_req_0_bits_gpaddr;
      s2_req_0_isForVSnonLeafPTE <= io_req_0_bits_isForVSnonLeafPTE;
    end
    if (io_req_1_valid) begin
      s2_req_1_uop_exceptionVec_3 <= io_req_1_bits_uop_exceptionVec_3;
      s2_req_1_uop_exceptionVec_4 <= io_req_1_bits_uop_exceptionVec_4;
      s2_req_1_uop_exceptionVec_5 <= io_req_1_bits_uop_exceptionVec_5;
      s2_req_1_uop_exceptionVec_13 <= io_req_1_bits_uop_exceptionVec_13;
      s2_req_1_uop_exceptionVec_21 <= io_req_1_bits_uop_exceptionVec_21;
      s2_req_1_uop_uopIdx <= io_req_1_bits_uop_uopIdx;
      s2_req_1_uop_robIdx_flag <= io_req_1_bits_uop_robIdx_flag;
      s2_req_1_uop_robIdx_value <= io_req_1_bits_uop_robIdx_value;
      s2_req_1_fullva <= io_req_1_bits_fullva;
      s2_req_1_vaNeedExt <= io_req_1_bits_vaNeedExt;
      s2_req_1_isHyper <= io_req_1_bits_isHyper;
      s2_req_1_gpaddr <= io_req_1_bits_gpaddr;
      s2_req_1_isForVSnonLeafPTE <= io_req_1_bits_isForVSnonLeafPTE;
    end
    if (io_req_2_valid) begin
      s2_req_2_uop_exceptionVec_3 <= io_req_2_bits_uop_exceptionVec_3;
      s2_req_2_uop_exceptionVec_4 <= io_req_2_bits_uop_exceptionVec_4;
      s2_req_2_uop_exceptionVec_5 <= io_req_2_bits_uop_exceptionVec_5;
      s2_req_2_uop_exceptionVec_13 <= io_req_2_bits_uop_exceptionVec_13;
      s2_req_2_uop_exceptionVec_21 <= io_req_2_bits_uop_exceptionVec_21;
      s2_req_2_uop_uopIdx <= io_req_2_bits_uop_uopIdx;
      s2_req_2_uop_robIdx_flag <= io_req_2_bits_uop_robIdx_flag;
      s2_req_2_uop_robIdx_value <= io_req_2_bits_uop_robIdx_value;
      s2_req_2_fullva <= io_req_2_bits_fullva;
      s2_req_2_vaNeedExt <= io_req_2_bits_vaNeedExt;
      s2_req_2_isHyper <= io_req_2_bits_isHyper;
      s2_req_2_gpaddr <= io_req_2_bits_gpaddr;
      s2_req_2_isForVSnonLeafPTE <= io_req_2_bits_isForVSnonLeafPTE;
    end
    if (io_req_3_valid) begin
      s2_req_3_uop_exceptionVec_3 <= io_req_3_bits_uop_exceptionVec_3;
      s2_req_3_uop_exceptionVec_4 <= io_req_3_bits_uop_exceptionVec_4;
      s2_req_3_uop_exceptionVec_5 <= io_req_3_bits_uop_exceptionVec_5;
      s2_req_3_uop_exceptionVec_13 <= io_req_3_bits_uop_exceptionVec_13;
      s2_req_3_uop_exceptionVec_21 <= io_req_3_bits_uop_exceptionVec_21;
      s2_req_3_uop_uopIdx <= io_req_3_bits_uop_uopIdx;
      s2_req_3_uop_robIdx_flag <= io_req_3_bits_uop_robIdx_flag;
      s2_req_3_uop_robIdx_value <= io_req_3_bits_uop_robIdx_value;
      s2_req_3_fullva <= io_req_3_bits_fullva;
      s2_req_3_vaNeedExt <= io_req_3_bits_vaNeedExt;
      s2_req_3_gpaddr <= io_req_3_bits_gpaddr;
    end
    if (io_req_4_valid) begin
      s2_req_4_uop_exceptionVec_3 <= io_req_4_bits_uop_exceptionVec_3;
      s2_req_4_uop_exceptionVec_4 <= io_req_4_bits_uop_exceptionVec_4;
      s2_req_4_uop_exceptionVec_5 <= io_req_4_bits_uop_exceptionVec_5;
      s2_req_4_uop_exceptionVec_13 <= io_req_4_bits_uop_exceptionVec_13;
      s2_req_4_uop_exceptionVec_21 <= io_req_4_bits_uop_exceptionVec_21;
      s2_req_4_uop_uopIdx <= io_req_4_bits_uop_uopIdx;
      s2_req_4_uop_robIdx_flag <= io_req_4_bits_uop_robIdx_flag;
      s2_req_4_uop_robIdx_value <= io_req_4_bits_uop_robIdx_value;
      s2_req_4_fullva <= io_req_4_bits_fullva;
      s2_req_4_vaNeedExt <= io_req_4_bits_vaNeedExt;
      s2_req_4_gpaddr <= io_req_4_bits_gpaddr;
    end
    if (io_req_5_valid) begin
      s2_req_5_uop_exceptionVec_3 <= io_req_5_bits_uop_exceptionVec_3;
      s2_req_5_uop_exceptionVec_4 <= io_req_5_bits_uop_exceptionVec_4;
      s2_req_5_uop_exceptionVec_5 <= io_req_5_bits_uop_exceptionVec_5;
      s2_req_5_uop_exceptionVec_13 <= io_req_5_bits_uop_exceptionVec_13;
      s2_req_5_uop_exceptionVec_19 <= io_req_5_bits_uop_exceptionVec_19;
      s2_req_5_uop_exceptionVec_21 <= io_req_5_bits_uop_exceptionVec_21;
      s2_req_5_uop_uopIdx <= io_req_5_bits_uop_uopIdx;
      s2_req_5_uop_robIdx_flag <= io_req_5_bits_uop_robIdx_flag;
      s2_req_5_uop_robIdx_value <= io_req_5_bits_uop_robIdx_value;
      s2_req_5_fullva <= io_req_5_bits_fullva;
      s2_req_5_isHyper <= io_req_5_bits_isHyper;
      s2_req_5_gpaddr <= io_req_5_bits_gpaddr;
      s2_req_5_isForVSnonLeafPTE <= io_req_5_bits_isForVSnonLeafPTE;
    end
    s2_valid_REG <= io_req_0_valid;
    s2_valid_REG_1_valid <= io_redirect_valid;
    s2_valid_REG_1_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_1_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_1_bits_level <= io_redirect_bits_level;
    s2_valid_REG_2 <= io_req_1_valid;
    s2_valid_REG_3_valid <= io_redirect_valid;
    s2_valid_REG_3_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_3_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_3_bits_level <= io_redirect_bits_level;
    s2_valid_REG_4 <= io_req_2_valid;
    s2_valid_REG_5_valid <= io_redirect_valid;
    s2_valid_REG_5_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_5_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_5_bits_level <= io_redirect_bits_level;
    s2_valid_REG_6 <= io_req_3_valid;
    s2_valid_REG_7_valid <= io_redirect_valid;
    s2_valid_REG_7_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_7_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_7_bits_level <= io_redirect_bits_level;
    s2_valid_REG_8 <= io_req_4_valid;
    s2_valid_REG_9_valid <= io_redirect_valid;
    s2_valid_REG_9_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_9_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_9_bits_level <= io_redirect_bits_level;
    s2_valid_REG_10 <= io_req_5_valid;
    s2_valid_REG_11_valid <= io_redirect_valid;
    s2_valid_REG_11_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_11_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_11_bits_level <= io_redirect_bits_level;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:651];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [9:0] i = 10'h0; i < 10'h28C; i += 10'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        req_valid = _RANDOM[10'h0][0];
        req_uop_uopIdx = _RANDOM[10'hE][25:19];
        req_uop_robIdx_flag = _RANDOM[10'h12][13];
        req_uop_robIdx_value = _RANDOM[10'h12][21:14];
        req_fullva = {_RANDOM[10'h28], _RANDOM[10'h29]};
        req_vaNeedExt = _RANDOM[10'h2A][0];
        req_isHyper = _RANDOM[10'h2A][1];
        req_gpaddr = {_RANDOM[10'h2B][31:18], _RANDOM[10'h2C], _RANDOM[10'h2D][17:0]};
        req_isForVSnonLeafPTE = _RANDOM[10'h2D][18];
        s2_req_0_uop_exceptionVec_3 = _RANDOM[10'h53][12];
        s2_req_0_uop_exceptionVec_4 = _RANDOM[10'h53][13];
        s2_req_0_uop_exceptionVec_5 = _RANDOM[10'h53][14];
        s2_req_0_uop_exceptionVec_13 = _RANDOM[10'h53][22];
        s2_req_0_uop_exceptionVec_21 = _RANDOM[10'h53][30];
        s2_req_0_uop_uopIdx = {_RANDOM[10'h5E][31], _RANDOM[10'h5F][5:0]};
        s2_req_0_uop_robIdx_flag = _RANDOM[10'h62][25];
        s2_req_0_uop_robIdx_value = {_RANDOM[10'h62][31:26], _RANDOM[10'h63][1:0]};
        s2_req_0_fullva =
          {_RANDOM[10'h78][31:12], _RANDOM[10'h79], _RANDOM[10'h7A][11:0]};
        s2_req_0_vaNeedExt = _RANDOM[10'h7A][12];
        s2_req_0_isHyper = _RANDOM[10'h7A][13];
        s2_req_0_gpaddr =
          {_RANDOM[10'h7B][31:30], _RANDOM[10'h7C], _RANDOM[10'h7D][29:0]};
        s2_req_0_isForVSnonLeafPTE = _RANDOM[10'h7D][30];
        s2_req_1_uop_exceptionVec_3 = _RANDOM[10'hA3][24];
        s2_req_1_uop_exceptionVec_4 = _RANDOM[10'hA3][25];
        s2_req_1_uop_exceptionVec_5 = _RANDOM[10'hA3][26];
        s2_req_1_uop_exceptionVec_13 = _RANDOM[10'hA4][2];
        s2_req_1_uop_exceptionVec_21 = _RANDOM[10'hA4][10];
        s2_req_1_uop_uopIdx = _RANDOM[10'hAF][17:11];
        s2_req_1_uop_robIdx_flag = _RANDOM[10'hB3][5];
        s2_req_1_uop_robIdx_value = _RANDOM[10'hB3][13:6];
        s2_req_1_fullva =
          {_RANDOM[10'hC8][31:24], _RANDOM[10'hC9], _RANDOM[10'hCA][23:0]};
        s2_req_1_vaNeedExt = _RANDOM[10'hCA][24];
        s2_req_1_isHyper = _RANDOM[10'hCA][25];
        s2_req_1_gpaddr = {_RANDOM[10'hCC][31:10], _RANDOM[10'hCD], _RANDOM[10'hCE][9:0]};
        s2_req_1_isForVSnonLeafPTE = _RANDOM[10'hCE][10];
        s2_req_2_uop_exceptionVec_3 = _RANDOM[10'hF4][4];
        s2_req_2_uop_exceptionVec_4 = _RANDOM[10'hF4][5];
        s2_req_2_uop_exceptionVec_5 = _RANDOM[10'hF4][6];
        s2_req_2_uop_exceptionVec_13 = _RANDOM[10'hF4][14];
        s2_req_2_uop_exceptionVec_21 = _RANDOM[10'hF4][22];
        s2_req_2_uop_uopIdx = _RANDOM[10'hFF][29:23];
        s2_req_2_uop_robIdx_flag = _RANDOM[10'h103][17];
        s2_req_2_uop_robIdx_value = _RANDOM[10'h103][25:18];
        s2_req_2_fullva =
          {_RANDOM[10'h119][31:4], _RANDOM[10'h11A], _RANDOM[10'h11B][3:0]};
        s2_req_2_vaNeedExt = _RANDOM[10'h11B][4];
        s2_req_2_isHyper = _RANDOM[10'h11B][5];
        s2_req_2_gpaddr =
          {_RANDOM[10'h11C][31:22], _RANDOM[10'h11D], _RANDOM[10'h11E][21:0]};
        s2_req_2_isForVSnonLeafPTE = _RANDOM[10'h11E][22];
        s2_req_3_uop_exceptionVec_3 = _RANDOM[10'h144][16];
        s2_req_3_uop_exceptionVec_4 = _RANDOM[10'h144][17];
        s2_req_3_uop_exceptionVec_5 = _RANDOM[10'h144][18];
        s2_req_3_uop_exceptionVec_13 = _RANDOM[10'h144][26];
        s2_req_3_uop_exceptionVec_21 = _RANDOM[10'h145][2];
        s2_req_3_uop_uopIdx = _RANDOM[10'h150][9:3];
        s2_req_3_uop_robIdx_flag = _RANDOM[10'h153][29];
        s2_req_3_uop_robIdx_value = {_RANDOM[10'h153][31:30], _RANDOM[10'h154][5:0]};
        s2_req_3_fullva =
          {_RANDOM[10'h169][31:16], _RANDOM[10'h16A], _RANDOM[10'h16B][15:0]};
        s2_req_3_vaNeedExt = _RANDOM[10'h16B][16];
        s2_req_3_gpaddr =
          {_RANDOM[10'h16D][31:2], _RANDOM[10'h16E], _RANDOM[10'h16F][1:0]};
        s2_req_4_uop_exceptionVec_3 = _RANDOM[10'h194][28];
        s2_req_4_uop_exceptionVec_4 = _RANDOM[10'h194][29];
        s2_req_4_uop_exceptionVec_5 = _RANDOM[10'h194][30];
        s2_req_4_uop_exceptionVec_13 = _RANDOM[10'h195][6];
        s2_req_4_uop_exceptionVec_21 = _RANDOM[10'h195][14];
        s2_req_4_uop_uopIdx = _RANDOM[10'h1A0][21:15];
        s2_req_4_uop_robIdx_flag = _RANDOM[10'h1A4][9];
        s2_req_4_uop_robIdx_value = _RANDOM[10'h1A4][17:10];
        s2_req_4_fullva =
          {_RANDOM[10'h1B9][31:28], _RANDOM[10'h1BA], _RANDOM[10'h1BB][27:0]};
        s2_req_4_vaNeedExt = _RANDOM[10'h1BB][28];
        s2_req_4_gpaddr =
          {_RANDOM[10'h1BD][31:14], _RANDOM[10'h1BE], _RANDOM[10'h1BF][13:0]};
        s2_req_5_uop_exceptionVec_3 = _RANDOM[10'h1E5][8];
        s2_req_5_uop_exceptionVec_4 = _RANDOM[10'h1E5][9];
        s2_req_5_uop_exceptionVec_5 = _RANDOM[10'h1E5][10];
        s2_req_5_uop_exceptionVec_13 = _RANDOM[10'h1E5][18];
        s2_req_5_uop_exceptionVec_19 = _RANDOM[10'h1E5][24];
        s2_req_5_uop_exceptionVec_21 = _RANDOM[10'h1E5][26];
        s2_req_5_uop_uopIdx = {_RANDOM[10'h1F0][31:27], _RANDOM[10'h1F1][1:0]};
        s2_req_5_uop_robIdx_flag = _RANDOM[10'h1F4][21];
        s2_req_5_uop_robIdx_value = _RANDOM[10'h1F4][29:22];
        s2_req_5_fullva =
          {_RANDOM[10'h20A][31:8], _RANDOM[10'h20B], _RANDOM[10'h20C][7:0]};
        s2_req_5_isHyper = _RANDOM[10'h20C][9];
        s2_req_5_gpaddr =
          {_RANDOM[10'h20D][31:26], _RANDOM[10'h20E], _RANDOM[10'h20F][25:0]};
        s2_req_5_isForVSnonLeafPTE = _RANDOM[10'h20F][26];
        s2_valid_REG = _RANDOM[10'h232][21];
        s2_valid_REG_1_valid = _RANDOM[10'h232][22];
        s2_valid_REG_1_bits_robIdx_flag = _RANDOM[10'h232][24];
        s2_valid_REG_1_bits_robIdx_value = {_RANDOM[10'h232][31:25], _RANDOM[10'h233][0]};
        s2_valid_REG_1_bits_level = _RANDOM[10'h233][12];
        s2_valid_REG_2 = _RANDOM[10'h244][12];
        s2_valid_REG_3_valid = _RANDOM[10'h244][13];
        s2_valid_REG_3_bits_robIdx_flag = _RANDOM[10'h244][15];
        s2_valid_REG_3_bits_robIdx_value = _RANDOM[10'h244][23:16];
        s2_valid_REG_3_bits_level = _RANDOM[10'h245][3];
        s2_valid_REG_4 = _RANDOM[10'h256][3];
        s2_valid_REG_5_valid = _RANDOM[10'h256][4];
        s2_valid_REG_5_bits_robIdx_flag = _RANDOM[10'h256][6];
        s2_valid_REG_5_bits_robIdx_value = _RANDOM[10'h256][14:7];
        s2_valid_REG_5_bits_level = _RANDOM[10'h256][26];
        s2_valid_REG_6 = _RANDOM[10'h267][26];
        s2_valid_REG_7_valid = _RANDOM[10'h267][27];
        s2_valid_REG_7_bits_robIdx_flag = _RANDOM[10'h267][29];
        s2_valid_REG_7_bits_robIdx_value =
          {_RANDOM[10'h267][31:30], _RANDOM[10'h268][5:0]};
        s2_valid_REG_7_bits_level = _RANDOM[10'h268][17];
        s2_valid_REG_8 = _RANDOM[10'h279][17];
        s2_valid_REG_9_valid = _RANDOM[10'h279][18];
        s2_valid_REG_9_bits_robIdx_flag = _RANDOM[10'h279][20];
        s2_valid_REG_9_bits_robIdx_value = _RANDOM[10'h279][28:21];
        s2_valid_REG_9_bits_level = _RANDOM[10'h27A][8];
        s2_valid_REG_10 = _RANDOM[10'h28B][8];
        s2_valid_REG_11_valid = _RANDOM[10'h28B][9];
        s2_valid_REG_11_bits_robIdx_flag = _RANDOM[10'h28B][11];
        s2_valid_REG_11_bits_robIdx_value = _RANDOM[10'h28B][19:12];
        s2_valid_REG_11_bits_level = _RANDOM[10'h28B][31];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        req_valid = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_exceptionAddr_vaddr = req_fullva;
  assign io_exceptionAddr_vaNeedExt = req_vaNeedExt;
  assign io_exceptionAddr_isHyper = req_isHyper;
  assign io_exceptionAddr_gpaddr = req_gpaddr;
  assign io_exceptionAddr_isForVSnonLeafPTE = req_isForVSnonLeafPTE;
endmodule

