TimeQuest Timing Analyzer report for tty_input_state_gen_3
Sun Mar  5 13:58:43 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divide_by_n:clock_divider|clk_out_int'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'divide_by_n:clock_divider|clk_out_int'
 14. Slow Model Hold: 'clk'
 15. Slow Model Recovery: 'divide_by_n:clock_divider|clk_out_int'
 16. Slow Model Removal: 'divide_by_n:clock_divider|clk_out_int'
 17. Slow Model Minimum Pulse Width: 'divide_by_n:clock_divider|clk_out_int'
 18. Slow Model Minimum Pulse Width: 'clk'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'divide_by_n:clock_divider|clk_out_int'
 31. Fast Model Setup: 'clk'
 32. Fast Model Hold: 'divide_by_n:clock_divider|clk_out_int'
 33. Fast Model Hold: 'clk'
 34. Fast Model Recovery: 'divide_by_n:clock_divider|clk_out_int'
 35. Fast Model Removal: 'divide_by_n:clock_divider|clk_out_int'
 36. Fast Model Minimum Pulse Width: 'divide_by_n:clock_divider|clk_out_int'
 37. Fast Model Minimum Pulse Width: 'clk'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Progagation Delay
 50. Minimum Progagation Delay
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tty_input_state_gen_3                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                       ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; Clock Name                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                   ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; clk                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                   ;
; divide_by_n:clock_divider|clk_out_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divide_by_n:clock_divider|clk_out_int } ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 23.79 MHz  ; 23.79 MHz       ; divide_by_n:clock_divider|clk_out_int ;      ;
; 111.53 MHz ; 111.53 MHz      ; clk                                   ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow Model Setup Summary                                        ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -21.685 ; -113.461      ;
; clk                                   ; -17.728 ; -67.066       ;
+---------------------------------------+---------+---------------+


+-----------------------------------------------------------------+
; Slow Model Hold Summary                                         ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -12.662 ; -13.914       ;
; clk                                   ; -2.425  ; -2.425        ;
+---------------------------------------+---------+---------------+


+-----------------------------------------------------------------+
; Slow Model Recovery Summary                                     ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -14.119 ; -14.119       ;
+---------------------------------------+---------+---------------+


+----------------------------------------------------------------+
; Slow Model Removal Summary                                     ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -1.448 ; -1.448        ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                          ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -12.055 ; -304.318      ;
; clk                                   ; -1.631  ; -5.297        ;
+---------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -21.685 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -3.058     ; 17.353     ;
; -21.327 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.081     ; 19.972     ;
; -21.321 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 20.047     ;
; -21.053 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.080     ; 19.699     ;
; -21.008 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.081     ; 19.653     ;
; -20.518 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.391     ; 17.353     ;
; -20.254 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.977     ; 17.155     ;
; -20.243 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.978     ; 17.194     ;
; -19.906 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.742      ; 19.160     ;
; -19.896 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 19.774     ;
; -19.890 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.081      ; 19.849     ;
; -19.885 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.001     ; 19.813     ;
; -19.879 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.080      ; 19.888     ;
; -19.727 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.977     ; 16.674     ;
; -19.622 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.001      ; 19.501     ;
; -19.611 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 19.540     ;
; -19.577 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 19.455     ;
; -19.566 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.001     ; 19.494     ;
; -19.406 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.742      ; 19.160     ;
; -19.369 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 19.293     ;
; -19.363 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.081      ; 19.368     ;
; -19.095 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.001      ; 19.020     ;
; -19.087 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.310     ; 17.155     ;
; -19.076 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.311     ; 17.194     ;
; -19.050 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 18.974     ;
; -18.774 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -14.222    ; 3.626      ;
; -18.560 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.310     ; 16.674     ;
; -18.475 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.823      ; 18.962     ;
; -18.464 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.822      ; 19.001     ;
; -17.975 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.823      ; 18.962     ;
; -17.964 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.822      ; 19.001     ;
; -17.948 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.823      ; 18.481     ;
; -17.448 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.823      ; 18.481     ;
; -16.607 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -12.555    ; 3.626      ;
; -14.739 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.146     ; 12.167     ;
; -14.381 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.831      ; 14.786     ;
; -14.375 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.912      ; 14.861     ;
; -14.107 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.832      ; 14.513     ;
; -14.090 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -10.038    ; 3.626      ;
; -14.062 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.831      ; 14.467     ;
; -13.572 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.479     ; 12.167     ;
; -12.960 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.654      ; 13.974     ;
; -12.923 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -8.371     ; 3.626      ;
; -12.778 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.039     ; 12.293     ;
; -12.612 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -3.019     ; 8.319      ;
; -12.460 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.654      ; 13.974     ;
; -12.420 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 2.938      ; 14.912     ;
; -12.414 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 3.019      ; 14.987     ;
; -12.146 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 2.939      ; 14.639     ;
; -12.101 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 2.938      ; 14.593     ;
; -11.611 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.628      ; 12.293     ;
; -11.181 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.938     ; 8.121      ;
; -11.170 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.939     ; 8.160      ;
; -11.055 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 2.038      ; 12.167     ;
; -10.999 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 3.761      ; 14.100     ;
; -10.697 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 5.015      ; 14.786     ;
; -10.691 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 5.096      ; 14.861     ;
; -10.654 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.938     ; 7.640      ;
; -10.499 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 3.761      ; 14.100     ;
; -10.423 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 5.016      ; 14.513     ;
; -10.378 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 5.015      ; 14.467     ;
; -9.721  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.742      ; 8.689      ;
; -9.221  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.742      ; 8.689      ;
; -8.888  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 3.705      ; 12.167     ;
; -8.776  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 5.838      ; 13.974     ;
; -8.290  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.823      ; 8.491      ;
; -8.279  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.822      ; 8.530      ;
; -8.276  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 5.838      ; 13.974     ;
; -7.790  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.823      ; 8.491      ;
; -7.779  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.822      ; 8.530      ;
; -7.763  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.823      ; 8.010      ;
; -7.263  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.823      ; 8.010      ;
; -5.098  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.046     ; 3.626      ;
; -3.532  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.654      ; 4.260      ;
; -3.032  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.654      ; 4.260      ;
; -2.374  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 1.928      ;
; -1.414  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 3.138      ; 3.626      ;
; 0.652   ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 5.838      ; 4.260      ;
; 1.152   ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 5.838      ; 4.260      ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                                                            ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -17.728 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -13.176    ; 3.626      ;
; -16.447 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -1.201     ; 15.785     ;
; -16.447 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -1.201     ; 15.785     ;
; -16.444 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -1.201     ; 15.782     ;
; -16.089 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.776      ; 18.404     ;
; -16.089 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.776      ; 18.404     ;
; -16.086 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.776      ; 18.401     ;
; -16.083 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.857      ; 18.479     ;
; -16.083 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.857      ; 18.479     ;
; -16.080 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.857      ; 18.476     ;
; -15.815 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.777      ; 18.131     ;
; -15.815 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.777      ; 18.131     ;
; -15.812 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.777      ; 18.128     ;
; -15.770 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.776      ; 18.085     ;
; -15.770 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.776      ; 18.085     ;
; -15.767 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.776      ; 18.082     ;
; -15.561 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; -11.509    ; 3.626      ;
; -14.280 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 0.466      ; 15.785     ;
; -14.280 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 0.466      ; 15.785     ;
; -14.277 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 0.466      ; 15.782     ;
; -14.168 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.599      ; 17.592     ;
; -14.168 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.599      ; 17.592     ;
; -14.165 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.599      ; 17.589     ;
; -13.693 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; -1.100     ; 12.167     ;
; -13.668 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 2.599      ; 17.592     ;
; -13.668 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 2.599      ; 17.592     ;
; -13.665 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 2.599      ; 17.589     ;
; -13.335 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 1.877      ; 14.786     ;
; -13.329 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 1.958      ; 14.861     ;
; -13.061 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 1.878      ; 14.513     ;
; -13.016 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 1.877      ; 14.467     ;
; -12.526 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.567      ; 12.167     ;
; -11.914 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.700      ; 13.974     ;
; -11.414 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 2.700      ; 13.974     ;
; -7.374  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -1.162     ; 6.751      ;
; -7.374  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -1.162     ; 6.751      ;
; -7.371  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -1.162     ; 6.748      ;
; -4.052  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; 1.000        ; 0.000      ; 3.626      ;
; -3.983  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 0.500        ; 2.599      ; 7.121      ;
; -3.983  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.500        ; 2.599      ; 7.121      ;
; -3.980  ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 0.500        ; 2.599      ; 7.118      ;
; -3.483  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 1.000        ; 2.599      ; 7.121      ;
; -3.483  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 1.000        ; 2.599      ; 7.121      ;
; -3.480  ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 1.000        ; 2.599      ; 7.118      ;
; -2.486  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; 0.500        ; 2.700      ; 4.260      ;
; -1.986  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; 1.000        ; 2.700      ; 4.260      ;
; -0.549  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 1.000        ; 0.000      ; 1.588      ;
; -0.263  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 1.000        ; 0.000      ; 1.302      ;
; -0.258  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 1.000        ; 0.000      ; 1.297      ;
; 0.283   ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 1.000        ; 0.000      ; 0.756      ;
; 0.283   ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 1.000        ; 0.000      ; 0.756      ;
+---------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -12.662 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 15.876     ; 3.500      ;
; -12.162 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 15.876     ; 3.500      ;
; -11.963 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 15.053     ; 2.590      ;
; -11.918 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 15.054     ; 2.636      ;
; -11.650 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 15.134     ; 2.984      ;
; -11.649 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 14.222     ; 2.073      ;
; -11.644 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 15.053     ; 2.909      ;
; -11.616 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 15.876     ; 4.260      ;
; -11.116 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 15.876     ; 4.260      ;
; -10.995 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 14.209     ; 3.500      ;
; -10.796 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 13.386     ; 2.590      ;
; -10.751 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 13.387     ; 2.636      ;
; -10.603 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 13.176     ; 2.073      ;
; -10.495 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 14.209     ; 3.500      ;
; -10.483 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 13.467     ; 2.984      ;
; -10.482 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 12.555     ; 2.073      ;
; -10.477 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 13.386     ; 2.909      ;
; -10.476 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 13.743     ; 3.267      ;
; -9.949  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 14.209     ; 4.260      ;
; -9.875  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 13.642     ; 3.267      ;
; -9.449  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 14.209     ; 4.260      ;
; -9.436  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 11.509     ; 2.073      ;
; -8.708  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 11.975     ; 3.267      ;
; -8.309  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 12.076     ; 3.267      ;
; -7.965  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 10.038     ; 2.073      ;
; -5.798  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 8.371      ; 2.073      ;
; -1.252  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.761      ; 2.795      ;
; -0.752  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 3.761      ; 2.795      ;
; 0.041   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.938      ; 2.979      ;
; 0.059   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.938      ; 2.997      ;
; 0.086   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.939      ; 3.025      ;
; 0.354   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.019      ; 3.373      ;
; 1.062   ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.823      ; 2.171      ;
; 1.066   ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.742      ; 2.094      ;
; 1.193   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.193      ;
; 1.353   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.353      ;
; 1.562   ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.823      ; 2.171      ;
; 1.566   ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.742      ; 2.094      ;
; 1.584   ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.822      ; 2.692      ;
; 1.604   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.604      ;
; 1.674   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.674      ;
; 1.785   ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.823      ; 2.894      ;
; 1.824   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.824      ;
; 1.833   ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.833      ;
; 1.866   ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.527      ; 3.393      ;
; 2.084   ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.822      ; 2.692      ;
; 2.223   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.001     ; 2.222      ;
; 2.265   ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.628      ; 3.393      ;
; 2.285   ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.823      ; 2.894      ;
; 2.628   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.001     ; 2.627      ;
; 2.667   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.081     ; 2.586      ;
; 2.754   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.080     ; 2.674      ;
; 2.922   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.081     ; 2.841      ;
; 3.907   ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.823      ; 4.730      ;
; 4.165   ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.742      ; 4.907      ;
; 4.388   ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.823      ; 5.211      ;
; 4.407   ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.823      ; 4.730      ;
; 4.428   ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.822      ; 5.250      ;
; 4.665   ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.742      ; 4.907      ;
; 4.888   ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.823      ; 5.211      ;
; 4.928   ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.822      ; 5.250      ;
; 5.672   ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -3.019     ; 2.653      ;
; 5.947   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 5.947      ;
; 5.992   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.001      ; 5.993      ;
; 6.260   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.081      ; 6.341      ;
; 6.473   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.001      ; 6.474      ;
; 6.741   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.081      ; 6.822      ;
; 6.781   ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.080      ; 6.861      ;
; 7.277   ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.411     ; 5.866      ;
; 7.535   ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.492     ; 6.043      ;
; 7.676   ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.310     ; 5.866      ;
; 7.758   ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.411     ; 6.347      ;
; 7.798   ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.412     ; 6.386      ;
; 7.934   ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.391     ; 6.043      ;
; 8.157   ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.310     ; 6.347      ;
; 8.197   ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.311     ; 6.386      ;
; 8.670   ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -2.938     ; 5.732      ;
; 9.151   ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -2.938     ; 6.213      ;
; 9.191   ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -2.939     ; 6.252      ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                            ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -2.425 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.599      ; 0.756      ;
; -1.925 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 2.599      ; 0.756      ;
; 0.460  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.756      ;
; 0.460  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.756      ;
; 0.514  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.700      ; 3.500      ;
; 0.713  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.877      ; 2.590      ;
; 0.758  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.878      ; 2.636      ;
; 0.815  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.599      ; 3.996      ;
; 0.815  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.599      ; 3.996      ;
; 0.943  ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 0.000        ; 2.599      ; 3.838      ;
; 0.946  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 0.000        ; 2.599      ; 3.841      ;
; 0.946  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 2.599      ; 3.841      ;
; 1.001  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.297      ;
; 1.006  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.302      ;
; 1.014  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 2.700      ; 3.500      ;
; 1.026  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.958      ; 2.984      ;
; 1.027  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.046      ; 2.073      ;
; 1.032  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.877      ; 2.909      ;
; 1.292  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.588      ;
; 1.315  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 2.599      ; 3.996      ;
; 1.315  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 2.599      ; 3.996      ;
; 1.443  ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; -0.500       ; 2.599      ; 3.838      ;
; 1.446  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; -0.500       ; 2.599      ; 3.841      ;
; 1.446  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; -0.500       ; 2.599      ; 3.841      ;
; 1.560  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; 0.000        ; 2.700      ; 4.260      ;
; 2.060  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; -0.500       ; 2.700      ; 4.260      ;
; 2.073  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.073      ;
; 2.801  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.466      ; 3.267      ;
; 3.200  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.567      ; 3.267      ;
; 3.483  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.776      ; 5.055      ;
; 3.486  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.776      ; 5.058      ;
; 3.486  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.776      ; 5.058      ;
; 3.528  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.777      ; 5.101      ;
; 3.531  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.777      ; 5.104      ;
; 3.531  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.777      ; 5.104      ;
; 3.796  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.857      ; 5.449      ;
; 3.799  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.857      ; 5.452      ;
; 3.799  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.857      ; 5.452      ;
; 3.802  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.776      ; 5.374      ;
; 3.805  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.776      ; 5.377      ;
; 3.805  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.776      ; 5.377      ;
; 4.212  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.466      ; 4.974      ;
; 4.215  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.466      ; 4.977      ;
; 4.215  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.466      ; 4.977      ;
; 4.813  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.365      ; 4.974      ;
; 4.816  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.365      ; 4.977      ;
; 4.816  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.365      ; 4.977      ;
; 5.711  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; -3.138     ; 2.073      ;
; 6.206  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; -1.162     ; 4.840      ;
; 6.209  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; -1.162     ; 4.843      ;
; 6.209  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; -1.162     ; 4.843      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                             ;
+---------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -14.119 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.667     ; 11.283     ;
; -13.761 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.310      ; 13.902     ;
; -13.755 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.391      ; 13.977     ;
; -13.518 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.566     ; 11.283     ;
; -13.487 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.311      ; 13.629     ;
; -13.442 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.310      ; 13.583     ;
; -13.160 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.411      ; 13.902     ;
; -13.154 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.492      ; 13.977     ;
; -12.886 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.412      ; 13.629     ;
; -12.841 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.411      ; 13.583     ;
; -12.351 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.101      ; 11.283     ;
; -11.952 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 11.283     ;
; -11.840 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 2.133      ; 13.090     ;
; -11.739 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 2.234      ; 13.090     ;
; -11.340 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 2.133      ; 13.090     ;
; -11.239 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 2.234      ; 13.090     ;
+---------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.448 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.800      ; 2.638      ;
; -0.948 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 3.800      ; 2.638      ;
; 0.125  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.977      ; 3.102      ;
; 0.170  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.978      ; 3.148      ;
; 0.219  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.133      ; 2.638      ;
; 0.284  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.566      ; 1.850      ;
; 0.438  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.058      ; 3.496      ;
; 0.444  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.977      ; 3.421      ;
; 0.683  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.667      ; 1.850      ;
; 0.719  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.133      ; 2.638      ;
; 1.850  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.850      ;
; 2.292  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.310      ; 3.102      ;
; 2.337  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.311      ; 3.148      ;
; 2.451  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.101     ; 1.850      ;
; 2.605  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.391      ; 3.496      ;
; 2.611  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.310      ; 3.421      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; -12.055 ; -12.055      ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ;
; -12.055 ; -12.055      ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ;
; -12.055 ; -12.055      ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                                                          ;
; -12.055 ; -12.055      ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                                                          ;
; -12.055 ; -12.055      ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|or_2|output|combout                                                                    ;
; -12.055 ; -12.055      ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|or_2|output|combout                                                                    ;
; -9.538  ; -9.538       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ;
; -9.538  ; -9.538       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ;
; -9.538  ; -9.538       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|ms_jk_2|nand_3_3|output~2|datad                                                        ;
; -9.538  ; -9.538       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|ms_jk_2|nand_3_3|output~2|datad                                                        ;
; -9.538  ; -9.538       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                                                          ;
; -9.538  ; -9.538       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                                                          ;
; -9.538  ; -9.538       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|or_2|output|combout                                                                    ;
; -9.538  ; -9.538       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|or_2|output|combout                                                                    ;
; -9.538  ; -9.538       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|combout                                                                   ;
; -9.538  ; -9.538       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|combout                                                                   ;
; -9.538  ; -9.538       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|datab                                                                     ;
; -9.538  ; -9.538       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|datab                                                                     ;
; -9.538  ; -9.538       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -9.538  ; -9.538       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -8.098  ; -8.098       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|ms_jk_2|nand_3_3|output~2|datad                                                        ;
; -8.098  ; -8.098       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|ms_jk_2|nand_3_3|output~2|datad                                                        ;
; -8.098  ; -8.098       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|combout                                                                   ;
; -8.098  ; -8.098       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|combout                                                                   ;
; -8.098  ; -8.098       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|datab                                                                     ;
; -8.098  ; -8.098       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|datab                                                                     ;
; -8.098  ; -8.098       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -8.098  ; -8.098       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -1.348  ; -1.348       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -1.348  ; -1.348       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -1.348  ; -1.348       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -1.348  ; -1.348       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -1.348  ; -1.348       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datad                                                                   ;
; -1.348  ; -1.348       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datad                                                                   ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                           ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                           ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datad                                             ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datad                                             ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datac                                             ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datac                                             ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datad                                             ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datad                                             ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datad                                           ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datad                                           ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -1.066  ; -1.066       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|datad                                                                   ;
; -1.066  ; -1.066       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|datad                                                                   ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; clock_divider|clk_out_int|regout                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; clock_divider|clk_out_int|regout                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|combout                                                               ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|combout                                                               ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|datac                                                                 ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|datac                                                                 ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datad                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datad                                             ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|datad                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|datad                                             ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|combout                                           ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|combout                                           ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|datac                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|datac                                             ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datad                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datad                                             ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|datac                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|datac                                             ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datab                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datab                                             ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~2|datac                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~2|datac                                             ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datad                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datad                                             ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|dataa                                           ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|dataa                                           ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datac                                           ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datac                                           ;
+---------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|clk_out_int                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|clk_out_int                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[0]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[0]                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[1]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[1]                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_divider|clk_out_int|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider|clk_out_int|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_divider|prescaler[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider|prescaler[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_divider|prescaler[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider|prescaler[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; latch_unit_0|or_2|output|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; latch_unit_0|or_2|output|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; latch_unit_0|or_2|output|datad                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; latch_unit_0|or_2|output|datad                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; 2.719  ; 2.719  ; Rise       ; clk                                   ;
; clk         ; clk                                   ; 2.986  ; 2.986  ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; 14.158 ; 14.158 ; Rise       ; clk                                   ;
; RX          ; clk                                   ; 5.399  ; 5.399  ; Fall       ; clk                                   ;
; clk         ; clk                                   ; 4.483  ; 4.483  ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; 16.412 ; 16.412 ; Fall       ; clk                                   ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 3.765  ; 3.765  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; 11.137 ; 11.137 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 10.221 ; 10.221 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 22.150 ; 22.150 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; -0.419 ; -0.419 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; -0.152 ; -0.152 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 11.020 ; 11.020 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; -1.293 ; -1.293 ; Rise       ; clk                                   ;
; clk         ; clk                                   ; -1.560 ; -1.560 ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; -0.345 ; -0.345 ; Rise       ; clk                                   ;
; RX          ; clk                                   ; -2.324 ; -2.324 ; Fall       ; clk                                   ;
; clk         ; clk                                   ; -0.943 ; -0.943 ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; -1.189 ; -1.189 ; Fall       ; clk                                   ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 10.216 ; 10.216 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; 0.653  ; 0.653  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 9.949  ; 9.949  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 11.164 ; 11.164 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 11.883 ; 11.883 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 11.616 ; 11.616 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 12.831 ; 12.831 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 9.896  ; 9.896  ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 10.648 ; 10.648 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 11.309 ; 11.309 ; Rise       ; clk                                   ;
; RX_FLAG        ; clk                                   ; 8.403  ; 8.403  ; Fall       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 10.648 ; 10.648 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 11.309 ; 11.309 ; Fall       ; clk                                   ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 21.405 ; 21.405 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 3.877  ;        ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 23.112 ; 23.112 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 17.015 ; 17.015 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 23.773 ; 23.773 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 18.444 ; 18.444 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 6.976  ; 6.976  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 6.424  ; 6.424  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 23.072 ; 23.072 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;        ; 3.877  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 21.445 ; 21.445 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 15.348 ; 15.348 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 22.106 ; 22.106 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 16.777 ; 16.777 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 6.204 ; 6.204 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 7.368 ; 7.368 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 8.029 ; 8.029 ; Rise       ; clk                                   ;
; RX_FLAG        ; clk                                   ; 6.204 ; 6.204 ; Fall       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 7.368 ; 7.368 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 8.029 ; 8.029 ; Fall       ; clk                                   ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 5.675 ; 5.158 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 3.877 ;       ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 7.237 ; 7.491 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 4.484 ; 5.332 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 6.786 ; 6.786 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 5.890 ; 5.890 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 5.668 ; 5.668 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 6.105 ; 6.105 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 5.158 ; 7.357 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;       ; 3.877 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 7.491 ; 7.237 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 5.332 ; 4.484 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 7.898 ; 8.152 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 5.900 ; 5.900 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; CLR_RX_FLAG ; RX_FLAG      ; 8.136  ; 8.136  ; 8.136  ; 8.136  ;
; RX          ; SLOW_CLK_run ;        ; 11.564 ; 11.564 ;        ;
; RX          ; clr_ctrl     ; 12.225 ;        ;        ; 12.225 ;
; not_reset   ; RX_FLAG      ; 19.575 ; 19.575 ; 19.575 ; 19.575 ;
; not_reset   ; SLOW_CLK_run ; 22.577 ; 22.577 ; 22.577 ; 22.577 ;
; not_reset   ; SR_CLK       ; 16.480 ; 16.480 ; 16.480 ; 16.480 ;
; not_reset   ; clr_ctrl     ; 23.238 ; 23.238 ; 23.238 ; 23.238 ;
; not_reset   ; end_ctrl     ; 17.909 ; 17.909 ; 17.909 ; 17.909 ;
+-------------+--------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; CLR_RX_FLAG ; RX_FLAG      ; 8.136  ; 8.136  ; 8.136  ; 8.136  ;
; RX          ; SLOW_CLK_run ;        ; 8.749  ; 8.749  ;        ;
; RX          ; clr_ctrl     ; 9.410  ;        ;        ; 9.410  ;
; not_reset   ; RX_FLAG      ; 7.188  ; 10.674 ; 10.674 ; 7.188  ;
; not_reset   ; SLOW_CLK_run ; 7.614  ; 12.197 ; 12.197 ; 7.614  ;
; not_reset   ; SR_CLK       ; 11.619 ; 7.969  ; 7.969  ; 11.619 ;
; not_reset   ; clr_ctrl     ; 12.858 ; 8.275  ; 8.275  ; 12.858 ;
; not_reset   ; end_ctrl     ; 9.437  ; 9.008  ; 9.008  ; 9.437  ;
+-------------+--------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -6.416 ; -33.262       ;
; clk                                   ; -5.273 ; -18.933       ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -4.067 ; -4.518        ;
; clk                                   ; -1.287 ; -1.815        ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -4.269 ; -4.269        ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Removal Summary                                     ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -0.429 ; -0.429        ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -3.572 ; -79.340       ;
; clk                                   ; -1.380 ; -4.380        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -6.416 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.017     ; 5.662      ;
; -6.376 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.477     ; 5.662      ;
; -6.295 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.051     ; 6.507      ;
; -6.251 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 6.514      ;
; -6.218 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.050     ; 6.431      ;
; -6.181 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.051     ; 6.393      ;
; -6.162 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.260      ; 6.320      ;
; -5.939 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.967     ; 5.624      ;
; -5.933 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.966     ; 5.606      ;
; -5.899 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.427     ; 5.624      ;
; -5.893 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.426     ; 5.606      ;
; -5.818 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.001     ; 6.469      ;
; -5.812 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 6.451      ;
; -5.774 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.050      ; 6.476      ;
; -5.768 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.051      ; 6.458      ;
; -5.768 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -4.612     ; 1.204      ;
; -5.763 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.966     ; 5.448      ;
; -5.741 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 6.393      ;
; -5.735 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.001      ; 6.375      ;
; -5.723 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.426     ; 5.448      ;
; -5.704 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.001     ; 6.355      ;
; -5.698 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 6.337      ;
; -5.685 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.310      ; 6.282      ;
; -5.679 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.311      ; 6.264      ;
; -5.662 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.260      ; 6.320      ;
; -5.642 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 6.293      ;
; -5.598 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.051      ; 6.300      ;
; -5.565 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.001      ; 6.217      ;
; -5.528 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 6.179      ;
; -5.509 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.311      ; 6.106      ;
; -5.185 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.310      ; 6.282      ;
; -5.179 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.311      ; 6.264      ;
; -5.009 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.311      ; 6.106      ;
; -4.728 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -4.072     ; 1.204      ;
; -4.129 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.696     ; 3.981      ;
; -4.089 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.156     ; 3.981      ;
; -4.008 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.270      ; 4.826      ;
; -3.964 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.321      ; 4.833      ;
; -3.931 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.271      ; 4.750      ;
; -3.928 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -3.272     ; 1.204      ;
; -3.894 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.270      ; 4.712      ;
; -3.888 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.732     ; 1.204      ;
; -3.875 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.581      ; 4.639      ;
; -3.490 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.048     ; 2.705      ;
; -3.443 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.031      ; 4.019      ;
; -3.403 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.571      ; 4.019      ;
; -3.375 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.581      ; 4.639      ;
; -3.322 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.997      ; 4.864      ;
; -3.289 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.644      ; 3.981      ;
; -3.278 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.048      ; 4.871      ;
; -3.245 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.998      ; 4.788      ;
; -3.208 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.997      ; 4.750      ;
; -3.189 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.308      ; 4.677      ;
; -3.168 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.610      ; 4.826      ;
; -3.124 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.661      ; 4.833      ;
; -3.091 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.611      ; 4.750      ;
; -3.054 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.610      ; 4.712      ;
; -3.026 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.260      ; 3.049      ;
; -3.013 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.998     ; 2.667      ;
; -3.007 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.997     ; 2.649      ;
; -2.837 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.997     ; 2.491      ;
; -2.689 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.308      ; 4.677      ;
; -2.549 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.310      ; 3.011      ;
; -2.543 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.311      ; 2.993      ;
; -2.535 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.921      ; 4.639      ;
; -2.526 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.260      ; 3.049      ;
; -2.373 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.311      ; 2.835      ;
; -2.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.184      ; 3.981      ;
; -2.049 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.310      ; 3.011      ;
; -2.043 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.311      ; 2.993      ;
; -2.035 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.921      ; 4.639      ;
; -1.873 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.311      ; 2.835      ;
; -1.151 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.495     ; 1.204      ;
; -0.992 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.581      ; 1.621      ;
; -0.492 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.581      ; 1.621      ;
; -0.311 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.845      ; 1.204      ;
; -0.112 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.348  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.921      ; 1.621      ;
; 0.848  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.921      ; 1.621      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                            ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -5.273 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.117     ; 1.204      ;
; -4.554 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.078      ; 5.162      ;
; -4.554 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.078      ; 5.162      ;
; -4.552 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.078      ; 5.160      ;
; -4.433 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.044      ; 6.007      ;
; -4.433 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.044      ; 6.007      ;
; -4.431 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.044      ; 6.005      ;
; -4.389 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.095      ; 6.014      ;
; -4.389 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.095      ; 6.014      ;
; -4.387 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.095      ; 6.012      ;
; -4.356 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.045      ; 5.931      ;
; -4.356 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.045      ; 5.931      ;
; -4.354 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.045      ; 5.929      ;
; -4.319 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.044      ; 5.893      ;
; -4.319 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.044      ; 5.893      ;
; -4.317 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.044      ; 5.891      ;
; -4.233 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; -3.577     ; 1.204      ;
; -3.800 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.355      ; 5.820      ;
; -3.800 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.355      ; 5.820      ;
; -3.798 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.355      ; 5.818      ;
; -3.634 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; -0.201     ; 3.981      ;
; -3.594 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.339      ; 3.981      ;
; -3.514 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 0.618      ; 5.162      ;
; -3.514 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 0.618      ; 5.162      ;
; -3.513 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 0.765      ; 4.826      ;
; -3.512 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 0.618      ; 5.160      ;
; -3.469 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 0.816      ; 4.833      ;
; -3.436 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 0.766      ; 4.750      ;
; -3.399 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 0.765      ; 4.712      ;
; -3.380 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.076      ; 4.639      ;
; -3.300 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 1.355      ; 5.820      ;
; -3.300 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 1.355      ; 5.820      ;
; -3.298 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 1.355      ; 5.818      ;
; -2.880 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 1.000        ; 1.076      ; 4.639      ;
; -1.628 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.047      ; 2.205      ;
; -1.628 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.047      ; 2.205      ;
; -1.626 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.047      ; 2.203      ;
; -0.664 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 0.500        ; 1.355      ; 2.549      ;
; -0.664 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.500        ; 1.355      ; 2.549      ;
; -0.662 ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 0.500        ; 1.355      ; 2.547      ;
; -0.656 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; 1.000        ; 0.000      ; 1.204      ;
; -0.497 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; 0.500        ; 1.076      ; 1.621      ;
; -0.164 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 1.000        ; 1.355      ; 2.549      ;
; -0.164 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 1.000        ; 1.355      ; 2.549      ;
; -0.162 ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 1.000        ; 1.355      ; 2.547      ;
; 0.003  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; 1.000        ; 1.076      ; 1.621      ;
; 0.446  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 1.000        ; 0.000      ; 0.584      ;
; 0.538  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 1.000        ; 0.000      ; 0.492      ;
; 0.539  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 1.000        ; 0.000      ; 0.491      ;
; 0.679  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 1.000        ; 0.000      ; 0.351      ;
; 0.679  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 1.000        ; 0.000      ; 0.351      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -4.067 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 5.193      ; 1.261      ;
; -3.572 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 5.193      ; 1.621      ;
; -3.567 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 5.193      ; 1.261      ;
; -3.527 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 4.653      ; 1.261      ;
; -3.527 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.882      ; 0.855      ;
; -3.490 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.883      ; 0.893      ;
; -3.487 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 4.342      ; 0.855      ;
; -3.457 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.933      ; 0.976      ;
; -3.450 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 4.343      ; 0.893      ;
; -3.426 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.612      ; 0.686      ;
; -3.417 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 4.393      ; 0.976      ;
; -3.413 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.882      ; 0.969      ;
; -3.386 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 4.072      ; 0.686      ;
; -3.375 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 4.456      ; 1.081      ;
; -3.373 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 4.342      ; 0.969      ;
; -3.072 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 5.193      ; 1.621      ;
; -3.032 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 4.653      ; 1.621      ;
; -3.027 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.653      ; 1.261      ;
; -2.931 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.117      ; 0.686      ;
; -2.891 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.577      ; 0.686      ;
; -2.842 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.423      ; 1.081      ;
; -2.802 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.883      ; 1.081      ;
; -2.586 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.272      ; 0.686      ;
; -2.532 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.653      ; 1.621      ;
; -2.335 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 3.916      ; 1.081      ;
; -1.546 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.732      ; 0.686      ;
; -0.451 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.308      ; 0.992      ;
; -0.029 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.997      ; 0.968      ;
; -0.017 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.997      ; 0.980      ;
; 0.008  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.998      ; 1.006      ;
; 0.041  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.048      ; 1.089      ;
; 0.049  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.308      ; 0.992      ;
; 0.335  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.311      ; 0.781      ;
; 0.369  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.260      ; 0.764      ;
; 0.389  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.389      ;
; 0.438  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.438      ;
; 0.516  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.516      ;
; 0.516  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.310      ; 0.961      ;
; 0.544  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.544      ;
; 0.559  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.311      ; 1.005      ;
; 0.581  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.538      ; 1.119      ;
; 0.604  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.604      ;
; 0.612  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.612      ;
; 0.732  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.001     ; 0.731      ;
; 0.835  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.311      ; 0.781      ;
; 0.854  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.001     ; 0.853      ;
; 0.869  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.260      ; 0.764      ;
; 0.911  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.051     ; 0.860      ;
; 0.947  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.050     ; 0.897      ;
; 0.975  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.051     ; 0.924      ;
; 1.016  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.310      ; 0.961      ;
; 1.048  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.571      ; 1.119      ;
; 1.059  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.311      ; 1.005      ;
; 1.433  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.311      ; 1.744      ;
; 1.537  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.260      ; 1.797      ;
; 1.591  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.311      ; 1.902      ;
; 1.610  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.310      ; 1.920      ;
; 1.911  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.048     ; 0.863      ;
; 1.933  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.311      ; 1.744      ;
; 1.944  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.944      ;
; 1.981  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.001      ; 1.982      ;
; 2.014  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.051      ; 2.065      ;
; 2.037  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.260      ; 1.797      ;
; 2.091  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.311      ; 1.902      ;
; 2.110  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.310      ; 1.920      ;
; 2.139  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.001      ; 2.140      ;
; 2.172  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.051      ; 2.223      ;
; 2.191  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.050      ; 2.241      ;
; 2.395  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.459     ; 1.936      ;
; 2.499  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.510     ; 1.989      ;
; 2.553  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.459     ; 2.094      ;
; 2.572  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.460     ; 2.112      ;
; 2.862  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.426     ; 1.936      ;
; 2.876  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.997     ; 1.879      ;
; 2.966  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.477     ; 1.989      ;
; 3.020  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.426     ; 2.094      ;
; 3.034  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.997     ; 2.037      ;
; 3.039  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.427     ; 2.112      ;
; 3.053  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.998     ; 2.055      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                            ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.287 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.355      ; 0.351      ;
; -0.787 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.355      ; 0.351      ;
; -0.264 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.355      ; 1.374      ;
; -0.264 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.355      ; 1.374      ;
; -0.047 ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 0.000        ; 1.355      ; 1.456      ;
; -0.045 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 0.000        ; 1.355      ; 1.458      ;
; -0.045 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 1.355      ; 1.458      ;
; 0.050  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.076      ; 1.261      ;
; 0.090  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.765      ; 0.855      ;
; 0.127  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.766      ; 0.893      ;
; 0.160  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.816      ; 0.976      ;
; 0.191  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.495      ; 0.686      ;
; 0.203  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.351      ;
; 0.203  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.351      ;
; 0.204  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.765      ; 0.969      ;
; 0.236  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.355      ; 1.374      ;
; 0.236  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.355      ; 1.374      ;
; 0.343  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.491      ;
; 0.344  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.492      ;
; 0.436  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.584      ;
; 0.453  ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; -0.500       ; 1.355      ; 1.456      ;
; 0.455  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; -0.500       ; 1.355      ; 1.458      ;
; 0.455  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; -0.500       ; 1.355      ; 1.458      ;
; 0.545  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; 0.000        ; 1.076      ; 1.621      ;
; 0.550  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.076      ; 1.261      ;
; 0.686  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.775  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.306      ; 1.081      ;
; 0.882  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.618      ; 1.648      ;
; 0.884  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.618      ; 1.650      ;
; 0.884  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.618      ; 1.650      ;
; 0.964  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.044      ; 1.656      ;
; 0.966  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.044      ; 1.658      ;
; 0.966  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.044      ; 1.658      ;
; 1.001  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.045      ; 1.694      ;
; 1.003  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.045      ; 1.696      ;
; 1.003  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.045      ; 1.696      ;
; 1.034  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.095      ; 1.777      ;
; 1.036  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.095      ; 1.779      ;
; 1.036  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.095      ; 1.779      ;
; 1.045  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; clk                                   ; clk         ; -0.500       ; 1.076      ; 1.621      ;
; 1.078  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.044      ; 1.770      ;
; 1.080  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.044      ; 1.772      ;
; 1.080  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.044      ; 1.772      ;
; 1.242  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.339      ; 1.081      ;
; 1.415  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.585      ; 1.648      ;
; 1.417  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.585      ; 1.650      ;
; 1.417  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.585      ; 1.650      ;
; 1.896  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.047      ; 1.591      ;
; 1.898  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.047      ; 1.593      ;
; 1.898  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 0.047      ; 1.593      ;
; 2.031  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; -0.845     ; 0.686      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -4.269 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.540     ; 3.695      ;
; -4.148 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.426      ; 4.540      ;
; -4.104 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.477      ; 4.547      ;
; -4.071 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.427      ; 4.464      ;
; -4.034 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.426      ; 4.426      ;
; -3.736 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.507     ; 3.695      ;
; -3.696 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.033      ; 3.695      ;
; -3.615 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.459      ; 4.540      ;
; -3.571 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.510      ; 4.547      ;
; -3.538 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.460      ; 4.464      ;
; -3.515 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.737      ; 4.353      ;
; -3.501 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.459      ; 4.426      ;
; -3.482 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.770      ; 4.353      ;
; -3.229 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 3.695      ;
; -3.015 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.737      ; 4.353      ;
; -2.982 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.770      ; 4.353      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.429 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.277      ; 0.983      ;
; 0.056  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.966      ; 1.022      ;
; 0.071  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.277      ; 0.983      ;
; 0.093  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.967      ; 1.060      ;
; 0.111  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.737      ; 0.983      ;
; 0.126  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.017      ; 1.143      ;
; 0.129  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.507      ; 0.636      ;
; 0.170  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.966      ; 1.136      ;
; 0.596  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.540      ; 0.636      ;
; 0.611  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.737      ; 0.983      ;
; 0.636  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.636      ;
; 1.096  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.426      ; 1.022      ;
; 1.133  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.427      ; 1.060      ;
; 1.166  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.477      ; 1.143      ;
; 1.169  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.033     ; 0.636      ;
; 1.210  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.426      ; 1.136      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; -3.572 ; -3.572       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ;
; -3.572 ; -3.572       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ;
; -3.572 ; -3.572       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                                                          ;
; -3.572 ; -3.572       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                                                          ;
; -3.572 ; -3.572       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|or_2|output|combout                                                                    ;
; -3.572 ; -3.572       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|or_2|output|combout                                                                    ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1                                  ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|ms_jk_2|nand_3_3|output~2|datad                                                        ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|ms_jk_2|nand_3_3|output~2|datad                                                        ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                                                          ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                                                          ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|or_2|output|combout                                                                    ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; latch_unit_0|or_2|output|combout                                                                    ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|combout                                                                   ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|combout                                                                   ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|datab                                                                     ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|datab                                                                     ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -2.299 ; -2.299       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|ms_jk_2|nand_3_3|output~2|datad                                                        ;
; -2.299 ; -2.299       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; latch_unit_0|ms_jk_2|nand_3_3|output~2|datad                                                        ;
; -2.299 ; -2.299       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|combout                                                                   ;
; -2.299 ; -2.299       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|combout                                                                   ;
; -2.299 ; -2.299       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|datab                                                                     ;
; -2.299 ; -2.299       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|datab                                                                     ;
; -2.299 ; -2.299       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -2.299 ; -2.299       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -0.090 ; -0.090       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -0.090 ; -0.090       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -0.090 ; -0.090       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datad                                                                   ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datad                                                                   ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                           ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                           ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datad                                             ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datad                                             ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datac                                             ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datac                                             ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datad                                             ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datad                                             ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datad                                           ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datad                                           ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|datad                                                                   ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|datad                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; clock_divider|clk_out_int|regout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; clock_divider|clk_out_int|regout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|combout                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|combout                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|datac                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|datac                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datab                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datab                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~2|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~2|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|dataa                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|dataa                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datac                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datac                                           ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|clk_out_int                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|clk_out_int                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[1]                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_divider|clk_out_int|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider|clk_out_int|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_divider|prescaler[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider|prescaler[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock_divider|prescaler[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider|prescaler[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; latch_unit_0|ms_jk_2|nand_6|output~1|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; latch_unit_0|or_2|output|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; latch_unit_0|or_2|output|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; latch_unit_0|or_2|output|datad                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; latch_unit_0|or_2|output|datad                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; 0.898 ; 0.898 ; Rise       ; clk                                   ;
; clk         ; clk                                   ; 0.997 ; 0.997 ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; 4.604 ; 4.604 ; Rise       ; clk                                   ;
; RX          ; clk                                   ; 1.473 ; 1.473 ; Fall       ; clk                                   ;
; clk         ; clk                                   ; 1.164 ; 1.164 ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; 5.024 ; 5.024 ; Fall       ; clk                                   ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 1.393 ; 1.393 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; 3.835 ; 3.835 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 3.526 ; 3.526 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 7.386 ; 7.386 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 0.053 ; 0.053 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 0.152 ; 0.152 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 3.759 ; 3.759 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+-------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; -0.446 ; -0.446 ; Rise       ; clk                                   ;
; clk         ; clk                                   ; -0.545 ; -0.545 ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; -0.145 ; -0.145 ; Rise       ; clk                                   ;
; RX          ; clk                                   ; -0.424 ; -0.424 ; Fall       ; clk                                   ;
; clk         ; clk                                   ; 0.047  ; 0.047  ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; -0.026 ; -0.026 ; Fall       ; clk                                   ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 3.131  ; 3.131  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; 0.060  ; 0.060  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 3.032  ; 3.032  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 3.432  ; 3.432  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 3.671  ; 3.671  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 3.572  ; 3.572  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 3.972  ; 3.972  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 3.881 ; 3.881 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 4.137 ; 4.137 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 4.407 ; 4.407 ; Rise       ; clk                                   ;
; RX_FLAG        ; clk                                   ; 3.396 ; 3.396 ; Fall       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 4.137 ; 4.137 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 4.407 ; 4.407 ; Fall       ; clk                                   ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 7.458 ; 7.458 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 1.718 ;       ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 8.027 ; 8.027 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 5.997 ; 5.997 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 8.297 ; 8.297 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 6.495 ; 6.495 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 2.803 ; 2.803 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 2.608 ; 2.608 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 7.998 ; 7.998 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;       ; 1.718 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 7.487 ; 7.487 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 5.457 ; 5.457 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 7.757 ; 7.757 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 5.955 ; 5.955 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 2.655 ; 2.655 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 3.046 ; 3.046 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 3.316 ; 3.316 ; Rise       ; clk                                   ;
; RX_FLAG        ; clk                                   ; 2.655 ; 2.655 ; Fall       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 3.046 ; 3.046 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 3.316 ; 3.316 ; Fall       ; clk                                   ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 2.326 ; 2.160 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 1.718 ;       ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 2.827 ; 2.913 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 1.958 ; 2.210 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.754 ; 2.754 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.402 ; 2.402 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 2.398 ; 2.398 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 2.494 ; 2.494 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 2.160 ; 2.901 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;       ; 1.718 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 2.913 ; 2.827 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 2.210 ; 1.958 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 3.097 ; 3.183 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.402 ; 2.402 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; CLR_RX_FLAG ; RX_FLAG      ; 3.297 ; 3.297 ; 3.297 ; 3.297 ;
; RX          ; SLOW_CLK_run ;       ; 4.446 ; 4.446 ;       ;
; RX          ; clr_ctrl     ; 4.716 ;       ;       ; 4.716 ;
; not_reset   ; RX_FLAG      ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; not_reset   ; SLOW_CLK_run ; 7.997 ; 7.997 ; 7.997 ; 7.997 ;
; not_reset   ; SR_CLK       ; 5.967 ; 5.967 ; 5.967 ; 5.967 ;
; not_reset   ; clr_ctrl     ; 8.267 ; 8.267 ; 8.267 ; 8.267 ;
; not_reset   ; end_ctrl     ; 6.465 ; 6.465 ; 6.465 ; 6.465 ;
+-------------+--------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; CLR_RX_FLAG ; RX_FLAG      ; 3.297 ; 3.297 ; 3.297 ; 3.297 ;
; RX          ; SLOW_CLK_run ;       ; 3.517 ; 3.517 ;       ;
; RX          ; clr_ctrl     ; 3.787 ;       ;       ; 3.787 ;
; not_reset   ; RX_FLAG      ; 2.996 ; 4.102 ; 4.102 ; 2.996 ;
; not_reset   ; SLOW_CLK_run ; 3.119 ; 4.620 ; 4.620 ; 3.119 ;
; not_reset   ; SR_CLK       ; 4.392 ; 3.228 ; 3.228 ; 4.392 ;
; not_reset   ; clr_ctrl     ; 4.890 ; 3.389 ; 3.389 ; 4.890 ;
; not_reset   ; end_ctrl     ; 3.700 ; 3.564 ; 3.564 ; 3.700 ;
+-------------+--------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+----------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                  ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                       ; -21.685  ; -12.662 ; -14.119  ; -1.448  ; -12.055             ;
;  clk                                   ; -17.728  ; -2.425  ; N/A      ; N/A     ; -1.631              ;
;  divide_by_n:clock_divider|clk_out_int ; -21.685  ; -12.662 ; -14.119  ; -1.448  ; -12.055             ;
; Design-wide TNS                        ; -180.527 ; -16.339 ; -14.119  ; -1.448  ; -309.615            ;
;  clk                                   ; -67.066  ; -2.425  ; N/A      ; N/A     ; -5.297              ;
;  divide_by_n:clock_divider|clk_out_int ; -113.461 ; -13.914 ; -14.119  ; -1.448  ; -304.318            ;
+----------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; 2.719  ; 2.719  ; Rise       ; clk                                   ;
; clk         ; clk                                   ; 2.986  ; 2.986  ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; 14.158 ; 14.158 ; Rise       ; clk                                   ;
; RX          ; clk                                   ; 5.399  ; 5.399  ; Fall       ; clk                                   ;
; clk         ; clk                                   ; 4.483  ; 4.483  ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; 16.412 ; 16.412 ; Fall       ; clk                                   ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 3.765  ; 3.765  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; 11.137 ; 11.137 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 10.221 ; 10.221 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 22.150 ; 22.150 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 0.053  ; 0.053  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 0.152  ; 0.152  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 11.020 ; 11.020 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; -0.446 ; -0.446 ; Rise       ; clk                                   ;
; clk         ; clk                                   ; -0.545 ; -0.545 ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; -0.145 ; -0.145 ; Rise       ; clk                                   ;
; RX          ; clk                                   ; -0.424 ; -0.424 ; Fall       ; clk                                   ;
; clk         ; clk                                   ; 0.047  ; 0.047  ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; -0.026 ; -0.026 ; Fall       ; clk                                   ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 10.216 ; 10.216 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; 0.653  ; 0.653  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 9.949  ; 9.949  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 11.164 ; 11.164 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; divide_by_n:clock_divider|clk_out_int ; 11.883 ; 11.883 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 11.616 ; 11.616 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 12.831 ; 12.831 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 9.896  ; 9.896  ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 10.648 ; 10.648 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 11.309 ; 11.309 ; Rise       ; clk                                   ;
; RX_FLAG        ; clk                                   ; 8.403  ; 8.403  ; Fall       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 10.648 ; 10.648 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 11.309 ; 11.309 ; Fall       ; clk                                   ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 21.405 ; 21.405 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 3.877  ;        ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 23.112 ; 23.112 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 17.015 ; 17.015 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 23.773 ; 23.773 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 18.444 ; 18.444 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 6.976  ; 6.976  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 6.424  ; 6.424  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 23.072 ; 23.072 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;        ; 3.877  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 21.445 ; 21.445 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 15.348 ; 15.348 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 22.106 ; 22.106 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 16.777 ; 16.777 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 2.655 ; 2.655 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 3.046 ; 3.046 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 3.316 ; 3.316 ; Rise       ; clk                                   ;
; RX_FLAG        ; clk                                   ; 2.655 ; 2.655 ; Fall       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 3.046 ; 3.046 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 3.316 ; 3.316 ; Fall       ; clk                                   ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 2.326 ; 2.160 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 1.718 ;       ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 2.827 ; 2.913 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 1.958 ; 2.210 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.754 ; 2.754 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.402 ; 2.402 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 2.398 ; 2.398 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 2.494 ; 2.494 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; divide_by_n:clock_divider|clk_out_int ; 2.160 ; 2.901 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;       ; 1.718 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 2.913 ; 2.827 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 2.210 ; 1.958 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 3.097 ; 3.183 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.402 ; 2.402 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; CLR_RX_FLAG ; RX_FLAG      ; 8.136  ; 8.136  ; 8.136  ; 8.136  ;
; RX          ; SLOW_CLK_run ;        ; 11.564 ; 11.564 ;        ;
; RX          ; clr_ctrl     ; 12.225 ;        ;        ; 12.225 ;
; not_reset   ; RX_FLAG      ; 19.575 ; 19.575 ; 19.575 ; 19.575 ;
; not_reset   ; SLOW_CLK_run ; 22.577 ; 22.577 ; 22.577 ; 22.577 ;
; not_reset   ; SR_CLK       ; 16.480 ; 16.480 ; 16.480 ; 16.480 ;
; not_reset   ; clr_ctrl     ; 23.238 ; 23.238 ; 23.238 ; 23.238 ;
; not_reset   ; end_ctrl     ; 17.909 ; 17.909 ; 17.909 ; 17.909 ;
+-------------+--------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; CLR_RX_FLAG ; RX_FLAG      ; 3.297 ; 3.297 ; 3.297 ; 3.297 ;
; RX          ; SLOW_CLK_run ;       ; 3.517 ; 3.517 ;       ;
; RX          ; clr_ctrl     ; 3.787 ;       ;       ; 3.787 ;
; not_reset   ; RX_FLAG      ; 2.996 ; 4.102 ; 4.102 ; 2.996 ;
; not_reset   ; SLOW_CLK_run ; 3.119 ; 4.620 ; 4.620 ; 3.119 ;
; not_reset   ; SR_CLK       ; 4.392 ; 3.228 ; 3.228 ; 4.392 ;
; not_reset   ; clr_ctrl     ; 4.890 ; 3.389 ; 3.389 ; 4.890 ;
; not_reset   ; end_ctrl     ; 3.700 ; 3.564 ; 3.564 ; 3.700 ;
+-------------+--------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk                                   ; clk                                   ; 4        ; 1        ; 3        ; 8        ;
; divide_by_n:clock_divider|clk_out_int ; clk                                   ; 123      ; 31       ; 364      ; 85       ;
; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 13       ; 7        ; 8        ; 2        ;
; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1014     ; 236      ; 246      ; 62       ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk                                   ; clk                                   ; 4        ; 1        ; 3        ; 8        ;
; divide_by_n:clock_divider|clk_out_int ; clk                                   ; 123      ; 31       ; 364      ; 85       ;
; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 13       ; 7        ; 8        ; 2        ;
; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1014     ; 236      ; 246      ; 62       ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 272      ; 64       ; 272      ; 64       ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                         ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 272      ; 64       ; 272      ; 64       ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 30    ; 30   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar  5 13:58:42 2017
Info: Command: quartus_sta tty_input_state_gen_3 -c tty_input_state_gen_3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tty_input_state_gen_3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name divide_by_n:clock_divider|clk_out_int divide_by_n:clock_divider|clk_out_int
Warning (332125): Found combinational loop of 11 nodes
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_3_3|output~2|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_5|output~1|dataa"
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_5|output~1|combout"
    Warning (332126): Node "latch_unit_0|or_2|output|dataa"
    Warning (332126): Node "latch_unit_0|or_2|output|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_5|output~1|datac"
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_3_3|output~1|datac"
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_3_3|output~1|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_3_3|output~2|datab"
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_3_3|output~2|dataa"
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_3_3|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "latch_unit_0|ms_jk_1|nand_3_3|output~2|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_1|nand_3_3|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_3|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_2|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_1|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 21 nodes
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_5|output~1|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~2|datac"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~2|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_5|output~1|datab"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~1|datad"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~1|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~2|dataa"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_6|output~1|dataa"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_6|output~1|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~1|datac"
    Warning (332126): Node "latch_unit_0|or_0|output|datac"
    Warning (332126): Node "latch_unit_0|or_0|output|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_5|output~1|dataa"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~1|datab"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_2|output~1|datab"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_2|output~1|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~2|datad"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_6|output~1|datad"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_5|output~1|datad"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_6|output~1|datac"
    Warning (332126): Node "latch_unit_0|or_0|output|datab"
Warning (332125): Found combinational loop of 18 nodes
    Warning (332126): Node "logic_unit_0|and_4|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~4|datab"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~4|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~4|datad"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~4|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datab"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datac"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "logic_unit_0|and_4|output~1|dataa"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|datab"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datad  to: counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1  from: datac  to: combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datad  to: counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1  from: datac  to: combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datab  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datac  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_1|output~2|datac  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datad  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|datad  to: logic_unit_0|and_4|output~1|combout
    Info (332098): From: latch_unit_0|or_2|output|datac  to: latch_unit_0|ms_jk_2|nand_5|output~1|combout
    Info (332098): From: latch_unit_0|or_2|output|datad  to: latch_unit_0|ms_jk_2|nand_5|output~1|combout
    Info (332098): From: logic_unit_0|and_4|output~1|datab  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: logic_unit_0|and_4|output~1|datac  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: logic_unit_0|and_4|output~1|datad  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -21.685
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -21.685      -113.461 divide_by_n:clock_divider|clk_out_int 
    Info (332119):   -17.728       -67.066 clk 
Info (332146): Worst-case hold slack is -12.662
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.662       -13.914 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -2.425        -2.425 clk 
Info (332146): Worst-case recovery slack is -14.119
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.119       -14.119 divide_by_n:clock_divider|clk_out_int 
Info (332146): Worst-case removal slack is -1.448
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.448        -1.448 divide_by_n:clock_divider|clk_out_int 
Info (332146): Worst-case minimum pulse width slack is -12.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.055      -304.318 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -1.631        -5.297 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datad  to: counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1  from: datac  to: combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datad  to: counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1  from: datac  to: combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datab  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datac  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_1|output~2|datac  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_1|output~3|datad  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|datad  to: logic_unit_0|and_4|output~1|combout
    Info (332098): From: latch_unit_0|or_2|output|datac  to: latch_unit_0|ms_jk_2|nand_5|output~1|combout
    Info (332098): From: latch_unit_0|or_2|output|datad  to: latch_unit_0|ms_jk_2|nand_5|output~1|combout
    Info (332098): From: logic_unit_0|and_4|output~1|datab  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: logic_unit_0|and_4|output~1|datac  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: logic_unit_0|and_4|output~1|datad  to: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.416
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.416       -33.262 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -5.273       -18.933 clk 
Info (332146): Worst-case hold slack is -4.067
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.067        -4.518 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -1.287        -1.815 clk 
Info (332146): Worst-case recovery slack is -4.269
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.269        -4.269 divide_by_n:clock_divider|clk_out_int 
Info (332146): Worst-case removal slack is -0.429
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.429        -0.429 divide_by_n:clock_divider|clk_out_int 
Info (332146): Worst-case minimum pulse width slack is -3.572
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.572       -79.340 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -1.380        -4.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 588 megabytes
    Info: Processing ended: Sun Mar  5 13:58:43 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


