$date
	Fri Jun 23 00:44:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dfftb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qbar $end
$var wire 1 % rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
x$
0#
x"
x!
$end
#5
1!
0"
0$
0%
1#
#10
0#
#15
0!
1"
1#
1$
#20
0#
#25
1#
#30
0#
0$
#35
1!
0"
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
0!
1"
1#
1$
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
0$
