<stg><name>max_pooling2d_fix16</name>


<trans_list>

<trans id="437" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="4" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="8" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="12" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="16" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="20" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="24" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="28" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="32" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="5">
<![CDATA[
:5  %output_width_cast1 = sext i5 %output_width_read to i6

]]></Node>
<StgValue><ssdm name="output_width_cast1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="5">
<![CDATA[
:6  %output_height_cast = sext i5 %output_height_read to i6

]]></Node>
<StgValue><ssdm name="output_height_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="6">
<![CDATA[
:7  %input_width_cast = sext i6 %input_width_read to i7

]]></Node>
<StgValue><ssdm name="input_width_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="6">
<![CDATA[
:8  %output_width_cast = zext i6 %output_width_cast1 to i16

]]></Node>
<StgValue><ssdm name="output_width_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str24, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [1 x i8]* @p_str125) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln12"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str226, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [1 x i8]* @p_str125) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln13"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="7">
<![CDATA[
:11  %zext_ln26 = zext i7 %input_height_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="7">
<![CDATA[
:12  %zext_ln32_14 = zext i7 %input_width_cast to i16

]]></Node>
<StgValue><ssdm name="zext_ln32_14"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="6">
<![CDATA[
:13  %zext_ln32 = zext i6 %output_height_cast to i8

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="6">
<![CDATA[
:14  %zext_ln32_1_cast_cas = zext i6 %output_width_cast1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln32_1_cast_cas"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="5">
<![CDATA[
:15  %empty = trunc i5 %output_height_read to i4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="6">
<![CDATA[
:16  %empty_86 = trunc i6 %output_depth_read to i5

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit:2  %phi_mul3 = phi i8 [ 0, %0 ], [ %next_mul4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %next_mul4 = add i8 %phi_mul3, %zext_ln32

]]></Node>
<StgValue><ssdm name="next_mul4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:4  %next_mul = add i9 %phi_mul, %zext_ln26

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:6  %icmp_ln18 = icmp eq i5 %out_d_0, %empty_86

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:7  %out_d = add i5 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:8  br i1 %icmp_ln18, label %3, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0  %out_h_0 = phi i4 [ %out_h, %2 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:1  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:2  %icmp_ln19 = icmp eq i4 %out_h_0, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:3  %out_h = add i4 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln19, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln26_1 = zext i4 %out_h_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:1  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:2  %zext_ln26_2 = zext i5 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:3  %tmp_0_0_0 = add i9 %phi_mul, %zext_ln26_2

]]></Node>
<StgValue><ssdm name="tmp_0_0_0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader:4  %tmp_0_0_0_cast_cast = zext i9 %tmp_0_0_0 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_0_cast_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:5  %tmp5_0_0_0 = mul i16 %tmp_0_0_0_cast_cast, %zext_ln32_14

]]></Node>
<StgValue><ssdm name="tmp5_0_0_0"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader:6  %tmp5_0_0_0_cast = zext i16 %tmp5_0_0_0 to i18

]]></Node>
<StgValue><ssdm name="tmp5_0_0_0_cast"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:7  %tmp_0_1_0 = add i9 %tmp_0_0_0, 1

]]></Node>
<StgValue><ssdm name="tmp_0_1_0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader:8  %tmp_0_1_0_cast_cast = zext i9 %tmp_0_1_0 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1_0_cast_cast"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:9  %tmp5_0_1_0 = mul i16 %tmp_0_1_0_cast_cast, %zext_ln32_14

]]></Node>
<StgValue><ssdm name="tmp5_0_1_0"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader:10  %tmp5_0_1_0_cast = zext i16 %tmp5_0_1_0 to i18

]]></Node>
<StgValue><ssdm name="tmp5_0_1_0_cast"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  %tmp6_0 = add i8 %phi_mul3, %zext_ln26_1

]]></Node>
<StgValue><ssdm name="tmp6_0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="8">
<![CDATA[
.preheader.preheader:12  %tmp6_0_cast_cast = zext i8 %tmp6_0 to i14

]]></Node>
<StgValue><ssdm name="tmp6_0_cast_cast"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:13  %tmp7_0 = mul i14 %tmp6_0_cast_cast, %zext_ln32_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp7_0"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="14">
<![CDATA[
.preheader.preheader:14  %tmp7_0_cast = zext i14 %tmp7_0 to i17

]]></Node>
<StgValue><ssdm name="tmp7_0_cast"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:15  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader.0:0  %out_w_0_0 = phi i16 [ %add_ln20_6, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0_0"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  %icmp_ln20 = icmp eq i16 %out_w_0_0, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:2  br i1 %icmp_ln20, label %2, label %.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.1:1  %shl_ln26_1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w_0_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="17">
<![CDATA[
.preheader.1:2  %zext_ln26_4 = zext i17 %shl_ln26_1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.1:3  %add_ln26 = add i18 %tmp5_0_0_0_cast, %zext_ln26_4

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:4  %zext_ln26_5 = zext i18 %add_ln26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:5  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:7  %or_ln26 = or i17 %shl_ln26_1, 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="17">
<![CDATA[
.preheader.1:8  %zext_ln26_6 = zext i17 %or_ln26 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.1:9  %add_ln26_114 = add i18 %tmp5_0_0_0_cast, %zext_ln26_6

]]></Node>
<StgValue><ssdm name="add_ln26_114"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:10  %zext_ln26_7 = zext i18 %add_ln26_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:11  %input_addr_191 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_7

]]></Node>
<StgValue><ssdm name="input_addr_191"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:12  %input_load_146 = load i16* %input_addr_191, align 2

]]></Node>
<StgValue><ssdm name="input_load_146"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:12  %input_load_146 = load i16* %input_addr_191, align 2

]]></Node>
<StgValue><ssdm name="input_load_146"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:13  %icmp_ln27 = icmp slt i16 %input_load, %input_load_146

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.1:14  %select_ln27 = select i1 %icmp_ln27, i18 %add_ln26_114, i18 %add_ln26

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:15  %zext_ln27 = zext i18 %select_ln27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:16  %input_addr_192 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="input_addr_192"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_147 = load i16* %input_addr_192, align 2

]]></Node>
<StgValue><ssdm name="input_load_147"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.1:18  %add_ln26_115 = add i18 %tmp5_0_1_0_cast, %zext_ln26_4

]]></Node>
<StgValue><ssdm name="add_ln26_115"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:19  %zext_ln26_8 = zext i18 %add_ln26_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:20  %input_addr_193 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="input_addr_193"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:21  %input_load_148 = load i16* %input_addr_193, align 2

]]></Node>
<StgValue><ssdm name="input_load_148"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_147 = load i16* %input_addr_192, align 2

]]></Node>
<StgValue><ssdm name="input_load_147"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:21  %input_load_148 = load i16* %input_addr_193, align 2

]]></Node>
<StgValue><ssdm name="input_load_148"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:22  %icmp_ln27_1 = icmp slt i16 %input_load_147, %input_load_148

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.1:23  %select_ln27_1 = select i1 %icmp_ln27_1, i18 %add_ln26_115, i18 %select_ln27

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:24  %zext_ln27_1 = zext i18 %select_ln27_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:25  %input_addr_194 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="input_addr_194"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:26  %input_load_149 = load i16* %input_addr_194, align 2

]]></Node>
<StgValue><ssdm name="input_load_149"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.1:27  %add_ln26_116 = add i18 %tmp5_0_1_0_cast, %zext_ln26_6

]]></Node>
<StgValue><ssdm name="add_ln26_116"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:28  %zext_ln26_9 = zext i18 %add_ln26_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:29  %input_addr_195 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_9

]]></Node>
<StgValue><ssdm name="input_addr_195"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:30  %input_load_150 = load i16* %input_addr_195, align 2

]]></Node>
<StgValue><ssdm name="input_load_150"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:26  %input_load_149 = load i16* %input_addr_194, align 2

]]></Node>
<StgValue><ssdm name="input_load_149"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:30  %input_load_150 = load i16* %input_addr_195, align 2

]]></Node>
<StgValue><ssdm name="input_load_150"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:31  %icmp_ln27_2 = icmp slt i16 %input_load_149, %input_load_150

]]></Node>
<StgValue><ssdm name="icmp_ln27_2"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.1:32  %select_ln27_2 = select i1 %icmp_ln27_2, i18 %add_ln26_116, i18 %select_ln27_1

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:33  %zext_ln27_2 = zext i18 %select_ln27_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:34  %input_addr_196 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="input_addr_196"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:35  %input_load_151 = load i16* %input_addr_196, align 2

]]></Node>
<StgValue><ssdm name="input_load_151"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:0  %zext_ln26_3 = zext i16 %out_w_0_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:35  %input_load_151 = load i16* %input_addr_196, align 2

]]></Node>
<StgValue><ssdm name="input_load_151"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:36  %add_ln32 = add i17 %zext_ln26_3, %tmp7_0_cast

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:37  %zext_ln32_15 = zext i17 %add_ln32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_15"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:38  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_15

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:39  store i16 %input_load_151, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:40  %add_ln20 = add i16 %out_w_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:41  %icmp_ln20_1 = icmp eq i16 %add_ln20, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln20_1"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:42  br i1 %icmp_ln20_1, label %2, label %.preheader.2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.2:1  %shl_ln26_2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %add_ln20, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_2"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="17">
<![CDATA[
.preheader.2:2  %zext_ln26_11 = zext i17 %shl_ln26_2 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.2:3  %add_ln26_117 = add i18 %tmp5_0_0_0_cast, %zext_ln26_11

]]></Node>
<StgValue><ssdm name="add_ln26_117"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:4  %zext_ln26_12 = zext i18 %add_ln26_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:5  %input_addr_197 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_12

]]></Node>
<StgValue><ssdm name="input_addr_197"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:6  %input_load_152 = load i16* %input_addr_197, align 2

]]></Node>
<StgValue><ssdm name="input_load_152"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:7  %or_ln26_1 = or i17 %shl_ln26_2, 1

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="17">
<![CDATA[
.preheader.2:8  %zext_ln26_13 = zext i17 %or_ln26_1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.2:9  %add_ln26_118 = add i18 %tmp5_0_0_0_cast, %zext_ln26_13

]]></Node>
<StgValue><ssdm name="add_ln26_118"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:10  %zext_ln26_14 = zext i18 %add_ln26_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:11  %input_addr_198 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="input_addr_198"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:12  %input_load_153 = load i16* %input_addr_198, align 2

]]></Node>
<StgValue><ssdm name="input_load_153"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="149" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:6  %input_load_152 = load i16* %input_addr_197, align 2

]]></Node>
<StgValue><ssdm name="input_load_152"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:12  %input_load_153 = load i16* %input_addr_198, align 2

]]></Node>
<StgValue><ssdm name="input_load_153"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:13  %icmp_ln27_3 = icmp slt i16 %input_load_152, %input_load_153

]]></Node>
<StgValue><ssdm name="icmp_ln27_3"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.2:14  %select_ln27_3 = select i1 %icmp_ln27_3, i18 %add_ln26_118, i18 %add_ln26_117

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:15  %zext_ln27_3 = zext i18 %select_ln27_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:16  %input_addr_199 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="input_addr_199"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:17  %input_load_154 = load i16* %input_addr_199, align 2

]]></Node>
<StgValue><ssdm name="input_load_154"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.2:18  %add_ln26_119 = add i18 %tmp5_0_1_0_cast, %zext_ln26_11

]]></Node>
<StgValue><ssdm name="add_ln26_119"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:19  %zext_ln26_15 = zext i18 %add_ln26_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:20  %input_addr_200 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_15

]]></Node>
<StgValue><ssdm name="input_addr_200"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:21  %input_load_155 = load i16* %input_addr_200, align 2

]]></Node>
<StgValue><ssdm name="input_load_155"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="160" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:17  %input_load_154 = load i16* %input_addr_199, align 2

]]></Node>
<StgValue><ssdm name="input_load_154"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:21  %input_load_155 = load i16* %input_addr_200, align 2

]]></Node>
<StgValue><ssdm name="input_load_155"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:22  %icmp_ln27_4 = icmp slt i16 %input_load_154, %input_load_155

]]></Node>
<StgValue><ssdm name="icmp_ln27_4"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.2:23  %select_ln27_4 = select i1 %icmp_ln27_4, i18 %add_ln26_119, i18 %select_ln27_3

]]></Node>
<StgValue><ssdm name="select_ln27_4"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:24  %zext_ln27_4 = zext i18 %select_ln27_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:25  %input_addr_201 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="input_addr_201"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:26  %input_load_156 = load i16* %input_addr_201, align 2

]]></Node>
<StgValue><ssdm name="input_load_156"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.2:27  %add_ln26_120 = add i18 %tmp5_0_1_0_cast, %zext_ln26_13

]]></Node>
<StgValue><ssdm name="add_ln26_120"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:28  %zext_ln26_16 = zext i18 %add_ln26_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_16"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:29  %input_addr_202 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="input_addr_202"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:30  %input_load_157 = load i16* %input_addr_202, align 2

]]></Node>
<StgValue><ssdm name="input_load_157"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="171" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:26  %input_load_156 = load i16* %input_addr_201, align 2

]]></Node>
<StgValue><ssdm name="input_load_156"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:30  %input_load_157 = load i16* %input_addr_202, align 2

]]></Node>
<StgValue><ssdm name="input_load_157"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:31  %icmp_ln27_5 = icmp slt i16 %input_load_156, %input_load_157

]]></Node>
<StgValue><ssdm name="icmp_ln27_5"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.2:32  %select_ln27_5 = select i1 %icmp_ln27_5, i18 %add_ln26_120, i18 %select_ln27_4

]]></Node>
<StgValue><ssdm name="select_ln27_5"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:33  %zext_ln27_5 = zext i18 %select_ln27_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:34  %input_addr_203 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="input_addr_203"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:35  %input_load_158 = load i16* %input_addr_203, align 2

]]></Node>
<StgValue><ssdm name="input_load_158"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="16">
<![CDATA[
.preheader.2:0  %zext_ln26_10 = zext i16 %add_ln20 to i17

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:35  %input_load_158 = load i16* %input_addr_203, align 2

]]></Node>
<StgValue><ssdm name="input_load_158"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:36  %add_ln32_1 = add i17 %zext_ln26_10, %tmp7_0_cast

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:37  %zext_ln32_16 = zext i17 %add_ln32_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_16"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:38  %output_addr_176 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_16

]]></Node>
<StgValue><ssdm name="output_addr_176"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0">
<![CDATA[
.preheader.2:39  store i16 %input_load_158, i16* %output_addr_176, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:40  %add_ln20_1 = add i16 %out_w_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln20_1"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:41  %icmp_ln20_2 = icmp eq i16 %add_ln20_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln20_2"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:42  br i1 %icmp_ln20_2, label %2, label %.preheader.3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.3:1  %shl_ln26_3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %add_ln20_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_3"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="17">
<![CDATA[
.preheader.3:2  %zext_ln26_18 = zext i17 %shl_ln26_3 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_18"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.3:3  %add_ln26_121 = add i18 %tmp5_0_0_0_cast, %zext_ln26_18

]]></Node>
<StgValue><ssdm name="add_ln26_121"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:4  %zext_ln26_19 = zext i18 %add_ln26_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_19"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:5  %input_addr_204 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_19

]]></Node>
<StgValue><ssdm name="input_addr_204"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:6  %input_load_159 = load i16* %input_addr_204, align 2

]]></Node>
<StgValue><ssdm name="input_load_159"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:7  %or_ln26_2 = or i17 %shl_ln26_3, 1

]]></Node>
<StgValue><ssdm name="or_ln26_2"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="17">
<![CDATA[
.preheader.3:8  %zext_ln26_20 = zext i17 %or_ln26_2 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_20"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.3:9  %add_ln26_122 = add i18 %tmp5_0_0_0_cast, %zext_ln26_20

]]></Node>
<StgValue><ssdm name="add_ln26_122"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:10  %zext_ln26_21 = zext i18 %add_ln26_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_21"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:11  %input_addr_205 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_21

]]></Node>
<StgValue><ssdm name="input_addr_205"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:12  %input_load_160 = load i16* %input_addr_205, align 2

]]></Node>
<StgValue><ssdm name="input_load_160"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="199" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:6  %input_load_159 = load i16* %input_addr_204, align 2

]]></Node>
<StgValue><ssdm name="input_load_159"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:12  %input_load_160 = load i16* %input_addr_205, align 2

]]></Node>
<StgValue><ssdm name="input_load_160"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:13  %icmp_ln27_6 = icmp slt i16 %input_load_159, %input_load_160

]]></Node>
<StgValue><ssdm name="icmp_ln27_6"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.3:14  %select_ln27_6 = select i1 %icmp_ln27_6, i18 %add_ln26_122, i18 %add_ln26_121

]]></Node>
<StgValue><ssdm name="select_ln27_6"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:15  %zext_ln27_6 = zext i18 %select_ln27_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:16  %input_addr_206 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="input_addr_206"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:17  %input_load_161 = load i16* %input_addr_206, align 2

]]></Node>
<StgValue><ssdm name="input_load_161"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.3:18  %add_ln26_123 = add i18 %tmp5_0_1_0_cast, %zext_ln26_18

]]></Node>
<StgValue><ssdm name="add_ln26_123"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:19  %zext_ln26_22 = zext i18 %add_ln26_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_22"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:20  %input_addr_207 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_22

]]></Node>
<StgValue><ssdm name="input_addr_207"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:21  %input_load_162 = load i16* %input_addr_207, align 2

]]></Node>
<StgValue><ssdm name="input_load_162"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="210" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:17  %input_load_161 = load i16* %input_addr_206, align 2

]]></Node>
<StgValue><ssdm name="input_load_161"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:21  %input_load_162 = load i16* %input_addr_207, align 2

]]></Node>
<StgValue><ssdm name="input_load_162"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:22  %icmp_ln27_7 = icmp slt i16 %input_load_161, %input_load_162

]]></Node>
<StgValue><ssdm name="icmp_ln27_7"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.3:23  %select_ln27_7 = select i1 %icmp_ln27_7, i18 %add_ln26_123, i18 %select_ln27_6

]]></Node>
<StgValue><ssdm name="select_ln27_7"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:24  %zext_ln27_7 = zext i18 %select_ln27_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:25  %input_addr_208 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="input_addr_208"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:26  %input_load_163 = load i16* %input_addr_208, align 2

]]></Node>
<StgValue><ssdm name="input_load_163"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.3:27  %add_ln26_124 = add i18 %tmp5_0_1_0_cast, %zext_ln26_20

]]></Node>
<StgValue><ssdm name="add_ln26_124"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:28  %zext_ln26_23 = zext i18 %add_ln26_124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_23"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:29  %input_addr_209 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_23

]]></Node>
<StgValue><ssdm name="input_addr_209"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:30  %input_load_164 = load i16* %input_addr_209, align 2

]]></Node>
<StgValue><ssdm name="input_load_164"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="221" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:26  %input_load_163 = load i16* %input_addr_208, align 2

]]></Node>
<StgValue><ssdm name="input_load_163"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:30  %input_load_164 = load i16* %input_addr_209, align 2

]]></Node>
<StgValue><ssdm name="input_load_164"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:31  %icmp_ln27_8 = icmp slt i16 %input_load_163, %input_load_164

]]></Node>
<StgValue><ssdm name="icmp_ln27_8"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.3:32  %select_ln27_8 = select i1 %icmp_ln27_8, i18 %add_ln26_124, i18 %select_ln27_7

]]></Node>
<StgValue><ssdm name="select_ln27_8"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:33  %zext_ln27_8 = zext i18 %select_ln27_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_8"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:34  %input_addr_210 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_8

]]></Node>
<StgValue><ssdm name="input_addr_210"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:35  %input_load_165 = load i16* %input_addr_210, align 2

]]></Node>
<StgValue><ssdm name="input_load_165"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="16">
<![CDATA[
.preheader.3:0  %zext_ln26_17 = zext i16 %add_ln20_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln26_17"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:35  %input_load_165 = load i16* %input_addr_210, align 2

]]></Node>
<StgValue><ssdm name="input_load_165"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:36  %add_ln32_2 = add i17 %zext_ln26_17, %tmp7_0_cast

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:37  %zext_ln32_17 = zext i17 %add_ln32_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_17"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:38  %output_addr_177 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_17

]]></Node>
<StgValue><ssdm name="output_addr_177"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader.3:39  store i16 %input_load_165, i16* %output_addr_177, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:40  %add_ln20_2 = add i16 %out_w_0_0, 3

]]></Node>
<StgValue><ssdm name="add_ln20_2"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:41  %icmp_ln20_3 = icmp eq i16 %add_ln20_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln20_3"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3:42  br i1 %icmp_ln20_3, label %2, label %.preheader.4

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.4:1  %shl_ln26_4 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %add_ln20_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_4"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="17">
<![CDATA[
.preheader.4:2  %zext_ln26_25 = zext i17 %shl_ln26_4 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_25"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.4:3  %add_ln26_125 = add i18 %tmp5_0_0_0_cast, %zext_ln26_25

]]></Node>
<StgValue><ssdm name="add_ln26_125"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:4  %zext_ln26_26 = zext i18 %add_ln26_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_26"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:5  %input_addr_211 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="input_addr_211"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:6  %input_load_166 = load i16* %input_addr_211, align 2

]]></Node>
<StgValue><ssdm name="input_load_166"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:7  %or_ln26_3 = or i17 %shl_ln26_4, 1

]]></Node>
<StgValue><ssdm name="or_ln26_3"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="17">
<![CDATA[
.preheader.4:8  %zext_ln26_27 = zext i17 %or_ln26_3 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_27"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.4:9  %add_ln26_126 = add i18 %tmp5_0_0_0_cast, %zext_ln26_27

]]></Node>
<StgValue><ssdm name="add_ln26_126"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:10  %zext_ln26_28 = zext i18 %add_ln26_126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_28"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:11  %input_addr_212 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_28

]]></Node>
<StgValue><ssdm name="input_addr_212"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:12  %input_load_167 = load i16* %input_addr_212, align 2

]]></Node>
<StgValue><ssdm name="input_load_167"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="249" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:6  %input_load_166 = load i16* %input_addr_211, align 2

]]></Node>
<StgValue><ssdm name="input_load_166"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:12  %input_load_167 = load i16* %input_addr_212, align 2

]]></Node>
<StgValue><ssdm name="input_load_167"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:13  %icmp_ln27_9 = icmp slt i16 %input_load_166, %input_load_167

]]></Node>
<StgValue><ssdm name="icmp_ln27_9"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.4:14  %select_ln27_9 = select i1 %icmp_ln27_9, i18 %add_ln26_126, i18 %add_ln26_125

]]></Node>
<StgValue><ssdm name="select_ln27_9"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:15  %zext_ln27_9 = zext i18 %select_ln27_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_9"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:16  %input_addr_213 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_9

]]></Node>
<StgValue><ssdm name="input_addr_213"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:17  %input_load_168 = load i16* %input_addr_213, align 2

]]></Node>
<StgValue><ssdm name="input_load_168"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.4:18  %add_ln26_127 = add i18 %tmp5_0_1_0_cast, %zext_ln26_25

]]></Node>
<StgValue><ssdm name="add_ln26_127"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:19  %zext_ln26_29 = zext i18 %add_ln26_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_29"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:20  %input_addr_214 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_29

]]></Node>
<StgValue><ssdm name="input_addr_214"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:21  %input_load_169 = load i16* %input_addr_214, align 2

]]></Node>
<StgValue><ssdm name="input_load_169"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="260" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:17  %input_load_168 = load i16* %input_addr_213, align 2

]]></Node>
<StgValue><ssdm name="input_load_168"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:21  %input_load_169 = load i16* %input_addr_214, align 2

]]></Node>
<StgValue><ssdm name="input_load_169"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:22  %icmp_ln27_10 = icmp slt i16 %input_load_168, %input_load_169

]]></Node>
<StgValue><ssdm name="icmp_ln27_10"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.4:23  %select_ln27_10 = select i1 %icmp_ln27_10, i18 %add_ln26_127, i18 %select_ln27_9

]]></Node>
<StgValue><ssdm name="select_ln27_10"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:24  %zext_ln27_10 = zext i18 %select_ln27_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_10"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:25  %input_addr_215 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_10

]]></Node>
<StgValue><ssdm name="input_addr_215"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:26  %input_load_170 = load i16* %input_addr_215, align 2

]]></Node>
<StgValue><ssdm name="input_load_170"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.4:27  %add_ln26_128 = add i18 %tmp5_0_1_0_cast, %zext_ln26_27

]]></Node>
<StgValue><ssdm name="add_ln26_128"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:28  %zext_ln26_30 = zext i18 %add_ln26_128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_30"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:29  %input_addr_216 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_30

]]></Node>
<StgValue><ssdm name="input_addr_216"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:30  %input_load_171 = load i16* %input_addr_216, align 2

]]></Node>
<StgValue><ssdm name="input_load_171"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="271" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:26  %input_load_170 = load i16* %input_addr_215, align 2

]]></Node>
<StgValue><ssdm name="input_load_170"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:30  %input_load_171 = load i16* %input_addr_216, align 2

]]></Node>
<StgValue><ssdm name="input_load_171"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:31  %icmp_ln27_11 = icmp slt i16 %input_load_170, %input_load_171

]]></Node>
<StgValue><ssdm name="icmp_ln27_11"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.4:32  %select_ln27_11 = select i1 %icmp_ln27_11, i18 %add_ln26_128, i18 %select_ln27_10

]]></Node>
<StgValue><ssdm name="select_ln27_11"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:33  %zext_ln27_11 = zext i18 %select_ln27_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_11"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:34  %input_addr_217 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_11

]]></Node>
<StgValue><ssdm name="input_addr_217"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:35  %input_load_172 = load i16* %input_addr_217, align 2

]]></Node>
<StgValue><ssdm name="input_load_172"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="17" op_0_bw="16">
<![CDATA[
.preheader.4:0  %zext_ln26_24 = zext i16 %add_ln20_2 to i17

]]></Node>
<StgValue><ssdm name="zext_ln26_24"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:35  %input_load_172 = load i16* %input_addr_217, align 2

]]></Node>
<StgValue><ssdm name="input_load_172"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:36  %add_ln32_3 = add i17 %zext_ln26_24, %tmp7_0_cast

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:37  %zext_ln32_18 = zext i17 %add_ln32_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_18"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:38  %output_addr_178 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_18

]]></Node>
<StgValue><ssdm name="output_addr_178"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader.4:39  store i16 %input_load_172, i16* %output_addr_178, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:40  %add_ln20_3 = add i16 %out_w_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln20_3"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:41  %icmp_ln20_4 = icmp eq i16 %add_ln20_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln20_4"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4:42  br i1 %icmp_ln20_4, label %2, label %.preheader.5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.5:1  %shl_ln26_5 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %add_ln20_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_5"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="17">
<![CDATA[
.preheader.5:2  %zext_ln26_32 = zext i17 %shl_ln26_5 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_32"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.5:3  %add_ln26_129 = add i18 %tmp5_0_0_0_cast, %zext_ln26_32

]]></Node>
<StgValue><ssdm name="add_ln26_129"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:4  %zext_ln26_33 = zext i18 %add_ln26_129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_33"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:5  %input_addr_218 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_33

]]></Node>
<StgValue><ssdm name="input_addr_218"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:6  %input_load_173 = load i16* %input_addr_218, align 2

]]></Node>
<StgValue><ssdm name="input_load_173"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:7  %or_ln26_4 = or i17 %shl_ln26_5, 1

]]></Node>
<StgValue><ssdm name="or_ln26_4"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="17">
<![CDATA[
.preheader.5:8  %zext_ln26_34 = zext i17 %or_ln26_4 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_34"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.5:9  %add_ln26_130 = add i18 %tmp5_0_0_0_cast, %zext_ln26_34

]]></Node>
<StgValue><ssdm name="add_ln26_130"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:10  %zext_ln26_35 = zext i18 %add_ln26_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_35"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:11  %input_addr_219 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_35

]]></Node>
<StgValue><ssdm name="input_addr_219"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:12  %input_load_174 = load i16* %input_addr_219, align 2

]]></Node>
<StgValue><ssdm name="input_load_174"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="299" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:6  %input_load_173 = load i16* %input_addr_218, align 2

]]></Node>
<StgValue><ssdm name="input_load_173"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:12  %input_load_174 = load i16* %input_addr_219, align 2

]]></Node>
<StgValue><ssdm name="input_load_174"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:13  %icmp_ln27_12 = icmp slt i16 %input_load_173, %input_load_174

]]></Node>
<StgValue><ssdm name="icmp_ln27_12"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.5:14  %select_ln27_12 = select i1 %icmp_ln27_12, i18 %add_ln26_130, i18 %add_ln26_129

]]></Node>
<StgValue><ssdm name="select_ln27_12"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:15  %zext_ln27_12 = zext i18 %select_ln27_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_12"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:16  %input_addr_220 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_12

]]></Node>
<StgValue><ssdm name="input_addr_220"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:17  %input_load_175 = load i16* %input_addr_220, align 2

]]></Node>
<StgValue><ssdm name="input_load_175"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.5:18  %add_ln26_131 = add i18 %tmp5_0_1_0_cast, %zext_ln26_32

]]></Node>
<StgValue><ssdm name="add_ln26_131"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:19  %zext_ln26_36 = zext i18 %add_ln26_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_36"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:20  %input_addr_221 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_36

]]></Node>
<StgValue><ssdm name="input_addr_221"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:21  %input_load_176 = load i16* %input_addr_221, align 2

]]></Node>
<StgValue><ssdm name="input_load_176"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="310" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:17  %input_load_175 = load i16* %input_addr_220, align 2

]]></Node>
<StgValue><ssdm name="input_load_175"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:21  %input_load_176 = load i16* %input_addr_221, align 2

]]></Node>
<StgValue><ssdm name="input_load_176"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:22  %icmp_ln27_13 = icmp slt i16 %input_load_175, %input_load_176

]]></Node>
<StgValue><ssdm name="icmp_ln27_13"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.5:23  %select_ln27_13 = select i1 %icmp_ln27_13, i18 %add_ln26_131, i18 %select_ln27_12

]]></Node>
<StgValue><ssdm name="select_ln27_13"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:24  %zext_ln27_13 = zext i18 %select_ln27_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_13"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:25  %input_addr_222 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_13

]]></Node>
<StgValue><ssdm name="input_addr_222"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:26  %input_load_177 = load i16* %input_addr_222, align 2

]]></Node>
<StgValue><ssdm name="input_load_177"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.5:27  %add_ln26_132 = add i18 %tmp5_0_1_0_cast, %zext_ln26_34

]]></Node>
<StgValue><ssdm name="add_ln26_132"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:28  %zext_ln26_37 = zext i18 %add_ln26_132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_37"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:29  %input_addr_223 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_37

]]></Node>
<StgValue><ssdm name="input_addr_223"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:30  %input_load_178 = load i16* %input_addr_223, align 2

]]></Node>
<StgValue><ssdm name="input_load_178"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="321" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:26  %input_load_177 = load i16* %input_addr_222, align 2

]]></Node>
<StgValue><ssdm name="input_load_177"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:30  %input_load_178 = load i16* %input_addr_223, align 2

]]></Node>
<StgValue><ssdm name="input_load_178"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:31  %icmp_ln27_14 = icmp slt i16 %input_load_177, %input_load_178

]]></Node>
<StgValue><ssdm name="icmp_ln27_14"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.5:32  %select_ln27_14 = select i1 %icmp_ln27_14, i18 %add_ln26_132, i18 %select_ln27_13

]]></Node>
<StgValue><ssdm name="select_ln27_14"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:33  %zext_ln27_14 = zext i18 %select_ln27_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_14"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:34  %input_addr_224 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_14

]]></Node>
<StgValue><ssdm name="input_addr_224"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:35  %input_load_179 = load i16* %input_addr_224, align 2

]]></Node>
<StgValue><ssdm name="input_load_179"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="16">
<![CDATA[
.preheader.5:0  %zext_ln26_31 = zext i16 %add_ln20_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln26_31"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:35  %input_load_179 = load i16* %input_addr_224, align 2

]]></Node>
<StgValue><ssdm name="input_load_179"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:36  %add_ln32_4 = add i17 %zext_ln26_31, %tmp7_0_cast

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:37  %zext_ln32_19 = zext i17 %add_ln32_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_19"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:38  %output_addr_179 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_19

]]></Node>
<StgValue><ssdm name="output_addr_179"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader.5:39  store i16 %input_load_179, i16* %output_addr_179, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:40  %add_ln20_4 = add i16 %out_w_0_0, 5

]]></Node>
<StgValue><ssdm name="add_ln20_4"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:41  %icmp_ln20_5 = icmp eq i16 %add_ln20_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln20_5"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5:42  br i1 %icmp_ln20_5, label %2, label %.preheader.6

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.6:1  %shl_ln26_6 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %add_ln20_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_6"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="17">
<![CDATA[
.preheader.6:2  %zext_ln26_39 = zext i17 %shl_ln26_6 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_39"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.6:3  %add_ln26_133 = add i18 %tmp5_0_0_0_cast, %zext_ln26_39

]]></Node>
<StgValue><ssdm name="add_ln26_133"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:4  %zext_ln26_40 = zext i18 %add_ln26_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_40"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:5  %input_addr_225 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_40

]]></Node>
<StgValue><ssdm name="input_addr_225"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:6  %input_load_180 = load i16* %input_addr_225, align 2

]]></Node>
<StgValue><ssdm name="input_load_180"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:7  %or_ln26_5 = or i17 %shl_ln26_6, 1

]]></Node>
<StgValue><ssdm name="or_ln26_5"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="18" op_0_bw="17">
<![CDATA[
.preheader.6:8  %zext_ln26_41 = zext i17 %or_ln26_5 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_41"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.6:9  %add_ln26_134 = add i18 %tmp5_0_0_0_cast, %zext_ln26_41

]]></Node>
<StgValue><ssdm name="add_ln26_134"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:10  %zext_ln26_42 = zext i18 %add_ln26_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_42"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:11  %input_addr_226 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_42

]]></Node>
<StgValue><ssdm name="input_addr_226"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:12  %input_load_181 = load i16* %input_addr_226, align 2

]]></Node>
<StgValue><ssdm name="input_load_181"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="349" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:6  %input_load_180 = load i16* %input_addr_225, align 2

]]></Node>
<StgValue><ssdm name="input_load_180"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:12  %input_load_181 = load i16* %input_addr_226, align 2

]]></Node>
<StgValue><ssdm name="input_load_181"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:13  %icmp_ln27_15 = icmp slt i16 %input_load_180, %input_load_181

]]></Node>
<StgValue><ssdm name="icmp_ln27_15"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.6:14  %select_ln27_15 = select i1 %icmp_ln27_15, i18 %add_ln26_134, i18 %add_ln26_133

]]></Node>
<StgValue><ssdm name="select_ln27_15"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:15  %zext_ln27_15 = zext i18 %select_ln27_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_15"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:16  %input_addr_227 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_15

]]></Node>
<StgValue><ssdm name="input_addr_227"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:17  %input_load_182 = load i16* %input_addr_227, align 2

]]></Node>
<StgValue><ssdm name="input_load_182"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.6:18  %add_ln26_135 = add i18 %tmp5_0_1_0_cast, %zext_ln26_39

]]></Node>
<StgValue><ssdm name="add_ln26_135"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:19  %zext_ln26_43 = zext i18 %add_ln26_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_43"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:20  %input_addr_228 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_43

]]></Node>
<StgValue><ssdm name="input_addr_228"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:21  %input_load_183 = load i16* %input_addr_228, align 2

]]></Node>
<StgValue><ssdm name="input_load_183"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="360" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:17  %input_load_182 = load i16* %input_addr_227, align 2

]]></Node>
<StgValue><ssdm name="input_load_182"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:21  %input_load_183 = load i16* %input_addr_228, align 2

]]></Node>
<StgValue><ssdm name="input_load_183"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:22  %icmp_ln27_16 = icmp slt i16 %input_load_182, %input_load_183

]]></Node>
<StgValue><ssdm name="icmp_ln27_16"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.6:23  %select_ln27_16 = select i1 %icmp_ln27_16, i18 %add_ln26_135, i18 %select_ln27_15

]]></Node>
<StgValue><ssdm name="select_ln27_16"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:24  %zext_ln27_16 = zext i18 %select_ln27_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_16"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:25  %input_addr_229 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_16

]]></Node>
<StgValue><ssdm name="input_addr_229"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:26  %input_load_184 = load i16* %input_addr_229, align 2

]]></Node>
<StgValue><ssdm name="input_load_184"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.6:27  %add_ln26_136 = add i18 %tmp5_0_1_0_cast, %zext_ln26_41

]]></Node>
<StgValue><ssdm name="add_ln26_136"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:28  %zext_ln26_44 = zext i18 %add_ln26_136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_44"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:29  %input_addr_230 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_44

]]></Node>
<StgValue><ssdm name="input_addr_230"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:30  %input_load_185 = load i16* %input_addr_230, align 2

]]></Node>
<StgValue><ssdm name="input_load_185"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="371" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:26  %input_load_184 = load i16* %input_addr_229, align 2

]]></Node>
<StgValue><ssdm name="input_load_184"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:30  %input_load_185 = load i16* %input_addr_230, align 2

]]></Node>
<StgValue><ssdm name="input_load_185"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:31  %icmp_ln27_17 = icmp slt i16 %input_load_184, %input_load_185

]]></Node>
<StgValue><ssdm name="icmp_ln27_17"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.6:32  %select_ln27_17 = select i1 %icmp_ln27_17, i18 %add_ln26_136, i18 %select_ln27_16

]]></Node>
<StgValue><ssdm name="select_ln27_17"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:33  %zext_ln27_17 = zext i18 %select_ln27_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_17"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:34  %input_addr_231 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_17

]]></Node>
<StgValue><ssdm name="input_addr_231"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:35  %input_load_186 = load i16* %input_addr_231, align 2

]]></Node>
<StgValue><ssdm name="input_load_186"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="16">
<![CDATA[
.preheader.6:0  %zext_ln26_38 = zext i16 %add_ln20_4 to i17

]]></Node>
<StgValue><ssdm name="zext_ln26_38"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:35  %input_load_186 = load i16* %input_addr_231, align 2

]]></Node>
<StgValue><ssdm name="input_load_186"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:36  %add_ln32_5 = add i17 %zext_ln26_38, %tmp7_0_cast

]]></Node>
<StgValue><ssdm name="add_ln32_5"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:37  %zext_ln32_20 = zext i17 %add_ln32_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_20"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:38  %output_addr_180 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_20

]]></Node>
<StgValue><ssdm name="output_addr_180"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.preheader.6:39  store i16 %input_load_186, i16* %output_addr_180, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:40  %add_ln20_5 = add i16 %out_w_0_0, 6

]]></Node>
<StgValue><ssdm name="add_ln20_5"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:41  %icmp_ln20_6 = icmp eq i16 %add_ln20_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln20_6"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6:42  br i1 %icmp_ln20_6, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="16">
<![CDATA[
:0  %zext_ln26_45 = zext i16 %add_ln20_5 to i17

]]></Node>
<StgValue><ssdm name="zext_ln26_45"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:1  %shl_ln26_7 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %add_ln20_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_7"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="18" op_0_bw="17">
<![CDATA[
:2  %zext_ln26_46 = zext i17 %shl_ln26_7 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_46"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %add_ln26_137 = add i18 %tmp5_0_0_0_cast, %zext_ln26_46

]]></Node>
<StgValue><ssdm name="add_ln26_137"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="18">
<![CDATA[
:4  %zext_ln26_47 = zext i18 %add_ln26_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_47"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr_232 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_47

]]></Node>
<StgValue><ssdm name="input_addr_232"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load_187 = load i16* %input_addr_232, align 2

]]></Node>
<StgValue><ssdm name="input_load_187"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %or_ln26_6 = or i17 %shl_ln26_7, 1

]]></Node>
<StgValue><ssdm name="or_ln26_6"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="17">
<![CDATA[
:8  %zext_ln26_48 = zext i17 %or_ln26_6 to i18

]]></Node>
<StgValue><ssdm name="zext_ln26_48"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:9  %add_ln26_138 = add i18 %tmp5_0_0_0_cast, %zext_ln26_48

]]></Node>
<StgValue><ssdm name="add_ln26_138"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="18">
<![CDATA[
:10  %zext_ln26_49 = zext i18 %add_ln26_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_49"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_addr_233 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_49

]]></Node>
<StgValue><ssdm name="input_addr_233"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="14">
<![CDATA[
:12  %input_load_188 = load i16* %input_addr_233, align 2

]]></Node>
<StgValue><ssdm name="input_load_188"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:18  %add_ln26_139 = add i18 %tmp5_0_1_0_cast, %zext_ln26_46

]]></Node>
<StgValue><ssdm name="add_ln26_139"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:27  %add_ln26_140 = add i18 %tmp5_0_1_0_cast, %zext_ln26_48

]]></Node>
<StgValue><ssdm name="add_ln26_140"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:36  %add_ln32_6 = add i17 %zext_ln26_45, %tmp7_0_cast

]]></Node>
<StgValue><ssdm name="add_ln32_6"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %add_ln20_6 = add i16 %out_w_0_0, 7

]]></Node>
<StgValue><ssdm name="add_ln20_6"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="405" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load_187 = load i16* %input_addr_232, align 2

]]></Node>
<StgValue><ssdm name="input_load_187"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="14">
<![CDATA[
:12  %input_load_188 = load i16* %input_addr_233, align 2

]]></Node>
<StgValue><ssdm name="input_load_188"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %icmp_ln27_18 = icmp slt i16 %input_load_187, %input_load_188

]]></Node>
<StgValue><ssdm name="icmp_ln27_18"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
:14  %select_ln27_18 = select i1 %icmp_ln27_18, i18 %add_ln26_138, i18 %add_ln26_137

]]></Node>
<StgValue><ssdm name="select_ln27_18"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="18">
<![CDATA[
:15  %zext_ln27_18 = zext i18 %select_ln27_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_18"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_addr_234 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_18

]]></Node>
<StgValue><ssdm name="input_addr_234"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="14">
<![CDATA[
:17  %input_load_189 = load i16* %input_addr_234, align 2

]]></Node>
<StgValue><ssdm name="input_load_189"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="18">
<![CDATA[
:19  %zext_ln26_50 = zext i18 %add_ln26_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_50"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %input_addr_235 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_50

]]></Node>
<StgValue><ssdm name="input_addr_235"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="14">
<![CDATA[
:21  %input_load_190 = load i16* %input_addr_235, align 2

]]></Node>
<StgValue><ssdm name="input_load_190"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="415" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="14">
<![CDATA[
:17  %input_load_189 = load i16* %input_addr_234, align 2

]]></Node>
<StgValue><ssdm name="input_load_189"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="14">
<![CDATA[
:21  %input_load_190 = load i16* %input_addr_235, align 2

]]></Node>
<StgValue><ssdm name="input_load_190"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %icmp_ln27_19 = icmp slt i16 %input_load_189, %input_load_190

]]></Node>
<StgValue><ssdm name="icmp_ln27_19"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
:23  %select_ln27_19 = select i1 %icmp_ln27_19, i18 %add_ln26_139, i18 %select_ln27_18

]]></Node>
<StgValue><ssdm name="select_ln27_19"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="18">
<![CDATA[
:24  %zext_ln27_19 = zext i18 %select_ln27_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_19"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_addr_236 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_19

]]></Node>
<StgValue><ssdm name="input_addr_236"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="14">
<![CDATA[
:26  %input_load_191 = load i16* %input_addr_236, align 2

]]></Node>
<StgValue><ssdm name="input_load_191"/></StgValue>
</operation>

<operation id="422" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="18">
<![CDATA[
:28  %zext_ln26_51 = zext i18 %add_ln26_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_51"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input_addr_237 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_51

]]></Node>
<StgValue><ssdm name="input_addr_237"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="14">
<![CDATA[
:30  %input_load_192 = load i16* %input_addr_237, align 2

]]></Node>
<StgValue><ssdm name="input_load_192"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="425" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="14">
<![CDATA[
:26  %input_load_191 = load i16* %input_addr_236, align 2

]]></Node>
<StgValue><ssdm name="input_load_191"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="14">
<![CDATA[
:30  %input_load_192 = load i16* %input_addr_237, align 2

]]></Node>
<StgValue><ssdm name="input_load_192"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %icmp_ln27_20 = icmp slt i16 %input_load_191, %input_load_192

]]></Node>
<StgValue><ssdm name="icmp_ln27_20"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
:32  %select_ln27_20 = select i1 %icmp_ln27_20, i18 %add_ln26_140, i18 %select_ln27_19

]]></Node>
<StgValue><ssdm name="select_ln27_20"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="18">
<![CDATA[
:33  %zext_ln27_20 = zext i18 %select_ln27_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_20"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %input_addr_238 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_20

]]></Node>
<StgValue><ssdm name="input_addr_238"/></StgValue>
</operation>

<operation id="431" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="14">
<![CDATA[
:35  %input_load_193 = load i16* %input_addr_238, align 2

]]></Node>
<StgValue><ssdm name="input_load_193"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="432" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="14">
<![CDATA[
:35  %input_load_193 = load i16* %input_addr_238, align 2

]]></Node>
<StgValue><ssdm name="input_load_193"/></StgValue>
</operation>

<operation id="433" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="17">
<![CDATA[
:37  %zext_ln32_21 = zext i17 %add_ln32_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_21"/></StgValue>
</operation>

<operation id="434" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %output_addr_181 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_21

]]></Node>
<StgValue><ssdm name="output_addr_181"/></StgValue>
</operation>

<operation id="435" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:39  store i16 %input_load_193, i16* %output_addr_181, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="436" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
