// Seed: 1646074225
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output wor   id_2,
    output wand  id_3,
    input  wand  id_4,
    output uwire id_5,
    output wire  id_6,
    input  tri   id_7
);
  assign id_3 = 1 + 1 ? 1 : id_7;
  assign id_2 = ~id_1;
  wire id_9;
endmodule : id_10
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    output supply0 id_7
);
  module_0(
      id_6, id_5, id_1, id_1, id_6, id_1, id_1, id_6
  );
endmodule
