#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jun  3 22:45:41 2024
# Process ID: 5092
# Current directory: /home/ncherry/qdma_no_sriov/qdma_0_ex
# Command line: vivado -notrace -source /home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0_ex.tcl
# Log file: /home/ncherry/qdma_no_sriov/qdma_0_ex/vivado.log
# Journal file: /home/ncherry/qdma_no_sriov/qdma_0_ex/vivado.jou
# Running On: dhcp-acadmin-128-197-176-198.bu.edu, OS: Linux, CPU Frequency: 2498.565 MHz, CPU Physical cores: 10, Host memory: 16388 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
source /home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
create_project: Time (s): cpu = 00:00:26 ; elapsed = 00:02:54 . Memory (MB): peak = 7946.961 ; gain = 65.023 ; free physical = 9635 ; free virtual = 21499
INFO: [open_example_project] Importing original IP ...
WARNING: [IP_Flow 19-3664] IP 'qdma_0' generated file not found '/home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qdma_0' generated file not found '/home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qdma_0' generated file not found '/home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qdma_0' generated file not found '/home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qdma_0' generated file not found '/home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0_sim_netlist.vhdl'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0.dcp' to '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.gen/sources_1/ip/qdma_0/qdma_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0_stub.v' to '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.gen/sources_1/ip/qdma_0/qdma_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0_stub.vhdl' to '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.gen/sources_1/ip/qdma_0/qdma_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0_sim_netlist.v' to '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.gen/sources_1/ip/qdma_0/qdma_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/ncherry/QDMA_Test/QDMA_Test.gen/sources_1/ip/qdma_0/qdma_0_sim_netlist.vhdl' to '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.gen/sources_1/ip/qdma_0/qdma_0_sim_netlist.vhdl'
import_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 7948.961 ; gain = 2.000 ; free physical = 9561 ; free virtual = 21477
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'qdma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'qdma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'qdma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'qdma_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: gen_ex_cores.tcl
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] blk_mem_gen_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] blk_mem_gen_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] blk_mem_gen_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] blk_mem_gen_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] blk_mem_gen_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] blk_mem_gen_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_bram_ctrl_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_bram_ctrl_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_bram_ctrl_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_bram_ctrl_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_bram_ctrl_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_bram_ctrl_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_bram_ctrl_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_bram_ctrl_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_bram_ctrl_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_bram_ctrl_1'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
update_compile_order: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7978.977 ; gain = 0.000 ; free physical = 9533 ; free virtual = 21461
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xsim/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xsim/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xsim/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xsim/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/modelsim/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/modelsim/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/modelsim/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/modelsim/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/questa/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/questa/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/questa/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/questa/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xcelium/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xcelium/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xcelium/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xcelium/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/vcs/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/vcs/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/vcs/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/vcs/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/riviera/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/riviera/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/riviera/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/riviera/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/activehdl/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/activehdl/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/activehdl/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/activehdl/axi_bram_fmodel_base.cxx'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/axi_bram_fmodel_base.cxx'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/xsim/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/modelsim/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/questa/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/xcelium/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/vcs/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/riviera/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/activehdl/qdma_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:15 ; elapsed = 00:02:25 . Memory (MB): peak = 7978.977 ; gain = 0.000 ; free physical = 9499 ; free virtual = 21444
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
not writing pins
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified combobox.Providing a default widget
set_property -dict [list CONFIG.barlite_mb_pf0 {0} CONFIG.SRIOV_CAP_ENABLE {false} CONFIG.MAILBOX_ENABLE {false} CONFIG.flr_enable {false} CONFIG.pf0_bar0_prefetchable_qdma {false} CONFIG.pf0_bar2_prefetchable_qdma {false} CONFIG.pf1_bar0_prefetchable_qdma {false} CONFIG.pf1_bar2_prefetchable_qdma {false} CONFIG.pf2_bar0_prefetchable_qdma {false} CONFIG.pf2_bar2_prefetchable_qdma {false} CONFIG.pf3_bar0_prefetchable_qdma {false} CONFIG.pf3_bar2_prefetchable_qdma {false} CONFIG.SRIOV_FIRST_VF_OFFSET {1} CONFIG.PF0_SRIOV_FIRST_VF_OFFSET {1} CONFIG.PF1_SRIOV_FIRST_VF_OFFSET {4} CONFIG.PF2_SRIOV_FIRST_VF_OFFSET {7} CONFIG.PF3_SRIOV_FIRST_VF_OFFSET {10} CONFIG.pf0_ari_enabled {false}] [get_ips qdma_0]
generate_target all [get_files  /home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.srcs/sources_1/ip/qdma_0/qdma_0.xci]
catch { config_ip_cache -export [get_ips -all qdma_0] }
export_ip_user_files -of_objects [get_files /home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.srcs/sources_1/ip/qdma_0/qdma_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.srcs/sources_1/ip/qdma_0/qdma_0.xci]
launch_runs qdma_0_synth_1 -jobs 10
[Mon Jun  3 22:57:56 2024] Launched qdma_0_synth_1...
Run output will be captured here: /home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.runs/qdma_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.srcs/sources_1/ip/qdma_0/qdma_0.xci] -directory /home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files -ipstatic_source_dir /home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.cache/compile_simlib/modelsim} {questa=/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.cache/compile_simlib/questa} {xcelium=/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.cache/compile_simlib/xcelium} {vcs=/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.cache/compile_simlib/vcs} {riviera=/home/ncherry/qdma_no_sriov/qdma_0_ex/qdma_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
