Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan 23 12:23:36 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     187         
DPIR-1     Warning           Asynchronous driver check       32          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (252)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (406)
5. checking no_input_delay (11)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (252)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (406)
--------------------------------------------------
 There are 406 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.079        0.000                      0                  335        0.179        0.000                      0                  335        2.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_100_design_1_clk_wiz_0_0   {0.000 5.000}        10.000          100.000         
  clk_VGA_design_1_clk_wiz_0_0   {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0         5.079        0.000                      0                  334        0.179        0.000                      0                  334        4.500        0.000                       0                   181  
  clk_VGA_design_1_clk_wiz_0_0        18.822        0.000                      0                    1        0.264        0.000                      0                    1        9.500        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_100_design_1_clk_wiz_0_0                                  
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_100_design_1_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.847%)  route 3.565ns (81.153%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.543    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.124     0.667 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.943     1.610    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I0_O)        0.124     1.734 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.770     2.504    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X105Y71        LUT3 (Prop_lut3_I2_O)        0.124     2.628 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.900     3.528    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X109Y72        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.669     8.500    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y72        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[12]/C
                         clock pessimism              0.608     9.108    
                         clock uncertainty           -0.072     9.036    
    SLICE_X109Y72        FDRE (Setup_fdre_C_R)       -0.429     8.607    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.847%)  route 3.565ns (81.153%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.543    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.124     0.667 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.943     1.610    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I0_O)        0.124     1.734 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.770     2.504    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X105Y71        LUT3 (Prop_lut3_I2_O)        0.124     2.628 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.900     3.528    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X109Y72        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.669     8.500    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y72        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[13]/C
                         clock pessimism              0.608     9.108    
                         clock uncertainty           -0.072     9.036    
    SLICE_X109Y72        FDRE (Setup_fdre_C_R)       -0.429     8.607    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.847%)  route 3.565ns (81.153%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.543    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.124     0.667 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.943     1.610    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I0_O)        0.124     1.734 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.770     2.504    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X105Y71        LUT3 (Prop_lut3_I2_O)        0.124     2.628 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.900     3.528    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X109Y72        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.669     8.500    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y72        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[14]/C
                         clock pessimism              0.608     9.108    
                         clock uncertainty           -0.072     9.036    
    SLICE_X109Y72        FDRE (Setup_fdre_C_R)       -0.429     8.607    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.847%)  route 3.565ns (81.153%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.543    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.124     0.667 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.943     1.610    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I0_O)        0.124     1.734 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.770     2.504    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X105Y71        LUT3 (Prop_lut3_I2_O)        0.124     2.628 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.900     3.528    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X109Y72        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.669     8.500    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y72        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[15]/C
                         clock pessimism              0.608     9.108    
                         clock uncertainty           -0.072     9.036    
    SLICE_X109Y72        FDRE (Setup_fdre_C_R)       -0.429     8.607    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.828ns (19.048%)  route 3.519ns (80.952%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.543    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.124     0.667 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.943     1.610    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I0_O)        0.124     1.734 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.770     2.504    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X105Y71        LUT3 (Prop_lut3_I2_O)        0.124     2.628 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.854     3.482    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666     8.497    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]/C
                         clock pessimism              0.567     9.064    
                         clock uncertainty           -0.072     8.992    
    SLICE_X109Y75        FDRE (Setup_fdre_C_R)       -0.429     8.563    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.828ns (19.048%)  route 3.519ns (80.952%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.543    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.124     0.667 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.943     1.610    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I0_O)        0.124     1.734 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.770     2.504    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X105Y71        LUT3 (Prop_lut3_I2_O)        0.124     2.628 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.854     3.482    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666     8.497    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]/C
                         clock pessimism              0.567     9.064    
                         clock uncertainty           -0.072     8.992    
    SLICE_X109Y75        FDRE (Setup_fdre_C_R)       -0.429     8.563    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.828ns (19.048%)  route 3.519ns (80.952%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.543    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.124     0.667 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.943     1.610    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I0_O)        0.124     1.734 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.770     2.504    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X105Y71        LUT3 (Prop_lut3_I2_O)        0.124     2.628 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.854     3.482    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666     8.497    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[26]/C
                         clock pessimism              0.567     9.064    
                         clock uncertainty           -0.072     8.992    
    SLICE_X109Y75        FDRE (Setup_fdre_C_R)       -0.429     8.563    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.828ns (19.048%)  route 3.519ns (80.952%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.543    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.124     0.667 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.943     1.610    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I0_O)        0.124     1.734 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.770     2.504    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X105Y71        LUT3 (Prop_lut3_I2_O)        0.124     2.628 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.854     3.482    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666     8.497    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/C
                         clock pessimism              0.567     9.064    
                         clock uncertainty           -0.072     8.992    
    SLICE_X109Y75        FDRE (Setup_fdre_C_R)       -0.429     8.563    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.864%)  route 3.561ns (81.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.543    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.124     0.667 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.943     1.610    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I0_O)        0.124     1.734 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.770     2.504    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X105Y71        LUT3 (Prop_lut3_I2_O)        0.124     2.628 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.896     3.524    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.672     8.503    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[0]/C
                         clock pessimism              0.632     9.135    
                         clock uncertainty           -0.072     9.063    
    SLICE_X109Y69        FDRE (Setup_fdre_C_R)       -0.429     8.634    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.864%)  route 3.561ns (81.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.543    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.124     0.667 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.943     1.610    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I0_O)        0.124     1.734 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.770     2.504    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X105Y71        LUT3 (Prop_lut3_I2_O)        0.124     2.628 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.896     3.524    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.672     8.503    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X109Y69        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                         clock pessimism              0.632     9.135    
                         clock uncertainty           -0.072     9.063    
    SLICE_X109Y69        FDRE (Setup_fdre_C_R)       -0.429     8.634    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  5.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/Q
                         net (fo=3, routed)           0.073    -0.424    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
    SLICE_X102Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.876    -0.864    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X102Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/C
                         clock pessimism              0.251    -0.612    
    SLICE_X102Y60        FDRE (Hold_fdre_C_D)         0.009    -0.603    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.497 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.054    -0.443    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X103Y61        LUT2 (Prop_lut2_I1_O)        0.099    -0.344 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X103Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.876    -0.864    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.238    -0.625    
    SLICE_X103Y61        FDRE (Hold_fdre_C_D)         0.091    -0.534    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.357    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
    SLICE_X102Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.876    -0.864    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X102Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.251    -0.612    
    SLICE_X102Y60        FDRE (Hold_fdre_C_D)         0.063    -0.549    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.598    -0.633    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y72        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/Q
                         net (fo=3, routed)           0.068    -0.438    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]
    SLICE_X105Y72        LUT6 (Prop_lut6_I5_O)        0.099    -0.339 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.339    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[9]
    SLICE_X105Y72        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.866    -0.874    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y72        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X105Y72        FDRE (Hold_fdre_C_D)         0.092    -0.541    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.441%)  route 0.103ns (44.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.607    -0.624    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[3]/Q
                         net (fo=5, routed)           0.103    -0.394    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[3]
    SLICE_X102Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.877    -0.863    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X102Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]/C
                         clock pessimism              0.251    -0.611    
    SLICE_X102Y59        FDRE (Hold_fdre_C_D)         0.010    -0.601    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.607    -0.624    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.133    -0.350    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]
    SLICE_X102Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.877    -0.863    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X102Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/C
                         clock pessimism              0.251    -0.611    
    SLICE_X102Y59        FDRE (Hold_fdre_C_D)         0.053    -0.558    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.459%)  route 0.122ns (39.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.122    -0.363    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
    SLICE_X103Y60        LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.318    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[9]
    SLICE_X103Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.876    -0.864    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X103Y60        FDRE (Hold_fdre_C_D)         0.092    -0.533    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y73        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.345    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X105Y73        LUT4 (Prop_lut4_I2_O)        0.048    -0.297 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[3]
    SLICE_X105Y73        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.864    -0.876    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y73        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/C
                         clock pessimism              0.253    -0.622    
    SLICE_X105Y73        FDRE (Hold_fdre_C_D)         0.107    -0.515    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y73        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.344    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.045    -0.299 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[4]
    SLICE_X105Y73        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.864    -0.876    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y73        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/C
                         clock pessimism              0.253    -0.622    
    SLICE_X105Y73        FDRE (Hold_fdre_C_D)         0.092    -0.530    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y73        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.345    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X105Y73        LUT3 (Prop_lut3_I1_O)        0.045    -0.300 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[2]
    SLICE_X105Y73        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.864    -0.876    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y73        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
                         clock pessimism              0.253    -0.622    
    SLICE_X105Y73        FDRE (Hold_fdre_C_D)         0.091    -0.531    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_design_1_clk_wiz_0_0
  To Clock:  clk_VGA_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.822ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@20.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.624%)  route 0.533ns (45.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.533    -0.009    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.115 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.115    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 18.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.175    -0.334    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.289 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           385 Endpoints
Min Delay           385 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.994ns  (logic 22.503ns (42.463%)  route 30.491ns (57.537%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=7 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
    SLICE_X96Y57         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/Q
                         net (fo=3, routed)           0.831     1.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[5]
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.547     3.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.020     7.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[3]
                         net (fo=16, routed)          1.999     9.297    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_102
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.146     9.443 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53/O
                         net (fo=2, routed)           0.857    10.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53_n_0
    SLICE_X92Y63         LUT4 (Prop_lut4_I3_O)        0.328    10.628 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    10.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24/O[3]
                         net (fo=3, routed)           1.209    12.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24_n_4
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.787 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36/O
                         net (fo=2, routed)           1.003    13.790    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.942 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12/O
                         net (fo=2, routed)           1.111    15.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    15.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           1.262    17.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X93Y72         LUT3 (Prop_lut3_I0_O)        0.334    18.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92/O
                         net (fo=2, routed)           1.048    19.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I0_O)        0.326    19.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    19.406    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.046 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.829    20.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X92Y73         LUT4 (Prop_lut4_I1_O)        0.306    21.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    21.181    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.122    22.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.443    24.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X89Y68         LUT5 (Prop_lut5_I2_O)        0.124    24.374 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.908    25.281    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X90Y68         LUT6 (Prop_lut6_I4_O)        0.124    25.405 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=1, routed)           0.992    26.397    design_1_i/object_positie_1/U0/value_1[7]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    30.053 r  design_1_i/object_positie_1/U0/position_y_10/P[9]
                         net (fo=6, routed)           1.342    31.395    design_1_i/object_positie_1/U0/position_y_10_n_96
    SLICE_X92Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.519 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.519    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.052 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.052    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.169 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.169    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.286 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.286    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.403 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.403    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.726 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.385    34.112    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_6
    SLICE_X89Y56         LUT2 (Prop_lut2_I1_O)        0.306    34.418 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    34.418    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.819 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.819    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.153 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/O[1]
                         net (fo=2, routed)           1.356    36.509    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_6
    SLICE_X89Y51         LUT3 (Prop_lut3_I2_O)        0.331    36.840 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49/O
                         net (fo=2, routed)           0.860    37.700    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I3_O)        0.332    38.032 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    38.032    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.430 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.430    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.764 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.053    39.817    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_6
    SLICE_X92Y51         LUT4 (Prop_lut4_I2_O)        0.303    40.120 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    40.120    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.653 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.653    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.882 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.814    42.696    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y73         LUT3 (Prop_lut3_I0_O)        0.310    43.006 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.475    43.481    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.124    43.605 f  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.067    45.672    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X81Y79         LUT1 (Prop_lut1_I0_O)        0.124    45.796 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    45.796    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.346 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.346    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.680 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.974    47.654    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links4[8]
    SLICE_X83Y82         LUT4 (Prop_lut4_I1_O)        0.303    47.957 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.957    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    48.414 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0/CO[1]
                         net (fo=1, routed)           0.982    49.396    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links316_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I2_O)        0.329    49.725 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.089    50.814    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I2_O)        0.124    50.938 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0/O
                         net (fo=2, routed)           1.437    52.376    design_1_i/positie_balletje_0/U0/angle_index[0]
    SLICE_X95Y73         LUT6 (Prop_lut6_I3_O)        0.124    52.500 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.494    52.994    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X98Y72         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.994ns  (logic 22.503ns (42.463%)  route 30.491ns (57.537%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=7 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
    SLICE_X96Y57         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/Q
                         net (fo=3, routed)           0.831     1.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[5]
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.547     3.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.020     7.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[3]
                         net (fo=16, routed)          1.999     9.297    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_102
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.146     9.443 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53/O
                         net (fo=2, routed)           0.857    10.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53_n_0
    SLICE_X92Y63         LUT4 (Prop_lut4_I3_O)        0.328    10.628 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    10.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24/O[3]
                         net (fo=3, routed)           1.209    12.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24_n_4
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.787 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36/O
                         net (fo=2, routed)           1.003    13.790    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.942 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12/O
                         net (fo=2, routed)           1.111    15.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    15.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           1.262    17.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X93Y72         LUT3 (Prop_lut3_I0_O)        0.334    18.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92/O
                         net (fo=2, routed)           1.048    19.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I0_O)        0.326    19.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    19.406    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.046 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.829    20.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X92Y73         LUT4 (Prop_lut4_I1_O)        0.306    21.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    21.181    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.122    22.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.443    24.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X89Y68         LUT5 (Prop_lut5_I2_O)        0.124    24.374 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.908    25.281    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X90Y68         LUT6 (Prop_lut6_I4_O)        0.124    25.405 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=1, routed)           0.992    26.397    design_1_i/object_positie_1/U0/value_1[7]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    30.053 r  design_1_i/object_positie_1/U0/position_y_10/P[9]
                         net (fo=6, routed)           1.342    31.395    design_1_i/object_positie_1/U0/position_y_10_n_96
    SLICE_X92Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.519 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.519    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.052 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.052    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.169 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.169    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.286 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.286    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.403 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.403    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.726 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.385    34.112    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_6
    SLICE_X89Y56         LUT2 (Prop_lut2_I1_O)        0.306    34.418 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    34.418    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.819 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.819    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.153 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/O[1]
                         net (fo=2, routed)           1.356    36.509    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_6
    SLICE_X89Y51         LUT3 (Prop_lut3_I2_O)        0.331    36.840 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49/O
                         net (fo=2, routed)           0.860    37.700    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I3_O)        0.332    38.032 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    38.032    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.430 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.430    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.764 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.053    39.817    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_6
    SLICE_X92Y51         LUT4 (Prop_lut4_I2_O)        0.303    40.120 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    40.120    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.653 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.653    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.882 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.814    42.696    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y73         LUT3 (Prop_lut3_I0_O)        0.310    43.006 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.475    43.481    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.124    43.605 f  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.067    45.672    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X81Y79         LUT1 (Prop_lut1_I0_O)        0.124    45.796 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    45.796    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.346 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.346    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.680 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.974    47.654    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links4[8]
    SLICE_X83Y82         LUT4 (Prop_lut4_I1_O)        0.303    47.957 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.957    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    48.414 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0/CO[1]
                         net (fo=1, routed)           0.982    49.396    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links316_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I2_O)        0.329    49.725 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.089    50.814    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I2_O)        0.124    50.938 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0/O
                         net (fo=2, routed)           1.437    52.376    design_1_i/positie_balletje_0/U0/angle_index[0]
    SLICE_X95Y73         LUT6 (Prop_lut6_I3_O)        0.124    52.500 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.494    52.994    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X98Y72         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.994ns  (logic 22.503ns (42.463%)  route 30.491ns (57.537%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=7 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
    SLICE_X96Y57         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/Q
                         net (fo=3, routed)           0.831     1.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[5]
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.547     3.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.020     7.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[3]
                         net (fo=16, routed)          1.999     9.297    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_102
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.146     9.443 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53/O
                         net (fo=2, routed)           0.857    10.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53_n_0
    SLICE_X92Y63         LUT4 (Prop_lut4_I3_O)        0.328    10.628 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    10.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24/O[3]
                         net (fo=3, routed)           1.209    12.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24_n_4
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.787 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36/O
                         net (fo=2, routed)           1.003    13.790    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.942 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12/O
                         net (fo=2, routed)           1.111    15.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    15.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           1.262    17.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X93Y72         LUT3 (Prop_lut3_I0_O)        0.334    18.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92/O
                         net (fo=2, routed)           1.048    19.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I0_O)        0.326    19.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    19.406    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.046 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.829    20.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X92Y73         LUT4 (Prop_lut4_I1_O)        0.306    21.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    21.181    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.122    22.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.443    24.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X89Y68         LUT5 (Prop_lut5_I2_O)        0.124    24.374 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.908    25.281    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X90Y68         LUT6 (Prop_lut6_I4_O)        0.124    25.405 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=1, routed)           0.992    26.397    design_1_i/object_positie_1/U0/value_1[7]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    30.053 r  design_1_i/object_positie_1/U0/position_y_10/P[9]
                         net (fo=6, routed)           1.342    31.395    design_1_i/object_positie_1/U0/position_y_10_n_96
    SLICE_X92Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.519 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.519    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.052 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.052    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.169 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.169    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.286 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.286    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.403 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.403    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.726 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.385    34.112    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_6
    SLICE_X89Y56         LUT2 (Prop_lut2_I1_O)        0.306    34.418 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    34.418    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.819 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.819    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.153 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/O[1]
                         net (fo=2, routed)           1.356    36.509    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_6
    SLICE_X89Y51         LUT3 (Prop_lut3_I2_O)        0.331    36.840 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49/O
                         net (fo=2, routed)           0.860    37.700    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I3_O)        0.332    38.032 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    38.032    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.430 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.430    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.764 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.053    39.817    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_6
    SLICE_X92Y51         LUT4 (Prop_lut4_I2_O)        0.303    40.120 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    40.120    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.653 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.653    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.882 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.814    42.696    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y73         LUT3 (Prop_lut3_I0_O)        0.310    43.006 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.475    43.481    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.124    43.605 f  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.067    45.672    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X81Y79         LUT1 (Prop_lut1_I0_O)        0.124    45.796 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    45.796    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.346 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.346    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.680 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.974    47.654    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links4[8]
    SLICE_X83Y82         LUT4 (Prop_lut4_I1_O)        0.303    47.957 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.957    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    48.414 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0/CO[1]
                         net (fo=1, routed)           0.982    49.396    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links316_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I2_O)        0.329    49.725 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.089    50.814    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I2_O)        0.124    50.938 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0/O
                         net (fo=2, routed)           1.437    52.376    design_1_i/positie_balletje_0/U0/angle_index[0]
    SLICE_X95Y73         LUT6 (Prop_lut6_I3_O)        0.124    52.500 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.494    52.994    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X98Y72         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.891ns  (logic 22.503ns (42.546%)  route 30.388ns (57.454%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=7 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
    SLICE_X96Y57         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/Q
                         net (fo=3, routed)           0.831     1.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[5]
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.547     3.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.020     7.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[3]
                         net (fo=16, routed)          1.999     9.297    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_102
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.146     9.443 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53/O
                         net (fo=2, routed)           0.857    10.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53_n_0
    SLICE_X92Y63         LUT4 (Prop_lut4_I3_O)        0.328    10.628 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    10.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24/O[3]
                         net (fo=3, routed)           1.209    12.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24_n_4
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.787 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36/O
                         net (fo=2, routed)           1.003    13.790    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.942 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12/O
                         net (fo=2, routed)           1.111    15.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    15.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           1.262    17.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X93Y72         LUT3 (Prop_lut3_I0_O)        0.334    18.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92/O
                         net (fo=2, routed)           1.048    19.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I0_O)        0.326    19.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    19.406    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.046 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.829    20.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X92Y73         LUT4 (Prop_lut4_I1_O)        0.306    21.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    21.181    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.122    22.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.443    24.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X89Y68         LUT5 (Prop_lut5_I2_O)        0.124    24.374 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.908    25.281    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X90Y68         LUT6 (Prop_lut6_I4_O)        0.124    25.405 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=1, routed)           0.992    26.397    design_1_i/object_positie_1/U0/value_1[7]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    30.053 r  design_1_i/object_positie_1/U0/position_y_10/P[9]
                         net (fo=6, routed)           1.342    31.395    design_1_i/object_positie_1/U0/position_y_10_n_96
    SLICE_X92Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.519 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.519    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.052 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.052    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.169 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.169    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.286 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.286    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.403 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.403    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.726 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.385    34.112    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_6
    SLICE_X89Y56         LUT2 (Prop_lut2_I1_O)        0.306    34.418 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    34.418    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.819 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.819    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.153 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/O[1]
                         net (fo=2, routed)           1.356    36.509    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_6
    SLICE_X89Y51         LUT3 (Prop_lut3_I2_O)        0.331    36.840 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49/O
                         net (fo=2, routed)           0.860    37.700    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I3_O)        0.332    38.032 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    38.032    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.430 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.430    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.764 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.053    39.817    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_6
    SLICE_X92Y51         LUT4 (Prop_lut4_I2_O)        0.303    40.120 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    40.120    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.653 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.653    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.882 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.814    42.696    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y73         LUT3 (Prop_lut3_I0_O)        0.310    43.006 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.475    43.481    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.124    43.605 f  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.067    45.672    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X81Y79         LUT1 (Prop_lut1_I0_O)        0.124    45.796 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    45.796    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.346 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.346    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.680 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.974    47.654    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links4[8]
    SLICE_X83Y82         LUT4 (Prop_lut4_I1_O)        0.303    47.957 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.957    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    48.414 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0/CO[1]
                         net (fo=1, routed)           0.982    49.396    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links316_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I2_O)        0.329    49.725 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.089    50.814    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I2_O)        0.124    50.938 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0/O
                         net (fo=2, routed)           1.437    52.376    design_1_i/positie_balletje_0/U0/angle_index[0]
    SLICE_X95Y73         LUT6 (Prop_lut6_I3_O)        0.124    52.500 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.391    52.891    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X94Y73         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.711ns  (logic 22.529ns (42.741%)  route 30.182ns (57.259%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=7 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
    SLICE_X96Y57         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/Q
                         net (fo=3, routed)           0.831     1.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[5]
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.547     3.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.020     7.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[3]
                         net (fo=16, routed)          1.999     9.297    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_102
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.146     9.443 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53/O
                         net (fo=2, routed)           0.857    10.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53_n_0
    SLICE_X92Y63         LUT4 (Prop_lut4_I3_O)        0.328    10.628 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    10.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24/O[3]
                         net (fo=3, routed)           1.209    12.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24_n_4
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.787 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36/O
                         net (fo=2, routed)           1.003    13.790    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.942 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12/O
                         net (fo=2, routed)           1.111    15.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    15.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           1.262    17.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X93Y72         LUT3 (Prop_lut3_I0_O)        0.334    18.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92/O
                         net (fo=2, routed)           1.048    19.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I0_O)        0.326    19.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    19.406    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.046 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.829    20.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X92Y73         LUT4 (Prop_lut4_I1_O)        0.306    21.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    21.181    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.122    22.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.443    24.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X89Y68         LUT5 (Prop_lut5_I2_O)        0.124    24.374 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.908    25.281    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X90Y68         LUT6 (Prop_lut6_I4_O)        0.124    25.405 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=1, routed)           0.992    26.397    design_1_i/object_positie_1/U0/value_1[7]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    30.053 r  design_1_i/object_positie_1/U0/position_y_10/P[9]
                         net (fo=6, routed)           1.342    31.395    design_1_i/object_positie_1/U0/position_y_10_n_96
    SLICE_X92Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.519 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.519    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.052 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.052    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.169 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.169    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.286 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.286    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.403 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.403    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.726 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.385    34.112    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_6
    SLICE_X89Y56         LUT2 (Prop_lut2_I1_O)        0.306    34.418 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    34.418    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.819 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.819    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.153 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/O[1]
                         net (fo=2, routed)           1.356    36.509    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_6
    SLICE_X89Y51         LUT3 (Prop_lut3_I2_O)        0.331    36.840 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49/O
                         net (fo=2, routed)           0.860    37.700    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I3_O)        0.332    38.032 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    38.032    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.430 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.430    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.764 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.053    39.817    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_6
    SLICE_X92Y51         LUT4 (Prop_lut4_I2_O)        0.303    40.120 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    40.120    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.653 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.653    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.882 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.814    42.696    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y73         LUT3 (Prop_lut3_I0_O)        0.310    43.006 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.475    43.481    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.124    43.605 f  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.067    45.672    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X81Y79         LUT1 (Prop_lut1_I0_O)        0.124    45.796 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    45.796    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.346 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.346    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.680 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.974    47.654    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links4[8]
    SLICE_X83Y82         LUT4 (Prop_lut4_I1_O)        0.303    47.957 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.957    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    48.414 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0/CO[1]
                         net (fo=1, routed)           0.982    49.396    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links316_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I2_O)        0.329    49.725 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.091    50.816    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.940 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.621    52.561    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X98Y72         LUT5 (Prop_lut5_I2_O)        0.150    52.711 r  design_1_i/positie_balletje_0/U0/angle[3]_i_2/O
                         net (fo=1, routed)           0.000    52.711    design_1_i/positie_balletje_0/U0/angle[3]_i_2_n_0
    SLICE_X98Y72         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.703ns  (logic 22.531ns (42.751%)  route 30.172ns (57.249%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=7 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
    SLICE_X96Y57         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/Q
                         net (fo=3, routed)           0.831     1.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[5]
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.547     3.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.020     7.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[3]
                         net (fo=16, routed)          1.999     9.297    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_102
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.146     9.443 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53/O
                         net (fo=2, routed)           0.857    10.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53_n_0
    SLICE_X92Y63         LUT4 (Prop_lut4_I3_O)        0.328    10.628 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    10.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24/O[3]
                         net (fo=3, routed)           1.209    12.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24_n_4
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.787 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36/O
                         net (fo=2, routed)           1.003    13.790    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.942 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12/O
                         net (fo=2, routed)           1.111    15.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    15.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           1.262    17.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X93Y72         LUT3 (Prop_lut3_I0_O)        0.334    18.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92/O
                         net (fo=2, routed)           1.048    19.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I0_O)        0.326    19.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    19.406    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.046 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.829    20.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X92Y73         LUT4 (Prop_lut4_I1_O)        0.306    21.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    21.181    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.122    22.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.443    24.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X89Y68         LUT5 (Prop_lut5_I2_O)        0.124    24.374 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.908    25.281    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X90Y68         LUT6 (Prop_lut6_I4_O)        0.124    25.405 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=1, routed)           0.992    26.397    design_1_i/object_positie_1/U0/value_1[7]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    30.053 r  design_1_i/object_positie_1/U0/position_y_10/P[9]
                         net (fo=6, routed)           1.342    31.395    design_1_i/object_positie_1/U0/position_y_10_n_96
    SLICE_X92Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.519 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.519    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.052 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.052    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.169 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.169    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.286 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.286    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.403 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.403    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.726 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.385    34.112    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_6
    SLICE_X89Y56         LUT2 (Prop_lut2_I1_O)        0.306    34.418 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    34.418    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.819 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.819    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.153 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/O[1]
                         net (fo=2, routed)           1.356    36.509    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_6
    SLICE_X89Y51         LUT3 (Prop_lut3_I2_O)        0.331    36.840 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49/O
                         net (fo=2, routed)           0.860    37.700    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I3_O)        0.332    38.032 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    38.032    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.430 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.430    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.764 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.053    39.817    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_6
    SLICE_X92Y51         LUT4 (Prop_lut4_I2_O)        0.303    40.120 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    40.120    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.653 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.653    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.882 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.814    42.696    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y73         LUT3 (Prop_lut3_I0_O)        0.310    43.006 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.475    43.481    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.124    43.605 f  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.067    45.672    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X81Y79         LUT1 (Prop_lut1_I0_O)        0.124    45.796 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    45.796    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.346 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.346    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.680 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.974    47.654    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links4[8]
    SLICE_X83Y82         LUT4 (Prop_lut4_I1_O)        0.303    47.957 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.957    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    48.414 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0/CO[1]
                         net (fo=1, routed)           0.982    49.396    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links316_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I2_O)        0.329    49.725 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.091    50.816    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.940 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.611    52.551    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X98Y72         LUT5 (Prop_lut5_I3_O)        0.152    52.703 r  design_1_i/positie_balletje_0/U0/angle[2]_i_1/O
                         net (fo=1, routed)           0.000    52.703    design_1_i/positie_balletje_0/U0/angle[2]_i_1_n_0
    SLICE_X98Y72         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.685ns  (logic 22.503ns (42.712%)  route 30.182ns (57.288%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=7 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
    SLICE_X96Y57         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/Q
                         net (fo=3, routed)           0.831     1.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[5]
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.547     3.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.020     7.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[3]
                         net (fo=16, routed)          1.999     9.297    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_102
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.146     9.443 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53/O
                         net (fo=2, routed)           0.857    10.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53_n_0
    SLICE_X92Y63         LUT4 (Prop_lut4_I3_O)        0.328    10.628 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    10.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24/O[3]
                         net (fo=3, routed)           1.209    12.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24_n_4
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.787 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36/O
                         net (fo=2, routed)           1.003    13.790    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.942 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12/O
                         net (fo=2, routed)           1.111    15.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    15.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           1.262    17.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X93Y72         LUT3 (Prop_lut3_I0_O)        0.334    18.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92/O
                         net (fo=2, routed)           1.048    19.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I0_O)        0.326    19.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    19.406    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.046 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.829    20.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X92Y73         LUT4 (Prop_lut4_I1_O)        0.306    21.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    21.181    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.122    22.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.443    24.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X89Y68         LUT5 (Prop_lut5_I2_O)        0.124    24.374 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.908    25.281    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X90Y68         LUT6 (Prop_lut6_I4_O)        0.124    25.405 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=1, routed)           0.992    26.397    design_1_i/object_positie_1/U0/value_1[7]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    30.053 r  design_1_i/object_positie_1/U0/position_y_10/P[9]
                         net (fo=6, routed)           1.342    31.395    design_1_i/object_positie_1/U0/position_y_10_n_96
    SLICE_X92Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.519 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.519    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.052 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.052    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.169 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.169    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.286 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.286    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.403 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.403    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.726 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.385    34.112    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_6
    SLICE_X89Y56         LUT2 (Prop_lut2_I1_O)        0.306    34.418 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    34.418    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.819 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.819    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.153 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/O[1]
                         net (fo=2, routed)           1.356    36.509    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_6
    SLICE_X89Y51         LUT3 (Prop_lut3_I2_O)        0.331    36.840 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49/O
                         net (fo=2, routed)           0.860    37.700    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I3_O)        0.332    38.032 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    38.032    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.430 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.430    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.764 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.053    39.817    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_6
    SLICE_X92Y51         LUT4 (Prop_lut4_I2_O)        0.303    40.120 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    40.120    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.653 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.653    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.882 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.814    42.696    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y73         LUT3 (Prop_lut3_I0_O)        0.310    43.006 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.475    43.481    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.124    43.605 f  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.067    45.672    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X81Y79         LUT1 (Prop_lut1_I0_O)        0.124    45.796 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    45.796    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.346 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.346    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.680 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.974    47.654    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links4[8]
    SLICE_X83Y82         LUT4 (Prop_lut4_I1_O)        0.303    47.957 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.957    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    48.414 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0/CO[1]
                         net (fo=1, routed)           0.982    49.396    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links316_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I2_O)        0.329    49.725 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.091    50.816    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.940 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.621    52.561    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X98Y72         LUT5 (Prop_lut5_I3_O)        0.124    52.685 r  design_1_i/positie_balletje_0/U0/angle[1]_i_1/O
                         net (fo=1, routed)           0.000    52.685    design_1_i/positie_balletje_0/U0/angle[1]_i_1_n_0
    SLICE_X98Y72         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.635ns  (logic 22.627ns (42.989%)  route 30.008ns (57.011%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=7 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
    SLICE_X96Y57         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/Q
                         net (fo=3, routed)           0.831     1.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[5]
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.547     3.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.020     7.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[3]
                         net (fo=16, routed)          1.999     9.297    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_102
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.146     9.443 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53/O
                         net (fo=2, routed)           0.857    10.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53_n_0
    SLICE_X92Y63         LUT4 (Prop_lut4_I3_O)        0.328    10.628 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    10.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24/O[3]
                         net (fo=3, routed)           1.209    12.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24_n_4
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.787 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36/O
                         net (fo=2, routed)           1.003    13.790    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.942 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12/O
                         net (fo=2, routed)           1.111    15.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    15.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           1.262    17.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X93Y72         LUT3 (Prop_lut3_I0_O)        0.334    18.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92/O
                         net (fo=2, routed)           1.048    19.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I0_O)        0.326    19.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    19.406    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.046 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.829    20.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X92Y73         LUT4 (Prop_lut4_I1_O)        0.306    21.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    21.181    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.122    22.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.443    24.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X89Y68         LUT5 (Prop_lut5_I2_O)        0.124    24.374 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.908    25.281    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X90Y68         LUT6 (Prop_lut6_I4_O)        0.124    25.405 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=1, routed)           0.992    26.397    design_1_i/object_positie_1/U0/value_1[7]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    30.053 r  design_1_i/object_positie_1/U0/position_y_10/P[9]
                         net (fo=6, routed)           1.342    31.395    design_1_i/object_positie_1/U0/position_y_10_n_96
    SLICE_X92Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.519 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.519    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.052 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.052    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.169 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.169    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.286 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.286    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.403 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.403    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.726 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.385    34.112    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_6
    SLICE_X89Y56         LUT2 (Prop_lut2_I1_O)        0.306    34.418 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    34.418    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.819 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.819    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.153 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/O[1]
                         net (fo=2, routed)           1.356    36.509    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_6
    SLICE_X89Y51         LUT3 (Prop_lut3_I2_O)        0.331    36.840 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49/O
                         net (fo=2, routed)           0.860    37.700    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I3_O)        0.332    38.032 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    38.032    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.430 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.430    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.764 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.053    39.817    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_6
    SLICE_X92Y51         LUT4 (Prop_lut4_I2_O)        0.303    40.120 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    40.120    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.653 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.653    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.882 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.814    42.696    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y73         LUT3 (Prop_lut3_I0_O)        0.310    43.006 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.475    43.481    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.124    43.605 f  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.067    45.672    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X81Y79         LUT1 (Prop_lut1_I0_O)        0.124    45.796 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    45.796    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.346 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.346    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.680 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.974    47.654    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links4[8]
    SLICE_X83Y82         LUT4 (Prop_lut4_I1_O)        0.303    47.957 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.957    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    48.414 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0/CO[1]
                         net (fo=1, routed)           0.982    49.396    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links316_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I2_O)        0.329    49.725 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.091    50.816    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.940 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.292    52.233    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X95Y73         LUT6 (Prop_lut6_I4_O)        0.124    52.357 r  design_1_i/positie_balletje_0/U0/y_dir_i_2/O
                         net (fo=1, routed)           0.154    52.511    design_1_i/positie_balletje_0/U0/y_dir_i_2_n_0
    SLICE_X95Y73         LUT6 (Prop_lut6_I0_O)        0.124    52.635 r  design_1_i/positie_balletje_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000    52.635    design_1_i/positie_balletje_0/U0/y_dir_i_1_n_0
    SLICE_X95Y73         FDPE                                         r  design_1_i/positie_balletje_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.170ns  (logic 22.503ns (43.134%)  route 29.667ns (56.866%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT3=6 LUT4=7 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
    SLICE_X96Y57         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/Q
                         net (fo=3, routed)           0.831     1.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[5]
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.547     3.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.020     7.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[3]
                         net (fo=16, routed)          1.999     9.297    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_102
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.146     9.443 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53/O
                         net (fo=2, routed)           0.857    10.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53_n_0
    SLICE_X92Y63         LUT4 (Prop_lut4_I3_O)        0.328    10.628 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    10.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24/O[3]
                         net (fo=3, routed)           1.209    12.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24_n_4
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.787 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36/O
                         net (fo=2, routed)           1.003    13.790    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.942 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12/O
                         net (fo=2, routed)           1.111    15.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    15.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           1.262    17.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X93Y72         LUT3 (Prop_lut3_I0_O)        0.334    18.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92/O
                         net (fo=2, routed)           1.048    19.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I0_O)        0.326    19.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    19.406    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.046 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.829    20.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X92Y73         LUT4 (Prop_lut4_I1_O)        0.306    21.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    21.181    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.122    22.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.443    24.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X89Y68         LUT5 (Prop_lut5_I2_O)        0.124    24.374 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.908    25.281    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X90Y68         LUT6 (Prop_lut6_I4_O)        0.124    25.405 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=1, routed)           0.992    26.397    design_1_i/object_positie_1/U0/value_1[7]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    30.053 r  design_1_i/object_positie_1/U0/position_y_10/P[9]
                         net (fo=6, routed)           1.342    31.395    design_1_i/object_positie_1/U0/position_y_10_n_96
    SLICE_X92Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.519 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.519    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_13_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.052 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.052    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.169 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.169    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.286 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.286    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.403 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.403    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.726 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.385    34.112    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_6
    SLICE_X89Y56         LUT2 (Prop_lut2_I1_O)        0.306    34.418 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    34.418    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_117_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.819 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.819    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.153 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/O[1]
                         net (fo=2, routed)           1.356    36.509    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_6
    SLICE_X89Y51         LUT3 (Prop_lut3_I2_O)        0.331    36.840 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49/O
                         net (fo=2, routed)           0.860    37.700    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_49_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I3_O)        0.332    38.032 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    38.032    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_53_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.430 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.430    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.764 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.053    39.817    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_6
    SLICE_X92Y51         LUT4 (Prop_lut4_I2_O)        0.303    40.120 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    40.120    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_23_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.653 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.653    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_3_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.882 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.814    42.696    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y73         LUT3 (Prop_lut3_I0_O)        0.310    43.006 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.475    43.481    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.124    43.605 f  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.067    45.672    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X81Y79         LUT1 (Prop_lut1_I0_O)        0.124    45.796 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    45.796    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_11_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.346 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.346    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__5_carry_i_9_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.680 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.974    47.654    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links4[8]
    SLICE_X83Y82         LUT4 (Prop_lut4_I1_O)        0.303    47.957 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.957    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0_i_4_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    48.414 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__21_carry__0/CO[1]
                         net (fo=1, routed)           0.982    49.396    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links316_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I2_O)        0.329    49.725 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.091    50.816    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I5_O)        0.124    50.940 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.105    52.046    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X94Y73         LUT2 (Prop_lut2_I0_O)        0.124    52.170 r  design_1_i/positie_balletje_0/U0/angle[0]_i_1/O
                         net (fo=1, routed)           0.000    52.170    design_1_i/positie_balletje_0/U0/angle[0]_i_1_n_0
    SLICE_X94Y73         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.385ns  (logic 21.926ns (43.517%)  route 28.459ns (56.483%))
  Logic Levels:           47  (CARRY4=23 DSP48E1=2 LDCE=1 LUT2=3 LUT3=6 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/G
    SLICE_X96Y57         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/Q
                         net (fo=3, routed)           0.831     1.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[5]
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.731 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.547     3.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.020     7.298 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[3]
                         net (fo=16, routed)          1.999     9.297    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_102
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.146     9.443 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53/O
                         net (fo=2, routed)           0.857    10.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_53_n_0
    SLICE_X92Y63         LUT4 (Prop_lut4_I3_O)        0.328    10.628 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    10.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_57_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.271 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24/O[3]
                         net (fo=3, routed)           1.209    12.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_24_n_4
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.787 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36/O
                         net (fo=2, routed)           1.003    13.790    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_36_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.942 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12/O
                         net (fo=2, routed)           1.111    15.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_12_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    15.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_16_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           1.262    17.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X93Y72         LUT3 (Prop_lut3_I0_O)        0.334    18.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92/O
                         net (fo=2, routed)           1.048    19.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X93Y72         LUT4 (Prop_lut4_I0_O)        0.326    19.406 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    19.406    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_96_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.046 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.829    20.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X92Y73         LUT4 (Prop_lut4_I1_O)        0.306    21.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    21.181    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.122    22.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.611    24.417    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I2_O)        0.124    24.541 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[1]_INST_0/O
                         net (fo=2, routed)           0.867    25.408    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[1]
    SLICE_X89Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.532 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[1]_INST_0/O
                         net (fo=1, routed)           0.999    26.531    design_1_i/object_positie_1/U0/value_2[1]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[1]_P[12])
                                                      3.656    30.187 r  design_1_i/object_positie_1/U0/position_y_20/P[12]
                         net (fo=6, routed)           2.060    32.248    design_1_i/object_positie_1/U0/position_y_20_n_93
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.124    32.372 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.372    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_10_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.904 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.904    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_2_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.018 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.018    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.132 r  design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.132    design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.354 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2/O[0]
                         net (fo=13, routed)          1.930    35.284    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2_n_7
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.299    35.583 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    35.583    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_111_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.981 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.981    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_86_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.315 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_56/O[1]
                         net (fo=2, routed)           0.955    37.270    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_56_n_6
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.331    37.601 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28/O
                         net (fo=2, routed)           1.270    38.871    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I3_O)        0.326    39.197 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    39.197    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.747 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.747    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.081 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    40.926    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2_n_6
    SLICE_X65Y63         LUT4 (Prop_lut4_I2_O)        0.303    41.229 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.229    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    41.799 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.108    42.908    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1_n_1
    SLICE_X81Y73         LUT3 (Prop_lut3_I0_O)        0.307    43.215 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.481    43.696    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1_n_0
    SLICE_X81Y73         LUT5 (Prop_lut5_I0_O)        0.326    44.022 r  design_1_i/object_positie_1/U0/position_y_2[8]_INST_0/O
                         net (fo=18, routed)          1.560    45.582    design_1_i/aanraking_herkennen_0/U0/positie_peddel_rechts[8]
    SLICE_X89Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.967 r  design_1_i/aanraking_herkennen_0/U0/_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.967    design_1_i/aanraking_herkennen_0/U0/_carry__0_i_5_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.189 r  design_1_i/aanraking_herkennen_0/U0/_carry__1_i_3/O[0]
                         net (fo=1, routed)           0.669    46.858    design_1_i/aanraking_herkennen_0/U0/_carry__1_i_3_n_7
    SLICE_X88Y75         LUT2 (Prop_lut2_I1_O)        0.299    47.157 r  design_1_i/aanraking_herkennen_0/U0/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.157    design_1_i/aanraking_herkennen_0/U0/_carry__1_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    47.648 f  design_1_i/aanraking_herkennen_0/U0/_carry__1/CO[1]
                         net (fo=1, routed)           1.024    48.672    design_1_i/aanraking_herkennen_0/U0/_carry__1_n_2
    SLICE_X93Y77         LUT6 (Prop_lut6_I5_O)        0.329    49.001 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_INST_0/O
                         net (fo=3, routed)           1.260    50.261    design_1_i/positie_balletje_0/U0/peddel_touch
    SLICE_X97Y79         LUT6 (Prop_lut6_I1_O)        0.124    50.385 r  design_1_i/positie_balletje_0/U0/x_dir_i_1/O
                         net (fo=1, routed)           0.000    50.385    design_1_i/positie_balletje_0/U0/x_dir_i_1_n_0
    SLICE_X97Y79         FDPE                                         r  design_1_i/positie_balletje_0/U0/x_dir_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/HSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hs_reg/C
    SLICE_X106Y84        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hs_reg/Q
                         net (fo=1, routed)           0.065     0.206    design_1_i/beeld_generator_0/U0/hs
    SLICE_X106Y84        FDCE                                         r  design_1_i/beeld_generator_0/U0/HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/VSYNC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/tekenen_balletje/U0/VSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y84         FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/VSYNC_reg/C
    SLICE_X96Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/beeld_generator_0/U0/VSYNC_reg/Q
                         net (fo=1, routed)           0.082     0.246    design_1_i/tekenen_balletje/U0/VSYNC_i
    SLICE_X97Y84         FDRE                                         r  design_1_i/tekenen_balletje/U0/VSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/HSYNC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/tekenen_balletje/U0/HSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/HSYNC_reg/C
    SLICE_X106Y84        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/beeld_generator_0/U0/HSYNC_reg/Q
                         net (fo=1, routed)           0.119     0.247    design_1_i/tekenen_balletje/U0/HSYNC_i
    SLICE_X106Y85        FDRE                                         r  design_1_i/tekenen_balletje/U0/HSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vs_reg/C
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vs_reg/Q
                         net (fo=1, routed)           0.110     0.251    design_1_i/beeld_generator_0/U0/vs
    SLICE_X96Y84         FDCE                                         r  design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_object_1/U0/HSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_object_0/U0/HSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDRE                         0.000     0.000 r  design_1_i/tekenen_object_1/U0/HSYNC_o_reg/C
    SLICE_X107Y85        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_object_1/U0/HSYNC_o_reg/Q
                         net (fo=1, routed)           0.116     0.257    design_1_i/tekenen_object_0/U0/HSYNC_i
    SLICE_X107Y87        FDRE                                         r  design_1_i/tekenen_object_0/U0/HSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vpxl_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/vpxl_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vpxl_reg[4]/C
    SLICE_X95Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vpxl_reg[4]/Q
                         net (fo=5, routed)           0.125     0.266    design_1_i/tekenen_balletje/U0/vpxl_i[4]
    SLICE_X95Y80         FDRE                                         r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vpxl_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/vpxl_o_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vpxl_reg[8]/C
    SLICE_X95Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vpxl_reg[8]/Q
                         net (fo=5, routed)           0.130     0.271    design_1_i/tekenen_balletje/U0/vpxl_i[8]
    SLICE_X94Y81         FDRE                                         r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/VSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_object_1/U0/VSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/VSYNC_o_reg/C
    SLICE_X97Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/VSYNC_o_reg/Q
                         net (fo=1, routed)           0.136     0.277    design_1_i/tekenen_object_1/U0/VSYNC_i
    SLICE_X97Y84         FDRE                                         r  design_1_i/tekenen_object_1/U0/VSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/hpxl_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hPos_reg[1]/C
    SLICE_X105Y77        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hPos_reg[1]/Q
                         net (fo=5, routed)           0.139     0.280    design_1_i/beeld_generator_0/U0/hPos_reg_n_0_[1]
    SLICE_X104Y77        FDRE                                         r  design_1_i/beeld_generator_0/U0/hpxl_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vpxl_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/vpxl_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.324%)  route 0.145ns (50.676%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vpxl_reg[6]/C
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vpxl_reg[6]/Q
                         net (fo=5, routed)           0.145     0.286    design_1_i/tekenen_balletje/U0/vpxl_i[6]
    SLICE_X93Y80         FDRE                                         r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.949ns  (logic 14.261ns (43.282%)  route 18.688ns (56.718%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.785    -0.931    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.828     0.352    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.723 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[15]
                         net (fo=30, routed)          3.911     9.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_90
    SLICE_X91Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.759 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.604 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124/O[3]
                         net (fo=2, routed)           1.319    11.923    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124_n_4
    SLICE_X90Y56         LUT3 (Prop_lut3_I2_O)        0.335    12.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72/O
                         net (fo=2, routed)           0.962    13.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72_n_0
    SLICE_X90Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    13.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X90Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.050    15.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X87Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.744 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.130    16.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X87Y59         LUT4 (Prop_lut4_I3_O)        0.326    17.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    17.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/O[2]
                         net (fo=23, routed)          1.480    19.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_5
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.330    19.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           0.842    20.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.319    22.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.295    23.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.284    24.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X88Y61         LUT5 (Prop_lut5_I4_O)        0.152    24.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.968    25.509    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.326    25.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.146    27.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y62         LUT4 (Prop_lut4_I1_O)        0.303    28.265 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.857    31.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X96Y57         LUT6 (Prop_lut6_I4_O)        0.373    31.429 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.588    32.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X96Y57         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.934ns  (logic 14.261ns (43.302%)  route 18.673ns (56.698%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.785    -0.931    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.828     0.352    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.723 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[15]
                         net (fo=30, routed)          3.911     9.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_90
    SLICE_X91Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.759 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.604 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124/O[3]
                         net (fo=2, routed)           1.319    11.923    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124_n_4
    SLICE_X90Y56         LUT3 (Prop_lut3_I2_O)        0.335    12.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72/O
                         net (fo=2, routed)           0.962    13.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72_n_0
    SLICE_X90Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    13.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X90Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.050    15.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X87Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.744 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.130    16.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X87Y59         LUT4 (Prop_lut4_I3_O)        0.326    17.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    17.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/O[2]
                         net (fo=23, routed)          1.480    19.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_5
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.330    19.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           0.842    20.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.319    22.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.295    23.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.284    24.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X88Y61         LUT5 (Prop_lut5_I4_O)        0.152    24.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.968    25.509    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.326    25.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.146    27.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y62         LUT4 (Prop_lut4_I1_O)        0.303    28.265 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.630    30.830    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X96Y58         LUT6 (Prop_lut6_I3_O)        0.373    31.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.800    32.003    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X95Y58         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.855ns  (logic 14.261ns (43.406%)  route 18.594ns (56.594%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.785    -0.931    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.828     0.352    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.723 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[15]
                         net (fo=30, routed)          3.911     9.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_90
    SLICE_X91Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.759 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.604 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124/O[3]
                         net (fo=2, routed)           1.319    11.923    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124_n_4
    SLICE_X90Y56         LUT3 (Prop_lut3_I2_O)        0.335    12.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72/O
                         net (fo=2, routed)           0.962    13.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72_n_0
    SLICE_X90Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    13.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X90Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.050    15.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X87Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.744 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.130    16.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X87Y59         LUT4 (Prop_lut4_I3_O)        0.326    17.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    17.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/O[2]
                         net (fo=23, routed)          1.480    19.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_5
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.330    19.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           0.842    20.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.319    22.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.295    23.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.284    24.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X88Y61         LUT5 (Prop_lut5_I4_O)        0.152    24.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.968    25.509    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.326    25.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.146    27.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y62         LUT4 (Prop_lut4_I1_O)        0.303    28.265 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.831    31.030    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X96Y56         LUT6 (Prop_lut6_I3_O)        0.373    31.403 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.520    31.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X96Y57         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.688ns  (logic 14.261ns (43.628%)  route 18.427ns (56.372%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.785    -0.931    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.828     0.352    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.723 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[15]
                         net (fo=30, routed)          3.911     9.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_90
    SLICE_X91Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.759 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.604 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124/O[3]
                         net (fo=2, routed)           1.319    11.923    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124_n_4
    SLICE_X90Y56         LUT3 (Prop_lut3_I2_O)        0.335    12.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72/O
                         net (fo=2, routed)           0.962    13.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72_n_0
    SLICE_X90Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    13.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X90Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.050    15.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X87Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.744 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.130    16.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X87Y59         LUT4 (Prop_lut4_I3_O)        0.326    17.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    17.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/O[2]
                         net (fo=23, routed)          1.480    19.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_5
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.330    19.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           0.842    20.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.319    22.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.295    23.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.284    24.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X88Y61         LUT5 (Prop_lut5_I4_O)        0.152    24.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.968    25.509    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.326    25.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.146    27.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y62         LUT4 (Prop_lut4_I1_O)        0.303    28.265 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.664    30.863    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X96Y57         LUT6 (Prop_lut6_I4_O)        0.373    31.236 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.520    31.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X96Y58         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.683ns  (logic 14.261ns (43.634%)  route 18.422ns (56.366%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.785    -0.931    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.828     0.352    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.723 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[15]
                         net (fo=30, routed)          3.911     9.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_90
    SLICE_X91Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.759 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.604 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124/O[3]
                         net (fo=2, routed)           1.319    11.923    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124_n_4
    SLICE_X90Y56         LUT3 (Prop_lut3_I2_O)        0.335    12.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72/O
                         net (fo=2, routed)           0.962    13.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72_n_0
    SLICE_X90Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    13.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X90Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.050    15.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X87Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.744 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.130    16.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X87Y59         LUT4 (Prop_lut4_I3_O)        0.326    17.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    17.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/O[2]
                         net (fo=23, routed)          1.480    19.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_5
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.330    19.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           0.842    20.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.319    22.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.295    23.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.284    24.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X88Y61         LUT5 (Prop_lut5_I4_O)        0.152    24.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.968    25.509    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.326    25.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.146    27.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y62         LUT4 (Prop_lut4_I1_O)        0.303    28.265 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.611    30.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X96Y56         LUT6 (Prop_lut6_I4_O)        0.373    31.183 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.568    31.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X96Y56         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.625ns  (logic 14.261ns (43.711%)  route 18.364ns (56.289%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.785    -0.931    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.828     0.352    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.723 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[15]
                         net (fo=30, routed)          3.911     9.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_90
    SLICE_X91Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.759 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.604 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124/O[3]
                         net (fo=2, routed)           1.319    11.923    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124_n_4
    SLICE_X90Y56         LUT3 (Prop_lut3_I2_O)        0.335    12.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72/O
                         net (fo=2, routed)           0.962    13.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72_n_0
    SLICE_X90Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    13.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X90Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.050    15.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X87Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.744 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.130    16.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X87Y59         LUT4 (Prop_lut4_I3_O)        0.326    17.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    17.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/O[2]
                         net (fo=23, routed)          1.480    19.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_5
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.330    19.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           0.842    20.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.319    22.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.295    23.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.284    24.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X88Y61         LUT5 (Prop_lut5_I4_O)        0.152    24.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.968    25.509    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.326    25.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.146    27.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y62         LUT4 (Prop_lut4_I1_O)        0.303    28.265 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.512    30.711    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X96Y57         LUT6 (Prop_lut6_I4_O)        0.373    31.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.610    31.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X96Y57         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.466ns  (logic 14.261ns (43.925%)  route 18.205ns (56.075%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.785    -0.931    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.828     0.352    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.723 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[15]
                         net (fo=30, routed)          3.911     9.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_90
    SLICE_X91Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.759 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.604 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124/O[3]
                         net (fo=2, routed)           1.319    11.923    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124_n_4
    SLICE_X90Y56         LUT3 (Prop_lut3_I2_O)        0.335    12.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72/O
                         net (fo=2, routed)           0.962    13.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72_n_0
    SLICE_X90Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    13.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X90Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.050    15.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X87Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.744 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.130    16.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X87Y59         LUT4 (Prop_lut4_I3_O)        0.326    17.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    17.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/O[2]
                         net (fo=23, routed)          1.480    19.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_5
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.330    19.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           0.842    20.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.319    22.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.295    23.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.284    24.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X88Y61         LUT5 (Prop_lut5_I4_O)        0.152    24.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.968    25.509    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.326    25.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.146    27.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y62         LUT4 (Prop_lut4_I1_O)        0.303    28.265 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.358    30.557    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X96Y57         LUT6 (Prop_lut6_I4_O)        0.373    30.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.605    31.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X96Y57         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.390ns  (logic 14.261ns (44.030%)  route 18.129ns (55.970%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.785    -0.931    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.828     0.352    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.723 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[15]
                         net (fo=30, routed)          3.911     9.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_90
    SLICE_X91Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.759 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.604 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124/O[3]
                         net (fo=2, routed)           1.319    11.923    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124_n_4
    SLICE_X90Y56         LUT3 (Prop_lut3_I2_O)        0.335    12.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72/O
                         net (fo=2, routed)           0.962    13.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72_n_0
    SLICE_X90Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    13.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X90Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.050    15.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X87Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.744 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.130    16.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X87Y59         LUT4 (Prop_lut4_I3_O)        0.326    17.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    17.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/O[2]
                         net (fo=23, routed)          1.480    19.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_5
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.330    19.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           0.842    20.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.319    22.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.295    23.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.284    24.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X88Y61         LUT5 (Prop_lut5_I4_O)        0.152    24.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.968    25.509    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.326    25.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.146    27.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y62         LUT4 (Prop_lut4_I1_O)        0.303    28.265 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.096    30.296    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X97Y60         LUT6 (Prop_lut6_I3_O)        0.373    30.669 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.789    31.458    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X95Y60         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.335ns  (logic 14.261ns (44.104%)  route 18.074ns (55.896%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.785    -0.931    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.828     0.352    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.723 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[15]
                         net (fo=30, routed)          3.911     9.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_90
    SLICE_X91Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.759 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.604 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124/O[3]
                         net (fo=2, routed)           1.319    11.923    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124_n_4
    SLICE_X90Y56         LUT3 (Prop_lut3_I2_O)        0.335    12.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72/O
                         net (fo=2, routed)           0.962    13.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72_n_0
    SLICE_X90Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    13.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X90Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.050    15.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X87Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.744 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.130    16.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X87Y59         LUT4 (Prop_lut4_I3_O)        0.326    17.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    17.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/O[2]
                         net (fo=23, routed)          1.480    19.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_5
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.330    19.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           0.842    20.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.319    22.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.295    23.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.284    24.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X88Y61         LUT5 (Prop_lut5_I4_O)        0.152    24.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.968    25.509    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.326    25.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.146    27.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y62         LUT4 (Prop_lut4_I1_O)        0.303    28.265 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.820    30.020    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X97Y60         LUT6 (Prop_lut6_I3_O)        0.373    30.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           1.011    31.404    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X95Y60         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.308ns  (logic 14.261ns (44.141%)  route 18.047ns (55.859%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.785    -0.931    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X103Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.828     0.352    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[16]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.723 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[15]
                         net (fo=30, routed)          3.911     9.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_90
    SLICE_X91Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.759 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_235_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_175_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.604 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124/O[3]
                         net (fo=2, routed)           1.319    11.923    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_124_n_4
    SLICE_X90Y56         LUT3 (Prop_lut3_I2_O)        0.335    12.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72/O
                         net (fo=2, routed)           0.962    13.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_72_n_0
    SLICE_X90Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    13.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_76_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X90Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.050    15.409    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X87Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.744 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.130    16.874    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X87Y59         LUT4 (Prop_lut4_I3_O)        0.326    17.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    17.200    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/O[2]
                         net (fo=23, routed)          1.480    19.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_5
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.330    19.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           0.842    20.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.319    22.810    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.295    23.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.284    24.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X88Y61         LUT5 (Prop_lut5_I4_O)        0.152    24.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.968    25.509    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.326    25.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.146    27.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y62         LUT4 (Prop_lut4_I1_O)        0.303    28.265 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.200 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.327    30.526    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X96Y56         LUT6 (Prop_lut6_I3_O)        0.373    30.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.477    31.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X95Y56         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.913ns  (logic 0.418ns (45.758%)  route 0.495ns (54.242%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDCE (Prop_fdce_C_Q)         0.418    -1.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.495    -0.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.021ns  (logic 0.385ns (37.697%)  route 0.636ns (62.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDCE (Prop_fdce_C_Q)         0.385    -1.178 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.636    -0.542    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X104Y59        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.610ns  (logic 0.518ns (32.179%)  route 1.092ns (67.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.092    -0.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X100Y58        LUT1 (Prop_lut1_I0_O)        0.100     0.047 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.000     0.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X100Y58        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.209ns (24.804%)  route 0.634ns (75.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.453    -0.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X96Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.037 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.180     0.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X95Y59         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.209ns (21.656%)  route 0.756ns (78.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.577     0.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X96Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.161 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.179     0.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X95Y58         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.209ns (21.635%)  route 0.757ns (78.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.492     0.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X96Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.265     0.341    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X95Y58         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.209ns (21.207%)  route 0.777ns (78.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.661     0.199    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X96Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.116     0.360    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X96Y60         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.007ns  (logic 0.209ns (20.754%)  route 0.798ns (79.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.628     0.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X96Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.211 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.170     0.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X96Y58         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.209ns (19.947%)  route 0.839ns (80.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.738     0.277    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X96Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.101     0.422    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X95Y56         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.054ns  (logic 0.209ns (19.836%)  route 0.845ns (80.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.606    -0.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.644     0.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X96Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.201     0.428    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X96Y57         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_design_1_clk_wiz_0_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.757ns  (logic 1.632ns (15.167%)  route 9.126ns (84.833%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.277     9.785    design_1_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.849    10.757    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.492    -1.676    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.757ns  (logic 1.632ns (15.167%)  route 9.126ns (84.833%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.277     9.785    design_1_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.849    10.757    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.492    -1.676    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.757ns  (logic 1.632ns (15.167%)  route 9.126ns (84.833%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.277     9.785    design_1_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.849    10.757    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.492    -1.676    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.757ns  (logic 1.632ns (15.167%)  route 9.126ns (84.833%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.277     9.785    design_1_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.849    10.757    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.492    -1.676    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.712ns  (logic 1.632ns (15.232%)  route 9.080ns (84.768%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.277     9.785    design_1_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.803    10.712    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.494    -1.674    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.712ns  (logic 1.632ns (15.232%)  route 9.080ns (84.768%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.277     9.785    design_1_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.803    10.712    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.494    -1.674    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.712ns  (logic 1.632ns (15.232%)  route 9.080ns (84.768%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.277     9.785    design_1_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.803    10.712    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.494    -1.674    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.712ns  (logic 1.632ns (15.232%)  route 9.080ns (84.768%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.277     9.785    design_1_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.803    10.712    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.494    -1.674    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.616ns  (logic 1.632ns (15.369%)  route 8.985ns (84.631%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.277     9.785    design_1_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.708    10.616    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y43         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.616ns  (logic 1.632ns (15.369%)  route 8.985ns (84.631%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.277     9.785    design_1_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.708    10.616    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y43         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.289ns (66.222%)  route 0.147ns (33.778%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X104Y59        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.147     0.391    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X104Y61        LUT5 (Prop_lut5_I0_O)        0.045     0.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.877    -0.863    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.292ns (66.452%)  route 0.147ns (33.548%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X104Y59        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.147     0.391    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X104Y61        LUT5 (Prop_lut5_I0_O)        0.048     0.439 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.439    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.877    -0.863    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X104Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.261ns (47.776%)  route 0.285ns (52.224%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X105Y61        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.285     0.501    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y61        LUT4 (Prop_lut4_I2_O)        0.045     0.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/p_1_in[0]
    SLICE_X106Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.903    -0.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.261ns (47.688%)  route 0.286ns (52.312%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X105Y61        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.286     0.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y61        LUT4 (Prop_lut4_I2_O)        0.045     0.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1_n_0
    SLICE_X106Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.903    -0.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.264ns (48.061%)  route 0.285ns (51.939%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X105Y61        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.285     0.501    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y61        LUT4 (Prop_lut4_I2_O)        0.048     0.549 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[1]_i_1_n_0
    SLICE_X106Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.903    -0.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.265ns (48.068%)  route 0.286ns (51.932%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X105Y61        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.286     0.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y61        LUT4 (Prop_lut4_I2_O)        0.049     0.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1_n_0
    SLICE_X106Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.903    -0.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.261ns (43.267%)  route 0.342ns (56.733%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X105Y61        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.342     0.558    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y62        LUT4 (Prop_lut4_I2_O)        0.045     0.603 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1/O
                         net (fo=1, routed)           0.000     0.603    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1_n_0
    SLICE_X106Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.901    -0.839    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.265ns (43.641%)  route 0.342ns (56.359%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X105Y61        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.342     0.558    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y62        LUT4 (Prop_lut4_I2_O)        0.049     0.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[8]_i_1/O
                         net (fo=1, routed)           0.000     0.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[8]_i_1_n_0
    SLICE_X106Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.901    -0.839    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.258ns (38.428%)  route 0.413ns (61.572%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X105Y61        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.413     0.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y62        LUT4 (Prop_lut4_I2_O)        0.042     0.671 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.671    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[9]_i_1_n_0
    SLICE_X106Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.901    -0.839    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y62        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.261ns (38.868%)  route 0.410ns (61.132%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X105Y61        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.410     0.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y60        LUT3 (Prop_lut3_I0_O)        0.045     0.671 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.671    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value12_out
    SLICE_X106Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.903    -0.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y60        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/C





