    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; DB
DB__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
DB__0__MASK EQU 0x04
DB__0__PC EQU CYREG_PRT1_PC2
DB__0__PORT EQU 1
DB__0__SHIFT EQU 2
DB__1__INTTYPE EQU CYREG_PICU1_INTTYPE3
DB__1__MASK EQU 0x08
DB__1__PC EQU CYREG_PRT1_PC3
DB__1__PORT EQU 1
DB__1__SHIFT EQU 3
DB__2__INTTYPE EQU CYREG_PICU1_INTTYPE4
DB__2__MASK EQU 0x10
DB__2__PC EQU CYREG_PRT1_PC4
DB__2__PORT EQU 1
DB__2__SHIFT EQU 4
DB__3__INTTYPE EQU CYREG_PICU1_INTTYPE5
DB__3__MASK EQU 0x20
DB__3__PC EQU CYREG_PRT1_PC5
DB__3__PORT EQU 1
DB__3__SHIFT EQU 5
DB__4__INTTYPE EQU CYREG_PICU1_INTTYPE6
DB__4__MASK EQU 0x40
DB__4__PC EQU CYREG_PRT1_PC6
DB__4__PORT EQU 1
DB__4__SHIFT EQU 6
DB__5__INTTYPE EQU CYREG_PICU1_INTTYPE7
DB__5__MASK EQU 0x80
DB__5__PC EQU CYREG_PRT1_PC7
DB__5__PORT EQU 1
DB__5__SHIFT EQU 7
DB__AG EQU CYREG_PRT1_AG
DB__AMUX EQU CYREG_PRT1_AMUX
DB__BIE EQU CYREG_PRT1_BIE
DB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
DB__BYP EQU CYREG_PRT1_BYP
DB__CTL EQU CYREG_PRT1_CTL
DB__DM0 EQU CYREG_PRT1_DM0
DB__DM1 EQU CYREG_PRT1_DM1
DB__DM2 EQU CYREG_PRT1_DM2
DB__DR EQU CYREG_PRT1_DR
DB__INP_DIS EQU CYREG_PRT1_INP_DIS
DB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
DB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
DB__LCD_EN EQU CYREG_PRT1_LCD_EN
DB__PORT EQU 1
DB__PRT EQU CYREG_PRT1_PRT
DB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
DB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
DB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
DB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
DB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
DB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
DB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
DB__PS EQU CYREG_PRT1_PS
DB__SLW EQU CYREG_PRT1_SLW

; P0
P0__0__AG EQU CYREG_PRT0_AG
P0__0__AMUX EQU CYREG_PRT0_AMUX
P0__0__BIE EQU CYREG_PRT0_BIE
P0__0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0__0__BYP EQU CYREG_PRT0_BYP
P0__0__CTL EQU CYREG_PRT0_CTL
P0__0__DM0 EQU CYREG_PRT0_DM0
P0__0__DM1 EQU CYREG_PRT0_DM1
P0__0__DM2 EQU CYREG_PRT0_DM2
P0__0__DR EQU CYREG_PRT0_DR
P0__0__INP_DIS EQU CYREG_PRT0_INP_DIS
P0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
P0__0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0__0__LCD_EN EQU CYREG_PRT0_LCD_EN
P0__0__MASK EQU 0x01
P0__0__PC EQU CYREG_PRT0_PC0
P0__0__PORT EQU 0
P0__0__PRT EQU CYREG_PRT0_PRT
P0__0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0__0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0__0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0__0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0__0__PS EQU CYREG_PRT0_PS
P0__0__SHIFT EQU 0
P0__0__SLW EQU CYREG_PRT0_SLW
P0__1__AG EQU CYREG_PRT0_AG
P0__1__AMUX EQU CYREG_PRT0_AMUX
P0__1__BIE EQU CYREG_PRT0_BIE
P0__1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0__1__BYP EQU CYREG_PRT0_BYP
P0__1__CTL EQU CYREG_PRT0_CTL
P0__1__DM0 EQU CYREG_PRT0_DM0
P0__1__DM1 EQU CYREG_PRT0_DM1
P0__1__DM2 EQU CYREG_PRT0_DM2
P0__1__DR EQU CYREG_PRT0_DR
P0__1__INP_DIS EQU CYREG_PRT0_INP_DIS
P0__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
P0__1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0__1__LCD_EN EQU CYREG_PRT0_LCD_EN
P0__1__MASK EQU 0x02
P0__1__PC EQU CYREG_PRT0_PC1
P0__1__PORT EQU 0
P0__1__PRT EQU CYREG_PRT0_PRT
P0__1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0__1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0__1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0__1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0__1__PS EQU CYREG_PRT0_PS
P0__1__SHIFT EQU 1
P0__1__SLW EQU CYREG_PRT0_SLW
P0__2__AG EQU CYREG_PRT15_AG
P0__2__AMUX EQU CYREG_PRT15_AMUX
P0__2__BIE EQU CYREG_PRT15_BIE
P0__2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P0__2__BYP EQU CYREG_PRT15_BYP
P0__2__CTL EQU CYREG_PRT15_CTL
P0__2__DM0 EQU CYREG_PRT15_DM0
P0__2__DM1 EQU CYREG_PRT15_DM1
P0__2__DM2 EQU CYREG_PRT15_DM2
P0__2__DR EQU CYREG_PRT15_DR
P0__2__INP_DIS EQU CYREG_PRT15_INP_DIS
P0__2__INTTYPE EQU CYREG_PICU15_INTTYPE5
P0__2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P0__2__LCD_EN EQU CYREG_PRT15_LCD_EN
P0__2__MASK EQU 0x20
P0__2__PC EQU CYREG_IO_PC_PRT15_PC5
P0__2__PORT EQU 15
P0__2__PRT EQU CYREG_PRT15_PRT
P0__2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P0__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P0__2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P0__2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P0__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P0__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P0__2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P0__2__PS EQU CYREG_PRT15_PS
P0__2__SHIFT EQU 5
P0__2__SLW EQU CYREG_PRT15_SLW
P0__3__AG EQU CYREG_PRT0_AG
P0__3__AMUX EQU CYREG_PRT0_AMUX
P0__3__BIE EQU CYREG_PRT0_BIE
P0__3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0__3__BYP EQU CYREG_PRT0_BYP
P0__3__CTL EQU CYREG_PRT0_CTL
P0__3__DM0 EQU CYREG_PRT0_DM0
P0__3__DM1 EQU CYREG_PRT0_DM1
P0__3__DM2 EQU CYREG_PRT0_DM2
P0__3__DR EQU CYREG_PRT0_DR
P0__3__INP_DIS EQU CYREG_PRT0_INP_DIS
P0__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
P0__3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0__3__LCD_EN EQU CYREG_PRT0_LCD_EN
P0__3__MASK EQU 0x08
P0__3__PC EQU CYREG_PRT0_PC3
P0__3__PORT EQU 0
P0__3__PRT EQU CYREG_PRT0_PRT
P0__3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0__3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0__3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0__3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0__3__PS EQU CYREG_PRT0_PS
P0__3__SHIFT EQU 3
P0__3__SLW EQU CYREG_PRT0_SLW
P0__4__AG EQU CYREG_PRT0_AG
P0__4__AMUX EQU CYREG_PRT0_AMUX
P0__4__BIE EQU CYREG_PRT0_BIE
P0__4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0__4__BYP EQU CYREG_PRT0_BYP
P0__4__CTL EQU CYREG_PRT0_CTL
P0__4__DM0 EQU CYREG_PRT0_DM0
P0__4__DM1 EQU CYREG_PRT0_DM1
P0__4__DM2 EQU CYREG_PRT0_DM2
P0__4__DR EQU CYREG_PRT0_DR
P0__4__INP_DIS EQU CYREG_PRT0_INP_DIS
P0__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
P0__4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0__4__LCD_EN EQU CYREG_PRT0_LCD_EN
P0__4__MASK EQU 0x10
P0__4__PC EQU CYREG_PRT0_PC4
P0__4__PORT EQU 0
P0__4__PRT EQU CYREG_PRT0_PRT
P0__4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0__4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0__4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0__4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0__4__PS EQU CYREG_PRT0_PS
P0__4__SHIFT EQU 4
P0__4__SLW EQU CYREG_PRT0_SLW
P0__5__AG EQU CYREG_PRT0_AG
P0__5__AMUX EQU CYREG_PRT0_AMUX
P0__5__BIE EQU CYREG_PRT0_BIE
P0__5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0__5__BYP EQU CYREG_PRT0_BYP
P0__5__CTL EQU CYREG_PRT0_CTL
P0__5__DM0 EQU CYREG_PRT0_DM0
P0__5__DM1 EQU CYREG_PRT0_DM1
P0__5__DM2 EQU CYREG_PRT0_DM2
P0__5__DR EQU CYREG_PRT0_DR
P0__5__INP_DIS EQU CYREG_PRT0_INP_DIS
P0__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
P0__5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0__5__LCD_EN EQU CYREG_PRT0_LCD_EN
P0__5__MASK EQU 0x20
P0__5__PC EQU CYREG_PRT0_PC5
P0__5__PORT EQU 0
P0__5__PRT EQU CYREG_PRT0_PRT
P0__5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0__5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0__5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0__5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0__5__PS EQU CYREG_PRT0_PS
P0__5__SHIFT EQU 5
P0__5__SLW EQU CYREG_PRT0_SLW
P0__6__AG EQU CYREG_PRT0_AG
P0__6__AMUX EQU CYREG_PRT0_AMUX
P0__6__BIE EQU CYREG_PRT0_BIE
P0__6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0__6__BYP EQU CYREG_PRT0_BYP
P0__6__CTL EQU CYREG_PRT0_CTL
P0__6__DM0 EQU CYREG_PRT0_DM0
P0__6__DM1 EQU CYREG_PRT0_DM1
P0__6__DM2 EQU CYREG_PRT0_DM2
P0__6__DR EQU CYREG_PRT0_DR
P0__6__INP_DIS EQU CYREG_PRT0_INP_DIS
P0__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
P0__6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0__6__LCD_EN EQU CYREG_PRT0_LCD_EN
P0__6__MASK EQU 0x40
P0__6__PC EQU CYREG_PRT0_PC6
P0__6__PORT EQU 0
P0__6__PRT EQU CYREG_PRT0_PRT
P0__6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0__6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0__6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0__6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0__6__PS EQU CYREG_PRT0_PS
P0__6__SHIFT EQU 6
P0__6__SLW EQU CYREG_PRT0_SLW
P0__7__AG EQU CYREG_PRT0_AG
P0__7__AMUX EQU CYREG_PRT0_AMUX
P0__7__BIE EQU CYREG_PRT0_BIE
P0__7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0__7__BYP EQU CYREG_PRT0_BYP
P0__7__CTL EQU CYREG_PRT0_CTL
P0__7__DM0 EQU CYREG_PRT0_DM0
P0__7__DM1 EQU CYREG_PRT0_DM1
P0__7__DM2 EQU CYREG_PRT0_DM2
P0__7__DR EQU CYREG_PRT0_DR
P0__7__INP_DIS EQU CYREG_PRT0_INP_DIS
P0__7__INTTYPE EQU CYREG_PICU0_INTTYPE7
P0__7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0__7__LCD_EN EQU CYREG_PRT0_LCD_EN
P0__7__MASK EQU 0x80
P0__7__PC EQU CYREG_PRT0_PC7
P0__7__PORT EQU 0
P0__7__PRT EQU CYREG_PRT0_PRT
P0__7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0__7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0__7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0__7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0__7__PS EQU CYREG_PRT0_PS
P0__7__SHIFT EQU 7
P0__7__SLW EQU CYREG_PRT0_SLW

; P2
P2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
P2__0__MASK EQU 0x01
P2__0__PC EQU CYREG_PRT2_PC0
P2__0__PORT EQU 2
P2__0__SHIFT EQU 0
P2__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
P2__1__MASK EQU 0x02
P2__1__PC EQU CYREG_PRT2_PC1
P2__1__PORT EQU 2
P2__1__SHIFT EQU 1
P2__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
P2__2__MASK EQU 0x04
P2__2__PC EQU CYREG_PRT2_PC2
P2__2__PORT EQU 2
P2__2__SHIFT EQU 2
P2__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
P2__3__MASK EQU 0x08
P2__3__PC EQU CYREG_PRT2_PC3
P2__3__PORT EQU 2
P2__3__SHIFT EQU 3
P2__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
P2__4__MASK EQU 0x10
P2__4__PC EQU CYREG_PRT2_PC4
P2__4__PORT EQU 2
P2__4__SHIFT EQU 4
P2__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
P2__5__MASK EQU 0x20
P2__5__PC EQU CYREG_PRT2_PC5
P2__5__PORT EQU 2
P2__5__SHIFT EQU 5
P2__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
P2__6__MASK EQU 0x40
P2__6__PC EQU CYREG_PRT2_PC6
P2__6__PORT EQU 2
P2__6__SHIFT EQU 6
P2__7__INTTYPE EQU CYREG_PICU2_INTTYPE7
P2__7__MASK EQU 0x80
P2__7__PC EQU CYREG_PRT2_PC7
P2__7__PORT EQU 2
P2__7__SHIFT EQU 7
P2__AG EQU CYREG_PRT2_AG
P2__AMUX EQU CYREG_PRT2_AMUX
P2__BIE EQU CYREG_PRT2_BIE
P2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2__BYP EQU CYREG_PRT2_BYP
P2__CTL EQU CYREG_PRT2_CTL
P2__DM0 EQU CYREG_PRT2_DM0
P2__DM1 EQU CYREG_PRT2_DM1
P2__DM2 EQU CYREG_PRT2_DM2
P2__DR EQU CYREG_PRT2_DR
P2__INP_DIS EQU CYREG_PRT2_INP_DIS
P2__INTSTAT EQU CYREG_PICU2_INTSTAT
P2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2__LCD_EN EQU CYREG_PRT2_LCD_EN
P2__MASK EQU 0xFF
P2__PORT EQU 2
P2__PRT EQU CYREG_PRT2_PRT
P2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2__PS EQU CYREG_PRT2_PS
P2__SHIFT EQU 0
P2__SLW EQU CYREG_PRT2_SLW
P2__SNAP EQU CYREG_PICU2_SNAP
P2__UserButton__INTTYPE EQU CYREG_PICU2_INTTYPE2
P2__UserButton__MASK EQU 0x04
P2__UserButton__PC EQU CYREG_PRT2_PC2
P2__UserButton__PORT EQU 2
P2__UserButton__SHIFT EQU 2
P2__UserLed__INTTYPE EQU CYREG_PICU2_INTTYPE1
P2__UserLed__MASK EQU 0x02
P2__UserLed__PC EQU CYREG_PRT2_PC1
P2__UserLed__PORT EQU 2
P2__UserLed__SHIFT EQU 1

; P3
P3__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
P3__0__MASK EQU 0x01
P3__0__PC EQU CYREG_PRT3_PC0
P3__0__PORT EQU 3
P3__0__SHIFT EQU 0
P3__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
P3__1__MASK EQU 0x02
P3__1__PC EQU CYREG_PRT3_PC1
P3__1__PORT EQU 3
P3__1__SHIFT EQU 1
P3__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
P3__2__MASK EQU 0x04
P3__2__PC EQU CYREG_PRT3_PC2
P3__2__PORT EQU 3
P3__2__SHIFT EQU 2
P3__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
P3__3__MASK EQU 0x08
P3__3__PC EQU CYREG_PRT3_PC3
P3__3__PORT EQU 3
P3__3__SHIFT EQU 3
P3__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
P3__4__MASK EQU 0x10
P3__4__PC EQU CYREG_PRT3_PC4
P3__4__PORT EQU 3
P3__4__SHIFT EQU 4
P3__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
P3__5__MASK EQU 0x20
P3__5__PC EQU CYREG_PRT3_PC5
P3__5__PORT EQU 3
P3__5__SHIFT EQU 5
P3__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
P3__6__MASK EQU 0x40
P3__6__PC EQU CYREG_PRT3_PC6
P3__6__PORT EQU 3
P3__6__SHIFT EQU 6
P3__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
P3__7__MASK EQU 0x80
P3__7__PC EQU CYREG_PRT3_PC7
P3__7__PORT EQU 3
P3__7__SHIFT EQU 7
P3__AG EQU CYREG_PRT3_AG
P3__AMUX EQU CYREG_PRT3_AMUX
P3__BIE EQU CYREG_PRT3_BIE
P3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3__BYP EQU CYREG_PRT3_BYP
P3__CTL EQU CYREG_PRT3_CTL
P3__DM0 EQU CYREG_PRT3_DM0
P3__DM1 EQU CYREG_PRT3_DM1
P3__DM2 EQU CYREG_PRT3_DM2
P3__DR EQU CYREG_PRT3_DR
P3__INP_DIS EQU CYREG_PRT3_INP_DIS
P3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3__LCD_EN EQU CYREG_PRT3_LCD_EN
P3__MASK EQU 0xFF
P3__PORT EQU 3
P3__PRT EQU CYREG_PRT3_PRT
P3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3__PS EQU CYREG_PRT3_PS
P3__SHIFT EQU 0
P3__SLW EQU CYREG_PRT3_SLW

; ADC_ADC_SAR
ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_Bypass
ADC_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_Bypass__0__MASK EQU 0x04
ADC_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_Bypass__0__PORT EQU 0
ADC_Bypass__0__SHIFT EQU 2
ADC_Bypass__AG EQU CYREG_PRT0_AG
ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Bypass__DR EQU CYREG_PRT0_DR
ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Bypass__MASK EQU 0x04
ADC_Bypass__PORT EQU 0
ADC_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Bypass__PS EQU CYREG_PRT0_PS
ADC_Bypass__SHIFT EQU 2
ADC_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x04
ADC_IRQ__INTC_NUMBER EQU 2
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_theACLK
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_theACLK__PM_STBY_MSK EQU 0x01

; CAN_CanIP
CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_CanIP__PM_ACT_MSK EQU 0x01
CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_CanIP__PM_STBY_MSK EQU 0x01
CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

; CAN_isr
CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_isr__INTC_MASK EQU 0x10000
CAN_isr__INTC_NUMBER EQU 16
CAN_isr__INTC_PRIOR_NUM EQU 7
CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CAN_RX
CAN_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
CAN_RX__0__MASK EQU 0x40
CAN_RX__0__PC EQU CYREG_PRT12_PC6
CAN_RX__0__PORT EQU 12
CAN_RX__0__SHIFT EQU 6
CAN_RX__AG EQU CYREG_PRT12_AG
CAN_RX__BIE EQU CYREG_PRT12_BIE
CAN_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CAN_RX__BYP EQU CYREG_PRT12_BYP
CAN_RX__DM0 EQU CYREG_PRT12_DM0
CAN_RX__DM1 EQU CYREG_PRT12_DM1
CAN_RX__DM2 EQU CYREG_PRT12_DM2
CAN_RX__DR EQU CYREG_PRT12_DR
CAN_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
CAN_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CAN_RX__MASK EQU 0x40
CAN_RX__PORT EQU 12
CAN_RX__PRT EQU CYREG_PRT12_PRT
CAN_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CAN_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CAN_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CAN_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CAN_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CAN_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CAN_RX__PS EQU CYREG_PRT12_PS
CAN_RX__SHIFT EQU 6
CAN_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CAN_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CAN_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CAN_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CAN_RX__SLW EQU CYREG_PRT12_SLW

; CAN_TX
CAN_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
CAN_TX__0__MASK EQU 0x80
CAN_TX__0__PC EQU CYREG_PRT12_PC7
CAN_TX__0__PORT EQU 12
CAN_TX__0__SHIFT EQU 7
CAN_TX__AG EQU CYREG_PRT12_AG
CAN_TX__BIE EQU CYREG_PRT12_BIE
CAN_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CAN_TX__BYP EQU CYREG_PRT12_BYP
CAN_TX__DM0 EQU CYREG_PRT12_DM0
CAN_TX__DM1 EQU CYREG_PRT12_DM1
CAN_TX__DM2 EQU CYREG_PRT12_DM2
CAN_TX__DR EQU CYREG_PRT12_DR
CAN_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
CAN_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CAN_TX__MASK EQU 0x80
CAN_TX__PORT EQU 12
CAN_TX__PRT EQU CYREG_PRT12_PRT
CAN_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CAN_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CAN_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CAN_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CAN_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CAN_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CAN_TX__PS EQU CYREG_PRT12_PS
CAN_TX__SHIFT EQU 7
CAN_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CAN_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CAN_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CAN_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CAN_TX__SLW EQU CYREG_PRT12_SLW

; I2C_I2C_FF
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_I2C_IRQ
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; P12
P12__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
P12__0__MASK EQU 0x01
P12__0__PC EQU CYREG_PRT12_PC0
P12__0__PORT EQU 12
P12__0__SHIFT EQU 0
P12__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
P12__1__MASK EQU 0x02
P12__1__PC EQU CYREG_PRT12_PC1
P12__1__PORT EQU 12
P12__1__SHIFT EQU 1
P12__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
P12__2__MASK EQU 0x04
P12__2__PC EQU CYREG_PRT12_PC2
P12__2__PORT EQU 12
P12__2__SHIFT EQU 2
P12__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
P12__3__MASK EQU 0x08
P12__3__PC EQU CYREG_PRT12_PC3
P12__3__PORT EQU 12
P12__3__SHIFT EQU 3
P12__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
P12__4__MASK EQU 0x10
P12__4__PC EQU CYREG_PRT12_PC4
P12__4__PORT EQU 12
P12__4__SHIFT EQU 4
P12__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
P12__5__MASK EQU 0x20
P12__5__PC EQU CYREG_PRT12_PC5
P12__5__PORT EQU 12
P12__5__SHIFT EQU 5
P12__AG EQU CYREG_PRT12_AG
P12__BIE EQU CYREG_PRT12_BIE
P12__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P12__BYP EQU CYREG_PRT12_BYP
P12__DM0 EQU CYREG_PRT12_DM0
P12__DM1 EQU CYREG_PRT12_DM1
P12__DM2 EQU CYREG_PRT12_DM2
P12__DR EQU CYREG_PRT12_DR
P12__INP_DIS EQU CYREG_PRT12_INP_DIS
P12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P12__PORT EQU 12
P12__PRT EQU CYREG_PRT12_PRT
P12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P12__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P12__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P12__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P12__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P12__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P12__PS EQU CYREG_PRT12_PS
P12__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P12__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P12__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P12__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P12__SLW EQU CYREG_PRT12_SLW

; HW_INT
HW_INT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
HW_INT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
HW_INT__INTC_MASK EQU 0x40
HW_INT__INTC_NUMBER EQU 6
HW_INT__INTC_PRIOR_NUM EQU 2
HW_INT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
HW_INT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
HW_INT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CLK_PC1
CLK_PC1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CLK_PC1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CLK_PC1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CLK_PC1__CFG2_SRC_SEL_MASK EQU 0x07
CLK_PC1__INDEX EQU 0x03
CLK_PC1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_PC1__PM_ACT_MSK EQU 0x08
CLK_PC1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_PC1__PM_STBY_MSK EQU 0x08

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x05
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x20
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x20

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x01
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x02
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x02

; Clock_9
Clock_9__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_9__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_9__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_9__CFG2_SRC_SEL_MASK EQU 0x07
Clock_9__INDEX EQU 0x02
Clock_9__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_9__PM_ACT_MSK EQU 0x04
Clock_9__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_9__PM_STBY_MSK EQU 0x04

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Dm
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_Dp
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_dp_int
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x08
USBUART_ep_1__INTC_NUMBER EQU 3
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x10
USBUART_ep_2__INTC_NUMBER EQU 4
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x20
USBUART_ep_3__INTC_NUMBER EQU 5
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; Counter_1ms_CounterHW
Counter_1ms_CounterHW__CAP0 EQU CYREG_TMR1_CAP0
Counter_1ms_CounterHW__CAP1 EQU CYREG_TMR1_CAP1
Counter_1ms_CounterHW__CFG0 EQU CYREG_TMR1_CFG0
Counter_1ms_CounterHW__CFG1 EQU CYREG_TMR1_CFG1
Counter_1ms_CounterHW__CFG2 EQU CYREG_TMR1_CFG2
Counter_1ms_CounterHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Counter_1ms_CounterHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Counter_1ms_CounterHW__PER0 EQU CYREG_TMR1_PER0
Counter_1ms_CounterHW__PER1 EQU CYREG_TMR1_PER1
Counter_1ms_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_1ms_CounterHW__PM_ACT_MSK EQU 0x02
Counter_1ms_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_1ms_CounterHW__PM_STBY_MSK EQU 0x02
Counter_1ms_CounterHW__RT0 EQU CYREG_TMR1_RT0
Counter_1ms_CounterHW__RT1 EQU CYREG_TMR1_RT1
Counter_1ms_CounterHW__SR0 EQU CYREG_TMR1_SR0

; Counter_1ms_isr
Counter_1ms_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Counter_1ms_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Counter_1ms_isr__INTC_MASK EQU 0x02
Counter_1ms_isr__INTC_NUMBER EQU 1
Counter_1ms_isr__INTC_PRIOR_NUM EQU 7
Counter_1ms_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Counter_1ms_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Counter_1ms_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Micros_Counter_CounterUDB
Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Micros_Counter_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Micros_Counter_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Micros_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Micros_Counter_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Micros_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Micros_Counter_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Micros_Counter_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Micros_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Micros_Counter_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
Micros_Counter_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
Micros_Counter_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
Micros_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
Micros_Counter_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B1_UDB10_F1
Micros_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B1_UDB11_A0
Micros_Counter_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B1_UDB11_A1
Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B1_UDB11_D0
Micros_Counter_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B1_UDB11_D1
Micros_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B1_UDB11_F0
Micros_Counter_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B1_UDB11_F1
Micros_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Micros_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Micros_Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Micros_Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Micros_Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Micros_Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Micros_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Micros_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Micros_Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Micros_Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Micros_Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Micros_Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Micros_Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Micros_Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Micros_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST

; Millis_Counter_CounterUDB
Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Millis_Counter_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Millis_Counter_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Millis_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Millis_Counter_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Millis_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Millis_Counter_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Millis_Counter_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Millis_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Millis_Counter_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Millis_Counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Millis_Counter_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Millis_Counter_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Millis_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Millis_Counter_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Millis_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Millis_Counter_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Millis_Counter_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Millis_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Millis_Counter_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
Millis_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Millis_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Millis_Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Millis_Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Millis_Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Millis_Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Millis_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Millis_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Millis_Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Millis_Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Millis_Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Millis_Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Millis_Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Millis_Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Millis_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST

; IgnitionTimer_1_PWMUDB
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
IgnitionTimer_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
IgnitionTimer_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
IgnitionTimer_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
IgnitionTimer_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
IgnitionTimer_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
IgnitionTimer_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
IgnitionTimer_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
IgnitionTimer_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
IgnitionTimer_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
IgnitionTimer_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
IgnitionTimer_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
IgnitionTimer_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; InjectionTimer_1_PWMUDB
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
InjectionTimer_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
InjectionTimer_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
InjectionTimer_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
InjectionTimer_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
InjectionTimer_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
InjectionTimer_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
InjectionTimer_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
InjectionTimer_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
InjectionTimer_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
InjectionTimer_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
InjectionTimer_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1

; InjectionTimer_2_PWMUDB
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
InjectionTimer_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
InjectionTimer_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
InjectionTimer_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
InjectionTimer_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
InjectionTimer_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
InjectionTimer_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
InjectionTimer_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
InjectionTimer_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
InjectionTimer_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
InjectionTimer_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
InjectionTimer_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
InjectionTimer_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
InjectionTimer_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1

; BootloaderResetTimer_TimerHW
BootloaderResetTimer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
BootloaderResetTimer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
BootloaderResetTimer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
BootloaderResetTimer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
BootloaderResetTimer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
BootloaderResetTimer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
BootloaderResetTimer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
BootloaderResetTimer_TimerHW__PER0 EQU CYREG_TMR0_PER0
BootloaderResetTimer_TimerHW__PER1 EQU CYREG_TMR0_PER1
BootloaderResetTimer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
BootloaderResetTimer_TimerHW__PM_ACT_MSK EQU 0x01
BootloaderResetTimer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
BootloaderResetTimer_TimerHW__PM_STBY_MSK EQU 0x01
BootloaderResetTimer_TimerHW__RT0 EQU CYREG_TMR0_RT0
BootloaderResetTimer_TimerHW__RT1 EQU CYREG_TMR0_RT1
BootloaderResetTimer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; CrankTriggerDummyTimer_isr
CrankTriggerDummyTimer_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CrankTriggerDummyTimer_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CrankTriggerDummyTimer_isr__INTC_MASK EQU 0x80000
CrankTriggerDummyTimer_isr__INTC_NUMBER EQU 19
CrankTriggerDummyTimer_isr__INTC_PRIOR_NUM EQU 3
CrankTriggerDummyTimer_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
CrankTriggerDummyTimer_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CrankTriggerDummyTimer_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CrankTriggerDummyTimer_TimerHW
CrankTriggerDummyTimer_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
CrankTriggerDummyTimer_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
CrankTriggerDummyTimer_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
CrankTriggerDummyTimer_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
CrankTriggerDummyTimer_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
CrankTriggerDummyTimer_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
CrankTriggerDummyTimer_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
CrankTriggerDummyTimer_TimerHW__PER0 EQU CYREG_TMR2_PER0
CrankTriggerDummyTimer_TimerHW__PER1 EQU CYREG_TMR2_PER1
CrankTriggerDummyTimer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
CrankTriggerDummyTimer_TimerHW__PM_ACT_MSK EQU 0x04
CrankTriggerDummyTimer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
CrankTriggerDummyTimer_TimerHW__PM_STBY_MSK EQU 0x04
CrankTriggerDummyTimer_TimerHW__RT0 EQU CYREG_TMR2_RT0
CrankTriggerDummyTimer_TimerHW__RT1 EQU CYREG_TMR2_RT1
CrankTriggerDummyTimer_TimerHW__SR0 EQU CYREG_TMR2_SR0

; IgnitionPortControlReg
IgnitionPortControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
IgnitionPortControlReg_Sync_ctrl_reg__0__POS EQU 0
IgnitionPortControlReg_Sync_ctrl_reg__1__MASK EQU 0x02
IgnitionPortControlReg_Sync_ctrl_reg__1__POS EQU 1
IgnitionPortControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
IgnitionPortControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
IgnitionPortControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
IgnitionPortControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
IgnitionPortControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
IgnitionPortControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
IgnitionPortControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
IgnitionPortControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
IgnitionPortControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
IgnitionPortControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
IgnitionPortControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
IgnitionPortControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
IgnitionPortControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
IgnitionPortControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
IgnitionPortControlReg_Sync_ctrl_reg__MASK EQU 0x03
IgnitionPortControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
IgnitionPortControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
IgnitionPortControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; IgnitionTimerControlReg
IgnitionTimerControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
IgnitionTimerControlReg_Sync_ctrl_reg__0__POS EQU 0
IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
IgnitionTimerControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
IgnitionTimerControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
IgnitionTimerControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
IgnitionTimerControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
IgnitionTimerControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
IgnitionTimerControlReg_Sync_ctrl_reg__MASK EQU 0x01
IgnitionTimerControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
IgnitionTimerControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
IgnitionTimerControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; BootloaderResetInterrupt
BootloaderResetInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BootloaderResetInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BootloaderResetInterrupt__INTC_MASK EQU 0x01
BootloaderResetInterrupt__INTC_NUMBER EQU 0
BootloaderResetInterrupt__INTC_PRIOR_NUM EQU 7
BootloaderResetInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
BootloaderResetInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BootloaderResetInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CrankTriggerDummyTimerReg
CrankTriggerDummyTimerReg_Sync_ctrl_reg__0__MASK EQU 0x01
CrankTriggerDummyTimerReg_Sync_ctrl_reg__0__POS EQU 0
CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
CrankTriggerDummyTimerReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__MASK EQU 0x01
CrankTriggerDummyTimerReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
CrankTriggerDummyTimerReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; InjectionTimerControlReg_1
InjectionTimerControlReg_1_Sync_ctrl_reg__0__MASK EQU 0x01
InjectionTimerControlReg_1_Sync_ctrl_reg__0__POS EQU 0
InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
InjectionTimerControlReg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
InjectionTimerControlReg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
InjectionTimerControlReg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
InjectionTimerControlReg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
InjectionTimerControlReg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
InjectionTimerControlReg_1_Sync_ctrl_reg__MASK EQU 0x01
InjectionTimerControlReg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
InjectionTimerControlReg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
InjectionTimerControlReg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; InjectionTimerControlReg_2
InjectionTimerControlReg_2_Sync_ctrl_reg__0__MASK EQU 0x01
InjectionTimerControlReg_2_Sync_ctrl_reg__0__POS EQU 0
InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
InjectionTimerControlReg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
InjectionTimerControlReg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
InjectionTimerControlReg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
InjectionTimerControlReg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
InjectionTimerControlReg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
InjectionTimerControlReg_2_Sync_ctrl_reg__MASK EQU 0x01
InjectionTimerControlReg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
InjectionTimerControlReg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
InjectionTimerControlReg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; InjectionTimerPortControlReg_1
InjectionTimerPortControlReg_1_Sync_ctrl_reg__0__MASK EQU 0x01
InjectionTimerPortControlReg_1_Sync_ctrl_reg__0__POS EQU 0
InjectionTimerPortControlReg_1_Sync_ctrl_reg__1__MASK EQU 0x02
InjectionTimerPortControlReg_1_Sync_ctrl_reg__1__POS EQU 1
InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
InjectionTimerPortControlReg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__MASK EQU 0x03
InjectionTimerPortControlReg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
InjectionTimerPortControlReg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

; InjectionTimerPortControlReg_2
InjectionTimerPortControlReg_2_Sync_ctrl_reg__0__MASK EQU 0x01
InjectionTimerPortControlReg_2_Sync_ctrl_reg__0__POS EQU 0
InjectionTimerPortControlReg_2_Sync_ctrl_reg__1__MASK EQU 0x02
InjectionTimerPortControlReg_2_Sync_ctrl_reg__1__POS EQU 1
InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
InjectionTimerPortControlReg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__MASK EQU 0x03
InjectionTimerPortControlReg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
InjectionTimerPortControlReg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x2000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008004
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x2000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
