.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* TEST */
.set TEST__0__DM__MASK, 0x07
.set TEST__0__DM__SHIFT, 0
.set TEST__0__DR, CYREG_PRT1_DR
.set TEST__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set TEST__0__HSIOM_MASK, 0x0000000F
.set TEST__0__HSIOM_SHIFT, 0
.set TEST__0__INTCFG, CYREG_PRT1_INTCFG
.set TEST__0__INTSTAT, CYREG_PRT1_INTSTAT
.set TEST__0__MASK, 0x01
.set TEST__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TEST__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TEST__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TEST__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TEST__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TEST__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TEST__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TEST__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TEST__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TEST__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TEST__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TEST__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TEST__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TEST__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TEST__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TEST__0__PC, CYREG_PRT1_PC
.set TEST__0__PC2, CYREG_PRT1_PC2
.set TEST__0__PORT, 1
.set TEST__0__PS, CYREG_PRT1_PS
.set TEST__0__SHIFT, 0
.set TEST__DR, CYREG_PRT1_DR
.set TEST__INTCFG, CYREG_PRT1_INTCFG
.set TEST__INTSTAT, CYREG_PRT1_INTSTAT
.set TEST__MASK, 0x01
.set TEST__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TEST__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TEST__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TEST__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TEST__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TEST__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TEST__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TEST__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TEST__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TEST__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TEST__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TEST__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TEST__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TEST__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TEST__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TEST__PC, CYREG_PRT1_PC
.set TEST__PC2, CYREG_PRT1_PC2
.set TEST__PORT, 1
.set TEST__PS, CYREG_PRT1_PS
.set TEST__SHIFT, 0

/* P_PIR */
.set P_PIR__0__DM__MASK, 0x38
.set P_PIR__0__DM__SHIFT, 3
.set P_PIR__0__DR, CYREG_PRT1_DR
.set P_PIR__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P_PIR__0__HSIOM_MASK, 0x000000F0
.set P_PIR__0__HSIOM_SHIFT, 4
.set P_PIR__0__INTCFG, CYREG_PRT1_INTCFG
.set P_PIR__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P_PIR__0__MASK, 0x02
.set P_PIR__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P_PIR__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P_PIR__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P_PIR__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P_PIR__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P_PIR__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P_PIR__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P_PIR__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P_PIR__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P_PIR__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P_PIR__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P_PIR__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P_PIR__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P_PIR__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P_PIR__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P_PIR__0__PC, CYREG_PRT1_PC
.set P_PIR__0__PC2, CYREG_PRT1_PC2
.set P_PIR__0__PORT, 1
.set P_PIR__0__PS, CYREG_PRT1_PS
.set P_PIR__0__SHIFT, 1
.set P_PIR__DR, CYREG_PRT1_DR
.set P_PIR__INTCFG, CYREG_PRT1_INTCFG
.set P_PIR__INTSTAT, CYREG_PRT1_INTSTAT
.set P_PIR__MASK, 0x02
.set P_PIR__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P_PIR__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P_PIR__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P_PIR__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P_PIR__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P_PIR__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P_PIR__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P_PIR__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P_PIR__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P_PIR__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P_PIR__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P_PIR__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P_PIR__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P_PIR__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P_PIR__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P_PIR__PC, CYREG_PRT1_PC
.set P_PIR__PC2, CYREG_PRT1_PC2
.set P_PIR__PORT, 1
.set P_PIR__PS, CYREG_PRT1_PS
.set P_PIR__SHIFT, 1

/* isr_pir */
.set isr_pir__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_pir__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_pir__INTC_MASK, 0x01
.set isr_pir__INTC_NUMBER, 0
.set isr_pir__INTC_PRIOR_MASK, 0xC0
.set isr_pir__INTC_PRIOR_NUM, 3
.set isr_pir__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_pir__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_pir__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
