# Reading D:/CPSC/Altera/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do lg_highlevel_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\CPSC\Altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\CPSC\Altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/pixel_gen.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PixelGen
# 
# Top level modules:
# 	PixelGen
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/multi_sram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MultiSram
# 
# Top level modules:
# 	MultiSram
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/seven_segment.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SevenSeg
# 
# Top level modules:
# 	SevenSeg
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/sign_extension.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SignExtension
# 
# Top level modules:
# 	SignExtension
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/pll.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/gpu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Gpu
# 
# Top level modules:
# 	Gpu
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/vga_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VgaController
# 
# Top level modules:
# 	VgaController
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/writeback.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Writeback
# 
# Top level modules:
# 	Writeback
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/memory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/execute.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/decode.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lg_highlevel
# 
# Top level modules:
# 	lg_highlevel
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/fetch.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# 
# vlog -vlog01compat -work work +incdir+D:/CPSC/3220/project7/gpu_frame_restored {D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lg_highlevel
# 
# Top level modules:
# 	lg_highlevel
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  lg_highlevel
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps lg_highlevel 
# Loading work.lg_highlevel
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Fetch
# Loading work.Decode
# Loading work.SignExtension
# Loading work.Execute
# Loading work.Memory
# Loading work.SevenSeg
# Loading work.Writeback
# Loading work.VgaController
# Loading work.Gpu
# Loading work.PixelGen
# Loading work.MultiSram
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) D:/CPSC/3220/project7/gpu_frame_restored/decode.v(448): [PCDPC] - Port size (32 or 32) does not match connection size (16) for port 'Out'. The port definition is at: D:/CPSC/3220/project7/gpu_frame_restored/sign_extension.v(3).
# 
#         Region: /lg_highlevel/Decode0/SE0
# ** Warning: (vsim-3015) D:/CPSC/3220/project7/gpu_frame_restored/execute.v(351): [PCDPC] - Port size (32 or 32) does not match connection size (16) for port 'Out'. The port definition is at: D:/CPSC/3220/project7/gpu_frame_restored/sign_extension.v(3).
# 
#         Region: /lg_highlevel/Execute0/SE0
# ** Warning: (vsim-3017) D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v(453): [TFMPC] - Too few port connections. Expected 16, found 12.
# 
#         Region: /lg_highlevel/VgaController0
# ** Warning: (vsim-3722) D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v(453): [TFMPC] - Missing connection for port 'O_ADDRESS'.
# 
# ** Warning: (vsim-3722) D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v(453): [TFMPC] - Missing connection for port 'O_VGA_SYNC'.
# 
# ** Warning: (vsim-3722) D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v(453): [TFMPC] - Missing connection for port 'O_VGA_BLANK'.
# 
# ** Warning: (vsim-3722) D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v(453): [TFMPC] - Missing connection for port 'O_VGA_CLOCK'.
# 
# ** Warning: (vsim-3017) D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v(478): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /lg_highlevel/Gpu0
# 
# do D:/CPSC/3220/project7/gpu_frame_restored/simulation/modelsim/my_custom_view.do
# ** Error: Cannot open macro file: D:/CPSC/3220/project7/gpu_frame_restored/simulation/modelsim/my_custom_view.do
# Error in macro ./lg_highlevel_run_msim_rtl_verilog.do line 26
# Cannot open macro file: D:/CPSC/3220/project7/gpu_frame_restored/simulation/modelsim/my_custom_view.do
#     while executing
# "do D:/CPSC/3220/project7/gpu_frame_restored/simulation/modelsim/my_custom_view.do"
do D:/CPSC/3220/project7/gpu_frame_restored/simulation/modelsim/wave_felipe.do
force -freeze sim:/lg_highlevel/Fetch0/I_CLOCK 1 0, 0 {50 ps} -r 100
force -freeze sim:/lg_highlevel/Fetch0/I_LOCK 0 0
run
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: lg_highlevel.pll0.altpll_component.stratixii_pll.pll1
force -freeze sim:/lg_highlevel/Fetch0/I_LOCK 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
