--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_switch.ucf -ucf constraint_7seg.ucf -ucf constraint_VGA.ucf -ucf
constraint_clk.ucf -ucf constraint_pushbtn.ucf -ucf constraint_led.ucf -ucf
constraints_ps2m.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from  NET 
"SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  
HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3031 paths analyzed, 559 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.017ns.
--------------------------------------------------------------------------------

Paths for end point V2/curr_rxbuf_2 (SLICE_X12Y15.G4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_6 (FF)
  Destination:          V2/curr_rxbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (0.207 - 0.370)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_6 to V2/curr_rxbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.XQ       Tcko                  0.631   V2/curr_timeoutcount<6>
                                                       V2/curr_timeoutcount_6
    SLICE_X2Y27.F2       net (fanout=2)        0.717   V2/curr_timeoutcount<6>
    SLICE_X2Y27.X        Tilo                  0.692   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X2Y28.F1       net (fanout=1)        0.439   V2/curr_state_cmp_eq000037
    SLICE_X2Y28.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X13Y20.G2      net (fanout=10)       1.600   V2/curr_state_cmp_eq0000
    SLICE_X13Y20.Y       Tilo                  0.648   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X12Y15.G4      net (fanout=12)       1.618   V2/N20
    SLICE_X12Y15.CLK     Tgck                  0.817   V2/curr_rxbuf<3>
                                                       V2/next_rxbuf_2_mux00001
                                                       V2/curr_rxbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (3.480ns logic, 4.374ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_0 (FF)
  Destination:          V2/curr_rxbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 4)
  Clock Path Skew:      -0.169ns (0.207 - 0.376)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_0 to V2/curr_rxbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y28.XQ       Tcko                  0.591   V2/curr_timeoutcount<0>
                                                       V2/curr_timeoutcount_0
    SLICE_X2Y25.F1       net (fanout=2)        0.710   V2/curr_timeoutcount<0>
    SLICE_X2Y25.X        Tilo                  0.692   V2/curr_state_cmp_eq000050
                                                       V2/curr_state_cmp_eq000050
    SLICE_X2Y28.F3       net (fanout=1)        0.287   V2/curr_state_cmp_eq000050
    SLICE_X2Y28.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X13Y20.G2      net (fanout=10)       1.600   V2/curr_state_cmp_eq0000
    SLICE_X13Y20.Y       Tilo                  0.648   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X12Y15.G4      net (fanout=12)       1.618   V2/N20
    SLICE_X12Y15.CLK     Tgck                  0.817   V2/curr_rxbuf<3>
                                                       V2/next_rxbuf_2_mux00001
                                                       V2/curr_rxbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (3.440ns logic, 4.215ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_13 (FF)
  Destination:          V2/curr_rxbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.207 - 0.308)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_13 to V2/curr_rxbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.XQ       Tcko                  0.631   V2/curr_timeoutcount<13>
                                                       V2/curr_timeoutcount_13
    SLICE_X2Y30.F3       net (fanout=2)        0.670   V2/curr_timeoutcount<13>
    SLICE_X2Y30.X        Tilo                  0.692   V2/curr_state_cmp_eq000017
                                                       V2/curr_state_cmp_eq000017
    SLICE_X2Y28.F2       net (fanout=1)        0.351   V2/curr_state_cmp_eq000017
    SLICE_X2Y28.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X13Y20.G2      net (fanout=10)       1.600   V2/curr_state_cmp_eq0000
    SLICE_X13Y20.Y       Tilo                  0.648   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X12Y15.G4      net (fanout=12)       1.618   V2/N20
    SLICE_X12Y15.CLK     Tgck                  0.817   V2/curr_rxbuf<3>
                                                       V2/next_rxbuf_2_mux00001
                                                       V2/curr_rxbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (3.480ns logic, 4.239ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point V2/curr_bitcount_3 (SLICE_X13Y21.F2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_6 (FF)
  Destination:          V2/curr_bitcount_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 4)
  Clock Path Skew:      -0.162ns (0.208 - 0.370)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_6 to V2/curr_bitcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.XQ       Tcko                  0.631   V2/curr_timeoutcount<6>
                                                       V2/curr_timeoutcount_6
    SLICE_X2Y27.F2       net (fanout=2)        0.717   V2/curr_timeoutcount<6>
    SLICE_X2Y27.X        Tilo                  0.692   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X2Y28.F1       net (fanout=1)        0.439   V2/curr_state_cmp_eq000037
    SLICE_X2Y28.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X12Y21.F1      net (fanout=10)       1.940   V2/curr_state_cmp_eq0000
    SLICE_X12Y21.X       Tilo                  0.692   V2/N3
                                                       V2/next_bitcount<0>1
    SLICE_X13Y21.F2      net (fanout=3)        1.295   V2/N3
    SLICE_X13Y21.CLK     Tfck                  0.722   V2/curr_bitcount<3>
                                                       V2/next_bitcount<3>
                                                       V2/curr_bitcount_3
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (3.429ns logic, 4.391ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_0 (FF)
  Destination:          V2/curr_bitcount_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.208 - 0.376)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_0 to V2/curr_bitcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y28.XQ       Tcko                  0.591   V2/curr_timeoutcount<0>
                                                       V2/curr_timeoutcount_0
    SLICE_X2Y25.F1       net (fanout=2)        0.710   V2/curr_timeoutcount<0>
    SLICE_X2Y25.X        Tilo                  0.692   V2/curr_state_cmp_eq000050
                                                       V2/curr_state_cmp_eq000050
    SLICE_X2Y28.F3       net (fanout=1)        0.287   V2/curr_state_cmp_eq000050
    SLICE_X2Y28.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X12Y21.F1      net (fanout=10)       1.940   V2/curr_state_cmp_eq0000
    SLICE_X12Y21.X       Tilo                  0.692   V2/N3
                                                       V2/next_bitcount<0>1
    SLICE_X13Y21.F2      net (fanout=3)        1.295   V2/N3
    SLICE_X13Y21.CLK     Tfck                  0.722   V2/curr_bitcount<3>
                                                       V2/next_bitcount<3>
                                                       V2/curr_bitcount_3
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (3.389ns logic, 4.232ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_13 (FF)
  Destination:          V2/curr_bitcount_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.208 - 0.308)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_13 to V2/curr_bitcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.XQ       Tcko                  0.631   V2/curr_timeoutcount<13>
                                                       V2/curr_timeoutcount_13
    SLICE_X2Y30.F3       net (fanout=2)        0.670   V2/curr_timeoutcount<13>
    SLICE_X2Y30.X        Tilo                  0.692   V2/curr_state_cmp_eq000017
                                                       V2/curr_state_cmp_eq000017
    SLICE_X2Y28.F2       net (fanout=1)        0.351   V2/curr_state_cmp_eq000017
    SLICE_X2Y28.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X12Y21.F1      net (fanout=10)       1.940   V2/curr_state_cmp_eq0000
    SLICE_X12Y21.X       Tilo                  0.692   V2/N3
                                                       V2/next_bitcount<0>1
    SLICE_X13Y21.F2      net (fanout=3)        1.295   V2/N3
    SLICE_X13Y21.CLK     Tfck                  0.722   V2/curr_bitcount<3>
                                                       V2/next_bitcount<3>
                                                       V2/curr_bitcount_3
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (3.429ns logic, 4.256ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point V2/curr_bitcount_2 (SLICE_X13Y21.G2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_6 (FF)
  Destination:          V2/curr_bitcount_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.807ns (Levels of Logic = 4)
  Clock Path Skew:      -0.162ns (0.208 - 0.370)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_6 to V2/curr_bitcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.XQ       Tcko                  0.631   V2/curr_timeoutcount<6>
                                                       V2/curr_timeoutcount_6
    SLICE_X2Y27.F2       net (fanout=2)        0.717   V2/curr_timeoutcount<6>
    SLICE_X2Y27.X        Tilo                  0.692   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X2Y28.F1       net (fanout=1)        0.439   V2/curr_state_cmp_eq000037
    SLICE_X2Y28.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X12Y21.F1      net (fanout=10)       1.940   V2/curr_state_cmp_eq0000
    SLICE_X12Y21.X       Tilo                  0.692   V2/N3
                                                       V2/next_bitcount<0>1
    SLICE_X13Y21.G2      net (fanout=3)        1.277   V2/N3
    SLICE_X13Y21.CLK     Tgck                  0.727   V2/curr_bitcount<3>
                                                       V2/next_bitcount<2>1
                                                       V2/curr_bitcount_2
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (3.434ns logic, 4.373ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_0 (FF)
  Destination:          V2/curr_bitcount_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.608ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.208 - 0.376)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_0 to V2/curr_bitcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y28.XQ       Tcko                  0.591   V2/curr_timeoutcount<0>
                                                       V2/curr_timeoutcount_0
    SLICE_X2Y25.F1       net (fanout=2)        0.710   V2/curr_timeoutcount<0>
    SLICE_X2Y25.X        Tilo                  0.692   V2/curr_state_cmp_eq000050
                                                       V2/curr_state_cmp_eq000050
    SLICE_X2Y28.F3       net (fanout=1)        0.287   V2/curr_state_cmp_eq000050
    SLICE_X2Y28.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X12Y21.F1      net (fanout=10)       1.940   V2/curr_state_cmp_eq0000
    SLICE_X12Y21.X       Tilo                  0.692   V2/N3
                                                       V2/next_bitcount<0>1
    SLICE_X13Y21.G2      net (fanout=3)        1.277   V2/N3
    SLICE_X13Y21.CLK     Tgck                  0.727   V2/curr_bitcount<3>
                                                       V2/next_bitcount<2>1
                                                       V2/curr_bitcount_2
    -------------------------------------------------  ---------------------------
    Total                                      7.608ns (3.394ns logic, 4.214ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_13 (FF)
  Destination:          V2/curr_bitcount_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.672ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.208 - 0.308)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_13 to V2/curr_bitcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.XQ       Tcko                  0.631   V2/curr_timeoutcount<13>
                                                       V2/curr_timeoutcount_13
    SLICE_X2Y30.F3       net (fanout=2)        0.670   V2/curr_timeoutcount<13>
    SLICE_X2Y30.X        Tilo                  0.692   V2/curr_state_cmp_eq000017
                                                       V2/curr_state_cmp_eq000017
    SLICE_X2Y28.F2       net (fanout=1)        0.351   V2/curr_state_cmp_eq000017
    SLICE_X2Y28.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X12Y21.F1      net (fanout=10)       1.940   V2/curr_state_cmp_eq0000
    SLICE_X12Y21.X       Tilo                  0.692   V2/N3
                                                       V2/next_bitcount<0>1
    SLICE_X13Y21.G2      net (fanout=3)        1.277   V2/N3
    SLICE_X13Y21.CLK     Tgck                  0.727   V2/curr_bitcount<3>
                                                       V2/next_bitcount<2>1
                                                       V2/curr_bitcount_2
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (3.434ns logic, 4.238ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from
 NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point MouseClkFilter_1 (SLICE_X9Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MouseClkFilter_0 (FF)
  Destination:          MouseClkFilter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MouseClkFilter_0 to MouseClkFilter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.YQ        Tcko                  0.464   MouseClkFilter<1>
                                                       MouseClkFilter_0
    SLICE_X9Y7.BX        net (fanout=3)        0.398   MouseClkFilter<0>
    SLICE_X9Y7.CLK       Tckdi       (-Th)    -0.089   MouseClkFilter<1>
                                                       MouseClkFilter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.553ns logic, 0.398ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point control_module/curr_state_FSM_FFd2 (SLICE_X8Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               V2/curr_rx_complete (FF)
  Destination:          control_module/curr_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: V2/curr_rx_complete to control_module/curr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y13.YQ       Tcko                  0.464   V2/curr_rx_complete
                                                       V2/curr_rx_complete
    SLICE_X8Y12.CE       net (fanout=19)       0.569   V2/curr_rx_complete
    SLICE_X8Y12.CLK      Tckce       (-Th)     0.000   control_module/curr_state_FSM_FFd2
                                                       control_module/curr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.464ns logic, 0.569ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point MouseClkFilter_2 (SLICE_X8Y8.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MouseClkFilter_1 (FF)
  Destination:          MouseClkFilter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.031 - 0.028)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MouseClkFilter_1 to MouseClkFilter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.XQ        Tcko                  0.473   MouseClkFilter<1>
                                                       MouseClkFilter_1
    SLICE_X8Y8.BY        net (fanout=3)        0.420   MouseClkFilter<1>
    SLICE_X8Y8.CLK       Tckdi       (-Th)    -0.173   MouseClkFilter<3>
                                                       MouseClkFilter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.066ns (0.646ns logic, 0.420ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from
 NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: SYS_CLK/DCM_SP_INST/CLK0
  Logical resource: SYS_CLK/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: SYS_CLK/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: MouseTransmitter/curr_state_FSM_FFd16/CLK
  Logical resource: MouseTransmitter/curr_state_FSM_FFd16/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: MouseTransmitter/curr_state_FSM_FFd16/CLK
  Logical resource: MouseTransmitter/curr_state_FSM_FFd16/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for SYS_CLK/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|SYS_CLK/CLKIN_IBUFG            |     40.000ns|     10.000ns|      8.017ns|            0|            0|            0|         3031|
| SYS_CLK/CLK0_BUF              |     40.000ns|      8.017ns|          N/A|            0|            0|         3031|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.017|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3031 paths, 0 nets, and 1102 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 14 03:59:49 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



