INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/julix/git/DDCA/Lab_6_report/Lab_6_report.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/julix/git/DDCA/Lab_6_report/Lab_6_report.srcs/sources_1/imports/papierkorb/bad_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bad_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/julix/git/DDCA/Lab_6_report/Lab_6_report.srcs/sim_1/imports/papierkorb/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/julix/git/DDCA/Lab_6_report/Lab_6_report.srcs/sim_1/imports/papierkorb/bad_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bad_ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bad_ALU' [C:/Users/julix/git/DDCA/Lab_6_report/Lab_6_report.srcs/sim_1/imports/papierkorb/bad_ALU.v:21]
