# cdc-synchronizer-demo
âš¡ Verilog-based Clock Domain Crossing (CDC) synchronizer for safe data transfer between asynchronous clocks. âœ… Features a 2-FF synchronizer, top-level wrapper, testbench, and ðŸ›  Vivado XDC constraints (multi-clock setup, false paths). Ideal for mastering CDC, metastability prevention, and FPGA timing closure.
