PORT_A	,	V_14
r2	,	V_59
intel_disable_ddi	,	F_40
PIPE_CLK_SEL	,	F_13
PORT_E	,	V_13
PORT_D	,	V_49
PORT_C	,	V_48
FDI_RX_ENHANCE_FRAME_ENABLE	,	V_38
PORT_B	,	V_47
I915_WRITE	,	F_7
dev_priv	,	V_6
drm_device	,	V_1
DDI_BUF_TRANS	,	F_5
dev	,	V_2
tmp	,	V_84
SPLL_PLL_ENABLE	,	V_21
DRM_DEBUG_DRIVER	,	F_2
ARRAY_SIZE	,	F_6
use_fdi_mode	,	V_4
DDI_PORT_WIDTH_X2	,	V_32
WRPLL_CTL1	,	V_63
IS_HASWELL	,	F_9
intel_ddi_mode_set	,	F_29
PIPE_DDI_FUNC_ENABLE	,	V_45
PORT_CLK_SEL_SPLL	,	V_24
DP_TP_CTL	,	F_16
encoder	,	V_51
adjusted_mode	,	V_54
FDI_RX_CTL	,	F_20
crtc	,	V_16
"Initializing DDI buffers for port %c in %s mode\n"	,	L_1
intel_ddi_init	,	F_27
PIPE_DDI_PVSYNC	,	V_78
FDI_RX_MISC	,	F_19
hsw_ddi_buf_ctl_values	,	V_25
enc_to_intel_hdmi	,	F_30
DRM_INFO	,	F_32
ddi_translations	,	V_10
PORT_CLK_SEL_WRPLL1	,	V_66
PIPE_DDI_MODE_SELECT_DVI	,	V_75
I915_READ	,	F_17
flags	,	V_76
FDI_PORT_WIDTH_2X_LPT	,	V_39
"FDI train done.\n"	,	L_7
FDI_RX_FDI_DELAY_90	,	V_34
"WR PLL: using settings for %dKHz on %dKHz mode\n"	,	L_11
PIPE_DDI_MODE_SELECT_HDMI	,	V_74
drm_crtc	,	V_15
DDI_BUF_CTL	,	F_18
WRPLL_PLL_ENABLE	,	V_64
PORT_CLK_SEL	,	F_12
drm_i915_private	,	V_5
i	,	V_9
DP_TP_CTL_ENABLE	,	V_29
"HDMI audio on pipe %c on DDI\n"	,	L_13
hsw_ddi_translations_dp	,	V_12
p	,	V_57
"Programming port %c in FDI mode, this probably will not work.\n"	,	L_4
LCPLL_PLL_DISABLE	,	V_62
to_intel_crtc	,	F_11
hsw_fdi_link_train	,	F_10
udelay	,	F_15
PIPE_DDI_BPC_6	,	V_69
intel_hdmi	,	V_55
FDI_RX_TP1_TO_TP2_48	,	V_33
PIPE_DDI_BPC_8	,	V_70
FDI_LINK_TRAIN_AUTO	,	V_35
"No handlers defined for port %d, skipping DDI initialization\n"	,	L_9
DP_TP_CTL_LINK_TRAIN_NORMAL	,	V_42
DRM_DEBUG_KMS	,	F_26
WRPLL_PLL_SELECT_LCPLL_2700	,	V_65
PIPE_DDI_PHSYNC	,	V_80
n2	,	V_58
intel_prepare_ddi	,	F_8
DP_TP_CTL_FDI_AUTOTRAIN	,	V_26
LCPLL_CTL	,	V_61
PIPE_DDI_PORT_WIDTH_X2	,	V_46
"%d bpp unsupported by pipe DDI function\n"	,	L_15
intel_ddi_get_hw_state	,	F_37
mode	,	V_53
PIPE_DDI_MODE_SELECT_FDI	,	V_44
drm_encoder	,	V_50
hsw_ddi_translations_fdi	,	V_11
set_infoframes	,	V_81
u32	,	T_1
reg	,	V_8
ddi_port	,	V_56
DRM_MODE_FLAG_PHSYNC	,	V_79
pipe	,	V_18
has_hdmi_sink	,	V_73
DP_TP_CTL_ENHANCED_FRAME_ENABLE	,	V_27
drm_display_mode	,	V_52
for_each_pipe	,	F_38
"DP"	,	L_3
"FDI"	,	L_2
SPLL_CTL	,	V_20
DP_TP_STATUS	,	F_22
"No pipe for ddi port %i found\n"	,	L_16
WRPLL_DIVIDER_REFERENCE	,	F_33
DDI_BUF_EMP_MASK	,	V_30
POSTING_READ	,	F_21
PIPE_DDI_BPC_12	,	V_72
WARN	,	F_4
PIPE_DDI_BPC_10	,	V_71
pipe_name	,	F_31
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_37
DRM_ERROR	,	F_25
port	,	V_3
SPLL_PLL_FREQ_1350MHz	,	V_22
"WR PLL: %dKHz refresh rate with p=%d, n2=%d r2=%d\n"	,	L_12
intel_write_eld	,	F_36
"Found digital output on DDI port A\n"	,	L_8
wrpll_tmds_clock_table	,	V_60
has_audio	,	V_67
"BUF_CTL training done on %d step\n"	,	L_5
"Preparing HDMI DDI mode for Haswell on port %c, pipe %c\n"	,	L_10
DDI_BUF_CTL_ENABLE	,	V_31
DP_TP_STATUS_AUTOTRAIN_DONE	,	V_41
PIPE_DDI_SELECT_PORT	,	F_24
intel_enable_ddi	,	F_39
FDI_RX_ENABLE	,	V_36
DRM_MODE_FLAG_PVSYNC	,	V_77
"HDMI audio: write eld information\n"	,	L_14
FDI_RX_PLL_ENABLE	,	V_40
intel_prepare_ddi_buffers	,	F_1
SPLL_PLL_SCC	,	V_23
temp	,	V_19
bpp	,	V_68
PIPE_CLK_SEL_PORT	,	F_14
WRPLL_DIVIDER_FEEDBACK	,	F_34
port_name	,	F_3
intel_hdmi_init	,	F_28
dev_private	,	V_7
DP_TP_CTL_LINK_TRAIN_PAT1	,	V_28
PIPE_DDI_PORT_MASK	,	V_43
DDI_FUNC_CTL	,	F_23
"Error training BUF_CTL %d\n"	,	L_6
intel_crtc	,	V_17
intel_encoder	,	V_82
WRPLL_DIVIDER_POST	,	F_35
base	,	V_83
