Active-HDL 13.0.375.8320 2023-07-02 06:02:27

Elaboration top modules:
VHDL Configuration            testbench_for_statemachine


-----------------------------------------------------------------------------------------------------
Entity          | Architecture    | Library | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
statemachine_tb | TB_ARCHITECTURE | q1      |      | 13.0.375.8320 (Windows64) | -O3
statemachine    | MY_ARCH         | q1      |      | 13.0.375.8320 (Windows64) | -O3
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
VHDL Configuration                | Library | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
testbench_for_statemachine        | q1      |      | 13.0.375.8320 (Windows64) | -O3
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
VHDL Package                      | Library | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
standard                          | std     |      |                           | <unavailable>
TEXTIO                            | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164                    | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
Library                           | Comment
-----------------------------------------------------------------------------------------------------
ieee                              | Standard IEEE packages library
q1                                | None
std                               | Standard VHDL library
-----------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testbench_for_statemachine testbench_for_statemachine

