Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:52:05 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_53_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 Delay1No25_instance/Y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.027ns (28.881%)  route 2.529ns (71.119%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 7.006 - 4.000 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.686ns (routing 1.620ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.471ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=9338, routed)        2.686     3.637    Delay1No25_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y186       FDCE                                         r  Delay1No25_instance/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y186       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.716 r  Delay1No25_instance/Y_reg[9]/Q
                         net (fo=4, routed)           0.488     4.204    Delay1No24_instance/Y_reg[33]_0[9]
    SLICE_X127Y208       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.351 r  Delay1No24_instance/geqOp_carry_i_12__7/O
                         net (fo=1, routed)           0.007     4.358    Sum13_2_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X127Y208       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.511 r  Sum13_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.537    Sum13_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y209       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.552 r  Sum13_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.052     4.604    Sum13_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y210       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.656 r  Sum13_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.420     5.076    Delay1No24_instance/CO[0]
    SLICE_X128Y217       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     5.234 r  Delay1No24_instance/shiftedFracY_d1[32]_i_16__7/O
                         net (fo=2, routed)           0.241     5.475    Delay1No24_instance/Sum13_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X127Y217       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.573 r  Delay1No24_instance/shiftedFracY_d1[32]_i_9__7/O
                         net (fo=3, routed)           0.043     5.616    Delay1No24_instance/shiftedFracY_d1[32]_i_9__7_n_0
    SLICE_X127Y217       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.666 r  Delay1No24_instance/shiftedFracY_d1[12]_i_3__7/O
                         net (fo=34, routed)          0.548     6.214    Delay1No25_instance/shiftVal__5[0]
    SLICE_X126Y209       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     6.302 r  Delay1No25_instance/shiftedFracY_d1[38]_i_2__7/O
                         net (fo=4, routed)           0.367     6.669    Delay1No25_instance/Sum13_2_impl_instance/level2[15]
    SLICE_X127Y214       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.819 r  Delay1No25_instance/shiftedFracY_d1[10]_i_2__7/O
                         net (fo=2, routed)           0.278     7.097    Delay1No25_instance/level4__0[6]
    SLICE_X128Y211       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037     7.134 r  Delay1No25_instance/shiftedFracY_d1[26]_i_1__7/O
                         net (fo=1, routed)           0.059     7.193    Sum13_2_impl_instance/FPAddSubOp_instance/D[15]
    SLICE_X128Y211       FDRE                                         r  Sum13_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=9338, routed)        2.346     7.006    Sum13_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y211       FDRE                                         r  Sum13_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.486     7.493    
                         clock uncertainty           -0.035     7.457    
    SLICE_X128Y211       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.482    Sum13_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  0.289    




