INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-311] analyzing module slave
