// Seed: 1592822033
module module_0 ();
  localparam id_1 = 1;
  wire [1 'b0 : -1] id_2;
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    input supply0 id_2,
    input wor id_3,
    output supply1 id_4,
    input wor id_5,
    input wand id_6,
    input uwire id_7,
    input tri id_8,
    output tri0 id_9
);
  always_latch @(-1 >> id_7 or negedge id_8) id_1 = id_7;
  logic [7:0] id_11;
  logic id_12 = 1, id_13 = id_11;
  assign id_11[1] = (1);
  assign id_0 = id_13;
  localparam id_14 = 1;
  wire  id_15;
  logic id_16 = id_8;
  assign id_1 = -1;
  always @(1 or id_16) id_1 = 1;
  always @(negedge 1) begin : LABEL_0
    if (id_14[1 : 1]) begin : LABEL_1
      id_13 <= -1;
      assume (-1);
    end else id_16 <= id_15;
  end
  module_0 modCall_1 ();
endmodule
