
*** Running vivado
    with args -log design_1_edgeDetection_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_edgeDetection_0_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_edgeDetection_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 353.883 ; gain = 60.336
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection4_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection3_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Massive-Programs/Vivado/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_edgeDetection_0_1 -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 984.734 ; gain = 176.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_edgeDetection_0_1' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/synth/design_1_edgeDetection_0_1.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'edgeDetection_v1_0' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0.vhd:6' bound to instance 'U0' of component 'edgeDetection_v1_0' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/synth/design_1_edgeDetection_0_1.vhd:148]
INFO: [Synth 8-638] synthesizing module 'edgeDetection_v1_0' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'edgeDetection_v1_0_S00_AXI' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0_S00_AXI.vhd:6' bound to instance 'edgeDetection_v1_0_S00_AXI_inst' of component 'edgeDetection_v1_0_S00_AXI' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'edgeDetection_v1_0_S00_AXI' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'filter_px' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:8' bound to instance 'filter' of component 'filter_px' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0_S00_AXI.vhd:447]
INFO: [Synth 8-638] synthesizing module 'filter_px' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:23]
INFO: [Synth 8-3491] module 'filter_applier' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_applier.vhd:5' bound to instance 'f1' of component 'filter_applier' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:119]
INFO: [Synth 8-638] synthesizing module 'filter_applier' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_applier.vhd:14]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_applier.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_applier.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_applier' (1#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_applier.vhd:14]
INFO: [Synth 8-3491] module 'filter_applier' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_applier.vhd:5' bound to instance 'f2' of component 'filter_applier' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:127]
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/reg.vhd:7' bound to instance 'reg1' of component 'reg' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:135]
INFO: [Synth 8-638] synthesizing module '\reg ' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/reg.vhd:15]
INFO: [Synth 8-256] done synthesizing module '\reg ' (2#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/reg.vhd:15]
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/reg.vhd:7' bound to instance 'reg2' of component 'reg' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:141]
INFO: [Synth 8-3491] module 'multiplier' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/multiplier.vhd:7' bound to instance 'multiplier1' of component 'multiplier' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:147]
INFO: [Synth 8-638] synthesizing module 'multiplier' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/multiplier.vhd:16]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/multiplier.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (3#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/multiplier.vhd:16]
INFO: [Synth 8-3491] module 'multiplier' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/multiplier.vhd:7' bound to instance 'multiplier2' of component 'multiplier' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:154]
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/reg.vhd:7' bound to instance 'reg3' of component 'reg' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:161]
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/reg.vhd:7' bound to instance 'reg4' of component 'reg' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:167]
INFO: [Synth 8-3491] module 'adder' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/adder.vhd:7' bound to instance 'add' of component 'adder' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:173]
INFO: [Synth 8-638] synthesizing module 'adder' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/adder.vhd:17]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/adder.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/adder.vhd:17]
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/reg.vhd:7' bound to instance 'reg5' of component 'reg' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:181]
INFO: [Synth 8-3491] module 'cordic_0' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/src/cordic_0/synth/cordic_0.vhd:59' bound to instance 'square' of component 'cordic_0' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:189]
INFO: [Synth 8-638] synthesizing module 'cordic_0' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/src/cordic_0/synth/cordic_0.vhd:70]
	Parameter C_ARCHITECTURE bound to: 2 - type: integer 
	Parameter C_CORDIC_FUNCTION bound to: 6 - type: integer 
	Parameter C_COARSE_ROTATE bound to: 0 - type: integer 
	Parameter C_DATA_FORMAT bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ACLK bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ITERATIONS bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 8 - type: integer 
	Parameter C_PHASE_FORMAT bound to: 0 - type: integer 
	Parameter C_PIPELINE_MODE bound to: -2 - type: integer 
	Parameter C_PRECISION bound to: 0 - type: integer 
	Parameter C_ROUND_MODE bound to: 0 - type: integer 
	Parameter C_SCALE_COMP bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_PHASE_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cordic_v6_0_15' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/src/cordic_0/hdl/cordic_v6_0_vh_rfs.vhd:10135' bound to instance 'U0' of component 'cordic_v6_0_15' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/src/cordic_0/synth/cordic_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'cordic_0' (18#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/src/cordic_0/synth/cordic_0.vhd:70]
INFO: [Synth 8-3491] module 'CRC' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/CRC.vhd:34' bound to instance 'crc_encoder' of component 'CRC' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:198]
INFO: [Synth 8-638] synthesizing module 'CRC' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/CRC.vhd:44]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/CRC.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'CRC' (19#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/CRC.vhd:44]
INFO: [Synth 8-3491] module 'HECC' declared at 'c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/src/HECC/synth/HECC.v:57' bound to instance 'ecc_gen' of component 'HECC' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:207]
INFO: [Synth 8-6157] synthesizing module 'HECC' [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/src/HECC/synth/HECC.v:57]
INFO: [Synth 8-6155] done synthesizing module 'HECC' (23#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/src/HECC/synth/HECC.v:57]
INFO: [Synth 8-256] done synthesizing module 'filter_px' (24#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/filter_px.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0_S00_AXI.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'edgeDetection_v1_0_S00_AXI' (25#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'edgeDetection_v1_0' (26#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/hdl/edgeDetection_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_edgeDetection_0_1' (27#1) [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_edgeDetection_0_1/synth/design_1_edgeDetection_0_1.vhd:82]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_encode
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_correct_n
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[4]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[3]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[2]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[1]
WARNING: [Synth 8-3331] design ecc_v2_0_13 has unconnected port ecc_chkbits_in[0]
WARNING: [Synth 8-3331] design delay__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized9 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized9 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized9 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized9 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized9 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_viv__parameterized9 has unconnected port C_IN
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized9 has unconnected port rem_out[8]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized9 has unconnected port rem_out[7]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized9 has unconnected port rem_out[6]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized9 has unconnected port rem_out[5]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized9 has unconnected port rem_out[4]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized9 has unconnected port rem_out[3]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized9 has unconnected port rem_out[2]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized9 has unconnected port rem_out[1]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized9 has unconnected port rem_out[0]
WARNING: [Synth 8-3331] design delay__parameterized21 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized7 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized7 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized7 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized7 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized7 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_viv__parameterized7 has unconnected port C_IN
WARNING: [Synth 8-3331] design delay__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized5 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized5 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized5 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized5 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized5 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_viv__parameterized5 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized3 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized3 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized3 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized3 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized3 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_viv__parameterized3 has unconnected port C_IN
WARNING: [Synth 8-3331] design delay__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_lut6_legacy__parameterized1 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized1 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_13_legacy__parameterized1 has unconnected port b_in
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1121.754 ; gain = 313.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1121.754 ; gain = 313.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1121.754 ; gain = 313.957
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/design_1_edgeDetection_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/design_1_edgeDetection_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1192.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1194.047 ; gain = 1.965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1194.047 ; gain = 386.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1194.047 ; gain = 386.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/edgeDetection_v1_0_S00_AXI_inst/filter/square. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/edgeDetection_v1_0_S00_AXI_inst/filter/ecc_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1194.047 ; gain = 386.250
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'filter_px'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                initiate |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                  finish |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'filter_px'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 1194.047 ; gain = 386.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/multiplier.vhd:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f525/src/multiplier.vhd:23]
INFO: [Synth 8-3886] merging instance 'U0/edgeDetection_v1_0_S00_AXI_inst/filter/enables_reg[2]' (FDRE) to 'U0/edgeDetection_v1_0_S00_AXI_inst/filter/enables_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/edgeDetection_v1_0_S00_AXI_inst/filter/enables_reg[0]' (FDRE) to 'U0/edgeDetection_v1_0_S00_AXI_inst/filter/enables_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/edgeDetection_v1_0_S00_AXI_inst/filter/enables_reg[6]' (FDRE) to 'U0/edgeDetection_v1_0_S00_AXI_inst/filter/enables_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/edgeDetection_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/edgeDetection_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/edgeDetection_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/edgeDetection_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/edgeDetection_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/edgeDetection_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[47]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[46]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[45]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[44]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[43]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[42]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[41]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[40]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[39]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[38]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[37]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[36]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[35]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[34]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[33]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[32]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[31]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[30]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[29]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[28]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[27]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[26]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[25]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[24]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[23]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[22]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[21]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[20]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[19]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[18]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[17]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[16]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[15]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[47]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[46]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[45]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[44]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[43]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[42]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[41]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[40]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[39]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[38]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[37]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[36]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[35]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[34]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[33]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[32]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[31]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[30]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[29]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[28]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[27]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[26]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[25]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[24]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[23]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[22]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[21]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[20]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[19]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[18]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg[17]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[47]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[46]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[45]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[44]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[43]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[42]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[41]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[40]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[39]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[38]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[37]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[36]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[35]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[34]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[33]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[32]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[31]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[30]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[29]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[28]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[27]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[26]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[25]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[24]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[23]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[22]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[21]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[20]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[19]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[18]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[17]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[16]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[15]) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[47]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[46]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Synth 8-3332] Sequential element (U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg[45]__0) is unused and will be removed from module design_1_edgeDetection_0_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1194.047 ; gain = 386.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:02:00 . Memory (MB): peak = 1198.461 ; gain = 390.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:00 . Memory (MB): peak = 1199.203 ; gain = 391.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:02:01 . Memory (MB): peak = 1220.777 ; gain = 412.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1226.023 ; gain = 418.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1226.023 ; gain = 418.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1226.023 ; gain = 418.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1226.023 ; gain = 418.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1226.023 ; gain = 418.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1226.023 ; gain = 418.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    90|
|2     |DSP48E1   |     4|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |   116|
|5     |LUT2      |   191|
|6     |LUT3      |   122|
|7     |LUT4      |    37|
|8     |LUT5      |    63|
|9     |LUT6      |    84|
|10    |MUXCY     |    45|
|11    |SRL16E    |     9|
|12    |XORCY     |    36|
|13    |FDRE      |   639|
|14    |FDSE      |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1226.023 ; gain = 418.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:53 . Memory (MB): peak = 1226.023 ; gain = 345.934
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:02:07 . Memory (MB): peak = 1226.023 ; gain = 418.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1226.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:42 . Memory (MB): peak = 1226.023 ; gain = 840.473
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1226.023 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/design_1_edgeDetection_0_1_synth_1/design_1_edgeDetection_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_edgeDetection_0_1, cache-ID = 352f7c44a9b48ea8
INFO: [Coretcl 2-1174] Renamed 82 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1226.023 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/design_1_edgeDetection_0_1_synth_1/design_1_edgeDetection_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_edgeDetection_0_1_utilization_synth.rpt -pb design_1_edgeDetection_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 11 17:00:56 2021...
