$date
	Sat Aug  9 21:54:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mac_unit_tb $end
$var wire 8 ! weight_out [7:0] $end
$var wire 24 " partial_sum_out [23:0] $end
$var wire 8 # activation_out [7:0] $end
$var reg 8 $ activation_in [7:0] $end
$var reg 1 % clk $end
$var reg 24 & partial_sum_in [23:0] $end
$var reg 1 ' rst $end
$var reg 8 ( weight_in [7:0] $end
$scope module uut $end
$var wire 8 ) activation_in [7:0] $end
$var wire 1 % clk $end
$var wire 24 * partial_sum_in [23:0] $end
$var wire 1 ' rst $end
$var wire 8 + weight_in [7:0] $end
$var reg 8 , activation_out [7:0] $end
$var reg 24 - partial_sum_out [23:0] $end
$var reg 8 . weight_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
b0 +
b0 *
b0 )
b0 (
1'
b0 &
0%
b0 $
bx #
bx "
bx !
$end
#5000
b0 "
b0 -
b0 !
b0 .
b0 #
b0 ,
1%
#10000
0%
b100 (
b100 +
b11 $
b11 )
0'
#15000
b1100 "
b1100 -
b100 !
b100 .
b11 #
b11 ,
1%
#20000
0%
b1100 &
b1100 *
b11111011 (
b11111011 +
b10 $
b10 )
#25000
b10 "
b10 -
b11111011 !
b11111011 .
b10 #
b10 ,
1%
#30000
0%
b10 &
b10 *
b110 (
b110 +
b11111001 $
b11111001 )
#35000
b111111111111111111011000 "
b111111111111111111011000 -
b110 !
b110 .
b11111001 #
b11111001 ,
1%
#40000
0%
