Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:04:13 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_9'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_9 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:04:10 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_8'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_8 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:04:08 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_7'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_7 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:04:05 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_6'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_6 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:04:03 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_5'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_5 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:04:01 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_4'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_4 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:03:58 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_3'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_3 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:03:55 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_2'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_2 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:03:53 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_12'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_12 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:03:50 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_11'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_11 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:03:48 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_10'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_10 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:03:45 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_1'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:03:44 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:03:42 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_1'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_14_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:03:40 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_14_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 20:03:37 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_0_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:38 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_9'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_9 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_9', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_9', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_9', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_9', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_9', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_9', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_9
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_9} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_9]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:36 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_8'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_8 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_8', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_8', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_8', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_8', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_8', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_8', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_8
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_8} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_8]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:34 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_7'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_7 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_7', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_7', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_7', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_7', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_7', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_7', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_7
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_7} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_7]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:33 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_6'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_6 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_6', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_6', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_6', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_6', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_6', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_6', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_6
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_6} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_6]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:31 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_5'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_5 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_5', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_5', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_5', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_5', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_5', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_5', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_5
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_5} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_5]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:29 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_4 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_4', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_4', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_4', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_4', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_4', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_4', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_4
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_4} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_4]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:27 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_3 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_3', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_3', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_3', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_3', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_3', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_3', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_3
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_3} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_3]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:25 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_2 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_2', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_2', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_2', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_2', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_2', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_2', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_2
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_2} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_2]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:23 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_12'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_12 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_12', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_12', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_12', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_12', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_12', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_12', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_12
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_12} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_12]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:21 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_11'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_11 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_11', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_11', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_11', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_11', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_11', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_11', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_11
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_11} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_11]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:19 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_10'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_10 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_10', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_10', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_10', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_10', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_10', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_10', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_10
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_10} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_10]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:17 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_1', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_1', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_1', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_1', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_1', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_1', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_1
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_1} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_1]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:15 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_0', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_0', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_0', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_0', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_0', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_0', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_0
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_0} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:14 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_14_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_1', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_1', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_1', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_1', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_1', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_1', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_14_1
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_14_1} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_14_1]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:12 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_14_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_0', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_0', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_0', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_0', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_0', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_0', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_14_0
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_14_0} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_14_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 15:43:09 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_0_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'HIT_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_0_0', and cannot be set to '27'

Parameter 'HIT_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_0_0', and cannot be set to '16'

Parameter 'MISS_LATENCY_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_0_0', and cannot be set to '15'

Parameter 'MISS_LATENCY_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_0_0', and cannot be set to '0'

Parameter 'CHANNEL_CONTENTION_HIGH_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_0_0', and cannot be set to '15'

Parameter 'CHANNEL_CONTENTION_LOW_ADDR' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_0_0', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_0_0
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.C_AXIS_M_TUSER_WIDTH {6} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_0_0} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_clk} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {0} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {6} \
  CONFIG.s_axis.CLK_DOMAIN {dn_clk} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {0} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 14:35:10 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'interface_logic_0'

1. Summary
----------

SUCCESS in the upgrade of interface_logic_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  2 14:35:05 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:50:14 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'interface_logic_0'

1. Summary
----------

SUCCESS in the upgrade of interface_logic_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:50:12 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:50:10 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_9'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_9 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:50:08 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_8'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_8 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:50:06 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_7'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_7 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:50:05 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_6'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_6 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:50:03 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_5'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_5 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:50:01 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_4'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_4 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:49:59 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_3'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_3 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:49:58 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_2'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_2 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:49:56 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_12'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_12 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:49:54 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_11'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_11 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:49:53 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_10'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_10 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:49:51 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_1'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:49:49 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:49:47 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_1'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_14_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:49:45 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_14_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:49:44 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_0_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:37:36 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'interface_logic_0'

1. Summary
----------

SUCCESS in the upgrade of interface_logic_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 18:37:33 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:11:05 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_9'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_9 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:11:03 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_8'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_8 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:11:01 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_7'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_7 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:59 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_6'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_6 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:56 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_5'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_5 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:54 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_4'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_4 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:52 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_3'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_3 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:50 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_2'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_2 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:49 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_12'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_12 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:47 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_11'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_11 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:45 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_10'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_10 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:43 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_1'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:41 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:39 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_1'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_14_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:37 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_14_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  1 12:10:35 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_0_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:23:03 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_9'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_9 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:23:02 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_8'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_8 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:23:00 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_7'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_7 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:59 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_6'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_6 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:57 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_5'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_5 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:56 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_4'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_4 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:54 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_3'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_3 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:52 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_2'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_2 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:51 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_12'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_12 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:49 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_11'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_11 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:48 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_10'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_10 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:46 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_1'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_1 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:44 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_0'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_1_0 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:43 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_1'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_14_1 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:22:41 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_0'

1. Summary
----------

SUCCESS in the conversion of dn_channel_axis_wrapper_14_0 (xilinx.com:user:channel_axis_wrapper:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:47 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_9'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_9 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:45 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_8'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_8 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:44 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_7'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_7 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:42 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_6'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_6 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:40 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_5'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_5 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:39 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_4'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_4 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:37 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_3'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_3 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:35 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_2'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_2 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:33 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_12'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_12 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:32 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_11'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_11 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:30 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_10'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_10 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:29 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_1'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:27 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:26 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_1'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_14_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:24 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_14_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 02:15:23 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_0_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 01:07:43 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'interface_logic_0'

1. Summary
----------

SUCCESS in the upgrade of interface_logic_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 01:07:40 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 01:04:23 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'interface_logic_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of interface_logic_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 11) to (Rev. 12)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'interface_logic_0'. These changes may impact your design.


-Upgrade has added port 'm01_axis_tuser'

-Upgrade has added port 's00_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 01:04:20 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 11) to (Rev. 12)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_interface_logic_0_0'. These changes may impact your design.


-Upgrade has added port 'm01_axis_tuser'

-Upgrade has added port 's00_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:06:08 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_9'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_9 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_9'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:06:06 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_8'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_8 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_8'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:06:05 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_7'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_7 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_7'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:06:03 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_6'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_6 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_6'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:06:02 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_5'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_5 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_5'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:06:01 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_4 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_4'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:05:59 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_3 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_3'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:05:58 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_2 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_2'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:05:57 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_12'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_12 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_12'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:05:55 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_11'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_11 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_11'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:05:54 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_10'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_10 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_10'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:05:52 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_1'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:05:51 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_0'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:05:50 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_14_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_14_1'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:05:49 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_14_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_14_0'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Feb 27 00:05:47 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_0_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_0_0'. These changes may impact your design.


-Upgrade has added port 'm_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:09 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_9'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_9 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:09 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_8'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_8 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:09 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_7'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_7 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:08 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_6'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_6 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:08 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_5'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_5 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:08 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_4'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_4 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:07 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_3'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_3 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:07 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_2'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_2 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:07 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_12'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_12 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:06 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_11'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_11 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:06 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_10'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_10 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:06 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_1'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:06 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_1_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:05 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_1'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_14_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:05 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_14_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 21:08:05 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_channel_axis_wrapper_0_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:44 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_interface_logic_0_0'. These changes may impact your design.


-Upgrade has removed port 'm00_axis_tdata'

-Upgrade has removed port 'm01_axis_tdata'

-Upgrade has removed port 's00_axis_tdata'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:43 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_9'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_9 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_9'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_9', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_9
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_9} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_9]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:43 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_8'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_8 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_8'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_8', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_8
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_8} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_8]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:43 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_7'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_7 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_7'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_7', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_7
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_7} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_7]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:42 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_6'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_6 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_6'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_6', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_6
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_6} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_6]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:42 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_5'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_5 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_5'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_5', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_5
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_5} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_5]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:41 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_4 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_4'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_4', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_4
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_4} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_4]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:40 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_3 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_3'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_3', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_3
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_3} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_3]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:40 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_2 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_2'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_2', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_2
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_2} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_2]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:40 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_12'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_12 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_12'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_12', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_12
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_12} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_12]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:39 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_11'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_11 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_11'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_11', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_11
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_11} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_11]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:39 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_10'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_10 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_10'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_10', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_10
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_10} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_10]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:39 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_1'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_1', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_1
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_1} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_1]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:39 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_1_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_1_0'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_1_0', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_1_0
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_1_0} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_1_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:38 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_14_1 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_14_1'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_1', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_14_1
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_14_1} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_14_1]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:38 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_14_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_14_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_14_0'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_14_0', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_14_0
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_14_0} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_14_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 21 20:34:38 2022
| Host         : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_channel_axis_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_channel_axis_wrapper_0_0 (xilinx.com:user:channel_axis_wrapper:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_channel_axis_wrapper_0_0'. These changes may impact your design.


-Upgrade has removed port 'm_axis_tdata'

-Upgrade has removed port 's_axis_tdata'


3. Customization warnings
-------------------------

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'dn_channel_axis_wrapper_0_0', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:channel_axis_wrapper:1.0 -user_name dn_channel_axis_wrapper_0_0
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.CHANNEL_CONTENTION_HIGH_ADDR {15} \
  CONFIG.CHANNEL_CONTENTION_LOW_ADDR {0} \
  CONFIG.C_AXIS_TDEST_WIDTH {8} \
  CONFIG.C_AXIS_TID_WIDTH {12} \
  CONFIG.C_AXIS_TUSER_WIDTH {47} \
  CONFIG.C_NUM_PLANES {8} \
  CONFIG.C_NUM_SLOTS {16} \
  CONFIG.Component_Name {dn_channel_axis_wrapper_0_0} \
  CONFIG.DOWNCNT_WIDTH {16} \
  CONFIG.HIT_LATENCY_HIGH_ADDR {27} \
  CONFIG.HIT_LATENCY_LOW_ADDR {16} \
  CONFIG.MISS_LATENCY_HIGH_ADDR {15} \
  CONFIG.MISS_LATENCY_LOW_ADDR {0} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.aclk.ASSOCIATED_BUSIF {m_axis:s_axis} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.aclk.FREQ_HZ {250000000} \
  CONFIG.aclk.INSERT_VIP {0} \
  CONFIG.aclk.PHASE {0.000} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m_axis.FREQ_HZ {250000000} \
  CONFIG.m_axis.HAS_TKEEP {0} \
  CONFIG.m_axis.HAS_TLAST {1} \
  CONFIG.m_axis.HAS_TREADY {1} \
  CONFIG.m_axis.HAS_TSTRB {0} \
  CONFIG.m_axis.INSERT_VIP {0} \
  CONFIG.m_axis.LAYERED_METADATA {undef} \
  CONFIG.m_axis.PHASE {0.000} \
  CONFIG.m_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m_axis.TDEST_WIDTH {0} \
  CONFIG.m_axis.TID_WIDTH {12} \
  CONFIG.m_axis.TUSER_WIDTH {0} \
  CONFIG.s_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s_axis.FREQ_HZ {250000000} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {0} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.INSERT_VIP {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s_axis.TDEST_WIDTH {8} \
  CONFIG.s_axis.TID_WIDTH {12} \
  CONFIG.s_axis.TUSER_WIDTH {47} " [get_ips dn_channel_axis_wrapper_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan  7 04:45:12 2022
| Host         : DESKTOP-CM0JPKD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 9) to (Rev. 10)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dn_interface_logic_0_0'. These changes may impact your design.


-Upgraded port 's01_axis_tdata' width 128 differs from original width 256


3. Customization warnings
-------------------------

Parameter 'TDATA_WIDTH_IN' is no longer present on the upgraded IP 'dn_interface_logic_0_0', and cannot be set to '256'

Parameter 'TDATA_WIDTH_OUT' is no longer present on the upgraded IP 'dn_interface_logic_0_0', and cannot be set to '128'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:interface_logic:1.0 -user_name dn_interface_logic_0_0
set_property -dict "\
  CONFIG.ADDR_HIGH_ADDR {31} \
  CONFIG.ADDR_LOW_ADDR {0} \
  CONFIG.ADDR_WIDTH {32} \
  CONFIG.Component_Name {dn_interface_logic_0_0} \
  CONFIG.DIE_PER_CHANNEL {8} \
  CONFIG.MODE_HIGH_ADDR {46} \
  CONFIG.MODE_LOW_ADDR {41} \
  CONFIG.MODE_WIDTH {6} \
  CONFIG.NUM_CHANNEL {8} \
  CONFIG.PAGE_BUFFER_SIZE {256} \
  CONFIG.PLANE_PER_DIE {4} \
  CONFIG.SIZE_HIGH_ADDR {40} \
  CONFIG.SIZE_LOW_ADDR {32} \
  CONFIG.SIZE_WIDTH {9} \
  CONFIG.TAG_HIGH_ADDR {58} \
  CONFIG.TAG_LOW_ADDR {47} \
  CONFIG.TDEST_WIDTH {12} \
  CONFIG.TID_WIDTH {12} \
  CONFIG.TUSER_WIDTH {47} \
  CONFIG.aresetn.INSERT_VIP {0} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis:m01_axis:s00_axis:s01_axis} \
  CONFIG.clk.ASSOCIATED_RESET {aresetn} \
  CONFIG.clk.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.clk.FREQ_HZ {250000000} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m00_axis.FREQ_HZ {250000000} \
  CONFIG.m00_axis.HAS_TKEEP {0} \
  CONFIG.m00_axis.HAS_TLAST {0} \
  CONFIG.m00_axis.HAS_TREADY {1} \
  CONFIG.m00_axis.HAS_TSTRB {0} \
  CONFIG.m00_axis.INSERT_VIP {0} \
  CONFIG.m00_axis.LAYERED_METADATA {undef} \
  CONFIG.m00_axis.PHASE {0.000} \
  CONFIG.m00_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m00_axis.TDEST_WIDTH {12} \
  CONFIG.m00_axis.TID_WIDTH {12} \
  CONFIG.m00_axis.TUSER_WIDTH {47} \
  CONFIG.m01_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.m01_axis.FREQ_HZ {250000000} \
  CONFIG.m01_axis.HAS_TKEEP {0} \
  CONFIG.m01_axis.HAS_TLAST {0} \
  CONFIG.m01_axis.HAS_TREADY {1} \
  CONFIG.m01_axis.HAS_TSTRB {0} \
  CONFIG.m01_axis.INSERT_VIP {0} \
  CONFIG.m01_axis.LAYERED_METADATA {undef} \
  CONFIG.m01_axis.PHASE {0.000} \
  CONFIG.m01_axis.TDATA_NUM_BYTES {16} \
  CONFIG.m01_axis.TDEST_WIDTH {0} \
  CONFIG.m01_axis.TID_WIDTH {12} \
  CONFIG.m01_axis.TUSER_WIDTH {0} \
  CONFIG.s00_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s00_axis.FREQ_HZ {250000000} \
  CONFIG.s00_axis.HAS_TKEEP {0} \
  CONFIG.s00_axis.HAS_TLAST {1} \
  CONFIG.s00_axis.HAS_TREADY {1} \
  CONFIG.s00_axis.HAS_TSTRB {0} \
  CONFIG.s00_axis.INSERT_VIP {0} \
  CONFIG.s00_axis.LAYERED_METADATA {undef} \
  CONFIG.s00_axis.PHASE {0.000} \
  CONFIG.s00_axis.TDATA_NUM_BYTES {16} \
  CONFIG.s00_axis.TDEST_WIDTH {0} \
  CONFIG.s00_axis.TID_WIDTH {12} \
  CONFIG.s00_axis.TUSER_WIDTH {0} \
  CONFIG.s01_axis.CLK_DOMAIN {dn_aclk_0} \
  CONFIG.s01_axis.FREQ_HZ {250000000} \
  CONFIG.s01_axis.HAS_TKEEP {0} \
  CONFIG.s01_axis.HAS_TLAST {1} \
  CONFIG.s01_axis.HAS_TREADY {1} \
  CONFIG.s01_axis.HAS_TSTRB {0} \
  CONFIG.s01_axis.INSERT_VIP {0} \
  CONFIG.s01_axis.LAYERED_METADATA {undef} \
  CONFIG.s01_axis.PHASE {0.000} \
  CONFIG.s01_axis.TDATA_NUM_BYTES {32} \
  CONFIG.s01_axis.TDEST_WIDTH {0} \
  CONFIG.s01_axis.TID_WIDTH {0} \
  CONFIG.s01_axis.TUSER_WIDTH {0} " [get_ips dn_interface_logic_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan  6 07:40:37 2022
| Host         : DESKTOP-CM0JPKD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the conversion of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan  6 07:40:18 2022
| Host         : DESKTOP-CM0JPKD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan  6 07:21:16 2022
| Host         : DESKTOP-CM0JPKD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the conversion of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan  6 07:19:41 2022
| Host         : DESKTOP-CM0JPKD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 6) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan  6 07:09:33 2022
| Host         : DESKTOP-CM0JPKD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the conversion of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan  6 07:07:48 2022
| Host         : DESKTOP-CM0JPKD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 4) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan  6 06:45:08 2022
| Host         : DESKTOP-CM0JPKD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dn_interface_logic_0_0'

1. Summary
----------

SUCCESS in the upgrade of dn_interface_logic_0_0 (xilinx.com:user:interface_logic:1.0) from (Rev. 2) to (Rev. 4)

