{
 "Files" : [
  {
   "Path" : "F:/Sipeed/Projects/MyUART/MyUART/src/DESERIALIZE_SHIFTER_MODULE.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Sipeed/Projects/MyUART/MyUART/src/SERIALIZE_SHIFTER_MODULE.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Sipeed/Projects/MyUART/MyUART/src/UART_MODULE.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Sipeed/Projects/MyUART/MyUART/src/UART_TEST.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Sipeed/Projects/MyUART/MyUART/src/fifo_sc_hs/fifo_sc_hs_64_reg_top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/Sipeed/Projects/MyUART/MyUART/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}