
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: listSchedule took the same time as lBoundEstimator: PAPER, ALAPBound: lazyALAP



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: listSchedule took the same time as lBoundEstimator: OWN, ALAPBound: lazyALAP



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 2, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 12



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: listSchedule took the same time as lBoundEstimator: PAPER, ALAPBound: listSchedule



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 2, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 8



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: PAPER, ALAPBound: lazyALAP took the same time as lBoundEstimator: OWN, ALAPBound: lazyALAP



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 12



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 3



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 8



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 12



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 3



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 8



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 3, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 12



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 8, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 12



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 3, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 8



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 7 with 10 nodes

n3--169:IADD : [0:0]
n7--166:IADD : [0:0]
n1--167:DMA_LOAD : [1:2]
n6--188:IADD : [1:1]
n5--189:DMA_LOAD : [2:3]
n0--168:DMA_STORE : [3:4]
n2--176:IFGE : [4:4]
n4--190:DMA_STORE : [5:6]
n8--191:IADD : [5:5]
n9--154:IFGE : [6:6]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 8 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 2 times
Best latency found: 7
Initial best latency: 7
9 out of 10 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 2 milliseconds

Print BULB tree: 
l_bound: 7, u_bound: 7; investigated partial schedule: {}; 
├── l_bound: 7, u_bound: 7; investigated n3--169:IADD in [0:0]; investigated partial schedule: {0=[n3--169:IADD]}; 
├── l_bound: 11, u_bound: 11; investigated n3--169:IADD in [5:5]; investigated partial schedule: {5=[n3--169:IADD]}; 
├── l_bound: 12, u_bound: 12; investigated n3--169:IADD in [6:6]; investigated partial schedule: {6=[n3--169:IADD]}; 
├── l_bound: 10, u_bound: 10; investigated n3--169:IADD in [4:4]; investigated partial schedule: {4=[n3--169:IADD]}; 
├── l_bound: 8, u_bound: 8; investigated n3--169:IADD in [2:2]; investigated partial schedule: {2=[n3--169:IADD]}; 
├── l_bound: 9, u_bound: 9; investigated n3--169:IADD in [3:3]; investigated partial schedule: {3=[n3--169:IADD]}; 
└── l_bound: 7, u_bound: 7; investigated n3--169:IADD in [1:1]; investigated partial schedule: {1=[n3--169:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 7
Initial best latency: 7
9 out of 10 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 1 milliseconds

Print BULB tree: 
l_bound: 7, u_bound: 7; investigated partial schedule: {}; 
└── l_bound: 7, u_bound: 7; investigated n3--169:IADD in [0:0]; investigated partial schedule: {0=[n3--169:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 7
Initial best latency: 7
9 out of 10 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 1 milliseconds

Print BULB tree: 
l_bound: 7, u_bound: 7; investigated partial schedule: {}; 
└── l_bound: 7, u_bound: 7; investigated n3--169:IADD in [0:0]; investigated partial schedule: {0=[n3--169:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: listSchedule
BULB tree contains 104 inspected nodes
32 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 30 times
Best latency found: 7
Initial best latency: 7
7 out of 10 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 12 milliseconds

Print BULB tree: 
l_bound: 6, u_bound: 7; investigated partial schedule: {}; 
├── l_bound: 6, u_bound: 7; investigated n3--169:IADD in [0:0]; investigated partial schedule: {0=[n3--169:IADD]}; 
│   ├── l_bound: 6, u_bound: 7; investigated n6--188:IADD in [2:2]; investigated partial schedule: {0=[n3--169:IADD], 2=[n6--188:IADD]}; 
│   │   ├── l_bound: 7, u_bound: 7; investigated n7--166:IADD in [2:2]; investigated partial schedule: {0=[n3--169:IADD], 2=[n6--188:IADD, n7--166:IADD]}; 
│   │   ├── l_bound: 7, u_bound: 7; investigated n7--166:IADD in [0:0]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 2=[n6--188:IADD]}; 
│   │   ├── l_bound: 7, u_bound: 9; investigated n7--166:IADD in [4:4]; investigated partial schedule: {0=[n3--169:IADD], 2=[n6--188:IADD], 4=[n7--166:IADD]}; 
│   │   ├── l_bound: 7, u_bound: 10; investigated n7--166:IADD in [5:5]; investigated partial schedule: {0=[n3--169:IADD], 2=[n6--188:IADD], 5=[n7--166:IADD]}; 
│   │   ├── l_bound: 7, u_bound: 11; investigated n7--166:IADD in [6:6]; investigated partial schedule: {0=[n3--169:IADD], 2=[n6--188:IADD], 6=[n7--166:IADD]}; 
│   │   ├── l_bound: 7, u_bound: 7; investigated n7--166:IADD in [1:1]; investigated partial schedule: {0=[n3--169:IADD], 1=[n7--166:IADD], 2=[n6--188:IADD]}; 
│   │   └── l_bound: 7, u_bound: 8; investigated n7--166:IADD in [3:3]; investigated partial schedule: {0=[n3--169:IADD], 2=[n6--188:IADD], 3=[n7--166:IADD]}; 
│   ├── l_bound: 7, u_bound: 11; investigated n6--188:IADD in [6:6]; investigated partial schedule: {0=[n3--169:IADD], 6=[n6--188:IADD]}; 
│   ├── l_bound: 6, u_bound: 7; investigated n6--188:IADD in [1:1]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD]}; 
│   │   ├── l_bound: 7, u_bound: 11; investigated n7--166:IADD in [6:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD], 6=[n7--166:IADD]}; 
│   │   ├── l_bound: 6, u_bound: 8; investigated n7--166:IADD in [3:3]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD], 3=[n7--166:IADD]}; 
│   │   ├── l_bound: 6, u_bound: 7; investigated n7--166:IADD in [1:1]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD]}; 
│   │   │   ├── l_bound: 6, u_bound: 8; investigated n1--167:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 4=[n1--167:DMA_LOAD], 5=[n1--167:DMA_LOAD]}; 
│   │   │   ├── l_bound: 6, u_bound: 7; investigated n1--167:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD]}; 
│   │   │   │   ├── l_bound: 6, u_bound: 8; investigated n5--189:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n5--189:DMA_LOAD]}; 
│   │   │   │   ├── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD]}; 
│   │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
│   │   │   │   │   └── l_bound: 6, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE]}; 
│   │   │   │   │       ├── l_bound: 7, u_bound: 7; investigated n4--190:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n4--190:DMA_STORE]}; 
│   │   │   │   │       └── l_bound: 6, u_bound: 7; investigated n4--190:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE]}; 
│   │   │   │   │           └── l_bound: 7, u_bound: 7; investigated n2--176:IFGE in [6:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n2--176:IFGE]}; 
│   │   │   │   ├── l_bound: 7, u_bound: 10; investigated n5--189:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD], 5=[n5--189:DMA_LOAD], 6=[n5--189:DMA_LOAD]}; 
│   │   │   │   └── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD]}; 
│   │   │   │       ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE]}; 
│   │   │   │       └── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
│   │   │   ├── l_bound: 7, u_bound: 10; investigated n1--167:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 5=[n1--167:DMA_LOAD], 6=[n1--167:DMA_LOAD]}; 
│   │   │   └── l_bound: 6, u_bound: 7; investigated n1--167:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD]}; 
│   │   │       ├── l_bound: 7, u_bound: 7; investigated n5--189:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n1--167:DMA_LOAD, n5--189:DMA_LOAD]}; 
│   │   │       ├── l_bound: 7, u_bound: 9; investigated n5--189:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD], 5=[n5--189:DMA_LOAD], 6=[n5--189:DMA_LOAD]}; 
│   │   │       ├── l_bound: 7, u_bound: 9; investigated n5--189:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 5=[n5--189:DMA_LOAD]}; 
│   │   │       └── l_bound: 7, u_bound: 7; investigated n5--189:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n1--167:DMA_LOAD]}; 
│   │   ├── l_bound: 6, u_bound: 7; investigated n7--166:IADD in [2:2]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD], 2=[n7--166:IADD]}; 
│   │   │   ├── l_bound: 7, u_bound: 10; investigated n1--167:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD], 2=[n7--166:IADD], 5=[n1--167:DMA_LOAD], 6=[n1--167:DMA_LOAD]}; 
│   │   │   ├── l_bound: 7, u_bound: 7; investigated n1--167:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD], 2=[n7--166:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD]}; 
│   │   │   └── l_bound: 7, u_bound: 8; investigated n1--167:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD], 2=[n7--166:IADD], 4=[n1--167:DMA_LOAD], 5=[n1--167:DMA_LOAD]}; 
│   │   ├── l_bound: 6, u_bound: 9; investigated n7--166:IADD in [4:4]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD], 4=[n7--166:IADD]}; 
│   │   ├── l_bound: 6, u_bound: 7; investigated n7--166:IADD in [0:0]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD]}; 
│   │   │   ├── l_bound: 6, u_bound: 7; investigated n1--167:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD]}; 
│   │   │   │   ├── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD]}; 
│   │   │   │   │   ├── l_bound: 6, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE]}; 
│   │   │   │   │   │   ├── l_bound: 6, u_bound: 7; investigated n4--190:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE]}; 
│   │   │   │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n2--176:IFGE in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n2--176:IFGE]}; 
│   │   │   │   │   │   │   ├── l_bound: 6, u_bound: 7; investigated n2--176:IFGE in [3:3]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n2--176:IFGE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE]}; 
│   │   │   │   │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n8--191:IADD in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n2--176:IFGE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n8--191:IADD]}; 
│   │   │   │   │   │   └── l_bound: 7, u_bound: 7; investigated n4--190:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n4--190:DMA_STORE]}; 
│   │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
│   │   │   │   │   └── l_bound: 6, u_bound: 7; investigated n0--168:DMA_STORE in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE]}; 
│   │   │   │   │       ├── l_bound: 7, u_bound: 7; investigated n4--190:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n4--190:DMA_STORE], 6=[n4--190:DMA_STORE]}; 
│   │   │   │   │       └── l_bound: 6, u_bound: 7; investigated n4--190:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n4--190:DMA_STORE]}; 
│   │   │   │   │           ├── l_bound: 7, u_bound: 7; investigated n2--176:IFGE in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n4--190:DMA_STORE], 6=[n2--176:IFGE]}; 
│   │   │   │   │           └── l_bound: 6, u_bound: 7; investigated n2--176:IFGE in [5:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n2--176:IFGE, n4--190:DMA_STORE]}; 
│   │   │   │   │               ├── l_bound: 7, u_bound: 7; investigated n8--191:IADD in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n2--176:IFGE, n4--190:DMA_STORE], 6=[n8--191:IADD]}; 
│   │   │   │   ├── l_bound: 6, u_bound: 8; investigated n5--189:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n5--189:DMA_LOAD]}; 
│   │   │   │   ├── l_bound: 7, u_bound: 9; investigated n5--189:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 5=[n5--189:DMA_LOAD], 6=[n5--189:DMA_LOAD]}; 
│   │   │   │   └── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD]}; 
│   │   │   │       ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE]}; 
│   │   │   │       ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n5--189:DMA_LOAD]}; 
│   │   │   │       └── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
│   │   │   ├── l_bound: 6, u_bound: 8; investigated n1--167:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 4=[n1--167:DMA_LOAD], 5=[n1--167:DMA_LOAD]}; 
│   │   │   ├── l_bound: 6, u_bound: 7; investigated n1--167:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD]}; 
│   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n5--189:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n1--167:DMA_LOAD, n5--189:DMA_LOAD]}; 
│   │   │   │   ├── l_bound: 7, u_bound: 9; investigated n5--189:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 5=[n5--189:DMA_LOAD]}; 
│   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n5--189:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n1--167:DMA_LOAD]}; 
│   │   │   │   └── l_bound: 7, u_bound: 9; investigated n5--189:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD], 5=[n5--189:DMA_LOAD], 6=[n5--189:DMA_LOAD]}; 
│   │   │   ├── l_bound: 6, u_bound: 7; investigated n1--167:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD]}; 
│   │   │   │   ├── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD]}; 
│   │   │   │   │   ├── l_bound: 6, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE]}; 
│   │   │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n4--190:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n4--190:DMA_STORE]}; 
│   │   │   │   │   │   └── l_bound: 6, u_bound: 7; investigated n4--190:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE]}; 
│   │   │   │   │   │       ├── l_bound: 6, u_bound: 7; investigated n2--176:IFGE in [1:1]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n2--176:IFGE, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE]}; 
│   │   │   │   │   │       │   ├── l_bound: 7, u_bound: 7; investigated n8--191:IADD in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n2--176:IFGE, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n8--191:IADD]}; 
│   │   │   │   │   │       ├── l_bound: 7, u_bound: 7; investigated n2--176:IFGE in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n2--176:IFGE]}; 
│   │   │   │   │   └── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
│   │   │   │   ├── l_bound: 7, u_bound: 10; investigated n5--189:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD], 5=[n5--189:DMA_LOAD], 6=[n5--189:DMA_LOAD]}; 
│   │   │   │   ├── l_bound: 6, u_bound: 8; investigated n5--189:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n5--189:DMA_LOAD]}; 
│   │   │   │   └── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD]}; 
│   │   │   │       ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE]}; 
│   │   │   │       └── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
│   │   │   └── l_bound: 7, u_bound: 10; investigated n1--167:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 5=[n1--167:DMA_LOAD], 6=[n1--167:DMA_LOAD]}; 
│   │   └── l_bound: 6, u_bound: 10; investigated n7--166:IADD in [5:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD], 5=[n7--166:IADD]}; 
│   ├── l_bound: 6, u_bound: 9; investigated n6--188:IADD in [4:4]; investigated partial schedule: {0=[n3--169:IADD], 4=[n6--188:IADD]}; 
│   ├── l_bound: 6, u_bound: 10; investigated n6--188:IADD in [5:5]; investigated partial schedule: {0=[n3--169:IADD], 5=[n6--188:IADD]}; 
│   └── l_bound: 6, u_bound: 8; investigated n6--188:IADD in [3:3]; investigated partial schedule: {0=[n3--169:IADD], 3=[n6--188:IADD]}; 
├── l_bound: 6, u_bound: 9; investigated n3--169:IADD in [3:3]; investigated partial schedule: {3=[n3--169:IADD]}; 
├── l_bound: 6, u_bound: 8; investigated n3--169:IADD in [2:2]; investigated partial schedule: {2=[n3--169:IADD]}; 
├── l_bound: 7, u_bound: 12; investigated n3--169:IADD in [6:6]; investigated partial schedule: {6=[n3--169:IADD]}; 
├── l_bound: 6, u_bound: 10; investigated n3--169:IADD in [4:4]; investigated partial schedule: {4=[n3--169:IADD]}; 
├── l_bound: 6, u_bound: 11; investigated n3--169:IADD in [5:5]; investigated partial schedule: {5=[n3--169:IADD]}; 
└── l_bound: 6, u_bound: 7; investigated n3--169:IADD in [1:1]; investigated partial schedule: {1=[n3--169:IADD]}; 
    ├── l_bound: 6, u_bound: 10; investigated n6--188:IADD in [5:5]; investigated partial schedule: {1=[n3--169:IADD], 5=[n6--188:IADD]}; 
    ├── l_bound: 6, u_bound: 8; investigated n6--188:IADD in [3:3]; investigated partial schedule: {1=[n3--169:IADD], 3=[n6--188:IADD]}; 
    ├── l_bound: 6, u_bound: 9; investigated n6--188:IADD in [4:4]; investigated partial schedule: {1=[n3--169:IADD], 4=[n6--188:IADD]}; 
    ├── l_bound: 6, u_bound: 7; investigated n6--188:IADD in [2:2]; investigated partial schedule: {1=[n3--169:IADD], 2=[n6--188:IADD]}; 
    │   ├── l_bound: 7, u_bound: 9; investigated n7--166:IADD in [4:4]; investigated partial schedule: {1=[n3--169:IADD], 2=[n6--188:IADD], 4=[n7--166:IADD]}; 
    │   ├── l_bound: 7, u_bound: 7; investigated n7--166:IADD in [0:0]; investigated partial schedule: {0=[n7--166:IADD], 1=[n3--169:IADD], 2=[n6--188:IADD]}; 
    │   ├── l_bound: 7, u_bound: 8; investigated n7--166:IADD in [1:1]; investigated partial schedule: {1=[n3--169:IADD, n7--166:IADD], 2=[n6--188:IADD]}; 
    │   ├── l_bound: 7, u_bound: 11; investigated n7--166:IADD in [6:6]; investigated partial schedule: {1=[n3--169:IADD], 2=[n6--188:IADD], 6=[n7--166:IADD]}; 
    │   ├── l_bound: 7, u_bound: 8; investigated n7--166:IADD in [3:3]; investigated partial schedule: {1=[n3--169:IADD], 2=[n6--188:IADD], 3=[n7--166:IADD]}; 
    │   ├── l_bound: 7, u_bound: 10; investigated n7--166:IADD in [5:5]; investigated partial schedule: {1=[n3--169:IADD], 2=[n6--188:IADD], 5=[n7--166:IADD]}; 
    │   └── l_bound: 7, u_bound: 8; investigated n7--166:IADD in [2:2]; investigated partial schedule: {1=[n3--169:IADD], 2=[n6--188:IADD, n7--166:IADD]}; 
    └── l_bound: 7, u_bound: 11; investigated n6--188:IADD in [6:6]; investigated partial schedule: {1=[n3--169:IADD], 6=[n6--188:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 8 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 2 times
Best latency found: 7
Initial best latency: 7
9 out of 10 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 3 milliseconds

Print BULB tree: 
l_bound: 7, u_bound: 7; investigated partial schedule: {}; 
├── l_bound: 8, u_bound: 8; investigated n3--169:IADD in [2:2]; investigated partial schedule: {2=[n3--169:IADD]}; 
├── l_bound: 7, u_bound: 7; investigated n3--169:IADD in [1:1]; investigated partial schedule: {1=[n3--169:IADD]}; 
├── l_bound: 9, u_bound: 9; investigated n3--169:IADD in [3:3]; investigated partial schedule: {3=[n3--169:IADD]}; 
├── l_bound: 12, u_bound: 12; investigated n3--169:IADD in [6:6]; investigated partial schedule: {6=[n3--169:IADD]}; 
├── l_bound: 7, u_bound: 7; investigated n3--169:IADD in [0:0]; investigated partial schedule: {0=[n3--169:IADD]}; 
├── l_bound: 10, u_bound: 10; investigated n3--169:IADD in [4:4]; investigated partial schedule: {4=[n3--169:IADD]}; 
└── l_bound: 11, u_bound: 11; investigated n3--169:IADD in [5:5]; investigated partial schedule: {5=[n3--169:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: lazyALAP
BULB tree contains 81 inspected nodes
32 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 26 times
Best latency found: 7
Initial best latency: 7
6 out of 10 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 8 milliseconds

Print BULB tree: 
l_bound: 6, u_bound: 7; investigated partial schedule: {}; 
└── l_bound: 6, u_bound: 7; investigated n3--169:IADD in [0:0]; investigated partial schedule: {0=[n3--169:IADD]}; 
    └── l_bound: 6, u_bound: 7; investigated n6--188:IADD in [1:1]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD]}; 
        ├── l_bound: 6, u_bound: 7; investigated n7--166:IADD in [1:1]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD]}; 
        │   ├── l_bound: 6, u_bound: 7; investigated n1--167:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD]}; 
        │   │   ├── l_bound: 7, u_bound: 10; investigated n5--189:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD], 5=[n5--189:DMA_LOAD], 6=[n5--189:DMA_LOAD]}; 
        │   │   ├── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD]}; 
        │   │   │   ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
        │   │   │   ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE]}; 
        │   │   │   └── l_bound: 8, u_bound: 8; investigated n0--168:DMA_STORE in [6:7]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD], 6=[n0--168:DMA_STORE], 7=[n0--168:DMA_STORE]}; 
        │   │   ├── l_bound: 6, u_bound: 8; investigated n5--189:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n5--189:DMA_LOAD]}; 
        │   │   └── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD]}; 
        │   │       ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
        │   │       ├── l_bound: 6, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE]}; 
        │   │       │   ├── l_bound: 8, u_bound: 8; investigated n4--190:DMA_STORE in [6:7]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE], 6=[n4--190:DMA_STORE], 7=[n4--190:DMA_STORE]}; 
        │   │       │   ├── l_bound: 7, u_bound: 7; investigated n4--190:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n4--190:DMA_STORE]}; 
        │   │       │   └── l_bound: 6, u_bound: 7; investigated n4--190:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE]}; 
        │   │       │       ├── l_bound: 8, u_bound: 8; investigated n2--176:IFGE in [7:7]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 7=[n2--176:IFGE]}; 
        │   │       │       ├── l_bound: 7, u_bound: 7; investigated n2--176:IFGE in [6:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n2--176:IFGE]}; 
        │   │       └── l_bound: 8, u_bound: 8; investigated n0--168:DMA_STORE in [6:7]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 6=[n0--168:DMA_STORE], 7=[n0--168:DMA_STORE]}; 
        │   └── l_bound: 6, u_bound: 7; investigated n1--167:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD]}; 
        │       ├── l_bound: 7, u_bound: 7; investigated n5--189:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 2=[n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n1--167:DMA_LOAD]}; 
        │       ├── l_bound: 7, u_bound: 9; investigated n5--189:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 5=[n5--189:DMA_LOAD]}; 
        │       ├── l_bound: 7, u_bound: 9; investigated n5--189:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD], 5=[n5--189:DMA_LOAD], 6=[n5--189:DMA_LOAD]}; 
        │       └── l_bound: 7, u_bound: 7; investigated n5--189:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD, n7--166:IADD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n1--167:DMA_LOAD, n5--189:DMA_LOAD]}; 
        ├── l_bound: 6, u_bound: 7; investigated n7--166:IADD in [0:0]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD]}; 
        │   ├── l_bound: 6, u_bound: 7; investigated n1--167:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD]}; 
        │   │   ├── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD]}; 
        │   │   │   ├── l_bound: 8, u_bound: 8; investigated n0--168:DMA_STORE in [6:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD], 6=[n0--168:DMA_STORE], 7=[n0--168:DMA_STORE]}; 
        │   │   │   ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE]}; 
        │   │   │   └── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
        │   │   ├── l_bound: 7, u_bound: 10; investigated n5--189:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD], 5=[n5--189:DMA_LOAD], 6=[n5--189:DMA_LOAD]}; 
        │   │   ├── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD]}; 
        │   │   │   ├── l_bound: 6, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE]}; 
        │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n4--190:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n4--190:DMA_STORE]}; 
        │   │   │   │   ├── l_bound: 8, u_bound: 8; investigated n4--190:DMA_STORE in [6:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE], 6=[n4--190:DMA_STORE], 7=[n4--190:DMA_STORE]}; 
        │   │   │   │   └── l_bound: 6, u_bound: 7; investigated n4--190:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE]}; 
        │   │   │   │       ├── l_bound: 8, u_bound: 8; investigated n2--176:IFGE in [7:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 7=[n2--176:IFGE]}; 
        │   │   │   │       ├── l_bound: 6, u_bound: 7; investigated n2--176:IFGE in [1:1]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n2--176:IFGE, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE]}; 
        │   │   │   │       │   ├── l_bound: 8, u_bound: 8; investigated n8--191:IADD in [7:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n2--176:IFGE, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 7=[n8--191:IADD]}; 
        │   │   │   │       │   └── l_bound: 7, u_bound: 7; investigated n8--191:IADD in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n2--176:IFGE, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n8--191:IADD]}; 
        │   │   │   │       ├── l_bound: 7, u_bound: 7; investigated n2--176:IFGE in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n2--176:IFGE]}; 
        │   │   │   ├── l_bound: 8, u_bound: 8; investigated n0--168:DMA_STORE in [6:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 6=[n0--168:DMA_STORE], 7=[n0--168:DMA_STORE]}; 
        │   │   │   └── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
        │   │   └── l_bound: 6, u_bound: 8; investigated n5--189:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n1--167:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n5--189:DMA_LOAD]}; 
        │   ├── l_bound: 6, u_bound: 7; investigated n1--167:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD]}; 
        │   │   ├── l_bound: 7, u_bound: 9; investigated n5--189:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 5=[n5--189:DMA_LOAD]}; 
        │   │   ├── l_bound: 7, u_bound: 7; investigated n5--189:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 2=[n5--189:DMA_LOAD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n1--167:DMA_LOAD]}; 
        │   │   ├── l_bound: 7, u_bound: 7; investigated n5--189:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 3=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 4=[n1--167:DMA_LOAD, n5--189:DMA_LOAD]}; 
        │   │   └── l_bound: 7, u_bound: 9; investigated n5--189:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n6--188:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD], 5=[n5--189:DMA_LOAD], 6=[n5--189:DMA_LOAD]}; 
        │   └── l_bound: 6, u_bound: 7; investigated n1--167:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD]}; 
        │       ├── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD]}; 
        │       │   ├── l_bound: 6, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE]}; 
        │       │   │   ├── l_bound: 8, u_bound: 8; investigated n4--190:DMA_STORE in [6:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE], 6=[n4--190:DMA_STORE], 7=[n4--190:DMA_STORE]}; 
        │       │   │   ├── l_bound: 7, u_bound: 7; investigated n4--190:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n4--190:DMA_STORE]}; 
        │       │   │   └── l_bound: 6, u_bound: 7; investigated n4--190:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE]}; 
        │       │   │       ├── l_bound: 6, u_bound: 7; investigated n2--176:IFGE in [3:3]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n2--176:IFGE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE]}; 
        │       │   │       │   ├── l_bound: 8, u_bound: 8; investigated n8--191:IADD in [7:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n2--176:IFGE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 7=[n8--191:IADD]}; 
        │       │   │       │   ├── l_bound: 7, u_bound: 7; investigated n8--191:IADD in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n2--176:IFGE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n8--191:IADD]}; 
        │       │   │       ├── l_bound: 7, u_bound: 7; investigated n2--176:IFGE in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 6=[n2--176:IFGE]}; 
        │       │   │       ├── l_bound: 8, u_bound: 8; investigated n2--176:IFGE in [7:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n0--168:DMA_STORE, n4--190:DMA_STORE], 7=[n2--176:IFGE]}; 
        │       │   ├── l_bound: 6, u_bound: 7; investigated n0--168:DMA_STORE in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE]}; 
        │       │   │   ├── l_bound: 6, u_bound: 7; investigated n4--190:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n4--190:DMA_STORE]}; 
        │       │   │   │   ├── l_bound: 8, u_bound: 8; investigated n2--176:IFGE in [7:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n4--190:DMA_STORE], 7=[n2--176:IFGE]}; 
        │       │   │   │   ├── l_bound: 7, u_bound: 7; investigated n2--176:IFGE in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n4--190:DMA_STORE], 6=[n2--176:IFGE]}; 
        │       │   │   │   ├── l_bound: 6, u_bound: 7; investigated n2--176:IFGE in [5:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n2--176:IFGE, n4--190:DMA_STORE]}; 
        │       │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n8--191:IADD in [6:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n2--176:IFGE, n4--190:DMA_STORE], 6=[n8--191:IADD]}; 
        │       │   │   │   │   ├── l_bound: 8, u_bound: 8; investigated n8--191:IADD in [7:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n4--190:DMA_STORE], 5=[n2--176:IFGE, n4--190:DMA_STORE], 7=[n8--191:IADD]}; 
        │       │   │   ├── l_bound: 8, u_bound: 8; investigated n4--190:DMA_STORE in [6:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 6=[n4--190:DMA_STORE], 7=[n4--190:DMA_STORE]}; 
        │       │   │   └── l_bound: 7, u_bound: 7; investigated n4--190:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE], 5=[n4--190:DMA_STORE], 6=[n4--190:DMA_STORE]}; 
        │       │   ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
        │       │   └── l_bound: 8, u_bound: 8; investigated n0--168:DMA_STORE in [6:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD, n5--189:DMA_LOAD], 3=[n5--189:DMA_LOAD], 6=[n0--168:DMA_STORE], 7=[n0--168:DMA_STORE]}; 
        │       ├── l_bound: 6, u_bound: 8; investigated n5--189:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n5--189:DMA_LOAD]}; 
        │       ├── l_bound: 7, u_bound: 9; investigated n5--189:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 5=[n5--189:DMA_LOAD], 6=[n5--189:DMA_LOAD]}; 
        │       └── l_bound: 6, u_bound: 7; investigated n5--189:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD]}; 
        │           ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [3:4]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n5--189:DMA_LOAD]}; 
        │           ├── l_bound: 8, u_bound: 8; investigated n0--168:DMA_STORE in [6:7]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD], 6=[n0--168:DMA_STORE], 7=[n0--168:DMA_STORE]}; 
        │           ├── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [5:6]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE], 6=[n0--168:DMA_STORE]}; 
        │           └── l_bound: 7, u_bound: 7; investigated n0--168:DMA_STORE in [4:5]; investigated partial schedule: {0=[n3--169:IADD, n7--166:IADD], 1=[n1--167:DMA_LOAD, n6--188:IADD], 2=[n1--167:DMA_LOAD], 3=[n5--189:DMA_LOAD], 4=[n0--168:DMA_STORE, n5--189:DMA_LOAD], 5=[n0--168:DMA_STORE]}; 
        └── l_bound: 6, u_bound: 7; investigated n7--166:IADD in [2:2]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD], 2=[n7--166:IADD]}; 
            └── l_bound: 7, u_bound: 7; investigated n1--167:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n3--169:IADD], 1=[n6--188:IADD], 2=[n7--166:IADD], 3=[n1--167:DMA_LOAD], 4=[n1--167:DMA_LOAD]}; 

