<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › sata_fsl.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sata_fsl.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * drivers/ata/sata_fsl.c</span>
<span class="cm"> *</span>
<span class="cm"> * Freescale 3.0Gbps SATA device driver</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Ashish Kalra &lt;ashish.kalra@freescale.com&gt;</span>
<span class="cm"> * Li Yang &lt;leoli@freescale.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2006-2007, 2011-2012 Freescale Semiconductor, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_cmnd.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr_coalescing_count</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">intr_coalescing_count</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">intr_coalescing_count</span><span class="p">,</span>
				 <span class="s">&quot;INT coalescing count threshold (1..31)&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr_coalescing_ticks</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">intr_coalescing_ticks</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">intr_coalescing_ticks</span><span class="p">,</span>
				 <span class="s">&quot;INT coalescing timer threshold in AHB ticks&quot;</span><span class="p">);</span>
<span class="cm">/* Controller information */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SATA_FSL_QUEUE_DEPTH</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">SATA_FSL_MAX_PRD</span>	<span class="o">=</span> <span class="mi">63</span><span class="p">,</span>
	<span class="n">SATA_FSL_MAX_PRD_USABLE</span>	<span class="o">=</span> <span class="n">SATA_FSL_MAX_PRD</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">SATA_FSL_MAX_PRD_DIRECT</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>	<span class="cm">/* Direct PRDT entries */</span>

	<span class="n">SATA_FSL_HOST_FLAGS</span>	<span class="o">=</span> <span class="p">(</span><span class="n">ATA_FLAG_SATA</span> <span class="o">|</span> <span class="n">ATA_FLAG_PIO_DMA</span> <span class="o">|</span>
				<span class="n">ATA_FLAG_PMP</span> <span class="o">|</span> <span class="n">ATA_FLAG_NCQ</span> <span class="o">|</span> <span class="n">ATA_FLAG_AN</span><span class="p">),</span>

	<span class="n">SATA_FSL_MAX_CMDS</span>	<span class="o">=</span> <span class="n">SATA_FSL_QUEUE_DEPTH</span><span class="p">,</span>
	<span class="n">SATA_FSL_CMD_HDR_SIZE</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>	<span class="cm">/* 4 DWORDS */</span>
	<span class="n">SATA_FSL_CMD_SLOT_SIZE</span>  <span class="o">=</span> <span class="p">(</span><span class="n">SATA_FSL_MAX_CMDS</span> <span class="o">*</span> <span class="n">SATA_FSL_CMD_HDR_SIZE</span><span class="p">),</span>

	<span class="cm">/*</span>
<span class="cm">	 * SATA-FSL host controller supports a max. of (15+1) direct PRDEs, and</span>
<span class="cm">	 * chained indirect PRDEs up to a max count of 63.</span>
<span class="cm">	 * We are allocating an array of 63 PRDEs contiguously, but PRDE#15 will</span>
<span class="cm">	 * be setup as an indirect descriptor, pointing to it&#39;s next</span>
<span class="cm">	 * (contiguous) PRDE. Though chained indirect PRDE arrays are</span>
<span class="cm">	 * supported,it will be more efficient to use a direct PRDT and</span>
<span class="cm">	 * a single chain/link to indirect PRDE array/PRDT.</span>
<span class="cm">	 */</span>

	<span class="n">SATA_FSL_CMD_DESC_CFIS_SZ</span>	<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="n">SATA_FSL_CMD_DESC_SFIS_SZ</span>	<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="n">SATA_FSL_CMD_DESC_ACMD_SZ</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">SATA_FSL_CMD_DESC_RSRVD</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>

	<span class="n">SATA_FSL_CMD_DESC_SIZE</span>	<span class="o">=</span> <span class="p">(</span><span class="n">SATA_FSL_CMD_DESC_CFIS_SZ</span> <span class="o">+</span>
				 <span class="n">SATA_FSL_CMD_DESC_SFIS_SZ</span> <span class="o">+</span>
				 <span class="n">SATA_FSL_CMD_DESC_ACMD_SZ</span> <span class="o">+</span>
				 <span class="n">SATA_FSL_CMD_DESC_RSRVD</span> <span class="o">+</span>
				 <span class="n">SATA_FSL_MAX_PRD</span> <span class="o">*</span> <span class="mi">16</span><span class="p">),</span>

	<span class="n">SATA_FSL_CMD_DESC_OFFSET_TO_PRDT</span>	<span class="o">=</span>
				<span class="p">(</span><span class="n">SATA_FSL_CMD_DESC_CFIS_SZ</span> <span class="o">+</span>
				 <span class="n">SATA_FSL_CMD_DESC_SFIS_SZ</span> <span class="o">+</span>
				 <span class="n">SATA_FSL_CMD_DESC_ACMD_SZ</span> <span class="o">+</span>
				 <span class="n">SATA_FSL_CMD_DESC_RSRVD</span><span class="p">),</span>

	<span class="n">SATA_FSL_CMD_DESC_AR_SZ</span>	<span class="o">=</span> <span class="p">(</span><span class="n">SATA_FSL_CMD_DESC_SIZE</span> <span class="o">*</span> <span class="n">SATA_FSL_MAX_CMDS</span><span class="p">),</span>
	<span class="n">SATA_FSL_PORT_PRIV_DMA_SZ</span> <span class="o">=</span> <span class="p">(</span><span class="n">SATA_FSL_CMD_SLOT_SIZE</span> <span class="o">+</span>
					<span class="n">SATA_FSL_CMD_DESC_AR_SZ</span><span class="p">),</span>

	<span class="cm">/*</span>
<span class="cm">	 * MPC8315 has two SATA controllers, SATA1 &amp; SATA2</span>
<span class="cm">	 * (one port per controller)</span>
<span class="cm">	 * MPC837x has 2/4 controllers, one port per controller</span>
<span class="cm">	 */</span>

	<span class="n">SATA_FSL_MAX_PORTS</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>

	<span class="n">SATA_FSL_IRQ_FLAG</span>	<span class="o">=</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt Coalescing Control Register bitdefs  */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">ICC_MIN_INT_COUNT_THRESHOLD</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">ICC_MAX_INT_COUNT_THRESHOLD</span>	<span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">ICC_MIN_INT_TICKS_THRESHOLD</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ICC_MAX_INT_TICKS_THRESHOLD</span>	<span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">ICC_SAFE_INT_TICKS</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm">* Host Controller command register set - per port</span>
<span class="cm">*/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CQ</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CA</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">CC</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">CE</span> <span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>
	<span class="n">DE</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="n">CHBA</span> <span class="o">=</span> <span class="mh">0x24</span><span class="p">,</span>
	<span class="n">HSTATUS</span> <span class="o">=</span> <span class="mh">0x28</span><span class="p">,</span>
	<span class="n">HCONTROL</span> <span class="o">=</span> <span class="mh">0x2C</span><span class="p">,</span>
	<span class="n">CQPMP</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
	<span class="n">SIGNATURE</span> <span class="o">=</span> <span class="mh">0x34</span><span class="p">,</span>
	<span class="n">ICC</span> <span class="o">=</span> <span class="mh">0x38</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * Host Status Register (HStatus) bitdefs</span>
<span class="cm">	 */</span>
	<span class="n">ONLINE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>
	<span class="n">GOING_OFFLINE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">),</span>
	<span class="n">BIST_ERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">),</span>

	<span class="n">FATAL_ERR_HC_MASTER_ERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>
	<span class="n">FATAL_ERR_PARITY_ERR_TX</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="n">FATAL_ERR_PARITY_ERR_RX</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
	<span class="n">FATAL_ERR_DATA_UNDERRUN</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span>
	<span class="n">FATAL_ERR_DATA_OVERRUN</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">FATAL_ERR_CRC_ERR_TX</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>
	<span class="n">FATAL_ERR_CRC_ERR_RX</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">FATAL_ERR_FIFO_OVRFL_TX</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="n">FATAL_ERR_FIFO_OVRFL_RX</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>

	<span class="n">FATAL_ERROR_DECODE</span> <span class="o">=</span> <span class="n">FATAL_ERR_HC_MASTER_ERR</span> <span class="o">|</span>
	    <span class="n">FATAL_ERR_PARITY_ERR_TX</span> <span class="o">|</span>
	    <span class="n">FATAL_ERR_PARITY_ERR_RX</span> <span class="o">|</span>
	    <span class="n">FATAL_ERR_DATA_UNDERRUN</span> <span class="o">|</span>
	    <span class="n">FATAL_ERR_DATA_OVERRUN</span> <span class="o">|</span>
	    <span class="n">FATAL_ERR_CRC_ERR_TX</span> <span class="o">|</span>
	    <span class="n">FATAL_ERR_CRC_ERR_RX</span> <span class="o">|</span>
	    <span class="n">FATAL_ERR_FIFO_OVRFL_TX</span> <span class="o">|</span> <span class="n">FATAL_ERR_FIFO_OVRFL_RX</span><span class="p">,</span>

	<span class="n">INT_ON_FATAL_ERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">INT_ON_PHYRDY_CHG</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>

	<span class="n">INT_ON_SIGNATURE_UPDATE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">INT_ON_SNOTIFY_UPDATE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">INT_ON_SINGL_DEVICE_ERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">INT_ON_CMD_COMPLETE</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>

	<span class="n">INT_ON_ERROR</span> <span class="o">=</span> <span class="n">INT_ON_FATAL_ERR</span> <span class="o">|</span> <span class="n">INT_ON_SNOTIFY_UPDATE</span> <span class="o">|</span>
	    <span class="n">INT_ON_PHYRDY_CHG</span> <span class="o">|</span> <span class="n">INT_ON_SINGL_DEVICE_ERR</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * Host Control Register (HControl) bitdefs</span>
<span class="cm">	 */</span>
	<span class="n">HCONTROL_ONLINE_PHY_RST</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>
	<span class="n">HCONTROL_FORCE_OFFLINE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">),</span>
	<span class="n">HCONTROL_LEGACY</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>
	<span class="n">HCONTROL_PARITY_PROT_MOD</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>
	<span class="n">HCONTROL_DPATH_PARITY</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">HCONTROL_SNOOP_ENABLE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">HCONTROL_PMP_ATTACHED</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="n">HCONTROL_COPYOUT_STATFIS</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">IE_ON_FATAL_ERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">IE_ON_PHYRDY_CHG</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">IE_ON_SIGNATURE_UPDATE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">IE_ON_SNOTIFY_UPDATE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">IE_ON_SINGL_DEVICE_ERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">IE_ON_CMD_COMPLETE</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>

	<span class="n">DEFAULT_PORT_IRQ_ENABLE_MASK</span> <span class="o">=</span> <span class="n">IE_ON_FATAL_ERR</span> <span class="o">|</span> <span class="n">IE_ON_PHYRDY_CHG</span> <span class="o">|</span>
	    <span class="n">IE_ON_SIGNATURE_UPDATE</span> <span class="o">|</span> <span class="n">IE_ON_SNOTIFY_UPDATE</span> <span class="o">|</span>
	    <span class="n">IE_ON_SINGL_DEVICE_ERR</span> <span class="o">|</span> <span class="n">IE_ON_CMD_COMPLETE</span><span class="p">,</span>

	<span class="n">EXT_INDIRECT_SEG_PRD_FLAG</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>
	<span class="n">DATA_SNOOP_ENABLE_V1</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">DATA_SNOOP_ENABLE_V2</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * SATA Superset Registers</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SSTATUS</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">SERROR</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">SCONTROL</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">SNOTIFY</span> <span class="o">=</span> <span class="mh">0xC</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Control Status Register Set</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TRANSCFG</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">TRANSSTATUS</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">LINKCFG</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">LINKCFG1</span> <span class="o">=</span> <span class="mh">0xC</span><span class="p">,</span>
	<span class="n">LINKCFG2</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">LINKSTATUS</span> <span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
	<span class="n">LINKSTATUS1</span> <span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>
	<span class="n">PHYCTRLCFG</span> <span class="o">=</span> <span class="mh">0x1C</span><span class="p">,</span>
	<span class="n">COMMANDSTAT</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* TRANSCFG (transport-layer) configuration control */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TRANSCFG_RX_WATER_MARK</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* PHY (link-layer) configuration control */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_BIST_ENABLE</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Command Header Table entry, i.e, command slot</span>
<span class="cm"> * 4 Dwords per command slot, command header size ==  64 Dwords.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">cmdhdr_tbl_entry</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">cda</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">prde_fis_len</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ttl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">desc_info</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Description information bitdefs</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CMD_DESC_RES</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>
	<span class="n">VENDOR_SPECIFIC_BIST</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">CMD_DESC_SNOOP_ENABLE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="n">FPDMA_QUEUED_CMD</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">SRST_CMD</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="n">BIST</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">ATAPI_CMD</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Command Descriptor</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">command_desc</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">cfis</span><span class="p">[</span><span class="mi">8</span> <span class="o">*</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">sfis</span><span class="p">[</span><span class="mi">8</span> <span class="o">*</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">acmd</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">fill</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">prdt</span><span class="p">[</span><span class="n">SATA_FSL_MAX_PRD_DIRECT</span> <span class="o">*</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">prdt_indirect</span><span class="p">[(</span><span class="n">SATA_FSL_MAX_PRD</span> <span class="o">-</span> <span class="n">SATA_FSL_MAX_PRD_DIRECT</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Physical region table descriptor(PRD)</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">prde</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dba</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">fill</span><span class="p">[</span><span class="mi">2</span> <span class="o">*</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">ddc_and_ext</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * ata_port private data</span>
<span class="cm"> * This is our per-port instance data.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">sata_fsl_port_priv</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">cmdhdr_tbl_entry</span> <span class="o">*</span><span class="n">cmdslot</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">cmdslot_paddr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">command_desc</span> <span class="o">*</span><span class="n">cmdentry</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">cmdentry_paddr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * ata_port-&gt;host_set private data</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ssr_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">csr_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">data_snoop</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_attribute</span> <span class="n">intr_coalescing</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fsl_sata_set_irq_coalescing</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ticks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="n">ICC_MAX_INT_COUNT_THRESHOLD</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">=</span> <span class="n">ICC_MAX_INT_COUNT_THRESHOLD</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="n">ICC_MIN_INT_COUNT_THRESHOLD</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">=</span> <span class="n">ICC_MIN_INT_COUNT_THRESHOLD</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ticks</span> <span class="o">&gt;</span> <span class="n">ICC_MAX_INT_TICKS_THRESHOLD</span><span class="p">)</span>
		<span class="n">ticks</span> <span class="o">=</span> <span class="n">ICC_MAX_INT_TICKS_THRESHOLD</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">ICC_MIN_INT_TICKS_THRESHOLD</span> <span class="o">==</span> <span class="n">ticks</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="n">ICC_MIN_INT_COUNT_THRESHOLD</span><span class="p">))</span>
		<span class="n">ticks</span> <span class="o">=</span> <span class="n">ICC_SAFE_INT_TICKS</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">((</span><span class="n">count</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span> <span class="n">ticks</span><span class="p">),</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">ICC</span><span class="p">);</span>

	<span class="n">intr_coalescing_count</span> <span class="o">=</span> <span class="n">count</span><span class="p">;</span>
	<span class="n">intr_coalescing_ticks</span> <span class="o">=</span> <span class="n">ticks</span><span class="p">;</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;intrrupt coalescing, count = 0x%x, ticks = %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">intr_coalescing_count</span><span class="p">,</span> <span class="n">intr_coalescing_ticks</span><span class="p">);</span>
	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;ICC register status: (hcr base: 0x%x) = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">hcr_base</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">ICC</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">fsl_sata_intr_coalescing_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%d	%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">intr_coalescing_count</span><span class="p">,</span> <span class="n">intr_coalescing_ticks</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">fsl_sata_intr_coalescing_store</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">coalescing_count</span><span class="p">,</span>	<span class="n">coalescing_ticks</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sscanf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%d%d&quot;</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">coalescing_count</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">coalescing_ticks</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;fsl-sata: wrong parameter format.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">fsl_sata_set_irq_coalescing</span><span class="p">(</span><span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span>
			<span class="n">coalescing_count</span><span class="p">,</span> <span class="n">coalescing_ticks</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">strlen</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">sata_fsl_tag</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag</span><span class="p">,</span>
					<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* We let libATA core do actual (queue) tag allocation */</span>

	<span class="cm">/* all non NCQ/queued commands should have tag#0 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ata_tag_internal</span><span class="p">(</span><span class="n">tag</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;mapping internal cmds to tag#0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">tag</span> <span class="o">&gt;=</span> <span class="n">SATA_FSL_QUEUE_DEPTH</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;tag %d invalid : out of range</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tag</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">((</span><span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CQ</span><span class="p">))</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">tag</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;tag %d invalid : in use!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tag</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_setup_cmd_hdr_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">sata_fsl_port_priv</span> <span class="o">*</span><span class="n">pp</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag</span><span class="p">,</span> <span class="n">u32</span> <span class="n">desc_info</span><span class="p">,</span>
					 <span class="n">u32</span> <span class="n">data_xfer_len</span><span class="p">,</span> <span class="n">u8</span> <span class="n">num_prde</span><span class="p">,</span>
					 <span class="n">u8</span> <span class="n">fis_len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dma_addr_t</span> <span class="n">cmd_descriptor_address</span><span class="p">;</span>

	<span class="n">cmd_descriptor_address</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdentry_paddr</span> <span class="o">+</span>
	    <span class="n">tag</span> <span class="o">*</span> <span class="n">SATA_FSL_CMD_DESC_SIZE</span><span class="p">;</span>

	<span class="cm">/* NOTE: both data_xfer_len &amp; fis_len are Dword counts */</span>

	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot</span><span class="p">[</span><span class="n">tag</span><span class="p">].</span><span class="n">cda</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">cmd_descriptor_address</span><span class="p">);</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot</span><span class="p">[</span><span class="n">tag</span><span class="p">].</span><span class="n">prde_fis_len</span> <span class="o">=</span>
	    <span class="n">cpu_to_le32</span><span class="p">((</span><span class="n">num_prde</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">fis_len</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot</span><span class="p">[</span><span class="n">tag</span><span class="p">].</span><span class="n">ttl</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">data_xfer_len</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x03</span><span class="p">);</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot</span><span class="p">[</span><span class="n">tag</span><span class="p">].</span><span class="n">desc_info</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">desc_info</span> <span class="o">|</span> <span class="p">(</span><span class="n">tag</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">));</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;cda=0x%x, prde_fis_len=0x%x, ttl=0x%x, di=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot</span><span class="p">[</span><span class="n">tag</span><span class="p">].</span><span class="n">cda</span><span class="p">,</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot</span><span class="p">[</span><span class="n">tag</span><span class="p">].</span><span class="n">prde_fis_len</span><span class="p">,</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot</span><span class="p">[</span><span class="n">tag</span><span class="p">].</span><span class="n">ttl</span><span class="p">,</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot</span><span class="p">[</span><span class="n">tag</span><span class="p">].</span><span class="n">desc_info</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">sata_fsl_fill_sg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">cmd_desc</span><span class="p">,</span>
				     <span class="n">u32</span> <span class="o">*</span><span class="n">ttl</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">cmd_desc_paddr</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">data_snoop</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num_prde</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ttl_dwords</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * NOTE : direct &amp; indirect prdt&#39;s are contiguously allocated</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">prde</span> <span class="o">*</span><span class="n">prd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">prde</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="p">((</span><span class="k">struct</span> <span class="n">command_desc</span> <span class="o">*</span><span class="p">)</span>
					    <span class="n">cmd_desc</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">prdt</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">prde</span> <span class="o">*</span><span class="n">prd_ptr_to_indirect_ext</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">indirect_ext_segment_sz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">indirect_ext_segment_paddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">si</span><span class="p">;</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;SATA FSL : cd = 0x%p, prd = 0x%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cmd_desc</span><span class="p">,</span> <span class="n">prd</span><span class="p">);</span>

	<span class="n">indirect_ext_segment_paddr</span> <span class="o">=</span> <span class="n">cmd_desc_paddr</span> <span class="o">+</span>
	    <span class="n">SATA_FSL_CMD_DESC_OFFSET_TO_PRDT</span> <span class="o">+</span> <span class="n">SATA_FSL_MAX_PRD_DIRECT</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>

	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">n_elem</span><span class="p">,</span> <span class="n">si</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_addr_t</span> <span class="n">sg_addr</span> <span class="o">=</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">sg_len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>

		<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;SATA FSL : fill_sg, sg_addr = 0x%llx, sg_len = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">sg_addr</span><span class="p">,</span> <span class="n">sg_len</span><span class="p">);</span>

		<span class="cm">/* warn if each s/g element is not dword aligned */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">sg_addr</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">))</span>
			<span class="n">ata_port_err</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">,</span> <span class="s">&quot;s/g addr unaligned : 0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				     <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">sg_addr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">sg_len</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">))</span>
			<span class="n">ata_port_err</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">,</span> <span class="s">&quot;s/g len unaligned : 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				     <span class="n">sg_len</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">num_prde</span> <span class="o">==</span> <span class="p">(</span><span class="n">SATA_FSL_MAX_PRD_DIRECT</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="n">sg_next</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;setting indirect prde</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">prd_ptr_to_indirect_ext</span> <span class="o">=</span> <span class="n">prd</span><span class="p">;</span>
			<span class="n">prd</span><span class="o">-&gt;</span><span class="n">dba</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">indirect_ext_segment_paddr</span><span class="p">);</span>
			<span class="n">indirect_ext_segment_sz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="o">++</span><span class="n">prd</span><span class="p">;</span>
			<span class="o">++</span><span class="n">num_prde</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ttl_dwords</span> <span class="o">+=</span> <span class="n">sg_len</span><span class="p">;</span>
		<span class="n">prd</span><span class="o">-&gt;</span><span class="n">dba</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_addr</span><span class="p">);</span>
		<span class="n">prd</span><span class="o">-&gt;</span><span class="n">ddc_and_ext</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">data_snoop</span> <span class="o">|</span> <span class="p">(</span><span class="n">sg_len</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x03</span><span class="p">));</span>

		<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;sg_fill, ttl=%d, dba=0x%x, ddc=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ttl_dwords</span><span class="p">,</span> <span class="n">prd</span><span class="o">-&gt;</span><span class="n">dba</span><span class="p">,</span> <span class="n">prd</span><span class="o">-&gt;</span><span class="n">ddc_and_ext</span><span class="p">);</span>

		<span class="o">++</span><span class="n">num_prde</span><span class="p">;</span>
		<span class="o">++</span><span class="n">prd</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">prd_ptr_to_indirect_ext</span><span class="p">)</span>
			<span class="n">indirect_ext_segment_sz</span> <span class="o">+=</span> <span class="n">sg_len</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">prd_ptr_to_indirect_ext</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* set indirect extension flag along with indirect ext. size */</span>
		<span class="n">prd_ptr_to_indirect_ext</span><span class="o">-&gt;</span><span class="n">ddc_and_ext</span> <span class="o">=</span>
		    <span class="n">cpu_to_le32</span><span class="p">((</span><span class="n">EXT_INDIRECT_SEG_PRD_FLAG</span> <span class="o">|</span>
				 <span class="n">data_snoop</span> <span class="o">|</span>
				 <span class="p">(</span><span class="n">indirect_ext_segment_sz</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x03</span><span class="p">)));</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">ttl</span> <span class="o">=</span> <span class="n">ttl_dwords</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">num_prde</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_qc_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag</span> <span class="o">=</span> <span class="n">sata_fsl_tag</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tag</span><span class="p">,</span> <span class="n">hcr_base</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">command_desc</span> <span class="o">*</span><span class="n">cd</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">desc_info</span> <span class="o">=</span> <span class="n">CMD_DESC_RES</span> <span class="o">|</span> <span class="n">CMD_DESC_SNOOP_ENABLE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_prde</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ttl_dwords</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">cd_paddr</span><span class="p">;</span>

	<span class="n">cd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">command_desc</span> <span class="o">*</span><span class="p">)</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdentry</span> <span class="o">+</span> <span class="n">tag</span><span class="p">;</span>
	<span class="n">cd_paddr</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdentry_paddr</span> <span class="o">+</span> <span class="n">tag</span> <span class="o">*</span> <span class="n">SATA_FSL_CMD_DESC_SIZE</span><span class="p">;</span>

	<span class="n">ata_tf_to_fis</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">pmp</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">cfis</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;Dumping cfis : 0x%x, 0x%x, 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cd</span><span class="o">-&gt;</span><span class="n">cfis</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">cd</span><span class="o">-&gt;</span><span class="n">cfis</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">cd</span><span class="o">-&gt;</span><span class="n">cfis</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span> <span class="o">==</span> <span class="n">ATA_PROT_NCQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;FPDMA xfer,Sctor cnt[0:7],[8:15] = %d,%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">cd</span><span class="o">-&gt;</span><span class="n">cfis</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">cd</span><span class="o">-&gt;</span><span class="n">cfis</span><span class="p">[</span><span class="mi">11</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="cm">/* setup &quot;ACMD - atapi command&quot; in cmd. desc. if this is ATAPI cmd */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ata_is_atapi</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">desc_info</span> <span class="o">|=</span> <span class="n">ATAPI_CMD</span><span class="p">;</span>
		<span class="n">memset</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">acmd</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>
		<span class="n">memcpy</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">acmd</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">cdb</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">cdb_len</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_QCFLAG_DMAMAP</span><span class="p">)</span>
		<span class="n">num_prde</span> <span class="o">=</span> <span class="n">sata_fsl_fill_sg</span><span class="p">(</span><span class="n">qc</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cd</span><span class="p">,</span>
					    <span class="o">&amp;</span><span class="n">ttl_dwords</span><span class="p">,</span> <span class="n">cd_paddr</span><span class="p">,</span>
					    <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">data_snoop</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span> <span class="o">==</span> <span class="n">ATA_PROT_NCQ</span><span class="p">)</span>
		<span class="n">desc_info</span> <span class="o">|=</span> <span class="n">FPDMA_QUEUED_CMD</span><span class="p">;</span>

	<span class="n">sata_fsl_setup_cmd_hdr_entry</span><span class="p">(</span><span class="n">pp</span><span class="p">,</span> <span class="n">tag</span><span class="p">,</span> <span class="n">desc_info</span><span class="p">,</span> <span class="n">ttl_dwords</span><span class="p">,</span>
				     <span class="n">num_prde</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;SATA FSL : xx_qc_prep, di = 0x%x, ttl = %d, num_prde = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">desc_info</span><span class="p">,</span> <span class="n">ttl_dwords</span><span class="p">,</span> <span class="n">num_prde</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">sata_fsl_qc_issue</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag</span> <span class="o">=</span> <span class="n">sata_fsl_tag</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tag</span><span class="p">,</span> <span class="n">hcr_base</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;xx_qc_issue called,CQ=0x%x,CA=0x%x,CE=0x%x,CC=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">CQ</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">CA</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">CE</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">CC</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">));</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">pmp</span><span class="p">,</span> <span class="n">CQPMP</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">);</span>

	<span class="cm">/* Simply queue command to the controller/device */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">tag</span><span class="p">,</span> <span class="n">CQ</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;xx_qc_issue called, tag=%d, CQ=0x%x, CA=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">tag</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">CQ</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">CA</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">));</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;CE=0x%x, DE=0x%x, CC=0x%x, CmdStat = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">CE</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">DE</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">CC</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">COMMANDSTAT</span> <span class="o">+</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">csr_base</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">sata_fsl_qc_fill_rtf</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag</span> <span class="o">=</span> <span class="n">sata_fsl_tag</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tag</span><span class="p">,</span> <span class="n">hcr_base</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">command_desc</span> <span class="o">*</span><span class="n">cd</span><span class="p">;</span>

	<span class="n">cd</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdentry</span> <span class="o">+</span> <span class="n">tag</span><span class="p">;</span>

	<span class="n">ata_tf_from_fis</span><span class="p">(</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">sfis</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">result_tf</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_fsl_scr_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg_in</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ssr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">ssr_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">sc_reg_in</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SCR_STATUS</span>:
	<span class="k">case</span> <span class="n">SCR_ERROR</span>:
	<span class="k">case</span> <span class="n">SCR_CONTROL</span>:
	<span class="k">case</span> <span class="n">SCR_ACTIVE</span>:
		<span class="n">sc_reg</span> <span class="o">=</span> <span class="n">sc_reg_in</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;xx_scr_write, reg_in = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sc_reg</span><span class="p">);</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">ssr_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_fsl_scr_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg_in</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ssr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">ssr_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">sc_reg_in</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SCR_STATUS</span>:
	<span class="k">case</span> <span class="n">SCR_ERROR</span>:
	<span class="k">case</span> <span class="n">SCR_CONTROL</span>:
	<span class="k">case</span> <span class="n">SCR_ACTIVE</span>:
		<span class="n">sc_reg</span> <span class="o">=</span> <span class="n">sc_reg_in</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;xx_scr_read, reg_in = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sc_reg</span><span class="p">);</span>

	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">ssr_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_freeze</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;xx_freeze, CQ=0x%x, CA=0x%x, CE=0x%x, DE=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">CQ</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">CA</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">CE</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">DE</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">));</span>
	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;CmdStat = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">csr_base</span> <span class="o">+</span> <span class="n">COMMANDSTAT</span><span class="p">));</span>

	<span class="cm">/* disable interrupts on the controller/port */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3F</span><span class="p">),</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;in xx_freeze : HControl = 0x%x, HStatus = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">),</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_thaw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="cm">/* ack. any pending IRQs for this controller/port */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;xx_thaw, pending IRQs = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">)</span>
		<span class="n">iowrite32</span><span class="p">((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">),</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">);</span>

	<span class="cm">/* enable interrupts on the controller/port */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">((</span><span class="n">temp</span> <span class="o">|</span> <span class="n">DEFAULT_PORT_IRQ_ENABLE_MASK</span><span class="p">),</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;xx_thaw : HControl = 0x%x, HStatus = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">),</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_pmp_attach</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">((</span><span class="n">temp</span> <span class="o">|</span> <span class="n">HCONTROL_PMP_ATTACHED</span><span class="p">),</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_pmp_detach</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">HCONTROL_PMP_ATTACHED</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

	<span class="cm">/* enable interrupts on the controller/port */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">((</span><span class="n">temp</span> <span class="o">|</span> <span class="n">DEFAULT_PORT_IRQ_ENABLE_MASK</span><span class="p">),</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_fsl_port_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_port_priv</span> <span class="o">*</span><span class="n">pp</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">mem</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">mem_dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">pp</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pp</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pp</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">mem</span> <span class="o">=</span> <span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SATA_FSL_PORT_PRIV_DMA_SZ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mem_dma</span><span class="p">,</span>
				 <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">pp</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">mem</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SATA_FSL_PORT_PRIV_DMA_SZ</span><span class="p">);</span>

	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot</span> <span class="o">=</span> <span class="n">mem</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot_paddr</span> <span class="o">=</span> <span class="n">mem_dma</span><span class="p">;</span>

	<span class="n">mem</span> <span class="o">+=</span> <span class="n">SATA_FSL_CMD_SLOT_SIZE</span><span class="p">;</span>
	<span class="n">mem_dma</span> <span class="o">+=</span> <span class="n">SATA_FSL_CMD_SLOT_SIZE</span><span class="p">;</span>

	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdentry</span> <span class="o">=</span> <span class="n">mem</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdentry_paddr</span> <span class="o">=</span> <span class="n">mem_dma</span><span class="p">;</span>

	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">pp</span><span class="p">;</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;CHBA = 0x%x, cmdentry_phys = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot_paddr</span><span class="p">,</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdentry_paddr</span><span class="p">);</span>

	<span class="cm">/* Now, update the CHBA register in host controller cmd register set */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot_paddr</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CHBA</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now, we can bring the controller on-line &amp; also initiate</span>
<span class="cm">	 * the COMINIT sequence, we simply return here and the boot-probing</span>
<span class="cm">	 * &amp; device discovery process is re-initiated by libATA using a</span>
<span class="cm">	 * Softreset EH (dummy) session. Hence, boot probing and device</span>
<span class="cm">	 * discovey will be part of sata_fsl_softreset() callback.</span>
<span class="cm">	 */</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">((</span><span class="n">temp</span> <span class="o">|</span> <span class="n">HCONTROL_ONLINE_PHY_RST</span><span class="p">),</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;HStatus = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">));</span>
	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;HControl = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">));</span>
	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;CHBA  = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CHBA</span><span class="p">));</span>

<span class="cp">#ifdef CONFIG_MPC8315_DS</span>
	<span class="cm">/*</span>
<span class="cm">	 * Workaround for 8315DS board 3gbps link-up issue,</span>
<span class="cm">	 * currently limit SATA port to GEN1 speed</span>
<span class="cm">	 */</span>
	<span class="n">sata_fsl_scr_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">SCR_CONTROL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xF</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">sata_fsl_scr_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">SCR_CONTROL</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="n">sata_fsl_scr_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">SCR_CONTROL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">dev_warn</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;scr_control, speed limited to %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_port_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Force host controller to go off-line, aborting current operations</span>
<span class="cm">	 */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">HCONTROL_ONLINE_PHY_RST</span><span class="p">;</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="n">HCONTROL_FORCE_OFFLINE</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

	<span class="cm">/* Poll for controller to go offline - should happen immediately */</span>
	<span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">,</span> <span class="n">ONLINE</span><span class="p">,</span> <span class="n">ONLINE</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">dma_free_coherent</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SATA_FSL_PORT_PRIV_DMA_SZ</span><span class="p">,</span>
			  <span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot</span><span class="p">,</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot_paddr</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">pp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">sata_fsl_dev_classify</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="n">tf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">SIGNATURE</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;raw sig = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;HStatus = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">));</span>
	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;HControl = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">));</span>

	<span class="n">tf</span><span class="p">.</span><span class="n">lbah</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">tf</span><span class="p">.</span><span class="n">lbam</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">tf</span><span class="p">.</span><span class="n">lbal</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">tf</span><span class="p">.</span><span class="n">nsect</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ata_dev_classify</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tf</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_fsl_hardreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">class</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start_jiffies</span><span class="p">;</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;in xx_hardreset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

<span class="nl">try_offline_again:</span>
	<span class="cm">/*</span>
<span class="cm">	 * Force host controller to go off-line, aborting current operations</span>
<span class="cm">	 */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">HCONTROL_ONLINE_PHY_RST</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

	<span class="cm">/* Poll for controller to go offline */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">,</span> <span class="n">ONLINE</span><span class="p">,</span> <span class="n">ONLINE</span><span class="p">,</span>
				 <span class="mi">1</span><span class="p">,</span> <span class="mi">500</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">ONLINE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ata_port_err</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="s">&quot;Hardreset failed, not off-lined %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Try to offline controller atleast twice</span>
<span class="cm">		 */</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">goto</span> <span class="n">try_offline_again</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;hardreset, controller off-lined</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;HStatus = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">));</span>
	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;HControl = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * PHY reset should remain asserted for atleast 1ms</span>
<span class="cm">	 */</span>
	<span class="n">ata_msleep</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now, bring the host controller online again, this can take time</span>
<span class="cm">	 * as PHY reset and communication establishment, 1st D2H FIS and</span>
<span class="cm">	 * device signature update is done, on safe side assume 500ms</span>
<span class="cm">	 * NOTE : Host online status may be indicated immediately!!</span>
<span class="cm">	 */</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">HCONTROL_ONLINE_PHY_RST</span> <span class="o">|</span> <span class="n">HCONTROL_SNOOP_ENABLE</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="n">HCONTROL_PMP_ATTACHED</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">,</span> <span class="n">ONLINE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">500</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">ONLINE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ata_port_err</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="s">&quot;Hardreset failed, not on-lined</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;hardreset, controller off-lined &amp; on-lined</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;HStatus = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">));</span>
	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;HControl = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * First, wait for the PHYRDY change to occur before waiting for</span>
<span class="cm">	 * the signature, and also verify if SStatus indicates device</span>
<span class="cm">	 * presence</span>
<span class="cm">	 */</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">500</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">))</span> <span class="o">||</span> <span class="n">ata_link_offline</span><span class="p">(</span><span class="n">link</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ata_port_warn</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="s">&quot;No Device OR PHYRDY change,Hstatus = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			      <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">));</span>
		<span class="o">*</span><span class="n">class</span> <span class="o">=</span> <span class="n">ATA_DEV_NONE</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait for the first D2H from device,i.e,signature update notification</span>
<span class="cm">	 */</span>
	<span class="n">start_jiffies</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span>
			<span class="mi">500</span><span class="p">,</span> <span class="n">jiffies_to_msecs</span><span class="p">(</span><span class="n">deadline</span> <span class="o">-</span> <span class="n">start_jiffies</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x18</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ata_port_warn</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="s">&quot;No Signature Update</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="o">*</span><span class="n">class</span> <span class="o">=</span> <span class="n">ATA_DEV_NONE</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">do_followup_srst</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ata_port_info</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="s">&quot;Signature Update detected @ %d msecs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			      <span class="n">jiffies_to_msecs</span><span class="p">(</span><span class="n">jiffies</span> <span class="o">-</span> <span class="n">start_jiffies</span><span class="p">));</span>
		<span class="o">*</span><span class="n">class</span> <span class="o">=</span> <span class="n">sata_fsl_dev_classify</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">do_followup_srst:</span>
	<span class="cm">/*</span>
<span class="cm">	 * request libATA to perform follow-up softreset</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_fsl_softreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">class</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pmp</span> <span class="o">=</span> <span class="n">sata_srst_pmp</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="n">tf</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">cfis</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">Serror</span><span class="p">;</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;in xx_softreset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ata_link_offline</span><span class="p">(</span><span class="n">link</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;PHY reports no device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="o">*</span><span class="n">class</span> <span class="o">=</span> <span class="n">ATA_DEV_NONE</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Send a device reset (SRST) explicitly on command slot #0</span>
<span class="cm">	 * Check : will the command queue (reg) be cleared during offlining ??</span>
<span class="cm">	 * Also we will be online only if Phy commn. has been established</span>
<span class="cm">	 * and device presence has been detected, therefore if we have</span>
<span class="cm">	 * reached here, we can send a command to the target device</span>
<span class="cm">	 */</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;Sending SRST/device reset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">ata_tf_init</span><span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tf</span><span class="p">);</span>
	<span class="n">cfis</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdentry</span><span class="o">-&gt;</span><span class="n">cfis</span><span class="p">;</span>

	<span class="cm">/* device reset/SRST is a control register update FIS, uses tag0 */</span>
	<span class="n">sata_fsl_setup_cmd_hdr_entry</span><span class="p">(</span><span class="n">pp</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">SRST_CMD</span> <span class="o">|</span> <span class="n">CMD_DESC_RES</span> <span class="o">|</span> <span class="n">CMD_DESC_SNOOP_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>

	<span class="n">tf</span><span class="p">.</span><span class="n">ctl</span> <span class="o">|=</span> <span class="n">ATA_SRST</span><span class="p">;</span>	<span class="cm">/* setup SRST bit in taskfile control reg */</span>
	<span class="n">ata_tf_to_fis</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tf</span><span class="p">,</span> <span class="n">pmp</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cfis</span><span class="p">);</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;Dumping cfis : 0x%x, 0x%x, 0x%x, 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cfis</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">cfis</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">cfis</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">cfis</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Queue SRST command to the controller/device, ensure that no</span>
<span class="cm">	 * other commands are active on the controller/device</span>
<span class="cm">	 */</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;@Softreset, CQ = 0x%x, CA = 0x%x, CC = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">CQ</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">CA</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">CC</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">));</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0xFFFF</span><span class="p">,</span> <span class="n">CC</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pmp</span> <span class="o">!=</span> <span class="n">SATA_PMP_CTRL_PORT</span><span class="p">)</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">pmp</span><span class="p">,</span> <span class="n">CQPMP</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">CQ</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">CQ</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">5000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ata_port_warn</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="s">&quot;ATA_SRST issue failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;Softreset@5000,CQ=0x%x,CA=0x%x,CC=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ioread32</span><span class="p">(</span><span class="n">CQ</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span>
			<span class="n">ioread32</span><span class="p">(</span><span class="n">CA</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">),</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">CC</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">));</span>

		<span class="n">sata_fsl_scr_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">SCR_ERROR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">Serror</span><span class="p">);</span>

		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;HStatus = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">));</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;HControl = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">));</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;Serror = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">Serror</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ata_msleep</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * SATA device enters reset state after receiving a Control register</span>
<span class="cm">	 * FIS with SRST bit asserted and it awaits another H2D Control reg.</span>
<span class="cm">	 * FIS with SRST bit cleared, then the device does internal diags &amp;</span>
<span class="cm">	 * initialization, followed by indicating it&#39;s initialization status</span>
<span class="cm">	 * using ATA signature D2H register FIS to the host controller.</span>
<span class="cm">	 */</span>

	<span class="n">sata_fsl_setup_cmd_hdr_entry</span><span class="p">(</span><span class="n">pp</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CMD_DESC_RES</span> <span class="o">|</span> <span class="n">CMD_DESC_SNOOP_ENABLE</span><span class="p">,</span>
				      <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>

	<span class="n">tf</span><span class="p">.</span><span class="n">ctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ATA_SRST</span><span class="p">;</span>	<span class="cm">/* 2nd H2D Ctl. register FIS */</span>
	<span class="n">ata_tf_to_fis</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tf</span><span class="p">,</span> <span class="n">pmp</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cfis</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pmp</span> <span class="o">!=</span> <span class="n">SATA_PMP_CTRL_PORT</span><span class="p">)</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">pmp</span><span class="p">,</span> <span class="n">CQPMP</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">CQ</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">);</span>
	<span class="n">ata_msleep</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">150</span><span class="p">);</span>		<span class="cm">/* ?? */</span>

	<span class="cm">/*</span>
<span class="cm">	 * The above command would have signalled an interrupt on command</span>
<span class="cm">	 * complete, which needs special handling, by clearing the Nth</span>
<span class="cm">	 * command bit of the CCreg</span>
<span class="cm">	 */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span> <span class="n">CC</span> <span class="o">+</span> <span class="n">hcr_base</span><span class="p">);</span>	<span class="cm">/* We know it will be cmd#0 always */</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;SATA FSL : Now checking device signature</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="o">*</span><span class="n">class</span> <span class="o">=</span> <span class="n">ATA_DEV_NONE</span><span class="p">;</span>

	<span class="cm">/* Verify if SStatus indicates device presence */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ata_link_online</span><span class="p">(</span><span class="n">link</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * if we are here, device presence has been detected,</span>
<span class="cm">		 * 1st D2H FIS would have been received, but sfis in</span>
<span class="cm">		 * command desc. is not updated, but signature register</span>
<span class="cm">		 * would have been updated</span>
<span class="cm">		 */</span>

		<span class="o">*</span><span class="n">class</span> <span class="o">=</span> <span class="n">sata_fsl_dev_classify</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;class = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="o">*</span><span class="n">class</span><span class="p">);</span>
		<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;ccreg = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CC</span><span class="p">));</span>
		<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;cereg = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CE</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_error_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;in xx_error_handler</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">sata_pmp_error_handler</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_post_internal_cmd</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_QCFLAG_FAILED</span><span class="p">)</span>
		<span class="n">qc</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_OTHER</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">err_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* make DMA engine forget about the failed command */</span>

	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_error_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hstatus</span><span class="p">,</span> <span class="n">dereg</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">cereg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SError</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">err_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">action</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">freeze</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">abort</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_eh_info</span> <span class="o">*</span><span class="n">ehi</span><span class="p">;</span>

	<span class="n">hstatus</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">);</span>
	<span class="n">cereg</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CE</span><span class="p">);</span>

	<span class="cm">/* first, analyze and record host port events */</span>
	<span class="n">link</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">;</span>
	<span class="n">ehi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">eh_info</span><span class="p">;</span>
	<span class="n">ata_ehi_clear_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Handle &amp; Clear SError</span>
<span class="cm">	 */</span>

	<span class="n">sata_fsl_scr_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">SCR_ERROR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">SError</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">SError</span> <span class="o">&amp;</span> <span class="mh">0xFFFF0000</span><span class="p">))</span>
		<span class="n">sata_fsl_scr_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">SCR_ERROR</span><span class="p">,</span> <span class="n">SError</span><span class="p">);</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;error_intr,hStat=0x%x,CE=0x%x,DE =0x%x,SErr=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">hstatus</span><span class="p">,</span> <span class="n">cereg</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">DE</span><span class="p">),</span> <span class="n">SError</span><span class="p">);</span>

	<span class="cm">/* handle fatal errors */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hstatus</span> <span class="o">&amp;</span> <span class="n">FATAL_ERROR_DECODE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_ATA_BUS</span><span class="p">;</span>
		<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">action</span> <span class="o">|=</span> <span class="n">ATA_EH_SOFTRESET</span><span class="p">;</span>

		<span class="n">freeze</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Handle SDB FIS receive &amp; notify update */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hstatus</span> <span class="o">&amp;</span> <span class="n">INT_ON_SNOTIFY_UPDATE</span><span class="p">)</span>
		<span class="n">sata_async_notification</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="cm">/* Handle PHYRDY change notification */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hstatus</span> <span class="o">&amp;</span> <span class="n">INT_ON_PHYRDY_CHG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;SATA FSL: PHYRDY change indication</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* Setup a soft-reset EH action */</span>
		<span class="n">ata_ehi_hotplugged</span><span class="p">(</span><span class="n">ehi</span><span class="p">);</span>
		<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;%s&quot;</span><span class="p">,</span> <span class="s">&quot;PHY RDY changed&quot;</span><span class="p">);</span>
		<span class="n">freeze</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* handle single device errors */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cereg</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * clear the command error, also clears queue to the device</span>
<span class="cm">		 * in error, and we can (re)issue commands to this device.</span>
<span class="cm">		 * When a device is in error all commands queued into the</span>
<span class="cm">		 * host controller and at the device are considered aborted</span>
<span class="cm">		 * and the queue for that device is stopped. Now, after</span>
<span class="cm">		 * clearing the device error, we can issue commands to the</span>
<span class="cm">		 * device to interrogate it to find the source of the error.</span>
<span class="cm">		 */</span>
		<span class="n">abort</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;single device error, CE=0x%x, DE=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CE</span><span class="p">),</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">DE</span><span class="p">));</span>

		<span class="cm">/* find out the offending link and qc */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">nr_pmp_links</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev_num</span><span class="p">;</span>

			<span class="n">dereg</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">DE</span><span class="p">);</span>
			<span class="n">iowrite32</span><span class="p">(</span><span class="n">dereg</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">DE</span><span class="p">);</span>
			<span class="n">iowrite32</span><span class="p">(</span><span class="n">cereg</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CE</span><span class="p">);</span>

			<span class="n">dev_num</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">dereg</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev_num</span> <span class="o">&lt;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">nr_pmp_links</span> <span class="o">&amp;&amp;</span> <span class="n">dereg</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">link</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">pmp_link</span><span class="p">[</span><span class="n">dev_num</span><span class="p">];</span>
				<span class="n">ehi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">eh_info</span><span class="p">;</span>
				<span class="n">qc</span> <span class="o">=</span> <span class="n">ata_qc_from_tag</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">active_tag</span><span class="p">);</span>
				<span class="cm">/*</span>
<span class="cm">				 * We should consider this as non fatal error,</span>
<span class="cm">                                 * and TF must be updated as done below.</span>
<span class="cm">		                 */</span>

				<span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_DEV</span><span class="p">;</span>

			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_HSM</span><span class="p">;</span>
				<span class="n">action</span> <span class="o">|=</span> <span class="n">ATA_EH_HARDRESET</span><span class="p">;</span>
				<span class="n">freeze</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dereg</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">DE</span><span class="p">);</span>
			<span class="n">iowrite32</span><span class="p">(</span><span class="n">dereg</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">DE</span><span class="p">);</span>
			<span class="n">iowrite32</span><span class="p">(</span><span class="n">cereg</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CE</span><span class="p">);</span>

			<span class="n">qc</span> <span class="o">=</span> <span class="n">ata_qc_from_tag</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">active_tag</span><span class="p">);</span>
			<span class="cm">/*</span>
<span class="cm">			 * We should consider this as non fatal error,</span>
<span class="cm">                         * and TF must be updated as done below.</span>
<span class="cm">	                */</span>
			<span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_DEV</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* record error info */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="p">)</span>
		<span class="n">qc</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">err_mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">err_mask</span><span class="p">;</span>

	<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">action</span> <span class="o">|=</span> <span class="n">action</span><span class="p">;</span>

	<span class="cm">/* freeze or abort */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">freeze</span><span class="p">)</span>
		<span class="n">ata_port_freeze</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">abort</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="p">)</span>
			<span class="n">ata_link_abort</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">ata_port_abort</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_fsl_host_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hstatus</span><span class="p">,</span> <span class="n">done_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">SError</span><span class="p">;</span>

	<span class="n">hstatus</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">);</span>

	<span class="n">sata_fsl_scr_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">SCR_ERROR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">SError</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">SError</span> <span class="o">&amp;</span> <span class="mh">0xFFFF0000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;serror @host_intr : 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">SError</span><span class="p">);</span>
		<span class="n">sata_fsl_error_intr</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">hstatus</span> <span class="o">&amp;</span> <span class="n">INT_ON_ERROR</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;error interrupt!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">sata_fsl_error_intr</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Read command completed register */</span>
	<span class="n">done_mask</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CC</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;Status of all queues :</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;done_mask/CC = 0x%x, CA = 0x%x, CE=0x%x,CQ=0x%x,apqa=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">done_mask</span><span class="p">,</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CA</span><span class="p">),</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CE</span><span class="p">),</span>
		<span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CQ</span><span class="p">),</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">qc_active</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">done_mask</span> <span class="o">&amp;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">qc_active</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
		<span class="cm">/* clear CC bit, this will also complete the interrupt */</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">done_mask</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CC</span><span class="p">);</span>

		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;Status of all queues :</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;done_mask/CC = 0x%x, CA = 0x%x, CE=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">done_mask</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CA</span><span class="p">),</span>
			<span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CE</span><span class="p">));</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">SATA_FSL_QUEUE_DEPTH</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">done_mask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">))</span>
				<span class="n">DPRINTK</span>
				    <span class="p">(</span><span class="s">&quot;completing ncq cmd,tag=%d,CC=0x%x,CA=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				     <span class="n">i</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CC</span><span class="p">),</span>
				     <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CA</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="n">ata_qc_complete_multiple</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">qc_active</span> <span class="o">^</span> <span class="n">done_mask</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">qc_active</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ATA_TAG_INTERNAL</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CC</span><span class="p">);</span>
		<span class="n">qc</span> <span class="o">=</span> <span class="n">ata_qc_from_tag</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">ATA_TAG_INTERNAL</span><span class="p">);</span>

		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;completing non-ncq cmd, CC=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CC</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ata_qc_complete</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Spurious Interrupt!! */</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;spurious interrupt!!, CC = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CC</span><span class="p">));</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">done_mask</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CC</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sata_fsl_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_instance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_instance</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">interrupt_enables</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">;</span>

	<span class="cm">/* ack. any pending IRQs for this controller/port */</span>
	<span class="n">interrupt_enables</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">);</span>
	<span class="n">interrupt_enables</span> <span class="o">&amp;=</span> <span class="mh">0x3F</span><span class="p">;</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;interrupt status 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interrupt_enables</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">interrupt_enables</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="cm">/* Assuming one port per host controller */</span>

	<span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sata_fsl_host_intr</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;interrupt on disabled port 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">interrupt_enables</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">);</span>
	<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Multiple ports are represented by multiple SATA controllers with</span>
<span class="cm"> * one port per controller</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_fsl_init_controller</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * NOTE : We cannot bring the controller online before setting</span>
<span class="cm">	 * the CHBA, hence main controller initialization is done as</span>
<span class="cm">	 * part of the port_start() callback</span>
<span class="cm">	 */</span>

	<span class="cm">/* sata controller to operate in enterprise mode */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HCONTROL_LEGACY</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

	<span class="cm">/* ack. any pending IRQs for this controller/port */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">)</span>
		<span class="n">iowrite32</span><span class="p">((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">),</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">);</span>

	<span class="cm">/* Keep interrupts disabled on the controller */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3F</span><span class="p">),</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

	<span class="cm">/* Disable interrupt coalescing control(icc), for the moment */</span>
	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;icc = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">ICC</span><span class="p">));</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x01000000</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">ICC</span><span class="p">);</span>

	<span class="cm">/* clear error registers, SError is cleared by libATA  */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x00000FFFF</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CE</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x00000FFFF</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">DE</span><span class="p">);</span>

 	<span class="cm">/*</span>
<span class="cm">	 * reset the number of command complete bits which will cause the</span>
<span class="cm">	 * interrupt to be signaled</span>
<span class="cm">	 */</span>
	<span class="n">fsl_sata_set_irq_coalescing</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">intr_coalescing_count</span><span class="p">,</span>
			<span class="n">intr_coalescing_ticks</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * host controller will be brought on-line, during xx_port_start()</span>
<span class="cm">	 * callback, that should also initiate the OOB, COMINIT sequence</span>
<span class="cm">	 */</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;HStatus = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HSTATUS</span><span class="p">));</span>
	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;HControl = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * scsi mid-layer and libata interface structures</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">sata_fsl_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_NCQ_SHT</span><span class="p">(</span><span class="s">&quot;sata_fsl&quot;</span><span class="p">),</span>
	<span class="p">.</span><span class="n">can_queue</span> <span class="o">=</span> <span class="n">SATA_FSL_QUEUE_DEPTH</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sg_tablesize</span> <span class="o">=</span> <span class="n">SATA_FSL_MAX_PRD_USABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_boundary</span> <span class="o">=</span> <span class="n">ATA_DMA_BOUNDARY</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">sata_fsl_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sata_pmp_port_ops</span><span class="p">,</span>

	<span class="p">.</span><span class="n">qc_defer</span> <span class="o">=</span> <span class="n">ata_std_qc_defer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_prep</span> <span class="o">=</span> <span class="n">sata_fsl_qc_prep</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_issue</span> <span class="o">=</span> <span class="n">sata_fsl_qc_issue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_fill_rtf</span> <span class="o">=</span> <span class="n">sata_fsl_qc_fill_rtf</span><span class="p">,</span>

	<span class="p">.</span><span class="n">scr_read</span> <span class="o">=</span> <span class="n">sata_fsl_scr_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scr_write</span> <span class="o">=</span> <span class="n">sata_fsl_scr_write</span><span class="p">,</span>

	<span class="p">.</span><span class="n">freeze</span> <span class="o">=</span> <span class="n">sata_fsl_freeze</span><span class="p">,</span>
	<span class="p">.</span><span class="n">thaw</span> <span class="o">=</span> <span class="n">sata_fsl_thaw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">softreset</span> <span class="o">=</span> <span class="n">sata_fsl_softreset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hardreset</span> <span class="o">=</span> <span class="n">sata_fsl_hardreset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmp_softreset</span> <span class="o">=</span> <span class="n">sata_fsl_softreset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">error_handler</span> <span class="o">=</span> <span class="n">sata_fsl_error_handler</span><span class="p">,</span>
	<span class="p">.</span><span class="n">post_internal_cmd</span> <span class="o">=</span> <span class="n">sata_fsl_post_internal_cmd</span><span class="p">,</span>

	<span class="p">.</span><span class="n">port_start</span> <span class="o">=</span> <span class="n">sata_fsl_port_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_stop</span> <span class="o">=</span> <span class="n">sata_fsl_port_stop</span><span class="p">,</span>

	<span class="p">.</span><span class="n">pmp_attach</span> <span class="o">=</span> <span class="n">sata_fsl_pmp_attach</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmp_detach</span> <span class="o">=</span> <span class="n">sata_fsl_pmp_detach</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sata_fsl_port_info</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">SATA_FSL_HOST_FLAGS</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sata_fsl_ops</span><span class="p">,</span>
	 <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_fsl_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">ofdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ssr_base</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">csr_base</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">pi</span> <span class="o">=</span> <span class="n">sata_fsl_port_info</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">pi</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Sata FSL Platform/CSB Driver init</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">hcr_base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hcr_base</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_exit_with_cleanup</span><span class="p">;</span>

	<span class="n">ssr_base</span> <span class="o">=</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">;</span>
	<span class="n">csr_base</span> <span class="o">=</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="mh">0x140</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;fsl,mpc8315-sata&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">csr_base</span> <span class="o">+</span> <span class="n">TRANSCFG</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0xffffffe0</span><span class="p">;</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">temp</span> <span class="o">|</span> <span class="n">TRANSCFG_RX_WATER_MARK</span><span class="p">,</span> <span class="n">csr_base</span> <span class="o">+</span> <span class="n">TRANSCFG</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;@reset i/o = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">csr_base</span> <span class="o">+</span> <span class="n">TRANSCFG</span><span class="p">));</span>
	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;sizeof(cmd_desc) = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">command_desc</span><span class="p">));</span>
	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;sizeof(#define cmd_desc) = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">SATA_FSL_CMD_DESC_SIZE</span><span class="p">);</span>

	<span class="n">host_priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">sata_fsl_host_priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host_priv</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_exit_with_cleanup</span><span class="p">;</span>

	<span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">hcr_base</span><span class="p">;</span>
	<span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">ssr_base</span> <span class="o">=</span> <span class="n">ssr_base</span><span class="p">;</span>
	<span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">csr_base</span> <span class="o">=</span> <span class="n">csr_base</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;invalid irq from platform</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_exit_with_cleanup</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;fsl,pq-sata-v2&quot;</span><span class="p">))</span>
		<span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">data_snoop</span> <span class="o">=</span> <span class="n">DATA_SNOOP_ENABLE_V2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">data_snoop</span> <span class="o">=</span> <span class="n">DATA_SNOOP_ENABLE_V1</span><span class="p">;</span>

	<span class="cm">/* allocate host structure */</span>
	<span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc_pinfo</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="n">SATA_FSL_MAX_PORTS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error_exit_with_cleanup</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* host-&gt;iomap is not used currently */</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">host_priv</span><span class="p">;</span>

	<span class="cm">/* initialize host controller */</span>
	<span class="n">sata_fsl_init_controller</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now, register with libATA core, this will also initiate the</span>
<span class="cm">	 * device discovery process, invoking our port_start() handler &amp;</span>
<span class="cm">	 * error_handler() to execute a dummy Softreset EH session</span>
<span class="cm">	 */</span>
	<span class="n">ata_host_activate</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">sata_fsl_interrupt</span><span class="p">,</span> <span class="n">SATA_FSL_IRQ_FLAG</span><span class="p">,</span>
			  <span class="o">&amp;</span><span class="n">sata_fsl_sht</span><span class="p">);</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">host</span><span class="p">);</span>

	<span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">intr_coalescing</span><span class="p">.</span><span class="n">show</span> <span class="o">=</span> <span class="n">fsl_sata_intr_coalescing_show</span><span class="p">;</span>
	<span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">intr_coalescing</span><span class="p">.</span><span class="n">store</span> <span class="o">=</span> <span class="n">fsl_sata_intr_coalescing_store</span><span class="p">;</span>
	<span class="n">sysfs_attr_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">intr_coalescing</span><span class="p">.</span><span class="n">attr</span><span class="p">);</span>
	<span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">intr_coalescing</span><span class="p">.</span><span class="n">attr</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;intr_coalescing&quot;</span><span class="p">;</span>
	<span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">intr_coalescing</span><span class="p">.</span><span class="n">attr</span><span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">S_IRUGO</span> <span class="o">|</span> <span class="n">S_IWUSR</span><span class="p">;</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">device_create_file</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">intr_coalescing</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_exit_with_cleanup</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error_exit_with_cleanup:</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">ata_host_detach</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hcr_base</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">hcr_base</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">host_priv</span><span class="p">)</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">host_priv</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_fsl_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">ofdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">device_remove_file</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">intr_coalescing</span><span class="p">);</span>

	<span class="n">ata_host_detach</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ofdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">irq_dispose_mapping</span><span class="p">(</span><span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">host_priv</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_fsl_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ata_host_suspend</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_fsl_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sata_fsl_host_priv</span> <span class="o">*</span><span class="n">host_priv</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hcr_base</span> <span class="o">=</span> <span class="n">host_priv</span><span class="o">-&gt;</span><span class="n">hcr_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">sata_fsl_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">sata_fsl_init_controller</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error initializing hardware</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Recovery the CHBA register in host controller cmd register set */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmdslot_paddr</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">hcr_base</span> <span class="o">+</span> <span class="n">CHBA</span><span class="p">);</span>

	<span class="n">iowrite32</span><span class="p">((</span><span class="n">ioread32</span><span class="p">(</span><span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">HCONTROL_ONLINE_PHY_RST</span>
				<span class="o">|</span> <span class="n">HCONTROL_SNOOP_ENABLE</span>
				<span class="o">|</span> <span class="n">HCONTROL_PMP_ATTACHED</span><span class="p">),</span>
			<span class="n">hcr_base</span> <span class="o">+</span> <span class="n">HCONTROL</span><span class="p">);</span>

	<span class="n">ata_host_resume</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">fsl_sata_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,pq-sata&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,pq-sata-v2&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">fsl_sata_match</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">fsl_sata_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;fsl-sata&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">fsl_sata_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">sata_fsl_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">sata_fsl_remove</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">sata_fsl_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">sata_fsl_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">fsl_sata_driver</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Ashish Kalra, Freescale Semiconductor&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Freescale 3.0Gbps SATA controller low level driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="s">&quot;1.10&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
