// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MacUnit(	// src/main/scala/MatrixMultiplier.scala:10:7
  input  [31:0] io_a,	// src/main/scala/MatrixMultiplier.scala:11:14
                io_b,	// src/main/scala/MatrixMultiplier.scala:11:14
                io_c,	// src/main/scala/MatrixMultiplier.scala:11:14
  output [31:0] io_result	// src/main/scala/MatrixMultiplier.scala:11:14
);

  assign io_result = io_a * io_b + io_c;	// src/main/scala/MatrixMultiplier.scala:10:7, :21:22, :22:21
endmodule

// VCS coverage exclude_file
module matrix_16x32(	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [3:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:15];	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
  always @(posedge W0_clk) begin	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
    if (W0_en & 1'h1)	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
      Memory[W0_addr] <= W0_data;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
    reg [31:0] _RANDOM_MEM;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
    initial begin	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
      `INIT_RANDOM_PROLOG_	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
          Memory[i[3:0]] = _RANDOM_MEM;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
        end	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20
endmodule

// VCS coverage exclude_file
module matrixResult_16x32(	// src/main/scala/MatrixMultiplier.scala:77:25
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [3:0]  W1_addr,
  input         W1_en,
                W1_clk,
  input  [31:0] W1_data
);

  reg [31:0] Memory[0:15];	// src/main/scala/MatrixMultiplier.scala:77:25
  always @(posedge W0_clk) begin	// src/main/scala/MatrixMultiplier.scala:77:25
    if (W0_en & 1'h1)	// src/main/scala/MatrixMultiplier.scala:77:25
      Memory[W0_addr] <= W0_data;	// src/main/scala/MatrixMultiplier.scala:77:25
    if (W1_en & 1'h1)	// src/main/scala/MatrixMultiplier.scala:77:25
      Memory[W1_addr] <= W1_data;	// src/main/scala/MatrixMultiplier.scala:77:25
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/MatrixMultiplier.scala:77:25
    reg [31:0] _RANDOM_MEM;	// src/main/scala/MatrixMultiplier.scala:77:25
    initial begin	// src/main/scala/MatrixMultiplier.scala:77:25
      `INIT_RANDOM_PROLOG_	// src/main/scala/MatrixMultiplier.scala:77:25
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/MatrixMultiplier.scala:77:25
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/MatrixMultiplier.scala:77:25
          Memory[i[3:0]] = _RANDOM_MEM;	// src/main/scala/MatrixMultiplier.scala:77:25
        end	// src/main/scala/MatrixMultiplier.scala:77:25
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:77:25
endmodule

module MatrixMultiplier(	// src/main/scala/MatrixMultiplier.scala:33:7
  input         clock,	// <stdin>:32:11
                reset,	// <stdin>:33:11
                io_start,	// src/main/scala/MatrixMultiplier.scala:39:14
  output        io_done,	// src/main/scala/MatrixMultiplier.scala:39:14
                io_busy,	// src/main/scala/MatrixMultiplier.scala:39:14
  input         io_matrixA_writeEn,	// src/main/scala/MatrixMultiplier.scala:39:14
                io_matrixA_readEn,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [3:0]  io_matrixA_addr,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [31:0] io_matrixA_writeData,	// src/main/scala/MatrixMultiplier.scala:39:14
  output [31:0] io_matrixA_readData,	// src/main/scala/MatrixMultiplier.scala:39:14
  input         io_matrixB_writeEn,	// src/main/scala/MatrixMultiplier.scala:39:14
                io_matrixB_readEn,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [3:0]  io_matrixB_addr,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [31:0] io_matrixB_writeData,	// src/main/scala/MatrixMultiplier.scala:39:14
  output [31:0] io_matrixB_readData,	// src/main/scala/MatrixMultiplier.scala:39:14
  input         io_result_writeEn,	// src/main/scala/MatrixMultiplier.scala:39:14
                io_result_readEn,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [3:0]  io_result_addr,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [31:0] io_result_writeData,	// src/main/scala/MatrixMultiplier.scala:39:14
  output [31:0] io_result_readData	// src/main/scala/MatrixMultiplier.scala:39:14
);

  wire [31:0] _macUnit_io_result;	// src/main/scala/MatrixMultiplier.scala:80:23
  wire [31:0] _matrixResult_ext_R0_data;	// src/main/scala/MatrixMultiplier.scala:77:25
  wire [31:0] _matrixB_ext_R0_data;	// src/main/scala/MatrixMultiplier.scala:76:20
  wire [31:0] _matrixB_ext_R1_data;	// src/main/scala/MatrixMultiplier.scala:76:20
  wire [31:0] _matrixA_ext_R0_data;	// src/main/scala/MatrixMultiplier.scala:75:20
  wire [31:0] _matrixA_ext_R1_data;	// src/main/scala/MatrixMultiplier.scala:75:20
  reg  [1:0]  state;	// src/main/scala/MatrixMultiplier.scala:84:22
  reg  [6:0]  cycleCounter;	// src/main/scala/MatrixMultiplier.scala:88:29
  wire [6:0]  k = cycleCounter % 7'h4;	// src/main/scala/MatrixMultiplier.scala:88:29, :93:24
  wire [6:0]  temp = cycleCounter / 7'h4;	// src/main/scala/MatrixMultiplier.scala:88:29, :93:24, :94:27
  wire [6:0]  j = temp % 7'h4;	// src/main/scala/MatrixMultiplier.scala:93:24, :94:27, :95:16
  wire [6:0]  i = temp / 7'h4;	// src/main/scala/MatrixMultiplier.scala:93:24, :94:27, :96:16
  reg  [31:0] accValue;	// src/main/scala/MatrixMultiplier.scala:104:25
  wire        _GEN = state == 2'h1;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :128:17
  wire [3:0]  _GEN_0 = {i[1:0], 2'h0};	// src/main/scala/MatrixMultiplier.scala:33:7, :96:16, :154:32
  wire [3:0]  _GEN_1 = {1'h0, j[2:0]};	// src/main/scala/MatrixMultiplier.scala:33:7, :95:16, :155:32
  always @(posedge clock) begin	// <stdin>:32:11
    if (reset) begin	// <stdin>:32:11
      state <= 2'h0;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22
      cycleCounter <= 7'h0;	// src/main/scala/MatrixMultiplier.scala:88:29
      accValue <= 32'h0;	// src/main/scala/MatrixMultiplier.scala:104:25
    end
    else begin	// <stdin>:32:11
      automatic logic _GEN_2;	// src/main/scala/MatrixMultiplier.scala:128:17
      _GEN_2 = state == 2'h0;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :128:17
      if (_GEN_2) begin	// src/main/scala/MatrixMultiplier.scala:128:17
        if (io_start) begin	// src/main/scala/MatrixMultiplier.scala:39:14
          state <= 2'h1;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22
          cycleCounter <= 7'h0;	// src/main/scala/MatrixMultiplier.scala:88:29
        end
      end
      else if (_GEN) begin	// src/main/scala/MatrixMultiplier.scala:128:17
        if (cycleCounter == 7'h3F)	// src/main/scala/MatrixMultiplier.scala:88:29, :140:25
          state <= 2'h2;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22
        cycleCounter <= cycleCounter + 7'h1;	// src/main/scala/MatrixMultiplier.scala:88:29, :139:36
      end
      else if (state == 2'h2 & ~io_start)	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :128:17, :147:{12,23}, :148:15
        state <= 2'h0;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22
      if (_GEN)	// src/main/scala/MatrixMultiplier.scala:128:17
        accValue <= _macUnit_io_result;	// src/main/scala/MatrixMultiplier.scala:80:23, :104:25
      else if (_GEN_2 & io_start)	// src/main/scala/MatrixMultiplier.scala:104:25, :128:17, :130:22, :134:18
        accValue <= 32'h0;	// src/main/scala/MatrixMultiplier.scala:104:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/MatrixMultiplier.scala:33:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/MatrixMultiplier.scala:33:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/MatrixMultiplier.scala:33:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/MatrixMultiplier.scala:33:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/MatrixMultiplier.scala:33:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/MatrixMultiplier.scala:33:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/MatrixMultiplier.scala:33:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/MatrixMultiplier.scala:33:7
        for (logic [1:0] i_0 = 2'h0; i_0 < 2'h2; i_0 += 2'h1) begin
          _RANDOM[i_0[0]] = `RANDOM;	// src/main/scala/MatrixMultiplier.scala:33:7
        end	// src/main/scala/MatrixMultiplier.scala:33:7
        state = _RANDOM[1'h0][1:0];	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22
        cycleCounter = _RANDOM[1'h0][8:2];	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :88:29
        accValue = {_RANDOM[1'h0][31:23], _RANDOM[1'h1][22:0]};	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :104:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/MatrixMultiplier.scala:33:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/MatrixMultiplier.scala:33:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  matrix_16x32 matrixA_ext (	// src/main/scala/MatrixMultiplier.scala:75:20
    .R0_addr (_GEN_0 + {1'h0, k[2:0]}),	// src/main/scala/MatrixMultiplier.scala:33:7, :93:24, :154:32
    .R0_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:33:7
    .R0_clk  (clock),
    .R0_data (_matrixA_ext_R0_data),
    .R1_addr (io_matrixA_addr),
    .R1_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:33:7
    .R1_clk  (clock),
    .R1_data (_matrixA_ext_R1_data),
    .W0_addr (io_matrixA_addr),
    .W0_en   (io_matrixA_writeEn),
    .W0_clk  (clock),
    .W0_data (io_matrixA_writeData)
  );
  matrix_16x32 matrixB_ext (	// src/main/scala/MatrixMultiplier.scala:76:20
    .R0_addr ({k[1:0], 2'h0} + _GEN_1),	// src/main/scala/MatrixMultiplier.scala:33:7, :93:24, :155:32
    .R0_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:33:7
    .R0_clk  (clock),
    .R0_data (_matrixB_ext_R0_data),
    .R1_addr (io_matrixB_addr),
    .R1_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:33:7
    .R1_clk  (clock),
    .R1_data (_matrixB_ext_R1_data),
    .W0_addr (io_matrixB_addr),
    .W0_en   (io_matrixB_writeEn),
    .W0_clk  (clock),
    .W0_data (io_matrixB_writeData)
  );
  matrixResult_16x32 matrixResult_ext (	// src/main/scala/MatrixMultiplier.scala:77:25
    .R0_addr (io_result_addr),
    .R0_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:33:7
    .R0_clk  (clock),
    .R0_data (_matrixResult_ext_R0_data),
    .W0_addr (_GEN_0 + _GEN_1),	// src/main/scala/MatrixMultiplier.scala:154:32, :155:32, :178:41
    .W0_en   (_GEN & k[2:0] == 3'h3),	// src/main/scala/MatrixMultiplier.scala:77:25, :93:24, :128:17, :162:28, :177:{12,36}
    .W0_clk  (clock),
    .W0_data (_GEN ? _macUnit_io_result : 32'h0),	// src/main/scala/MatrixMultiplier.scala:80:23, :104:25, :128:17, :162:28, :163:21, :183:18
    .W1_addr (io_result_addr),
    .W1_en   (io_result_writeEn),
    .W1_clk  (clock),
    .W1_data (io_result_writeData)
  );
  MacUnit macUnit (	// src/main/scala/MatrixMultiplier.scala:80:23
    .io_a      (_matrixA_ext_R0_data),	// src/main/scala/MatrixMultiplier.scala:75:20
    .io_b      (_matrixB_ext_R0_data),	// src/main/scala/MatrixMultiplier.scala:76:20
    .io_c      (~_GEN | k[2:0] == 3'h0 ? 32'h0 : accValue),	// src/main/scala/MatrixMultiplier.scala:93:24, :104:25, :128:17, :154:17, :162:28, :163:{12,21}, :182:18
    .io_result (_macUnit_io_result)
  );
  assign io_done = state == 2'h2;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :188:20
  assign io_busy = |state;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :187:20
  assign io_matrixA_readData = io_matrixA_readEn ? _matrixA_ext_R1_data : 32'h0;	// src/main/scala/MatrixMultiplier.scala:33:7, :75:20, :104:25, :111:29
  assign io_matrixB_readData = io_matrixB_readEn ? _matrixB_ext_R1_data : 32'h0;	// src/main/scala/MatrixMultiplier.scala:33:7, :76:20, :104:25, :117:29
  assign io_result_readData = io_result_readEn ? _matrixResult_ext_R0_data : 32'h0;	// src/main/scala/MatrixMultiplier.scala:33:7, :77:25, :104:25, :124:28
endmodule

// VCS coverage exclude_file
module reservedRegs_16x32(	// src/main/scala/MatrixMultiplier.scala:234:25
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [3:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [3:0]  R2_addr,
  input         R2_en,
                R2_clk,
  output [31:0] R2_data,
  input  [3:0]  R3_addr,
  input         R3_en,
                R3_clk,
  output [31:0] R3_data,
  input  [3:0]  R4_addr,
  input         R4_en,
                R4_clk,
  output [31:0] R4_data,
  input  [3:0]  R5_addr,
  input         R5_en,
                R5_clk,
  output [31:0] R5_data,
  input  [3:0]  R6_addr,
  input         R6_en,
                R6_clk,
  output [31:0] R6_data,
  input  [3:0]  R7_addr,
  input         R7_en,
                R7_clk,
  output [31:0] R7_data,
  input  [3:0]  R8_addr,
  input         R8_en,
                R8_clk,
  output [31:0] R8_data,
  input  [3:0]  R9_addr,
  input         R9_en,
                R9_clk,
  output [31:0] R9_data,
  input  [3:0]  R10_addr,
  input         R10_en,
                R10_clk,
  output [31:0] R10_data,
  input  [3:0]  R11_addr,
  input         R11_en,
                R11_clk,
  output [31:0] R11_data,
  input  [3:0]  R12_addr,
  input         R12_en,
                R12_clk,
  output [31:0] R12_data,
  input  [3:0]  R13_addr,
  input         R13_en,
                R13_clk,
  output [31:0] R13_data,
  input  [3:0]  R14_addr,
  input         R14_en,
                R14_clk,
  output [31:0] R14_data,
  input  [3:0]  R15_addr,
  input         R15_en,
                R15_clk,
  output [31:0] R15_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:15];	// src/main/scala/MatrixMultiplier.scala:234:25
  always @(posedge W0_clk) begin	// src/main/scala/MatrixMultiplier.scala:234:25
    if (W0_en & 1'h1)	// src/main/scala/MatrixMultiplier.scala:234:25
      Memory[W0_addr] <= W0_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/MatrixMultiplier.scala:234:25
    reg [31:0] _RANDOM_MEM;	// src/main/scala/MatrixMultiplier.scala:234:25
    initial begin	// src/main/scala/MatrixMultiplier.scala:234:25
      `INIT_RANDOM_PROLOG_	// src/main/scala/MatrixMultiplier.scala:234:25
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/MatrixMultiplier.scala:234:25
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/MatrixMultiplier.scala:234:25
          Memory[i[3:0]] = _RANDOM_MEM;	// src/main/scala/MatrixMultiplier.scala:234:25
        end	// src/main/scala/MatrixMultiplier.scala:234:25
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R2_data = R2_en ? Memory[R2_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R3_data = R3_en ? Memory[R3_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R4_data = R4_en ? Memory[R4_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R5_data = R5_en ? Memory[R5_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R6_data = R6_en ? Memory[R6_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R7_data = R7_en ? Memory[R7_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R8_data = R8_en ? Memory[R8_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R9_data = R9_en ? Memory[R9_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R10_data = R10_en ? Memory[R10_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R11_data = R11_en ? Memory[R11_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R12_data = R12_en ? Memory[R12_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R13_data = R13_en ? Memory[R13_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R14_data = R14_en ? Memory[R14_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
  assign R15_data = R15_en ? Memory[R15_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:234:25
endmodule

module RiscvAiChip(	// src/main/scala/MatrixMultiplier.scala:194:7
  input         clock,	// <stdin>:141:11
                reset,	// <stdin>:142:11
                io_ctrl_valid,	// src/main/scala/MatrixMultiplier.scala:199:14
  input  [7:0]  io_ctrl_addr,	// src/main/scala/MatrixMultiplier.scala:199:14
  input  [31:0] io_ctrl_writeData,	// src/main/scala/MatrixMultiplier.scala:199:14
  input         io_ctrl_writeEn,	// src/main/scala/MatrixMultiplier.scala:199:14
  output [31:0] io_ctrl_readData,	// src/main/scala/MatrixMultiplier.scala:199:14
  output        io_ctrl_ready,	// src/main/scala/MatrixMultiplier.scala:199:14
                io_aiAcceleratorBusy,	// src/main/scala/MatrixMultiplier.scala:199:14
                io_computationDone,	// src/main/scala/MatrixMultiplier.scala:199:14
  output [7:0]  io_debugState,	// src/main/scala/MatrixMultiplier.scala:199:14
  output [15:0] io_debugCounter	// src/main/scala/MatrixMultiplier.scala:199:14
);

  wire [31:0] _reservedRegs_ext_R0_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R1_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R2_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R3_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R4_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R5_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R6_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R7_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R8_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R9_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R10_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R11_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R12_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R13_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R14_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire [31:0] _reservedRegs_ext_R15_data;	// src/main/scala/MatrixMultiplier.scala:234:25
  wire        _matrixMult_io_done;	// src/main/scala/MatrixMultiplier.scala:227:26
  wire        _matrixMult_io_busy;	// src/main/scala/MatrixMultiplier.scala:227:26
  reg  [31:0] ctrlRegister;	// src/main/scala/MatrixMultiplier.scala:230:29
  wire        _matrixMult_io_result_writeEn_T = io_ctrl_valid & io_ctrl_writeEn;	// src/main/scala/MatrixMultiplier.scala:237:22
  wire        _io_ctrl_readData_T_30 = io_ctrl_addr < 8'h10;	// src/main/scala/MatrixMultiplier.scala:243:21
  wire        _matrixMult_io_matrixA_readEn_T_4 = io_ctrl_addr < 8'h50;	// src/main/scala/MatrixMultiplier.scala:262:51
  wire        _matrixMult_io_matrixB_readEn_T_2 = io_ctrl_addr > 8'h4F;	// src/main/scala/MatrixMultiplier.scala:270:18
  wire        _matrixMult_io_matrixB_readEn_T_4 = io_ctrl_addr < 8'h90;	// src/main/scala/MatrixMultiplier.scala:270:51
  wire        _matrixMult_io_result_readEn_T_2 = io_ctrl_addr > 8'h8F;	// src/main/scala/MatrixMultiplier.scala:278:18
  always @(posedge clock) begin	// <stdin>:141:11
    if (reset)	// <stdin>:141:11
      ctrlRegister <= 32'h0;	// src/main/scala/MatrixMultiplier.scala:230:29
    else if (_matrixMult_io_result_writeEn_T & ~(|io_ctrl_addr))	// src/main/scala/MatrixMultiplier.scala:237:{22,41,57}
      ctrlRegister <= io_ctrl_writeData;	// src/main/scala/MatrixMultiplier.scala:230:29
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/MatrixMultiplier.scala:194:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/MatrixMultiplier.scala:194:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/MatrixMultiplier.scala:194:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/MatrixMultiplier.scala:194:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/MatrixMultiplier.scala:194:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/MatrixMultiplier.scala:194:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/MatrixMultiplier.scala:194:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/MatrixMultiplier.scala:194:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/MatrixMultiplier.scala:194:7
        ctrlRegister = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/MatrixMultiplier.scala:194:7, :230:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/MatrixMultiplier.scala:194:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/MatrixMultiplier.scala:194:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MatrixMultiplier matrixMult (	// src/main/scala/MatrixMultiplier.scala:227:26
    .clock                (clock),
    .reset                (reset),
    .io_start             (ctrlRegister[0]),	// src/main/scala/MatrixMultiplier.scala:230:29, :258:38
    .io_done              (_matrixMult_io_done),
    .io_busy              (_matrixMult_io_busy),
    .io_matrixA_writeEn
      (_matrixMult_io_result_writeEn_T & (|(io_ctrl_addr[7:4]))
       & _matrixMult_io_matrixA_readEn_T_4),	// src/main/scala/MatrixMultiplier.scala:237:22, :262:{18,35,51}
    .io_matrixA_readEn
      (io_ctrl_valid & ~io_ctrl_writeEn & (|(io_ctrl_addr[7:4]))
       & _matrixMult_io_matrixA_readEn_T_4),	// src/main/scala/MatrixMultiplier.scala:262:{18,51}, :263:52, :264:35
    .io_matrixA_addr      (io_ctrl_addr[3:0]),	// src/main/scala/MatrixMultiplier.scala:246:30
    .io_matrixA_writeData (io_ctrl_writeData),
    .io_matrixA_readData  (/* unused */),
    .io_matrixB_writeEn
      (_matrixMult_io_result_writeEn_T & _matrixMult_io_matrixB_readEn_T_2
       & _matrixMult_io_matrixB_readEn_T_4),	// src/main/scala/MatrixMultiplier.scala:237:22, :270:{18,35,51}
    .io_matrixB_readEn
      (io_ctrl_valid & ~io_ctrl_writeEn & _matrixMult_io_matrixB_readEn_T_2
       & _matrixMult_io_matrixB_readEn_T_4),	// src/main/scala/MatrixMultiplier.scala:263:52, :270:{18,51}, :272:35
    .io_matrixB_addr      (io_ctrl_addr[3:0]),	// src/main/scala/MatrixMultiplier.scala:246:30
    .io_matrixB_writeData (io_ctrl_writeData),
    .io_matrixB_readData  (/* unused */),
    .io_result_writeEn
      (_matrixMult_io_result_writeEn_T & _matrixMult_io_result_readEn_T_2),	// src/main/scala/MatrixMultiplier.scala:237:22, :277:68, :278:18
    .io_result_readEn
      (io_ctrl_valid & ~io_ctrl_writeEn & _matrixMult_io_result_readEn_T_2),	// src/main/scala/MatrixMultiplier.scala:263:52, :278:18, :279:68
    .io_result_addr       (io_ctrl_addr[3:0]),	// src/main/scala/MatrixMultiplier.scala:246:30
    .io_result_writeData  (io_ctrl_writeData),
    .io_result_readData   (/* unused */)
  );
  reservedRegs_16x32 reservedRegs_ext (	// src/main/scala/MatrixMultiplier.scala:234:25
    .R0_addr  (4'h9),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R0_en    (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R0_clk   (clock),
    .R0_data  (_reservedRegs_ext_R0_data),
    .R1_addr  (4'h8),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R1_en    (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R1_clk   (clock),
    .R1_data  (_reservedRegs_ext_R1_data),
    .R2_addr  (4'h7),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R2_en    (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R2_clk   (clock),
    .R2_data  (_reservedRegs_ext_R2_data),
    .R3_addr  (4'h6),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R3_en    (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R3_clk   (clock),
    .R3_data  (_reservedRegs_ext_R3_data),
    .R4_addr  (4'h5),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R4_en    (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R4_clk   (clock),
    .R4_data  (_reservedRegs_ext_R4_data),
    .R5_addr  (4'h4),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R5_en    (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R5_clk   (clock),
    .R5_data  (_reservedRegs_ext_R5_data),
    .R6_addr  (4'h3),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R6_en    (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R6_clk   (clock),
    .R6_data  (_reservedRegs_ext_R6_data),
    .R7_addr  (4'h2),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R7_en    (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R7_clk   (clock),
    .R7_data  (_reservedRegs_ext_R7_data),
    .R8_addr  (4'hF),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R8_en    (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R8_clk   (clock),
    .R8_data  (_reservedRegs_ext_R8_data),
    .R9_addr  (4'hE),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R9_en    (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R9_clk   (clock),
    .R9_data  (_reservedRegs_ext_R9_data),
    .R10_addr (4'hD),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R10_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R10_clk  (clock),
    .R10_data (_reservedRegs_ext_R10_data),
    .R11_addr (4'hC),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R11_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R11_clk  (clock),
    .R11_data (_reservedRegs_ext_R11_data),
    .R12_addr (4'hB),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R12_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R12_clk  (clock),
    .R12_data (_reservedRegs_ext_R12_data),
    .R13_addr (4'hA),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R13_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R13_clk  (clock),
    .R13_data (_reservedRegs_ext_R13_data),
    .R14_addr (4'h1),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R14_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R14_clk  (clock),
    .R14_data (_reservedRegs_ext_R14_data),
    .R15_addr (4'h0),	// src/main/scala/MatrixMultiplier.scala:290:81
    .R15_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:194:7
    .R15_clk  (clock),
    .R15_data (_reservedRegs_ext_R15_data),
    .W0_addr  (io_ctrl_addr[3:0]),	// src/main/scala/MatrixMultiplier.scala:246:30
    .W0_en
      (_matrixMult_io_result_writeEn_T & _io_ctrl_readData_T_30 & (|io_ctrl_addr)
       & io_ctrl_addr != 8'h4),	// src/main/scala/MatrixMultiplier.scala:237:{22,57}, :243:21, :244:34, :245:21
    .W0_clk   (clock),
    .W0_data  (io_ctrl_writeData)
  );
  assign io_ctrl_readData =
    io_ctrl_addr == 8'hF
      ? (_io_ctrl_readData_T_30 ? _reservedRegs_ext_R8_data : 32'h0)
      : io_ctrl_addr == 8'hE
          ? (_io_ctrl_readData_T_30 ? _reservedRegs_ext_R9_data : 32'h0)
          : io_ctrl_addr == 8'hD
              ? (_io_ctrl_readData_T_30 ? _reservedRegs_ext_R10_data : 32'h0)
              : io_ctrl_addr == 8'hC
                  ? (_io_ctrl_readData_T_30 ? _reservedRegs_ext_R11_data : 32'h0)
                  : io_ctrl_addr == 8'hB
                      ? (_io_ctrl_readData_T_30 ? _reservedRegs_ext_R12_data : 32'h0)
                      : io_ctrl_addr == 8'hA
                          ? (_io_ctrl_readData_T_30 ? _reservedRegs_ext_R13_data : 32'h0)
                          : io_ctrl_addr == 8'h9
                              ? (_io_ctrl_readData_T_30
                                   ? _reservedRegs_ext_R0_data
                                   : 32'h0)
                              : io_ctrl_addr == 8'h8
                                  ? (_io_ctrl_readData_T_30
                                       ? _reservedRegs_ext_R1_data
                                       : 32'h0)
                                  : io_ctrl_addr == 8'h7
                                      ? (_io_ctrl_readData_T_30
                                           ? _reservedRegs_ext_R2_data
                                           : 32'h0)
                                      : io_ctrl_addr == 8'h6
                                          ? (_io_ctrl_readData_T_30
                                               ? _reservedRegs_ext_R3_data
                                               : 32'h0)
                                          : io_ctrl_addr == 8'h5
                                              ? (_io_ctrl_readData_T_30
                                                   ? _reservedRegs_ext_R4_data
                                                   : 32'h0)
                                              : io_ctrl_addr == 8'h4
                                                  ? (_io_ctrl_readData_T_30
                                                       ? _reservedRegs_ext_R5_data
                                                       : 32'h0)
                                                  : io_ctrl_addr == 8'h3
                                                      ? (_io_ctrl_readData_T_30
                                                           ? _reservedRegs_ext_R6_data
                                                           : 32'h0)
                                                      : io_ctrl_addr == 8'h2
                                                          ? (_io_ctrl_readData_T_30
                                                               ? _reservedRegs_ext_R7_data
                                                               : 32'h0)
                                                          : io_ctrl_addr == 8'h1
                                                              ? (_io_ctrl_readData_T_30
                                                                   ? _reservedRegs_ext_R14_data
                                                                   : 32'h0)
                                                              : (|io_ctrl_addr)
                                                                  ? ctrlRegister
                                                                  : _io_ctrl_readData_T_30
                                                                      ? _reservedRegs_ext_R15_data
                                                                      : 32'h0;	// src/main/scala/MatrixMultiplier.scala:194:7, :230:29, :234:25, :237:57, :243:21, :245:21, :285:51, :290:38
  assign io_ctrl_ready = 1'h1;	// src/main/scala/MatrixMultiplier.scala:194:7
  assign io_aiAcceleratorBusy = _matrixMult_io_busy;	// src/main/scala/MatrixMultiplier.scala:194:7, :227:26
  assign io_computationDone = _matrixMult_io_done;	// src/main/scala/MatrixMultiplier.scala:194:7, :227:26
  assign io_debugState = {6'h0, _matrixMult_io_done, _matrixMult_io_busy};	// src/main/scala/MatrixMultiplier.scala:194:7, :227:26, :300:23
  assign io_debugCounter = 16'h1234;	// src/main/scala/MatrixMultiplier.scala:194:7, :301:19
endmodule

