# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other
# applicable license agreement, including, without limitation,
# that your use is for the sole purpose of programming logic
# devices manufactured by Altera and sold by Altera or its
# authorized distributors.  Please refer to the applicable
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
# Date created = 12:05:57  March 21, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		CycloneV_ST_SATA_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSTFD6D5F31I7
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:05:56  MARCH 21, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 15.1.2
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"

set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to USER_SW_1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to USER_SW_0
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED1_N_PL
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED0_N_PL

set_location_assignment PIN_AB28 -to USER_SW_1
set_location_assignment PIN_AA28 -to USER_SW_0
set_location_assignment PIN_G7 -to LED1_N_PL
set_location_assignment PIN_F6 -to LED0_N_PL

set_location_assignment PIN_W21 -to i2c_SCL
set_location_assignment PIN_AA24 -to i2c_SDA
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to i2c_SCL
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to i2c_SDA

set_instance_assignment -name IO_STANDARD LVDS -to pll_refclk_150
set_location_assignment PIN_W8 -to pll_refclk_150
set_location_assignment PIN_W7 -to "pll_refclk_150(n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to rx_serial_data
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to tx_serial_data
#set_location_assignment PIN_AD4 -to tx_serial_data
#set_location_assignment PIN_AD3 -to "tx_serial_data(n)"
#set_location_assignment PIN_AE2 -to rx_serial_data
#set_location_assignment PIN_AE1 -to "rx_serial_data(n)"
set_location_assignment PIN_Y4 -to tx_serial_data
set_location_assignment PIN_Y3 -to "tx_serial_data(n)"
set_location_assignment PIN_AA2 -to rx_serial_data
set_location_assignment PIN_AA1 -to "rx_serial_data(n)"
set_instance_assignment -name XCVR_ANALOG_SETTINGS_PROTOCOL SATA2_I -to rx_serial_data
set_instance_assignment -name XCVR_ANALOG_SETTINGS_PROTOCOL SATA2_I -to tx_serial_data
set_instance_assignment -name XCVR_RX_SD_ENABLE ON -to rx_serial_data
set_instance_assignment -name XCVR_RX_SD_ON 2 -to rx_serial_data
set_instance_assignment -name XCVR_RX_SD_OFF 1 -to rx_serial_data
set_instance_assignment -name XCVR_RX_COMMON_MODE_VOLTAGE VTT_0P65V -to rx_serial_data
set_instance_assignment -name XCVR_RX_SD_THRESHOLD 5 -to rx_serial_data




set_instance_assignment -name D5_DELAY 2 -to memory_mem_CK -tag __hps_sdram_p0
set_instance_assignment -name D5_DELAY 2 -to memory_mem_CK_n -tag __hps_sdram_p0
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R OPEN -to memory_mem_RESET_n -tag __hps_sdram_p0
set_instance_assignment -name BOARD_MODEL_NEAR_PULLUP_R OPEN -to memory_mem_RESET_n -tag __hps_sdram_p0
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R OPEN -to memory_mem_RESET_n -tag __hps_sdram_p0
set_instance_assignment -name BOARD_MODEL_NEAR_PULLDOWN_R OPEN -to memory_mem_RESET_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_DQ[*] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_DM[*] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_DQS[*] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_DQS_n[*] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_A[*] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_BA[*] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_CAS_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_RAS_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_WE_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_RESET_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_CK -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_CK_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_soc_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __hps_sdram_p0
set_instance_assignment -name D5_DELAY 2 -to memory_mem_ck -tag __hps_sdram_p0
set_instance_assignment -name D5_DELAY 2 -to memory_mem_ck_n -tag __hps_sdram_p0
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R OPEN -to memory_mem_reset_n -tag __hps_sdram_p0
set_instance_assignment -name BOARD_MODEL_NEAR_PULLUP_R OPEN -to memory_mem_reset_n -tag __hps_sdram_p0
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R OPEN -to memory_mem_reset_n -tag __hps_sdram_p0
set_instance_assignment -name BOARD_MODEL_NEAR_PULLDOWN_R OPEN -to memory_mem_reset_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[4] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[5] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[6] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[7] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[8] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[9] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[10] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[11] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[12] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[13] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[14] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[15] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[16] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[17] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[18] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[19] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[20] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[21] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[22] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[23] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[24] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[25] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[26] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[27] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[28] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[29] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[30] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dq[31] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dm[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dm[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dm[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dm[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs_n[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs_n[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs_n[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_dqs_n[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[10] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[11] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[12] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[13] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[14] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[15] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[4] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[5] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[6] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[7] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[8] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_a[9] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ba[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ba[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ba[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_cas_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ras_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_we_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_reset_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ck -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ck_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_cke -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_cs_n -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_odt -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_CKE
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_CS_n
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to memory_mem_ODT




set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE output_files/stp1.stp
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_oct_rzqin -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[0] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[1] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[2] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[3] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[4] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[4] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[4] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[5] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[5] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[5] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[6] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[6] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[6] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[7] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[7] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[7] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[8] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[8] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[8] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[9] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[9] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[9] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[10] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[10] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[10] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[11] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[11] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[11] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[12] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[12] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[12] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[13] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[13] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[13] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[14] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[14] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[14] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[15] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[15] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[15] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[16] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[16] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[16] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[17] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[17] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[17] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[18] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[18] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[18] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[19] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[19] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[19] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[20] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[20] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[20] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[21] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[21] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[21] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[22] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[22] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[22] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[23] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[23] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[23] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[24] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[24] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[24] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[25] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[25] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[25] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[26] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[26] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[26] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[27] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[27] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[27] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[28] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[28] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[28] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[29] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[29] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[29] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[30] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[30] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[30] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dq[31] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dq[31] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dq[31] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.35-V SSTL" -to memory_mem_dqs[0] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dqs[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dqs[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.35-V SSTL" -to memory_mem_dqs[1] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dqs[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dqs[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.35-V SSTL" -to memory_mem_dqs[2] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dqs[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dqs[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.35-V SSTL" -to memory_mem_dqs[3] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dqs[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dqs[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.35-V SSTL" -to memory_mem_dqs_n[0] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dqs_n[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dqs_n[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.35-V SSTL" -to memory_mem_dqs_n[1] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dqs_n[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dqs_n[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.35-V SSTL" -to memory_mem_dqs_n[2] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dqs_n[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dqs_n[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.35-V SSTL" -to memory_mem_dqs_n[3] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 40 OHM WITH CALIBRATION" -to memory_mem_dqs_n[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dqs_n[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.35-V SSTL" -to memory_mem_ck -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_ck -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.35-V SSTL" -to memory_mem_ck_n -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_ck_n -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[10] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[10] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[11] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[11] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[12] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[12] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[13] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[13] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[14] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[14] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[15] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[15] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[4] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[4] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[5] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[5] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[6] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[6] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[7] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[7] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[8] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[8] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_a[9] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_a[9] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_ba[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_ba[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_ba[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_ba[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_ba[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_ba[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_cas_n -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_cas_n -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_cke -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_cke -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_cs_n -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_cs_n -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_odt -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_odt -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_ras_n -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_ras_n -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_we_n -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_we_n -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_reset_n -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to memory_mem_reset_n -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dm[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dm[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dm[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dm[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dm[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dm[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-135" -to memory_mem_dm[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to memory_mem_dm[3] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __hps_sdram_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst -tag __hps_sdram_p0
set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to i_basic_hps_1|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout -tag __hps_sdram_p0
set_global_assignment -name USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN ON
set_global_assignment -name UNIPHY_SEQUENCER_DQS_CONFIG_ENABLE ON
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name ECO_REGENERATE_REPORT ON
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to p0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __hps_sdram_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to p0|hps_0|hps_io|border|hps_sdram_inst -tag __hps_sdram_p0
set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to p0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout -tag __hps_sdram_p0
set_global_assignment -name QIP_FILE src/Transport/buffer_2prt_ram.qip
set_global_assignment -name VHDL_FILE src/Transport/transport_layer_pkg.vhd
set_global_assignment -name VHDL_FILE src/Transport/transport_layer.vhd
set_global_assignment -name VHDL_FILE src/I2C_Controller/si5338.vhd
set_global_assignment -name VHDL_FILE src/I2C_Controller/i2c_slave_si5338.vhd
set_global_assignment -name VHDL_FILE src/I2C_Controller/i2c_master.vhd
set_global_assignment -name SDC_FILE top.sdc
set_global_assignment -name VHDL_FILE src/Physical/XCVR_CustomReset.vhd
set_global_assignment -name VHDL_FILE src/Physical/tb_XCVR_Customreset.vhd
set_global_assignment -name VHDL_FILE src/Physical/rate_match_blk_tb.vhd
set_global_assignment -name VHDL_FILE src/Physical/ppm_detector_tb.vhd
set_global_assignment -name VHDL_FILE src/Physical/ppm_detector.vhd
set_global_assignment -name VHDL_FILE src/Transport/transport_dummy.vhd
set_global_assignment -name VHDL_FILE src/Physical/rate_match_blk.vhd
set_global_assignment -name VHDL_FILE src/Physical/PhyLayerInit.vhd
set_global_assignment -name VHDL_FILE src/Physical/phy_layer_32bit.vhd
set_global_assignment -name VHDL_FILE src/Physical/oob_signaldetect.vhd
set_global_assignment -name VHDL_FILE src/Physical/byte_orderer.vhd
set_global_assignment -name VHDL_FILE src/Link/link_layer_lfsr.vhd
set_global_assignment -name VHDL_FILE src/Link/link_layer_32bit.vhd
set_global_assignment -name VHDL_FILE src/Link/crc_gen_32.vhd
set_global_assignment -name VHDL_FILE src/top.vhd
set_global_assignment -name VHDL_FILE src/sata_defines.vhd
set_global_assignment -name VHDL_FILE src/debounce.vhd
set_global_assignment -name QIP_FILE CustomIP/xcvr_reconf.qip
set_global_assignment -name SIP_FILE CustomIP/xcvr_reconf.sip
set_global_assignment -name QIP_FILE CustomIP/xcvr_native_phy.qip
set_global_assignment -name SIP_FILE CustomIP/xcvr_native_phy.sip
set_global_assignment -name QIP_FILE CustomIP/xcvr_reset.qip
set_global_assignment -name SIP_FILE CustomIP/xcvr_reset.sip
set_global_assignment -name QIP_FILE CustomIP/rate_match_fifo.qip
set_global_assignment -name QIP_FILE CustomIP/clkgen_reg_map.qip
set_global_assignment -name QIP_FILE CustomIP/pll_25MHz_to_50MHz.qip
set_global_assignment -name SIP_FILE CustomIP/pll_25MHz_to_50MHz.sip
set_global_assignment -name QIP_FILE CustomIP/pll_25MHz_to_37_5MHz.qip
set_global_assignment -name SIP_FILE CustomIP/pll_25MHz_to_37_5MHz.sip
set_global_assignment -name QIP_FILE qsys/qsys/synthesis/basic_hps.qip
set_global_assignment -name CDF_FILE output_files/chain1.cdf
set_global_assignment -name SIGNALTAP_FILE output_files/stp1.stp
set_instance_assignment -name XCVR_ANALOG_SETTINGS_PROTOCOL SATA2_I -to "tx_serial_data(n)"
set_instance_assignment -name XCVR_ANALOG_SETTINGS_PROTOCOL SATA2_I -to "rx_serial_data(n)"
set_instance_assignment -name XCVR_TX_VOD 30 -to tx_serial_data
set_instance_assignment -name XCVR_TX_SLEW_RATE_CTRL 4 -to tx_serial_data
set_global_assignment -name QIP_FILE CustomIP/pll_25MHz_to_150MHz.qip
set_global_assignment -name SIP_FILE CustomIP/pll_25MHz_to_150MHz.sip
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "phy_layer_32bit:i_phy_layer_1|txclkout" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to error_counter[0] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to error_counter[10] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to error_counter[11] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to error_counter[12] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to error_counter[13] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to error_counter[14] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to error_counter[15] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to error_counter[16] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to error_counter[17] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to error_counter[18] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to error_counter[19] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to error_counter[1] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to error_counter[20] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to error_counter[21] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to error_counter[22] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to error_counter[23] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to error_counter[24] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to error_counter[25] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to error_counter[26] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to error_counter[27] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to error_counter[28] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to error_counter[29] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to error_counter[2] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to error_counter[30] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to error_counter[3] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to error_counter[4] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to error_counter[5] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to error_counter[6] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to error_counter[7] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to error_counter[8] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to error_counter[9] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "link_layer_32bit:i_linkLayer1|current_state.L_BadEnd" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to "link_layer_32bit:i_linkLayer1|current_state.L_FinishCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "link_layer_32bit:i_linkLayer1|current_state.L_GoodCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "link_layer_32bit:i_linkLayer1|current_state.L_GoodEnd" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "link_layer_32bit:i_linkLayer1|current_state.L_Hold" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "link_layer_32bit:i_linkLayer1|current_state.L_Idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "link_layer_32bit:i_linkLayer1|current_state.L_NoComm" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "link_layer_32bit:i_linkLayer1|current_state.L_NoCommErr" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "link_layer_32bit:i_linkLayer1|current_state.L_PMDeny" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "link_layer_32bit:i_linkLayer1|current_state.L_RESET" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvChkRdy" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvData" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvEOF" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvHold" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvWaitFifo" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvrHold" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[47] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendAlign" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[48] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[49] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendChkRdy" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[50] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendData" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[51] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendEOF" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[52] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendHold" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[53] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendSOF" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[54] -to "link_layer_32bit:i_linkLayer1|current_state.L_SyncEscape" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[55] -to "link_layer_32bit:i_linkLayer1|current_state.L_Wait" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[56] -to "link_layer_32bit:i_linkLayer1|current_state.L_WaitCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[57] -to "link_layer_32bit:i_linkLayer1|next_state.L_FinishCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[58] -to "link_layer_32bit:i_linkLayer1|next_state.L_SendAlign" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[59] -to "link_layer_32bit:i_linkLayer1|next_state.L_WaitCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[60] -to "phy_layer_32bit:i_phy_layer_1|PhyLayerInit:phyLayerInit1|PHYRDY" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[61] -to "transport_layer:i_transport_layer1|current_state.dma_read_chk_status" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[62] -to "transport_layer:i_transport_layer1|current_state.dma_read_data_fis" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[63] -to "transport_layer:i_transport_layer1|current_state.dma_read_data_frame" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[64] -to "transport_layer:i_transport_layer1|current_state.dma_read_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[65] -to "transport_layer:i_transport_layer1|current_state.dma_read_reg_fis_0" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[66] -to "transport_layer:i_transport_layer1|current_state.dma_read_reg_fis_1" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[67] -to "transport_layer:i_transport_layer1|current_state.dma_read_reg_fis_2" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[68] -to "transport_layer:i_transport_layer1|current_state.dma_read_reg_fis_3" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[69] -to "transport_layer:i_transport_layer1|current_state.dma_read_reg_fis_4" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[70] -to "transport_layer:i_transport_layer1|current_state.dma_write_chk_activate" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[71] -to "transport_layer:i_transport_layer1|current_state.dma_write_chk_status" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[72] -to "transport_layer:i_transport_layer1|current_state.dma_write_data_fis" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[73] -to "transport_layer:i_transport_layer1|current_state.dma_write_data_frame" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[74] -to "transport_layer:i_transport_layer1|current_state.dma_write_data_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[75] -to "transport_layer:i_transport_layer1|current_state.dma_write_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[76] -to "transport_layer:i_transport_layer1|current_state.dma_write_reg_fis_0" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[77] -to "transport_layer:i_transport_layer1|current_state.dma_write_reg_fis_1" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[78] -to "transport_layer:i_transport_layer1|current_state.dma_write_reg_fis_2" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[79] -to "transport_layer:i_transport_layer1|current_state.dma_write_reg_fis_3" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[80] -to "transport_layer:i_transport_layer1|current_state.dma_write_reg_fis_4" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[81] -to "transport_layer:i_transport_layer1|current_state.identify_device_0" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[82] -to "transport_layer:i_transport_layer1|current_state.identify_device_1" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[83] -to "transport_layer:i_transport_layer1|current_state.identify_device_2" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[84] -to "transport_layer:i_transport_layer1|current_state.identify_device_3" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[85] -to "transport_layer:i_transport_layer1|current_state.identify_device_4" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[86] -to "transport_layer:i_transport_layer1|current_state.report_error" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[87] -to "transport_layer:i_transport_layer1|current_state.rx_identify_packet" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[88] -to "transport_layer:i_transport_layer1|current_state.rx_pio_setup" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[89] -to "transport_layer:i_transport_layer1|current_state.transport_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[90] -to "transport_layer:i_transport_layer1|current_state.transport_init_end" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[91] -to "transport_layer:i_transport_layer1|current_state.transport_init_start" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[92] -to "transport_layer:i_transport_layer1|current_state.transport_reset" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[93] -to "transport_layer:i_transport_layer1|current_state.wait_for_fis_end" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[94] -to "transport_layer:i_transport_layer1|data_from_link[0]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[95] -to "transport_layer:i_transport_layer1|data_from_link[10]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[96] -to "transport_layer:i_transport_layer1|data_from_link[11]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[97] -to "transport_layer:i_transport_layer1|data_from_link[12]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[98] -to "transport_layer:i_transport_layer1|data_from_link[13]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[99] -to "transport_layer:i_transport_layer1|data_from_link[14]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[100] -to "transport_layer:i_transport_layer1|data_from_link[15]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[101] -to "transport_layer:i_transport_layer1|data_from_link[16]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[102] -to "transport_layer:i_transport_layer1|data_from_link[17]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[103] -to "transport_layer:i_transport_layer1|data_from_link[18]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[104] -to "transport_layer:i_transport_layer1|data_from_link[19]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[105] -to "transport_layer:i_transport_layer1|data_from_link[1]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[106] -to "transport_layer:i_transport_layer1|data_from_link[20]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[107] -to "transport_layer:i_transport_layer1|data_from_link[21]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[108] -to "transport_layer:i_transport_layer1|data_from_link[22]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[109] -to "transport_layer:i_transport_layer1|data_from_link[23]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[110] -to "transport_layer:i_transport_layer1|data_from_link[24]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[111] -to "transport_layer:i_transport_layer1|data_from_link[25]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[112] -to "transport_layer:i_transport_layer1|data_from_link[26]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[113] -to "transport_layer:i_transport_layer1|data_from_link[27]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[114] -to "transport_layer:i_transport_layer1|data_from_link[28]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[115] -to "transport_layer:i_transport_layer1|data_from_link[29]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[116] -to "transport_layer:i_transport_layer1|data_from_link[2]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[117] -to "transport_layer:i_transport_layer1|data_from_link[30]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[118] -to "transport_layer:i_transport_layer1|data_from_link[31]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[119] -to "transport_layer:i_transport_layer1|data_from_link[3]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[120] -to "transport_layer:i_transport_layer1|data_from_link[4]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[121] -to "transport_layer:i_transport_layer1|data_from_link[5]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[122] -to "transport_layer:i_transport_layer1|data_from_link[6]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[123] -to "transport_layer:i_transport_layer1|data_from_link[7]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[124] -to "transport_layer:i_transport_layer1|data_from_link[8]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[125] -to "transport_layer:i_transport_layer1|data_from_link[9]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[126] -to "transport_layer:i_transport_layer1|data_to_link[0]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[127] -to "transport_layer:i_transport_layer1|data_to_link[10]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[128] -to "transport_layer:i_transport_layer1|data_to_link[11]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[129] -to "transport_layer:i_transport_layer1|data_to_link[12]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[130] -to "transport_layer:i_transport_layer1|data_to_link[13]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[131] -to "transport_layer:i_transport_layer1|data_to_link[14]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[132] -to "transport_layer:i_transport_layer1|data_to_link[15]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[133] -to "transport_layer:i_transport_layer1|data_to_link[16]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[134] -to "transport_layer:i_transport_layer1|data_to_link[17]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[135] -to "transport_layer:i_transport_layer1|data_to_link[18]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[136] -to "transport_layer:i_transport_layer1|data_to_link[19]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[137] -to "transport_layer:i_transport_layer1|data_to_link[1]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[138] -to "transport_layer:i_transport_layer1|data_to_link[20]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[139] -to "transport_layer:i_transport_layer1|data_to_link[21]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[140] -to "transport_layer:i_transport_layer1|data_to_link[22]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[141] -to "transport_layer:i_transport_layer1|data_to_link[23]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[142] -to "transport_layer:i_transport_layer1|data_to_link[24]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[143] -to "transport_layer:i_transport_layer1|data_to_link[25]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[144] -to "transport_layer:i_transport_layer1|data_to_link[26]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[145] -to "transport_layer:i_transport_layer1|data_to_link[27]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[146] -to "transport_layer:i_transport_layer1|data_to_link[28]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[147] -to "transport_layer:i_transport_layer1|data_to_link[29]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[148] -to "transport_layer:i_transport_layer1|data_to_link[2]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[149] -to "transport_layer:i_transport_layer1|data_to_link[30]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[150] -to "transport_layer:i_transport_layer1|data_to_link[31]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[151] -to "transport_layer:i_transport_layer1|data_to_link[3]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[152] -to "transport_layer:i_transport_layer1|data_to_link[4]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[153] -to "transport_layer:i_transport_layer1|data_to_link[5]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[154] -to "transport_layer:i_transport_layer1|data_to_link[6]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[155] -to "transport_layer:i_transport_layer1|data_to_link[7]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[156] -to "transport_layer:i_transport_layer1|data_to_link[8]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[157] -to "transport_layer:i_transport_layer1|data_to_link[9]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[158] -to "transport_layer:i_transport_layer1|next_state.dma_read_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[159] -to "transport_layer:i_transport_layer1|next_state.dma_write_data_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[160] -to "transport_layer:i_transport_layer1|next_state.dma_write_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[161] -to "transport_layer:i_transport_layer1|next_state.transport_reset" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to error_counter[0] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to error_counter[10] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to error_counter[11] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to error_counter[12] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to error_counter[13] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to error_counter[14] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to error_counter[15] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to error_counter[16] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to error_counter[17] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to error_counter[18] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to error_counter[19] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to error_counter[1] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to error_counter[20] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to error_counter[21] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to error_counter[22] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to error_counter[23] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to error_counter[24] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to error_counter[25] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to error_counter[26] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to error_counter[27] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to error_counter[28] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to error_counter[29] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to error_counter[2] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to error_counter[30] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to error_counter[3] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to error_counter[4] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to error_counter[5] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to error_counter[6] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to error_counter[7] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to error_counter[8] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to error_counter[9] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[0]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[10]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[11]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[12]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[13]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[14]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[15]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[16]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[17]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[18]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[19]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[1]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[20]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[21]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[22]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[23]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[24]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[25]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[26]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[27]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[28]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[29]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[2]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[30]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[31]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[3]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[4]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[5]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[6]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[7]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[8]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "link_layer_32bit:i_linkLayer1|crc_gen_32:crc_component|crc[9]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "link_layer_32bit:i_linkLayer1|current_state.L_BadEnd" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "link_layer_32bit:i_linkLayer1|current_state.L_FinishCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "link_layer_32bit:i_linkLayer1|current_state.L_GoodCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "link_layer_32bit:i_linkLayer1|current_state.L_GoodEnd" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "link_layer_32bit:i_linkLayer1|current_state.L_Hold" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "link_layer_32bit:i_linkLayer1|current_state.L_Idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "link_layer_32bit:i_linkLayer1|current_state.L_NoComm" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "link_layer_32bit:i_linkLayer1|current_state.L_NoCommErr" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "link_layer_32bit:i_linkLayer1|current_state.L_PMDeny" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "link_layer_32bit:i_linkLayer1|current_state.L_RESET" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvChkRdy" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvData" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvEOF" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvHold" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvWaitFifo" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "link_layer_32bit:i_linkLayer1|current_state.L_RcvrHold" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendAlign" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendChkRdy" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendData" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendEOF" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendHold" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "link_layer_32bit:i_linkLayer1|current_state.L_SendSOF" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "link_layer_32bit:i_linkLayer1|current_state.L_SyncEscape" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "link_layer_32bit:i_linkLayer1|current_state.L_Wait" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "link_layer_32bit:i_linkLayer1|current_state.L_WaitCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "link_layer_32bit:i_linkLayer1|next_state.L_FinishCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "link_layer_32bit:i_linkLayer1|next_state.L_SendAlign" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "link_layer_32bit:i_linkLayer1|next_state.L_WaitCRC" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "link_layer_32bit:i_linkLayer1|rx_data_in[0]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "link_layer_32bit:i_linkLayer1|rx_data_in[10]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "link_layer_32bit:i_linkLayer1|rx_data_in[11]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "link_layer_32bit:i_linkLayer1|rx_data_in[12]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "link_layer_32bit:i_linkLayer1|rx_data_in[13]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "link_layer_32bit:i_linkLayer1|rx_data_in[14]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "link_layer_32bit:i_linkLayer1|rx_data_in[15]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[99] -to "link_layer_32bit:i_linkLayer1|rx_data_in[16]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[100] -to "link_layer_32bit:i_linkLayer1|rx_data_in[17]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[101] -to "link_layer_32bit:i_linkLayer1|rx_data_in[18]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[102] -to "link_layer_32bit:i_linkLayer1|rx_data_in[19]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[103] -to "link_layer_32bit:i_linkLayer1|rx_data_in[1]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[104] -to "link_layer_32bit:i_linkLayer1|rx_data_in[20]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[105] -to "link_layer_32bit:i_linkLayer1|rx_data_in[21]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[106] -to "link_layer_32bit:i_linkLayer1|rx_data_in[22]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[107] -to "link_layer_32bit:i_linkLayer1|rx_data_in[23]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[108] -to "link_layer_32bit:i_linkLayer1|rx_data_in[24]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[109] -to "link_layer_32bit:i_linkLayer1|rx_data_in[25]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[110] -to "link_layer_32bit:i_linkLayer1|rx_data_in[26]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[111] -to "link_layer_32bit:i_linkLayer1|rx_data_in[27]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[112] -to "link_layer_32bit:i_linkLayer1|rx_data_in[28]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[113] -to "link_layer_32bit:i_linkLayer1|rx_data_in[29]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[114] -to "link_layer_32bit:i_linkLayer1|rx_data_in[2]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[115] -to "link_layer_32bit:i_linkLayer1|rx_data_in[30]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[116] -to "link_layer_32bit:i_linkLayer1|rx_data_in[31]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[117] -to "link_layer_32bit:i_linkLayer1|rx_data_in[3]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[118] -to "link_layer_32bit:i_linkLayer1|rx_data_in[4]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[119] -to "link_layer_32bit:i_linkLayer1|rx_data_in[5]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[120] -to "link_layer_32bit:i_linkLayer1|rx_data_in[6]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[121] -to "link_layer_32bit:i_linkLayer1|rx_data_in[7]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[122] -to "link_layer_32bit:i_linkLayer1|rx_data_in[8]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[123] -to "link_layer_32bit:i_linkLayer1|rx_data_in[9]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[124] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[0]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[125] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[10]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[126] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[11]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[127] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[12]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[128] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[13]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[129] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[14]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[130] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[15]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[131] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[16]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[132] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[17]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[133] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[18]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[134] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[19]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[135] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[1]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[136] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[20]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[137] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[21]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[138] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[22]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[139] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[23]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[140] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[24]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[141] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[25]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[142] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[26]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[143] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[27]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[144] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[28]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[145] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[29]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[146] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[2]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[147] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[30]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[148] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[31]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[149] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[3]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[150] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[4]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[151] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[5]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[152] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[6]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[153] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[7]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[154] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[8]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[155] -to "link_layer_32bit:i_linkLayer1|scrambler:lfsr_component|data_out[9]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[156] -to "link_layer_32bit:i_linkLayer1|tx_data_out[0]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[157] -to "link_layer_32bit:i_linkLayer1|tx_data_out[10]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[158] -to "link_layer_32bit:i_linkLayer1|tx_data_out[11]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[159] -to "link_layer_32bit:i_linkLayer1|tx_data_out[12]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[160] -to "link_layer_32bit:i_linkLayer1|tx_data_out[13]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[161] -to "link_layer_32bit:i_linkLayer1|tx_data_out[14]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[162] -to "link_layer_32bit:i_linkLayer1|tx_data_out[15]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[163] -to "link_layer_32bit:i_linkLayer1|tx_data_out[16]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[164] -to "link_layer_32bit:i_linkLayer1|tx_data_out[17]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[165] -to "link_layer_32bit:i_linkLayer1|tx_data_out[18]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[166] -to "link_layer_32bit:i_linkLayer1|tx_data_out[19]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[167] -to "link_layer_32bit:i_linkLayer1|tx_data_out[1]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[168] -to "link_layer_32bit:i_linkLayer1|tx_data_out[20]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[169] -to "link_layer_32bit:i_linkLayer1|tx_data_out[21]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[170] -to "link_layer_32bit:i_linkLayer1|tx_data_out[22]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[171] -to "link_layer_32bit:i_linkLayer1|tx_data_out[23]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[172] -to "link_layer_32bit:i_linkLayer1|tx_data_out[24]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[173] -to "link_layer_32bit:i_linkLayer1|tx_data_out[25]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[174] -to "link_layer_32bit:i_linkLayer1|tx_data_out[26]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[175] -to "link_layer_32bit:i_linkLayer1|tx_data_out[27]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[176] -to "link_layer_32bit:i_linkLayer1|tx_data_out[28]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[177] -to "link_layer_32bit:i_linkLayer1|tx_data_out[29]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[178] -to "link_layer_32bit:i_linkLayer1|tx_data_out[2]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[179] -to "link_layer_32bit:i_linkLayer1|tx_data_out[30]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[180] -to "link_layer_32bit:i_linkLayer1|tx_data_out[31]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[181] -to "link_layer_32bit:i_linkLayer1|tx_data_out[3]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[182] -to "link_layer_32bit:i_linkLayer1|tx_data_out[4]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[183] -to "link_layer_32bit:i_linkLayer1|tx_data_out[5]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[184] -to "link_layer_32bit:i_linkLayer1|tx_data_out[6]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[185] -to "link_layer_32bit:i_linkLayer1|tx_data_out[7]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[186] -to "link_layer_32bit:i_linkLayer1|tx_data_out[8]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[187] -to "link_layer_32bit:i_linkLayer1|tx_data_out[9]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[188] -to "phy_layer_32bit:i_phy_layer_1|PhyLayerInit:phyLayerInit1|PHYRDY" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[189] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[32]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[190] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[33]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[191] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[34]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[192] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[35]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[193] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[36]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[194] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[37]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[195] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[38]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[196] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[39]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[197] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[40]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[198] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[41]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[199] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[42]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[200] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[43]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[201] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[44]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[202] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[45]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[203] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[46]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[204] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[47]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[205] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[48]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[206] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[49]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[207] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[50]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[208] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[51]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[209] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[52]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[210] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[53]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[211] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[54]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[212] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[55]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[213] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[56]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[214] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[57]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[215] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[58]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[216] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[59]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[217] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[60]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[218] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[61]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[219] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[62]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[220] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|rx_data_from_phy[63]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[221] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[32]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[222] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[33]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[223] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[34]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[224] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[35]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[225] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[36]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[226] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[37]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[227] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[38]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[228] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[39]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[229] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[40]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[230] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[41]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[231] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[42]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[232] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[43]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[233] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[44]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[234] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[45]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[235] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[46]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[236] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[47]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[237] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[48]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[238] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[49]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[239] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[50]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[240] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[51]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[241] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[52]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[242] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[53]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[243] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[54]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[244] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[55]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[245] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[56]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[246] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[57]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[247] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[58]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[248] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[59]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[249] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[60]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[250] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[61]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[251] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[62]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[252] -to "phy_layer_32bit:i_phy_layer_1|rate_match_blk:i_rate_match_blk_1|tx_data_to_phy[63]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[253] -to "transport_layer:i_transport_layer1|current_state.dma_read_chk_status" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[254] -to "transport_layer:i_transport_layer1|current_state.dma_read_data_fis" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[255] -to "transport_layer:i_transport_layer1|current_state.dma_read_data_frame" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[256] -to "transport_layer:i_transport_layer1|current_state.dma_read_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[257] -to "transport_layer:i_transport_layer1|current_state.dma_read_reg_fis_0" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[258] -to "transport_layer:i_transport_layer1|current_state.dma_read_reg_fis_1" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[259] -to "transport_layer:i_transport_layer1|current_state.dma_read_reg_fis_2" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[260] -to "transport_layer:i_transport_layer1|current_state.dma_read_reg_fis_3" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[261] -to "transport_layer:i_transport_layer1|current_state.dma_read_reg_fis_4" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[262] -to "transport_layer:i_transport_layer1|current_state.dma_write_chk_activate" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[263] -to "transport_layer:i_transport_layer1|current_state.dma_write_chk_status" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[264] -to "transport_layer:i_transport_layer1|current_state.dma_write_data_fis" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[265] -to "transport_layer:i_transport_layer1|current_state.dma_write_data_frame" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[266] -to "transport_layer:i_transport_layer1|current_state.dma_write_data_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[267] -to "transport_layer:i_transport_layer1|current_state.dma_write_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[268] -to "transport_layer:i_transport_layer1|current_state.dma_write_reg_fis_0" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[269] -to "transport_layer:i_transport_layer1|current_state.dma_write_reg_fis_1" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[270] -to "transport_layer:i_transport_layer1|current_state.dma_write_reg_fis_2" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[271] -to "transport_layer:i_transport_layer1|current_state.dma_write_reg_fis_3" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[272] -to "transport_layer:i_transport_layer1|current_state.dma_write_reg_fis_4" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[273] -to "transport_layer:i_transport_layer1|current_state.identify_device_0" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[274] -to "transport_layer:i_transport_layer1|current_state.identify_device_1" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[275] -to "transport_layer:i_transport_layer1|current_state.identify_device_2" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[276] -to "transport_layer:i_transport_layer1|current_state.identify_device_3" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[277] -to "transport_layer:i_transport_layer1|current_state.identify_device_4" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[278] -to "transport_layer:i_transport_layer1|current_state.report_error" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[279] -to "transport_layer:i_transport_layer1|current_state.rx_identify_packet" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[280] -to "transport_layer:i_transport_layer1|current_state.rx_pio_setup" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[281] -to "transport_layer:i_transport_layer1|current_state.transport_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[282] -to "transport_layer:i_transport_layer1|current_state.transport_init_end" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[283] -to "transport_layer:i_transport_layer1|current_state.transport_init_start" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[284] -to "transport_layer:i_transport_layer1|current_state.transport_reset" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[285] -to "transport_layer:i_transport_layer1|current_state.wait_for_fis_end" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[286] -to "transport_layer:i_transport_layer1|data_from_link[0]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[287] -to "transport_layer:i_transport_layer1|data_from_link[10]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[288] -to "transport_layer:i_transport_layer1|data_from_link[11]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[289] -to "transport_layer:i_transport_layer1|data_from_link[12]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[290] -to "transport_layer:i_transport_layer1|data_from_link[13]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[291] -to "transport_layer:i_transport_layer1|data_from_link[14]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[292] -to "transport_layer:i_transport_layer1|data_from_link[15]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[293] -to "transport_layer:i_transport_layer1|data_from_link[16]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[294] -to "transport_layer:i_transport_layer1|data_from_link[17]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[295] -to "transport_layer:i_transport_layer1|data_from_link[18]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[296] -to "transport_layer:i_transport_layer1|data_from_link[19]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[297] -to "transport_layer:i_transport_layer1|data_from_link[1]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[298] -to "transport_layer:i_transport_layer1|data_from_link[20]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[299] -to "transport_layer:i_transport_layer1|data_from_link[21]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[300] -to "transport_layer:i_transport_layer1|data_from_link[22]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[301] -to "transport_layer:i_transport_layer1|data_from_link[23]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[302] -to "transport_layer:i_transport_layer1|data_from_link[24]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[303] -to "transport_layer:i_transport_layer1|data_from_link[25]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[304] -to "transport_layer:i_transport_layer1|data_from_link[26]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[305] -to "transport_layer:i_transport_layer1|data_from_link[27]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[306] -to "transport_layer:i_transport_layer1|data_from_link[28]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[307] -to "transport_layer:i_transport_layer1|data_from_link[29]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[308] -to "transport_layer:i_transport_layer1|data_from_link[2]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[309] -to "transport_layer:i_transport_layer1|data_from_link[30]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[310] -to "transport_layer:i_transport_layer1|data_from_link[31]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[311] -to "transport_layer:i_transport_layer1|data_from_link[3]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[312] -to "transport_layer:i_transport_layer1|data_from_link[4]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[313] -to "transport_layer:i_transport_layer1|data_from_link[5]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[314] -to "transport_layer:i_transport_layer1|data_from_link[6]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[315] -to "transport_layer:i_transport_layer1|data_from_link[7]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[316] -to "transport_layer:i_transport_layer1|data_from_link[8]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[317] -to "transport_layer:i_transport_layer1|data_from_link[9]" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=162" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334532" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=000000000000000000000000000" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=27" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=8192" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=8192" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=sld_reserved_CycloneV_ST_SATA_DesignFair_Capture_1_3c95," -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=1" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[318] -to "transport_layer:i_transport_layer1|data_to_link[0]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[319] -to "transport_layer:i_transport_layer1|data_to_link[10]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[320] -to "transport_layer:i_transport_layer1|data_to_link[11]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[321] -to "transport_layer:i_transport_layer1|data_to_link[12]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[322] -to "transport_layer:i_transport_layer1|data_to_link[13]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[323] -to "transport_layer:i_transport_layer1|data_to_link[14]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[324] -to "transport_layer:i_transport_layer1|data_to_link[15]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[325] -to "transport_layer:i_transport_layer1|data_to_link[16]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[326] -to "transport_layer:i_transport_layer1|data_to_link[17]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[327] -to "transport_layer:i_transport_layer1|data_to_link[18]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[328] -to "transport_layer:i_transport_layer1|data_to_link[19]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[329] -to "transport_layer:i_transport_layer1|data_to_link[1]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[330] -to "transport_layer:i_transport_layer1|data_to_link[20]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[331] -to "transport_layer:i_transport_layer1|data_to_link[21]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[332] -to "transport_layer:i_transport_layer1|data_to_link[22]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[333] -to "transport_layer:i_transport_layer1|data_to_link[23]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[334] -to "transport_layer:i_transport_layer1|data_to_link[24]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[335] -to "transport_layer:i_transport_layer1|data_to_link[25]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[336] -to "transport_layer:i_transport_layer1|data_to_link[26]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[337] -to "transport_layer:i_transport_layer1|data_to_link[27]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[338] -to "transport_layer:i_transport_layer1|data_to_link[28]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[339] -to "transport_layer:i_transport_layer1|data_to_link[29]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[340] -to "transport_layer:i_transport_layer1|data_to_link[2]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[341] -to "transport_layer:i_transport_layer1|data_to_link[30]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[342] -to "transport_layer:i_transport_layer1|data_to_link[31]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[343] -to "transport_layer:i_transport_layer1|data_to_link[3]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[344] -to "transport_layer:i_transport_layer1|data_to_link[4]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[345] -to "transport_layer:i_transport_layer1|data_to_link[5]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[346] -to "transport_layer:i_transport_layer1|data_to_link[6]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[347] -to "transport_layer:i_transport_layer1|data_to_link[7]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[348] -to "transport_layer:i_transport_layer1|data_to_link[8]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[349] -to "transport_layer:i_transport_layer1|data_to_link[9]" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[350] -to "transport_layer:i_transport_layer1|next_state.dma_read_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[351] -to "transport_layer:i_transport_layer1|next_state.dma_write_data_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[352] -to "transport_layer:i_transport_layer1|next_state.dma_write_idle" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[353] -to "transport_layer:i_transport_layer1|next_state.transport_reset" -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[354] -to words_read[0] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[355] -to words_read[10] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[356] -to words_read[11] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[357] -to words_read[12] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[358] -to words_read[13] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[359] -to words_read[14] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[360] -to words_read[15] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[361] -to words_read[16] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[362] -to words_read[17] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[363] -to words_read[18] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[364] -to words_read[19] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[365] -to words_read[1] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[366] -to words_read[20] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[367] -to words_read[21] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[368] -to words_read[22] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[369] -to words_read[23] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[370] -to words_read[24] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[371] -to words_read[25] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[372] -to words_read[26] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[373] -to words_read[27] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[374] -to words_read[28] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[375] -to words_read[29] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[376] -to words_read[2] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[377] -to words_read[30] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[378] -to words_read[3] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[379] -to words_read[4] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[380] -to words_read[5] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[381] -to words_read[6] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[382] -to words_read[7] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[383] -to words_read[8] -section_id DesignFair_Capture
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[384] -to words_read[9] -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=385" -section_id DesignFair_Capture
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=385" -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to DesignFair_Capture|gnd -section_id DesignFair_Capture
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to DesignFair_Capture|vcc -section_id DesignFair_Capture
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top