// Seed: 918061638
module module_0 (
    input wire id_0,
    output wire id_1,
    output wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wand id_5,
    output uwire id_6,
    output tri0 id_7,
    output tri0 id_8,
    output wire id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wor id_14,
    input supply1 id_15,
    input wand id_16,
    input wor id_17
    , id_19
);
  wire id_20;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output uwire id_4,
    input uwire id_5
);
  wire \id_7 ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_2,
      id_2,
      id_1,
      id_4,
      id_4,
      id_1,
      id_4,
      id_2,
      id_3,
      id_5,
      id_5,
      id_0,
      id_5,
      id_0,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
