// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate11_Pipeline_VITIS_LOOP_668_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln703,
        r_address0,
        r_ce0,
        r_we0,
        r_d0,
        sub_ln232,
        l_address0,
        l_ce0,
        l_q0,
        sub_ln671,
        n_address0,
        n_ce0,
        n_we0,
        n_d0,
        n_q0,
        n_address1,
        n_ce1,
        n_we1,
        n_d1,
        n_q1,
        sub_ln672,
        sub_ln673,
        sub_ln674,
        sub_ln675,
        sub_ln676,
        sub_ln677,
        sub_ln678,
        sub_ln679,
        sub_ln680,
        sub_ln681
);

parameter    ap_ST_fsm_pp0_stage0 = 11'd1;
parameter    ap_ST_fsm_pp0_stage1 = 11'd2;
parameter    ap_ST_fsm_pp0_stage2 = 11'd4;
parameter    ap_ST_fsm_pp0_stage3 = 11'd8;
parameter    ap_ST_fsm_pp0_stage4 = 11'd16;
parameter    ap_ST_fsm_pp0_stage5 = 11'd32;
parameter    ap_ST_fsm_pp0_stage6 = 11'd64;
parameter    ap_ST_fsm_pp0_stage7 = 11'd128;
parameter    ap_ST_fsm_pp0_stage8 = 11'd256;
parameter    ap_ST_fsm_pp0_stage9 = 11'd512;
parameter    ap_ST_fsm_pp0_stage10 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [14:0] sub_ln703;
output  [15:0] r_address0;
output   r_ce0;
output   r_we0;
output  [0:0] r_d0;
input  [14:0] sub_ln232;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [17:0] sub_ln671;
output  [18:0] n_address0;
output   n_ce0;
output   n_we0;
output  [5:0] n_d0;
input  [5:0] n_q0;
output  [18:0] n_address1;
output   n_ce1;
output   n_we1;
output  [5:0] n_d1;
input  [5:0] n_q1;
input  [17:0] sub_ln672;
input  [17:0] sub_ln673;
input  [17:0] sub_ln674;
input  [17:0] sub_ln675;
input  [17:0] sub_ln676;
input  [17:0] sub_ln677;
input  [17:0] sub_ln678;
input  [17:0] sub_ln679;
input  [18:0] sub_ln680;
input  [18:0] sub_ln681;

reg ap_idle;
reg r_ce0;
reg r_we0;
reg l_ce0;
reg[18:0] n_address0;
reg n_ce0;
reg n_we0;
reg[5:0] n_d0;
reg[18:0] n_address1;
reg n_ce1;
reg n_we1;
reg[5:0] n_d1;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state22_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_subdone;
reg   [0:0] icmp_ln668_reg_745;
reg    ap_condition_exit_pp0_iter0_stage10;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state12_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [18:0] sub_ln679_cast_fu_273_p1;
reg  signed [18:0] sub_ln679_cast_reg_710;
wire  signed [18:0] sub_ln678_cast_fu_277_p1;
reg  signed [18:0] sub_ln678_cast_reg_715;
wire  signed [18:0] sub_ln677_cast_fu_281_p1;
reg  signed [18:0] sub_ln677_cast_reg_720;
wire  signed [18:0] sub_ln676_cast_fu_285_p1;
reg  signed [18:0] sub_ln676_cast_reg_725;
wire  signed [18:0] sub_ln675_cast_fu_289_p1;
reg  signed [18:0] sub_ln675_cast_reg_730;
wire  signed [18:0] sub_ln674_cast_fu_293_p1;
reg  signed [18:0] sub_ln674_cast_reg_735;
wire  signed [18:0] sub_ln673_cast_fu_297_p1;
reg  signed [18:0] sub_ln673_cast_reg_740;
wire   [0:0] icmp_ln668_fu_325_p2;
wire   [18:0] zext_ln703_fu_337_p1;
reg   [18:0] zext_ln703_reg_749;
wire   [15:0] add_ln703_fu_345_p2;
reg   [15:0] add_ln703_reg_762;
reg   [18:0] n_addr_reg_772;
reg   [18:0] n_addr_1_reg_777;
reg   [18:0] n_addr_2_reg_783;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state13_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [18:0] n_addr_3_reg_788;
reg  signed [5:0] rhs_reg_794;
reg  signed [5:0] rhs_46_reg_800;
reg   [5:0] lhs_reg_806;
reg   [18:0] n_addr_4_reg_811;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state14_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [18:0] n_addr_5_reg_816;
reg   [18:0] n_addr_5_reg_816_pp0_iter1_reg;
reg  signed [5:0] rhs_47_reg_821;
reg  signed [5:0] rhs_48_reg_827;
reg   [18:0] n_addr_6_reg_834;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state15_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
reg   [18:0] n_addr_6_reg_834_pp0_iter1_reg;
reg   [18:0] n_addr_7_reg_840;
reg   [18:0] n_addr_7_reg_840_pp0_iter1_reg;
reg  signed [5:0] rhs_49_reg_845;
reg  signed [5:0] rhs_50_reg_852;
reg   [18:0] n_addr_8_reg_859;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state16_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
reg   [18:0] n_addr_8_reg_859_pp0_iter1_reg;
reg   [18:0] n_addr_9_reg_865;
reg   [18:0] n_addr_9_reg_865_pp0_iter1_reg;
wire   [18:0] add_ln681_fu_461_p2;
reg   [18:0] add_ln681_reg_870;
reg  signed [5:0] rhs_51_reg_875;
reg  signed [5:0] rhs_52_reg_882;
reg   [18:0] n_addr_10_reg_889;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state17_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [18:0] n_addr_10_reg_889_pp0_iter1_reg;
reg  signed [5:0] rhs_53_reg_895;
reg  signed [5:0] rhs_54_reg_902;
wire   [5:0] add_ln1540_fu_615_p2;
reg   [5:0] add_ln1540_reg_909;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state18_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
reg   [5:0] add_ln1540_reg_909_pp0_iter1_reg;
wire   [5:0] sub_ln70_1_fu_639_p2;
reg   [5:0] sub_ln70_1_reg_914;
wire   [5:0] sub_ln70_2_fu_644_p2;
reg   [5:0] sub_ln70_2_reg_919;
wire   [5:0] sub_ln70_3_fu_649_p2;
reg   [5:0] sub_ln70_3_reg_924;
wire   [5:0] sub_ln70_4_fu_654_p2;
reg   [5:0] sub_ln70_4_reg_929;
wire   [5:0] sub_ln70_5_fu_659_p2;
reg   [5:0] sub_ln70_5_reg_934;
wire   [5:0] sub_ln70_6_fu_664_p2;
reg   [5:0] sub_ln70_6_reg_939;
wire   [5:0] sub_ln70_7_fu_669_p2;
reg   [5:0] sub_ln70_7_reg_944;
reg   [5:0] sub_ln70_7_reg_944_pp0_iter1_reg;
wire   [5:0] sub_ln70_8_fu_674_p2;
reg   [5:0] sub_ln70_8_reg_949;
reg   [5:0] sub_ln70_8_reg_949_pp0_iter1_reg;
wire   [5:0] sub_ln70_9_fu_679_p2;
reg   [5:0] sub_ln70_9_reg_954;
reg   [5:0] sub_ln70_9_reg_954_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter0_reg;
wire  signed [63:0] sext_ln232_45_fu_357_p1;
wire    ap_block_pp0_stage0;
wire  signed [63:0] sext_ln671_fu_368_p1;
wire  signed [63:0] sext_ln672_fu_379_p1;
wire  signed [63:0] sext_ln673_fu_393_p1;
wire    ap_block_pp0_stage1;
wire  signed [63:0] sext_ln674_fu_402_p1;
wire  signed [63:0] sext_ln675_fu_411_p1;
wire    ap_block_pp0_stage2;
wire  signed [63:0] sext_ln676_fu_420_p1;
wire  signed [63:0] sext_ln677_fu_429_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sext_ln678_fu_438_p1;
wire  signed [63:0] sext_ln679_fu_447_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln680_fu_456_p1;
wire   [63:0] zext_ln681_fu_465_p1;
wire    ap_block_pp0_stage5;
wire  signed [63:0] sext_ln703_fu_469_p1;
wire    ap_block_pp0_stage6;
reg   [7:0] i_fu_68;
wire   [7:0] add_ln668_fu_331_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_i_16;
wire   [5:0] sub_ln70_fu_633_p2;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state19_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state20_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state21_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10_11001;
wire    ap_block_pp0_stage10;
wire  signed [15:0] sub_ln703_cast_fu_313_p1;
wire   [15:0] zext_ln703_1_fu_341_p1;
wire  signed [15:0] sub_ln232_cast_fu_309_p1;
wire   [15:0] add_ln232_fu_351_p2;
wire  signed [18:0] sub_ln671_cast_fu_305_p1;
wire   [18:0] add_ln671_fu_362_p2;
wire  signed [18:0] sub_ln672_cast_fu_301_p1;
wire   [18:0] add_ln672_fu_373_p2;
wire   [18:0] add_ln673_fu_389_p2;
wire   [18:0] add_ln674_fu_398_p2;
wire   [18:0] add_ln675_fu_407_p2;
wire   [18:0] add_ln676_fu_416_p2;
wire   [18:0] add_ln677_fu_425_p2;
wire   [18:0] add_ln678_fu_434_p2;
wire   [18:0] add_ln679_fu_443_p2;
wire   [18:0] add_ln680_fu_452_p2;
wire  signed [6:0] sext_ln232_fu_473_p1;
wire  signed [6:0] sext_ln232_46_fu_476_p1;
wire   [6:0] ret_fu_479_p2;
wire  signed [7:0] sext_ln232_47_fu_485_p1;
wire  signed [7:0] sext_ln232_48_fu_489_p1;
wire   [7:0] ret_46_fu_492_p2;
wire  signed [7:0] sext_ln1540_fu_498_p1;
wire  signed [7:0] ret_47_fu_501_p2;
wire  signed [8:0] sext_ln1540_36_fu_507_p1;
wire  signed [8:0] sext_ln1540_37_fu_511_p1;
wire   [5:0] trunc_ln1540_fu_514_p1;
wire   [8:0] ret_48_fu_518_p2;
wire  signed [8:0] sext_ln1540_38_fu_524_p1;
wire   [5:0] add_ln1540_103_fu_527_p2;
wire   [8:0] ret_49_fu_532_p2;
wire  signed [8:0] sext_ln1540_39_fu_538_p1;
wire   [5:0] add_ln1540_105_fu_541_p2;
wire   [8:0] ret_50_fu_546_p2;
wire  signed [8:0] sext_ln1540_40_fu_552_p1;
wire   [8:0] ret_51_fu_560_p2;
wire   [5:0] add_ln1540_107_fu_555_p2;
wire  signed [9:0] sext_ln1540_41_fu_566_p1;
wire  signed [9:0] sext_ln1540_42_fu_570_p1;
wire   [9:0] ret_52_fu_578_p2;
wire  signed [9:0] sext_ln1540_43_fu_584_p1;
wire   [9:0] ret_53_fu_587_p2;
wire  signed [9:0] sext_ln1540_44_fu_593_p1;
wire  signed [5:0] sext_ln1540_45_fu_602_p0;
wire   [5:0] add_ln1540_109_fu_573_p2;
wire   [5:0] add_ln1540_114_fu_610_p2;
wire   [5:0] add_ln1540_113_fu_606_p2;
wire   [9:0] ret_54_fu_596_p2;
wire  signed [9:0] sext_ln1540_45_fu_602_p1;
wire  signed [5:0] add_ln1541_fu_627_p0;
wire   [5:0] add_ln1541_fu_627_p2;
wire   [9:0] ret_55_fu_621_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [10:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ldpcDec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage10),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage10)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln668_fu_325_p2 == 1'd0))) begin
            i_fu_68 <= add_ln668_fu_331_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_68 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln1540_reg_909 <= add_ln1540_fu_615_p2;
        sub_ln70_1_reg_914 <= sub_ln70_1_fu_639_p2;
        sub_ln70_2_reg_919 <= sub_ln70_2_fu_644_p2;
        sub_ln70_3_reg_924 <= sub_ln70_3_fu_649_p2;
        sub_ln70_4_reg_929 <= sub_ln70_4_fu_654_p2;
        sub_ln70_5_reg_934 <= sub_ln70_5_fu_659_p2;
        sub_ln70_6_reg_939 <= sub_ln70_6_fu_664_p2;
        sub_ln70_7_reg_944 <= sub_ln70_7_fu_669_p2;
        sub_ln70_8_reg_949 <= sub_ln70_8_fu_674_p2;
        sub_ln70_9_reg_954 <= sub_ln70_9_fu_679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln1540_reg_909_pp0_iter1_reg <= add_ln1540_reg_909;
        sub_ln70_7_reg_944_pp0_iter1_reg <= sub_ln70_7_reg_944;
        sub_ln70_8_reg_949_pp0_iter1_reg <= sub_ln70_8_reg_949;
        sub_ln70_9_reg_954_pp0_iter1_reg <= sub_ln70_9_reg_954;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln681_reg_870 <= add_ln681_fu_461_p2;
        n_addr_8_reg_859 <= sext_ln679_fu_447_p1;
        n_addr_9_reg_865 <= zext_ln680_fu_456_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln668_fu_325_p2 == 1'd0))) begin
        add_ln703_reg_762 <= add_ln703_fu_345_p2;
        n_addr_1_reg_777 <= sext_ln672_fu_379_p1;
        n_addr_reg_772 <= sext_ln671_fu_368_p1;
        zext_ln703_reg_749[7 : 0] <= zext_ln703_fu_337_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln668_reg_745 <= icmp_ln668_fu_325_p2;
        sub_ln673_cast_reg_740 <= sub_ln673_cast_fu_297_p1;
        sub_ln674_cast_reg_735 <= sub_ln674_cast_fu_293_p1;
        sub_ln675_cast_reg_730 <= sub_ln675_cast_fu_289_p1;
        sub_ln676_cast_reg_725 <= sub_ln676_cast_fu_285_p1;
        sub_ln677_cast_reg_720 <= sub_ln677_cast_fu_281_p1;
        sub_ln678_cast_reg_715 <= sub_ln678_cast_fu_277_p1;
        sub_ln679_cast_reg_710 <= sub_ln679_cast_fu_273_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lhs_reg_806 <= l_q0;
        n_addr_2_reg_783 <= sext_ln673_fu_393_p1;
        n_addr_3_reg_788 <= sext_ln674_fu_402_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        n_addr_10_reg_889 <= zext_ln681_fu_465_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        n_addr_10_reg_889_pp0_iter1_reg <= n_addr_10_reg_889;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        n_addr_4_reg_811 <= sext_ln675_fu_411_p1;
        n_addr_5_reg_816 <= sext_ln676_fu_420_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        n_addr_5_reg_816_pp0_iter1_reg <= n_addr_5_reg_816;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        n_addr_6_reg_834 <= sext_ln677_fu_429_p1;
        n_addr_7_reg_840 <= sext_ln678_fu_438_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        n_addr_6_reg_834_pp0_iter1_reg <= n_addr_6_reg_834;
        n_addr_7_reg_840_pp0_iter1_reg <= n_addr_7_reg_840;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        n_addr_8_reg_859_pp0_iter1_reg <= n_addr_8_reg_859;
        n_addr_9_reg_865_pp0_iter1_reg <= n_addr_9_reg_865;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rhs_46_reg_800 <= n_q0;
        rhs_reg_794 <= n_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        rhs_47_reg_821 <= n_q1;
        rhs_48_reg_827 <= n_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        rhs_49_reg_845 <= n_q1;
        rhs_50_reg_852 <= n_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        rhs_51_reg_875 <= n_q1;
        rhs_52_reg_882 <= n_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        rhs_53_reg_895 <= n_q1;
        rhs_54_reg_902 <= n_q0;
    end
end

always @ (*) begin
    if (((icmp_ln668_reg_745 == 1'd1) & (1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_16 = 8'd0;
    end else begin
        ap_sig_allocacmp_i_16 = i_fu_68;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_ce0 = 1'b1;
    end else begin
        l_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        n_address0 = n_addr_10_reg_889_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        n_address0 = n_addr_9_reg_865_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        n_address0 = n_addr_8_reg_859_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        n_address0 = n_addr_7_reg_840_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        n_address0 = n_addr_6_reg_834_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        n_address0 = n_addr_5_reg_816_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        n_address0 = zext_ln680_fu_456_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        n_address0 = sext_ln678_fu_438_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        n_address0 = sext_ln676_fu_420_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        n_address0 = sext_ln674_fu_402_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_address0 = sext_ln672_fu_379_p1;
    end else begin
        n_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            n_address1 = n_addr_4_reg_811;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            n_address1 = n_addr_3_reg_788;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            n_address1 = n_addr_2_reg_783;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            n_address1 = n_addr_1_reg_777;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            n_address1 = n_addr_reg_772;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            n_address1 = zext_ln681_fu_465_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            n_address1 = sext_ln679_fu_447_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            n_address1 = sext_ln677_fu_429_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            n_address1 = sext_ln675_fu_411_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            n_address1 = sext_ln673_fu_393_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            n_address1 = sext_ln671_fu_368_p1;
        end else begin
            n_address1 = 'bx;
        end
    end else begin
        n_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        n_ce0 = 1'b1;
    end else begin
        n_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        n_ce1 = 1'b1;
    end else begin
        n_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            n_d0 = add_ln1540_reg_909_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            n_d0 = sub_ln70_9_reg_954_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            n_d0 = sub_ln70_8_reg_949_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            n_d0 = sub_ln70_7_reg_944_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            n_d0 = sub_ln70_6_reg_939;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            n_d0 = sub_ln70_5_reg_934;
        end else begin
            n_d0 = 'bx;
        end
    end else begin
        n_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            n_d1 = sub_ln70_4_reg_929;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            n_d1 = sub_ln70_3_reg_924;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            n_d1 = sub_ln70_2_reg_919;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            n_d1 = sub_ln70_1_reg_914;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            n_d1 = sub_ln70_fu_633_p2;
        end else begin
            n_d1 = 'bx;
        end
    end else begin
        n_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        n_we0 = 1'b1;
    end else begin
        n_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        n_we1 = 1'b1;
    end else begin
        n_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        r_ce0 = 1'b1;
    end else begin
        r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln668_reg_745 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        r_we0 = 1'b1;
    end else begin
        r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1540_103_fu_527_p2 = ($signed(trunc_ln1540_fu_514_p1) + $signed(rhs_48_reg_827));

assign add_ln1540_105_fu_541_p2 = ($signed(add_ln1540_103_fu_527_p2) + $signed(rhs_49_reg_845));

assign add_ln1540_107_fu_555_p2 = ($signed(add_ln1540_105_fu_541_p2) + $signed(rhs_50_reg_852));

assign add_ln1540_109_fu_573_p2 = ($signed(add_ln1540_107_fu_555_p2) + $signed(rhs_51_reg_875));

assign add_ln1540_113_fu_606_p2 = ($signed(rhs_53_reg_895) + $signed(rhs_52_reg_882));

assign add_ln1540_114_fu_610_p2 = ($signed(rhs_54_reg_902) + $signed(add_ln1540_109_fu_573_p2));

assign add_ln1540_fu_615_p2 = (add_ln1540_114_fu_610_p2 + add_ln1540_113_fu_606_p2);

assign add_ln1541_fu_627_p0 = n_q1;

assign add_ln1541_fu_627_p2 = ($signed(add_ln1541_fu_627_p0) + $signed(add_ln1540_fu_615_p2));

assign add_ln232_fu_351_p2 = ($signed(sub_ln232_cast_fu_309_p1) + $signed(zext_ln703_1_fu_341_p1));

assign add_ln668_fu_331_p2 = (ap_sig_allocacmp_i_16 + 8'd1);

assign add_ln671_fu_362_p2 = ($signed(sub_ln671_cast_fu_305_p1) + $signed(zext_ln703_fu_337_p1));

assign add_ln672_fu_373_p2 = ($signed(sub_ln672_cast_fu_301_p1) + $signed(zext_ln703_fu_337_p1));

assign add_ln673_fu_389_p2 = ($signed(sub_ln673_cast_reg_740) + $signed(zext_ln703_reg_749));

assign add_ln674_fu_398_p2 = ($signed(sub_ln674_cast_reg_735) + $signed(zext_ln703_reg_749));

assign add_ln675_fu_407_p2 = ($signed(sub_ln675_cast_reg_730) + $signed(zext_ln703_reg_749));

assign add_ln676_fu_416_p2 = ($signed(sub_ln676_cast_reg_725) + $signed(zext_ln703_reg_749));

assign add_ln677_fu_425_p2 = ($signed(sub_ln677_cast_reg_720) + $signed(zext_ln703_reg_749));

assign add_ln678_fu_434_p2 = ($signed(sub_ln678_cast_reg_715) + $signed(zext_ln703_reg_749));

assign add_ln679_fu_443_p2 = ($signed(sub_ln679_cast_reg_710) + $signed(zext_ln703_reg_749));

assign add_ln680_fu_452_p2 = (sub_ln680 + zext_ln703_reg_749);

assign add_ln681_fu_461_p2 = (sub_ln681 + zext_ln703_reg_749);

assign add_ln703_fu_345_p2 = ($signed(sub_ln703_cast_fu_313_p1) + $signed(zext_ln703_1_fu_341_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage10;

assign icmp_ln668_fu_325_p2 = ((ap_sig_allocacmp_i_16 == 8'd160) ? 1'b1 : 1'b0);

assign l_address0 = sext_ln232_45_fu_357_p1;

assign r_address0 = sext_ln703_fu_469_p1;

assign r_d0 = ret_55_fu_621_p2[32'd9];

assign ret_46_fu_492_p2 = ($signed(sext_ln232_47_fu_485_p1) + $signed(sext_ln232_48_fu_489_p1));

assign ret_47_fu_501_p2 = ($signed(ret_46_fu_492_p2) + $signed(sext_ln1540_fu_498_p1));

assign ret_48_fu_518_p2 = ($signed(sext_ln1540_36_fu_507_p1) + $signed(sext_ln1540_37_fu_511_p1));

assign ret_49_fu_532_p2 = ($signed(ret_48_fu_518_p2) + $signed(sext_ln1540_38_fu_524_p1));

assign ret_50_fu_546_p2 = ($signed(ret_49_fu_532_p2) + $signed(sext_ln1540_39_fu_538_p1));

assign ret_51_fu_560_p2 = ($signed(ret_50_fu_546_p2) + $signed(sext_ln1540_40_fu_552_p1));

assign ret_52_fu_578_p2 = ($signed(sext_ln1540_41_fu_566_p1) + $signed(sext_ln1540_42_fu_570_p1));

assign ret_53_fu_587_p2 = ($signed(ret_52_fu_578_p2) + $signed(sext_ln1540_43_fu_584_p1));

assign ret_54_fu_596_p2 = ($signed(ret_53_fu_587_p2) + $signed(sext_ln1540_44_fu_593_p1));

assign ret_55_fu_621_p2 = ($signed(ret_54_fu_596_p2) + $signed(sext_ln1540_45_fu_602_p1));

assign ret_fu_479_p2 = ($signed(sext_ln232_fu_473_p1) + $signed(sext_ln232_46_fu_476_p1));

assign sext_ln1540_36_fu_507_p1 = ret_47_fu_501_p2;

assign sext_ln1540_37_fu_511_p1 = rhs_48_reg_827;

assign sext_ln1540_38_fu_524_p1 = rhs_49_reg_845;

assign sext_ln1540_39_fu_538_p1 = rhs_50_reg_852;

assign sext_ln1540_40_fu_552_p1 = rhs_51_reg_875;

assign sext_ln1540_41_fu_566_p1 = $signed(ret_51_fu_560_p2);

assign sext_ln1540_42_fu_570_p1 = rhs_52_reg_882;

assign sext_ln1540_43_fu_584_p1 = rhs_53_reg_895;

assign sext_ln1540_44_fu_593_p1 = rhs_54_reg_902;

assign sext_ln1540_45_fu_602_p0 = n_q1;

assign sext_ln1540_45_fu_602_p1 = sext_ln1540_45_fu_602_p0;

assign sext_ln1540_fu_498_p1 = rhs_47_reg_821;

assign sext_ln232_45_fu_357_p1 = $signed(add_ln232_fu_351_p2);

assign sext_ln232_46_fu_476_p1 = rhs_reg_794;

assign sext_ln232_47_fu_485_p1 = $signed(ret_fu_479_p2);

assign sext_ln232_48_fu_489_p1 = rhs_46_reg_800;

assign sext_ln232_fu_473_p1 = $signed(lhs_reg_806);

assign sext_ln671_fu_368_p1 = $signed(add_ln671_fu_362_p2);

assign sext_ln672_fu_379_p1 = $signed(add_ln672_fu_373_p2);

assign sext_ln673_fu_393_p1 = $signed(add_ln673_fu_389_p2);

assign sext_ln674_fu_402_p1 = $signed(add_ln674_fu_398_p2);

assign sext_ln675_fu_411_p1 = $signed(add_ln675_fu_407_p2);

assign sext_ln676_fu_420_p1 = $signed(add_ln676_fu_416_p2);

assign sext_ln677_fu_429_p1 = $signed(add_ln677_fu_425_p2);

assign sext_ln678_fu_438_p1 = $signed(add_ln678_fu_434_p2);

assign sext_ln679_fu_447_p1 = $signed(add_ln679_fu_443_p2);

assign sext_ln703_fu_469_p1 = $signed(add_ln703_reg_762);

assign sub_ln232_cast_fu_309_p1 = $signed(sub_ln232);

assign sub_ln671_cast_fu_305_p1 = $signed(sub_ln671);

assign sub_ln672_cast_fu_301_p1 = $signed(sub_ln672);

assign sub_ln673_cast_fu_297_p1 = $signed(sub_ln673);

assign sub_ln674_cast_fu_293_p1 = $signed(sub_ln674);

assign sub_ln675_cast_fu_289_p1 = $signed(sub_ln675);

assign sub_ln676_cast_fu_285_p1 = $signed(sub_ln676);

assign sub_ln677_cast_fu_281_p1 = $signed(sub_ln677);

assign sub_ln678_cast_fu_277_p1 = $signed(sub_ln678);

assign sub_ln679_cast_fu_273_p1 = $signed(sub_ln679);

assign sub_ln703_cast_fu_313_p1 = $signed(sub_ln703);

assign sub_ln70_1_fu_639_p2 = ($signed(add_ln1541_fu_627_p2) - $signed(rhs_46_reg_800));

assign sub_ln70_2_fu_644_p2 = ($signed(add_ln1541_fu_627_p2) - $signed(rhs_47_reg_821));

assign sub_ln70_3_fu_649_p2 = ($signed(add_ln1541_fu_627_p2) - $signed(rhs_48_reg_827));

assign sub_ln70_4_fu_654_p2 = ($signed(add_ln1541_fu_627_p2) - $signed(rhs_49_reg_845));

assign sub_ln70_5_fu_659_p2 = ($signed(add_ln1541_fu_627_p2) - $signed(rhs_50_reg_852));

assign sub_ln70_6_fu_664_p2 = ($signed(add_ln1541_fu_627_p2) - $signed(rhs_51_reg_875));

assign sub_ln70_7_fu_669_p2 = ($signed(add_ln1541_fu_627_p2) - $signed(rhs_52_reg_882));

assign sub_ln70_8_fu_674_p2 = ($signed(add_ln1541_fu_627_p2) - $signed(rhs_53_reg_895));

assign sub_ln70_9_fu_679_p2 = ($signed(add_ln1541_fu_627_p2) - $signed(rhs_54_reg_902));

assign sub_ln70_fu_633_p2 = ($signed(add_ln1541_fu_627_p2) - $signed(rhs_reg_794));

assign trunc_ln1540_fu_514_p1 = ret_47_fu_501_p2[5:0];

assign zext_ln680_fu_456_p1 = add_ln680_fu_452_p2;

assign zext_ln681_fu_465_p1 = add_ln681_reg_870;

assign zext_ln703_1_fu_341_p1 = ap_sig_allocacmp_i_16;

assign zext_ln703_fu_337_p1 = ap_sig_allocacmp_i_16;

always @ (posedge ap_clk) begin
    zext_ln703_reg_749[18:8] <= 11'b00000000000;
end

endmodule //ldpcDec_colUpdate11_Pipeline_VITIS_LOOP_668_1
