INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:33:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 buffer61/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            load1/addr_tehb/dataReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 1.588ns (21.997%)  route 5.631ns (78.003%))
  Logic Levels:           15  (CARRY4=2 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2461, unset)         0.508     0.508    buffer61/clk
    SLICE_X48Y92         FDRE                                         r  buffer61/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer61/outs_reg[3]/Q
                         net (fo=5, routed)           0.543     1.267    buffer61/control/Q[3]
    SLICE_X48Y90         LUT5 (Prop_lut5_I1_O)        0.043     1.310 f  buffer61/control/outputValid_i_2__13/O
                         net (fo=26, routed)          0.578     1.888    buffer78/fifo/Memory_reg[0][0]_0
    SLICE_X34Y90         LUT3 (Prop_lut3_I0_O)        0.053     1.941 f  buffer78/fifo/transmitValue_i_9__2/O
                         net (fo=7, routed)           0.271     2.213    buffer69/fifo/transmitValue_reg_4
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.131     2.344 f  buffer69/fifo/transmitValue_i_3__44/O
                         net (fo=19, routed)          0.276     2.619    control_merge0/tehb/control/dataReg_reg[0]_1
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.043     2.662 f  control_merge0/tehb/control/transmitValue_i_3__42/O
                         net (fo=12, routed)          0.345     3.007    control_merge1/tehb/control/transmitValue_reg_40
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.043     3.050 f  control_merge1/tehb/control/tmp_storeEn_INST_0_i_5/O
                         net (fo=18, routed)          0.312     3.362    control_merge1/tehb/control/fullReg_reg_1
    SLICE_X44Y90         LUT4 (Prop_lut4_I0_O)        0.043     3.405 r  control_merge1/tehb/control/fullReg_i_2__27/O
                         net (fo=4, routed)           0.359     3.764    control_merge1/tehb/control/transmitValue_reg_10
    SLICE_X44Y90         LUT2 (Prop_lut2_I0_O)        0.043     3.807 f  control_merge1/tehb/control/transmitValue_i_4__16/O
                         net (fo=23, routed)          0.431     4.238    buffer45/control/transmitValue_reg_8
    SLICE_X45Y92         LUT4 (Prop_lut4_I1_O)        0.126     4.364 f  buffer45/control/dataReg[4]_i_5/O
                         net (fo=9, routed)           0.409     4.773    buffer45/control/transmitValue_reg_4
    SLICE_X41Y99         LUT2 (Prop_lut2_I0_O)        0.043     4.816 f  buffer45/control/Memory[1][4]_i_4/O
                         net (fo=9, routed)           0.294     5.111    buffer45/control/Memory[1][4]_i_4_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.043     5.154 r  buffer45/control/Memory[1][2]_i_1/O
                         net (fo=13, routed)          0.272     5.426    buffer46/fifo/buffer27_outs[2]
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.043     5.469 r  buffer46/fifo/result_carry_i_9/O
                         net (fo=2, routed)           0.327     5.796    shli4/buffer46_outs[2]
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.043     5.839 r  shli4/result_carry_i_3/O
                         net (fo=2, routed)           0.451     6.290    addi4/I3717[3]
    SLICE_X42Y99         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.198     6.488 f  addi4/result_carry/O[1]
                         net (fo=4, routed)           0.582     7.070    buffer48/fifo/O[0]
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.194 r  buffer48/fifo/result__9_carry__0_i_1/O
                         net (fo=1, routed)           0.180     7.374    addi4/DI[0]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.353     7.727 r  addi4/result__9_carry__0/O[2]
                         net (fo=2, routed)           0.000     7.727    load1/addr_tehb/D[6]
    SLICE_X48Y95         FDRE                                         r  load1/addr_tehb/dataReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=2461, unset)         0.483    11.183    load1/addr_tehb/clk
    SLICE_X48Y95         FDRE                                         r  load1/addr_tehb/dataReg_reg[6]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.044    11.191    load1/addr_tehb/dataReg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  3.464    




