 
****************************************
Report : qor
Design : gcd
Version: O-2018.06-SP3
Date   : Wed Oct 31 16:07:40 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          0.49
  Critical Path Slack:          -0.04
  Critical Path Clk Period:      0.50
  Total Negative Slack:         -3.37
  No. of Violating Paths:      127.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        454
  Leaf Cell Count:               1119
  Buf/Inv Cell Count:             283
  Buf Cell Count:                  46
  Inv Cell Count:                 237
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       953
  Sequential Cell Count:          166
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      263.191685
  Noncombinational Area:   167.857922
  Buf/Inv Area:             46.707841
  Total Buffer Area:            11.46
  Total Inverter Area:          35.25
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               431.049607
  Design Area:             431.049607


  Design Rules
  -----------------------------------
  Total Number of Nets:          1186
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhas209

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.53
  Logic Optimization:                 21.69
  Mapping Optimization:               61.94
  -----------------------------------------
  Overall Compile Time:              205.02
  Overall Compile Wall Clock Time:   205.96

  --------------------------------------------------------------------

  Design  WNS: 0.04  TNS: 3.37  Number of Violating Paths: 127


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
