0.7
2020.1
May 27 2020
20:09:33
D:/Xilinx/Projects/ass2_ripple_adder/ass2_ripple_adder.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Xilinx/Projects/ass2_ripple_adder/ass2_ripple_adder.srcs/sim_1/new/ripple_carry_adder_tb.v,1600259184,verilog,,,,ripple_carry_adder_tb,,,,,,,,
D:/Xilinx/Projects/ass2_ripple_adder/ass2_ripple_adder.srcs/sources_1/new/full_adder.v,1600258547,verilog,,D:/Xilinx/Projects/ass2_ripple_adder/ass2_ripple_adder.srcs/sources_1/new/ripple_carry_adder.v,,full_adder,,,,,,,,
D:/Xilinx/Projects/ass2_ripple_adder/ass2_ripple_adder.srcs/sources_1/new/ripple_carry_adder.v,1600258736,verilog,,D:/Xilinx/Projects/ass2_ripple_adder/ass2_ripple_adder.srcs/sim_1/new/ripple_carry_adder_tb.v,,ripple_carry_adder,,,,,,,,
