Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,7526
design__instance__area,62033.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,89
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.005449135322123766
power__switching__total,0.0027949123177677393
power__leakage__total,7.15083317004428E-8
power__total,0.008244119584560394
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5186635712167568
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4220750812766544
timing__hold__ws__corner:nom_tt_025C_1v80,0.3206869305319001
timing__setup__ws__corner:nom_tt_025C_1v80,1.0456960038298255
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.320687
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.546033
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,145
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,89
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7688483400888556
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.5934328751923877
timing__hold__ws__corner:nom_ss_100C_1v60,0.8602042654991857
timing__setup__ws__corner:nom_ss_100C_1v60,-4.545946858729335
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-288.5829044079075
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-4.545946858729335
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.860204
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,261
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-4.545947
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,221
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,89
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.42048657412809465
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3725619640467586
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11010992429500004
timing__setup__ws__corner:nom_ff_n40C_1v95,2.103949740646343
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110110
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,2.351023
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,200
design__max_fanout_violation__count,89
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.4170316710000523
clock__skew__worst_setup,0.37223189473220253
timing__hold__ws,0.10749218486235287
timing__setup__ws,-4.8740337589965534
timing__hold__tns,0.0
timing__setup__tns,-355.84799758504283
timing__hold__wns,0
timing__setup__wns,-4.8740337589965534
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107492
timing__hold_r2r_vio__count,0
timing__setup_vio__count,758
timing__setup_r2r__ws,-4.874034
timing__setup_r2r_vio__count,646
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,7526
design__instance__area__stdcell,62033.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.559494
design__instance__utilization__stdcell,0.559494
design__instance__count__class:buffer,7
design__instance__count__class:inverter,85
design__instance__count__class:clock_gate_cell,2
design__instance__count__class:sequential_cell,1053
design__instance__count__class:multi_input_combinational_cell,3201
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6270
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,154455
design__violations,0
design__instance__count__class:timing_repair_buffer,1067
design__instance__count__class:clock_buffer,64
design__instance__count__class:clock_inverter,35
design__instance__count__setup_buffer,62
design__instance__count__hold_buffer,711
antenna__violating__nets,4
antenna__violating__pins,5
route__antenna_violation__count,4
design__instance__count__class:antenna_cell,435
antenna_diodes_count,10
route__net,5497
route__net__special,2
route__drc_errors__iter:1,3999
route__wirelength__iter:1,178634
route__drc_errors__iter:2,2321
route__wirelength__iter:2,176626
route__drc_errors__iter:3,2093
route__wirelength__iter:3,176226
route__drc_errors__iter:4,391
route__wirelength__iter:4,175899
route__drc_errors__iter:5,35
route__wirelength__iter:5,175827
route__drc_errors__iter:6,0
route__wirelength__iter:6,175831
route__drc_errors,0
route__wirelength,175831
route__vias,42321
route__vias__singlecut,42321
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,603.305
timing__unannotated_net__count__corner:nom_tt_025C_1v80,41
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,41
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,41
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,89
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5136009540812855
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.42627172442842665
timing__hold__ws__corner:min_tt_025C_1v80,0.31577197306288
timing__setup__ws__corner:min_tt_025C_1v80,1.0842500537625515
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.315772
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,1.605339
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,41
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,82
design__max_fanout_violation__count__corner:min_ss_100C_1v60,89
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7594050048189231
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.5986321607860556
timing__hold__ws__corner:min_ss_100C_1v60,0.852078542952143
timing__setup__ws__corner:min_ss_100C_1v60,-4.18773916286295
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-222.45224958391614
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.18773916286295
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.852079
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,229
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-4.187739
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,198
timing__unannotated_net__count__corner:min_ss_100C_1v60,41
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,89
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4170316710000523
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.37223189473220253
timing__hold__ws__corner:min_ff_n40C_1v95,0.10749218486235287
timing__setup__ws__corner:min_ff_n40C_1v95,2.118248747474104
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107492
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,2.389239
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,41
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,89
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5238372106578305
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.42181379028041904
timing__hold__ws__corner:max_tt_025C_1v80,0.32359105200184873
timing__setup__ws__corner:max_tt_025C_1v80,1.0071854746408955
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323591
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,1.485256
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,41
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,200
design__max_fanout_violation__count__corner:max_ss_100C_1v60,89
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7786350673500163
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5906344469573727
timing__hold__ws__corner:max_ss_100C_1v60,0.8723323421631963
timing__setup__ws__corner:max_ss_100C_1v60,-4.8740337589965534
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-355.84799758504283
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.8740337589965534
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.872332
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,268
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.874034
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,227
timing__unannotated_net__count__corner:max_ss_100C_1v60,41
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,89
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.42453350370076204
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.37585266518481497
timing__hold__ws__corner:max_ff_n40C_1v95,0.11305012801426947
timing__setup__ws__corner:max_ff_n40C_1v95,2.087520881907905
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113050
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,2.312053
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,41
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,41
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79984
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000162326
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000150697
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000208182
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000150697
design_powergrid__voltage__worst,0.000150697
design_powergrid__voltage__worst__net:VPWR,1.79984
design_powergrid__drop__worst,0.000162326
design_powergrid__drop__worst__net:VPWR,0.000162326
design_powergrid__voltage__worst__net:VGND,0.000150697
design_powergrid__drop__worst__net:VGND,0.000150697
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000202999999999999987637493148451284241673420183360576629638671875
ir__drop__worst,0.00016200000000000000749227069274382984076510183513164520263671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
