EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:agc_kicad_components
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 12
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1400 600  1250 1850
U 57369BCB
F0 "Decoder 1" 60
F1 "seven_segment_decoder.sch" 60
F2 "+250VAC" I L 1400 700 60 
F3 "SEG_A" O R 2650 700 60 
F4 "SEG_B" O R 2650 800 60 
F5 "SEG_D" O R 2650 1000 60 
F6 "SEG_G" O R 2650 1300 60 
F7 "SEG_F" O R 2650 1200 60 
F8 "SEG_C" O R 2650 900 60 
F9 "SEG_E" O R 2650 1100 60 
F10 "R5_SET" I L 1400 2100 60 
F11 "R5_RESET" I L 1400 2200 60 
F12 "R4_SET" I L 1400 1850 60 
F13 "R4_RESET" I L 1400 1950 60 
F14 "R3_SET" I L 1400 1600 60 
F15 "R3_RESET" I L 1400 1700 60 
F16 "R2_SET" I L 1400 1350 60 
F17 "R2_RESET" I L 1400 1450 60 
F18 "R1_SET" I L 1400 1100 60 
F19 "R1_RESET" I L 1400 1200 60 
F20 "R145_LINE/" I L 1400 850 60 
F21 "R23_LINE/" I L 1400 950 60 
F22 "R2_OUT" O R 2650 2350 60 
F23 "R15_IN" I L 1400 2350 60 
$EndSheet
Wire Wire Line
	2650 2350 3000 2350
Wire Wire Line
	3000 2350 3000 2650
Wire Wire Line
	3000 2650 1250 2650
Wire Wire Line
	1250 2650 1250 2350
Wire Wire Line
	1250 2350 1400 2350
Text Notes 2600 350  0    60   ~ 0
Relay Matrix
$Sheet
S 1350 3050 1250 1850
U 5823C123
F0 "Decoder 2" 60
F1 "seven_segment_decoder.sch" 60
F2 "+250VAC" I L 1350 3150 60 
F3 "SEG_A" O R 2600 3150 60 
F4 "SEG_B" O R 2600 3250 60 
F5 "SEG_D" O R 2600 3450 60 
F6 "SEG_G" O R 2600 3750 60 
F7 "SEG_F" O R 2600 3650 60 
F8 "SEG_C" O R 2600 3350 60 
F9 "SEG_E" O R 2600 3550 60 
F10 "R5_SET" I L 1350 4550 60 
F11 "R5_RESET" I L 1350 4650 60 
F12 "R4_SET" I L 1350 4300 60 
F13 "R4_RESET" I L 1350 4400 60 
F14 "R3_SET" I L 1350 4050 60 
F15 "R3_RESET" I L 1350 4150 60 
F16 "R2_SET" I L 1350 3800 60 
F17 "R2_RESET" I L 1350 3900 60 
F18 "R1_SET" I L 1350 3550 60 
F19 "R1_RESET" I L 1350 3650 60 
F20 "R145_LINE/" I L 1350 3300 60 
F21 "R23_LINE/" I L 1350 3400 60 
F22 "R2_OUT" O R 2600 4800 60 
F23 "R15_IN" I L 1350 4800 60 
$EndSheet
Wire Wire Line
	2600 4800 2950 4800
Wire Wire Line
	2950 4800 2950 5100
Wire Wire Line
	2950 5100 1200 5100
Wire Wire Line
	1200 5100 1200 4800
Wire Wire Line
	1200 4800 1350 4800
$Sheet
S 3900 600  1250 1850
U 582563A0
F0 "Decoder 3" 60
F1 "seven_segment_decoder.sch" 60
F2 "+250VAC" I L 3900 700 60 
F3 "SEG_A" O R 5150 700 60 
F4 "SEG_B" O R 5150 800 60 
F5 "SEG_D" O R 5150 1000 60 
F6 "SEG_G" O R 5150 1300 60 
F7 "SEG_F" O R 5150 1200 60 
F8 "SEG_C" O R 5150 900 60 
F9 "SEG_E" O R 5150 1100 60 
F10 "R5_SET" I L 3900 2100 60 
F11 "R5_RESET" I L 3900 2200 60 
F12 "R4_SET" I L 3900 1850 60 
F13 "R4_RESET" I L 3900 1950 60 
F14 "R3_SET" I L 3900 1600 60 
F15 "R3_RESET" I L 3900 1700 60 
F16 "R2_SET" I L 3900 1350 60 
F17 "R2_RESET" I L 3900 1450 60 
F18 "R1_SET" I L 3900 1100 60 
F19 "R1_RESET" I L 3900 1200 60 
F20 "R145_LINE/" I L 3900 850 60 
F21 "R23_LINE/" I L 3900 950 60 
F22 "R2_OUT" O R 5150 2350 60 
F23 "R15_IN" I L 3900 2350 60 
$EndSheet
Wire Wire Line
	5150 2350 5500 2350
Wire Wire Line
	5500 2350 5500 2650
Wire Wire Line
	5500 2650 3750 2650
Wire Wire Line
	3750 2650 3750 2350
Wire Wire Line
	3750 2350 3900 2350
$Sheet
S 3850 3050 1250 1850
U 582563BD
F0 "Decoder 4" 60
F1 "seven_segment_decoder.sch" 60
F2 "+250VAC" I L 3850 3150 60 
F3 "SEG_A" O R 5100 3150 60 
F4 "SEG_B" O R 5100 3250 60 
F5 "SEG_D" O R 5100 3450 60 
F6 "SEG_G" O R 5100 3750 60 
F7 "SEG_F" O R 5100 3650 60 
F8 "SEG_C" O R 5100 3350 60 
F9 "SEG_E" O R 5100 3550 60 
F10 "R5_SET" I L 3850 4550 60 
F11 "R5_RESET" I L 3850 4650 60 
F12 "R4_SET" I L 3850 4300 60 
F13 "R4_RESET" I L 3850 4400 60 
F14 "R3_SET" I L 3850 4050 60 
F15 "R3_RESET" I L 3850 4150 60 
F16 "R2_SET" I L 3850 3800 60 
F17 "R2_RESET" I L 3850 3900 60 
F18 "R1_SET" I L 3850 3550 60 
F19 "R1_RESET" I L 3850 3650 60 
F20 "R145_LINE/" I L 3850 3300 60 
F21 "R23_LINE/" I L 3850 3400 60 
F22 "R2_OUT" O R 5100 4800 60 
F23 "R15_IN" I L 3850 4800 60 
$EndSheet
$Sheet
S 1450 5650 1450 350 
U 5829417C
F0 "Relay Driver 1" 60
F1 "relay_driver.sch" 60
F2 "RELAY_SELECT" I L 1450 5800 60 
F3 "RELAY_BIT" O R 2900 5750 60 
F4 "RELAY_BIT/" O R 2900 5900 60 
$EndSheet
$Sheet
S 1450 6250 1450 350 
U 5829E335
F0 "Relay Driver 2" 60
F1 "relay_driver.sch" 60
F2 "RELAY_SELECT" I L 1450 6400 60 
F3 "RELAY_BIT" O R 2900 6350 60 
F4 "RELAY_BIT/" O R 2900 6500 60 
$EndSheet
$Sheet
S 1450 6850 1450 350 
U 582A3A7D
F0 "Relay Driver 3" 60
F1 "relay_driver.sch" 60
F2 "RELAY_SELECT" I L 1450 7000 60 
F3 "RELAY_BIT" O R 2900 6950 60 
F4 "RELAY_BIT/" O R 2900 7100 60 
$EndSheet
$Sheet
S 4600 5800 1450 500 
U 582AE841
F0 "Line Driver 1" 60
F1 "line_driver.sch" 60
F2 "RELAY_ADDR_4" I L 4600 5900 60 
F3 "RELAY_ADDR_3" I L 4600 6000 60 
F4 "RELAY_ADDR_2" I L 4600 6100 60 
F5 "RELAY_ADDR_1" I L 4600 6200 60 
F6 "RELAY_LINE" I R 6050 6050 60 
$EndSheet
$Sheet
S 4600 6500 1450 500 
U 582C01D3
F0 "Line Driver 2" 60
F1 "line_driver.sch" 60
F2 "RELAY_ADDR_4" I L 4600 6600 60 
F3 "RELAY_ADDR_3" I L 4600 6700 60 
F4 "RELAY_ADDR_2" I L 4600 6800 60 
F5 "RELAY_ADDR_1" I L 4600 6900 60 
F6 "RELAY_LINE" I R 6050 6750 60 
$EndSheet
$Sheet
S 6450 850  1050 700 
U 582E87BD
F0 "Non-Latching Relay 1" 60
F1 "nonlatching_relay.sch" 60
F2 "RELAY_SET" I L 6450 950 60 
F3 "C1" O R 7500 1150 60 
F4 "C2" O R 7500 1400 60 
F5 "NC1" I L 6450 1100 60 
F6 "NO1" I L 6450 1200 60 
F7 "NC2" I L 6450 1350 60 
F8 "NO2" I L 6450 1450 60 
$EndSheet
$Sheet
S 6450 2050 1050 700 
U 582FE107
F0 "Non-Latching Relay 2" 60
F1 "nonlatching_relay.sch" 60
F2 "RELAY_SET" I L 6450 2150 60 
F3 "C1" O R 7500 2350 60 
F4 "C2" O R 7500 2600 60 
F5 "NC1" I L 6450 2300 60 
F6 "NO1" I L 6450 2400 60 
F7 "NC2" I L 6450 2550 60 
F8 "NO2" I L 6450 2650 60 
$EndSheet
Wire Wire Line
	1450 5800 1350 5800
Text GLabel 1350 5800 0    60   Input ~ 0
RELAY_SET_1
Text GLabel 3000 5750 2    60   Output ~ 0
RELAY_BIT_1
Wire Wire Line
	3000 5750 2900 5750
Text GLabel 3000 5900 2    60   Output ~ 0
RELAY_BIT_1/
Wire Wire Line
	3000 5900 2900 5900
Text GLabel 3000 6350 2    60   Input ~ 0
RELAY_BIT_2
Wire Wire Line
	3000 6350 2900 6350
Text GLabel 3000 6500 2    60   Output ~ 0
RELAY_BIT_2/
Wire Wire Line
	3000 6500 2900 6500
Wire Wire Line
	1450 6400 1350 6400
Text GLabel 1350 6400 0    60   Input ~ 0
RELAY_SET_2
Text GLabel 3000 6950 2    60   Output ~ 0
RELAY_BIT_3
Wire Wire Line
	3000 6950 2900 6950
Text GLabel 3000 7100 2    60   Output ~ 0
RELAY_BIT_3/
Wire Wire Line
	3000 7100 2900 7100
Wire Wire Line
	1450 7000 1350 7000
Text GLabel 1350 7000 0    60   Input ~ 0
RELAY_SET_3
Wire Wire Line
	4600 5900 4500 5900
Text GLabel 4500 5900 0    60   Input ~ 0
LINE1_ADDR4
Wire Wire Line
	4600 6000 4500 6000
Text GLabel 4500 6000 0    60   Input ~ 0
LINE1_ADDR3
Wire Wire Line
	4600 6100 4500 6100
Text GLabel 4500 6100 0    60   Input ~ 0
LINE1_ADDR2
Wire Wire Line
	4600 6200 4500 6200
Text GLabel 4500 6200 0    60   Input ~ 0
LINE1_ADDR1
Wire Wire Line
	6050 6050 6150 6050
Text GLabel 6150 6050 2    60   Input ~ 0
RELAY_LINE_1
Wire Wire Line
	6050 6750 6150 6750
Text GLabel 6150 6750 2    60   Input ~ 0
RELAY_LINE_2
Wire Wire Line
	4600 6600 4500 6600
Text GLabel 4500 6600 0    60   Input ~ 0
LINE2_ADDR4
Wire Wire Line
	4600 6700 4500 6700
Text GLabel 4500 6700 0    60   Input ~ 0
LINE2_ADDR3
Wire Wire Line
	4600 6800 4500 6800
Text GLabel 4500 6800 0    60   Input ~ 0
LINE2_ADDR2
Wire Wire Line
	4600 6900 4500 6900
Text GLabel 4500 6900 0    60   Input ~ 0
LINE2_ADDR1
Text GLabel 1300 700  0    60   Input ~ 0
+250VAC
Wire Wire Line
	1300 700  1400 700 
Text GLabel 3800 700  0    60   Input ~ 0
+250VAC
Wire Wire Line
	3800 700  3900 700 
Text GLabel 3750 3150 0    60   Input ~ 0
+250VAC
Wire Wire Line
	3750 3150 3850 3150
Text GLabel 1250 3150 0    60   Input ~ 0
+250VAC
Wire Wire Line
	1250 3150 1350 3150
$EndSCHEMATC
