EESchema-LIBRARY Version 2.3
DEF naive_bus_router U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "naive_bus_router" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 5 0 0 200 R 50 50 1 1 I 
X rst_n 6 0 -100 200 R 50 50 1 1 I 
X naive_bus.slavemasters 7 0 -200 200 R 50 50 1 1 I 
X naive_bus.masterslaves 8 0 -300 200 R 50 50 1 1 I 
S 200 100 1400 -400 1 1 0 f
ENDDRAW
ENDDEF
DEF ram_bus_wrapper U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "ram_bus_wrapper" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 1 0 0 200 R 50 50 1 1 I 
X rst_n 2 0 -100 200 R 50 50 1 1 I 
X naive_bus.slavebus 3 0 -200 200 R 50 50 1 1 I 
S 200 100 1200 -300 1 1 0 f
ENDDRAW
ENDDEF
DEF soc_top_tb U 0 40 Y Y 0 L N
F0 "U" 200 250 60 H V L CNN
F1 "soc_top_tb" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
ENDDRAW
ENDDEF
DEF ram U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "ram" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 1 0 0 200 R 50 50 1 1 I 
X i_we 2 0 -100 200 R 50 50 1 1 I 
X i_waddr 3 0 -200 200 R 50 50 1 1 I 
X i_raddr 4 0 -300 200 R 50 50 1 1 I 
X i_wdata 5 0 -400 200 R 50 50 1 1 I 
X o_rdata 6 1400 -200 200 L 50 50 1 1 O 
S 200 100 1200 -500 1 1 0 f
ENDDRAW
ENDDEF
DEF uart_rx U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "uart_rx" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 2 0 0 200 R 50 50 1 1 I 
X i_rx 3 0 -100 200 R 50 50 1 1 I 
X o_data 5 1200 -100 200 L 50 50 1 1 O 
X o_ready 4 1200 0 200 L 50 50 1 1 O 
S 200 100 1000 -200 1 1 0 f
ENDDRAW
ENDDEF
DEF instr_rom U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "instr_rom" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 1 0 0 200 R 50 50 1 1 I 
X rst_n 2 0 -100 200 R 50 50 1 1 I 
X naive_bus.slavebus 3 0 -200 200 R 50 50 1 1 I 
S 200 100 1200 -300 1 1 0 f
ENDDRAW
ENDDEF
DEF vga_char_86x32 U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "vga_char_86x32" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 2 0 -200 200 R 50 50 1 1 I 
X rst_n 3 0 -300 200 R 50 50 1 1 I 
X ascii 11 0 -400 200 R 50 50 1 1 I 
X addr 10 1200 -600 200 L 50 50 1 1 O 
X req 9 1200 -500 200 L 50 50 1 1 O 
X blue 8 1200 -400 200 L 50 50 1 1 O 
X green 7 1200 -300 200 L 50 50 1 1 O 
X red 6 1200 -200 200 L 50 50 1 1 O 
X vsync 5 1200 -100 200 L 50 50 1 1 O 
X hsync 4 1200 0 200 L 50 50 1 1 O 
S 200 100 1000 -700 1 1 0 f
ENDDRAW
ENDDEF
DEF core_alu U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "core_alu" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X i_opcode 1 0 0 200 R 50 50 1 1 I 
X i_funct7 2 0 -100 200 R 50 50 1 1 I 
X i_funct3 3 0 -200 200 R 50 50 1 1 I 
X i_num1u 4 0 -300 200 R 50 50 1 1 I 
X i_num2u 5 0 -400 200 R 50 50 1 1 I 
X i_pc 6 0 -500 200 R 50 50 1 1 I 
X i_immu 7 0 -600 200 R 50 50 1 1 I 
X o_branch_jalr_target 10 2000 -400 200 L 50 50 1 1 O 
X o_res 9 2000 -300 200 L 50 50 1 1 O 
X o_branch_jalr 8 2000 -200 200 L 50 50 1 1 O 
S 200 100 1800 -700 1 1 0 f
ENDDRAW
ENDDEF
DEF core_regfile U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "core_regfile" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 1 0 0 200 R 50 50 1 1 I 
X rst_n 2 0 -100 200 R 50 50 1 1 I 
X rd_latch 3 0 -200 200 R 50 50 1 1 I 
X i_re1 4 0 -300 200 R 50 50 1 1 I 
X i_raddr1 5 0 -400 200 R 50 50 1 1 I 
X i_re2 7 0 -500 200 R 50 50 1 1 I 
X i_raddr2 8 0 -600 200 R 50 50 1 1 I 
X i_forward1 10 0 -700 200 R 50 50 1 1 I 
X i_faddr1 11 0 -800 200 R 50 50 1 1 I 
X i_fdata1 12 0 -900 200 R 50 50 1 1 I 
X i_forward2 13 0 -1000 200 R 50 50 1 1 I 
X i_faddr2 14 0 -1100 200 R 50 50 1 1 I 
X i_fdata2 15 0 -1200 200 R 50 50 1 1 I 
X i_we 16 0 -1300 200 R 50 50 1 1 I 
X i_waddr 17 0 -1400 200 R 50 50 1 1 I 
X i_wdata 18 0 -1500 200 R 50 50 1 1 I 
X o_rdata2 9 1500 -800 200 L 50 50 1 1 O 
X o_rdata1 6 1500 -700 200 L 50 50 1 1 O 
S 200 100 1300 -1600 1 1 0 f
ENDDRAW
ENDDEF
DEF core_id_segreg U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "core_id_segreg" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 1 0 0 200 R 50 50 1 1 I 
X rst_n 2 0 -100 200 R 50 50 1 1 I 
X i_boot_addr 3 0 -200 200 R 50 50 1 1 I 
X i_en 4 0 -300 200 R 50 50 1 1 I 
X i_re 5 0 -400 200 R 50 50 1 1 I 
X i_ex_jmp 6 0 -500 200 R 50 50 1 1 I 
X i_id_jmp 7 0 -600 200 R 50 50 1 1 I 
X i_ex_jmp_target 8 0 -700 200 R 50 50 1 1 I 
X i_id_jmp_target 9 0 -800 200 R 50 50 1 1 I 
X naive_bus.masterbus_master 12 2700 -500 200 L 50 50 1 1 O 
X o_instr 11 2700 -400 200 L 50 50 1 1 O 
X o_pc 10 2700 -300 200 L 50 50 1 1 O 
S 200 100 2500 -900 1 1 0 f
ENDDRAW
ENDDEF
DEF uart_tx_line U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "uart_tx_line" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 2 0 0 200 R 50 50 1 1 I 
X i_start 4 0 -100 200 R 50 50 1 1 I 
X i_data 6 0 -200 200 R 50 50 1 1 I 
X o_fin 5 1300 -200 200 L 50 50 1 1 O 
X o_tx 3 1300 -100 200 L 50 50 1 1 O 
S 200 100 1100 -300 1 1 0 f
ENDDRAW
ENDDEF
DEF soc_top U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "soc_top" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 4 0 -200 200 R 50 50 1 1 I 
X isp_uart_rx 5 0 -300 200 R 50 50 1 1 I 
X vga_blue 11 1800 -500 200 L 50 50 1 1 O 
X vga_green 10 1800 -400 200 L 50 50 1 1 O 
X vga_red 9 1800 -300 200 L 50 50 1 1 O 
X vga_vsync 8 1800 -200 200 L 50 50 1 1 O 
X vga_hsync 7 1800 -100 200 L 50 50 1 1 O 
X isp_uart_tx 6 1800 0 200 L 50 50 1 1 O 
S 200 100 1600 -600 1 1 0 f
ENDDRAW
ENDDEF
DEF core_id_stage U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "core_id_stage" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X i_instr 1 0 -600 200 R 50 50 1 1 I 
X o_imm 14 1800 -1200 200 L 50 50 1 1 O 
X o_funct3 13 1800 -1100 200 L 50 50 1 1 O 
X o_funct7 12 1800 -1000 200 L 50 50 1 1 O 
X o_opcode 11 1800 -900 200 L 50 50 1 1 O 
X o_dst_reg_addr 10 1800 -800 200 L 50 50 1 1 O 
X o_src2_reg_addr 9 1800 -700 200 L 50 50 1 1 O 
X o_src1_reg_addr 8 1800 -600 200 L 50 50 1 1 O 
X o_mem_write 7 1800 -500 200 L 50 50 1 1 O 
X o_memory2reg 6 1800 -400 200 L 50 50 1 1 O 
X o_alures2reg 5 1800 -300 200 L 50 50 1 1 O 
X o_jal 4 1800 -200 200 L 50 50 1 1 O 
X o_src2_reg_en 3 1800 -100 200 L 50 50 1 1 O 
X o_src1_reg_en 2 1800 0 200 L 50 50 1 1 O 
S 200 100 1600 -1300 1 1 0 f
ENDDRAW
ENDDEF
DEF video_ram U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "video_ram" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 2 0 -200 200 R 50 50 1 1 I 
X rst_n 3 0 -300 200 R 50 50 1 1 I 
X naive_bus.slavebus 9 1800 -500 200 L 50 50 1 1 O 
X o_blue 8 1800 -400 200 L 50 50 1 1 O 
X o_green 7 1800 -300 200 L 50 50 1 1 O 
X o_red 6 1800 -200 200 L 50 50 1 1 O 
X o_vsync 5 1800 -100 200 L 50 50 1 1 O 
X o_hsync 4 1800 0 200 L 50 50 1 1 O 
S 200 100 1600 -600 1 1 0 f
ENDDRAW
ENDDEF
DEF user_uart_tx U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "user_uart_tx" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 2 0 0 200 R 50 50 1 1 I 
X rst_n 3 0 -100 200 R 50 50 1 1 I 
X naive_bus.slavebus 5 1800 -100 200 L 50 50 1 1 O 
X o_uart_tx 4 1800 0 200 L 50 50 1 1 O 
S 200 100 1600 -200 1 1 0 f
ENDDRAW
ENDDEF
DEF ram128B U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "ram128B" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 1 0 0 200 R 50 50 1 1 I 
X i_we 2 0 -100 200 R 50 50 1 1 I 
X i_addr 3 0 -200 200 R 50 50 1 1 I 
X i_wdata 4 0 -300 200 R 50 50 1 1 I 
X o_rdata 5 1400 -200 200 L 50 50 1 1 O 
S 200 100 1200 -400 1 1 0 f
ENDDRAW
ENDDEF
DEF isp_uart U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "isp_uart" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 3 0 -100 200 R 50 50 1 1 I 
X i_uart_rx 4 0 -200 200 R 50 50 1 1 I 
X naive_bus.slaveuser_uart_bus 9 2500 -400 200 L 50 50 1 1 O 
X naive_bus.masterbus 8 2500 -300 200 L 50 50 1 1 O 
X o_boot_addr 7 2500 -200 200 L 50 50 1 1 O 
X o_rst_n 6 2500 -100 200 L 50 50 1 1 O 
X o_uart_tx 5 2500 0 200 L 50 50 1 1 O 
S 200 100 2300 -500 1 1 0 f
ENDDRAW
ENDDEF
DEF core_bus_wrapper U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "core_bus_wrapper" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 1 0 0 200 R 50 50 1 1 I 
X rst_n 2 0 -100 200 R 50 50 1 1 I 
X i_re 3 0 -200 200 R 50 50 1 1 I 
X i_we 4 0 -300 200 R 50 50 1 1 I 
X i_funct3 6 0 -400 200 R 50 50 1 1 I 
X i_addr 7 0 -500 200 R 50 50 1 1 I 
X i_wdata 8 0 -600 200 R 50 50 1 1 I 
X naive_bus.masterbus_master 10 2300 -400 200 L 50 50 1 1 O 
X o_rdata 9 2300 -300 200 L 50 50 1 1 O 
X o_conflict 5 2300 -200 200 L 50 50 1 1 O 
S 200 100 2100 -700 1 1 0 f
ENDDRAW
ENDDEF
DEF core_top U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "core_top" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 1 0 0 200 R 50 50 1 1 I 
X rst_n 2 0 -100 200 R 50 50 1 1 I 
X i_boot_addr 3 0 -200 200 R 50 50 1 1 I 
X naive_bus.masterinstr_master 4 0 -300 200 R 50 50 1 1 I 
X data_master 5 0 -400 200 R 50 50 1 1 I 
S 200 100 1700 -500 1 1 0 f
ENDDRAW
ENDDEF
DEF dual_read_port_ram_32x32 U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "dual_read_port_ram_32x32" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 1 0 0 200 R 50 50 1 1 I 
X i_we 2 0 -100 200 R 50 50 1 1 I 
X i_waddr 3 0 -200 200 R 50 50 1 1 I 
X i_wdata 4 0 -300 200 R 50 50 1 1 I 
X i_raddr1 5 0 -400 200 R 50 50 1 1 I 
X i_raddr2 7 0 -500 200 R 50 50 1 1 I 
X o_rdata2 8 1400 -300 200 L 50 50 1 1 O 
X o_rdata1 6 1400 -200 200 L 50 50 1 1 O 
S 200 100 1200 -600 1 1 0 f
ENDDRAW
ENDDEF
DEF char8x16_rom U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "char8x16_rom" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk 1 0 0 200 R 50 50 1 1 I 
X addr 2 0 -100 200 R 50 50 1 1 I 
X data 3 1000 -100 200 L 50 50 1 1 O 
S 200 100 800 -200 1 1 0 f
ENDDRAW
ENDDEF
