`define MAXADDRESS 			32'h7FFFF

module L2_data_out_tb();

	reg clock, back, start, restart, vol_up, vol_down, vol_reset;
	reg [31:0] in;
	wire [15:0] out;
	wire [31:0] address;
	
	data_out data_out_DUT(clock, back, start, restart, in , out ,address, vol_up, vol_down, vol_reset);
	
	assign in = address;
	
	initial forever begin
	clock = 0;#3;
	clock = 1;#3;
	end
	
	initial begin
	
	end
endmodule