{"vcs1":{"timestamp_begin":1731031538.545286269, "rt":1.68, "ut":0.45, "st":0.24}}
{"vcselab":{"timestamp_begin":1731031540.309451285, "rt":1.09, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1731031541.483913229, "rt":0.32, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731031537.848559966}
{"VCS_COMP_START_TIME": 1731031537.848559966}
{"VCS_COMP_END_TIME": 1731031543.566979947}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330428}}
{"stitch_vcselab": {"peak_mem": 231536}}
